Burroughs Corporation

ENTRY/MEDIUM SYSTEMS GROUP PASADENA DEVELOPMENT CENTER

I/O MEMORY CONCENTRATOR

ENGINEERING DESIGN SPECIFICATION

COMPA	NY CONFID	ENTIAL		
REV.	CONTROL	REVISIONS PAGES REVISED ADDED DELETED OR CHANGE OF CLASSIFICATION	PREPARED BY	APPROVED BY
A	FCN	Initial Issue	I Simpson	P Young
	51540	JUNE 23, 1987	L. Simpson A. Limpson	correction still
			M. scruggs	A. Gomez Aljan ho giner skol
			S. Munroe S. Munnoe	D. Welbour
				H. Li Afle 6/3/4
-				
THE	FORMATION C	ONTAINED IN THIS DOCUMENT IS CONFIDENTIAL AND PROPRIETARY	TO BURROUGHS	

THE PRIOR WRITTEN RELEASE FROM THE PATENT DIVISION OF BURRCUGHS CORPORATION"

ł ł. ł 1 ł 1

UNTSYS CORPORATION							1993 5	253
ENTRY/MEDIUM SYSTEMS	S GROUP				Ŧ			
PASADENA DEVELOPMENT	Γ CENTER	IO	MEMORY	CONCENTRA	TOR			
UNISYS		 						
CONFIDENTIAL	ENGINEERING	DESIC	SN SPECI	EFICATION	Rev.	A	Page	1

+

TABLE OF CONTENTS

1	TNTRODUCTION	_	PAGE	5
1.1	PRFFACF	•	PAGE	<u> </u>
1 2	RELATED DOCUMENTS	•	PAGE	ر م
2	GENERAL DESCRIPTION	•	DACE	6
2		•		0
) 2 1		•	FAGE	0
$3 \cdot 1$		٠	PAGE	8
3.1.1	170 BUS INTERFACE	•	PAGE	8
3.1.2	ADDRESS CARD DATA PATH	•	PAGE	9
3.1.3	IOMCA DATA PATH SEQUENCER	•	PAGE	9
3.1.4	MEMORY ADDRESS AND INTERFACE	•	PAGE	9
3.1.5	XM INTERRUPTER	•	PAGE	9
3.1.6	1 MICROSECOND TIMER	•	PAGE	10
3.1.7	MAILBOX/TIME OF DAY SEQUENCER		PAGE	10
3.1.8	ERROR and MAINTENANCE LOGIC		PAGE	10
3.1.9	IOMCD DATA PATH		PAGE	11
3, 1, 10	DATA MDECC.		PAGE	11
3 1 11		•	PAGE	11
3 1 12	MATIBOY AND TIME OF DAY MDECC	•	PAGE	11
2 1 12	TOMOD DATA SEQUENCED	•		10
$2 \cdot 1 \cdot 12$		•	PAGE	17
\mathbf{r}	DATA ROTATION AND CONCANTENATION	•	PAGE	1
3.3	TOMOR PARTY AND FOR LOCIC DESCRIPTION	•	PAGE	21
3.3.1	IUMOD PARILY AND ECC LOGIC DESCRIPTION	•	PAGE	21
3.3.2	IUMCA PARILY AND ECC LOGIC DESCRIPTION	٠	PAGE	22
4	DETAILED COMMANDS	٠	PAGE	25
4.1	XM COMMANDS	•	PAGE	25
4.1.1	WRMAIL - WRITE MAILBOX REGISTER	٠	PAGE	26
4.1.2	WTOD - WRITE TIME-OF-DAY	•	PAGE	26
4.1.3	RTOD - READ TIME-OF-DAY	•	PAGE	27
4.2	I/O COMMANDS	٠	PAGE	28
4.2.1	MEMORY INTERFACE COMMANDS		PAGE	28
4.2.2	XM INTERFACE COMMANDS		PAGE	31
4.2.3	IOMC INTERFACE COMMANDS		PAGE	32
4.3	I/O BUS COMMANDS		PAGE	34
5	INTERFACES.		PAGE	35
5.1	MAIN MEMORY INTERFACE	•	PAGE	35
5.1.1	MEMORY ADDRESS BUS	•	PAGE	38
5 1 2	MEMORY DATA BUS	•	PAGE	12
5 1 2		•	PACE	7 <u>7</u> 15
5 1 1	MEMORY SUBSYSTEM CONSTCUENTION BUS	•	DAGE	4) 117
	MEMORY MODULE STATUS INTEDEACE	•	DACE	4 110
5.1.5	MEMORY DUG ACCESS ADDITION	•	PAGE	40
	TOMO DURY INTEDEACE	٠	FAGE	49
$5 \cdot 1 \cdot 7$		٠	PAGE	50
5.1.8	MEMORI BUS DATA SOURCE INTERFACE	٠	PAGE	50
5.1.9	MEMORY BUS TIMING	•	PAGE	51

							- بد				
							-		1993	5253	
UNISYS CORPORATION		+					+				
ENTRY/MEDIUM SYSTEMS	5 GROUP	1									
PASADENA DEVELOPMENT	CENTER	! IO	MEM	ORY	CONCE	NTRATO	R				
	• • • • • • • • •	·									
		1									
UNISYS	-	+									
CONFIDENTIAL	ENGINEERING	DESI	GN S	PECI	FICAT	ION R	ev.	Α	Page	2	

TABLE OF CONTENTS

5.2	I/O BUS INTERFACE	••••••••••••••••••••••••••••••••••••••
5.2.1	I/O BUS CONTROLLER	••••••••••••••••••••••••••••••••••••••
5.3	EXECUTE MODULE INTERFACE	••••••••••••••••••••••••••••••••••••••
5.4	INTER-CONNECT BUFFER MODULE INT	ERFACE PAGE 62
5.5	MAINTENANCE INTERFACE	••••••••••••••••••••••••••••••••••••••
6	IOMC EXCEPTION HANDLING	••••••••••••••••••••••••••••••••••••••
6.1	IOMC/DTM EXCEPTION HANDLING	
6.1.1	ERROR MESSAGE	PAGE 66
6.1.2	UNDERFLOW/OVERFLOW IN READ MEMO	RY PAGE 66
6.1.3	UNDERFLOW/OVERFLOW IN WRITE MEM	ORY PAGE 66
6.1.4	MULTIPLE BIT FROR ON MEMORY WR	TTE ADDRESS/LENGTH PAGE 67
6.1.5	T/O BUS ABNORMAL DISCONNECT	PAGE 67
7	STOP LOGIC	PAGE 68
7 1	OVERVIEW	
7 2	STOP ARRAY REGISTER CONFIGURATE	ON PAGE 60
7 2 1	TOMCA STOP ARRAY	PAGE 60
7 2 2	TOMOR STOP ARRAY	PAGE 72
l•2•2 8	APPFNDTY A = APPAY FUNCTIONAL	
0 Q 1	RIGNDIX A - ANNAL FONCITONAL	
0.1		
0.1.1	TNTEDEACES	
9 1 2		
9 1 J	SUTET CHAIN DECINITION	
Q 2	ECCTO	
0.2		
0.2.1	TUNCTIONAL OVERVIEW	••••••••••••••••••••••••••••••••••••••
0.2.2		PAGE 78
8.2.3	DETAILED DESCRIPTION	PAGE 80
8.2.4	Shift Chain Definition	••••••••••••••••••••••••••••••••••••••
8.3		••••••••••••••••••••••••••••••••••••••
8.3.1	FUNCTION OVERVIEW	••••••••••••••••••••••••••••••••••••••
8.3.2	INTERFACES.	••••••••••••••••••••••••••••••••••••••
8.3.3	DETAILED DESCRIPTION	••••••••••••••••••••••••••••••••••••••
8.3.4	SHIFT CHAIN DEFINITION	••••••••••••••••••••••••••••••••••••••
8.4	MCNTL5	••••••••••••••••••••••••••••••••••••••
8.4.1	FUNCTION OVERVIEW	••••••••••••••••••••••••••••••••••••••
8.4.2	INTERFACES	••••••••••••••••••••••••••••••••••••••
8.4.3	DETAILED DESCRIPTION	••••••••••••••••••••••••••••••••••••••
8.4.4	SHIFT CHAIN DEFINITION	••••••••••••••••••••••••••••••••••••••
8.5	DATA ARRAY - MDECC2	••••••••••••••••••••••••••••••••••••••
8.5.1	FUNCTIONAL OVERVIEW	••••••••••••••••••••••••••••••••••••••
8.5.2	INTERFACES	••••••••••••••••••••••••••••••••••••••
8.5.3	DETAILED DESCRIPTION	••••••••••••••••••••••••••••••••••••••
8.5.4	SHIFT CHAIN DEFINITION	••••••••••••••••••••••••••••••••••••••

							1993	5253
UNISYS CORPORATION	-	+			+			
ENTRY/MEDIUM SYSTEMS	S GROUP	1						
PASADENA DEVELOPMENT	Г CENTER	I IO	MEMORY	CONCENTRA	TOR			
		8						
UNTSYS								
CONFIDENTIAL.	ENGINEERING	DESTO	N SPECI	IFICATION	Rev.	Δ	Page	2
	angeneentend	DUOIC			ALC V .	41	. ugc	J

TABLE OF CONTENTS

8.6	RAMROT		• •	•			•	•	•	•		•	PAGE	114
8.6.1	FUNCTIONAL DESCRIPTION.	• •	• •		•	•	•	•	•		•	•	PAGE	114
8.6.2	INTERFACES							•	•				PAGE	115
8.6.3	DETAILED DESCRIPTION	• •	• •	•	•						•		PAGE	120
8.6.4	FAULT DETECTION		• •	•			•		•	•	•		PAGE	124
8.6.5	SHIFT CHAIN DEFINITION.		• •	•	•		•	•	•	•	•		PAGE	124
9	APPENDIX B - BACKPLANE	SIGN	NALS	•		•	•	•	•	•	•		PAGE	125



							ר ו ו		1993	5253
UNISYS CORPORATION	-	+						+		
ENTRY/MEDIUM SYSTEMS	GROUP	1								
PASADENA DEVELOPMENT	CENTER	IC) ME	MORY	CON	CENTRA	TOR			
		ļ								
UNISYS	-	, t								
CONFIDENTIAL	ENGINEERING	DESI	GN	SPEC	IFIC	ATION	Rev.	A	Page	<u> </u>

TABLE OF ILLUSTRATIONS

FIGURE	2 - 1	V500 PROCESSOR	7
FIGURE	3-1	IOMC II BLOCK DIAGRAM/TOP PAGE	13
FIGURE	3-2	IOMC II BLOCK DIAGRAM/IOMCA PAGE	14
FIGURE	3-3	IOMC II BLOCK DIAGRAM/IOMCD PAGE	15
FIGURE	3-4	MEMORY ADDRESS REGISTER AND MAPPING PAGE	16
FIGURE	3-5	4 BYTE ROTATE AND CONCATENATE EXAMPLE PAGE	20
FIGURE	3-6	IOMCA DATA PARITY AND ECC	23
FIGURE	3-7	IOMCD DATA PARITY AND ECC	24
FIGURE	5-1	MAIN MEMORY STORAGE STRUCTURE INTERCONNECTIONS . PAGE	35
FIGURE	5-2	MEMORY DATA CARD INTERFACE	36
FIGURE	5-3	MEMORY ADDRESS BUS REQUESTOR ID FIELD DEFINITION PAGE	39
FIGURE	5-4	ADDRESS BUS ERROR CORRECTION CODE PAGE	40
FIGURE	5-5	ADDRESS BUS SYNDROME TO BIT-IN-ERROR DECODE TABLEPAGE	41
FIGURE	5-6	DATA BUS ERROR CORRECTION CODE PAGE	43
FIGURE	5-7	DATA BUS SYNDROME TO BIT-IN-ERROR DECODE TABLE . PAGE	44
FIGURE	5-8	"ANY-NUMBER" MEMORY INTERLEAVING SCHEME PAGE	47
FIGURE	5-9	MEMORY BUS READ CYCLE TIMING	51
FIGURE	5-10	MEMORY BUS WRITE CYCLE TIMING	52
FIGURE	5-11	IOC TIMING EXAMPLE	60
FIGURE	8-1	THE BLOCK STRUCTURE OF BASE ADDER PAGE	76
FIGURE	8-2	ECCIO BLOCK DIAGRAM	81
FIGURE	8-3	ECCIO ERROR CORRECTION CODE	82
FIGURE	8-4	ECCIO SYNDROME TO BIT-IN-ERROR DECODE TABLE PAGE	83
FIGURE	8-5	ECCXCV PINOUT	84
FIGURE	8-6	THE CHAIN DEFINITION FOR ECCXCV PAGE	87
FIGURE	8-7	MDECC2 CHECK BIT ENCODE TABLE	11
FIGURE	8-8	MDECC2 SYNDROME DECODE TO BIT-IN-ERROR TABLE PAGE 1	12

. .

					+			
					1		1993	5253
UNISYS CORPORATION		1, and and and and and and						
ENTRY/MEDIUM SYSTEMS	S GROUP	t 1						
PASADENA DEVELOPMENT	F CENTER	I 0	MEMORY	CONCENTRA	TOR			
UNISYS		+				tum end 4000 es		
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	Rev.	А	Page	5
	ا التلية الحج اللغة التلية التلية الجمع ومعة التلكة وحج وحج وحجه ال							

1 INTRODUCTION

1.1 PREFACE

This system design specification describes the Input Output Memory Concentrator (IOMC) for the V500 V-Series processor.

The IOMC is the interface between the V500 processor/memory and the V500 I/O subsytem.

1.2 RELATED DOCUMENTS

SPEC NO. NAME

1993	5162	V500 System
1993	5220	V500 Memory Control and Cache Module
1993	5238	V500 Memory Data Card
1993	5329	V500 Data Transfer Module
1993	5303	V500 Maintenance Subsystem
1993	5279	V500 Architecture
1993	5337	Fault Detection Design Recommendations
1995	5301	V500 Circuit Rules
1998	5076	V500 Intercabinet Buffer Module

				Ì	1993	5253
UNISYS CORPORATION	-			+		
ENTRY/MEDIUM SYSTEMS	GROUP	2 1				
PASADENA DEVELOPMENT	CENTER	IO MEMORY	CONCENTRATO	R		
		1				
UNISYS	-					
CONFIDENTIAL	ENGINEERING	DESIGN SPECE	IFICATION R	ev.	A Pag	е б

2 GENERAL DESCRIPTION

The IOMC is the link between the I/O sub-system and the processor. Its main function is to interface the I/O and memory busses. It also provides a one microsecond clock for time keeping on the XM, a Time of Day counter, an XM to I/O interrupt and an I/O to XM interrupt.

As a bus interface, the IOMC connects the 32 bit, TTL I/O bus to the 160 bit, ECL memory bus. This includes changing the electrical signal levels, aligning and concatenating the data, and buffering of data to allow for the different bus bandpasses. The IOMC also manages its memory read/write address. The IOMC can address 500 MB of memory.

Figure 2-1 shows the placement of the IOMC in the system. A V500 system may contain one or two IOMCs in a master/slave configuration. This is not shown in the figure.





V500 PROCESSOR



---UNISYS Prior Written Consent Required For Disclosure Of This Data----

-

					-	+		
						1	1993	5253
UNISYS CORPORATION		+				ŀ		
ENTRY/MEDIUM SYSTEMS	S GROUP	1						
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTRA	TOR			
		t 1						
UNISYS		+						n) kasa pasa casa pasa (kasa pasa
CONFIDENTIAL	ENGINEERING	DESI	GN SPEC:	IFICATION	Rev.	. A	Page	e 8
CONFIDENTIAL	ENGINEERING	DESIC	GN SPEC:	IFICATION	Rev.	. A	Page	e 8

3 DETAILED DESCRIPTION

MODULE and GATE ARRAY NAMES

IF	Instruction Fetch
ÒF	Operand Fetch
ХМ	Execute Module
MCACM	Memory Control and Cash Module
MDC	Memory Data Card (MEM)
IOMC	I/O Memory Concetrator
DTM	Data Transfer Module
IOT	I/O Translator
SMC	System Maintenance Controller

ECCIO TTL Data and ECC transceiver BASADD Base Adder MCNTL5 Memory Control ECCXCVR Memory Address and ECC transceiver RAMROT Data Ram and Rotater MDECC Memory Data and ECC transceiver

3.1 BLOCK DIAGRAM

The following is a general description of the blocks that make up the IOMC as shown on the block diagram in Figure 3-1.

3.1.1 I/O BUS INTERFACE

The I/O Bus Interface connects the IOMC to the SMC and the I/O subsystem's DTMs and IOTs. The I/O Bus Control handles all bus protocol and the I/O Bus register. The I/O Bus Control is a subset of the logic used on the IOTs and DTMs. The main differences are that the IOMC is never busy while the I/O Bus is idle, and the IOMC never initiates a bus transaction. See the I/O Bus specification or the interface section of this specification for a detailed description of how the bus works.

					1993	5253
-	+ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~			ᆕᆕᆕ		
5 GROUP	1 1					
CENTER CENTER	IO MEMO	ORY C	ONCENTRAT	OR		
	1					
-						
ENGINEERING	DESIGN SI	PECIF	ICATION	Rev.	A Pag	e 9
	GROUP CENTER ENGINEERING	GROUP CENTER IO MEM ENGINEERING DESIGN S	GROUP CENTER IO MEMORY C ENGINEERING DESIGN SPECIF	ENGINEERING DESIGN SPECIFICATION	GROUP CENTER IO MEMORY CONCENTRATOR ENGINEERING DESIGN SPECIFICATION Rev.	ENGINEERING DESIGN SPECIFICATION Rev. A Pag

3.1.2 ADDRESS CARD DATA PATH

The data path on IOMCA is bidirectional. Using an ECCIO array it provides a 39 bit data and ECC register, ECC generation and checking for the I/O Bus. Additional logic provides byte parity generation and checking for the data card, ECL/TTL translation, ASCII/EBCDIC translation, and a path for loading the memory address.

3.1.3 IOMCA DATA PATH SEQUENCER

The IOMCA data path sequencer is a prom-based micro-sequencer that provides IOMCA data path control, control for part of the IOMCD data path, I/O Bus control interface, and memory address control. This control logic decodes the commands from the I/O bus, informs the rest of the module of the command, controls the loading of the BCD memory address register, and controls the reading or writing of the bandpass buffer on the data card for memory reads and writes. It also ensures that the required timing of the I/O bus controller is met, and checks for errors in the memory data transmission.

3.1.4 MEMORY ADDRESS AND INTERFACE

This logic contains the current memory address and the memory bus control interface. Rather than increment the beginning address, an offset counter is incremented and added to the beginning address. The memory address is converted to binary before the add. The convert and add are done by a BASADD array. The MCNTL5 array provides the memory bus control interface and address mapping. The Memory address bus interface consists of two ECCXCVR arrays. For a more detailed description of this logic, refer to the interface section of this specification.

3.1.5 XM INTERRUPTER

The XM interrupter is a small state machine that receives an I/O Complete (IOC) command from a DTM or IOT, and interrupts one of the one to four XMs in the system. The IOC command specifies which XM to try first and what the IOC type (normal, error, real) is. For a more detailed description of the XM interrupter, refer to the XM interface section of this specification.

					-+ 1		1993	5253
UNISYS CORPORATION	-	+ 123 FO3 629 629 629 629 629 6			+			
ENTRY/MEDIUM SYSTEMS	S GROUP	t I						
PASADENA DEVELOPMENT	CENTER	IO MI	EMORY	CONCENTRA	ATOR			
INTRYS								223 1220 4224 428 228 228
		PERTAN	appar					4.0
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	10
404 404 609 609 609 609 609 609 609 609 609 609	n ann ann ann gear ann ann ann ann ann ann ann				19 ANA 19 FOR 19 ANA 19 ANA 19 ANA		at tale cash cash taan (

3.1.6 1 MICROSECOND TIMER

The timer generates a one microsecond reference signal that is used by the XM for its Task Timer and Timeout counters. The signal also increments the Time of Day counter on IOMCD. The signal is generated by dividing the system clock, creating a true condition every 1 microsecond. The duty cycle of this is 50%. The duty cycle and frequency can be changed by signal changing PROM patterns. This is necessary in case the frequency of the system clock changes at a later date. Since the system clock frequency is not evenly divisable into 1 microsecond, an error will result in the frequency of the The greatest error that occurs in any given cycle timer. of the timer is one TTL system clock period. The timer corrects this on the next count. The accuracy of the 1 microsecond timer also depends on the accuracy of the TTL system clock. The timer circuit is implemented in TTL MSI logic and the output is level changed to an ECL signal before it is output to the backplane. In a two IOMC configuration, the master IOMC sources the signal, while the signal from the slave is inhibited.

3.1.7 MAILBOX/TIME OF DAY SEQUENCER

The mailbox (hardware register) and time-of-day sequencer is a prom-based microsequencer which controls the memory bus access of the Mailbox register and the time-of-day counter on IOMCD. This sequencer, located on the address card, is capable of writing to or reading from the time-of-day counter, or writing to the mailbox register at the command given to the IOMC from the memory bus. This sequencer decodes the commands on the memory bus, determines if the command is for the IOMC, and reacts to the command.

3.1.8 ERROR and MAINTENANCE LOGIC

This logic includes the clock, shift, reset, event stop, and error handling logic. The IOMC stop logic monitors initiator and responder addresses on the IO bus and the data path between IOMCA and IOMCD. This provides visibility of the data on the I/O bus along with the IOMC's data path. The IOMC stop logic also monitors the binary memory address on IOMCA and the byte select logic on IOMCD.

				+-	1	002	E0E0
UNICIAL CODDODATION				1	1	993	5253
UNISIS CORPORATION	-	+		╵━━━+			
ENTRY/MEDIUM SYSTEMS	S GROUP	1					
PASADENA DEVELOPMENT	CENTER	IO MEMO	RY CONCENTRAT	'OR			
		1					
UNISYS		_ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		-			
CONFIDENTIAL	ENGINEERING	DESIGN SP	ECIFICATION	Rev.	A I	Page	11
				جنا الدي فحو فخت متقر			4600 ALCO ALCO ALCO ALCO

3.1.9 IOMCD DATA PATH

Including RAMROT, MAILBOX, and PARITY LOGIC

The IOMCD data path has a bidirectional dual port 16 entry by 40-bit ram, rotate and concatenate logic to convert the 32 bit I/O bus format to the 160 bit memory bus format and vice versa, byte parity and bus ECC generation and checking, and a 40 bit mailbox register (MBR). Much of this logic is contained in eight slices of the Ram and Rotate (RAMROT) array. For a complete description of how this block converts the 32-bit I/O bus format to the 160-bit memory bus format, refer to the Data Rotation and Concatenation section of this specification.

3.1.10 DATA MDECC

The memory data register is a 160 bit, bidirectional register with ECC generation and checking. The register consists of 8 MDECC arrays. This register is a direct interface to the memory data bus and is identical to the interface used on the Memory Data Cards (MDC). A pair of MDECC arrays is used to form one of four 40-bit data bus words (0, 1, 2 and 3). Eight bits of ECC is included with each word for a total count of 48 bits per MDECC pair.

3.1.11 TOD COUNTER

The Time of Day (TOD) counter is a 10 digit binary counter driven by the 1 microsecond timer. The counter counts the number of microseconds since midnight. System software uses this function as a real time clock. The TOD counter is written and read from the memory bus, and is readable from the I/O bus. Operations on this counter can occur from the memory interface and the I/O interface simultaneously.

3.1.12 MAILBOX AND TIME OF DAY MDECC

A second 40-bit memory data register for the TOD and Mailbox functions is provided by two more MDECCs. This pair of MDECCs is wire-or'ed to word 0 of the memory data bus, and is an independent interface to that bus. If the memory bus is available, the TOD and Mailbox can be accessed from the memory bus, even when an I/O memory operation is in progress.

					، ۱	199	3 5253
UNISYS CORPORATION	-	+					
ENTRY/MEDIUM SYSTEMS	S GROUP	1					
PASADENA DEVELOPMENT	[CENTER	I IO	MEMORY	CONCENTRA	TOR		
		1					
UNISYS	-	+ 1005 kaas maa eisa kaa					
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	Rev.	A Pa	ge 12
	ه فينظ فالله جرية البرية الحرج الرواة الأرث الروه العنه برمع الأر						

3.1.13 IOMCD DATA SEQUENCER

The IOMCD has one Ιt is prom-based sequencer. а that controls most of micro-sequencer the data path and related logic on the data card. This controller receives an encoded op of either read, write, or read with lock, from the IOMCA data path sequencer. It then configures the RAMROT array group for reading from or writing to by the address card, controls the commands sent to the memory bus via the memory address bus interface on the Address Card, controls the loading of the MDECC group from the backplane or the RAMROT group, controls the loading and unloading of the RAMROT to and from the MDECC group, and keeps track of how much data has been transferred to and from memory via signals from the byte and up/down counters in the RAMROT arrays.

The mailbox, TOD counter, and reading and writing the RAMROT from the I/O side are controlled by the IOMCA data path sequencer.

					+			
					!	1	993	5253
UNISYS CORPORATION		+			+	•	1.1	
ENTRY/MEDIUM SYSTEMS	5 GROUP	1						
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTRA	TOR			
UNTSYS								
CONFIDENTIAL	ENGINEERING	DESIC	N SPEC	IFICATION	Rev.	A	Page	13



FIGURE 3-1 IOMC II BLOCK DIAGRAM/TOP



IOMCA BLOCK DIAGRAM



FIGURE 3-2 IOMC II BLOCK DIAGRAM/IOMCA



I<u>OMCD</u> BLOCK DIAGRAM



FIGURE 3-3 IOMC II BLOCK DIAGRAM/IOMCD



MEMORY ADDRESS REGISTER AND MAPPING

FIGURE 3-4 MEMORY ADDRESS REGISTER AND MAPPING

					+ 		1993 5	5253
UNISYS CORPORATION	-	+			+			
ENTRY/MEDIUM SYSTEMS	S GROUP	1						
PASADENA DEVELOPMENT	CENTER	I IO M	EMORY	CONCENTRA	TOR			
UNISYS	-	_ == == == == ==		an ean ean and par pos an cut the	600) 200 200 600 600 500 C	ant 1000 annt a		
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	IFICATION	Rev.	А	Page	17
								a part dan ang sin tan

3.2 DATA ROTATION AND CONCANTENATION

The data path through the data card is responsible for modifying the 160 bits of data in the memory data registers to match the 32-bit I/O bus format and vise-versa. This is done in the 8 slices of RAMROT array. These 8 slices, henceforth called the bandpass buffer, have a 32-bit bus plus byte parity on the I/O side of the buffer, and five 32-bit busses plus byte parity to form 160 bits on the memory side. For a description of the RAMROT array, refer to appendix B of this specification.

The I/O bus consists of four bytes of data, with the most significant digit of information at bits 31 to 28 (Figure 3-5). The data alignment on the I/O bus is memory address independent. The data corresponding to the beginning memory address of an IOMC operation is always at the most significant digit of the I/O bus (bits 31 to 24), and data is read from the most significant digit to the least significant digit of the bus. For a beginning memory address of 6, the digit corresponding to memory address 6 is at bits 31 to 28. The digit corresponding to address 7 is bits 27 to 24 etc.

The memory bus is divided into four words (word 0, 1, 2 ,3), the most significant digit at bits 0 to 3 of word 0, with henceforth referred to as bits 003 to 000 where the most significant digit in the reference reflects the memory word. The memory words are aligned relating to the memory address on modulo 40 boundaries. In other words, a block of and memory in the MDECC arrays corresponds to address 0 to 8 (modulo 2) for word 0, 30 to 38 for word 3 etc., or 40 to 48 for word 0, 70 to 78 for word 3 etc. Using the previous example, the same data from address 6 on bits 31 to 28 of the I/O bus is mapped to bits 027 to 024 on the memory bus. The data of address 7 on I/O bus bits 27 to 24 would be mapped to bits 031 to 028 on the memory bus. Note that the digits are backwards from the I/O bus to the memory bus, but the bits within the digits are not.

							1993 5	253
UNISYS CORPORATION	-				+			
ENTRY/MEDIUM SYSTEMS	S GROUP	1 1						
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTRA	ATOR			
UNISYS	-	L				-		متنتبة متنته عنور محتور الحجز و
CONFIDENTIAL	ENGINEERING	DESIGN	SPECJ	IFICATION	Rev.	А	Page	18
	ن الله خليا الله الله عليه جلي جلي الله عنه الله علي الله		وسع وسع ملكن وسع ويدم وسع	* *** *** *** *** *** *** ***				

3.2 DATA ROTATION AND CONCANTENATION (Continued)

To simplify the relationship between theI/O bus and the memory bus, the four 40-bit words of memory data can be divided into five subwords of 32 bits each. Thus, the 32 bit words in the bandpass buffer are mapped directly to each data of the five subwords. These are the five 32-bit busses on the memory side of the bandpass buffer. Subword 0 consists of bits 000 to 031, subword 1 consists of bits 032 to 123 etc. Each subwords is bounded on a modulo 8 address, Each of \mathtt{the} location in the buffer can be mapped to any one of the five subwords using a modulo 5 counter internal to the RAMROT array, and byte mark logic external to the buffer.

A problem arises in that the I/O bus is indifferent to memory address. Regardless of the starting memory address, the data corresponding to the starting address will exist on the I/O bus at the MSD, and not on the modulo 8 boundaries required by the bandpass buffer and the 5 subwords. Mis-alignment of data by address is the reason why data rotation is necessary; I/O bus data placement is memory address independent and the memory bus data placement is address dependent.

Rotation of data is accomplished rotation in а and multiplexing circuit at the I/O side of the bandpass buffer. The rotation is by the byte, and is dependent on a 2-bit field known as the binary byte address (BBA). The BBA is decoded from the beginning address on the address card and sent over to the data card where it is used to initialize the 4 bandpass buffer read and write address counters, 1 per byte, and control the input data mux. For a memory write, the BBA tells the bandpass buffer where in the 4 byte field of the ram, the byte from the beginning address will be written into the ram. Data is rotated from this point and to the right. Thus, for the data starting at address 6, the data from address 6 would be written into the AB byte of address 0 of the ram in Figure In order to maintain the modulo 8 boundary of the 3-5. subword, and again based on the BBA, the ram write address for the next three bytes would be one more than that of the first byte, and the remaining three bytes would be written to the GH, EF, and CD bytes of address 1 of the ram.

					+ 		1993	5253
UNISYS CORPORATION	-	L			+			
ENTRY/MEDIUM SYSTEMS	GROUP		MODV		TOP			
FASADENA DEVELOFMENI	I CENIER	I IO MI I	INONI	CONCENTRA	IUK			
UNISYS	-					-		
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	19
			5 9495 944 453 9995 4833					

3.2 DATA ROTATION AND CONCANTENATION (Continued)

The next word of I/O, corresponding to address 14 to 20 follows the same pattern as the first, with data from address 14 written into byte AB, ram address 1, and 16 to 20 at GH, EF, and CD, ram address 2. The result is that data for memory address 8, 10, and 12, is concatenated with data from address 14 into a single ram location. This location can then be directly written to subword 1 of the MDECC array. The directly written to subword beginning address byte (address 6) is in its own location of the ram along with three bytes of junk. In order to avoid writing the junk into subword 0, the byte mark logic mentioned earlier will assert the hold signal for these three bytes on MDECC group when this subword is written. This would the require a Read-Modify Write cycle on the IOMC. The pattern is repeated until all of the data is received from the I/O bus and written to memory, with the rotation and concatenation remaining constant.

For a memory read operation the sequence of events is a bit different. In this case data is written into location zero of the ram directly from MDECC subword 0, and from subword 1 to location one, etc. However when read out to the I/O bus, the ram read address counter is initialized to zero for the byte and one for the rest. Rotation is again based on the BBA, AB and the result is that byte AB of ram address O is concatenated with bytes GH, EF, and CD of ram address 1. Again this is continued until all the data is read to the I/O bus In this case there is no junk at the beginning from memory. of the transmission to the I/O bus as the data for the beginning address must start at bits 31 to 28 of the I/O bus. If the data at the last transmission has some bytes of junk, this junk is simply not looked at by the initiating module on the I/O bus.

Finally, if the I/O bus is for some reason faster than the memory bus due to memory bus overloading, the bandpass buffer is capable of queueing up to 14 subwords in the buffer or 15 if the data is not rotated.

						1993 5	253
UNISYS CORPORATION	-	+			•		
ENTRY/MEDIUM SYSTEMS	GROUP	1					
PASADENA DEVELOPMENT	CENTER	IO ME	EMORY CONCE	NTRATOR			
		1					
UNISYS	-						
CONFIDENTIAL	ENGINEERING	DESIGN	SPECIFICAT	ION Rev.	A	Page	20
							قده غدي يبني فاحه فده

F

Ε



RAM FIFO 32×16



BINALY BYTE ADUR 2:1

4 EYTE ROTATE & CONCATENATE L'AMPLE

READ	ADD,	RES (TRS
0	0	Û	0

1

Ø

1

1

MDECC 160 EITS



MOD S BYTE CTR MARK

5 WORD MUX / DEMUX

FIGURE 3-5 4 BYTE ROTATE AND CONCATENATE EXAMPLE

						1	1993	5253
UNISYS CORPORATION	-	+		*	+			
ENTRY/MEDIUM SYSTEMS	GROUP	t 1						
PASADENA DEVELOPMENT	CENTER	IOM	EMORY	CONCENTRAT	COR			
UNISYS	-	Lan an an maraine					* 5	
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	21
1000 6004 604 608 609 509 509 509 509 509 609 609 608 608 608 608 608 608 608 608 608	4 676 476 676 676 676 676 676 676 676 67							ويرية استن فترية ورية وترة وري

3.3 DATA PATH ERROR DETECTION LOGIC

3.3.1 IOMCD PARITY AND ECC LOGIC DESCRIPTION

The data card protects data with byte parity on the IOMCA interface and 8-bit ECC on the memory interface, Figure 3.7.

When reading memory, data received from the memory bus is compared with the ECC received in the MDECC arrays, block E. When the data is sent from the MDECC to the RAMROT, block D generates byte parity for the data at the MDECC output. At the same time, block G generates parity over the ECC output of the MDECC. The parity of the two should match and is checked by block C. The byte parity is stored in the RAMROT, block A, and eventually passed on to the IOMCA. If a MBE occurred during the loading of memory data and ECC from memory data bus, the Read parity error detection logic is disabled and a Soft error will be reported to DTM/IOT.

The Mailbox is protected by byte parity generated by block K. The byte parity is checked against the ECC parity by blocks H and I, and stored in the RAMROT for IOMCA.

Byte parity for the Time of Day Counter is generated within the RAMROT arrays when the Counter is read by IOMCA. The counter logic is not protected. There is no protection for the RAMROT to MDECC TOD Counter read.

					l I	1	1993	5253
UNISYS CORPORATION	-				+			
ENTRY/MEDIUM SYSTEMS	S GROUP							
PASADENA DEVELOPMENT	CENTER	IOM	EMORY	CONCENTRA	TOR			
UNISYS	-							nias same hand brod kaup pada
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	A	Page	22

3.3.2 IOMCA PARITY AND ECC LOGIC DESCRIPTION

The I/O Bus interface to IOMCA is protected by 7-bit ECC (Figure 3.6). The IOMCD interface is protected with byte parity. If the data is translated by block D, the correct byte parity is generated by the parity generators.

On a memory read, byte parity is generated, by block E, after the data from IOMCD is level changed to TTL. The new parity is checked against the parity received from IOMCD. The new parity is also kept in a register, block I, for later comparison with the ECC parity. The data is loaded into the ECCIO array, block A. As data is sent to the I/O Bus from the ECCIO, parity is generated, by block G, over the ECC generated by the ECCIO array and compared with the byte parity by block H.

The Mailbox and Time of Day reads are handled just like the memory read.

On a memory write, data received from the I/O Bus is checked against its ECC. As data is sent to IOMCD from ECCIO, byte parity is generated by block B and ECC parity is generated by block G. These two are compared by block C. The byte parity is passed on to IOMCD. If a MBE occurred on the I/O Bus, the write parity error logic will be disabled for that particular transfer.



IOMCA DATA PARITY AND ECC



FIGURE 3-6 IOMCA DATA PARITY AND ECC

					-			
					1		1993	5253
UNISYS CORPORATION	-	+			+			
ENTRY/MEDIUM SYSTEMS	S GROUP	1 1						
PASADENA DEVELOPMEN	F CENTER	IO M	EMORY	CONCENTRA	ATOR			
		1						
UNISYS		+						
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	24

IOMCD DATA PARITY AND ECC



FIGURE 3-7 IOMCD DATA PARITY AND ECC

					+ '		, 19539 4328) 4228	
					8 1	19	93	5253
UNISYS CORPORATION					+			
ENTRY/MEDIUM SYSTEMS	S GROUP							
PASADENA DEVELOPMENT	CENTER	I IO	MEMORY	CONCENTRA	TOR			
		8						
UNISYS	-						1223 (222) (223)	
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	Rev.	A P	age	25
	ه جين يون الحد بلنه بليه وليه جيه جيه بين البية عن العا							

4 DETAILED COMMANDS

The IOMC will accept commands from I/O modules via the I/O bus, and commands from the Execute Module (XM) through the Memory Control and Cache Module (MCACM) via the main memory bus. Commands from I/O and the XM can be handled simultaneously by the IOMC via independent controllers within the IOMC.

4.1 XM COMMANDS

There are three commands that the IOMC can receive from the main memory bus. These are:

WRMAIL - Write Mailbox Register

WTOD - Write Time-of-Day

RTOD - Read Time-of-Day

For all IOMC commands received from the main memory bus, the IOMC emulates a Memory Data Card (MDC). From the memory bus point of view, the commands and timing to the IOMC from the XM are exactly the same as any other memory read or write, with the exception of the five bit memory selection field. For memory operations this field is 10-1F, and for I/O operations the field is 00-0F. (Refer to the section on memory bus interface for detailed timing and protocol).

					+				1
					1		1993	5253	
UNISYS CORPORATION	-	+		a may may and may may may may may may	+				
ENTRY/MEDIUM SYSTEMS	5 GROUP	1							
PASADENA DEVELOPMENT	CENTER	I IO MI	EMORY	CONCENTRA	ATOR				
UNISYS	•	Lasaase				www.esco.esco.esco.es			
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	26	
483 684 687 688 158 688 689 694 694 694 694 694 687 688 689 688 689 688								gallig Millige spacie kangt balker comp	

4.1.1 WRMAIL - WRITE MAILBOX REGISTER

MCACM issues a Write command on the memory bus with the memory selection field set at 00-08, 0A-OF. IOMC recognizes the command and writes the most significant 40 bits (word 0) of the 160 bit memory data bus into its Time-of-Day/Mailbox MDECC array pair. The IOMC then writes this data into its Mailbox register and sets the I/O Request interrupt flag on the I/O bus. Also set is the IOMC busy bit to the memory bus. This inhibits any other WRMAIL commands from being sent to the IOMC until a response to the current I/O Request interrupt is The IOMC also returns a 4 bit result handled by the I/O bus. code to the memory bus as specified by the memory bus timing. (Refer to the Main Memory Interface section for complete glossary of the error codes for this 4 bit field.)

In a two IOMC configuration, the master IOMC will always take the IIO command unless it is busy. If the master IOMC is in fact busy, the slave IOMC will respond to the command. If both the master and slave are busy, the MCACM will wait until one of the IOMCs goes not busy.

4.1.2 WTOD - WRITE TIME-OF-DAY

MCACM issues a Write command on the memory bus with the memory selection field set at 09. IOMC recognizes the command and writes the most significant 40 bits (word 0) of the 160 bit memory data bus into its Time-of-Day/Mailbox MDECC array pair. The IOMC then writes this data into its TOD counter. The IOMC is never busy to a WTOD command. The IOMC also returns a 4 bit result code to the memory bus as specified by the memory bus timing.

In a two IOMC configuration, both the master and the slave IOMC will accept the command and write the data to their respective TOD counters, thus keeping the time-of-day constant between the master and the slave IOMC.

							1993 5	253
UNISYS CORPORATION		+			+			
ENTRY/MEDIUM SYSTEMS	GROUP	t 1						
PASADENA DEVELOPMENT	CENTER	I IO MI	EMORY	CONCENTRA	TOR			
UNISYS	-							600 CO 658 609 CO
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	27
1989 House cost took fills fills fills fills cost fills fills fills fills fills fills fills fills								

4.1.3 RTOD - READ TIME-OF-DAY

MCACM issues a Read command on the memory bus with the memory selection field set at 09. IOMC recognizes the command and writes the current value of its TOD counter into its TOD/Mailbox MDECC array pair. In compliance with memory bus timing, the IOMC then drives the MDECC data onto the most significant 40 bits (word 0) of the memory data bus. At the same time, the 4 bit result code is again asserted by the IOMC.

In a two IOMC configuration, only the master IOMC responds to this command. The slave IOMC will only respond to the RTOD command if the master is broken or offline.

					. + •		
						1993	5253
UNISYS CORPORATION	-						
ENTRY/MEDIUM SYSTEMS	S GROUP	t 1					
PASADENA DEVELOPMENT	F CENTER	IO	MEMORY	CONCENTR	ATOR		
		1					
UNISYS	4				, anna 2020 anna 2020 anna 21		1009 en0 600 200 1000 100
CONFIDENTIAL	ENGINEERING	DESIG	SN SPECI	EFICATION	Rev.	A Page	28
			a eas tos eas eas eas as a			nna anna anna gag <u>kun</u> a anna anna	دي جدر هد هد ده ده

4.2 I/O COMMANDS

There are three command types that the IOMC can receive from I/O. Each of the three types has a different format for the command on the I/O bus.

4.2.1 MEMORY INTERFACE COMMANDS

Memory Interface Commands - Those commands that require the IOMC to communicate with main memory. I/O Bus Command format:

OPAAAAAA	OP :	=	1 Byte of Op code as defined by the I/O Bus
			Specification.
	AAAAAA :	=	6 least significant BCD digits of the
			beginning address of the memory access.
XAAALLLL	AAA :	=	3 most significant BCD digits of the
			beginning address of the memory access.
	LLLL :	=	number of bytes (in hexadecimal) of data to
			be transfered to or from memory.
datadata			4 bytes of data per word. For memory write,
•			this data is sent by the initiator of the op
•			immediately following the above transmission.
•			For memory read, this data is returned to
datadata			the I/O Bus by the IOMC.
extra			extra unused word, and
errors			1 word of error descriptor for memory read.

There are five possible memory interface commands. They are:

RDMEM	-	Read	Memory		Op	=	DO	Hex
RDMEMT	6459	Read I	Memory]	[ranslated	Op	=	D8	**
RDWLCK	-	Read w	with Loo	ek	Op	=	FΟ	11
WRMEM	69 9	Write	Memory		0p	=	ΑO	11
WRMEMT	-	Write	Memory	Translated	qO	=	A 8	11

						1	1993 5	5253
UNISYS CORPORATION	-	+	~~ ~~ ~~ ~~ ~~ ~~ ~~		+			
ENTRY/MEDIUM SYSTEMS	GROUP	f 1						
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTRA	TOR			
UNTSYS		Tananaa			-			
CONFIDENTIAL	ENGINEERING	DESIG	N SPEC]	FICATION	Rev.	А	Page	29
1993 1993 1993 1993 1993 1993 1993 1993				ni didi Kini Kito kuto kuto kuto kuto kuto kuto	9 6003 6009 9699 6689 609 6			a 400 400 900 600 600

4.2.1.1 RDMEM - Read Memory

(Op = DO Hex)

The Op is decoded, the address is loaded into the BCD address register, and the length is loaded into the byte counter. The least significant digits of address are decoded and used to set up the rotation of data. Two "Read Public" memory cycles will be started by the IOMC and the IOMC will wait until the read data is returned. After 20 bytes of data have been loaded into the IOMC bandpass buffer, the IOMC will begin passing data to the I/O Bus Control (IOBC) starting with the byte addressed by the beginning address on bits 31-24 of the More memory requests will be made as necessary to I/O bus. stay ahead of the I/O bus. Once the I/O bus data transmission begins, it must flow continuously until all the data has been sent to the I/O bus. A word of error descriptor will follow as the last word of the transmission. If an error (reported by the MDC or the IOMC) occurs, the error will be logged on the IOMC, and reported as the last transmission. If there was no error, the last transmission will reflect a no-error result.

4.2.1.2 RDMEMT - Read Memory Translated (Op = D8 Hex)

This Op is handled exactly the same as a normal read operation except that the memory data will be translated from EBCDIC to ASCII on the IOMC before being sent to the I/O bus.

4.2.1.3 RDWLCK - Read with Lock (Op = FO Hex)

The Read with Lock command is like a write to memory of one byte of data, except that the byte of data before modification at the specified address is returned to the I/O bus. The Op decoded, the address is loaded into the BCD address is register, and a length of 0001 is loaded into the byte counter from the length field of the command. The least significant digits of address are decoded and used to set up the rotation of data. A single Read-Modify-Write memory cycle is started by the IOMC. When the read data is returned to the IOMC, the one byte specified by the beginning address is saved in the RAMROT, and then this byte is modified in the MDECC. The modified data is then written back to memory and theunmodified byte saved earlier is returned to the I/O bus along with any error information.

							1993 5	253
UNISYS CORPORATION		+						
ENTRY/MEDIUM SYSTEMS	GROUP	1						
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTRA	TOR			
UNISYS	-	1_ ma ee ee aa aa ea ea						123 623 683 653 668
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	30
144 64 63 63 63 63 63 63 63 63 63 63 63 63 63							60 (III) 620 (III) (III) 620 630	

4.2.1.4 WRMEM - Write Memory

(Op = AO Hex)

الما والما المربع والمربع والمار والمار والمارة والمارة والمارة والمارة والمارة والمارة

The Op is decoded, the address is loaded into the BCD address register, and the length is loaded into the byte counter. The least significant digits of address are decoded and used to set up the rotation of data. A read-Modify-Write memory cycle at the beginning address is started by the IOMC as soon as the is decoded. The incoming data from the I/O bus is rotated qO and loaded into the buffer (RAMROT). As soon as memory data returned from the RMW, it will be loaded into the MDECC's. is The data in RAMROT will then be merged with the read data in the MDECC's. ECC will be generated for the modified block of data and the first write cycle will then be executed. From then on data will be loaded into the MDECC as available from the buffer and written as full memory blocks. If the end of the data does not reach the block boundary, a last RMW cycle will be executed. An error descriptor is returned to the I/O Bus initiator after the last write is finished.

If an error occurs in the address or length field of the command, the write will be aborted and the error reported to the I/O bus after the I/O bus is finished sending write data. When the RMW cycle is requested, the IOMC will write the data back to memory unmodified. If an error occurs during data transmission (as reported by the MDC or IOMC) the write operation will be completed and then the error descriptor returned to the I/O bus.

4.2.1.5 WRMEMT - Write Memory Translated (Op = A8 Hex)

This Op is handled exactly the same as a normal write operation except that the I/O data will be translated from ASCII to EBCDIC on the IOMC before being sent to memory.
					-		1993 5	5253
UNISYS CORPORATION	-				+			
ENTRY/MEDIUM SYSTEMS	GROUP							
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTRA	TOR			
UNISYS	-			2) E2 E2 22 22 23 23 23 23 23 23 23 23 23 23 23				
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	IFICATION	Rev.	А	Page	31

4.2.2 XM INTERFACE COMMANDS

Those commands that require the IOMC to communicate with the Execute Module.

In order to eliminate the timing window between the XM interface commands (I/O complete) and the I/O bus modules writing the DLP result descriptor into memory, a "super message" command format is needed.

I/O Bus Command format:

OPXXXXX#OP = 1 Byte of Op code as defined by the I/O Bus
Specification.# = Number of first XM to poll: 0,1,2,3
Don't Care Data must have good parityOPAAAAAAOP = 1 Byte of OP code. A = address digits (5:6)
XAAALLLL
errorsA = address digits (8:3). L = # of bytes in Hex
error descriptor

The second Op is intended to be a memory write Op of 2 bytes, to write a DLP result descriptor to memory. It is not limited to this, and in fact it can be any legal IOMC I/O bus Op. Only the I/O complete Op will be executed if the second Op is given as zero or any other invalid Op.

There are three possible XM Interface commands. They are:

IOCNORM	8539	I/0	Complete	Normal	qO	Ξ	82	Hex
IOCREAL	-	I/0	Complete	Real-time	Op	=	81	11
IOCEXP	-	I/0	Complete	Exception	Op	=	84	11

These Op's are used as the first Op of the "super message". All three of these Op's are handled the same. The Op is decoded, and if it is not an illegal Op, the IOMC XM interface logic proceedes with the handling of the I/O Complete. The IOMC then ignores the next word on the bus. The Op in the third word of the message is then decoded as a regular I/O bus If an illegal Op is detected in the first Op, the error . aO descriptor is returned to the I/O bus and no further action is taken. If an illegal Op is detected on the second Op of the message, the error descriptor is returned to the I/O bus and no action on the second Op is taken, but the First Op, the I/O complete, is performed by the IOMC.

					+			
					!	1	993	5253
UNISYS CORPORATION		+			+			
ENTRY/MEDIUM SYSTEMS	3 GROUP	ţ						
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTR	ATOR			
		r 1						
UNISYS		+	ي يتميز هذه هتم متنه هته هنو ه	•				
CONFIDENTIAL	ENGINEERING	DESIC	GN SPECI	FICATION	Rev.	A	Page	32

4.2.2 XM INTERFACE COMMANDS (Continued)

A description of what happens in the XM interface logic after successful receipt of the first Op will be discussed in the XM Interrupter section of this specification. The XM interrupter runs independent of the rest of the IOMC logic.

4.2.3 IOMC INTERFACE COMMANDS

RDMAILReadMailboxOp = D2 HexRDTODReadTime of DayOp = D1 Hex

Those commands that do not require communication with any module other than the IOMC itself. I/O Bus Command format: OPXXXXXX OP = 1 Byte of Op code as defined by the I/O Bus . Specification.

datadata	Data	returned by IOMC
datadata	Data	format is dependent on the Op
errors	erro	r descriptor

UNTSYS CORPORATION					ا ب مەسەسە		1993 5	253
ENTRY/MEDIUM SYSTEMS	GROUP							
PASADENA DEVELOPMENT	I CENTER	10	MEMORY	CONCENTRA	ATOR			
UNISYS		+) tini tani aza ma ma aza i	863 875 468 199 Ext 199 EXt 488 Ext 48			1999 1994 1998 1994 (PD) 1999	
CONFIDENTIAL	ENGINEERING	DESIG	N SPEC	IFICATION	Rev.	A	Page	33

4.2.3.1 RDTOD - Read Time-of-Day Counter (Op = D2 Hex)

Op is decoded and if not an illegal Op, the TOD counter is read in two transmissions to the I/O bus followed by the error descriptor. The format of the data returned to the I/O bus is as follows:

76543210 9:0 = 10 digit Hex count of # of microseconds since XXXXXX98 midnight.

If an illegal Op is detected during Op decode, the Op is ignored by the IOMC, and the error descriptor is returned on the I/O bus indicating an illegal Op error. It is possible for the I/O bus to access the TOD counter at the same time that the memory bus is accessing it. Control of the two operations is independently handled by the hardware. If the memory bus intends to write to the TOD counter, the IOMC detects when the I/O bus is attempting a read of the counter, and will wait until the I/O read is complete before writing to it. Reads from both the memory and I/O busses can occur simultaneously.

4.2.3.2 RDMAIL - Read Mailbox Register (Op = D1 Hex)

.

Op is decoded and if not an illegal Op, the MAILBOX register is read in two transmissions to the I/O bus followed by the error descriptor. The format of the data returned to the I/O bus is as follows:

76543210 9:0 = 10 digits of Mailbox data. XXXX98XX

A final result of the RDMAIL command is that the I/O bus will set the I/O Acknowledge bit on the bus, resulting in the IOMC resetting the I/O Request bit as well as IOMC Busy to the memory bus. This will free the IOMC to accept another IIO command from the memory bus.

If an illigal Op is detected during Op decode, the Op is ignored by the IOMC and the error descriptor is returned on the I/O bus indicating an illegal Op error.

					+ '			
					1	1	993	5253
UNISYS CORPORATION	+	+ == == == == ==			ᄥᄤᄤᆓ			
ENTRY/MEDIUM SYSTEMS	GROUP	t 1						
PASADENA DEVELOPMENT	CENTER	I IO M	IEMORY	CONCENTRA	TOR			
		1						
UNISYS	-	L		N 1088 1049 1050 1050 1050 1050 1050 1050 1050 1			a tasi pisa man tas	
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	34
							a 1200 (1200 1200 1200	

4.3 I/O BUS COMMANDS

Following is a list of the $\ensuremath{\,\mathrm{I/O}}$ bus commands recognized by the $\ensuremath{\mathrm{IOMC}}$.

OP	COMMAND &	DATA REC	EIVED	DATA RETU	JRNED	
RDMEM	D0aaaaaa x	aaallll		data	extraxx	error
RDMEMT	D8aaaaaa x	aaallll		data	extraxx	error
RDWLCK	F0aaaaaa x	aaa0001		ddxxxxxx	extraxx	error
WRMEM	A0aaaaaa x	aaallll	data	error		
WRMEMT	A8aaaaaa x	aaallll	data	error		
IOCNORM	82xxxxxn x	x x x x x x x	WRMEM	error		
IOCREAL	81xxxxxn x	x x x x x x x	WRMEM	error		
IOCEXP	94xxxxxn x	x x x x x x x	WRMEM	error		
RDTOD	D2xxxxxx			bbbbbbbb	xxxxxdd	error
RDMAIL	D 1 x x x x x x			ddddddd	xxxddxx	error

a - BCD absolute memory address
llll - length of transfer in bytes
n - XM to poll first
x - don't care
error - error descriptor
d - digit of data
data... - one or more words of data
extra - necessary but unused bus data transfer

					+ '		1000 1000 1001 1000		9
					1	1	993	5253	
UNISYS CORPORATION			1745 ALSO 1440 1460 1460		~~~~				
ENTRY/MEDIUM SYSTEMS	S GROUP	1							
PASADENA DEVELOPMENT	CENTER	I IO ME	MORY	CONCENTRAT	TOR				
		1							
UNISYS	-								-
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	35	
ﻣﺪﻩﻩ ﺑﯩﺪﻩ ﻗﺪﻩﻩ ﻗﺪﻩﻩ ﻧﺪﻩﻩ ﻧﺪﻩﻩ ﺑﺪﻩﻩ ﺑﺪﻩﻩ ﺑﺪﻩﻩ ﺑﺪﻩﻩ ﺑﺪﻩﻩ ﻧﺪﻩﻩ ﻧ							193 69 69 69		

5 INTERFACES

The IOMC is a data transfer module which interfaces the main memory bus and the Execute Module to the I/O bus and its related modules; Data Transfer, I/O Control, and System Maintenance. The IOMC includes the following interfaces.

5.1 MAIN MEMORY INTERFACE

The main memory structure of the V500 processor is composed of up to 16 memory data cards which handle 40 digit block operations. The main memory structure does not rotate or concatenate data in any way at all.



FIGURE 5-1 MAIN MEMORY STORAGE STRUCTURE INTERCONNECTIONS

					+ •		
					1	1993	5253
UNISYS CORPORATION		+	19 CM 108 EM (109 (109 (109 (109 (109 (109 (109 (109				
ENTRY/MEDIUM SYSTEMS	S GROUP						
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTR	ATOR		
		1					
UNISYS		+					
CONFIDENTIAL	ENGINEERING	DESIC	GN SPECI	IFICATION	Rev.	A Page	36



FIGURE 5-2 MEMORY DATA CARD INTERFACE

					ł		1993 5	253
UNISYS CORPORATION					* ~ ~ ~ ~ ~ +			
ENTRY/MEDIUM SYSTEMS	GROUP	1						
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTRA	TOR			
UNISIS								<u></u>
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	LFICATION	Rev.	A	Page	31
						- 623 (236)		1 4234 1948 4239 1949 (vil)

5.1 MAIN MEMORY INTERFACE (Continued)

The IOMC is capable of emulating a MCACM in order to be able to read and write to memory. This capability is made possible by a subset of the MCACMs main memory interface circuitry. This includes a BCD memory address register, a binary offset counter, the BASADD (base adder) array, the MCNTL (memory control) array, and two ECCXCVR (ECC transceiver) arrays. The BCD address is converted to binary and added to the offset. offset starts at zero and is incremented to advance to a The new memory block, on a module 40 boundary. The resulting absolute address is mapped to a specific Memory Data Card (MDC) by the MCNTL array dependent on the structure of the MDCs. The resulting mapped address is sent to the ECCXCVR array pair along with command and ID, where ECC is generated on the memory address field. The memory command can then be sent out on the memory address bus to memory after the IOMC has won bus arbitration.

The ECCXCV array The IOMC is also capable of emulating a MDC. monitors the memory backplane and its output to the IOMC includes a command and module select. The IOMC decodes the command and Mod Select to determine if the command is intended for it. If so, the IOMC responds just like a Memory Data The commands that the IOMC receives from the MCACM are Card. Initiate I/O, Read Time-of-Day, and Write time-of-Day. These are described in detail in Section 4 of commands this document.

					!		1993 5	5253
UNISYS CORPORATION	-	+~~~~~			+			
ENTRY/MEDIUM SYSTEMS	S GROUP	1						
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTRAT	FOR			
UNISYS	-	F				an tan tan ta	ی بیده شده می ا	
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	38
	a, and tao and can not an							

5.1.1 MEMORY ADDRESS BUS

The main memory interface address bus contains the following signals:

XRAMADR\$P(21:0)

The absolute binary module word address. This allows addressing of all 4M blocks on a memory data card which is fully populated with 1M-bit DRAM chips.

XMEMSEL\$P(4:0)

This field selects the memory data cards. The V500 processor can accomodate 16 memory cards. The other 16 values are used to select the I/O memory concentrators for memory mapped I/O operations. Values of this field are 10 to 1F for addressing of memory data cards, and 00 to 0F When accessing the IOMC a value of 09 is for The IOMC. reserved for Time-of-Day reads and writes. Values of 00-08 and 0A-OF are reserved for IIO operations. The particular value of this field for IIOs will indicate the type of IIO operation. Details of the IIO type are TBS in order to facilitate the I/O Control Block (IOCB) structure of the I/O subsystem.

XMEMCMD\$P(1:0)

The memory data card commands are:

PUBLIC BLOCK READ = [10]

A full 40 digit block is read. On the IOMC this command is used to read the Time-of-Day only.

PRIVATE BLOCK READ = [11]

A full 40 digit block is read. The spies on all of the MCACMs check for local cached data and invalidate unmodified copies or relinquish modified copies. This is discussed in more detail in the MCACM Engineering Design Specification. The IOMC is incapable of this instruction. It cannot generate or comprehend this instruction and will recognize it as an error.

			1 .	1993 5	5253
UNISYS CORPORATION			•+		
ENTRY/MEDIUM SYSTEMS	GROUP	1			
PASADENA DEVELOPMENT	CENTER	IO MEMORY CONCENTRATOR			
		1			
UNISYS			a) cana anna sund dours a	nai kana maat maa maat w	
CONFIDENTIAL	ENGINEERING	DESIGN SPECIFICATION Rev	. A	Page	39
un the first first line in the tes tes tes tes tes tes tes tes tes te	09 2000 1000 1000 4009 6009 6009 5004 4009 4004 50 ⁰ 4009 4	ﺑﺴﺎ ﺑﻤﺎﻝ ﺑﺴﺎ ﺑﺪﺱ			n an an an an an

5.1.1 MEMORY ADDRESS BUS (Continued)

BLOCK WRITE = [01] A full 40 digit block is written. This command is used by the IOMC to write to memory. It is used by the MCACM and the IOMC to perform an Initiate I/O instruction.

READ-MODIFY-WRITE = [00]

This is identical to the PRIVATE BLOCK READ, except that the selected memory data card remains busy until the next BLOCK WRITE operation. This allows the IOMC to implement a non-interruptible read-modify-write operation.

XMEMID\$\$\$P(2:0)

This field is used for distributed error detection of the memory bus arbitration logic. Figure 5-3 defines the values of this field. The V500 System can accommodate one or two IOMCs. These IOMCs may be arranged as one in each cabinet or both in one cabinet. Therefore, the memory bus arbitration and the requestor Id field allow for four IOMCs.

MCACM in Processor 1 in Cabinet A
MCACM in Processor 2 in Cabinet A
MCACM in Processor 1 in Cabinet B
MCACM in Processor 2 in Cabinet B
IOMC in Slot 1 in Cabinet A
IOMC in Slot 2 in Cabinet A
IOMC in Slot 1 in Cabinet B
IOMC in Slot 2 in Cabinet B
IOMC in Slot 2 in Cabinet B

FIGURE 5-3 MEMORY ADDRESS BUS REQUESTOR ID FIELD DEFINITION

		·	+		900 600 800 800 800 800
				1993	5253
UNISYS CORPORATION			·~~~+		
ENTRY/MEDIUM SYSTEMS G	GROUP				
PASADENA DEVELOPMENT C	CENTER IO	MEMORY CONCENTRAT	'OR		
	1				
UNISYS					
CONFIDENTIAL EN	NGINEERING DESIG	N SPECIFICATION	Rev.	A Page	40
		EN 1934 EES EES EES EES EES EES EES EES EES EE			

5.1.1 MEMORY ADDRESS BUS (Continued)

XMEMADECCP(6:0)

This address ECC is calculated over the address, module select, requestor ID, and command fields. This error correct code is identical to the code which protects the I/O bus between the IOMCs, and the other modules on the I/O bus.

		6	5	4	3	2	1	0
00 01 02 03	·	X X X X X	X X X X X	X		X	X	X
04 05 06 07	:= := :=	X X X	Х	X X X X	Х	Х	Х	х
08 09	: = : =		X X	X X			Х	Х
10 11	: = : =	Х		X X	Х	X X	X	Х
12 13 14	: = : = : =			Х	X X X	Х	X X	X X
15 16 17	: = : = · _	X X	X		X X X	x	X	Х
18 19	: = : =	X	X X	Х	X X			
20 21 22	:=:	X	X X	X X	X	X X X	x	Х
23 24	:=:	X	x			X X	X	X
25 26 27	: = : = : =	Х		X	Х	X X X	X	X X
28 29	:=:	v	Х			Х	X X	X X
30 31	:= :=	Х		Х			X X	x X

FIGURE 5-4 ADDRESS BUS ERROR CORRECTION CODE

						19	93	5253
UNISYS CORPORATION	-				+			
ENTRY/MEDIUM SYSTEMS	5 GROUP							
PASADENA DEVELOPMENT	CENTER	I IO I	MEMORY	CONCENTRA	ATOR			
UNISYS	-	_ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~				*		649 659 659 gay 649 649
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	Rev.	A P	age	41
د منت جمع هذه همه الله الله الله الله الله الله الله								

5.1.1 MEMORY ADDRESS BUS (Continued)

0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1! 0 0 1 1 0 0 1 0 0 1 1 0 0 1 1 21 0 0 0 1 1 1 0 0 0 0 1 0 1 1 1 1 6543 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 -----000 | * 28 Х X D X D D Х D D 13 D 27 12 D 001 D D 31 D 20 26 D D 14 | X Μ D Μ D D 10 010 D D 29 D 24 22 D D 15 Х М D М D D Μ 011 D 08 09 D 05 D D M 19 D D D Μ Μ М D 100 23 X D D 30 D 25 D D Μ 16 D 17 D D М 101 06 07 11 D D M 04 D D М М D l D D D М 110 | D 01 02 D 00 D D M 18 D D D D Μ М М 111 103 D D Μ D М М D D М М D 21 D D М

* = NO BITS IN ERROR, X = CHECK BIT IN ERROR D = DOUBLE BIT ERROR, M = MULTIPLE ERRORS

FIGURE 5-5 ADDRESS BUS SYNDROME TO BIT-IN-ERROR DECODE TABLE

To further enhance the fault detection capability of the address bus error correction code, two of the bits are inverted. Bits 2 and 4 are inverted (after the generation, as in Figure 5-4) so that the ECC code for all-zero specified data is "14" hex. This makes the floating bus (all zeros, ECC) case a double bit error. This "error" is only including checked when traffic is expected on the bus.

					1993	5253
UNISYS CORPORATION	-	1 ma ma wa wa ma ma wa ma wa wa ma ma ma		+		
ENTRY/MEDIUM SYSTEMS	GROUP	t 1				
PASADENA DEVELOPMENT	CENTER	IO MEMORY	CONCENTRAT	OR		
UNISYS		' Leven en e		ad food time ente com	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
CONFIDENTIAL	ENGINEERING	DESIGN SPEC	IFICATION	Rev.	A Page	42

5.1.2 MEMORY DATA BUS

The memory subsystem data communication path consists of a 160 bit wide bidirectional data bus. This bus provides communications between memory control and cache modules, I/O memory concentrators and memory data cards. This communications path contains:

DATA FIELD (192 bits)

The write data field is composed of 160 bits (40 digits) of data and 32 bits of ECC. The ECC is calculated across 4 fields of 40 bits each. Error correction across this bus is done by the memory data cards, the IOMC and the MCACM to provide an additional level of fault tolerance. The ECC encode table for each 40 bit field of the data bus is given in Figure 5-6. The syndrome to bit in error decode table is given in Figure 5-7.

To further enhance the fault detection capability of the data bus error correction code, two of the bits are inverted. Bits 0 and 7 are inverted (after the generation specified by the code in Figure 5-6) so that the ECC code for all-zero data is "81" hex. This makes the floating bus (all zeros, including ECC) case a double bit error. This "error" is only checked when traffic is expected on the bus.

					+		
					# 1	1993	5253
UNISYS CORPORATION		+					
ENTRY/MEDIUM SYSTEMS	3 GROUP	1					
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTR	ATOR		
		1					
UNISYS			and each took can ease too ease o				
CONFIDENTIAL	ENGINEERING	DESI	GN SPECI	FICATION	Rev.	A Page	e 43

76543210 00 := Х Х Х Х Х Х 01 := Х Х 02 := X 03 := X X X Х 04 := Х Х X X Х 05 Х : = 06 Х Х := X X X X X Х Х 07 := 80 Х := Х 09 := X X X X 10 := Х 11 := Х XXX 12 := Х Х 13 Х := 14 Х Х Х := 15 Х Х Х := 16 Х Х Х := 17 Х Х Х := Х Х Х 18 : = 19 Х Х Х : = X X X X X X X X 20 Х Х := 21 Х Х := Х 22 Х := 23 Х := 24 := X Х X X X X X X X X X X X X X 25 Х Х := Х 26 := 27 : = 28 := X 29 Х := 30 := ХХ Х Х Х 31 Х := 32 33 Х Х := Х Х X Х := 34 Х Х Х := 35 Х Х Х := Х Х 36 Х := Х Х Х 37 := х х 38 X := ХХ Х 39 :=

FIGURE 5-6

DATA BUS ERROR CORRECTION CODE

UNISYS CORPORATIO	N			+==					. هم هم ه	144 Gray and chil) മാ അം	+ ـــــــــــــــــــــــــــــــــ		199	3 5	253
ENTRY/MEDIUM SYST PASADENA DEVELOPM	EMS GF ENT CE	ROUP ENTER			10	MEM	ORY	c c	ONCI	ENTR	ATO) R				
UNISYS CONFIDENTIAL	ENC	GINEE	RING	+	SIC	GN S	PEC	CIF	ICA?	FION	- - - -	Rev.	A	Pa	ge	44
0 1 2 76543	0 0 0 0	1 0 0 1 0 0 0 0	1 1 0 0	0 0 1 0	1 0 1 0	0 1 1 0	1 1 1 0	0 0 0 1	1 0 0 1	0 1 0 1	1 1 0 1	0 0 1 1	1 0 1 1	0 1 1 1	1 1 1 1	
0000 0001 0010 0011 0100 0101 0111 1000 1001 1011 1100 1101 1101 1101 1110	+	10 41 D D D D 28 29 D D 20 21 M M D D 24 25 2 33 D D 24 25 2 33 D D 0 D 0 D 0 D 0 D 0 D 0 D 0 D 0 D 0 D	D 00 01 D 02 D M 03 D M D M D M D M	42 D 26 D 22 30 D M 34 D 38 D M	D 04 05 D 06 D D 07 D 07 D 07 D M M D	D 08 09 D M D D M D D M D D M D D M D D	M D D M D M M D M M D M D M	43 D 27 D 23 31 D M 35 D 39 D M M	D M D D M D M D M D M M D M M D	D 16 17 D 18 D M 19 D M D M D M	M D M D M M D M D M D M M	D 12 13 D 10 D M 11 D M D M D M	M D D M M D D M M D D M D D M D D M	M D D M M D D M M D D M M D D M M D D M M D D M M D D M M D D M M D D M D M D D M D M D D M D M D M D D M M M D D M M D D M M M D D M M D D M M D D M M D D M M D D M M M D D M M M D D M M D D M M D D M M D D M M D D M M D D M M D D M M D D M M D D M M D D M M D D M M D D M M D D M M D D M M D D M M M D D M M M D D M M M M M M D D M M M D M M M D M	- D М М D М М D М М D М М D М М D М М D М М D М М D М М D М М D М М D	
* = 1 nn = 5 D = N M = N Note 6	NO BIT SINGLE AULTIP AULTIP that b	S IN BIT LE EF LE EF its	ERR IN ROR ROR O t	OR ERR S (S (hru	OR, eve odd 47	wh en n l nu ' ar	ere umb mbe e t	e 'r Der) er) he	nn' che	is eck	the bit	ba s.	d b	it		

FIGURE 5-7 DATA BUS SYNDROME TO BIT-IN-ERROR DECODE TABLE

---UNISYS Prior Written Consent Required For Disclosure Of This Data----

÷.

					ł		1993 5	5253
UNISYS CORPORATION	-	+			+			
ENTRY/MEDIUM SYSTEMS	GROUP	1						
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTRA	TOR			
		t 1						
UNISYS	-							
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	45
							ay asan asan kani asin a	

5.1.3 MEMORY ERROR BUS

Two fields are sourced on the 5th clock of each memory cycle (See Figure 5.9). These fields are sourced by memory data cards, the IOMC (when responding to RDTOD, WTOD, and WRMAIL commands; see Section 4 for details on commands) and by MCACM (when responding to spy hits). These fields are used by the error recorder to distinguish between memory bus errors and memory data card errors. These fields are:

ERROR (4 bits)

This field is encoded with 1 of 7 possible error conditions that are detected by the memory data cards. It is driven by the memory data cards on the 5th clock of memory cycle, and by the IOMC when responding to each commands by the MCACM. Therefore, each memory requestor check this field on the 5th clock of the memory must cycles that it initiates to detect errors. The field is encoded with even parity for fault detection.

The possible conditions are:

- 0 No memory cycle in progress.
- 1 No errors in this memory cycle.
- 2 Single bit RAM error (not corrected).The requestor must correct and log the error.
- 4 Single bit bus error (corrected).Only applicable to write's.
- 7 Multiple single bit RAM errors (not corrected). The requestor must correct and log the error.
- 8 Multiple single bit bus errors (corrected).
 Only applicable to write's.
- B Multi-bit RAM error (uncorrectable).
- D Multi-bit bus error (uncorrectable).
- E Internal malfunction (fatal).

					+ '			
					ľ	1	993	5253
UNISYS CORPORATION	-				+			
ENTRY/MEDIUM SYSTEMS	S GROUP							
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTRA	TOR			
UNISYS	-	_ 1001 001 000 000 000		وغو وزمو وسو وسو وهو وهو وهو وهو ومو ومو				
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	Rev.	А	Page	46
الم والله بدية فيها وحما وما وما تحا حكا محا حك الحد الد الحد العا بعد العا فيه العا								

5.1.3 MEMORY ERROR BUS (Continued)

XMEMSRC\$\$P (4:0)

This field contains the ID number of the module which is driving the backplane. The value of the field is dependent on the card type, card slot, and cabinet ID straps.

					+			
					1	1	993	5253
UNISYS CORPORATION	+			سو هم هم هو هم جم جو هم ه	· · · · · · · · · · · · · · · · · · ·			
ENTRY/MEDIUM SYSTEMS G	GROUP							
PASADENA DEVELOPMENT C	CENTER	IO ME	EMORY	CONCENTRA	TOR			
UNISYS	+							eran kara taun kara kara kara
CONFIDENTIAL EN	NGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	47
					9 1259 e258 anna anna 2259 y	109 (109 (109 (109		

5.1.4 MEMORY SUBSYSTEM CONFIGURATION BUS

The memory subsystem is designed to allow great flexibility in the number and type of memory data cards which may be used in a V500 system. This allows different storage capacities and the ability to take advantage of faster and denser DRAM chips as they become available. The maintenance subsystem determines the number and position of each MDC. Registers in each MDC are set up so that they can respond to requests from MCACM or IOMC. The number of cards is driven by the MDC(s) to the MCACM(s) and the IOMC(s) on the Memory Subsystem Configuration Bus. The information on this bus is described below.

XMNMBRMDC(3:0)P (4 bits)

The number of boards field specifies how many memory data cards are currently plugged into the V500 backplane. This value only includes those cards that are "online", and not any cards that have been put into an "offline" condition by the maintenance subsystem.

∦ online	kinds	of inter]	leaving
cards	4-way	2-way	1-way
		وجد جلي عنه جلي رجع	
1			1
2		2	
3		2	1
⁴	4		
5	4		1
6	4	2	
7	4	2	1
8	2*4		
9	2*4		1
10	2*4	2	
11	2*4	2	1
12	3*4		
13	3*4		1
14	3*4	2	
15	3*4	2	1
16	4*4		

FIGURE 5-8

"ANY-NUMBER" MEMORY INTERLEAVING SCHEME

					- 1	1	1993	5253
UNISYS CORPORATION	-	+			+			
ENTRY/MEDIUM SYSTEMS	3 GROUP	1						
PASADENA DEVELOPMENT	CENTER	I IO ME	MORY	CONCENTRA	TOR			
		I						
UNISYS	-							
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	A	Page	48
من جمع رابط جلي جلي الله على الله علي الله علي الله عليه الله الله عنه علي الله الله الله الله الله ا								ans tot eus cos sus eus

5.1.4 MEMORY SUBSYSTEM CONFIGURATION BUS (Continued)

XMCRDTYPE(3:0)P - Memory Data Card Type

There are 4 types of memory data cards: full-populated 1M bit, half-populated 1M bit, full-populated 256K bit, and half- populated 256K bit. Each bit of this field corresponds to a type of card which is protected with a 1-out-of-4 code. Only 1 type of card is allowed to exist in the backplane at a time, and at least 1 card must exist, so one and only one bit will always be on. The following table shows the definition of the bits in this field.

bit 3 - full-populated 1M bit MDC(s) bit 2 - half-populated 1M bit MDC(s) bit 1 - full-populated 256K bit MDC(s) bit 0 - half-populated 256K bit MDC(s)

5.1.5 MEMORY MODULE STATUS INTERFACE

The status of the individual memory data cards is maintained in the MCACMs and IOMCs. This status is derived from monitoring the command, module select, and memory busy fields of the memory bus.

					+ °			
					1	1	993	5253
UNISYS CORPORATION	-		. 649 149 149 149 149	. 6009 1009 6009 6009 6009 6009 6009 5009 6009				
ENTRY/MEDIUM SYSTEMS	5 GROUP	1						
PASADENA DEVELOPMENT	CENTER	I IO ME	MORY	CONCENTRA	TOR			
		1						
UNISYS	-							1922 (1929 1929 1929 1929 1929
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	49
	a and and and was sub and and and and and and a	1.00 years ware ware anno 2.00	, 1929 B.C.I. (1929 G.C.I. (1929					

5.1.6 MEMORY BUS ACCESS ARBITRATION

Memory bus access arbitration is a 2 level process. First, the memory data card must be not-busy. Second, there must not be any higher priority devices requesting the bus. The first condition is determined by monitoring the busy lines from the memory data cards. The second condition is determined with two unidirectional buses and an arbitration bus.

XNEARSEL\$P(4:0)

A unidirectional five-bit bus from this cabinet to the other cabinet. This bus is driven at the same time as the address and command bus to main memory. It contains a copy of the module select field. This bus is monitored by the MCACM and IOMC modules in this cabinet to determine which memory module is being selected on this cycle.

XFARSEL\$\$P(4:0)

A unidirectional five-bit bus from the other cabinet to this cabinet. This bus is the other end of the XNEARSEL\$P bus from the other cabinet. This bus is received only to each memory requestor. It is used to determine which memory module is being selected by the other cabinet on this cycle. Note: all zero's on this bus correspond to no module being selected.

XMEMARB\$P(7:0)

This is the memory arbitration bus. There is a separate wire for each requestor, determined by backplane jumpers. Each wire has only one source, and up to five receivers. The appropriate wire is only driven by a memory requestor once it determines that the module that it is requesting is not busy. The highest priority requestor is then granted the use of the bus on the next bus cycle. Ιt is necessary for the XFARSEL\$\$P bus and the XMEMARB\$P buses to each cross the backplane before any memory request can be granted. When a memory requestor is granted the Memory Address Bus, the requestor will drive address, control, possibly data, and a requestor ID field. This ID field is derived from the backplane jumpers which define each The requestor ID is monitored memory requestors priority. each memory requestor to check that the highest bv priority requestor actually won the bus arbitration.

					Ì		1993 5	253
UNISYS CORPORATION	-				+			
ENTRY/MEDIUM SYSTEMS	S GROUP							
PASADENA DEVELOPMEN	CENTER	IOM	IEMORY	CONCENTRA	TOR			
UNISYS	-	Lan an an an an an an						
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	50
		ورة وشار البري الثمر الأمي المدر ال	, 255 259 259 659 659 650 65					

5.1.7 IOMC BUSY INTERFACE

The IOMC responds to certain Memory Address Bus commands like a MDC. But the IOMC cannot respond as frequently as the memory data cards. It supplies a signal to the MCACMs whenever it is unable to accept a command. This additional interface signal is:

I/O MEMORY CONCENTRATOR BUSY

This signal is set by the I/O memory concentrator when it is unable to respond to a Write Mailbox operation. It is the same signal as the IIO request signal on the I/O bus, which will be explained later in this specification. The MCACM will wait for it to go false before sending the command.

5.1.8 MEMORY BUS DATA SOURCE INTERFACE

When the IOMC is emulating a memory data card, it must assert a signal one bus reference cycle before the actual data is to be sent on the memory bus. This signal, IOMCDATASRCP, is asserted for two ECL system clocks before Time-of-Day data, or error data is returned on the memory data bus. The reason for this is to notify the Interconnect Buffer Module (ICBM) of the origin of the data transfer so that the ICBM can set the direction of its buffers. For a complete description of the ICBM, reference the ICBM Engineering Design Spec.

					İ		1993	5253
UNISYS CORPORATION	-	+ ~ ~ ~ ~ ~ ~						
ENTRY/MEDIUM SYSTEMS	3 GROUP	8 1						
PASADENA DEVELOPMENT	CENTER	I IO	MEMORY	CONCENTRA	TOR			
		0 1						
UNISYS	-	+						
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	Rev.	А	Page	51

5.1.9 MEMORY BUS TIMING

The main memory bus cycle is 2 processor clocks long. It is controlled on the MCACM and IOMC based on the following signal.

IMEMBUS\$T1\$P

Main memory bus phase level. This signal is a level, not a clock, and must be registered before being used. The following figures display the timing for the commands that the IOMC will accomodate on the memory bus:

Read Time-of-Day, Read Memory, Read-Modify-Write (first part)

		0	1	2	3	4	5	
ECL CLOCK	_//	\/ \	_/\	_/\	_/\	_/\	_/_	_/
BUS REF	//	<u> </u>	/	\	/	\	/	/
COMMAND	_X_10_or_00	X						
MOD SELECT	_X_09_or_1n	X						
SOURCE	<u> </u>			_/		/		- <u>e</u>
READ DATA						X_val	id	X
ERROR						X_1		X

FIGURE 5-9 MEMORY BUS READ CYCLE TIMING





FIGURE 5-10 MEMORY BUS WRITE CYCLE TIMING

				-+			
				1	199	3 5253	3
UNISYS CORPORATION				+			
ENTRY/MEDIUM SYSTEMS	S GROUP	t 1					
PASADENA DEVELOPMEN	ſ CENTER	IO MEMORY	CONCENTRAT	ſOR			
		1					
UNISYS					(* 100 may may may may		
CONFIDENTIAL	ENGINEERING	DESIGN SPEC	IFICATION	Rev.	A Pa	ge 53	3
						4000 2000 6000 7000 4000 F	

5.2 I/O BUS INTERFACE

The I/O bus is the interface between the TTL I/O Subsystem and ECL V500 processor via the IOMC. For a detailed description of the I/O bus refer to the I/O Bus and I/O bus Control Engineering Design Specification. This section will give a short summary of the function of the bus and its connectivity to the IOMC.

The V500 actually has two independent I/O busses. Each bus consists of the following signals:

TIOnDATAP(38:0) where n (0:1) is dependent on the bus

This bus is the TTL I/O bus data field. It consists of 32 of data and 7 bits of Error Correction Coding (ECC). bits To further enhance the fault detection capability of the I/O bus ECC, bits 2 and 4 of the ECC are inverted (after the generation) so that the ECC code for all-ones data is "41" hex. This makes the floating bus (all F's, including This "error" ECC) case a double bit error. is onlv checked when traffic is expected on the bus. Note that the ECC is identical for the I/O bus ECC and the Memory Address Bus ECC. The tables in Figures 5-3 and 5-4 of the previous section show the ECC syndrome.

TIOnBUSREF\$P

I/O bus phase level. All I/O bus control is synchronized by this signal. The signal is a level qualifier that has a 50 percent duty cycle and a frequency of half that of the TTL system clock. It is generated by any card other than the IOMC that exists on the I/O bus, dependent on the maintenance configuration. This signal is a level, not a clock, and must be registered before being used.

TIOnBUSREQ\$N

Active low signal used to request the bus.

TIOnBUSBUSYN

Active low signal indicating that the bus is busy. This signal is driven by the initiator of the bus transaction.

TIOnMODREQ\$N

Active low signal driven by the initiator along with a module request number on the bus data lines to request a module.

					1		1993	5253
UNISYS CORPORATION	-	+			+			
ENTRY/MEDIUM SYSTEMS	GROUP							
PASADENA DEVELOPMENT	CENTER	I IO	MEMORY	CONCENTRA	TOR			
UNTSYS		Las es es va va				-		
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	Rev.	А	Page	54
	* 834 637 631 637 634 638 634 639 941 637 637 7							

5.2 I/O BUS INTERFACE (Continued)

TIOnMODPRSNN

Active low signal driven by responder indicating that the responder is present on the bus.

TIOnMODAVALN

Active low signal driven by responder indicating that the responder is available for communication.

TIOnMODBUSYN

Active low signal driven by the responder indicating that the responder is not available for communication.

TIOnTRANSFRN

Active low signal sourced by sender of data on the bus two clocks before data will exist on the bus.

TIOnERROR\$\$N

Active low signal driven by responder indicating that an error has occurred somewhere in the operation and indicating that an error descriptor will be sent as the last piece of data in the response.

TIOnIIOREQ\$N

This active low signal is sourced by the IOMC only. It is used by the IOMC to interrupt the modules on the I/O bus and inform them that the IOMC has received an initiate I/O command from the XM. When this bit is set, the IOMC has valid data in its mailbox register to be read by an I/O bus module. When this signal is set, the IOMC is busy to MCACM and cannot receive any more IIO instructions.

TIOnIIOACK\$N

Active low signal sourced by initiator on the bus to the IOMC indicating that the initiator has successfully read the IOMC mailbox register. When this signal is received, the IOMC will clear the IIOREQ signal and the busy flag to MCACM.

			-			
				1	993	5253
UNISYS CORPORATION				-		
ENTRY/MEDIUM SYSTEMS	S GROUP	6 1				
PASADENA DEVELOPMEN	r center	IO MEMORY C	ONCENTRATOR			
UNISYS	-					ana pang mag ang ang ang
CONFIDENTIAL	ENGINEERING	DESIGN SPECIF	ICATION Rev.	A	Page	55
د حمل اليون علي الحمل الحمل العمل المتلا حمل المتلا المتلا المتلا العمل المتلا المتلا العمل المتلا العمل المتلا المتلا المتلا		ng kani kani kani kani kani pagi kani kani kani kani kani kani				tay ing may can may can

5.2 I/O BUS INTERFACE (Continued)

The I/O busses are used by the I/O Controllers (IOTs), Data Transfer Modules (DTMs), and the System Maintenance Controllers (SMCs) to communicate with main system memory through the IOMC. Each of the SMCs and the two possible IOMCs connect to only one of the I/O busses while the DTMs and IOTs have interfaces to both busses. For a single IOMC system, the bus not connected to an IOMC can still be used for inter-I/O module communication.

An I/O bus operation requires two communicating parties; the initiator and the responder. While the DTMs, IOTs, and SMC are capable of both initiation and response, the IOMC is only configured to act as a responder. All of the I/O operations performed by the IOMC on the I/O bus are at the request of another module on the bus.

The IOMC is currently the only module on the I/O bus not microprocessor controlled. The IOMCs understanding of messages that exist on the I/O bus is hardwired, instead of being determined by firmware.

							1993 !	5253
UNISYS CORPORATION		+		المتعادية وسية ويعيد ويود ويود ويود	*****			
ENTRY/MEDIUM SYSTEMS	S GROUP	1						
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTRA	TOR			
UNISYS	-	, t == == == == ==		12 102 102 102 102 102 102 102 102 102 1		a waa taa a		13 129 g23 129 124 124
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	IFICATION	Rev.	А	Page	56
9000 900 900 900 900 900 900 900 900 90							ang ang tang tang ang a	ومسروا وزرونا والشمر المرووا والترك

5.2.1 I/O BUS CONTROLLER

All modules on the I/O bus contain a common TTL data path which includes a bidirectional bus driver, a bidirectional bus register, and a bidirectional ECC array known as an ECCIO This array checks the data coming into the IOMC from array. the I/O bus. It can detect and correct any single-bit errors and can detect any double-bit errors that may occur on the bus or its connecting modules. The ECC syndrome of the ECCIO is that of the ECCXCVR arrays used on the memory the same as Refer to the tables in Figures 5-4 and 5-5 for a address bus. description of this syndrome.

Also common to all I/O bus interface modules is a TTL circuit known as an I/O Bus Controller (IOBC). This circuit is used to simplify the interface between an I/O module and the I/0 bus. The IOBC utilizes a relatively simple set of handshaking signals to interface the control circuitry of the module to which it is connected, to the I/O bus control signals listed in the previous section. At a modules command the IOBC will involved perform all of the necessary bus protocol in accessing the bus. In this way the module need not concern itself about the bus protocol itself. The IOBC can also respond to a request for access to a module by the I/O bus and inform the module controller of this request, again using a simple set of handshaking signals. the IOMC is Since not designed to act as an initiator, a scaled down version of the IOBC is used. This version contains only the response logic actual IOBC. The following is a description of the of the handshaking signals on the IOBC which are used by the IOMC. Again, it is a scaled down version of the complete set of IOBC handshaking signals.

HERE-IS-DATA - HID

This signal indicates that data is on the I/O bus and will be at the input of the ECCIO on the IOMC on the following clock. This signal is used by the IOMC to indicate that a bus transaction is beginning. Once this signal goes true, it will remain true until the clock before the last data of the message will exist at the input of the ECCIO. This message includes the command and any other necessary information including data for a memory write.

				1993	5253
UNISYS CORPORATION			™ +		
ENTRY/MEDIUM SYSTEMS	GROUP	8 1			
PASADENA DEVELOPMENT	CENTER	IO MEMORY CONCENTRATOR			
UNISYS					
CONFIDENTIAL	ENGINEERING	DESIGN SPECIFICATION Re	v.	A Page	e 57
			1948 (1978) (1988)	1948 taus ann ann 1949 taus a	

5.2.1 I/O BUS CONTROLLER (Continued)

CONTINUE, DONE, ERROR, DISCONNECT

Once the IOMC has received the message and decoded the command, if there is to be a response by the IOMC these signals are used to inform the IOBC that the IOMC is ready to return the response. For a memory read this response would be the memory data. The sequence of assertion of these signals tells the IOBC of the length of the response. If CONTINUE is asserted alone, the response is two or more I/O bus words. If CONTINUE and DONE are asserted at the same time the response is one word only. DISCONNECT is asserted, there is no response, and the Tf IOBC will disconnect the IOMC from the bus. If CONTINUE is asserted and then DONE on the following clock, the response is exactly two words. If the response is more than two words, CONTINUE is asserted, and then DONE is asserted just before the last two words of the response are to exist at the I/O side of the ECCIO. Finally, if error is asserted, the last word of the response is an error descriptor.

GIVE-ME-DATA - GMD

After the CONTINUE, DONE, and/or ERROR signals have been asserted by the IOMC, The IOBC will assert this signal two clocks before data is expected on the I/O side of the ECCIO. this signal will remain on as long as data is expected by the IOBC, as determined by the CONTINUE and DONE signals asserted by the IOMC.

The IOMC is always available to the I/O bus. When an initiator requests the IOMC, the IOMC will always respond with mod-available, unless the IOMC is offline.

					+			
					-		1993 5	253
UNISYS CORPORATION		+			+			
ENTRY/MEDIUM SYSTEMS	5 GROUP							
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTRA	TOR			
		1						
UNISYS			سا فلدن فللله فلاية الله م					
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	58

5.3 EXECUTE MODULE INTERFACE

When a DTM completes an I/O request it sends an op to the IOMC which sets an interrupt in an XM which results in a call to the operating system. There are three types of IO Complete (IOC) that can be reported: normal, exception, and real-time. Each XM in the system can be masked to accept one or more of these IOC types or none at all. The IOC op sent from a DTM to the IOMC indicates IOC type and which of the XM's to 0011 first. The IOMC then asserts the poll line, XMATTEND, of the chosen XM and the appropriate IOC type signal. The IOMCA can have more than one IOC type queued up but will only poll for one type at a time. If the XM is able to accept the IOC it will assert the TAKEN and PRESENT signals and the IOMC will terminate the operation. If the XM is not able to accept the it will assert the NOTAKEN and PRESENT signals and the IOC IOMC will poll the next XM in the system. Ιf theΧМ is OFFLINE it will not accept the IOC and will not assert any signals in response to the poll. The IOMC will continue polling one XM after another until all the IOC types it has received are taken.

The IOMC will poll each of the 4 XM's, present or not, starting with the XM specified in the command from the DTM. At each XM the IOMC will execute a poll cycle for each of the IOC types it has received that have not been accepted yet. This sequence can be upset if the IOMC receives a new IOC while in a particular state of polling an XM. On the next cycle, the IOMC may poll an XM other than the one specified by the latest command or the next one in sequence.

A list of the interface signals is as follows:

IAXMATTEND\$P IBXMATTEND\$P ICXMATTEND\$P IDXMATTEND\$P

These four signals are used to poll one of the four XM's that are possible in the system. Only one of these signals will be active at a time. If none are active, no XM is being polled.

						+		
						1	993 5	253
UNISIS (FNTRY/M	CORPORATION FDIUM SYSTEMS GROU	+- P !			4008 624 639 629 629 629 628 629	+		
PASADEN	A DEVELOPMENT CENT	ER	IO MEMOR	Y CONCE	NTRATOR			
UNTOVO		1						
CONFIDE	NTIAL ENGIN	EERING D	ESIGN SPE	CIFICAT	ION Rev	• A	Page	59
5.3	EXECUTE MODULE IN	TERFACE	(Continu	ed)				
	ΤΟΝΟΡΜΑΙ φφφρ							
	IOREAL\$\$\$\$							
	IOERROR\$\$\$\$P							
	These are the thre	ee poss	ible int	errupt	types	that	can	be
	polled to the Xi time.	M. Only	one of t	he three	e will b	e act:	ive a	ta
	IOPARITY\$\$P							
	Parity bit ove	er itsel	f and the	interru	upt type	bits	abo	ve.
	The parity sho	ould be	even over	the fie	eld.			
	EIOCTAKEN\$P							
	Indicates that	t the IO	C type ha	s been a	accepted	by	the	ХМ
	currently beli	ng poire	a .					
	EIOCNTAKENP		a					
	Indicates that XM currently b	t the 10 being po	C type ha lled	s not be	een acce	pted	by	the
7	An currently i	perue bo	IICU.					
	EXMPRESENT\$P			un haitum				
	and on line.	с спе хм	currenti	y being	polled	15	pres	ent
	The timing for thi below.	is inter	face is	present	ced in	figu	re 5	-11
	Clocks in Figure 5	5-11 are	as follo	ws:				
	ACLOCK1\$H(20) E	ECL cloc	k.					
	TTLFCLOCKOH	TTL cloc	k. 1/2 fr	equency	of ECL	clock		
	ABUSCLOCKFL M	Memory bi	us refere	nce. 1/1	freque	ncy of	ECL	
	IOSMCTTLREFL 1	TTL cloc of ECL c	k to ECL lock.	clock re	eference	. 1/2	frequ	uency





					+			
						1	993	5253
UNISYS CORPORATION		+ 	5 and 200 and 200 and 200 and 20		n en en en en en en			
ENTRY/MEDIUM SYSTEMS	3 GROUP	1						
PASADENA DEVELOPMENT	CENTER	I I O	MEMORY	CONCENT	RATOR			
) 						
UNISYS	-					104 620 620 62		
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	N Rev.	А	Page	62
	-							(23 ma kaj 22 ma kaj

5.4 INTER-CABINET BUFFER MODULE INTERFACE

The V500 can be configured as a dual cabinet system. The Inter-Cabinet Buffer Module (ICBM) is used to buffer the signals and memory between the two cabinets. The ICBM is required to know which module is driving the bus in order to enable its buffers in the correct direction. This requires a signal, IOMCDATASRCP, from each IOMC, with the driving IOMC driving its signal true and the other driving its signal false. For a complete description of the ICBM, refer to the ICBM Engineering Design Specification.

				+		
					199	3 5253
UNISYS CORPORATION	-			+		
ENTRY/MEDIUM SYSTEMS	3 GROUP	9 1				
PASADENA DEVELOPMENT	C ENTER	IO MEMO	ORY CONCENT	CRATOR		
		} 1				
UNISYS	-					
CONFIDENTIAL	ENGINEERING	DESIGN SI	PECIFICATIO	ON Rev.	A Pa	ge 63

5.5 MAINTENANCE INTERFACE

The Maintenance Subsystem interfaces to the IOMC in the same way that it interfaces to the rest of the machine; via the shift chains on the IOMC. Maintenance also has the capability of interfacing to the IOMC via the I/O bus since the System Maintenance Controller (SMC) has a connection to that bus. In this way, Maintenance is capable of accessing memory through the IOMC in the same way that the I/O subsystem accesses memory. For more information on the Maintenance interface to the I/O bus, refer to the System Maintenance Controller Engineering Design Specification.

The IOMC has five separate shift chains, two on the data card three on the address card. The data card contains only and ECL logic. Its shift chains consist of an ECL data and ECL The data chain includes all of the data maintenance chain. registers including the MDECC arrays on the memory bus, the Ram/Rotator arrays (RAMROT), the time-of-day counter, the Control register, and other miscellaneous registers on the The maintenance chain consists of the clock maintenance card. array (CLKMNT) and the on card stop logic (STOP array).

The address card consists of both ECL and TTL logic. Its shift chains include TTL and ECL data chains, and an ECL The TTL data chain consists of the TTL I/O maintenance chain. interface control register, the I/O Bus Control (IOBC) bus logic, the ECCIO array, the 1 microsecond timer circuit, the XM interrupter logic, and miscellaneous data and control registers. The ECL data chain consists of the entire memorv address bus interface, including the BCD address register, the address offset counter, the MCNTL5 array, the ECCXCVR array pair, and the memory interface control register, and other miscellaneous registers used in the memory interface. Also included in this chain are various registers used in the syncronization of the TTL and ECL control signals. The ECL maintenance chain consists of the CLKMNT array and the STOP array.

A complete listing of all the bits in each of the shift chains can be found in the Module Directory (MODDRY) for the IOMC.

					1		1993	5253	
UNISYS CORPORATION		+			+				
ENTRY/MEDIUM SYSTEMS	S GROUP								
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTR	ATOR				
UNISYS					23 228 239 pas cas sas	. 4631 Baty Baty B	1949 Bands with Bands Bands B	ant kalis kant sans sant kili	,
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	64	
tang tang man tang tang tang tang tang tang tang ta						4000 2000 0000 0			•

6 IOMC EXCEPTION HANDLING

The IOMC is capable of detecting several types of errors or exceptions. These errors can be divided into two categories:

HARD ERRORS

These errors are actual hardware failures on the IOMC. If a hard error is detected, the IOMC will flag the MODBROKE bit to the maintenance array on the card and to the maintenance signal on the backplane. All clocks to the IOMC will be disabled by the IOMC maintenance logic, and the maintenance subsystem will eventually stop the entire system. Possible hard errors include parity errors in the data path, parity errors in the control path, and various duplication and comparison and parity errors throughout the module.

SOFT ERRORS

Those errors which are not fatal to the IOMC or the operation that the IOMC is currently performing. For instance, if a single-bit error occurs on the memory data during a memory write from the I/O bus, there is no bus reason to stop the operation and flag an error as the error will be corrected on the memory data card. If a double bit error occurs, there is still no reason to stop the operation. The IOMC need only report the error to the initiator of the operation and the initiator has the option to retry the operation, without the need for the machine to stop.

					+ •				-
X					1		1993	5253	
UNISYS CORPORATION					+				
ENTRY/MEDIUM SYSTEMS	S GROUP	1							
PASADENA DEVELOPMENT	CENTER	IOM	EMORY	CONCENTRA	TOR				
UNISYS		1			ه رشی همه هم بوی همه ه				
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	65	
, 1944 منها منها منها منها منها منها منها منها								1978) 1978 1979 1979 1979 (19	

6.1 IOMC/DTM EXCEPTION HANDLING

If the IOMC detects a soft error of any kind on the IOMC (or the Memory Data Card via the 4-bit error code returned from memory at the end of a memory cycle), it will store this error and continue with the current operation. When the operation is complete the last information returned to the initiator be the stored error information. If the IOMC detects an will IOBUS multiple bit error in a read op or address syllable, the is performed, the data returned, and the error reported read to the requestor in the error message. A multibit error in a write op will abort the write. If the first read-modify-write cycle has started, the data read will be written back with no modification before the abort. The error message is returned to the requestor. A multibit error in an XM interface command will abort the operation before the first XM is polled. The error is reported. In case IOMC detects any single bit errors, it will report to the requesting module using the following methods and execute the command.

					+	And with first first first			100
					1	19	93	5253	
UNISYS CORPORATION	-				+				
ENTRY/MEDIUM SYSTEMS	S GROUP	\$ 1							
PASADENA DEVELOPMENT	Γ CENTER	IO MEN	MORY	CONCENTRAT	TOR				
		Í							
UNISYS	-	t	an an 110 110 110					cc) 124 cc) cc) cc)	699
CONFIDENTIAL	ENGINEERING	DESIGN S	SPECI	FICATION	Rev.	A P	age	66	
	and such back they even such each cool back forth and some such	ade 4070 Euro anno vicul 4400 erant euro e		etti etti biri enit erm seri ant ermi ant -	-				_

6.1.1 ERROR MESSAGE

The IOMC detects errors while servicing commands from I/O bus, and always returns an error descriptor.

Format of the error code :

Bit 3:0 - XMEMERR\$\$P(3:0) from memory bus 8:4 - XMEMSRC\$\$P(4:0) from memory bus 9:1 - Overflow error on IOMC 10:1 - ECCIO single bit error 11:1 - ECCIO double bit error 12:1 - MDECC 0/1 single bit error 13:1 - MDECC 2/3 single bit error 14:1 - MDECC multiple bit error

If multiple errors have occurred in the memory transfers, the most fatal error will be logged and reported.

6.1.2 UNDERFLOW/OVERFLOW IN READ MEMORY

Underflow may occur in the IOMC if transfer from buffer RAMROT has started, but memory is somehow not fast enough to provide data. DTM can detect underrun in this case by finding out that the actual number of transfers is less than expected. Overflow will not happen on read Op.

For normal reads, there will be 1 extra transfer of data and the error code will always be returned. In case of Read w/Lock command, exactly 1 data transfer and 1 error code will always be returned.

6.1.3 UNDERFLOW/OVERFLOW IN WRITE MEMORY

Buffer Overflow may occur if the Memory Bus is busy long enough. The DTM will be notified at end of a command and it is up to the DTM to retry. Underflow will not happen on a write Op except for broken hardware.
					+) 1220 1220 1220 1220 1220 1220
					ł	1	993	5253
UNISYS CORPORATION		+						
ENTRY/MEDIUM SYSTEMS	5 GROUP	1						
PASADENA DEVELOPMENT	CENTER	I IO	MEMORY	CONCENTRA	TOR			
UNISYS		+				-		
CONFIDENTIAL	ENGINEERING	DESIG	N SPEC	IFICATION	Rev.	А	Page	67
900, 900, 800, 600, 600, 600, 600 600, 600, 60								

6.1.4 MULTIPLE BIT ERROR ON MEMORY WRITE ADDRESS/LENGTH

In order not to corrupt memory, the write operation will be aborted once the 1st read modify write is finished. The IOMC detects that a MBE has occurred on the address/length data coming from the I/O bus, and performs a dummy write back to memory with the same data that was received by the Read modify write command.

6.1.5 I/O BUS ABNORMAL DISCONNECT

If for any reason I/O bus disconnects from the IOMC, both the address card and data card will return to idle state, except that if the data card is in a process of executing a memory WRITE/RMW command, it will complete that before it returns to idle.

					+•		
					- 1	1993	3 5253
UNISYS CORPORATION	•		um faile hade actus main actus ann a				
ENTRY/MEDIUM SYSTEMS	GROUP						
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTRA	TOR		
		1					
UNISYS	-	Farmerer en en	****	a na ta 60 60 ta ca ca ca ca			
CONFIDENTIAL	ENGINEERING	DESI	GN SPECI	FICATION	Rev.	A Pag	ge 68

- 7 STOP LOGIC
- 7.1 OVERVIEW

Stop logic on IOMC has visibility of the following:

4 byte data passing between the two cards the I/O bus requestor priority (initiator) the I/O bus requested module id (responder) loading of the memory data register, MDECC binary absolute memory block address memory request commands buffer ram overflow

The first three stop conditions allow this stop logic to check for data patterns on the I/O Bus, along with which modules were requesting and requested. The IOMCA data path is set to pass I/O Bus data to IOMCD when idle so that the stop array on IOMCD is connected to the I/O bus. The stop logic has test conditions that allow it to know when the initiator or responder is valid. On the occurance of a match, the responder conditions can be stored in another initiator or register for inclusion with other stop conditions that may This allows the logic to stop on a specific later. occur initiator sending a particular (1 to 4 byte) data transfer to specific responder.

Using the byte holds (ECBYTELOADnL), the mod5 counter state (ECMOD5EQnH) and the memory block address, the logic can determine which of the 20 bytes of the memory data register is being loaded during a memory write operation. It cannot check the data being loaded at the same time.

Using the memory request commands, the logic can determine when the IOMC is requesting a memory read or write operation. The block address can be included here in order to detect what memory address the command is for.

							+		128 1289 1289 1289 128	
							!		1993	5253
UNISYS CORPORATION		+		1923 1220 6421 1225 1225 12	10 6113 6310 6310		+			
ENTRY/MEDIUM SYSTEMS	GROUP	1								
PASADENA DEVELOPMENT	CENTER	I	0 M	EMORY	CON	CENTRA	TOR			
		1								
UNISYS		+			-					* == == == == == ==
CONFIDENTIAL	ENGINEERING	DES	IGN	SPECI	EFIC.	ATION	Rev.	А	Page	e 69
المالة ا			*** ***	ezzi ezzi pizz eza eza eza	* **** ****	. 1996 1996 1996 1996 1997 1997 1997				

7.2 STOP ARRAY REGISTER CONFIGURATION

7.2.1 IOMCA STOP ARRAY

Following is a description of the register signals in the STOP array on IOMCA. These signal names are taken from the IOMCA maintenance chain MODDRY Rev. B 2/2/87. In this section the initiator is known as the requestor and the responder is the destination.

ABSADRCMPH

Data to compare with the 8 most significant digits of the binary absolute memory address.

ABSCPENH

Block address digit compare enables. The 7 enables are arranged as (24:22)(21:18)(17:14)(13:10)(9:6)(5:2)(1:0). Bits not selected become don't cares in the stop equation.

ABSADRAENH

Absolute address AND enable includes the compare equal of the address and command as an AND in the stop equation.

ABSADROENH

Absolute address OR enable includes the compare equal of the address and command as an OR in the stop equation.

MEMCMDCPH

Data to compare with the Memory Command input the the IOMCA memory control logic. O- read with lock, 1- read, 2- write, 3- not used on IOMC.

MEMREQSTH

Memory Request is compare with the strobe for MEMCMDH.

MEMCMDENH

Memory command compare enable AND's the MEMCMDH and MEMREQSTH compares with the address compare, ABSADRCMPH.

DESTCMPH

Data to compare with the I/O Bus destination data.

DESTCPENH

Destination compare enable.

	1993 5253
UNISYS CO ENTRY/MED PASADENA	RPORATION IUM SYSTEMS GROUP DEVELOPMENT CENTER IO MEMORY CONCENTRATOR
UNISYS CONFIDENT	IAL ENGINEERING DESIGN SPECIFICATION Rev. A Page 70
an an m lin wi ne mi m ka	
7.2.1 I	OMCA STOP ARRAY (Continued)
D	ESTANDENH Destination AND enable includes the compare equal of the I/O destination as an AND in the stop equation.
D	ESTORENH Destination OR enable include the compare equal of the I/O destination as an OR in the stop equation.
D	ESTHITH Destination Hit is loaded with the result of the destination compare when the load enable, ECMODNOLOADH, is true. The output of this register is used as input to the bit test enabled by DESTHTAENH.
D	ESTHTAENH. Destination Hit AND enable includes the output of the I/O Destination Hit register as an AND in the stop equation.
D	ESTHTOENH Destination hit OR enable includes the output of the I/O Destination Hit register as an OR in the stop equation.
R	QSTCMPH Data to compare with the I/O Bus requestor data.
R	QSTCPENH Requestor bit compare enables. Bits not enabled for comparison are treated as don't cares in the stop equation.
R	QSTANDENH Requestor AND enable includes the compare equal of the requestor as an AND in the stop equation.
R	QSTORENH Requestor OR enable include the compare equal of the requestor as an OR in the stop equation.
R	QSTHITH Requestor Hit is loaded with the result of the requestor compare when the load enable, ECMODNOLOADH, is true. The output of this register is used as input to the bit test enabled by RQSTHTAENH

UNISYS CORPOF	ATION	+	+	3 5253
ENTRY/MEDIUM PASADENA DEVE	SYSTEMS GROUP CLOPMENT CENTER	IO MEMORY CONCENTRAT	OR	
UNISYS CONFIDENTIAL	ENGINEERING	DESIGN SPECIFICATION	Rev. A Pa	ge 71
7.2.1 IOMCA	STOP ARRAY (Cont:	inued)		
RQSTH F F RQSTH F F	TAENH Requestor hit AND Requestor Hit regist TOENH Requestor hit OR Requestor Hit regist	enable includes the ter as an AND in the st enable includes the ter as an OR in the sto	output o op equatio output o p equation	f the n. f the
NORMR R P e	QSELH equestor Select, wh riority for compa mergency requestor	nen high, selects the n arison with RQSTCMPH. priority is selected.	ormal req When lo	uestor w, the
NRQST N c t t	CMPHH ot Requestor Stop i ompare before it is he stop equation is he one selected by	inverts the output of s included in the stop s true when any reques RQSTCMPH is active.	the req equation. tor other	uestor Thus, than
LOCBR L s	KENH ocal Break Enable i top OR output cause	is the local stop enab es a dead freeze.	le. The	local
BPSTO	PENH			

Backplane stop enable includes this stop logic in the system stop equation.

MASTERH

This output designates this IOMC as the master in a two IOMC system.

ONLINEL

When high, this output places this IOMC off line.

		+ = = = = = = = = = = = = = = = = = = =
UNISYS ENTRY/M PASADEN	CORPORATION + IEDIUM SYSTEMS GROUP IA DEVELOPMENT CENTER IO MEMORY CONCENTRATOR	¦ 1993 5253 '+
UNISYS CONFIDE	NTIAL ENGINEERING DESIGN SPECIFICATION Rev	. A Page 72
400 601 600 600 600 600 600		
7.2.2	IOMCD STOP ARRAY	
	Following is a description of the register signal array on IOMCD. These signal names are taken f maintenance chain MODDRY last edited on 10/08/86.	s in the STOP rom the IOMCD
	IXIORWCP Data to compare with the I/O Read/Write bus, is the bi-directional data bus between the tw	IORW. This o cards.
	IXIOCPENA I/O digit compare enables for the I/O Read/Wr to 8 of the digits can be selected for compar not selected will become don't cares in the s	ite bus. 1 ison. Digits top equation.
	IXIOANDEN I/O AND enable includes the IORW compare as a stop equation.	n AND in the
	IXIOOREN I/O OR enable includes the IORW compare as an stop equation.	OR in the
	MD5EQCP Mod 5 Equals is the compare data for the 5 bi field. ECMOD5EQnL selects the next 32 bit memory data register, MDECC, to be read or wr	t ECMOD5EQnL block of the itten.
	MD5ECPENA Mod 5 compare enable.	
	MD5EQLAEN Mod 5 Equals AND enable includes the Mod 5 co AND in the stop equation.	mpare as an
	MD5EQLOEN Mod 5 Equals OR enable includes the Mod 5 com in the stop equation.	pare as an OR
	BYTLOACP Byte Load compare data is compared with ECBYTLOADxL indicates which of the 4 byte block are valid when loading the memory d during a memory write.	ECBYTLOADxL. s in a 32 bit ata register

UNTOVO CODD	2DATION 1993 5253
ENTRY/MEDIUN PASADENA DE	M SYSTEMS GROUP VELOPMENT CENTER IO MEMORY CONCENTRATOR
UNISYS CONFIDENTIAI	L ENGINEERING DESIGN SPECIFICATION Rev. A Page 73
	,
7.2.2 IOM	CD STOP ARRAY (Continued)
BYTI	LCPENA Byte Load bit compare enables. Bits not selected become don't cares in the stop equation.
BYTI	LOAAEN Byte Load AND enable includes the Byte Load compare as an AND in the stop equation.
BYTI	LOAOEN Byte Load OR enable includes the Byte Load compare as an OR in the stop equation.
BYTI	NOTEN Byte Load Not Enable inverts the output of the Byte Load compare before it is included in the stop equation.
OVRF	FLATEN Over Flow And Test Enable includes the RAMROT buffer over flow as an AND condition in the stop equation.
OVRF	LOTEN Over Flow Or Test Enable includes the RAMROT buffer over flow as an OR condition in the stop equation.
LOCA	LEN Local Enable enables the local stop outputs. The stop OR output causes a dead freeze when high.
BPST	OEN Backplane Stop Enable includes this stop logic in the system stop equation.

		·	19	993 5	5253
UNISYS CORPORATION			ł		
ENTRY/MEDIUM SYSTEMS	S GROUP				
PASADENA DEVELOPMENT	I CENTER	IO MEMORY CONCENTRATOR			
UNISYS					
CONFIDENTIAL	ENGINEERING	DESIGN SPECIFICATION Rev	. A I	Page	74

8 APPENDIX A - ARRAY FUNCTIONAL DESCRIPTIONS

- 8.1 BASADD
- 8.1.1 FUNCTION OVERVIEW

This array converts the input 8-digit BCD address into a 27-bit binary value. Then the absolute address is obtained by adding this value to the base address from base table.

- 8.1.2 INTERFACES
- 8.1.2.1 INPUTS
 - BCD(31:0) -

The most significant 8-digits of the processor request address. The least significant digit is only used for rotation and alignment; it is not converted to binary.

BASE(26:0) -

The output of the base table entry as indicated by the base indicant in the processor request. This is a 27-bit binary number.

ADD-ENABLE -

The base adder is enabled with this input. The base adder must be disabled when writing to the base and limit tables.

INC-ENABLE - increments the resulted value by one.

The carry-in to the base adder increments the absolute binary address at the output by one. This is used for operand-reads which are converted into 2 separate reads Internal to MCACM. The second read is incremented via this input to point to the next block.

					+			
					8	1	993	5253
UNISYS CORPORATION		+ 				•		
ENTRY/MEDIUM SYSTEMS	3 GROUP							
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTRA	ATOR			
UNISYS	-							
CONFIDENTIAL	ENGINEERING	DESIC	IN SPEC	IFICATION	Rev.	А	Page	75

8.1.2.2 OUTPUTS

ABS(26:0) -The result of the BCD-to-binary conversion of the input BCD address and addition of the binary BASE.

ABS-PAR -

The parity of the ABS(26:0) output.

OVERFLOW -

This is an error output. It indicates that the input address plus the base is greater than 1,342,177,270. This is an unreasonable value since it is greater than the amount of memory that is physically addressable by the processor.

8.1.3 DETAILED DESCRIPTION

The BASADD array converts the input BCD address into binary. This binary value is added to the binary BASE to provide the absolute binary address of the request from the processor.

8.1.3.1 BCD TO BINARY CONVERTER

The 8-digit BCD address is converted into two pseudo-binary values by a series of Wallace Tree adders. There are two sets of 27 Wallace Trees. Each Wallace Tree accumulates 1 bit of the binary output by adding the binary weight of each of the BCD inputs. These 2 outputs are combined in the base adder to yield the actual binary value of the BCD input.

The INC-ENABLE input increments the 27-bit absolute binary output. It is an input to the Wallace Tree of the least significant bit.

		1 1	1993	5253
UNISYS CORPORATION	-	+		
ENTRY/MEDIUM SYSTEMS	GROUP			
PASADENA DEVELOPMENT	CENTER	IO MEMORY CONCENTRATOR		
UNISYS	-			
CONFIDENTIAL	ENGINEERING	DESIGN SPECIFICATION Rev.	A Page	76

8.1.3.2 BASE ADDER

The base adder adds the 2 outputs of the BCD-to-binary converter and the binary BASE input. The BASE input is enabled with ADD-ENABLE. This allows a pure BCD-to-binary conversion when ADD-ENABLE is low.

The base adder consists of 2 adders. The first is a 3-input CSA (carry save adder). The CSA is very fast: it adds all 3 inputs for each bit producing both sum and carry outputs. The carry from each stage is not used by higher stages, but saved as an output.

The second adder is a fast 27-bit CLA (carry look-ahead adder). It adds the sum and carry outputs from the CSA to produce a 27-bit absolute binary address.



FIGURE 8-1 THE BLOCK STRUCTURE OF BASE ADDER

				1	1	993	5253
UNISYS CORPORATION				ᅄᄤᄤᆉ			
ENTRY/MEDIUM SYSTEMS	S GROUP	1 1					
PASADENA DEVELOPMENT	CENTER	IO MEMORY	CONCENTRATO	DR			
		1					
UNISYS		_ ====================================	9 mm cm ccg cc9 phi and cm cm ma ma p				
CONFIDENTIAL	ENGINEERING	DESIGN SPEC	IFICATION B	Rev.	А	Page	77
			ه ومع قرمة فلكة فكم علم علم علم علمة علمة علمة ومع قريبة فريه				ومدر ورت وربع عمو حتته رهمر

8.1.3.3 OUTPUT PARITY GENERATION

There is a 27-bit parity tree on the output of the CLA which calculates the odd-parity that is stored with the base and limit table entries. The outputs of these tables are checked by parity checkers in the LIMCHK array.

8.1.3.4 FAULT DETECTION

Fault detection of this array is accomplished with a duplicate-and-compare strategy. Duplicate BASADD arrays operate in parallel to generate two identical copies of the absolute binary address. These are compared inside duplicate LIMCHK (limit checker) arrays with TSC (totally self-checking) comparators, or in the case of the IOMC, with discrete comparators on the card.

8.1.4 SHIFT CHAIN DEFINITION

The BASADD array is purely combinatorial: there is no internal main shift chain.

8.2 ECCIO

8.2.1 FUNCTIONAL OVERVIEW

The ECCIO option is an ECC generator and SEC-DED-4ED bidirectional 32 bit bus transceiver. The primary function of the ECCIO array is to correct single bit errors and simultaneously detect double bit errors and single 4-bit byte errors in the I/O bus data path, as well as to generate new ECC on data that does not already contain it.

							1993 5	5253
UNISYS CORPORATION		+			+			
ENTRY/MEDIUM SYSTEMS	3 GROUP	1						
PASADENA DEVELOPMENT	CENTER	I IO	MEMORY	CONCENTRA	TOR			
		1						
UNISYS	-	+						
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	Rev.	А	Page	78

1222 12229 4225 4228 4229 1222 4229 1229 4239 1229 4289 4289 1228 122

- 8.2.2 INTERFACES
- 8.2.2.1 INPUTS
 - CORRECT

This signal will cause the array to correct single bit errors if any when high.

GENECC

This signal will cause the array to generate new ECC on the data at the input to the ECC section. The ECC I/O pins must all be high for correct ECC generation.

RAMSEL

Selects between ram data and backplane data as input to ECC logic and the register. The ram data is selected when high.

HOLD

Holds all 39 bits in the F/F's.

HOLD01

Holds only bits 0-7.

HOLDO2

Holds only bits 8-15.

HOLD03

Holds only bits 16-23.

HOLDO4

Holds only bits 24-31

HOLDECC

Holds only ECC bits 32-38

DC BP(3:1)

⁻ Controls direction of data in the tristate device for backplane data bits 15:0, 31:16, and 38:32 for 1,2,and 3 respectively. A 1 on these bits is used to transmit data to the backplane, and a 0 is used to turn off the tristate for receiving data from the backplane.

							-+ 		993	5253
ENTRY/M PASADEN	EDIU A DE	M SYSTEMS VELOPMENT	S GROUP F CENTER	I I O	MEMORY	CONCENT	RATOR	•		
UNISYS CONFIDE	NTIA	L	ENGINEERIN	IG DESIG	N SPEC	IFICATION	N Rev.	A	Page	79
64 98 25 60 65 69 69 69			69 676 676 676 676 676 996 686 686 636 536 53	. 639 639 639 639 639 639 639		108 gal coj 608 gaj 609 g	ay kan kan kan kan kan kan		ay gana liiko kansi sast s	a kao kao ma
8.2.2.1	INP	UTS (Cor	ntinued)							
	DC_	RAM(2:1) Controls data bit these bi and a data fro	s direction ts 31:0 and ts will be 0 is use om the ram.	of dat 38:32 used f d to tu	a in t for 1, or tra rn off	he trista and 2 res nsmitting the tris	ate dev spectiv g data state f	ice ely. to or r	for A the eceiv	ram 1 on ram ving
	SHI	FT Allows o	lta to be s	hifted	into a	nd out of	the a	rray	· •	
	CLE	AR Synchror	ious reset	of the	regist	ers in tr	ne arra	у.		
	CLO	CK TTL cloc	ek input.							
	SHI	T_IN Serial d	lata input.							
8.2.2.2	OUTI	PUTS								
	SBE	Single b is in er is true.	it error. ror. The	This b bit wil	it wil l be c	l be true orrected	e if a if the	sin COR	gle RECT	bit bit
	ERR	Error. or a mul	This bit w tiple bit	ill be error o	true i ccurs.	f either	a sing	le b	it er	ror
	SHIF	T <u>OUT</u> Serial d	ata output	•						

					· •	1993	5253
UNISYS CORPORATION	-				+		
ENTRY/MEDIUM SYSTEMS	GROUP						
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTR	ATOR		
UNISYS	-						
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	A Pag	e 80

8.2.2.3 BIDIRECTIONALS

RAMDATA(31:0) These 32 bits are the ram data interface. They are so called because they interface to the ram or buffer on each of the modules in which the array is used.

RAMECC(38:32)

Seven bits of ram side ECC. These bits must all be true if ECC is being generated on data bits RAMDATA(31:0).

BPDATA(31:0)

32 bits of backplane interface data.

BPECC(38:32)

7 bits of backplane side ECC. These bits must all be true if ECC is being generated on data bits BPDATA(31:0). Note: ECC should never have to be generated on the backplane side of the array for V500 applications, though it is possible.

8.2.3 DETAILED DESCRIPTION

The array is basically a bidirectional 32 bit data transceiver. It has two 32 bit tristateable interfaces; Ram side and backplane side by definition. Included with the data are 7 bits of Error Correction Code (ECC). The internal logic includes an input multiplexor, ECC generation and detection logic, a 39 bit register, and tristate I/O.



FIGURE 8-2 ECCIO BLOCK DIAGRAM

The control signals HOLD , HOLDO1, HOLDO2, HOLDO3, HOLDO4, and HOLDECC are used to hold 8 bits at a time in the F/F's. Thus, the ECCIO array can also be used to assemble an entire word, byte by byte.

					+			
					-		1993	5253
UNTSYS CORPORATION	-			**	, neeet	-		<i></i>
ENTRY/MEDIUM SYSTEMS	5 GROUP							
PASADENA DEVELOPMENT	ſ CENTER	IO	MEMORY	CONCENTRA	TOR			
		1						
UNISYS	-	+						** ** ** ** ** **
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	Rev.	А	Page	82
	19 1021 1226 626 628 1628 608 689 689 689 689 104 10							1940 mil 4000 k000 k000 k000

The ECC is calculated over all 32 data bits. This error correct code is identical to the code which protects the Memory address bus in the ECCXCV array.

	6	5	4	3	2	1	0
00 := 01 := 02 := 03 :=	X X X X X	X X X X X	X	, ens m	X	x	X
04 := 05 := 06 := 07 :=	X X X	X	X X X X X X	Х	Х	х	X
08 := 09 := 10 := 11 := 12 :-	X	X	X X X	X X	X X X	X X X	X
13 := 14 := 15 := 16 :=	Х	Х	X	X X X X X	л	X X	X X X
17 := 18 := 19 := 20 :=	X X	X X	X X	X X X	X X		х
21 := 22 := 23 := 24 :=	x x	X X X	Х	Х	X X X X	X X	х
25 := 26 := 27 := 28 :=	Х		X	Х	X X X X	X X	X X X
29 := 30 := 31 :=	X	Х	X			X X X	X X X

1

FIGURE 8-3 ECCIO ERROR CORRECTION CODE

			+	
UNTSYS CORPORATION				1993 5253
ENTRY/MEDIUM SYSTEM PASADENA DEVELOPMEN	S GROUP F CENTER	IO MEMORY CON	CENTRATOR	
UNISYS CONFIDENTIAL	ENGINEERING	DESIGN SPECIFIC	ATION Rev. A	Page 83
0 01 1 00 2 00 6543 00	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 1
000 * X 001 X D 010 X D 011 D 08 100 X D 101 D 06 110 D 01 111 03 D	X D X D D 31 D 20 D 29 D 24 09 D 05 D D 30 D 25 07 D 11 D 02 D 00 D D M D M	D 28 X D D 26 D D 14 M 22 D D 15 M D M 19 D D 23 D D M 16 D M 04 D D D M 18 D D M D D M M	13 D 27 12 D M D D 1 D M D D M D M M D 17 D D M D M M M D M M D 21 D D	D O M D M D D M
* = N(D = D() BITS IN ERI DUBLE BIT ERI	OR, X = CHECK E OR, M = MULTIPI	BIT IN ERROR LE ERRORS	
FIGURE 8-4	ECCIO SYNDI	OME TO BIT-IN-EF	ROR DECODE T	ABLE

To further enhance the fault detection capability of the I/O bus error correction code, two of the bits are inverted. Bits 2 and 4 are inverted (after the generation, as specified in Figure 8.3.2) so that the ECC code for all-zero data is "14" hex. This makes the floating bus case a double bit error. This "error" is only checked when traffic is expected on the bus.

8.2.4 Shift Chain Definition

Data(31:0) ECC(38:32)

				ļ	1993	5253
UNISYS CORPORATION		+	678 678 678 678 679 679 679 679 679 679 679 679	+		
ENTRY/MEDIUM SYSTEMS	GROUP	1				
PASADENA DEVELOPMENT	CENTER	IO MEMOR	Y CONCENTRA	TOR		
		1				
UNISYS				naith thad mailt lack that that		
CONFIDENTIAL	ENGINEERING	DESIGN SPE	CIFICATION	Rev.	A Page	84

8.3 ECCXCV

8.3.1 FUNCTION OVERVIEW

The ECCXCV option is an ECC generator and SEC-DED-4ED bidirectional 32 bit bus transceiver. Two ECCXCV PGA's in a mirror image configuration are required to implement the function because of the limited number of 25 ohm drivers on the MCA2 chip.

The ECCXCV option operates in a pseudo-full-duplex mode; as both a transmitter and a receiver at the same time. This mode reduces the clock-to-output and setup-to-clock delays. The chip contains separate logic for the transmit function: ECC calculation logic, output registers, and 25 ohm drivers; and the receive function: input registers, syndrome generation logic, and error correction circuitry. Both of these functions operate at the same time; although, it is obvious that the chip will receive what it transmitted, and is not true full-duplex.

out out out out SBE MBE PERROR SDOUT out O OPARITY out 0 SPY(15:0) BP(19:0) 0 in ECCXCV TO(19:0) 0 out in O ADDRESS(31:0) FROM(19:0) 0 in in O IPARITY SDIN CLOCK SHIFT CLEAR RANDOM BPENABLE in in in in in in

8.3.2 INTERFACES

FIGURE 8-5 ECCXCV PINOUT

						-	- ens ens mo -	1993 5	253
UNISYS CORI ENTRY/MEDIU PASADENA DI	PORATION JM SYSTEM EVELOPMEN	S GROUP T CENTER	IO ME	EMORY	CONCENTI	RATOR	-		
UNISYS CONFIDENTIA	A L	ENGINEERING	DESIGN	SPECI	FICATION	N Rev.	A	Page	85
				20 TOLA ION (CON (CON (CON (CON	- East East East East East East East East		a (ma (ma ama a	9 69 69 69 69 69 69	603 604 606 608
8.3.2.1 INH	PUTS								
A D I	DRESS(31:) This in module field.) cludes the at select field	osolute 1, the c	binar comman	y board d field,	addres , and t	s fi he s	ield, source	the ID
IPA	ARITY Even par	rity over the	e ADDRES	3S(31:	0) and]	IPARITY	fie	elds.	
BPE	The 25 of the 25	ohm driver e internally emory bus cyc	enable and mu ele.	signa Ist re	l. Thi main hig	ls sig th thro	nal ugho	is : out th	not e 2
FRC	M(19:0) The othe is sourc	er half of th ced by the mi	ne recei Irror im	ved m nage E	emory ad CCXCV cr	ldress nip.	bus	s. T	his
CLC)CK Normal s	system clock.							
,SHI	FT Serial s maintens	shift chain ance chip.	enable	e sig	nal fro	om the	e]	ock	and
, C L E	AR Maintena	ance reset.							
SDI	N Shift ch	nain input.							
<u>r</u> a n	DOM A self-t on the mode, it can be u to test	test signal w shift chain will genera used to simul the cache sp	which en n. When nte a ra nate act ny.	ables the ndom ivity	a rando ECCXCV c cycle of on the	om numb option 256 n memory	er g is i umbe add	(enera n rand rs wh lress l	tor dom ich bus

					,+ *		4220 4220 42	
					1	19	93	5253
UNISYS CORPORATION					++			
ENTRY/MEDIUM SYSTEMS	5 GROUP	•						
PASADENA DEVELOPMENT	CENTER	I IO	MEMORY	CONCENTRA	ATOR			
		ł						
UNISYS	-	+				23 and and and and	CC 650 62	8 cut ent cut cut cut cut
CONFIDENTIAL	ENGINEERING	DESI	GN SPEC	IFICATION	Rev.	A P	age	e 86
							find and to	

8.3.2.2 OUTPUTS

SPY(15:0) Half of the received and corrected 32 bit memory address bus.

OPARITY

Even parity over the entire received and corrected 32 bit memory bus and the OPARITY bit. Both mirror image arrays output parity bits; but only the array which detected and corrected a single bit error has the correct parity. When there are no errors then both parities are identical.

PERROR

The input parity on the ADDRESS(31:0) and the IPARITY was invalid.

TO(19:0)

The complement of FROM(19:0); each chips receives half of the memory address bus and then sends its half to the other chips so that each chips gets the whole bus without putting 2 loads on the backplane.

SDOUT

The shift chain output.

8.3.2.3 BIDIRECTIONALS

BP(19:0)

Half of the 39 bit (including ECC) memory address bus. One of the arrays handles 20 bits and the other handles 19 bits; it doesn't matter which is which.

8.3.3 DETAILED DESCRIPTION

The internal bit ECCLPW causes the ECCXMT register to accumulate a longitudinal parity word. This feature will be used in conjunction with path tests which cannot drive the backplane.

					+			
						1	993	5253
UNISYS CORPORATION		+	609 e39 e29 e35 éas sius p					-
ENTRY/MEDIUM SYSTEMS	S GROUP	1						
PASADENA DEVELOPMENT	CENTER	I0	MEMORY	CONCENTE	RATOR			
		1						
UNISYS	-	+					9 was and 120 was	
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	IFICATION	N Rev.	А	Page	87
						tent and test test		

8.3.4 SHIFT CHAIN DEFINITION

Since this chip must be operated in tandem with another ECCXCV chip in a mirror image configuration, the shift chain is defined for the pair. It should be noted, that the upper chip has the low order bits at the top of each register. The lower chip is in the normal low, at bottom format.

r î	RCVECC(4:6)	$-$ this hit is tied to $\mathbf{Y}\mathbf{MTECC}(2)$ only
U	DONICARE	- this bit is tied to AMIECU(3) only.
Р	RCV(16:31)	
Р	XMTECC(3:6)	- XMTECC(3) does not drive the B/P.
E	ECCLPW	- see 12.6.3 for definition
R	XMT(16:31)	
	an ang ang ang ang ang ang ang ang ang a	ane mai kan mai
L	RCVECC(3:0)	
0	RCV(15:0)	
W	XMTECC(3:0)	
E	ECCLPW	- see 12.6.3 for definition
ĸ	XMT(15:0)	

FIGURE 8-6 THE CHAIN DEFINITION FOR ECCXCV

					+			
					ł		1993	5253
UNISYS CORPORATION	-				+	•		
ENTRY/MEDIUM SYSTEMS	GROUP							
PASADENA DEVELOPMENT	CENTER	ION	1EMOR Y	CONCENTRA	TOR			
UNTSYS		L				, and the case of		1 (35 km) and and and and
CONFIDENTIAL	ENGINEERING	DESIGN	N SPECI	FICATION	Rev.	A	Page	88
4200 FEAF EAF 4000 FFFB 4200 FEAF EAF 4200 FEAF 4200 4200 2201 1208 1208 4204 4204 4204 4204	9 (111) 404) 605) 605 1111 605 619 119 (115) 619 419 619	12 fon fan Ling som fan fi	19 maa naa yaab ta'a (200) (200)					

.

8.4 MCNTL5

	Ţ		MCNTL5		Ţ	
ТМ	!	CMDPRTY	1996-1408	FRROR		OUT
тм	!			OBTAIN		OUT
	=			DATAENAI	0	OUT
T IN	i	MEMI IUL			10	
ΙN	i	REQUEST			10	
ΤN		SPISOURC		ADDREN	1	001
ΙN	===	FSEL(4:0)		ERROREN		OUT
ΙN	===	SPYID(2:0)		NSEL(4:0)	===	10
ΙN	===	EXTCMD(1:0)		ASK(7)		IO
ΙN	01	IOBUSY1L		ASK(6)		10
ΙN	01	IOBUSYOL		ASK(5)		IO
		MAP	UNMAP	ASK(4)	-	IO
	į			ASK(3)		10
ΤN		BUSY(15)	SPYPARTTY	ASK(2)		ΙO
TM	!	BUSY(14)	SPYVALTD	ASK(1)	-	то
			HICHPRTY	ASK(O)	!	ŤÕ
T N V T			UTCUMPE	ADR(0)		10
T N				MDF		ОПТ
ΙN	i	BUSI(IU)		9 D C	1	001
ΙN	4200 6220 6450	BUSI(9)	LOWMBE	C C U D D D T V	1	0.07
ΙN		BUSY(8)	LOWSBE	SCMDPRIY	;	001
ΙN		BUSY(7)	MAINT(3)	SPYCMD(1:0)	===	OUT
ΙN		BUSY(6)	MAINT(2)	SPYVALID		OUT
ΙN		BUSY(5)	MAINT(1)		1	
ΙN		BUSY(4)	MAINT(O)	COPY(1:0)	===	10
ΙN		BUSY(3)	ISMOD(1)	INHIBT(1:0)	===	OUT
ΙN		BUSY(2)	ISMOD(0)	MODIFD(1:0)	===	IO
ΤN		BUSY(1)	TSCOPY(1)		1	
ΤN		BUSY(0)	TSCOPY(0)	DATCOPYL	0	OUT
. .	i i			DATMODI.	10	OUT
тм				ΟΡΔΒΙΤΎ		ОПТ
ТИ		NEWADIAN		OTANITI	1	001
тм	1			MADOUT(7)		OUT
ΤN		MAPIN(7)		MAPOUT(7)		
TN		MAPIN(D)		MAPOUI(0)	1	
ΙN		MAPIN(5)		MAPOUI(5)		001
ΙN		MAPIN(4)		MAPOUT(4)		OUT
ΙN		MAPIN(3)		MAPOUT(3)		OUT
ΙN		MAPIN(2)		MAPOUT(2)		OUT
IN		MAPIN(1)		MAPOUT(1)		OUT
ΙN		MAPIN(O)		MAPOUT(0)		OUT
	Í				1	
				•		

UNISYS CORPORAT ENTRY/MEDIUM SY PASADENA DEVELO	ION STEMS GROUP PMENT CENTER		MORY CO	NCENTRA	+ + TOR	1993 5	5253
UNISYS CONFIDENTIAL	ENGINEERING	DESIGN	SPECIFI(CATION	Rev. A	Page	89
8.4 MCNTL5 IN IN IN IN IN IN	(Continued) MSB(5) MSB(4) MSB(3) MSB(2) MSB(1)		ľ	MEMSEL(4:0)	= = = =	OUT
IN IN	MSB(0) LSD(3:0) v ME(2:0) v v UNMAP v CARDS(3: v TYPE v TYPE	TYPE(1) v TYPE(0) v S E(3) v (PE(2)	v J O) DI SHIFT v FOJ	BUSPHAS FASTENA v BUS v RCERR	E B CLOCK CLOCK v CLEAR		OUT

---UNISYS Prior Written Consent Required For Disclosure Of This Data----

۲.

						1993	5253
UNISYS CORPORATION		+		و هوی چین چین وین وین وین وین وین وین	, 		2-25
ENTRY/MEDIUM SYSTEMS	3 GROUP	ł					
PASADENA DEVELOPMENT	CENTER	I IO	MEMORY	CONCENTRA	ATOR		
UNISYS		+					-
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	Rev.	A Page	e 90
		~ ~ ~ ~ ~ ~ ~ ~					

8.4.1 FUNCTION OVERVIEW

The MCNTL5 array has 3 primary functions:

- 1) Control memory-bus arbitration and inter-cache communication.
- 2) Translate logical memory address to and from Memory Data Card physical address.
- 3) Detect and record errors that occur: on the backplane, in the ECCXCV array, and in the MCNTL5 array.

The MCNTL5 array interfaces memory bus requestors to main memory. The MCNTL5 array maintains the status of memory data cards and IOMCs. It arbitrates control of the main memory bus between all requestors. The MCNTL5 array handles the interface between other caches in the V500 multiple-processor system.

The address translation operates in two distinct modes, map and unmap. The mode is selected by an external jumper, so a MCNTL5 array is either a MAPPER or an UNMAPPER depending on the level of the UNMAP input pin. In the MAPPER mode, the MCNTL5 translates a 25-bit absolute binary block address into a 5-bit module select field and a 21-bit physical address. The UNMAPPER mode reverses this mapping for the cache spy mechanism. This mode is not used on the IOMC

The MCNTL5 array collects the SBE and MBE signals from the ECCXCV arrays.

					+		
					· · · · · ·	1993	5253
UNISYS CORPORATION		+					
ENTRY/MEDIUM SYSTEMS	S GROUP						
PASADENA DEVELOPMENT	Γ CENTER	I IO	MEMORY	CONCENTR	ATOR		
		1					
UNISYS		+		ى مى			
CONFIDENTIAL	ENGINEERING	DESIC	GN SPECI	EFICATION	Rev.	A Pag	e 91

8.4.2 INTERFACES

8.4.2.1 INPUTS

CMDPRTY

The parity of the command from the cache control section. This parity bit is calculated such that the overall parity of the CMDPRTY, REQCMD, MEMH-IOL, and REQUEST lines is even.

REQCMD(1:0)

The memory command of the request.

MEMH-IOL

The request is for memory when high; I/O when low.

REQUEST

This request is valid, ask for the main memory bus.

SPYSOURCE

This input is driven by the cache in a MCACM, or by the I/O read logic in an IOMC. It activates the data and error enables. This allows a MCACM or an IOMC to respond like a Memory Data Card.

FSEL(4:0)

One of the fast, unidirectional select buses. This bus is received from the far cabinet. It contains a copy of the module select field from the main memory address and command bus. see also, NSEL(4:0).

IOBUSYOL & IOBUSY1L

Signals from the IOMCs. IOBUSYOL is low when IOMC-0 is busy; likewise with IOBUSY1L for IOMC-1. When either IOMC is available, a memory mapped I/O operation is allowed. When both IOMCs are busy, then memory mapped I/O operations must wait. If a system only has one IOMC then IOBUSY1L will be terminated low, therefore appearing busy.

					+	,			•
							1993 5	5253	
UNISYS CORPORATION		+			+	•			
ENTRY/MEDIUM SYSTEMS	S GROUP	1							
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTR	ATOR				
		1							
UNISYS						-		al tan tan 140 tan ta	•
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	IFICATION	Rev.	А	Page	92	
		18 638 678 194 638 638 638 638 6					122 229 229 429 429 120 120		•

8.4.2.1 INPUTS (Continued)

BUSY(15:0)

When the UNMAP input is low, these inputs are the status signals from each of the memory data cards. When a busy line is active, that memory card is unable to accept a command. This could be due to either an internal refresh operation, or a read-modify-write operation in progress. Note: the MCNTL5 will ignore busy on the write that follows a read-modify-write request. When the UNMAP input is high, these inputs are used by other functions on the MCNTL5 array. Specifically,

BUSY(15) == SPYPARITY

Partial parity of the spy interface signals from the mapper to the unmapper array. The final spy interface parity to the cache section is calculated in the UNMAPPER.

BUSY(14) == SPYVALID This qualifies the MBE and SBE error signals. These signals are only enabled when a valid spy command is available from the memory address bus.

BUSY(13) == HIGHPRTYBUSY(12) == HIGHMBEBUSY(11) == HIGHSBEBUSY(10) = LOWPRTYBUSY(9) == LOWMBEBUSY(8) = LOWSBEThe error signals from the ECCXCV arrays are only (high or low) of the memory valid over one half address bus. The UNMAPPER decodes these signals and reports the errors. BUSY(7)== MAINT(3)

BUSY(6) == MAINT(2)
BUSY(5) == MAINT(1)
BUSY(4) == MAINT(0)
These inputs are not committed by the internal logic
of the UNMAPPER; they are used to latch external
signals from the MCACM for maintenance purposes.

		1993 5253
UNISYS CORPORATION		a coa ina ma
ENTRY/MEDIUM SYSTEMS	GROUP	
PASADENA DEVELOPMENT	CENTER IO MEMORY CC	ONCENTRATOR
UNISYS		
CONFIDENTIAL E	NGINEERING DESIGN SPECIFI	CATION Rev. A Page 93

8.4.2.1 INPUTS (Continued)

BUSY(3:2) == ISMOD(1:0)

Interface from the cache section. These duplicate-and-compare signals cause the MODIFD(1:0) outputs to be driven; signaling that spy hit data being returned on the memory data bus is modified.

BUSY(1:0) == ISCOPY(1:0)

Interface from the cache section. These duplicate-and-compare signals cause the COPY(1:0) outputs to be driven; signaling that the read data from memory is not private because copies are already cached in the system.

REQADPRTY

This input is even parity over the 25-bit absolute binary address. Not all 25 bits of this address are received by the MCNTL5 array; therefore, no checking is done. The OPARITY output corresponds to this input parity and the change in parity done by MCNTL5. Note: this input is not used in the UNMAPPER mode.

MAPIN(8:0)

When the UNMAP input is low, these inputs are ADDRESS(24:19) and ADDRESS(1:0). Note: the ADDRESS here is the absolute binary block address. When the UNMAP input is high, these inputs are SPY(17) & SPY(18) & SPY(19) & SPY(20) & SPY(21) & FALSE & FALSE & FALSE. Note: the SPY here is the corrected output of the ECCXCV arrays; this is the most significant bits of the memory data card block address.

MSB(4:0) - "most significant bits"

When UNMAP is low, these inputs are ADDRESS(24:20). The most significant bits of the address are used to determine which memory data card within the interleaved groups to address. When UNMAP is high, these inputs are: FALSE & FALSE & SPY(25:23).

1993 5253 UNISYS CORPORATION ENTRY/MEDIUM SYSTEMS GROUP PASADENA DEVELOPMENT CENTER IO MEMORY CONCENTRATOR UNISYS CONFIDENTIAL ENGINEERING DESIGN SPECIFICATION Rev. A Page 94 . 8.4.2.1 INPUTS (Continued) LSD(3:0) - "least significant digit" When the UNMAP input is low, these inputs are the least-significant digit of the address from the AWBUS. This digit is not base-added, converted to binary, or mapped, it is only used to provide the address of the I/Ohardware register. It is mapped into the module select field of the memory address bus during I/O read/write operations. When the UNMAP input is high, this input is SPY(25:22). This input is only used for the parity prediction logic. ME(2:0)This value is received from backplane straps. It specifies the logical address of the requestor, which determines the priority for bus arbitration. UNMAP A jumper: when low, this array maps address; when high, this array unmaps addresses. BOARDS(3:0)The number of boards which are installed in the system. This is received from the backplane. This value is sourced from one, or more, memory data cards. Note: the value of this field is one less than the number of Memory Data Cards in the system. TYPE(3:0)A 1-out-of-4 coded field which specifies the type, and therefore size, of the Memory Data Cards in the backplane. This field has four valid values, which are: 0001 - MDCs are half-populated with 256k RAMs. 0010 - MDCs are fully-populated with 256k RAMs. 0100 - MDCs are half-populated with 1M RAMs. 1000 - MDCs are fully-populated with 1M RAMs. SDI The serial shift chain input. Note: the output is from the OBTAIN pin. SHIFT Serial shift chain enable signal from the clock and maintenance chip.

					1		1993 5	5253
UNISYS CORPORATION	-		an an an an an a	هه دمه همه ومه هم مع م من ومه همه مع مع مع م	*****			
ENTRY/MEDIUM SYSTEMS	GROUP							
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTRA	TOR			
UNISYS	-	, Faiwara		ی غو نور سر نهر سر هر هر هر هر		a are ant a	a man kun tan c	u w w w w w
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	IFICATION	Rev.	А	Page	95
						9 63 63 6		

8.4.2.1 INPUTS (Continued)

FORCERR

Checker-checking enable signal. This input causes the MCNTL5 array to signal a hard error with the ERROR output.

FASTENAB

The strap input causes the DATAENAL and DATAENBL outputs to be active for only 1 clock. This is used in conjunction with the MDECC array. This array has an internal flip-flop to hold its outputs valid for the 2-clock memory bus time; yielding a faster bus recovery time.

BUSCLOCK

This signals is generated by the IOMC, it specifies which phase of the 2-clock memory backplane bus is currently in effect. This is not a clock: it must be registered before being used by any module connected to the memory backplane.

CLOCK

The normal system clock.

CLEAR

Maintenance reset signal. This is an asynchronous clear.

						1	993	5253
UNISYS CORPORATION	.				+			
ENTRY/MEDIUM SYSTEMS	S GROUP							
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTRA	TOR			
UNISYS	-	+						1110 and 1110 and 1110
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	96

8.4.2.2 BIDIRECTIONALS

ASK(7:0)

Bus request signals. Each requestor has a unique bus address which is determined by backplane straps which are received as ME(2:0). The highest numbered requestor, who is asking for the bus, wins the prioritization. The 8 possible requestors are:

7	-	IOMC2	in cabinet 2 – highest	priority
6	-	IOMC2	in cabinet 1	•
5	(222)	IOMC1	in cabinet 2	•
4	6157	IOMC1	in cabinet 1	•
3	-	MCACM	3 in cabinet 2	•
2	-659	MCACM	2 in cabinet 1	•
1	6423	MCACM	1 in cabinet 2	•
0	-	MCACM	0 in cabinet 1 - lowest	priority

COPY(1:0)

This duplicated bidirectional signal is part of the interface between MCACMs. It signals the cache that the data being received is also contained in another MCACM; therefore, it is read-only data. This signal is duplicated for fault detection.

MODIFD(1:0)

1

This duplicated bidirectional signal is part of the interface between MCACMs. It signals the cache that the data being received is modified. This signal is duplicated for fault detection.

. .

					l		1993 5	253
UNISYS CORPORATION	-				*****+			
ENTRY/MEDIUM SYSTEMS	GROUP							
PASADENA DEVELOPMENT	CENTER	IO ME	EMORY	CONCENTRAT	ſOR			
UNISYS	4					ai 123 cm ta		
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	97

8.4.2.3 OUTPUTS

ERROR

A hardware error has been detected. Hardware errors in this array are serious enough to cause the system to halt. There are a number of error conditions that cause ERROR. In the MAPPER array they are:

BACKPLANE CONTROL ERROR - latched The duplicate-and-compare inter-MCACM signals didn't compare.

MEMORY BUS ARBITRATION ERROR - latched BACKPLANE CONTROL ERROR

The ID of the memory requestor driving the main memory bus is not the winner of the previous cycles arbitration.

- COMMAND PARITY ERROR not latched There is a parity error on the command and request lines from the cache.
- MEMORY CONFIGURATION ERROR latched There is an error in the 1-out-of-4 coded Memory Data Card type field.
- In the UNMAPPER array these error conditions are: MEMORY CONFIGURATION ERROR - latched There is an error in the 1-out-of-4 coded Memory Data Card type field.
- ECC TRANSCEIVER ERROR not latched The MCNTL5 array has detected an error in the encoding of the MBE and SBE signals from the ECCXCV arrays.

				- + ·			
				1	19	93	5253
UNISYS CORPORATION							
ENTRY/MEDIUM SYSTEMS	S GROUP	1					
PASADENA DEVELOPMEN	r center	IO MEMORY	CONCENTRAT	'OR			
		1		•••			
UNITOYO		1					
UNISIS					all 6036 cont com co	a) C223 1229 (218	
CONFIDENTIAL	ENGINEERING	DESIGN SPEC	IFICATION	Rev.	A F	'age	98
) mant (220 Capt (140 A			teni tagi tasi san tan

8.4.2.3 OUTPUTS (Continued)

OBTAIN

This is a handshake signal to cache. It signals the granting of a memory request. OBTAIN goes active at the second system clock of a bus cycle. Note: the address and command information to the MCNTL5 array must remain stable until the OBTAIN signal.



DATENAL & DATENBL - active low

Backplane data driver enables. These outputs are duplicated because of loading considerations. This output enabled by the granting of a write request is or When FASTENAB is low, the DATAENAL SPYSOURCE. and DATAENBL signals are active for the entire 2-clock memory backplane cycle. When FASTENAB is high, they are only active during the first clock of the cycle.

ADRREN - active high Backplane address and command bus driver enable. This output is enabled by the granting of a memory or I/O request.

ERROREN - active high

Backplane error and data source bus driver enable. This output is enabled by the SPYSOURCE input.

MBE

The spy has detected a multiple bit error on the main memory address and command bus. This error is sent to the error recorder instead of being signaled as an error here.

1993 5253 UNISYS CORPORATION ENTRY/MEDIUM SYSTEMS GROUP PASADENA DEVELOPMENT CENTER IO MEMORY CONCENTRATOR UNISYS CONFIDENTIAL ENGINEERING DESIGN SPECIFICATION Rev. A Page 99 8.4.2.3 OUTPUTS (Continued) SBE The spy has detected a single bit error on the main memory address and command bus. SCMDPRTY Spy command line parity bit. This parity is calculated such that the parity over the SCMDPRTY, SPYCMD(1:0), and SPYVALID lines is even. SPYCMD(1:0)The encoded spy command. SPYVALID This signal, when high, qualifies the SPYCMD. When low, SPYCMD should be ignored. DATCOPY This interface signal informs the local cache that COPY(1:0) was high for the received data. INHIBT(1:0) This signal is sent a clock before modified data. It disables the memory data card output drivers and switches the memory buffer card direction. This allows the sourcing cache to drive data instead of the memory data card. DATMOD The interface signal informs the local cache that MODFD(1:0) was high for the received data. OPARITY This dual-mode output is the unmapped parity when the UNMAP input is high and the mapped parity when the UNMAP input is low. The unmapped parity is calculated such that the parity over OPARITY and the unmapped absolute address is even. Note: some of the address bits are not changed by this array. The MCNTL5 array predicts what the change of the receive parity will be by the unmapping function. Therefore, this parity bit also protects the UNMAPPER. The mapped parity bit is calculated such that the parity over the main memory address and command bus, sent to the ECCXCV arrays and OPARITY is even. This parity is predicted based on the inputs from the cache section. Therefore, this parity bit also protects the MAPPER.

					+		
					1	1993	5253
UNISYS CORPORATION	-	+			+		
ENTRY/MEDIUM SYSTEMS	3 GROUP	1					
PASADENA DEVELOPMENT	ſ CENTER	IO MEMO	RY CONC	ENTRATOR			
		1					
UNISYS			1 1000 m35 1000 073 colt 1000 1000) want da ⁰⁰) unat kant kant	
CONFIDENTIAL	ENGINEERING	DESIGN SP	ECIFICA	TION Rev	. A	Page	100

8.4.2.3 OUTPUTS (Continued)

MAPOUT(8:0)

The mapped absolute binary memory data card address. This address has the interleaving and module select information removed. It is calculated from the input binary address and the number and type of memory data cards in the system.

MEMSEL(4:0)

The module select field to the ECCXCV arrays. This value is calculated from the input binary address, MAPIN(8:0) and the number and type of memory data cards in the system. The most significant bit of this specifies memory when high, or I/O when low.

8.4.3 DETAILED DESCRIPTION

8.4.3.1 MEMORY MAPPER

The memory mapping algorithm for the V500 System is different from previous machines. This algorithm allows plugging an arbitrary number of memory data cards into the backplane.

When a simple number of MDCs (such as: 1, 2, or 4) are online, the memory is fully interleaved. The data in a fully interleaved memory is addressed such that the module select is the least-significant portion of the address.

When a more bizarre number of MDCs (such as: 3, 5, 7-16) are online, the memory interleaving is slightly different. For example, with five cards, the first four cards are fully interleaved within the low addressing range. These four cards are addressed just like the simple case above. The fifth card is also interleaved, but only in the upper address range. Therefore, the addresses in five MDC configuration go upwards through the first four cards and finally into the fifth card.

Note: the interleaving of a single card is the degenerate case; no address mapping is done.

						. Hansi dana pana da			
					1	1	1993	5253	
UNISYS CORPORATION	-	,			+				
ENTRY/MEDIUM SYSTEMS	GROUP	1 1							
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTRA	ATOR				
		2 †							
UNISYS	-								1993
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	А	Page	101	
				n 1997) 1997) base taas orde taas case taas ca		-		1000 MAD 4540 4557 0459	-

8.4.3.2 MEMORY UNMAPPER

The memory unmapper basically undoes the mapping of the This was simplified by choosing the mapping algorithm mapper. SO that the mapping and unmapping functions are nearly That reciprocal. is, applying the map function once, generates the mapper; and reapplying the map function, almost recovers the original address. The slight difference in the algorithms requires the UNMAP input which specifies which this array is handling. The UNMAP input is variant that designed to be a strap; so that an array is either a mapper or unmapper, not both. an The IOMC does not use the unmap function of the array.

8.4.3.3 MEMORY DATA CARD STATUS LOGIC

Sixteen flip-flops are dedicated to maintaining the busy status of each of the memory data cards. An additional pair of flip-flops contains the busy status of the IOMCs. The state of these flip-flops is checked, when REQUEST is high. If the desired module is busy, or both IOMCs for an I/O operation, then the request is denied. The exception to this rule is: an IOMC which initiated a read-modify-write cycle to an MDC will ignore its busy state. This is handled inside the MCNTL5 array with the RMW flip-flop.

A memory module, and the IOMCs which fake memory cycles, will remain busy for two bus cycles after it is requested. Therefore, a module may be busy, even if its busy line is inactive. This is determined by latching the module select (a portion of the memory address bus) into a two bus-clock pipeline. If the desired module is being requested now, or was requested on the last cycle, then the request is denied.

If a requested MDC is not busy, and is not being requested now and was not requested last cycle, then memory bus access arbitration is started.

		+							-
					, t	1	993	5253	
UNISYS CORPORATION	-	+			+				
ENTRY/MEDIUM SYSTEMS	5 GROUP	1							
PASADENA DEVELOPMENT	CENTER	I IO M	EMORY	CONCENTRA	TOR				
		1							
UNISYS	-			1 123 123 123 123 123 123 123 123 123 12	1000 (100 (100 (100 (100 (100 (100 (100		1229 (223 1239 1231		tanik
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	A	Page	102	
									200

8.4.3.4 MEMORY BUS ACCESS ARBITRATION

Arbitration for the main memory bus is accomplished with the eight directional ASK(7:0) lines. These lines are implemented as fully bi-directional lines; however, the ME(2:0) input determines which line is driven, the others are only received.

All of the requestors who have passed the availability test drive their ASK(7:0) line. This particular line is determined by backplane jumpers which are unique to the requestor slot. The highest numbered line which is active is granted the next bus cycle.

The access obtained signal is OBTAIN. The cache control and IOMC control use this signal to determine when they have been granted a memory cycle, and can change their addresses to ask for another one.

8.4.3.5 INTER-CACHE WRITE-BACK ALGORITHM INTERFACE

Each of the caches on MCACM, in a distributed write-back algorithm, must exchange certain information with the other caches. This information consists of: copy detection status, private status, and modified status. The cache communicates this information with the INHIBT(1:0), COPY(1:0), and MODIFD(1:0) lines. The IOMC does not use this portion of the array as it has no cache and is indifferent to the one on MCACM.

These lines are only duplicated for fault detection.
						1993	5253
UNISYS CORPORATION		+********					-
ENTRY/MEDIUM SYSTEMS	GROUP						
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTR	ATOR		
		1					
UNISYS							
CONFIDENTIAL	ENGINEERING	DESI	GN SPECI	FICATION	Rev.	A Page	e 103

8.4.3.6 FAULT DETECTION

The fault detection of the MCNTL5 array is broken into several distinct portions because of the variety of functions. These portions are, the memory mapper and unmapper, the bus arbitration logic, the inter-cache status interface, input parity on the command field, and checker checking.

The memory mapper and unmapper are protected by parity prediction. input addresses have parity. The mapped, or unmapped outputs, have their parity predicted based on the change in parity caused by the mapping function. This parity prediction is semi-independent of the mapping function, so the fault detection is good.

The bus arbitration logic is protected by distributed duplicate and compare. Each of the bus requestors monitors the ASK(7:0) lines and determines which requestor should have won the arbitration. Then, each requestor checks the source ID field in the memory address and command bus to see that the proper module actualy did win.

The inter-cache status interface is protected by duplication and comparison.

The input command field, including the MEMH-IOL and the REQUEST signal, is protected by parity.

A special input is available which will force the ERROR output active. It is lamented, that this signal does not activate the checkers any deeper than this.

8.4.3.7 BOARD TEST FACILITIES

A TESTMODE flip/flop has been provided which disables all backplane driver and driver-enables. These signals are also disabled during shifting. This allows one IOMC to be setup in a test mode without disturbing the other processors or memory accesses in a multi-processor system.

				1	1993	5253
UNISYS CORPORATION		+	. 1994 and 900 1000 600 600 600 100 100 600 600 6			
ENTRY/MEDIUM SYSTEMS	S GROUP	1				
PASADENA DEVELOPMEN	F CENTER	IO MEMORY	CONCENTRATO	3		
UNISYS		+ en	enna enna auso basi una enna enna enna enna enna eras e	149 BAR 600 620 BZ 6		
CONFIDENTIAL	ENGINEERING	DESIGN SPEC	IFICATION Re	ev. A	Page	104
و سبب هند هنه هنه نده نده شه هوه هو ندو جنه تدو بد بد بد ا						

8.4.4 SHIFT CHAIN DEFINITION

OBTAIN	63 7 4	access has been obtained and transmitted
AWINNER	6-10	some requestor won bus arbitration
WINID(3:0)	4000	ID of requestor who won bus arbittration
BPCTLERR	4235	error detected on inter-cache interface
MODIFIED	-	send modified on backplane
DATACOPY	-	data on backplane was copy
COPY	6 223	send copy on backplane
RMW		last command was RMW, so ignore busy
BUSUSED		data will be returning on next bus cycle
IOMCBZ(1:0)	610B	registered IOMC busy lines
BUSY(15:0)	6123	registered busy lines, also rnd latches
SEL-T(4:0)	-	module requested on last bus cycle
SPYISRD	1000	spy command is a memory read
TESTMODE	-	disables backplane output drivers
BUSCLOCK	-	half-clock-frequency bus phase time receiver

					+				1000
							1993	5253	
UNISYS CORPORATION	-	+				-			
ENTRY/MEDIUM SYSTEMS	GROUP	1							
PASADENA DEVELOPMENT	CENTER	I IO N	1EMORY	CONCENTR	ATOR				
		f 1							
UNISYS	-							Padi 1500 can 600 600	62
CONFIDENTIAL	ENGINEERING	DESIGN	N SPECI	FICATION	Rev.	А	Page	105	
		** *** *** *** *** ***				- caa caa caa t			122

.8.5 DATA ARRAY - MDECC2

		a a second a			
		MDEC 2835- MCA2	C2 1120 ECL	r 1 1 1 1 1 1	
IN IN IN IN	===> ===> ===>	BPDATA(39:20) BPDATA(47:44) RAMDATA(39:20) RAMDATA(47:44)	XBPDATA(19:00) XBPDATA(43:40) XRAMDATA(19:00) XRAMDATA(43:40)	<==> <==> <==> <==>	I0 I0 I0 I0
IN IN IN	>	RAMSEL READ HOLD	BUSY10UT BUSY20UT	>	OUT OUT
	>	SOURCEBPL BUSYIN	ERROR SBE		OUT OUT
IN IN IN	>	CORRECT NEEDBUFFER	SHIFTOUT	>	OUT
IN IN		A DR PA R 1 A DR PA R 2			
IN	===>	HOLDDIG(5:1)			
IN IN IN	> >	CLEAR SHIFT SHIFTIN			
IN	>	CLOCK			

----UNISYS Prior Written Consent Required For Disclosure Of This Data----

					-+ '				
					1	1	993	5253	
UNISYS CORPORATION					+				
ENTRY/MEDIUM SYSTEMS	S GROUP	t 1							
PASADENA DEVELOPMEN	CENTER	I IO M	EMORY	CONCENTR	ATOR				
UNISYS	-	• •	1000 1000 000 000 000 000					1227 2223 1223 4230 4230	
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	EFICATION	Rev.	A	Page	106	
									610

8.5.1 FUNCTIONAL OVERVIEW

The MDECC2 option is an ECC generator and SEC-DED-4ED bidirectional 48 bit bus transceiver. Two MDECC2 PGA's in a mirror image configuration are required to implement the function because of the limited number of 25 ohm drivers on the MCA2ECL chip. Each PGA must see all data and check bits in order for the ECC circuitry to function properly, however, each PGA is only responsible for driving 20 data bits and 4 check bits.

8.5.2 INTERFACES

8.5.2.1 INPUTS

BPDATA(39:20) Twenty bits of backplane data.

BPDATA(47:44) Four check bits off the backplane.

RAMDATA(39:20) Twenty bits of ram data.

RAMDATA(47:44)

Four check bits from ram.

RAMSEL

Selects the input to the ECC circuitry and data registers. A high chooses the RAMDATA whereas a low will select BPDATA. Remember that due to the number of output drivers half the ram data will enter on inputs RAMDATA(39:20) and RAMDATA(47:44), while the other 24 bits will invade I/O lines XRAMDATA(19:0) and XRAMDATA(43:0). Therefore, his I/O bus should be in receive mode (READ HIGH) while RAMSEL is high. See READ below.

READ

A true will allow the read data from ram memory to be received on I/O pins XRAMDATA (19:0) and XRAMDATA(43:40).

HOLD

A high on HOLD will place all data and error registers into the hold mode.

				+	
				1993	5253
UNISYS CORPORATION		+**		+	
ENTRY/MEDIUM SYSTEMS	S GROUP				
PASADENA DEVELOPMENT	Γ CENTER	IO MEMORY	CONCENTRATOR		
UNISYS				ومتعا ومتعا وتنع وتعا وتما وتبد وتعا	1933 1933 1933 1938 1939 1939 1939
CONFIDENTIAL	ENGINEERING	DESIGN SPECI	FICATION Rev	. A Pag	e 107

8.5.2.1 INPUTS (Continued)

SOURCEBPL - active low

A low on source backplane allows I/O pins XBPDATA(19:0) and XBPDATA(43:40) to drive data onto the backplane. This signal from the control array goes low on the fifth clock of a read cycle. It is then latched and extended another clock period in order to present data to the backplane for two clock periods.

BUSYIN

From the control array. There are two "busy" flip-flops in the MDECC2, for a total of sixteen on the board. Upon system initialization, the maintenance processor will shift a one into the flip-flop which corresponds to the MDCs logical address. BUSYIN is received by all data arrays and will gate one of sixteen "busies" onto the backplane. If NEEDBUFFER is high, BUSY10UT and BUSY20UT will be the noninverted buffered output of BUSYIN.

GENECC

A true on GENECC forces the data array pair to generate 8 check bits from the 40 bit data word. The data present on the syndrome input lines are ignored when GENECC is active.

CORRECT

From the control array. When CORRECT is high, single bit errors will be detected and corrected before the data is clocked into the registers. On the MDC this signal is always high when write data is captured off the backplane. In order to correct read data errors it is necessary to shift a one into the CORRECT flip-flop in the control array.

NEEDBUFFER

Tied to VTT on the MDC. The 25 ohm outputs BUSY10UT and BUSY20UT will, when NEEDBUFFER is high, be the noninverted buffered output of BUSYIN delayed by approximately 2.5 ns.

					1	1	993	5253
UNISYS CORPORATION	-				+ *** ***			
ENTRY/MEDIUM SYSTEMS	GROUP	t 1						
PASADENA DEVELOPMENT	CENTER	IO MEM	IORY CONC	ENTRAT	OR			
		1						
UNISYS	-	+						
CONFIDENTIAL	ENGINEERING	DESIGN S	SPECIFICA	TION	Rev.	А	Page	108
						-	00 Pia an 400	

8.5.2.1 INPUTS (Continued)

ADRPAR1

Address parity bit 1 is the exclusive or of the MODSEL field and RAMADR bits 00, 01, 02, 03, 04, 05, 06, 07, 08, 19, and 20. When CORRECT on the address array is high, this bit is derived from the corrected address field. If address correction is not utilized ADPAR1 will be calculated with the above listed bits as they are received off the backplane. This bit is sent to all data arrays and XOR'd with data bits 00 and 39 when both writing and is reading to RAM memory. This was done to detect an address short in the RAM array. For instance, suppose data was not written to its target address because of а address line. stuck-at-zero Then when reading the stuck-at address, the ADRPAR bits (there are two) will be different (one or both) and the corresponding data bits will not be flipped to their true states. Thus, a double bit error is reported.

ADRPAR2

The XOR of RAMADR bits 09, 10, 11, 12, 13, 14, 15, 16, 17, 18 and 21. This bit is also sent to all data arrays and is XOR'd with data bits 01 and 38. See ADRPAR1 above.

HOLDDIG(5:1)

Each data array has 24 registers - 20 data and 4 check bit. HOLDDIG(1) will place a digit, data registers 00, 01, 02, 03, into the hold state. All five digits have their own individual HOLD line. The check bits, of course, have no hold control. These lines are tied to VTT on the MDC.

CLEAR

Maintenance chain reset signal originating at the clock and maintenance chip. This signal is an asynchronous clear provided the clock is high.

SHIFT

Maintenance chain serial shift enable signal from the clock and maintenance chip.

SHIFTIN

The maintenance chain serial shift input.

		-		
			1993	5253
UNISYS CORPORATION		+**************************************	+	
ENTRY/MEDIUM SYSTEMS	5 GROUP	1		
PASADENA DEVELOPMENT	C CENTER	IO MEMORY CONCENTRATOR		
		1		
UNISYS	-	+ 459 459 159 159 159 159 159 159 159 159 159 1		
CONFIDENTIAL	ENGINEERING	DESIGN SPECIFICATION Rev.	. A Page	e 109

8.5.2.2 OUTPUTS

ERROR and SBE ERROR and SBE work in conjunction with one another and in conjunction with the same signals of the other data array comprising the pair. The possible combinations for data array pair 1 and 2 are as follows: ERROR1 = 0SBE1 = 0No error. ERROR2 = 0SBE2 = 0ERROR1 = 0SBE1 = 1Single bit error ERROR2 = 1SBE2 = 0in MDECC

ERROR 1 ERROR 2	=	1	SBE1 SBE2	11	0 1	Single bit error in MDECC	
ERROR 1	=	1	SBE1	=	0	Multi-bit error.	

ERROR1 = 1 SBE1 = 0 Mult ERROR2 = 1 SBE2 = 0

A single bit error in data array 1 means that the error in the 48 bit word is one of the 24 bits that gets registered in data array 1. Basically, the array pair look at the 48 bits, and if one array sees an error which is not a bit that is registered on chip, he will raise his ERROR line saying an error occurred but it is not in me. If it was a single-bit-error the other array will make SBE true. A multi-bit error will cause both error lines to go high. These error lines go to the control array for decoding and reporting.

BUSY10UT and BUSY20UT

There are 2 "busy" flip-flops in each data array for a 16 on the MDC. On system configuration, the total of system maintenance controller is responsible for shifting a 1 into the flip-flop, which corresponds to the cards' a 1 was shifted into the BUSY1 logical address. If flip-flop, BUSY10UT will go true on receipt of a BUSYIN Similarly with BUSY20UT. 25 ohm going high. These may also be used as buffers. outputs See Inputs: NEEDBUFFER. On the MDC, they are always used as "busies" as NEEDBUFFER is tied to VTT.

SHIFTOUT

The maintenance chain serial shift output.

					- 1 †	1993	5253		
UNISYS CORPORATION		+			• ••• ••• ••• +•				
ENTRY/MEDIUM SYSTEMS	3 GROUP	1							
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTRA	TOR				
		1							
UNISYS	-	+					3) 113) 123) 128) 128) 129)		
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	Rev.	A Page	e 110		

8.5.2.3 BIDIRECTIONALS

XBPDATA(19:00) Half of the 40 bit backplane data word. Each array handles 20 bits. Remember that each array "sees" all 48 bits but only drives half the data and half the check bits. XBPDATA(19:0) is the half of the data word that is driven onto the backplane on read commands.

XBPDATA(43:40)

Half of the 8 check bits. Driven onto the backplane on a read cycle.

- XRAMDATA(39:20) Half of the 40 bit ram data word. Driven to the ram matrix during a write cycle.
- XRAMDATA(43:40)

Half of the 8 check bits. Driven to the ram matrix on write commands.

							1993 5	5253
UNISYS CORPORATION	-	L			+			
ENTRY/MEDIUM SYSTEMS	GROUP	1						
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTRA	ATOR			
UNISYS	-	, h um en en en en en			223 4869 4529 553 6229 558 eg	, 100, 100, 100, 10		a) (ma) (mar 120) (ma) (ma)
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	A	Page	111
4005 \$50 \$50 \$50 \$50 \$50 \$50 \$50 \$50 \$50			4000 4000 kan 1000 kan 4000 ka					, 449 606 609 609 609

.....

8.5.3 DETAILED DESCRIPTION



FIGURE 8-7 MDECC2 CHECK BIT ENCODE TABLE

----UNISYS Prior Written Consent Required For Disclosure Of This Data----

ENTRY/MED PASADENA	DRPORA DIUM S DEVEL	TION YSTH OPMN	N Ems Ent	GR(CEI	DUP NTEI	2	+ " 	IC	MI	EMOR	 ry (CENT		OR	-+	1993	5253
UNISYS CONFIDENI	ſIAL	6120 4100 4100 , p.]	ENG	ENE E	ERI		DESI	GN	SPI	ECIE	FICA) N	Rev	• A	Page	e 112
7	0 1 2 76543	0 0 0 0	1 0 0 0	0 1 0 0	1 1 0 0	0 0 1 0	1 0 1 0	0 1 1 0	1 1 1 0	0 0 0 1	1 0 0 1	0 1 0 1	1 1 0 1	0 0 1 1	1 0 1 1	0 1 1 1	1 1 1	
C C C C C C C C C C C C C C C C C C C	0000 0001 0010 0011 0101 0101 0101 0101 0101 0101 0101 0101 0101 0111 0000 0111 0000 0111 1000 1011 1001 1010 1100 1110 1111	44 45 0 46 0 M 47 0 M 0 M 0 M 0 M 0 M	40 D 28 D 20 M D 24 32 4D 36 D M	41 D 29 21 M 25 33 40 37 D M	D 00 01 D 02 D M 03 D M 03 D M D M D M	42 D 26 20 30 D 34 4D 38 D M	D 04 05 D 06 D M 07 D M 07 D M D M D M	D 08 09 D D M D M D M D M D M D M D	M D M D M M D M D D M D D M	43 D 27 D 23 31 D 39 40 39 0 M	С М 14 D М 15 D М D М D М D М	D 16 17 D 18 D M 19 D M D M D M D M	M D M D M M D D M D D M D D M	D 12 13 D 10 D M 11 D M D M D M D	M D D M D M D D M D D M D D M D D M	M D M D M D M D M D D M D D M D D M	D M D D D M D D M D M D M D M D	
0	* = N()0 = S D = M M = M	O BJ INGI ULTJ ULTJ	ITS Le f Iple Iple	IN BIT C EF C EF	ERF IN ROF ROF	₹OR ERF ₹S (₹S (ROR, EVE ODI	, WH EN N D NU	E R E U M E M B E	E "r BER) ER)	מי)	IS	THE	: BA	DВ	IT		

NOTE THAT BITS 40 THRU 47 ARE THE CHECK BITS.

					+.		
					- 1	199	3 5253
UNISYS CORPORATION	-	+		ويته ويته ويته ويته ويته ويته وينه وينه			
ENTRY/MEDIUM SYSTEMS	GROUP	1					
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTRA	TOR		
		!					
UNISYS	-)_ tark tau aan 100 mm 100 .	100 km III ka 444 ca				
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	A Pa	ge 113
	3 633 635 148, 189 631 631 631 631 631 631 638 638 6			4 544 555 555 555 555 555 555 555 555	902 929 239 239 249 1049 1		

8.5.4 SHIFT CHAIN DEFINITION

NAME	DESCRIPTION
LRAMDATAOOOH	LATCHED RAM DATA BUS DATA BIT 000
LRAMDATAOOIH	LAICHED RAM DAIA BUS DAIA BII UUI
LRAMDATAOO2H	LAICHED RAM DATA BUS DATA BIT 002
LRAMDATA003H	LAICHED RAM DATA BUS DATA BIT 003
LRAMDATA004H	LATCHED RAM DATA BUS DATA BIT 004
LRAMDATA005H	LAICHED RAM DATA BUS DATA BIT 005
LRAMDATAOOGH	LAICHED KAM DATA BUS DATA BII UUO
	LAICHED RAM DATA BUS DATA BIT OO(
	LAIGHED RAM DATA DUG DATA DII 000
	LAICHED RAM DATA BUS DATA DII 009
	LAICHED RAM DATA BUS DATA BII 000
	LAICHED RAM DATA DUS DATA DII UTT LATCHED DAM DATA DUS DATA DIT 010
	LAICHED RAM DATA DUS DATA DII UIZ
	LAIGHED KAM DATA DUG DATA DII UIS LATCHED DAM DATA DUG DATA DIT OIJ
	LAICHED RAM DATA DUS DATA DII 014 LATCHED DAM DATA DUS DATA DIT 015
	LAIGHED RAM DATA DUS DATA DIT UTS
	LAICHED RAM DAIA BUS DAIA DII UTO
	LAICHED RAM DATA DUS DATA DIT OTA
	LAICHED RAM DATA DUS DATA DII UTO
	LAICHED RAM DATA DUS DATA DII 019 LATCHED DAM DATA ECC DUS DATA DII 019
	LAICHED RAM DATA ECC DUS DATA DIT 000
	LATCHED RAM DATA ECC DOS DATA DIT OUT
L'RAMECCOO2H	LATCHED RAM DATA ECC BUS DATA BIT 002
	STNCLE BIT FRROR DETECTED BY DATA ARRAY 1
	EDDOD CONTITION DETECTED BY DATA ARRAY 1
	SOURCE BACKDIANE HOLD DATA ARRAY 1
	MDC BACKPIANE BUSY
	MDC BACKDIANE BUSY
0001(01)	PLOG BROWLENNE DOOL

					-	┝┉┉╺			-
							1993	5253	
UNISYS CORPORATION		+ *** *** *** *** ***				۴			
ENTRY/MEDIUM SYSTEMS	S GROUP	I							
PASADENA DEVELOPMENT	CENTER	IO M	EMORY	CONCENTR	ATOR				
UNISYS	-	1 m m m m m m		a) to 3 cm to 3 cm cm cm cm	, 1929 (192) (192) (1929 (192) (1929 (192) (1929 (192) (1929 (1929 (192) (1929 (1929 (192) (1929 (192) (1929 (192) (1929 (192) (1929 (192) (1929 (1929 (1929 (192) (1929 (192) (1929 (192) (1929 (192)				
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	EFICATION	Rev	. A	Page	e 114	
		*** 5** *** 5** 5** 5** 6**			a tana 674 gay any any any a	a pa en en	. 69 69 69 69 69 69		•

8.6 RAMROT

8.6.1 FUNCTIONAL DESCRIPTION

RAMROT is a dual port 16 entry by 5 bit latch. The array contains additional inputs, outputs, and multiplexing logic that allows eight of the arrays to interface the 32 bit I/0 portion of the IOMC to the 160 bit memory portion. This rotation, interface requires data concatenation, and multiplexing, all to be by the RAMROT array accomplished Each array also has separate read and write group. address counters and a subword pointer (MOD 5 counter). RAMROT also has registers for I/O Read Time-of-day and the Mailbox. For a description of the data rotation, refer to the rotation and concatenation section of the IOMC specification.

During an IOMC idle condition, the array ram and associated counters are cleared. When the I/O bus interface of the IOMC receives a command and address, the command and address are decoded and the result is sent to the data card.

The controller on the data card looks at the op and uses the decoded address information to set up the RAMROTS. Counters and registers are initialized in the RAMROTS depending on the direction of the operation (read or write memory) and the address. Once initialized, the rotation of the data into or out of the array is set. It does not change during the entire operation.

Once the array group is initialized, it is ready to be written to and/or read from. This is done via control signals from the I/O or memory interface of the array group.

					+	129 Col 410 F10 C10		
					ł	19	93	5253
UNISYS CORPORATION		+			+			
ENTRY/MEDIUM SYSTEMS	GROUP	{						
PASADENA DEVELOPMENT	CENTER	I IO	MEMORY	CONCENTR	ATOR			
		t 1						
UNISYS		+ = = = = = = = = = = = = = = = = = = =						
CONFIDENTIAL	ENGINEERING	DESI	GN SPECI	IFICATION	Rev.	A P	age	115
6949 page 6359 6220 6220 6220 6221 6221 6251 6261 6261 6269 625 625 625 625 625 626 6449 64		um cun más cun amp a			1439 1331 436 649 648 1478 -			

8.6.2 INTERFACES

8.6.2.1 INPUT SIGNALS

MOD5INC

Increment MOD5 counter when true.

MOD5LOAD

Load MOD5 counter from MOD5ST input when true.

MOD5ST

3 bit input data for load of MOD5 counter at setup. This field is generated by address logic on the address card and is based on the starting address of an I/O-memory operation. The value of this field determines which of the 5 subwords will initially be read from or written to.

RECTRLOA

Load read address counter depending on the value of the byte address. This signal is activated when setting up for a memory read operation. For a memory read, some of the read counters will be initialized to a one depending on the binary byte address field. This controls the data concatenation. (For a memory write, the read counters from all eight slices will be initially loaded with zero's.)

WRCTRLOA

Load write address counter depending on the value of the byte address. This signal is activated when setting up for a memory write operation. For a memory write, some of the write counters will be initialized to a one to set up the correct data concatenation. (For a memory read, the write counters from all eight slices will be initially loaded with zero's.)

COUNTUP

Countup mode (normal mode) input; when countup is 1, read counter will be incremented when the ram is read. When 0, (read-back mode) the read counter will be decremented when ram is read. This is used during the last access of a memory write operation that does not end on the block boundary.

					ł		1993	5253	
UNISYS CORPORATION		+ ••• ••• ••• ••							
ENTRY/MEDIUM SYSTEMS	GROUP	•							
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTRA	TOR				
UNISYS				un en	ا الالما فلك فلك فلك فلك ف			8229 6229 6229 6229 62	
CONFIDENTIAL	ENGINEERING	DESIC	IN SPEC	IFICATION	Rev.	А	Page	116	
			8 pena 400 kan kan kan kan kan	na kua kia kia kua kua kua kua kua kua kua kua kua ku	39 4539 6539 6539 5539 5539 5539 5	ania anno 4220			18 480 6

8.6.2.1 INPUT SIGNALS (Continued)

UPDNHOLD

Hold up/down counter when true (read back mode).

BBYTAD

Binary Byte Address (BBA) input. This field is generated by address logic on the address card and loaded into a BBA register in each array. It is used to determine the rotational scheme and initialize the address counters within the array. It is set at the beginning of a memory operation and does not change during the entire operation; rotation is constant during any given memory operation.

CLEARCTR

Clear scratch pad (ram) and every counter. Used to clear the ram and associated logic at the end of a memory so that it may be reinitialized at the beginning of the next operation.

MEMREASP

Memory interface read of scratch pad (ram). This signal increments the read address counter.

MEMWRISP

Memory interface write of scratch pad; write data into scratch pad and increment write address counter.

IOREADSP

I/O reads scratch pad; increment read address counter.

IOWRITSP

I/O writes scratch pad; write data into scratch pad and increment write address counter.

IORWOEN

I/O side output enable. This signal should be false whenever the I/O interface is writing the buffer, and true whenever reading the buffer, the mailbox, or the time.

SPDIRWRI

Array directional signal. I/O writes to scratch pad, and memory reads it when true, memory writes and I/O reads when false. The I/O interface is used as an input when true, so output must be disabled via IORWOEN signal.

+	200
ENTRY/MEDIUM SYSTEMS GROUP PASADENA DEVELOPMENT CENTER IO MEMORY CONCENTRATOR	
UNISYS CONFIDENTIAL ENGINEERING DESIGN SPECIFICATION Rev. A Page 117	100 0
	620 9
8.6.2.1 INPUT SIGNALS (Continued)	
COMPARITY Command parity bit. Parity should be even over this bit and MOD5INC, MOD5LOAD, UPDNHOLD, COUNTUP, WRCTRLOA, REACTRLOA, MEMWRISP, MEMREASP, SPDIRWRI, CLEARCTR, and FORCERR.	
MEMRW[4:0]PI Memory bus byte parity input. The fifth bit in the scratch pad is used to store byte parity.	
IORW[4:2](3:0) I/O Bus byte 3,2 and 1 (upper or lower digit) used for I/O input rotation on a memory write operation. The fourth digit is an I/O signal.	
IORWB[4:2]P I/O Bus byte 3,2,1 parity bits. Follow IORW[4:2](3:0).	
CROSI[3:1](3:0) Ram feedback input, Bytes 3,2,1 (upper or lower digit) used for I/O output rotation on a memory read operation.	
CROSI[3:1]P Byte 3,2,1 (upper or lower digit) parity used for I/O output rotation.	
HWRRW(3:0) Hardware register input. The data in the hardware register can be read to the I/O interface.	
HWRRWP Hardware register parity input.	
TOD(3:0) Time-of-day input. This input connects to the IORW output for an I/O read of the time-of-day.	
TODDP Time of day digit parity (used to generate byte parity).	
FIFTH(3:0) Fifth register input. The "Fifth" registers are used for bits (39:32) of the Mailbox and Time-of-day counter.	

INTONO							1993 5	253
ENTRY/MI PASADEN/	EDIUM SYSTEM A DEVELOPMEN	IS GROUP IT CENTER	IO M	EMORY CON	CENTRATC)R		
UNISYS CONFIDEN	NTIAL	ENGINEERING	DESIGN	SPECIFIC	ATION R	ev. A	Page	118
.8.6.2.1	INPUT SIGNA	LS (Continu	ed)					
	FIFTHPAR Fifth r	egister pari	ty.					
	LOADHWR Load ha	rdware regis	ter from	n HWRRW(3:	:0).			
	READHWR Read ha	rdware regis	ter to :	I/O interf	face.			
	READFIFL Read th	e Fifth regi	ster to	I/O inter	rface (a	ctive	low).	
	FORCERR Force e will c above.	rror signal s orrupt the p	for erro parity o	or logic f of the dat	cesting. Ca card	Thi comman	s sign nd signa	nal əls
	LATCOPEN Bypasse chip te	s ram output sting.	read la	atch. This	s is us	ed so	olely	for
	ID(2:1) Array d identif to. Th the dat	igit sliced by which of is informatic a rotation.	byte ID. the 4 h on is us	. These s bytes that sed along	signals the ar with th	are st ray co e BBA	rapped prrespo to set	to nds up
	CLOCK System	clock.						
	SHIFT Shift c	ontrol input						
	MRESET Mainten	ance clear.						
	SDI							

Serial data input

					+ ==		
					1 1	1993	5253
UNISYS CORPORATION		+			+		
ENTRY/MEDIUM SYSTEMS	GROUP	!					
PASADENA DEVELOPMENT	CENTER	IO	MEMORY	CONCENTRA	TOR		
		1					
UNISYS		+	70 kain and and and and and h	100 HIN GRD (JAN 1901 CAL) HIN CH HIN HIN			
CONFIDENTIAL	ENGINEERING	DESIC	GN SPECI	IFICATION	Rev.	A Page	119

8.6.2.2 OUTPUT SIGNALS

MEMRWOPO Memory interface block 0 parity output. MODOUDEO Modulo 5 or up/down counter = 0. MOD 1UDE 1 Modulo 5 or up/down counter = 1. MOD2UDE2 Modulo 5 or up/down counter = 2. MOD 3UDER Modulo 5 counter = 3, up/down counter error MOD4UDP Modulo 5 counter = 4 or up/down counter parity. UDGR1 Up/down counter greater than 1. UDLE13 Up/down counter less than or equal to 13. CROSSO(3:0)Ram feedback output. Used in output rotation to I/O interface. CROSSOP Ram feedback parity output. Used in output rotation to I/O interface. SDO Serial data output. ERROR array error output. Invalid parity over array Gate command field described above.

						199	3 52	53
UNISYS CORPORATION		+			· · · · · · · · · · · · · · · · · · ·			
ENTRY/MEDIUM SYSTEMS	S GROUP	1						
PASADENA DEVELOPMEN	r center	IO	MEMORY	CONCENTRA	TOR			
		Ì						
UNISYS					, eas eas eas eas e	nna 1200 parto parto cento ette	* may 1259 (144 mg)	
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	IFICATION	Rev.	A Pa	ige 1	20
و مربور وربية والتي الألية المراجع وحدر وحدر وحد الحدة الحدة الحدة الحدة الحرية المراجع الحرية المراجع								

8.6.2.3 BIDIRECTIONALS

MEMRW[4:0](3:0)

Memory interface subword 0, 1, 2, 3, and 4. This is the memory interface described above.

IORW(3:0)

I/O interface data byte O (upper or lower digit). This is the I/O digit which is actually used to interface to the I/O bus as a bidirectional bus. It is used for input and output rotation, depending on direction. It is the digit that the time-of-day or hardware data would be passed to the I/O bus on.

IORWP

I/O interface data parity.

8.6.3 DETAILED DESCRIPTION

8.6.3.1 RAM

A 16 location deep by 5 bit wide (4 bits data, 1 bit parity) dual port FIFO ram. The ram is written to or read from by either the I/O interface or the memory interface. It is a circular queue. Data is rotated prior to being written into the ram and concatenated inside the ram for a memory write. Data is rotated at the output for a memory read.

					+ 	19	993	5253
UNISYS CORPORATION		+			,			
ENTRY/MEDIUM SYSTEMS	3 GROUP	1						
PASADENA DEVELOPMENT	CENTER	I IO I	MEMORY	CONCENTRA	TOR			
UNISYS		+				26 CON 1520 CON 15		
CONFIDENTIAL	ENGINEERING	DESIG	N SPECI	FICATION	Rev.	A F	Page	121
					• emi uni koi koi emi e			

8.6.3.2 COUNTERS AND REGISTERS

There are four counters and a register that indicate the status of the RAMROT and dictate its operation, data rotation, and data placement on the I/O and memory interfaces.

The read and write address counters dictate which location in the ram data will be read from or written to. These counters are initialized at the beginning of an operation in order to perform correct data concatenation. The read counter is incremented each time the ram is read, unless the COUNTUP signal is false. In this case the read counter will decrement when read. The write address counter will increment each time the ram is written.

The up/down counter tells how many locations in the ram contain valid data. The counter is incremented each time the ram is written and decremented each time the ram is read. If read and write occur simultaneously, the counter а is If the unaffected. counter is incremented beyond 16 or decremented beyond 0, an over/under flow error is signaled. Several bits are available on the RAMROT output pins to monitor the status of this counter.

The modulo 5 counter is the memory subword pointer. The 160 bit memory bus is divided into 5 subwords of 32 bits each. The mod 5 counter controls which of the 5 subwords the RAMROT will read or write. This counter is initialized at the beginning of a memory operation by loading input data on the MOD5ST input pins. The counter is incremented each time the ram is read or written from the memory interface.

The Binary Byte Address register is a two bit binary address used to dictate the four possible rotational schemes in the array. It is loaded with data from the address card at the beginning of each memory operation and is not changed during an entire operation. It is cleared at the end of the operation, as are the rest of the counters.

				+	
				1993	5253
UNISYS CORPORATION		=============================		+	
ENTRY/MEDIUM SYSTEMS	5 GROUP	14 1			
PASADENA DEVELOPMENT	CENTER	IO MEMORY	CONCENTRATOR		
UNISYS					
CONFIDENTIAL	ENGINEERING	DESIGN SPECI	FICATION Rev	. A Pag	e 122

8.6.3.3 WRITE ROTATOR

Depending upon the status of the SPDIRWRI signal, the array is set up to load from the memory or I/O side of the array. The rotation logic takes the input, whether it be from the memory or I/O side, and rotates it, providing alignment of data between the I/O and memory busses depending on a 2 bit binary byte address (BBA) field stored in the array. The rotator is formed by a large group of multiplexors at the input of the ram. They are used to select which digit from the 5 memory digits or 4 I/O digits is to be written to the ram. Selection is made based on the direction, the mod 5 counter and the binary byte address.

8.6.3.4 READ ROTATOR

When the array is configured for a memory read, only multiplexing between the five memory words is done upon input to the ram. The actual data rotation takes place on the output of the ram before the data is placed on the IORW(3:0) pins. Again, this rotator is a large mux which selects from the data in the ram, data from the three other bytes of RAMROT via feedback, the time-of-day interface, the hardware register, or the fifth register. The selection is made based on the direction of the operation, the BBA, and the COUNTUP, READHWR, and READFIFL input control pins.

8.6.3.5 MAILBOX REGISTER

A five bit register is included in each array, one digit plus parity. This register has a 5 bit input on the interface of the array and can be read to the I/O interface of the array. In the 8 slice configuration, it is used for 4 bytes of the IOMC mailbox register.

					+			
					ł		1993	5253
UNISYS CORPORATION	-				+			
ENTRY/MEDIUM SYSTEMS	5 GROUP	1						
PASADENA DEVELOPMENT	ſ CENTER	IO M	EMORY	CONCENTRA	ATOR			
		1						
UNISYS	-					-		
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	IFICATION	Rev.	А	Page	123
					13 639 638 628 628 639 639	60000 AUGUS 40000 (

8.6.3.6 FIFTH REGISTER

Since the IOMC mailbox register is 5 bytes wide, and the eight slices of mailbox register in the RAMROT can't supply the entire width of the IOMC mailbox register, this register is used to supply the fifth byte of the mailbox. The register is one digit plus a bit for parity. Two of the eight RAMROT slices are used to supply the fifth byte of the mailbox.

The register is also used in two more of the slices as a place to store the two most significant digits of the Time-of-Day when it is read through the RAMROT interface to the I/O bus. When the time is read to the I/O bus, only 8 of the 10 digits are read to the bus at a time. The other two digits must be stored in the fifth registers. This is in case the time changes on the TOD counter between the time the first and second I/O transmissions of the time are made.

8.6.3.7 MEMORY INTERFACE

The memory interface of the array contains five output buses, each one digit wide plus parity. With eight of these arrays, the result is 40 digits of data to correspond to the 160 bit memory bus. Internal to the arrays is a set of mux's and demux's to multiplex between the 160 bit memory bus and the 32 bit ram. The array group can input from or output to any of five 32 bit subwords of the memory bus depending on the status of an internal modulo 5 counter. This mod 5 counter can be loaded and/or incremented via external control.

8.6.3.8 I/O INTERFACE

The I/O interface is 4 digits of data, corresponding to the four bytes of the I/O bus, plus parity. The array will select which of these digits will correspond to the ram input/output based on a 2 bit binary byte address (BBA) field stored in the array at array setup.

					+ -	1	993	5253
UNISYS CORPORATION	-							
ENTRY/MEDIUM SYSTEMS	3 GROUP							
PASADENA DEVELOPMEN	CENTER	IO ME	EMORY	CONCENTRA	TOR			
IINTSVS				a ana ana 1220 1231 1231 1275 1275 1275 1275 1275		-		nat was been with take some
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	A	Page	124
*** #** #** #** #** #** #** #** #** #**	ai sai sai sa ma ma ku aa ka, ma sa sa sa	م همه وبن الله الله الله الله الله		و همه وسه مسه فسه فسه وسه وسه و				

8.6.3.9 TOD INTERFACE

Each of the arrays has a digit input plus a bit of digit parity used in feedback. Parity is generated on the bytes as data is put on the I/O interface. This input is used to interface the Time-of-Day counter to the I/O bus through the array. Four bytes of data are passed directly through the array to the I/O bus. At the same time, 1 byte is loaded into two slices of RAMROT fifth register. This byte is read to the I/O bus on the following TTL system clock, as requested by control on the address card.

8.6.4 FAULT DETECTION

The data paths through the RAMROT are all protected by byte parity. The error checking logic for this byte parity is not on the array however. The RAMROT simply passes this parity for everything except parity of the TOD. The TOD Byte parity is generated on the array before it is passed to the I/O interface.

The only other physical fault detection is in a parity checking circuit which covers the control signals originating on the data card.

There is however pseudo fault detection in that all of the counters are duplicated for each slice of the RAMROT group. Should any one of them become faulty, the error will be reflected in incorrect data parity.

8.6.5 SHIFT CHAIN DEFINITION

ERROR RCNTR(3:0) WCNTR(3:0) MOD5CNTR(2:0) UDCNTR(3:0) FIFREG(3:0) FIFREGP HWREG(3:0) HWRREGP

---UNISYS Prior Written Consent Required For Disclosure Of This Data----

								+	1002 6	
UNISYS CO ENTRY/MED PASADENA	RPORA IUM S DEVEL	TION YSTEMS OPMENT	GROUP CENTER	IO MEM	ORY CON	NCENTRA	TOR	i +	1993 -	0203
UNISYS CONFIDENT	IAL		ENGINEERING	DESIGN S	PECIFIC	CATION	Rev		Page	125
9 A -	PPEND	IX B	- BACKPLANE	SIGNALS						
М	CACM/	MDC-IC	OMC INTERFACE	E						CARD
M	CACM & MDC	< <> <> <> <>	bus reference address (22) module sel - command (2) requestor II address ECC data (192) -	20 	IMEMBU XRAMAI XMEMSE XMEMCN XMEMII XMEMAI XRAMDI XRAMDI XRAMDI XRAMDI XRAMEO XRAMEO XRAMEO XRAMEO	JS\$T1\$P DR\$P(21 EL\$\$P(4 4D\$\$P(1 D\$\$\$P(2 DECCP(7 CO\$P(39 C3\$P(39 C3\$P(39 C3\$P(7: C3\$P(7: C3\$P(7: C3\$P(7:	:0) - :0) - :0) - :0) - :0) - :0) - :0) - :0) - :0) :0) 0) 0) 0)	> <> <> <> <>	IOMC	A A A A D D D D D D D D D D D
		<> <> <> <>	error (4) ID (5) ID parity boards (4) - full/half po 1M/256K object	p	XMEMEF XMEMSF XMEMSF XNMBRM XMCRD1	R\$\$P(3 C\$\$P(4 CPRTYP 1DC\$P(3 CYPEP(3	:0) - :0) - :0) -	<> <> <> >		A A A A A
		< <> <> >	IOMC busy near select far select - arbitration MDC busy	bus	XIOMCE XNEARS XFARSE XMEMAF XMEMBL	BUSYN(1 SEL\$P(4 EL\$\$P(4 RB\$P(07 JSYP(15	:0) :0)- :0)- :00) :00)	<> <> -<> >		A A A A A
Х	M-IOM	C INTE	RFACE							
	ХМ	< < < < < <	poll XM 0 poll XM 1 poll XM 2 poll XM 3 error real time parity taken ignore present		IAXMAT IBXMAT ICXMAT IDXMAT IDXMAT IOREAL IOPARI EIOC\$T EIOC\$T	TEND\$P TEND\$P TEND\$P TEND\$P AL\$\$\$P R\$\$\$\$ X\$\$ X\$ X X X X X X X X X X X X X			IOMC	A A A A A A A A A A D
UNISYS	Prio	r Writ	ten Consent	Required	For Di	sclosu	re Of	` Thi	.s Dat	a

UNISYS CORPORATION		+			++	1	993 5	5253	-
ENTRY/MEDIUM SYSTEMS PASADENA DEVELOPMENT	S GROUP CENTER	IO MI	EMORY	CONCENTRA	TOR				
CONFIDENTIAL	ENGINEERING	DESIGN	SPECI	FICATION	Rev.	A	Page	126	-

9 APPENDIX B - BACKPLANE SIGNALS (Continued)

MAINTENANCE-IOMC INTERFACE

	ECL	clock		A\$OCKECL\$11N	>		ΑO
	11	11		A\$OCKECL\$11P	>		A 0
	11	11		A\$OCKECL\$13N	>		DO
	†T	17		A\$OCKECL\$13P	>	IOMC	DO
	18	11		A\$OCKECL\$12N	>		A 1
	11	17		A\$OCKECL\$12P	>		A 1
	11	11		A\$OCKECL\$14N	~~~>		D 1
	11	17		A\$OCKECL\$14P	>		D 1
	ECL	maint	clear	ACLEAR\$\$F03P	>		A D
	ECL	ram wr	rite en	ADANGER\$F03P	>		D
	ECL	chain	enable	AIOENIOMC1\$P	>		DA
	11	11	"	AIOENIOMC2\$P	>		
*****	ECL	module	e enable	AIOMC\$MODENP	>		A D
	ECL	power	up OK	A POWĖRUPOK 3N	>		A D
	ECL	shift	enable	ASHIFTENF03P	>		A D
na na ter Ngarisan na katan kata ang mga kata ang Ngarisan	11	. 17	**	ASHIFTENF04P	>		A D
	ECL	card s	select	A3CARDEN\$P(4:	:0) - >		A D
·							
	TTL	Clock		B\$OCKTTL\$12P	>		А
	11	11		B\$OCKTTL\$14P	>		А
	TTL	card s	select	BCARDEN\$\$N(3:	0)>		А
	TTL	maint	clear	BCLEARTTL\$\$N	>		А
	not	used -		BDANGERTTL\$N	>		А
	TTL	chain	enable	BIOENIOMC1\$N	>		А
	TTL	module	e enable	BIOMC\$MODENN	>		А
	TTL	power	ир ОК	BPOWERUPOK1N	>		Α
	TTL	shift	enable	BSHIFTENTTLN	>		A
	TTL	shift	in	BSHIFTINTTLN	>		А
<	TTL	shift	out	TSHIFTOUTTLN			Α
	IOMC	A cab	1 jumper -	IA1\$IDJMPR\$P	>		A D
<	IOMC	A cab	1 true	IA1JMPRTRUEP			A D
	IOMC	A cab	2 jumper -	IA2\$IDJMPR\$P	>		A D
<	IOMC	A cab	2 ture	IA2JMPRTRUEP			A D
	cabi	.net <u>j</u> u	Imper	RCABNETJMPRP	>		A
<	mod	broken		IOMC\$MODBRKP			A D
<	mod	not br	oken	IOMCMODNBRKP			AD
	IOMC	BP en		IOMCBPEN\$N(3:	0)>		D
,	17	17 11		" (1:0)	(1:0)		A
<	stop	and -		JSTOP\$AND\$\$P	<		A
<	stop	or		JSTOP\$OR\$\$\$P	<		A
<	shif	t out	of LOMC	X4SHIFTOUT\$P	<		A D

---UNISYS Prior Written Consent Required For Disclosure Of This Data----

						+ - !	1993	5253
UNISYS (ENTRY/MI PASADEN/	CORPORA EDIUM S A DEVEL	ATION SYSTEMS .OPMENI	GROUP CENTER		DRY CONCENTRA	+ TOR		
UNISYS CONFIDEN	NTIAL		ENGINEERING	DESIGN S	PECIFICATION	Rev.	A Page	127
9	APPEND	DIX B	- BACKPLANE	SIGNALS	(Continued)			
	I/O BU	IS-IOMC	C INTERFACE					
	I/O BUS	<>> <> <> <> <> <> <> <> <> <> <> <> <>	bus busy bus reference bus request data (39 bit error IIO acknowle IIO request module avail module busy module prese module reque transfer	edge lable ent	TIO 1BUSBUSYN TIO 1BUSREF\$P TIO 1BUSREQ\$N TIO 1DATAP(38 TIO 1ERROR\$\$N TIO 1IIOACK\$N TIO 1IIOACK\$N TIO 1IIOACK\$N TIO 1MODAVALN TIO 1MODBUSYN TIO 1MODPRSNN TIO 1MODREQ\$N TIO 1TRANSFRN	> > > > > >	IOMC	A A A A A A A A A A
	ICBM-I	OMC IN	ITERFACE					
	ICBM	< <	master-one - from each card data source		T.B.S IOMCDATASRCP	<	IOMC	A
	IOMCO-	IOMC 1	INTERFACE					
			master busy or broken or offline		IBROKEZERO\$N			A A

á

UNTOYO C		TTON							+ == 		993 5	5253
ENTRY/MEI PASADENA	DEVEL	SYSTEMS OPMENT	GROUP CENTER	IO ME	EMOR	Y CON	ICENT	RATO	+ R			
UNISYS CONFIDEN:	ΓIAL		ENGINEERING	DESIGN	SPE	CIFIC	CATIO	N Re	ev.	A	Page	125
<u></u> and an an us an the sol f	13 130 III III III III	• co: co: co: co: ka c	3 (12) (12) (13) (13) (13) (13) (13) (13) (13) (13						49 - 100 - 600 - 600	~ ~ ~	anna anna anna anna an	
9	APPEND	DIX B	- BACKPLANE	SIGNALS	3							
1	MCACM/	'MDC-IC	OMC INTERFACE	E								CARD
Į	MCACM & MDC	< <> <> <> <> <> <> <> <>	bus reference address (22) module sel - command (2) requestor II address ECC data (192) - ID (5) ID parity - boards (4) - full/half po 1M/256K chir IOMC busy - near select			IMEMBU IRAMAI IMEMSE IMEMSE IMEMSE IMEMSI IRAMDI IRAMDI IRAMDI IRAMEO IRAMEO IRAMEO IRAMEO IMEMSE IMEMSE IMEMSE IMEMSE IMEMSE IMERSE IMERSE IMEMSE IMERSE IMEMSE IMERSE IMERSE IMERSE IMERSE IMERSE IMERSE IMERSE IMERSE IMERSE IMERSE IMERSE IMERSE IMERSE IMERSE IMERSE IMERSE	JS\$T1 DR\$P(EL\$\$P 1D\$\$P 1D\$\$P 1D\$\$P 1D\$\$P 10\$\$P 10\$ 12\$P 10\$P 10\$P 10\$P 10\$P 10\$P 10\$P 10\$P 10	\$P 21:0 (4:0 (1:0 (2:0 (39:0 39:0 39:0 39:0 39:0 (1:0) 7:0 (3:0) (3:0) (1:0) (1:0) (1:0) (1:0) (1:0) (1:0) (1:0))))))))))		IOMC	A A A A A A A A A A A A A A A A A A A
		<>	far select - arbitration MDC busy	bus	X X X	(FARSE (MEMAF (MEMBU	EL\$\$P RB\$P(JSYP((4:0 07:0 15:0) 0) - 0) -	<> <> ->		A A A
2	XM-IOM	IC INTE	ERFACE									
	ХМ	< < < < < <	poll XM 0 poll XM 1 poll XM 2 poll XM 3 error real time parity taken ignore present 1 microsecor	nd clock		A XMA I B XMA I C XMA I D XMA I O N O R M O C R R C O R E A L O P A R I I O C \$ I I O C \$ I X M P R E I U S E C	TTEND TTEND TTEND TTEND TTEND TAL\$\$ S\$ S S S S S S S S S S S S S S S S S	\$P \$P \$P \$ \$P \$ \$P \$ \$P \$ \$ \$P \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$			ΙΟΜΟ	A A A A A A A A A D
UNISYS	3 Pric	or Writ	ten Consent	Require	ed F	for Di	lsclo	sure	Of	Thi	s Dat	:a

			· + '		
			1	1993	5253
UNISYS CORPORATION		, nain 1939 mil 1923 1939 and and and tan tan tan and and and and and and and and and a			
ENTRY/MEDIUM SYSTEMS	3 GROUP	1			
PASADENA DEVELOPMENT	C ENTER	IO MEMORY CONCEN	TRATOR		
		1 1			
UNISYS	-		400) 4000 600 600 600 400 400 800 1		8 eaas ama taat taas kaas aas
CONFIDENTIAL	ENGINEERING	DESIGN SPECIFICATI	ON Rev.	A Page	126
	9 109 009 100 (00 00) 00 00 00 00 00 00 00 00 00 00 00		1.000 0000 0.000 1000 1000 1000 1000 0	223 e23 223 223 422 e28 e39 64	1 mille (201 mille 402 mille alter)

9

APPENDIX B - BACKPLANE SIGNALS (Continued)

MAINTENANCE-IOMC INTERFACE

(200) (202) 6020 6020 6020	ECL	elock	وي الله وي الله الله وي وي الله الله الله	A\$OCKECL\$11N	>		ΑO
100 CO EO (20 CO	11	**		A\$OCKECL\$11P	>		A 0
ورسيا واست فارتد فرورية وارتبه	11	11		A\$OCKECL\$13N	>		DO
	11	11	aan kaa aan aan amii tee aan aan kan kan	A\$OCKECL\$13P	>	IOMC	DO
	**	11		A\$OCKECL\$12N	>		A 1
	11	11		A\$OCKECL\$12P	>		A 1
	11	**		A\$OCKECL\$14N	>		D 1
	11	11		A\$OCKECL\$14P	>		D 1
	ECL	maint	clear	ACLEAR\$\$F03P	>		A D
	ECL	ram wi	rite en	ADANGER\$F03P	>		D
***	ECL	chain	enable	AIOENIOMC1\$P	>		DA
400 go an an sa	11	11	11 mm cm mm	AIOENIOMC2\$P	aa ax ax xx xx		
r\$0 and text tax an	ECL	module	e enable	AIOMC\$MODENP	>		A D
. ento ento está ento muja	ECL	power	up OK	APOWERUPOK3N	>		A D
6000 6000 6000 6000 5000	ECL	shift	enable	ASHIFTENF03P	>		A D
'- '''''''''''''''''''''''''''''''''''	¥1	11	11	ASHIFTENF04P			A D
	ECL	card s	select	A3CARDEN\$P(4:	0) ->		A D
	TTL	Clock		B\$OCKTTL\$12P	>		А
100 000 000 000 000	**	11		B\$OCKTTL\$14P	~~~>		А
	TTL	card s	select	BCARDEN\$\$N(3:	0)>		А
	TTL	maint	clear	BCLEARTTL\$\$N	>		А
	not	used –		BDANGERTTL\$N	>		А
wai tasi wai tasi cas	TTL	chain	enable	BIOENIOMC1\$N	>		А
	TTL	module	e enable	BIOMC\$MODENN	>		А
	TTL	power	up OK	BPOWERUPOK 1N	>		А
1000 1000 1000 1000 1000 1000	TTL	shift	enable	BSHIFTENTTLN	>		А
1000 1000 0000 0000 0000	TTL	shift	in	BSHIFTINTTLN	>		Α
<	TTL	shift	out	TSHIFTOUTTLN			A
, .	IOMC	A cab	1 jumper -	IA1\$IDJMPR\$P	>		A D
	TOWC	A cab	1 true	IAIJMPRTRUEP			AD
1000 1000 1000 2000 2000	IOMC	A cab	2 jumper -	IA2\$IDJMPR\$P	>		A D
<	IOMC	A cab	2 ture	IA2JMPRTRUEP	-		A D
	cabi	.net jı	umper	RCABNETJMPRP	>		A
<	mod	broker		LOMC\$MODBRKP			AD
<	mod	not br	oken	IOMCMODNBRKP			A D
	IOMC	BP er		LOWCBPENSN(3:	0)>		D
		11 11	وروب والمرية والمرية والمرية والمرية المرية المرية المرية المرية	" (1:0)	(1:0)		A
<	stop	and -		JSTOP\$AND\$\$P			A
<	stop) or		JSTOP\$OR\$\$\$P			A
<	shif	't out	of LOMC	X4SH1FTOUT\$P			A D

---UNISYS Prior Written Consent Required For Disclosure Of This Data----

UNTOWO CORDORATION					+	1	993	5253
ENTRY/MEDIUM SYSTEMS PASADENA DEVELOPMENT	GROUP CENTER	IO N	1EMOR Y	CONCENTRA	ATOR			
UNISYS CONFIDENTIAL	ENGINEERING	L DESIGN	I SPECI	FICATION	Rev.		Page	127

APPENDIX B - BACKPLANE SIGNALS (Continued)

I/O BUS-IOMC INTERFACE

9

	<>	bus busy	TI01BUSBUSYN	>		A
I/0	<>	bus reference	TIO1BUSREF\$P	>	IOMC	А
BUS	<>	bus request	TI01BUSREQ\$N	>		A
	<>	data (39 bits)	TI01DATAP(38:	:0)-<>		A
	<>	error	TIO1ERROR\$\$N	<		A
	>	IIO acknowledge	TIO1IIOACK\$N	>		А
	<	IIO request	TIO1IIOREQ\$N	<		A
	<>	module available	TIO1MODAVALN	<>		A
	<>	module busy	TI01MODBUSYN	<>		A
	<>	module present	TI01MODPRSNN	<		A
	<>	module request	TIO1MODREQ\$N	>		A
	· <>	transfer	TI01TRANSFRN	<>		A

ICBM-IOMC INTERFACE

ICBM	<	maste from	er-one each	 T.B.S	<	IOMC	A
	<	card data	source	 IOMCDATASRCP	<		A

IOMCO-IOMC1 INTERFACE

----- master busy ----- IBROKEZERO\$N ----- AA or broken or offline