# THE OPERATIONAL CHARACTERISTICS <br> OF THE DATATRON 220 <br> ELECTRONIC, DATA-PROCESSING SYSTEM <br> PRELIMINARY EDITION, SECOND REVISION <br> CUSTOMER EDUCATION GROUP <br> PUBLICATIONS AND TRAINING 

Copyright (c) 1957
Burroughs Corporation
Printed in U.S.A.

The information contained herein is subject to change without notice to the holder of this volume.



Supervisory

| Paper Tape Paper Tape | Printer | Corrtrol |
| :---: | :---: | :---: |
| Punch | with | Console |
|  |  | Mecharifoal |
|  | Reader |  |

## Preface

This volume in the ElectroData Data-Processing Library, the Operational Characteristics of the DATATRON 220, is intended to be the basic reference for the professional programer. Not only is it written in the language of the programmer, but this volume abounds in the system details without which the professional cannot satisfactorily perform his jobz in a sense, this volume is primarily a translation of the flow diaganms, logical equations, and circuit diagrams which are the ultimate source of knowledge concerning the DATATRON 220 System.

The organization of this book is intended to answer the needs of the professional. For example, it is in loosemleaf form, not only to facilitate changes in its contents, but also to allow the book to lie flat on desk for ease of use. The pagination, also, was designed to permit easy addition.to, deletion from, and/or change of the contents. The various sections of the book are set apart by colored index tabs for easier reference. The format of the pages was chosen to permit rapid reading as well as to provide space for exegetic notes which the owner of the volume might deem useful (such notes, it is hoped, would be communicated to the editors).

One other aspect of this book's organization is worth noting: parts of the technical information appear repeatediy in different sections, frequentiy in exactly the same wording. This repetition and identity of style was delibe erate: the function of this technique is to permit the reader to have in front of him , when he needs it, the bulk of important information; the identity of style permits instant recognition of this basic information. Cross references
were reduced in this manner, but not eliminated entirely. Besides, there are certain basic notions which are defined once, and for which the reader must hold himself responsible. In this effort he will be assisted by glossaries of terms and symbols which appear as appendices to this volume.

A final explanatory note is in order: this book is not intended as a "programming manual" in the sense in which that term is ordinarily used. This is not an apology: it is a statement of fact; this book is a manual for programmers. The novice will find in the ElectroData DataProcessing Library other volumes whose purpose it is to introduce him to programming and the art of coding a stored-program digital computer.

On the other hand, the person who comes to the DATATRON 220 with experience in other stored-program computing systems will find in this volume sufficient information to provide him with a comprehensive knowledge of the DATATRON 220 System. This knowledge can be acquired without the formality of classroom attendance (but, of course, actual experience on a machine would assist in its assimilation), especially if this volume is supplemented by the Handbook of Programming and Coding Techniques for the DATATRON 220. Operational Characteristics was designed especially to serve the purposes of the experienced programmer.

A separate Handbook of Operating Procedures for the DATATRON 220 contains information required for actual operation of the system.

It is unlikely that this volume is error-free. The editors will be grateful for communications which describe the errors which remain.

Ndvice to the Reader

The purpose of this book is to provide a description of the operational characteristics of the DATATION 220 Clectronic Data-Processing System; the book is intended to be a manual for programmers not a programming manual.

If the reader is to take advantage of the contents of the book, he ought to be familiar with its organization. In Section I, Introduction, the reader will find $s$ general description of the System and its characteristics. Section VIII contains the appendices, and therein the reader will find such useful information as summaries of operations, glossaries of terms and symbols, as well as other useful tools of the trade.

Each of the remaining sections of the book is devoted to a description of some component of the system. Each section begins with an exposition of the characteristics of the component and a description of the place of the component in the system.

For example, Section II is concerned with the DATATRON 220 Digital Computer. In the beginning of the section the reader will find a physical description of the Computer; a description of the arithmetic and control units; the representation of information; the $B$ register; the format of instruction words; the operation cycle; information flow; etc.

The operation cycle of the DATATRON 220 is divided into two parts, a Fetch Phase and an Execute Phase. The Fetch Phase is the same for every operation, and is described, with flow charts, once and for all in the beginning of Section II. In order to complete the description of every operation, all that is required are the details of the Execute Phase:
the second part of each section is a detailed description, including abbrevm iated flow charts, of every Execute Phase.

Typically, the pages corresponding to the Execute Phase of every operam tion will list the operation name, code, abbreviation, execution time, instruction format (a definition of every field in every instruction word appears also), a description of the operation in summary and flow chart form, a list of exceptional condition, pertinent remarks, and a tabulation of the status of control and arithmetic registers after the operation is complete. If examples are required to make clearer the text, they are included.

It is clear from the foregoing that the introductory material in each section ought to be read before the descriptions of the Execute Phase. In fact, the reader is cautioned that in the writing of the Execute Phase a knowledge of the introductory material was assumed.

The reader is reminded that Appendix 4 is a Glossary of Terms and Appendix 5 is a Glossary of Symbols: he should $f$ ind both of these useful in helping him to find his way through the book.
Preface ..... i
Advice to the Reader ..... iii
Table of Contents ..... v
Section I Introduction
Introduction I-Intro-l
Section II The Computer
Introduction II-intro-1
Representation of Information ..... II-Intro-1
Word FormatII-Intro-3
Numeric Information ..... II-Intro-3
Fixed-Point Numbers ..... II-Intro-3
Floating Point Numbers ..... II-Intro-5
Alphabetic or Alphanumeric Information ..... II-Intro-7
Instruction Words II-Intro-7
Partial-Word Fields ..... II-Intro-9
Registers ..... II-Intro-10
Information Flow ..... II-Intro-13
The Operation Cycle ..... II-Intro-14
The Fetch Phase ..... II-Intro-14
The Execute Phase II-Intro-18
Input Flow
Output Flow
II-Intro-19II-Intro-20
Exceptional Conditions ..... II-Intro-22
The Execute Phase ..... II-Intro-25
HALT ..... II-00-2
NO OPERATION ..... II-01-2
CLEAR ADD ..... II-10-2
CLEAR ADD ABSOLUTE ..... II-10-2
CLEAR SUBTRACT ..... II-11-2
CLEAR SUBTRACT ABSOLUTE ..... II-11-2
ADD ..... II-12-2
ADD ABSOLUTE ..... II-12-2
SUBTRACT ..... II-13-2
SUBTRACT ABSOLUTE ..... II-13-2
MULTIPLY ..... I I-14-2
DIVIDE ..... II-15-2
ROUND ..... II-16-2
EXTRACT ..... II-17-2
COMPARE FIELD A ..... II-18-2
COMPARE FIELD R ..... II-18-2
ADD TO LOCATION ..... II-19-2
INCREASE B, BRANCH ..... II-20-2
DECREASE B, BRANCH ..... II-21-2
FLOATING ADD ..... II-22-2
FLOATING ADD ABSOLUTE ..... I I-22-2
FLOATING SUBTRACT ..... II-23-2
FLOATING SUBTRACT ABSOLUTE ..... II-23-2
FLOATING MULTIPLY ..... II-24-2
FLOATING DIVIDE ..... I I-25-2
INCREASE FIELD LOCATION ..... II-26-2
DECREASE FIELD LOCATION. ..... II-27-2
DECREASE FIELD LOCATION, LOAD B ..... II-28-2
RECORD TRANSFER ..... II-29-2
BRANCH, UNCONDITIONALLY ..... II-30-2
BRANCH, OVERFLOW ..... II-31-2
BRANCH, REPEAT ..... II-32-2
BRANCH, SIGN A. ..... II-33-2
BRANCH, COMPARISON HIGH ..... I I-34-2
BRANCH, COMPARISON LOW. ..... II-34-2
BRANCH, COMPARISON EQUAL ..... II-35-2
BRANCH, COMPARISON UNEQUAL ..... II-35-2
BRANCH, FIELD A ..... II-36-2
BRANCH, FIELD R ..... II-37-2
STORE A ..... II-40-2
STORE R ..... I I-40-2
STORE B ..... II-40-2
LOAD R ..... II-41-2
LOAD B. ..... II-42-2
LOAD B COMPLEMENT ..... II-42-2
LOAD SIGN A. ..... II-43-2
STORE P ..... II-44-2
CLEAR A ..... II-45-2
CLEAR R. ..... II-45-2
CLEAR B. ..... II-45-2
CLEAR LOCATION ..... I I-46-2
SHIFT RIGHT A ..... II-48-2
SHIFT RIGHT A AND R. ..... II-48-2
SHIFT RIGHT A WITH SIGN ..... II-48-2
SHIFT LEFT A ..... II-49-2
SHIFT LEFT A AND R ..... II-49-2
SHIFT LEFT A WITH SIGN ..... II-49-2
Section III The Control Console
Introduction III-Intro-l
PROGRAM CONTROL SWITCHES ..... III-Intro-l
The Keyboard ..... III-Intro-2
The Supervisory Printer ..... II-Intro-2
III-Intro-3
The Execute Phase
KEYBOARD ADD ..... II I-08-2
SUPERVISORY PRINT-OUT ..... III-09-2
BRANCH, CONTROL SWITCH ..... III-38-2
Section IV The Magnetic-Tape System
Introduction IV-Intro-1
The Magnetic-Tape Storage Unit ..... IV-Intro-2
The Datafile IV-Intro-3
Tape FormatIV-Intro-4
The Editing Process ..... IV-Intro-9
Writing on Newly-Edited Tape ..... IV-Intro-12
Search ..... IV-Intro-18
Scan
IV-Intro-19
ReadingIV-Intro-21
Overwriting ..... IV-Intro-23
Positioning ..... IV-Intro-23
Interrogation ..... IV-Intro-24
Input Sign Control ..... IV-Intro-25
Parity Checking ..... IV-Intro-25
Digit-count/Word-count Checking ..... IV-Intro-28
TimingIV-Intro-28
Information Flow ..... IV-Intro-33
Input Flow. IV-Intro-33
Output Flow
Use of DATATRON 205 Magnetic Tape
Exceptional Conditions
IV-Intro-36IV-Intro-36
The Execute PhaseIV-Intro-38
MAGNETIC-TAPE SEARCH ..... IV-50-2
MAGNETIC-TAPE FIELD SEARCH ..... IV-50-2
MAGNETIC-TAPE LANE SELECT ..... IV-50-2
MAGNETIC-TAPE REWIND ..... IV-50-2
MAGNETIC-TAPE REWIND, DE-ACTIVATE ..... IV-50-2
MAGNETIC-TAPE SCAN ..... IV-51-2
MAGNETIC-TAPE FIELD SCAN ..... IV-51-2
MAGNETIC-TAPE READ ..... IV-52-2
MAGNETIC-TAPE READ, RECORD ..... IV-53-2
MAGNETIC-TAPE INITIAL WRITE ..... IV-54-2
MAGNETIC-TAPE INITIAL WRITE, RECORD ..... IV-55-2
MAGNETIC-TAPE OVERWRITE ..... IV-56-2
MAGNETIC-TAPE OVERWRITE, RECORD ..... IV-57-2
MAGNETIC-TAPE POSITION FORWARD ..... IV-58-2
MAGNETIC-TAPE POSITION BACKWARD ..... IV-58-2
MAGNETIC-TAPE POSITION AT END OF INFORMATION ..... IV-58-2
MAGNETIC-TAPE INTERROGATE, BRANCH ..... IV-59-2
MAGNETIC-TAPE INTERROGATE END OF TAPE, BRANCH ..... IV-59-2
Section V The Paper-Tape System
Introduction V-Intro-1
The Photo-Electric Reader ..... V-Intro-1
Word Format ..... V-Intro-3
Instructions ..... V-Intro-4
The Paper-Tape Punch ..... V-Intro-6
The Printer ..... V-Intro-7
The Mechanical Reader ..... V-Intro-7
Information Flow ..... V-Intro-7
Input Flow ..... V-Intro-7
Output Flow ..... V-Intro-10
Exceptional Conditions ..... V-Intro-10
The Execute Phase
PAPER-TAPE READ ..... V-03-2
PAPER-TAPE READ, BRANCH ..... V-04-2
PAPER-TAPE READ, INVERSE FORMAT ..... V-05-2
PAPER TAPE WRITE ..... V-06-2
PAPER TAPE WRITE INTERROGATE, BRANCH ..... V-07-2
Section VI The Cardatron
Introduction VI-Intro-1
Input
The Input Unit VI-Intro-2
Information Transfer VI-Intro-3
Part 1: From Card to Buffer ..... VI-Intro-4
Part 2: From Buffer to Data Processor ..... VI-Intro-7
Designation of Format Bands ..... VI-Intro-7
Format Band Selection ..... VI-Intro-9
Editing Control Stream Digits VI-Intro-14
The Construction of Editing Control Streams for Input VI-Intro-15
Instructions VI-Intro-27
Output
The Output Unit VI-Intro-29
Information Transfer VI-Intro-30
Part 1: From Data Processor to Buffer VI-Intro-30
Part 2: From Buffer to Card-Handling Machine VI-Intro-31
Designation of Format Bands ..... VI-Intro-35
Format Band Selection VI-Intro-35
Editing Control Stream Digits ..... VI-Intro-36
The Construction of Editing Control Streams for Output VI-Intro-40
Instructions ..... VI-Intro-52
Information Flow ..... VI-Intro-53
Input Flow ..... VI-Intro-54
Exceptional Conditions ..... VI-Intro-59
The Execute Phase ..... VI-Intro-60
CARD READ ..... VI-60-2
CARD WRITE ..... VI-61-2
CARD READ, FORMAT LOAD ..... VI-62-2
CARD WRITE, FORMAT LOAD ..... VI-63-2
CARD READ INTERROGATE, BRANCH. ..... VI-64-2
CARD WRITE INTERROGATE, BRANCH. ..... VI-65-2
Section VIII Appendices
Appendix 1. A Summary of Operations in Operation-Code Order ..... A1-2
Appendix 2. A Summary of Operations in Alphabetic Order ..... A2-2
Appendix 3. Alphanumeric Codes and Their Representation ..... A3-1
Appendix 4. A Glossary of Terms ..... A4-1
Appendix 5. A Glossary of Symbols ..... A5-1
Appendix 6. A Summary of Execution Times ..... A6-1

The DATATRON 220 is a general-purpose, stored-program, sequentially-controlled, automatic, decimal, digital, computer system. The system, organized on a building-block basis, permits the inclusion of the following units, in addition to the DATATRON 220 Digital Computer:

1. The Control Console, which is actually a necessary adjunct to the Computer, is equipped with operating controls and indicators for the entire system. Associated with the Control Console is a decimal keyboard for (supervisory) input and a character-at-a-time printer for (supervisory) output.
2. Magnetic-core working-storage, available in increments of 1,000 words, ranges from 2,000 to 10,00044 -bit words. The $8,4,2,1$ binary code is used to code the ten-decimal-digit-plus-sign-digit-position word. Each 5,000 words of storage is housed in its own package.
3. Auxiliary storage is provided by magnetic-tape facilities. Up to ten Magnetic-Tape Storage Units or Datafiles, in any combination, may be included in the DATATRON 220 System. Each Magnetic-Tape Storage Unit can store from 875,000 to $1,376,000$ words; each Datafile has capacity for from 3,125,000 to 4,880,000 words. A block stored on magnetic tape may vary in length from ten to 100 words.
4. As many as ten photo-electric paper-tape readers may be included in the DATATRON 220 System.
5. As many as ten paper-tape punches may be included in the System. For any of these paper-tape output stations, a (supervisory) printer may be substituted.
6. The Cardatron provides facilities for on-line punched-card input and output and line-at-a-time printed output. As many as seven input-output devices may be attached to the Cardatron, thus becoming a part of the DATATRON 220 System. The unique buffering system of the Cardatron permits simultaneous operation of its several input-output devices independently of Computer control. Automatic editing and translation of alphanumeric information to and from the DATATRON code is provided by the Cardatron.
7. With the DataPrinter, the DATATRON 220 System has high-speed, line-at-a-time printing facilities. The tape-driven DataPrinter may be used on line -- in which case as many as ten of them may be included in the System -- or off line -- in which case an arbitrary number of DataPrinters can be used. The DataPrinter has its own buffer storage and comprehensive plugboard editing facilities.

Description of operation:

## Summary:

Perform no operations at the time the operation code is sensed at the beginning of the Execute Phase, the execution is complete; the computer proceeds to fetch the next instruction.

## Flow chart:



Exceptional conditions: NONE.

## Remarks:

1. Although the address field is not relevant to the execution of this instruction, B-register addressmodification will occur if it is specified. No nonmexistent-address ALARM STOP can occur, however.

## Register status:

| $\begin{gathered} \text { Register } \\ \text { name } \\ \hline \end{gathered}$ | Contents after execution of NOP. |
| :---: | :---: |
| A | Unchanged |
| R | Unchad |
| D |  |
| B | Unchanged |
| p | $(r \mathrm{P})_{b}+1$ |
| C |  |
| I | Cleared |

## Introduction

The DATATRON 220 is a general-purpose, stored-program, sequentially-controlled, series-parallel, automatic, electronic, digital computer which employs a single-address order code. The basic order code of the DATATRON 220 Digital Computer admits of 39 orders, but variations in the structure bring the number of distinct operations to 61 (this does not include orders referring to inputoutput equipment, which will be enumerated in the sections in which the peripheral equipment is described). Control and arithmetic units as well as power supplies and working storage are housed separately.

The control console is regarded as being an integral part of the computer; althetgh-its details will be discussed in a separate section (Section III).

Depending on the size of magnetic-core working-storage in the system, one or two units are required to house that storage.

Representation of Information
The basic unit of information in the DATATRON 220 is the 8, 4, 2, l-binary-coded decimal digit. An aggregate of eleven digit positions is called a word. More accurately, the word should be described as ten digits plus sign, since it is not intended that the sign-digit position in a word shall be used in the same unrestricted fashion as the other ten digits. The digit positions in a word are identified as shown in Figure II-Intro-1.


Figure II-Intro-1. Digit-Position Identification
in the Computer Word

The logical structure of the DATATRON 220 is based on the fixedlength ten-digit-plus-sign word described above. Certain operations, however, permit manipulation of partial-word fields, in a manner to be described below.

Depending on the manner in which the word is referred to, its contents may be regarded as numeric, alphabetic or mixed numeric and alphabetic (otherwise, alphanumeric), or an instruction. For example, 05941524149 may represent the number +5941524149 , the noun RAJAH, the part-numbon AAZAff, or an instruction which causes information to be transferred from magnetic tape to computer storage.

Each word in magnetic-core storage is identified by a unique four-decimal-digit number called the address of the word. The word itself is said to be stored in the location whose address identifies it.

Although the DATATRON 220 uses only the ten decimal digits, each decade of four bits in the $8,4,2,1$ code might have been used to count to 15. The occurrence - for any reason - in the low-order digit-position

1 A partial-word field is any set of contiguous digit-positions within a computer word; for example, digit positions 5, 6, and 7; or $\pm$, 1, 2, 3, and 4; or 土.

$$
\text { II-Intro- } 2
$$

of certain of the control registers of a configuration corresponding to any one of the decimal numbers from ten to 15 , is detected automatically. The detection of such a configuration results in a digit-check ALARM STOP: ${ }^{1}$ the computer stops and an ALARM indicator light - on the control console - labelled DIGIT CHECK comes on.

## Word Format

1. Numeric information
a. Fixed-point numbers

Each word of ten digit-positions plus sign-digit position may represent a number in the range -9999 999999 to +999999 9999. It is conventional to regard the so-called machine decimal-point as being located between the sign and the high-order numeric digit; hence, it is customary to assert that fixed-point machine-numbers are restricted to the range $-1<n<+1$.

If the result of an arithmetic operation yields a number outside the range specified above, arithmetic overflow is said to have occurred. The occurrence of arithmetic overflow causes the OVERFLOW Indicator to be turned on. The status of the OVERFLOW Indicator may be interrogated

Optionally, an audible alarm signal may be caused to sound whenever the computer stops on detecting an exceptional condition. All exceptional conditions will be described in context below.
by the BRANCH, OVERFLOW instruction.
The OVERFLOW Indicator must be interrogated by the instruction immediately following the instruction which turns it on. If the OVERFLOW Indicator is not turned off an overflow ALARM STOP will occur: the computer stops with the OVERFLOW Indicator light "on."

Whenever it is necessary to distinguish the machine decimal-point from a problem decimal-point, the symbol will be used to specify the location of the machine decimalpoint. A dot - the conventional symbol - will represent the problem decimal-point.

The convention for representing signs is the following: " 0 " in the sign-digit position means the number is positive (or, at least, non-negative, i.e., greater than or equal to zero); "1" in the sign-digit position means the number is negative (or, at least, non-positive, i.e., less than or equal to zero). An immediate consequence of this convention is that zero may be signed either positive or negative. ${ }^{1}$

1
When an arithmetic operation yields a zero result the sign of the result can be predicted. See the Remarks section as well as the flow chart in the description of the appropriate operation.

Normally, the sign-digit position of a word which is numeric, and on which arithmetic operations are performed, is not different from 0 or 1 . If arithmetic operands do have sign digits which differ from 0 or 1 , the three highorder bits (8, 4, and 2) in the sign digit will be set to zero before arithmetic begins; in the result word, the three high-order bits will be zero.
b. Floating-point numbers

Each word of ten digit-positions plus sign-digit position may represent a number in exponential or scientific notation; we call such a number a floating-point number. Digit-positions 1 and 2 hold the coded exponent including its sign. A floating-point number with exponent greater than ${ }^{\text {orequalto }}-50$ and less than 0 is coded in the range 00 to 50 , that is, the actual exponent is increased by 50 ; a floating-point number with exponent greater than 0 but less than 50 is coded in the range 51 to 99: again, the actual exponent is increased by 50 .

Digit positions 3 through 0 hold the so-called mantissa of the floating-point number; the sign of the mantissa is the sign of the computer word. The convention for representing signs of mantissas - and, hence, of floating-point numbers - is the same as the convention for fixed-point numbers. The decimal point of a floatingpoint number is regarded as being located between digit
positions 2 and 3 of the floating-point word, as a result of which it is customary to assert that floatingpoint machine-numuers, $n$, are restrictea to the range $10^{-50}<\mathrm{n}<10^{+49}$.

Usually, floating-point numuers appear in normalized form; that is, tne exponent ana mantissa of a number are adjusted so tnat tne mantissa contains no high-oraer zeros. Of course, in adjusting the mantissa, it may happen that the exponent will fall outside the permissible range, 00 through 99:
i. If the result of an arithmetic operation causes a floating-point exponent to exceed 99, (exponent) overflow is said to have occurred, and the OVERFLOW Indicator is set "on."
ii. If the result of an arithmetic operation causes a floating-point exponent to be smaller than 00 , (exponent) underflow is said to have occurred, and the arithmetic register (s) which was (were) to contain the result is (are) cleared.

The result of every floating-point arithmetic operation is normalized.

The following examples illustrate floating-point representation:

| Number | Floating-point Representation |
| :---: | ---: |
| +737.0690000 | +5373706900 |
| +.0004887900 | +4748879000 |
| -23449.18672 | -5523449186 |
| -.8000000236 | -5080000002 |

2. Alphabetic or alphanumeric information

An alphabetic or alphanumeric character is represented by two numeric digits in the DATATRON 220 code. The complete DATATRON 220 code is shown in Appendix A3. Each word, therefore, has a capacity for five alphanumeric characters; the sign-digit position of the word is used for a "flag" which indicates that the contents of the word are coded alphanumerically. The flag used is the digit 2.
3. Instruction words

A DATATRON 220 instruction-word may be regarded as composed of four parts, called the address, operation code, control, and sign-digit parts, which are illustrated below.

a. Address part

The four low-order digit-positions in the instruction word are called the address part of the instruction because, in many instructions, they name the address of
a location whose contents are used during the execution of the instruction; otherwise, the address part of the word is used to specify some quantity which is not an address; or the address part may not be relevant to the execution of the instruction.

Any part of an instruction word which is irrelevant to its execution may be coded in an arbitrary fashion.
b. Operation-code part

Digit-positions 5 and 6 in an instruction word are used to specify the numeric operation code of the instruction to be executed.
c. Control part

Digit-positions 1 through 4 are used for a variety of purposes, among which may be listed the specification of partial-word boundaries, the designation of input and/or output units, the enumeration of tallies, etc., each of which specifies some control over the manner in which the instruction will be executed.
d. Sign-digit part

The sign-digit position of an instruction is used to specify whether the address part of the instruction is to be modified - in a manner which will be specified below - by the contents of the B Register as the instruction is brought from storage to the control register: if
the sign digit is an odd integer, B-register addressmodification will occur; if the sign digit is an even integer, it will not.

On input from paper tape or punched cards the sign-digit position of an instruction may contain a flag which directs the instruction to the control register and disconnects the input device from the computer.

Additionally, the four-bit of the sign digit is used to specify that a partial-word key is desired and, hence, that MAGNETIC-TAPE FIELD SEARCH or MAGNETIC-TAPE FIECD SCAN GATEGORY FIELD SEARCH is to be executed.

Partial-word fields
Several instructions allow operations to be performed on partialword fields. It is necessary to identify the low-order digit-position (i.e., the beginning) and the number of digits (i.e., the length) of the partial-word field. Digit-positions 1 and 2 of the instruction word are used for this purpose: digit-position 1 specifies the location of the low-order digit-position; digit-position 2 specifies the number of digits in the partial-word field. Thus, for example, if these two digit positions contain 04, the four low-order digit-positions of the referenced word are singled out; if these two digitpositions contain 62, digit-positions 5 and 6 are singled out of the referenced word.

The letter "s" is used to symbolize the low-order digit-position, the letter "L" the length, of a partial-word field. In order to describe completely the location of a partial-word field, we also require the address of the word in which the partial-word field is located. The complete address of a partial-word field is symbolized thus: aaaa:sL. In accordance with the usual convention (aaaa:sL) specifies the contents of the partial-word field. Thus, for example, (1000:04) is the address part of the word in location 1000; and (1426:00) specifies all but the sign digit of the word in location 1426.

## Registers

In the control and arithmetic sections of the computer are several registers of interest to the programmer. The specific role of each of these registers is described in detail as each operation is described below.

1. The $A$ register is a ten-digit-plus-sign-digit-position register. Its primary function is to store one of the operands as well as the result of an arithmetic operation, although it serves other purposes as well. It is frequently called the accumulator. The A register will be designated as rA, for short.
2. The $R$ register is a ten-digit-plus-sign-digit-position register. It is primarily an extension of the A register. It will be designated as rR.
3. The D register is a ten-digit-plus-sign-digit-position register. The D register is primarily an intermediate buffer used during the transfer of information; in particular, the $D$ register buffers all input to the computer. It will be designated as rD.
4. The B register is a four-digit-position register. Its primary purpose is to provide for automatic address-modification in a manner which will be specified below; it is also used for tallying. The $B$ register will be designated as rB.
5. The $C$ register is ten digits long. It is used to contain the-instruetien-being oxeeuted; It is convenient to regard the $C$ register as being divided into three parts:
a. The four high-order digit-positions (1, 2, 3, and 4) of the $C$ register contain what are called control digits.
b. Digit-positions 5 and 6 always contain the operation code.
c. The four low-order digit-positions (7, 8, 9, and 0) of the $C$ register contain the address part of the instruction.

The $C$ register is frequently called the control register. It will be designated as rC.
6. The P register is a four-digit-position register. The P register controls the sequential operation of the computer: it contains the address of the location from which the next instruction will be selected for execution. It is frequently called the program register. The $P$ register will be designated as rP.

Four other registers, not in the control and arithmetic units, are worthy of note.
7. The IB register is a ten-digit-plus-sign-digit-position register in the storage control unit. It is used as a buffer between core storage and the control and arithmetic units. The IB register is frequently called the information buffer register. It will be designated as rIB.
8. The E register is a four-digit-position register in the storage control unit. It is used for control purposes: the E register will always contain the address of a location to which access is being made under computer or manual control. This register will be designated as rE.
plus-sign
9. The $C D$ register is a ten-digit-position register in Cardatron control unit 2. It is used for control purposes: the CD register will always contain a copy of the Cardatron instruction which is being executed. The $C D$ register will be designated as rCD .
10. The $T$ register is a ten-digit-position register in the magnetic-tape control unit. It is used for control purposes while magnetic-tape instructions are being executed. The T register will be designated as $\mathbf{r T}$.

The contents of the $A, R, D, B, P, C$, and $E$ registers are displayed in 8, 4, 2, l-binary-coded form on the control console with facilities for changing the contents of any one of them. This procedure is described in The Handbook of Operating Procedures for the DATATRON 220.

## Information flow

The flow of information between core storage and the registers, between registers, between input-output equipment and the registers is parallel-serial. For example, all four bits of every digit are transferred in parallel; all 44 bits of a word are transferred between the information buffer register and core storage in parallel; but information is transferred between the information buffer register and the $D$ register serially by digit. In the flow charts which follow this will be noted in detail.
threl
There are four different types of information flow:

1. Operation cycle
a. Fetch Phase
b. Execute Phase
2. Input
3. Output

## 1. The operation cycle

The cycle of computer operation is divided into two parts, the first of which is called the Fetch Phase, the second the Execute Phase. Each of these two names is descriptive of computer operation for the duration of that part of the operation cycle: instructions are brought to the control unit during the Fetch Phase; they are executed during the Execute Phase. In normal operation the Fetch and Execute Phases follow each other alternately.
a. The Fetch Phase

Flow charts for the Fetch Phase are shown in Figures II-Intro-2 and II-Intro-3. A verbal description of this flow follows immediately:

1. At the beginning of the Fetch Phase, the contents of the $p$ register are transferred in parallel to the E register.
2. The contents of the location whose address is in the $E$ register are transferred in parallel to the information buffer register. In this register the sign-digit position of the word is examined to determine whether B-register address-modification is intended.


Figure II-Intro-2. The Fetch Phase

## Storage



D register


Adder


Figure II-Intro-3. The Fetch Phase

If the one-bit of the sign digit is equal to 1 (in which case we may write (rIB: $\pm 1$ )/1=1), it is set to zero.
3. If the sign digit in rIB was an odd integer, B-register address-modification will occur as the ten low-order digits of the instruction word pass serially through the adder and into the $C$ register. This transfer of information takes place in two parts: the address part of the word goes first; immediately after this transfer is completed the carry indicator in the adder is set to zero, so that, in case a five-digit sum was generated, there will be no overflow into the operation-code part of the instruction word. The second part of this transfer takes (rIB:66) into the $C$ register.

If the sign digit in $r$ IB was an even integer, no B-register address-modification will occur as the instruction is transferred to the C register.

Simultaneously with the transfer to the C register, the instruction word, including the (possibly-modified) sign digit, is transferred to the $D$ register, but without address
modification, even if it is specified. When the transfer to the $D$ register has been completed the one-bit of the sign digit will be restored in the sign-digit position in the $D$ register. The word in the $D$ register is, therefore, an exact copy of the instruction as it is represented in storage; it is used for checking purposes.
4. Finally, the contents of the $P$ register are counted up 1 , unless the entry to the Fetch Phase was made as a result of interrupting a paper-tape or punched-card input instruction, in which case the counting up is inhibited. At the conclusion of the Fetch Phase the P register will contain the address of the location from which will come the next instruction selected for execution, if control continues in sequence. The time for execution of the Fetch Phase is uniformly 90 microseconds.
b. The Execute Phase

During the Execute Phase, the instruction in the C register is executed. The nature of the Execute Phase and the time required to complete it are functions of the operation code, in particular, as well
as the other digits in the $C$ register. The detailed description of the Execute Phase for each operation comprises the bulk of this volume (see, for example, I I -00-2) .
2. Input flow

Input information pulses to the computer may be received from a photo-electric reader (paper tape), the Cardatron Nesuetic-Tape strorge Unit, (punched cards), the keyboard (manual), or Datafile (magnetic tape). Figure II-Intro-4 shows the information flow.

1. The address part of the $C$ register is transferred in parallel to the E register to provide the address of the location in which will be stored the information which is destined for storage. The manner in which the contents of the $E$ register are counted up for successive input words varies with the instruction being executed: on the one hand, (rC:04) may be counted up for each input word, after which it is transferred to rE ; on the other hand, (rE) may be counted up. (See the flow chart in the description of the appropriate Execute Phase for details.)
2. The information is sent first to the $D$ register where it is assembled as a word, digit by digit.
3. After each word is assembled it is transferred serially to the information buffer register (except in the case of manual cycles (see Handbook of Operating Procedures for details) and KEYBOARD ADD (which see, pages III-08-2, ff.).
a. If the word is to go to storage, B-register address-modification will occur if it is specified.
b. If the word is to go to the $C$ register, B-register address-modification is postponed until the entry to the Fetch Phase is made.
4. a. If the word is to go to storage, the contents of the information buffer register are transferred, in parallel, to the location whose address is in the E register.
b. If the word is to go to the $C$ register, where it will be interpreted as a new instruction, entry to the Fetch Phase is made at connector $P$. (See Figure II-Intro-2.)
5. Output flow

Figure II-Intro-5 shows the output flow.

1. The address part of the $C$ register is transferred in parallel to the $E$ register to provide the address of


Figure II-Intro-4. Input flow
the location from which will be taken the first word destined for output. The manner in which the contents of the $E$ register are counted up for successive output words varies with the instruction being executed: on the one hand (rC:04) may be counted up for each output word, after which it is transferred to $r E$; on the other hand, (rE) may be counted up. (See the flow chart in the description of the appropriate Execute Phase for details.)
2. The information is first transferred in parallel from storage to the information buffer register.
3. The contents of the information buffer register are then transferred serially to the $D$ register.
4. The contents of the $D$ register then pass serially through the adder to the output device.

Exceptional conditions

1. The OVERFLOW Indicator may be turned on during the execution of several instructions (a list of them may be found on page II-31-3). The instruction which turns the OVERFLOW Indicator on must be followed immediately by a BRANCH, OVERFLOW instruction which will turn it off. If the OVERFLOW Indicator is not turned off, an overflow ALARM STOP will occur.


Figure II-Intro-5. Output flow.

L9/T/6
2. In those operations which can manipulate partial-word fields, one must have specified sL, the partial-word boundaries. If $s>L+1, s \neq 0$, the partial-word will extend beyond the signdigit position of the word. In this case field overflow is said to have occurred. This condition is detected by the computer and results in a field-overflow ALARM STOP.
3. If the low-order digit position of the $I B, A, R, D$, or $B$ register or either input to the adder contains a configuration equivalent to one of the decimal numbers 10 through 15 , it will be sensed as an error. A digit-check ALARM STOP will occur.
4. If an attempt is made to have access to a location not in the storage package in the system, a nonexistent-address ALARM STOP will occur. For example, suppose the system has 3000 words of storage. An attempt to have access to location 4500 will produce the ALARM STOP.
5. If a nonexistent operation code is sensed in the operation-code part of the $C$ register, a nonexistent-operation-code ALARM STOP will occur.
6. If the COMPARISON Indicator is off when it is interrogated (by a BRANCH COMPARISON instruction; see pages II-35-2, ff.), a nocomparison ALARM STOP will occur.

## The Execute Phase

The remainder of Section II is devoted to descriptions of the Execute Phase of each operation with which the computer is concerned exclusively.Operation code:10
Operation name: CLEAR, ADD Abbreviations ..... CADCLEAR, ADD ABSOLUTECAA
Instruction format:
Time ( $\mu \mathrm{s}$ ):
fetchs ..... 90
$\pm 1234567890$

|  | $i_{1}, i$ | $v$ | $O_{p}$ | $a_{1} a_{i} a_{i}$ |
| :--- | :--- | :--- | :--- | :--- |

execute: ..... 95
total: ..... 185
Definitions:
$\pm 1$ if $\pm$ is odd, B-register address- modification will occur; otherwise, there will be no such modification.
iii: not relevant to the execution ofthese instructions.
vz variation designator:
$\mathrm{v}=0$ 0: CLEAR, ADD will be ex-ecuted.
$\mathbf{v}=1:$ CLEAR, ADD ABSOLUTE ..... willbe executed.
Op: operation code.
aaaa: address of base of location of augend.

## Description of operations

## Summary:

$$
\begin{aligned}
& v=0: \quad(B \text { [aaaa] ) replace ( } \mathrm{IA}) \text { ). } \\
& v=1: \mid(B \text { [aaa] ) | replaces }(x A) .
\end{aligned}
$$

## Flow chart:

See page II-10-4.

Exceptional conditions:

1. Noneexistent-address ALARM STOP.

## Remarks:

1. The CLEAR, ADD variation will be selected for execution if $\mathbf{v} \neq 1$.

Description of operation:
Flow chart:


## Register status:

| Register name | Contents after execution of CAD | Contents after execution of CAA |  |
| :---: | :---: | :---: | :---: |
| A | (B [aaaa]) | $\mid(B$ [aaa] $) \mid$ |  |
| R | Unchanged | Unchanged <br> (B [aaa]) |  |
| D | (B [aaa]) |  |  |
| B | Unchanged | Unchanged |  |
| P | $(\mathrm{rP})_{\mathrm{b}}+1$ | $(r P)_{b}+$ |  |
| C |  | i, i, i | $1{ }_{1} 0$ |
| E | B [aaaa] | B [aaa] |  |


| Register name | Contents if nonmexistentaddress ALARM STOP occurs. |
| :---: | :---: |
| A | Cleared |
| R | Unchanged |
| D |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged $(r P)_{b}+1$ |
| C |  |
| E | B[aaa] |

Operation name: CLEAR, SUBTRACT Abbreviations ..... CSU
CLEAR, SUBTRACT ABSOLUTE ..... CSA
Instruction format:

$\pm 1234567890$| $\pm$ | $i, i, i$ | $v$ | $O_{1} p$ | $a_{1}, a_{1}, a$ |
| :--- | :--- | :--- | :--- | :--- |

Definitions:
$\pm 1$ if $\pm$ is odd, B-register addressw modification will occur; otherwise, there will be no such modification.
iiis not relevant to the execution of these instructions.
v: variation designator:
$v=0:$ CLBAR, SUBTRACT will be executed.
V . 1: CLEAR, SUBTRACT ABSOLUTE will be executed.
Opz operation code.
caaa address of base of location ofsubtrahend.
Operation code: ..... 11
Time ( $\mu \mathrm{s}$ ):
fetchs ..... 90
execute: ..... 95
total: ..... 185

## Description of operation:

## Summary:

$$
\begin{aligned}
& v=0:-(B[\text { aaaa }]) \text { replaces }(r A) . \\
& v=1:-\mid(B[\text { aaa }]) \mid \text { replaces }(r A) .
\end{aligned}
$$

## Flow chart:

See page II-11-4.
Exceptional conditions:

1. Non-existent-address ALARM STOP.

## Remarks:

1. The CLEAR SUBTRACT variation will be executed if $\mathbf{v} \neq 1$.

## Description of operation:



## Register Status:

| Register name | Contents after execution of CSU. |  | Contents after execution of CSA. |  |
| :---: | :---: | :---: | :---: | :---: |
| A | -(B[aaa]) |  | $-\|(B[a a a j])\|$ |  |
| R | Unchanged |  | Unchanged |  |
| D | ( B [aaa]) |  | ( B [aaaa]) |  |
| B | Unchanged |  | Unchanged |  |
| P | $(\mathrm{PP})_{\mathrm{b}}+$ |  | $(r P)_{b}$ |  |
| C | $\mathbf{i} \mathbf{i}$ |  | [17l\| | [19] 1 B [aasa] |
| E | B [aaa] |  | B [aaa] |  |


| Register name | Contents if non-existentaddress ALARM STOP occurs. |
| :---: | :---: |
| A | Cleared |
| R | Unchanged |
| D |  |
| $\begin{aligned} & B \\ & P \end{aligned}$ | Unchanged $(r P)_{b}+1$ |
| C | $i$ |
| E | B [aaa] |



Description of operation:
Summary:

$$
\begin{array}{ll}
V=0: & (r A)+(B[a a a a]) \rightarrow r A_{0} \\
V=1: & (r A)+|(B[a a a z])| r A_{0}
\end{array}
$$

## HIOW chart:

See page II-12-4.

## Exceptional conditions:

1. Non-axistont-address ALARM STOP.

## Remarks:

1. The ADD variation will be executed if $v \neq 1$.
2. The execution of both of these instructions can cause arithmetic overflow, in which case the OVERFLOW Indicator is set "on".
3. If the result of an $A D D$ or ADA instruction is zero, the sign of the result is the same as the one-bit of the sign digit in the $A$ register before execution of the instruction.

## Description of operation:



## Register status:



| Register name | Contents if nonexistentaddress ALARM STOP occurs. |
| :---: | :---: |
| A | $\begin{aligned} & (r A: \pm 1)=0 ;(r A: 00)_{a}=(r A z 00)_{b} \\ & \text { Unchanged } \end{aligned}$ |
| R |  |
| D |  |
| B | Unchanged $(r P)_{b}+1$ |
| C |  |
| E | B [aaa] |


|  | Operation code: 13 |
| :---: | :---: |
| Operation name: SUBTRACT | Abbreviation: SUB |
| SUBTRACT ABSOLUTE | SUA |
|  | Time ( $\mu \mathrm{s}$ ) : |
| Instruction format: | Unnecessary to de-complement difference: |
| $\pm 1234567890$ |  |
|  | $\begin{array}{lr} \text { fetch: } & 90 \\ \text { execute: } & 95 \\ \text { total: } & \frac{95}{185} \end{array}$ |
| Definitions: | Necessary to de-complement difference: |
| $\pm 8$ if $\pm$ is odd, B-register address modification will occur; otherwise, there will be no such modification. | $\begin{array}{lr}\text { fetch: } & 90 \\ \text { execute: } & \frac{155}{245} \\ \text { total: } & \mathbf{2 4 5}\end{array}$ |
| iiis not relevant to the execution of these instruction. |  |
| V: variation designator: |  |
| $\underline{\nabla}=0$ : SUBTRACT will be executed. |  |
| $\mathrm{v}=1$ 1: SUBTRACT ABSOLUTE will be executed. |  |
| Op\% operation code. |  |
| aaaaz address of base of location of subtrahend. |  |

Description of operation:
Summary:
$\underline{v}=0:(r A)-(B[$ aaaa $]) \rightarrow r A$.
$v=1 . \quad(r A)-\mid(B[$ aaaa $]) \mid \rightarrow r A$.
Flow chart:
See page II-13-4

## Exceptional conditions:

1. Non-existent-address ALARM STOP.

## Remariss:

1. The SUBTRACT variation will be executed if $\mathbf{v} \neq 1$.
2. The execution of both of these instructions can cause arithmetic flow, in which case the OVERFLOW Indicator is set "on".
3. If the result of a SUB or SUA instruction is zero, the sign of the result is the same as the one-bit of the sign digit in the $A$ register before execution of the instruction.

## Description of operation:

Flow chart:

II-13-4


|  | Operation code: 14 |
| :---: | :---: |
| Operation name: MULTIPLY | Abbreviation: MUL |
| Instruction format: | Time ( $\mu \mathrm{S}$ ) : |
| $\pm 1234567890$ | Minimum: $(\mathrm{ra})= \pm 0000000000$ |
| $\pm$ 1,1 $0, p$ $a, a, a$ | fetch: 90 execute: $\frac{940}{230}$ |
| - Definitions: | total: |
| 士: if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification. | ```Maximum: (rA) = #6666 66 6666 fetch: 90 execute: 3340 total: 3430``` |
| iiii: not relevant to the execution of this instruction. | Average: $(r A)= \pm 0123456789$ fetch: 90 <br> execute: 1980 |
| Op: operation code. | total: $\overline{2070}$ |
| aaar address of base of location of multiplicand. |  |

## Description of operation:

## Summary:

The twenty-digit-long algebraic product, the contents of $B$ [asa] multiplied by the contents of the A register, is generated. The ten low-order digits of the product replace the contents of the $R$ register; the ten high-order digits of the product replace the contents of the $A$ register. The sign of the product is inserted in the sign-digit position in both the $A$ and $R$ registers.

## Flow chart:

See page II-14-4.

Exceptional conditions:

1. Non-existent-address ALARM STOP.

Remarks:

1. Execution time for NULTIPLY-exclusive of teach time-is a function of the magnitude of the multiplier, $(r A)_{b}$. It may be calculated from the following formula:

$$
T=90+5 \sum_{k=0}^{9} M_{k} \quad y^{5}
$$

where

$$
\begin{aligned}
& M_{k}=1 \quad \text { if }(r A: k i)=0 \text {. } \\
& M_{k}=13[(r A: k 1)]+1 \text { if } 1 \leq(r A: k 1) \leq 5 \text {, } \\
& M_{k}=13[11-(r A: K)] \text { if } 6 \leq(r A: K 1) \leq 9 \text {. } \\
& \text { Hence, the following table: }
\end{aligned}
$$

Description of operation:
Flow chart:


| Register name | Contents after execution of MUL. | Contents if non-existentaddress ALARM STOP occurs. |
| :---: | :---: | :---: |
| A | high-order digits of product. | $(r A: \pm 1)_{a}=0 ;(r A: 00)_{a}=\left(r A_{8} 00\right)_{b}$ |
| R | low-order digits of product. (rR: $\pm 1)_{a}=$ ( $\left.\mathrm{AA}_{2} \pm 1\right)_{a}$. | cleared |
| $\mathrm{D}^{*}$ | (B [aaas]) | 1 |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{p} \end{aligned}$ | Unchanged $(r P)_{b}+1$ | Unchanged $(x P)_{b}+1$ |
| C |  |  |
| E | B [aaa]] | B [aaaa] |
| * (rDi土1) /2 $=(r D i \pm 1) / 4=(r D i \pm 1) / 6=0$; |  |  |
| $(r D \pm 1) / 1=(B[$ aca $]: \pm 1) / 1 ;$ |  |  |
| $(r D: 00)=(B[a q u a]: 00)$. |  |  |



Description of operation:
Summary:
The dividend is the twenty-digit number whose high-order digits are the contents of the $A$ register and whose low-order digits are the contents of the $R$ register. The sign of the $A$ register is taken to be the sign of the dividend; the sign of the $R$ register is not relevant.

The divisor is the contents of $B$ [aaaa].
Before the arithmetic process is begun, the absolute value of the divisor is compared with the absolute value of the contents of the $A$ register. Then:

1. If the absolute value of the divisor is greater than the absolute value of the contents of the A register, the process of division begins. The process terminates when a ten-digit quotient has been generated; the quotient, with sign, replaces the contents of the $A$ register. The remainder replaces the contents of the $R$ register; the sign of the remainder is the same as the sign of the dividend. On the other hand,
2. If the absolute value of the divisor is less than or equal to the absolute value of the contents of the A register, the OVERFLOW Indicator will be set "on", and the execution of the instruction terminates, leaving unaltered the contents of the $A$ and $R$ register.

## Flow chart:

See page II-15-4.

## Exceptional conditions:

1. Nonmexistent-address ALARM STOP.

## Remarks:

1. Ex
2. Execution time for DIVIDE-exclusive of fetch time-is a function of the magnitude of the quotient (rA) if overflow does not occur. It may be calculated from the following formula:

$$
\begin{aligned}
T=3895+60 \sum_{\mathrm{k}=}^{4} & {[(r A: 2 \mathrm{k}+1,1)-(r A: 2 \mathrm{k}, 0)] \mathrm{us} . } \\
=3895+60 & {[(\mathrm{rA}: 11)-(r A: 21)+} \\
& (r A: 31)-(r A: 41)+ \\
& (r A: 51)-(r A: 61)+ \\
& (r A: 71)-(r A: 81)] .
\end{aligned}
$$

Description of operation:
Flow chart:


## Register status:

| Register name | Contents after execution of DIV. | Contents if the OVERFLOW Indicator is set "on." |
| :---: | :---: | :---: |
| A | Quotient | $\begin{aligned} & \text { one-bit (rA: } \pm 1)_{a}=\text { onembit }^{(r A z \pm 1)_{b}} \\ & \text { other bits }(r A: \pm 1)_{a}=0 \\ & (r A: 00)_{s}=(r A: 00)_{r} \end{aligned}$ |
| $\Omega$ | Remainder | $(\mathrm{rRz} \pm 1)_{\mathrm{a}}=(\mathrm{rA}, \pm 1)_{\mathrm{b}}$ |
|  |  | $(r R: 00)_{a}=(r R: 00)_{b}$ |
| D | (B[aaa]) ${ }^{\text {* }}$ | (B[aaaa]) ${ }^{*}$ |
| B | Unchanged | Unchanged |
| $\mathbf{P}$ | $(\mathrm{rP})_{\mathrm{b}}+1$ | $(r P)_{b}+1$ |
| C | $i$ $i$ $i$ $i$ 1 5 <br>  B aaaa    | $i$ $i$ $i$ $i$ 1 5 |
| E | B [aaa] | B [ama] |


| Register name | Contents if non-existentaddress ALARM STOP occurs. |
| :---: | :---: |
| $\begin{aligned} & A \\ & R \end{aligned}$ | $\begin{aligned} & (r A z \pm 1)=0 ;(r A z 00)_{a}=(r A z 00)_{b} \\ & (r R z \pm 1)=(r A z \pm 1)_{b} \\ & (r R z 00)_{a}=(r R z O 0)_{b} \end{aligned}$ |
| D |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged $(r P)_{b}+1$ |
| c |  |
| E | B [aaaa] |

*(rD: $\pm 1) / 2=(r D ; \pm 1) / 4=(r D: \pm 1) / 8=0$
(rD: 11 ) $/ 1=(\mathrm{B}[$ aaaã $]: \pm 1) / 1$;
$(r D: 00)=(B[$ aaa $]: 00)$.

|  | Operation code: 16 |
| :---: | :---: |
| Operation name: ROUND | Abbreviations RND |
| Instruction format: | Time (us): |
| $\pm 1234567890$ | $\left(r R_{1} 11\right)<51$ |
| $\pm$ 1 1 1 $O p$ 1 1 1 | fetchs  <br> execute: 90 <br> total: 15 <br> 105  |
| Definitions: | $\begin{aligned} & (r R: 11) \geqslant 5: \\ & \text { fetch: } \end{aligned}$ |
| $\pm$ if $\pm$ is odd, B - register addressmodification will occur; otherwise, there will be no such modification. | $\begin{aligned} & \text { executes } \frac{70}{160} \\ & \text { total: } \end{aligned}$ |
| 1ii1: not relevant to the execution of this instruction. |  |
| Op: operation code. |  |

Description of operation:
Summary:
If (rR:Il) < 5, clear rR.
If (rR: 11 ) $\geq 5,|(r A)|$ is increased by +0000000001 . Then $r R$ is cleared.

Flow chart:


Exceptional conditions: NONE.

## Remarks:

1. The execution of this instruction can csuse arithmetic overflow, in which case the OVERFLOW Indicator is set to "on".
2. Although the address field is not relevant to the execution of this instruction, B-register address-modification will occur if it is specified. No non-existent-address ALARM STOP can occur, however.

Register status:

| Regiater name | Contents after execution of RND. |
| :---: | :---: |
| $\begin{aligned} & \mathbf{A} \\ & \text { R } \end{aligned}$ | $(\mathrm{rA})_{b}$, Lounded cleared. |
| D | $\pm \pm 1,1,1,1] 1,6] 1,1,1$ |
| $\begin{aligned} & \text { B } \\ & \text { P } \end{aligned}$ | Unchanged $(r P)_{b}+1$ |
| c | 1 1 1 1 1 6 $B$ $1 i i 1$ |
| E | Cleared |



Operation code:
Abbreviations EXT
Time ( $\mu \mathrm{s}$ )

> fetchz 90 executez $\frac{145}{235}$ total: extractor.

Description of operation:
Summary:
Wherever the extractor - which is the contents of $B$ [aaaa] - has an even digit, the corresponding digit in rA is replaced by 0 ; wherever the extractor has an odd digit, the corresponding digit in rA is not altered.

## Flow chart:



Exceptional conditions:

1. Non-existent-address ALARM STOP.

Remark8:

Register status:

| Register name | Contents after execution of EXT. | Contents if non-existentaddress ALARM STOP occurs. |
| :---: | :---: | :---: |
| A R | See description of operation. Unchanged. | Unchanged. Unchanged. |
| D | (B[aaa]) | $\pm \pm 1, i, i$ |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged. $(r p)_{b}+1$ | Unchanged. $(r P)_{b}+1$ |
| c | $\begin{array}{\|lll\|ll\|l} \hline i & i & i & 1 & 1 & 7 \\ \hline & B & & {[\text { aaaa }} \\ \hline \end{array}$ | 1 1 1 1 1 7 $B$ <br>  araax      |
| E | B[aaaa] | B[aaaa] |

Operation code: ..... 18
Operation name: COMPARE FIELD A Abbreviation: ..... CFA
COMPARE FIELD R ..... CFR

Instruction format:
$\pm 1234567890$

| $\mathbf{s} L$ | $f$ | $v$ | $O p$ | $a, a_{1} a_{1} a$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

## Definitions:

$\pm 1$ if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.

8: partial-word designator:
$f=O_{2} s$ is not relevant.
f-1: 8 designates the position, within the word, of the loworder digit of each partialword operand.

L2 partial-word designator:
$\underline{f=0:} L$ is not relevant.
$f=1$ : L specifies the number of digits in each partialword operand.
f: fleld designator:
$f=0$ : entire words will be used as operands.
$f=1: \quad$ the contents of the partialword flelds defined by digits $s$ and $L$ will be used as operands.
v: variation designator:
$\mathbf{y}=0$ : COMPARE FIELD A will be executed.
$\mathrm{v}=1$ : COMPARE FIELD R will be executed.
Op: operation code.
aaaaz address of base of location of comparator.

Description of operation:

## Summary:

$\underline{v}=0$ : COMPARE FIELD A will be executed.
Compare the contents of the specified field in the A register with the corresponding field in B[aaaa]. According as the contents of the specified part of the A register are greater than, equal to, or less than, the corresponding part of R[aaa], set the COMPARISON Indicator to HIGH, EQUAL, or LOW.
$\mathrm{V}=1$ : COMPARE FIELD $R$ will be executed.
Except that the $R$ register is used, this variation is identical with the one specified by $v=0$.

## Flow chart:

See page II-18-4.

Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Field-overflow ALARM STOP.

## Remarks:

1. The COMPARE FIELD A variation will be executed if $v \neq 1$.
2. If $f$ is an even integer, this has the same effect as $f=0$; if $f$ is an odd integer, this has the same effect as $f=1$.

3a. If the sign-digit position of a word is not included in the fleld specified as operand, then the comparison may be considered to be made with respect to the absolute value of each operand. On the other hand,

3b. If the sign-digit position of a word is included in the field specified as operand, then the comparison is algebraic, in which case the contents of the sign-digit position are regarded as having the following order: $3<2<1<0<7<6<5<4<$ $8<9$. Hence, $39999999999<\ldots<30000000000<2999999$ $9999<\ldots<20000000000<19999999999<\ldots<1000000$ $0000<00000000000<\ldots<09999999999<70000000000<\ldots$ $<79999999999<60000000000<\ldots<69999999999<$ $50000000000<\ldots<59999999999<40000000000<\ldots<$ $49999999999<80000000000<\ldots<89999999999<$ $90000000000<\ldots<99999999999$.

Remarks (continued):
3c. One consequence of the ordering described above is that the sign digit must never be included in a comparison field if that field is alphanumeric; otherwise, the inverse of the natural alphabetic order will be determined.

3d. A second consequence of the ordering described above is that $+0000000000>-0000000000$.
4. The order relationships of the content of the sign-digit position were determined as follows: the principal requirement is that negative numbers shall precede positive numbers; hence, 10 . A second requirement-sorting-is that alphanumeric information shall precede numeric; hence, 210 . The remaining order relationships are just a by-product of the way in which the required ordering of 2,1 , and 0 is achieved.

The technique used is known as the "threes complement" method: the 1 -bit and the 2 -bit of the sign digit are complemented if, and only if, the 8 -digit is 0 . The results are displayed in the following table:

| Decimal <br> Digit in <br> Sign <br> Position | Binary <br> Represen- <br> tation | Threes <br> Comple- <br> mented | Decimal <br> Equivelent <br> ( order) |
| :---: | :---: | :---: | :---: |
| 3 | 0011 | 0000 | 0 |
| 2 | 0010 | 0001 | 1 |
| 1 | 0001 | 0010 | 2 |
| 0 | 0000 | 0011 | 3 |
| 7 | 0111 | 0100 | 4 |
| 6 | 0110 | 0101 | 5 |
| 5 | 0101 | 0110 | 6 |
| 4 | 100 | 0111 | 7 |
| 8 | 1001 | 1000 | 8 |
| 9 |  | 1001 | 9 |

## Description of operation:


*See NOTE top of page II-18-6.

NOTE: If $f=1$, as each digit of the partial-word difference is generated, $L$ (1.e., ( $\mathrm{rC}: 2 \mathrm{l}$ ) ) is counted down. If, at the start, $L>s+1, s \neq 0$, then at the end of the comparison (rC:21) will be different from zero, and field overflow will be detected.

## Hegister status:




* L-s-1
Operation code: ..... 19


## Operation name: ADD TO LOCATION

## Instruction format:

## $\pm 1234567890$

| $\pm$ | 1 | $i$ | $i$ |
| :--- | :--- | :--- | :--- |

## Definitions:

$\pm$ if $\pm$ is odd, Buregister addressmodification will occur; otherwise, there will be no such modification.
iiiis not relevant to the execution of this instruction.

Op: operation code.
aaaa: address of base of location of augend.

## Abbreviation: ADL

## Time ( $\mu \mathrm{s}$ ):

Unnecessary to decomplement sum:

$$
\text { fetch: } 90
$$ execute: 165 total: 255

Necessary to decomplement sums
fetch: 90
execute: 225
total: 315

Description of operation:
Summary:

$$
(r A)+(B[a a a]) \rightarrow B[a a a] .
$$

Flow chart:
$(\mathrm{B}$ [aaaa] $) \rightarrow \mathrm{rIB}$.


Exceptional conditions:

1. Non-existent-address ALARM STOP.

## Remarks:

1. The execution of this instruction can cause arithmetic overflow, in which case the OVERFLOW Indicator is set to "on".

Register status:

| Register name | Contents after execution of All. | Contents if non-existentaddress ALARM STOP occurs. |
| :---: | :---: | :---: |
| $\begin{aligned} & A \\ & \text { B } \end{aligned}$ | Unchanged.* <br> Unchanged. | $(r A z \pm 1)=0,(r A: 00)_{a}-(r A z O 0)_{b}$ <br> Unchanged. |
| D | $(r A)_{b}+(B[a a a] ~) . ~$ |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged. $(r \mathrm{P})_{b}+1$ | Unchanged. $(r P)_{b}+1$ |
| C |  | $\left.\begin{array}{\|lll\|l\|l\|l\|} \hline 1 & i & 1 & 1 & & 9 \end{array}\right] \text { [aaaa] } \begin{aligned} & \hline \end{aligned}$ |
| E | $B$ [aaaa] | B [aaad] |


|  | Operation code: 20 |
| :---: | :---: |
| Operation name: INCREASE B, BRANCH | Abbreviation: IBB |
| Instruction format: | Time ( $\mu \mathrm{s}$ ) |
| $\pm 1234567890$ | No branch: |
| $\pm$   <br> $n_{1} n_{1} n^{\prime}$ $O p$ $a_{1} a_{1} a_{1} a^{\prime}$ | $\begin{array}{lr} \text { fetch: } & 90 \\ \text { execute: } & \frac{35}{} \\ \text { total: } & 125 \end{array}$ |
| Definitions: |  |
| $\pm \quad$ if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no modification. | Branch: <br> $\begin{array}{lr}\text { fetch: } \\ \text { execute: } & 90 \\ \text { total: } & \frac{55}{145}\end{array}$ |
| nnnns modifier for the contents of the $B$ register. |  |
| Op: operation code. |  |
| aaaas address of base of location containing alternate instruction. |  |

## Description of operation:

Summary:
Increase ( $r$ B) by nnnn. If no overflow occurs, set (rP) = B [aaaa] (i.8., prepare to branch to location containing alternate instruction); if overflow occurs, control continues in sequence. Overflow of the $B$ register does not set the OVERFLOA Indicator on.

How chart:


Exceptional conditionst NONE

Remarks:

Register status:

| Register name | Contents after exacution of IBB. |
| :---: | :---: |
| $\begin{aligned} & \mathbf{A} \\ & \mathbf{R} \end{aligned}$ | Unchanged. |
| D |  |
| B | low-order digits of sum, $S=(r B)_{b}+n n n n$. |
| P | $\begin{aligned} & (r P)_{b}+1, \text { if } S>9999 \text { (overflow) } \\ & B[\text { aaaa], if } S \leq 9999 \text { (no overflow) } \end{aligned}$ |
| C | $\left.\begin{array}{\|ll\|l\|l\|l} \hline n & n_{1} & n & 2 & 0 \end{array}\right] \text { [aaaa] }$ |
| E | Cleared. |

## Examples:

$$
\text { 1. } \begin{array}{rlr}
(\mathrm{rP})_{b} & = & 0412 \\
(\mathrm{rB})_{b} & = & 9984 \\
(\mathrm{rC}) & =0001 & 20 \\
& 0396 \\
(\mathrm{rB})_{a} & = & 9985 \\
(\mathrm{rP})_{a} & = & 0396 \\
& & \\
(\mathrm{rP})_{b} & = & 0412 \\
(\mathrm{rB})_{b} & = & 9997 \\
(\mathrm{rC}) & =0005 & 20 \\
& 0396 \\
(\mathrm{rB})_{a} & = & 0002 \\
(\mathrm{rP})_{a} & = & 0413
\end{array}
$$

(Branch; no overflow)

|  | Operation code: 21 |
| :---: | :---: |
| Operation name: DECREASE B, BRANCH | Abbreviation: DBB |
| Instruction format: | Time ( $\mu \mathrm{s}$ ) : |
| $\pm 1234567890$ | No branch: |
|  | fetch: execute: total: $\quad \begin{aligned} 90 \\ 125\end{aligned}$ |
| Definitions: | Branch: <br> fotch: 90 |
| \#1 if $\pm$ is odd, B-register addressmodification will occur; otherwise there will be no such modification. |  |
| nnnn: modifier for the contents of the B register. |  |
| Op: operation code. |  |
| aaas address of base of location containing alternate instruction. |  |

Description of operation:
Summary:
Decrease ( rB ) by nnnn. If no underflow occurs set (rP) $=B$ [aaa] (i.e., prepare to branch to location containing alternate instruction); if underflow occurs, control continues in sequence.

Flow chart:


NOTE: When underfiow does occur, the complement of the algebraic difference $(r B)_{b}=(r C s h i 4)$, will appear in $r$.

Excoptional conditions: none.

## Remarks:

## Register status:

| Register name | Contents after execution of DBB. |
| :---: | :---: |
| $\underset{\mathbf{R}}{\mathbf{A}}$ | Unchanged. |
| D |  |
| B | $\begin{aligned} & \text { low-order digits of } D= \\ & \left\|(r B)_{b}\right\|-\|n n n n\| \end{aligned}$ |
| $P$ | $(r P)_{b}+1$, if underflow. <br> $B$ [aaal], if no underflow. |
| c | $\begin{array}{\|ll\|l\|l\|l\|} \hline \ln _{n} n & n & 2 & 1 & B \\ \hline \end{array}$ |
| E | Cleared |

## Examples:

$$
\text { 1. } \begin{array}{rlr}
(r P)_{b} & = & 0412 \\
(r B)_{b} & 0006 \\
(r \mathrm{C}) & =0002 & 20 \\
& 0396 \\
(r B)_{a} & = & 0004 \\
(r P)_{a} & = & 0396 \\
2 . & 0412 \\
(r P)_{b} & = & 0002 \\
(r B)_{b} & = & \\
(r C) & =0005 & 20 \\
& 0396 \\
(r B)_{a} & = & 9997 \\
(r P)_{a} & = & 0413
\end{array}
$$

(Branch; no underflow.)
(No branch; underflow.)
Operation code: ..... 22
Abbreviation: ..... FAD
FAA
Time ( $\mu s$ ) (continued):
Sum $=0:$
fetch: ..... 90
execute: 190
total: ..... $\overline{280}$
Sum $\neq 0$ :
no de-complement:
minimum:
fetch: ..... 90
execute: ..... 125
total: ..... $\overline{215}$
maximum:
fetch: ..... 90
execute: ..... 270
total: ..... 360
de-complement:
minimum:
fetch: ..... 90
execute: ..... 190
total: ..... 280
maximum:
fetch: ..... 90
execute: ..... 325
total: ..... 415
fetch: 90
execute: 235 total: $\overline{325}$

Maximum:
fetch: 90
execute: 320 total: 410

## Description of operation:

Summary:
Both variations treat the operands like floatingpoint numbers:

$$
\begin{array}{ll}
v=0: & (r A)+(B[\text { aaaa }]) \rightarrow r A . \\
v=1: & (r A)+\mid(B[\text { aaaa }]) \mid \rightarrow r A .
\end{array}
$$

Let $m$ be the number of digit positions through which the sum is shifted to obtain the sum in normalized form. If $m>n$, the Data Processor will halt at the end of the Execute Phase. $n=8,9$, or 0 (where 0 means 10) is meaningless and irrelevant.

Flow chart:
See page II-22-5.

## Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Normalization-limit ALARM STOP.

Remarks:

1. The FLOATING ADD variation will be selected for execution if $\mathrm{v} \neq 1$.
2. The execution of these instructions can cause arithmetic overflow, in which case the OVERFLOW Indicator will be turned on. Arithmetic overflow occurs when the machine-coded exponent exceeds 99.
3. If the result of a FAD or FAA instruction is zero, the A register--which will contain the sum--is cleared. Hence, a zero sum has the form +0000000000 , that is, $0 \times 10^{-50}$.
4. In adjusting the exponents so that addition can take place, low-order digits of one of the operands--the one whose exponent is smaller-are lost. Rounding does not occur; that is, the highest-order digit discarded is not examined to determine whether the low-order digit retained should be increased by 1.
5. During the normalization process the number of digit positions, m, through which the sum is to be shifted is determined. If $m>n, n \neq 8,9$, or 0 , where $n$ is the normalizing limiter, then $(\mathrm{rC}: 11)_{a}=10-(m-n) ;$ if $m=n,(r C: 11)_{a}=0$. If $n=8$, 9 , or $0,(r C: 11)_{a}=0$.

After normalization, if ( $r C: 11$ ) $\neq 0$, the Single Step Toggle (SST) will be turned on. Whenever SST is turned on, the Data Processor will stop at the end of the cycle--Fetch Phase or Execute Phase--and wait for a signal to resume (automatic) operation.

## Description of operation:

Flow chart:

Non-existentaddress ALARM STOP


Clear rA:22. Clear rD:22.

II-22-6

(B) II-22-7
(A)

II-22-6

Flow chart (continued):


Flow chart (continued):


## Flow chart (continued):



## Register status:




## Register status (continued):

| Register name | Contents if normalizationlimit ALARM STOP occurs. |
| :---: | :---: |
| A | Normalized sum Unchanged |
| R |  |
| D | 0 1 0 0 0 0 0 0 0 0 0 |
| B | Unchanged$(\mathrm{rP})_{\mathrm{b}}+1$ |
| P |  |
| C | * $\left.\begin{array}{ccc\|c\|cc\|c}i & i & \mathrm{l} & 2 & 2 & \mathrm{~B} & \text { a a a }\end{array}\right]$ |
| E | $B[$ aaaa ] |

Operation name: FLOATING SUBTRACT
FLOATING SUBTRACT ABSOLUTE
Instruction format:


## Definitions:

土: if $\pm$ is odd, B-register addressmodification will occur; otherwise there will be no such modification.
n: normalizing limiter.
ii: not relevant to the execution of these instructions.
v: variation designator:
$\underline{v=0}: \quad$ FLOATING SUBTRACT will be executed.
$\mathrm{v}=1:$ FLOATING SUBTRACT ABSOLUTE will be executed.

Op: operation code.
aaaa: address of base of location of subtrahend.

Time ( $\mu \mathrm{s}$ )
Underflow:
minimum:
fetch: 90
execute: 235
total: $\overline{325}$
maximum:
fetch: $\quad 90$
execute: 320
total: $\overline{410}$

Operation code: 23

Abbreviation: FSU
FSA
Time ( $\mu \mathrm{s}$ ) (continued):
Sum $=0$

| fetch: | 90 |
| :--- | ---: |
| execute: | 190 |
| total: | 280 |

Sum $\neq 0$ :
no de-complement:
minimum:
fetch: 90
execute: 125 total: $\overline{\mathbf{2 1 5}}$
maximum:
fetch: $\quad 90$
execute: 270
total: $\overline{360}$
de-complement:
minimum:
fetch: 90
execute: 190 total: $\overline{280}$
maximum:

$$
\text { fetch: } \quad 90
$$

execute: 325
total: 415

## Description of operation:

## Summary:

Both variations treat the operands like floating-point numbers:

$$
\begin{array}{ll}
v=0: & (r A)-(B[\text { aaaa }]) \rightarrow r A \\
v=1: & (r A)-\mid(B[\text { aaaa }]) \mid \rightarrow r A
\end{array}
$$

Let $m$ be the number of digit positions through which the difference is shifted to obtain the difference in normalized form. If $m>n$, the Data Processor will halt at the end of the Execute Phase. $n=8,9$, or 0 (where 0 means 10) is meaningless and irrelevant.

## Flow chart:

See page II-23-5.

## Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Normalization-limit ALARM STOP.

## Remarks:

1. The FLOATING SUBTRACT variation will be selected for execution if $\mathbf{v} \neq 1$.
2. The execution of these instructions can cause arithmetic overflow, in which case the OVERFLOW Indicator will be turned on. Arithmetic overflow occurs when the machine-coded exponent exceeds 99.
3. If the result of a FSU or FSA instruction is zero, the A register--which will contain the difference--is cleared. Hence, a zero difference has the form +0000000000 , that is, $0 \times 10^{-50}$.
4. In adjusting the exponents so that subtraction can take place, low-order digits of one of the operands--the one whose exponent is smaller--are lost. Rounding does not occur; that is, the highest-order digit lost is not examined to determine whether the low-order digit retained should be increased by 1.
5. During the normalization process the number of digit positions, $m$, through which the difference is to be shifted is determined. If $m>n, n \neq 8,9$, or 0 , where $n$ is the normalizing limiter, then (rC:11) ${ }_{a}=10-(m-n)$; if $m=n,(r C: 11) a$ $=0$. If $\mathrm{n}=8,9$, or $0,(\mathrm{rC}: 11)_{\mathrm{a}}=0$.

After normalization, if (rC:Il) $\neq 0$, the Single Step Toggle (SST) will be turned on. Whenever SST is turned on, the Data Processor will stop at the end of the cycle--Fetch Phase or Execute Phase--and wait for a signal to resume (automatic) operation.

## Description of operation:



Flow chart (continued):


Flow chart (continued):


Flow chart (continued) :


Register status:


| Register name | Contents if non-existentaddress ALARM STOP occurs. | Contents if OVERFLOW Indicator is on. |
| :---: | :---: | :---: |
| A R | Unchanged Unchanged | Unnormalized difference without exponent. Unchanged |
| D | $\pm$ $n$ $i$ $i$ $v$ 2 3 $a$ a a a | Cleared |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged $(r \mathrm{P})_{b}+1$ | Unchanged $(r \mathrm{P})_{\mathrm{b}}+1$ |
| C |  | n i i v 2 3 B aaa $]$ |
| E | B [aaaa] | B[aaaa] |

Register status (continued) :

| Register name | Contents if normalization limit ALARM STOP occurs. |
| :---: | :---: |
| A | Normalized difference Unchanged |
| R |  |
| D | 0 1,0 0 0 0 0 0 0 0 0 |
| B | Unchanged$(r \mathrm{P})_{\mathrm{b}}+1$ |
| P |  |
| C |  |
| E | B [aaaa] |



Operation code: 24
Abbreviation: FMU
Time ( $\mu \mathrm{s}$ ):
Product $=0:$

$$
\begin{array}{lr}
\text { fetch: } & 90 \\
\text { execute: } & \frac{85}{77} \\
\text { total: } & 17
\end{array}
$$

Overflow:

$$
\begin{array}{lr}
\text { fetch: } & 90 \\
\text { execute: } & 165 \\
\text { total: } & 255
\end{array}
$$

Underflow:
Minimum:

```
fetch: 90
```

execute: 165
total: $\overline{255}$

Maximum:

$$
\text { fetch: } \quad 90
$$

execute: 2825

## total: $\overline{2915}$

Product $\neq 0$ :
Average:

$$
\begin{array}{lr}
\text { fetch: } & 90 \\
\text { execute: } & 1475 \\
\text { total: } & 1565
\end{array}
$$

Maximum:
fetch: 90
execute: 2825
total: $\overline{2915}$

Description of operation:
Summary:
This instruction treats the operands like floating-point numbers:

The floating-point product, ( rA ) $\times(\mathrm{B}[$ aaaa]), is generated. The two-digit exponent and the eight high-order digits of the product's mantissa replace the contents of the A register. The seven or eight low-order digits of the product's mantissa are inserted in the high-order end of the $R$ register with the three or two low-order digit positions of the $R$ register set to zero. The sign of the product is inserted in the sign-digit position in both the $A$ and $R$ registers.

## Flow chart:

See page 1I-24-6.

## Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. "Spurious exponent overflow" can occur in case exponent arithmetic--which takes place before the mantissas are multiplied-yields 100 for the adjusted sum of the exponents of (rA) and (B[aaaa]): if the adjusted sum of these exponents is 100, the OVERFLOW Indicator is turned on, even though normalization of the product might yield a valid exponent, namely, 99, and the Execute phase is terminated.

For example, suppose $(r A)=07510000000=$ (aaaa); the instruction is 00000 FMU aaaa. The execution of this instruction should yield $(r A)=0991000$ 0000. Instead, the OVERFLOW Indicator is turned on.

Remarks:

1. Exponent overflow can occur, in which case the OVERFLOW Indicator is turned on.
2. Exponent underflow causes both the $A$ and $R$ registers to be cleared, but is not otherwise indicated.
3. In case the mantissa of either operand is not normalized-in which case at least one of (rA:31) and (rD:31) is 0--it is assumed that the product will be zero. The operation is terminated as soon as this condition is determined to exist--85 $\mu \mathrm{s}$ are re quired--with the $A$ and $R$ registers cleared.
4. In normalizing the product, the $A$ and $R$ registers are shifted together one or two places to the right (see flow chart). Hence, the $R$ register will contain either seven or eight low-order digits of the product's mantissa. It is not possible to predict which will be the case unless one knows the magnitudes of the multiplier and multiplicand.

Register status:

| Register name | Contents after execution of FMU. | Contents if non-existentaddress ALARM STOP occurs. |
| :---: | :---: | :---: |
| A | Exponent and eight highorder digits of product. | Unchanged |
| R | Low order digits of product as described. | Unchanged |
| D | (B[aaa])* | $\pm$ $i, i, i, ~$ 2,4 $a, a, a, a$ |
| B | Unchanged | Unchanged |
| P | $(\mathrm{rP})_{\mathrm{b}}+1$ | $(\mathrm{rP})_{\mathrm{b}}+1$ |
| C | i $i$ $i$ $i$ 2 4 $B$ aaaa] |  |
| E | B [aaaa] | B[aaaa] |
|  | However, $(r D: \pm 1)=0$; that is, the sign digit of the multiplicand may not be restored. |  |
|  |  |  |

Register status (continued) :

| Register name | Contents if (exponent) overflow occurs during exponent arithmetic. | Contents if (exponent) underflow occurs. |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{A} \\ & \mathrm{R} \end{aligned}$ | $\begin{aligned} & \text { Cleared } \\ & (r R: 23)=000 ;(r R: 08) \\ & =(r R: 08)_{b} . \end{aligned}$ | Cleared Cleared |
| D | $\begin{aligned} & (r D: \pm 1)=0 ;(r D: 88)_{a}= \\ & (r D: 08)_{b} ;(r D: 02)=00 \end{aligned}$ | $\begin{aligned} & (r D: 23)=000 ;(r D: 86)_{a} \\ & =(r D: 06)_{b} ;(r D: 02)=00 \end{aligned}$ |
| B | Unchanged | Unchanged |
| P | $(\mathrm{rP})_{\mathrm{b}}+1$ | $(\mathrm{rP})_{\mathrm{b}}+1$ |
| C | $i$ $i$ $i$ $i$ 2 4 $B$ aaaa <br>   1      | $\begin{array}{lllllll}  & i & i & i & 2 & 4 & B \\ \hline & \text { aaaa }] \\ \hline \end{array}$ |
| E | B ${ }^{\text {aaaa] }}$ | B[aaaa] |

## Description of operation:

Flow chart:


Flow chart (continued):


Flow chart (continued):

| BI I -24-7 |  |  |
| :---: | :---: | :---: |
| $(r A: 11) \neq 0$ | $\begin{array}{c\|c} (r A: 11)=0 & (r A: 11)=0 \\ \text { and } \\ (A x) \neq 00 & (A x)=00 \end{array}$ |  |
| Normalize product: shift (rA, rR) two places to the right. <br> Set (rA:12) $=00$. | Normalize product: shift (rA, rR) one place to the right. <br> Set $(r A: \pm 1)=0$. <br> (Ax) - $1 \rightarrow \mathrm{Ax}$ | Clear rA. Clear rR. (underflow) <br> Clear result sign-indicator . |
|  | $(A x) \rightarrow r A: 22$ <br> $(D x) \rightarrow r D: 22$ <br> Set (rA: $\pm 1$ )/l and (rR: $\pm 1$ )/1 to result sign-indicator. <br> Operation complete |  |

Operation code: ..... 25

Operation name: FLOATING DIVIDE
Instruction format:
$\pm 1234567890$


## Definitions:

$\pm$ if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.
iiiis not relevant to the execution of this instruction.

Opi operation code.
aaaa: address of base of location of divisor.

Abbreviation: FDV
Time ( $\mu \mathrm{s}$ ) :
Quotient or divisor $=0$ :
fetch: 90
execute: 85 total $\overline{175}$

Underflow:

| fetch: | 90 |
| :--- | ---: |
| execute: | $\frac{170}{260}$ |
| total: |  |

Overflow:
Minimum:
fetch: 90
execute: 170
total: $\overline{260}$
Maximum:
fetch: 90
execute: 6685 total: 6775

Quotient $\neq 0$.
Average:
fetch: 90
execute: 3985 total: 4075

Maximum:
fetch: 90
execute: 6685 total: 6775

## Description of operation:

Summary:
This instruction treats the operands like floating-point numbers:

Dividend: Exponent is (rA:22); high-order digits of mantissa are (rA:08), low-order digits of mantissa are (rR:88).

Divisor: (B[aaaa]).
Quotient: exponent is (rA:22); high-order digits of mantissa are (rA:08); low-order digit(s) of mantissa is (are) (rR:11) [(rR:22)].

Remainder: the low-order digit positions of the $R$ register.

Flow chart:
See page II-25-6.
Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. "Spurious exponent underflow" can occur in case exponent arithmetic--which takes place before the mantissas are divided-yields the equivalent of -01 for the adjusted difference of the exponents of (rA) and (B[aaaa]): if the adjusted difference of these exponents is -01 , the $A$ and $R$ registers are cleared, and the Execute Phase is terminated, even though normalization of the quotient might yield a valid exponent, namely, 00.

For example, suppose $(r A)=00010000000$ and (aaaa) $=$ 05110000000 ; the instruction is 00000 FDV aaaa. The execution of this instruction should yield $(r A)=00010000000$ (since the divisor is unity). Instead, the $A$ and $R$ registers are cleared.

## Remarks:

1. Exponent overflow can occur, in which case the OVERFLOW Indicator is turned on.
2. Exponent underflow causes both the $A$ and $R$ registers to be cleared, but is not otherwise indicated.
3. In case the mantissa of the dividend is not normalized-in which case (rA:31) = 0--but the mantissa of the divisor is normalized--in which case (rD:31) $\neq 0$--it is assumed that the quotient will be zero. The operation is terminated as soon as this condition is determined to exist--85 $\mu \mathrm{s}$ are required--with the $A$ and $R$ registers cleared.
4. In case the divisor is not normalized--in which case (rD:31) = 0--it is assumed that the divisor is zero: the operation is terminated as soon as this condition is determined to exist-$85 \mu \mathrm{~s}$ are required--with the OVERFLOW Indicator turned on.

## Register status:

| Register name | Contents after execution of FDV. | Contents after non-existentaddress ALARM STOP. |
| :---: | :---: | :---: |
| A | Quotient | Unchanged |
| R | "Remainder" | Unchanged |
| D | $\begin{aligned} & (r D: 23)=000 ;(r D: 08) \\ & =(B[\text { aaaa }]: 08) \end{aligned}$ | $\pm$ $i$ $i$ $i$ $i$ 2 5 $a$ $a$ $a$ |
| $\begin{aligned} & \mathrm{B} \\ & \mathbf{p} \end{aligned}$ | Unchanged $(r \mathrm{P})_{\mathrm{b}}+1$ | Unchanged $(r P)_{b}+1$ |
| C |  | $i$ $i$ $i$ $i$ 2 5 $B$ <br>  aaaa]      |
| E | B [aaaa] | B[aaa] |

Register status (continued) :

| Register name | Contents if underflow occurs after exponent arithmetic. | $\begin{aligned} & \text { Contents if dividend }=0, \\ & \text { divisor } \neq 0 . \end{aligned}$ |
| :---: | :---: | :---: |
| A | Cleared | Cleared |
| R | Unchanged | Unchanged |
| D | $\begin{aligned} & (\mathrm{rD}: 23)=000 \\ & (\mathrm{rD}: 08)=(\mathrm{B}[\text { aaaa }]: 08) \end{aligned}$ | (B[aaaa]) |
| B | Unchanged ${ }^{\text {a }}$ (aaa].08) | Unchanged |
| $\mathbf{P}$ | $(\mathrm{rP})_{\mathrm{b}}+1$ | $(\mathrm{rP})_{\mathrm{b}}+1$ |
| C |  | $\left[\begin{array}{llll\|ll\|l}\text { i } & i & i & i & 2 & 5 & B \\ \hline\end{array}\right.$ |
| E | B[aaaa] | B[aaaa] |
| Register name | Contents if divisor $=0$. |  |
| A | $\begin{aligned} & (r A: \pm 1)=0 \\ & (r A: 00)_{a}=(r A: 00)_{b} \end{aligned}$ |  |
| R | Unchanged |  |
| D | B [aaaa] |  |
| B | Unchanged |  |
| P | $(\mathrm{PP})_{b}+1$ |  |
| C | $\begin{array}{llllllll} i & i & i & i & 2 & 5 & B & \text { aaaa }] \\ \hline \end{array}$ |  |
| E | B[aaaa] |  |

Description of operation:
Flow chart:



Flow chart (continued) :

$$
\begin{aligned}
& \text { A) } \\
& (\mathrm{Ax})+50-(\mathrm{Dx}) \rightarrow \mathrm{Ax}
\end{aligned}
$$



Normalize quotient: shift (rA, rR) one place to the right.**

$(A x)+1 \rightarrow A x$
Normalize quotient: shift (rA, rR) two places to the right.***

$(A x) \rightarrow r A: 22$
$(\mathrm{Dx}) \rightarrow \mathrm{rD}: 22$
Set (rA: $\pm 1$ )/1 to
result sign-indicator.

Operation complete
*Exponent adjustment is made at the end of the operation if required.
**hen (rR:11) is the low-order digit of the quotient.
*** Then (rR:22) are the two low-order digits of the quotient.

Operation name: INCREASE FIELD LOCATION

## Instruction format:



## Definitions:

$\pm 1$ if $\pm$ is odd, B-register address modification will occur; otherwise, there will be no such modification.

88 partial-word designator:
$s$ designates the position, within the word, of the low-order digit of the partial-word operand.

L: partial-word designator:
L specifies the number of digits in the partial-word operand.
nn: modifier for the partial-word operand.

Op: operation code.
maaz address of base of location of partial-word addend.

## Abbreviation: <br> IFL

Time ( $\mu \mathrm{s}$ ):
fetch: ..... 90
execute: 160
250

Description of operation:
Summary:
Increase (B[aaaz]: sL) by nn. If overflow occurs, set the OVERFLOW Indicator to "on".

Fow chart:


Notes as each digit of the partial-word sum is generated, L (i.e., (rCi21)) is counted down. If, at the start, $L>s+1, s \neq 0$, then at the end of the addition (rC:21) will be different from zero, and fleld overilow will be detected. See Example 6, page II-26-6.

## Exceptional conditions:

1. Non-cxistent-address ALARM STOP.
2. Field-overf low AIARM STOP.

## Remarks:

1. If the sign-digit position of (B[aaaa]) is included in the partial-word field specified by sL, it does not have sign significance: the signmdigit position has numeric significance. See Examples 4,5, and 6, page II-26-6.

## Register status:

| Register name | Contents after execution of IFL، | Contents if non-existentaddress ALARM STOP occurs. |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathbf{A} \\ & \mathbf{R} \end{aligned}$ | Unchanged " | Unchanged |
| D | (B[aaa] ) ${ }_{\text {a }}$ |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged $(r P)_{b}+1$ | Unchanged $(r P)_{b}+1$ |
| C |  |  |
| E | B[aaa] | B [aaa] |


| Register name | Contents if fieldoverf 1ow ALARM STOP occurs. |
| :---: | :---: |
| $\begin{aligned} & A \\ & R \end{aligned}$ | Unchanged " |
| $\begin{aligned} & \mathbf{D} \\ & \text { B } \\ & \mathbf{P} \end{aligned}$ | ( $B$ [aaaa]) ${ }_{b}$, as modified. Unchanged $(r P)_{b}+1$ |
| C | $0 *$ $n$ $n$ 2 6 [aaaa |
| B | B [aaa] |

## Examples:

$$
\text { 1. } \begin{aligned}
(\mathrm{rC}) & =0202260396 \\
(0396)_{b} & =+0000000012 \\
(\mathrm{rD})_{a}=(0396)_{a} & =+0000000014
\end{aligned}
$$

$$
\text { 2. }(x C)=6314260416
$$

$$
(0416)_{\mathrm{b}} \quad=-2973439216
$$

$$
(r D)_{a}=(0416)_{a}=-2973579216
$$

3. ( rC ) $=6220260534$
$(0534)_{b}=+0002 \underline{90} 2400$
$(\mathrm{rD})_{\mathrm{a}}=(0534)_{\mathrm{a}}=+0002102400$
OVERFLOW Indicator is set "on".
4. (rC) $=3412260600$
$(0600)_{b} \quad=12490009000$
$(r D)_{a}=(0600)_{a}=12610009000$
5. $(\mathrm{rC})=1232260657$
$(0657)_{h} \quad=\underline{9} 5236478888$
$(z D)_{a}=(0657)_{a}=\underline{2} 7236478888$
OVERFLOW Indicator is set "on".
6. ( IC ) $=2530260900$
$(0900)_{\mathrm{b}} \quad=08429905432$
$(r D)_{a} \quad=11429905432$
Hield-overflow ALARM STOP.
$(\mathrm{rC})_{\mathrm{a}} \quad=0230260900$

Examples (continued):

```
7. (rC) = 0104 260963
    (0963)
    (rD)a=(0963)a=-1123 870007
8. (rC) = 6122 26 2440
    (2440)
    (rD)a}=(2440)a=+000083 000
9. (rC) = 4115 26 4000
    (4000)}\mp@subsup{)}{\textrm{b}}{}=-112599999
    (rD)a=(4000)a=-1120}99999
        OVERFLOW Indicator is set "on'.
```

Operation name: DECREASE FIEID LOCATION
Instruction format:


## Definitions:

$\pm i \quad$ if $\pm$ is odd, Bmegister addressm modification will occur; otherwise, there will be no such modification.
s: partial-word designator:
s designates the position, within the word, of the low-order digit of the partial-word operand.
L. partial word designator:

L specifies the number of digits
in the partial word operand.
nn: modifier for the partial-word operand.

Op: operation code.
aaaas address of base of location of partialword minuend.

Operation code:
27

## Abbreviation: DFL

Time ( $\mu \mathrm{s}$ ):
fetch: 90
execute: 160
tota1: $\quad \overline{250}$

Description of operation:

## Summary:

Decrease (B[aaaa]: sh) by $n n$. If underflow occurs, set the REPEAT Indicator to "off"; if not, set the REPEAT Indicator to "on".

## Flam chart:



* See NOTE, top of page II-27-4.

NOTB: as each digit of the partialmord difference is generated, $L$ (i.e., (rCi21)) is counted down. If, at the $s t a r t, L>s+1, s \neq 0$, then at the end of the subtraction ( $r C: 21$ ) will be different from zero, and field overflow will be detected. See Examples 6, page II-27-6.

## Exceptional conditions:

1. Non-existentwaddress ALARM STOP.
2. Fieldmoverf1ow ALARM STOP.

## Remarks:

1. If the sign-digit position of (B [aaa]) is included in the partialword field specified by sL, it does not have sign significance: the signo digit position has numeric significance. See Examples 5 and 6, page II-27-6.
2. It is not necessary to follow this instruction immediately with a BRANCH, REPEAT instruction. See page II-32-2.

## Register status:

| Register name | Contents after execution of DFL. | Contents if non-existentaddress ALARM STOP occurs. |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{A} \\ & \mathrm{R} \end{aligned}$ | Unchanged Unchanged | Unchanged Unchanged |
| D | (B[aaaj] ${ }_{\text {a }}$ |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged $(r P)_{b}+1$ | Unchanged $(r P)_{b}+1$ |
| C |  | s L n n 2 7 B aaaa] |
| 8 | B [aaa] | B [aaab] |


| Register name | Contents if fieldoverf low ALARM STOP occurs. |
| :---: | :---: |
| A | Unchanged |
| R | Unchanged |
| D | (B[aaa]) ${ }_{\text {b }}$, as modified |
| B | Unchanged |
| $p$ | $(\mathrm{rP})_{\mathrm{b}}+1$ |
| C |  |
| E | B [aaa] |
|  | * L-S-1 |

## Examples:

```
1. (rC) = 0202 270396
    (0396)
    (rD)}\mp@subsup{)}{a}{}=(0396)\mp@subsup{)}{a}{}=+000000001
        REPEAT Indicator is set "on".
2. (rC) = 6314 270416
    (0416)
    (rD)}\mp@subsup{)}{a}{}=(0416\mp@subsup{)}{a}{}=-297329921
    REPEAT Indicator is set "on".
3. (rC) = 6220270534
    (0534)
    (rD)
    REPEAT Indicator is set "off".
```

4. (rC) $=3412270600$
$(0600)_{b}=12490009000$
$(r D)_{a}=(0600)_{a}=12370009000$
REPEAT Indicator is set "on".
5. (rC) $=1232270657$
$(0657)_{b} \quad=05236478888$
$(r D)_{a}=(0657)_{a}=73236478888$
REPEAT Indicator is set "off".
```
Examples (continued):
6. (rC) = 253027 0900
    (0900)}\mp@subsup{)}{\textrm{b}}{}=0842990543
    (rD) = 0 5429 90 5432
REPEAT Indicator is set "on".
Field-overflow ALARM STOP.
(rC)a}=0023027090
```

Operation code: ..... 28
Operation name: DECREASE FIELD LOCATION, LOAD B Abbreviation: DLB
Instruction format:
Time ( $\mu \mathrm{s}$ ):
$\pm 1234567890$

fetch: ..... 90
execute: ..... 160
total: ..... 250

## Definitions:

$\pm 2 \quad$ if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.
si partial-word designator:
s designates the location, within the word, of the low-order digit of the partial-word operand.
L: partial-word designator:
L specifies the number of digits in the partial-word operand.
nn: modifier for the partial-word operand.
Op: operation code.
aaaa: address of base of location of partialword operand.

## Description of operation:

Summary:
Execute DFL, and, in addition, load $r B$ with the modified partial-word field. That is, decrease (B[aaaa]:sL) by nn. If underflow occurs, set the REPEAT Indicator to "off"; if not, set the REPEAT Indicator to "on". Then load $r B$ with the modified partial-word field.

## Flow chart:

See page II-28-4.

Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Field-overf low ALARM STOP.

## Remarks:

1. If the sign-digit position of (B[aaa]) is included in the partialword field specified by SL, it does not have sign significance: the signdigit position has numeric significance. See Examples 5 and 6, page II-27-6.
2. The Examples for DFL will suffice to explain a large part of DLB. The reader is referred to page II-27-6. Light is shed on the mechanism of the "load $B$ " part of the operation by the Examples on page II-28-6.

## Description of operation:

## Flow chart:



* If $L<4$, the $L$ high-order digits of (rD:sL) - nn replace the $L$ highorder digits of rB ; if $\mathrm{L}<4$, the four high-order digits of (rDisL) - nn replace all of rB .
** See Note at top of next page.

NOTE: As each digit of the partial-word difference is generated, L (i.e., ( $\mathrm{rC}: 21$ ) ) is counted down. If, at the start, $L>s+1, s \neq 0$, then at the end of the subtraction (rC:21) will be different from zero, and field overflow will be detected. See Examples 5 and 6, pages II-28-7.

## Register status:

| Register name | Contents after execution of DLB. | Contents if non-existentaddress ALARM STOP occurs. |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{A} \\ & \mathrm{R} \end{aligned}$ | Unchanged | Unchanged |
| D | ( B [aaa] $)$ | 5 |
| B | See description of operation. $(r P)_{b}+1$ | Unchanged $(r P)_{b}+1$ |
| C |  | $\begin{array}{\|l\|l\|l\|l\|l\|} \hline \mathrm{S} \mathrm{~L} & \mathrm{n} & \mathrm{n} & 2 & 8 \\ \mathrm{~B} & \text { aaaaa } \\ \hline \end{array}$ |
| E | B[aaa] | B[aaat] |


| Register name | Contents if fieldoverf low ALARM STOP occurs. |
| :---: | :---: |
| A | Unchanged |
| R | Unchanged |
| D | ( $B[a a a])_{b}$, as modified. |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | See description of operation. $(r P)_{b}+1$ |
| C |  |
| B | B [aaa] |

[^0]
## Examples:

NOTE: See also Bxamples, page II-27-6, which elucidate DFL.

| 1. | $=0402280496$ |  |
| ---: | :--- | ---: |
| $(\mathrm{IC})$ | $=+122349 \underline{0148}$ |  |
| $(\mathrm{ID})_{a}=(0496)_{a}$ | $=+122349 \underline{0146}$ |  |
| $(\mathrm{rB})_{a}$ | $=$ | $\underline{0146}$ |

REPEAT Indicator is set "on."

2. | $(\mathrm{IC})$ | $=8205280516$ |
| ---: | :--- | ---: |
| $(0516)_{b}$ | $=-394625 \underline{2014}$ |
| $(\mathrm{ID})_{a}=(0516)_{a}$ | $=-394625 \underline{1514}$ |
| $(\mathrm{IB})_{a}$ | $\underline{1500}$ |

REPEAT Indicator is set "on."

3. | $(\mathrm{rC})$ | $=3310280634$ |
| ---: | :--- |
| $(0634)_{b}$ | $=+\underline{0050402222}$ |
| $(\mathrm{rD})_{a}-(0634)_{a}$ | $=+\underline{9950402222}$ |
| $(\mathrm{rB})_{2}$ | $=\underline{9950}$ |

REPEAT Indicator is set "off."

4. | $(\mathrm{IC})$ | $=6650280700$ |
| ---: | :--- |
| $(0700)_{b}$ | $=-1255009753$ |
| $(\mathrm{ID})_{a}-(0700)_{a}$ | $=-1254509753$ |
| $(\mathrm{IB})_{a}$ | $=1254$ |

REPEAT Indicator is set "on."

Examples (continued):

5. | $\left.(\mathrm{rC})^{(0790}\right)_{b}$ | $=2420280790$ |
| ---: | :--- |
| $(\mathrm{rD})_{a}$ | $=13540442345$ |
| $(\mathrm{rB})_{a}$ | $=11540442345$ |
|  | $=1150$ |

REPEAT Indicator is set "on". Field-overflow ALARM STOP.

6. | $(\mathrm{rC})^{(2040)_{b}}$ | $=1310282040$ |
| ---: | :--- |
| $(\mathrm{rD})_{\mathrm{a}}$ | $=\underline{0} 5998740000$ |
| $(\mathrm{rB})_{a}$ | $=\underline{95998740000}$ |

REPEAT Indicator is set "off". Field-overflow ALARM STOP.

## Operation code: <br> 29

Operation name: RECORD TRANSFER
Instruction format:
$\pm 1234567890$

| $\pm$ | $i$ | $n_{1} n$ | $i$ | $0_{1} p$ | $a_{1} a_{1} a_{1} a$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

Abbreviation: RTF
Time ( $\mu \mathrm{s}$ ):
fetch: 90
execute: $50+60 \mathrm{nn}$
total: $140+60 n n$

## Definitions:

```
\pm% if \pm is odd, Bmregister address-
    modification will occur; otherwise,
    there will be no such modification.
i. not relevant to the execution of
        this instruction.
nn: specifies the number of words to
    be relocated: if nn = 00, 100
    words will be relocated.
Op: operation code.
aaaa: address of base of location of
        first word to be relocated.
```

Description of operation:

## Summary:

Relocate the contents of $n n$ consecutively-addressed locations, beginning with the one whose address is B[aaaa]. Transfer the specified words, in succession, and one at a time, to the nn consecutively-addressed locations, beginning with the one whose address is in the B register.


1. Non-existent-address ALARM STOP.

## Remarks:

1. After the execution of a RECORD TRANSFER operation, the $B$ register will contain the sum of the address of the last location filled plus 1 , that is, the address of "the next location to be filled."

## Register status:

| Register name | Contents after execution of RTF. | Contents after non-existentaddress ALARM STOP. |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathbf{A} \\ & \mathbf{R} \end{aligned}$ | Unchanged " | Unchanged " |
| D |  | $\begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline \pm & i & n_{1} & n & i & 2,9 \\ \hline & a_{1} a_{1} a_{1} & \\ \hline \end{array}$ |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | $\begin{aligned} & (\mathrm{rB})_{\mathrm{b}}+\mathrm{nn}{ }^{\star} \\ & (\mathrm{rP})_{\mathrm{b}}+1 \end{aligned}$ | $\begin{aligned} & \text { Indeterminate } \\ & (r \mathrm{P})_{\mathrm{b}}+1 \end{aligned}$ |
| C | $\begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline \mathrm{i} & 0 & 0 & \mathrm{i} & 2 & 9 \\ \hline \mathrm{~B} & {[\text { aaaa }]+\mathrm{nn} *} \\ \hline \end{array}$ | Indeterminate*** |
| E | $\begin{aligned} & (\mathrm{rB})_{b}+n n-1^{*} \\ & \text { Note: if } \mathrm{nn}=00 \\ & \quad(\mathrm{rB})_{\mathrm{b}}+\mathrm{nn}=(\mathrm{rB})_{\mathrm{b}}+100 \\ & (\mathrm{rB})_{b}+\mathrm{nn}-1=(\mathrm{rB})_{\mathrm{b}}+99 \end{aligned}$ | Indeterminate*** <br> ***See description of operation |
|  | ${ }^{\text {** }} \mathrm{B}[$ aaaa $]+\mathrm{nn}=\mathrm{B}[$ aaaa $]+100$ |  |

Operation code: ..... 00
Operation name: HALT
Instruction format:

| $\pm$ | 2 | 3 | 4 | 5 | 6 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Abbreviation: ..... HLT
Time ( $\mu \mathrm{s}$ ):
fetch: ..... 90
execute: ..... 10
100
Definitions:
$\pm 1 \quad$ if $\pm$ is odd, B-register address modification will occur; otherwise, there will be no such modification.
iiii: not relevant to the executionof this instruction.
Op: operation code.

## Description of operation:

## Summary:

The computer stops, ready to fetch the next instruction in sequence. The RUN indicatormingt is off.

Flow chart:


Clear. rE, rIB.

Turn off RUN indicator-1ight.
Stop computer operation.
Operation complete.

Exceptional conditions: NONE.

## Remarks:

1. Although the address field is not used for addressing purposes, B-register addressmodification will occur if it is specified. No non-existent-address ALARM STOP can occur, however.
2. If the computer senses an unassigned operation code at the beginning of the Execute Phase, an ALARM STOP will occurs the computer will stop with the COMPUTER PROGRAM alarm-indicator light on.

## Register status:

| Register name | Contents after execution of HALT. |
| :---: | :---: |
| $\begin{aligned} & \mathrm{A} \\ & \mathrm{R} \end{aligned}$ | Unchanged |
| D | $\pm$$1, i$ 0 0 $i$ $i$ |
| B $\mathbf{P}$ | Unchanged $(\mathrm{rP})_{\mathrm{b}}+1$ |
| C |  |
| E | Cleared |

Operation code: ..... 01

Operation name: NO OPERATION

Instruction format:

$$
\begin{aligned}
& \pm 123445667890 \\
& \pm \\
& \pm i, i, \\
& \hline
\end{aligned}
$$

Abbreviation: NOP

## Time $(\mu s)$ :

fetch: 90
execute: 10
total: 100

## Definitions:

> if $\pm$ is odd, B-register addressm modification will occur; otherwise, there will be no such modification.
ilii: not relevant to the execution
of this instruction.
Op: operation code.

| Operation name: BRANCH, UNCONDITIONALLY | Operation code: | 30 |
| :---: | :---: | :---: |
|  | Abbreviation: | BUN |
| Instruction format: |  |  |
| $\pm 1234567890$ | Time ( $\mu \mathrm{s}$ ) : |  |
|  | fetch: 90 |  |
|  | execute: 35 |  |
| Definitions: |  |  |
| $\pm: \quad$ if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification. |  |  |
| iiii: not relevant to the execution of this instruction. |  |  |
| Op: operation code. |  |  |
| aaaa: $\begin{aligned} & \text { address of base of location of } \\ & \text { next instruction. }\end{aligned}$ |  |  |

## Description of operation:

## Summary:

Transfer control to location $B$ [aaaa], i.e., prepare to take the next instruction from $B[a a a]$.

## Flow chart:



Exceptional conditions: NONE.

## Remarks:

## Registar status:

| Register name | Contents after execution of BUN |
| :---: | :---: |
| $\begin{aligned} & A \\ & R \end{aligned}$ | Unchanged |
| D | $\pm 1,1,1,1\|3,0\| a, a, a, a$ |
| $\begin{aligned} & \mathrm{B} \\ & \mathrm{P} \end{aligned}$ | Unchanged $B$ [aaa] |
| c | 1 1 1 1 3 0 $B$ <br>  araa      |
| E | Cleared |


|  | Operation code: | 31 |
| :---: | :---: | :---: |
| Operation name: BRANCH, OVERFLOW | Abbreviation: | BOF |
| Instruction format: | Time ( $\mu \mathrm{s}$ ) : |  |
| $\pm 1234567890$ | No branch: |  |
| $\pm 1,1,1,1,0 p a, a, a$ | $\begin{array}{lr}\text { fetch: } & 90 \\ \text { execute: } & \mathbf{1 5} \\ \text { total: } & \mathbf{1 0 5}\end{array}$ |  |
| Definitions: | Branch: |  |
| $\pm 2$ if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification. | $\begin{array}{lr} \text { fatch: } & 90 \\ \text { execute: } & \frac{35}{125} \\ \text { total: } & 125 \end{array}$ |  |
| 1111: not relevant to the execution of this instruction. |  |  |
| Op: operation code. |  |  |
| aaaa: addrass of base of location of alternate instruction. |  |  |

Description of operation:
Summary:
If the OVERFLOW Indicator is "on", transfer control to location $B[a a a]$, i.e., prepare to take the next instruction from $B[a a a a]$. If the OVERFLOW Indicator is "off", control continues in sequence.

## Flow chart:



Exceptional conditions: NONE.

Remarks:

1. The OVERFLOW Indicator may be set "on" by the following operations.

|  |  |  |  |
| :---: | :--- | :---: | :--- |
| Code | Name | Code | Name |
| 08 | KEYBOARD ADD | 22 | FLOATING ADD |
| 12 | ADD | 22 | FLOATING ADD ABSOLUTE |
| 12 | ADD ABSOLUTE | 23 | FLOATING SUBTRACT |
| 13 | SUBTRACT | 23 | FLOATING SUBTRACT ABSOLUTE |
| 13 | SUBTRACT ABSOLUTE | 24 | FLOATING MULTIPLY |
| 15 | DIVIDE | 25 | FLOATING DIVIDE |
| 16 | ROUND | 26 | INCREASE FIELD LOCATION |
| 19 | ADD TO LOCATION |  |  |

## Register status:

| Register name | Contents after execution of BOF. |
| :---: | :---: |
| $\begin{aligned} & \mathbf{A} \\ & \mathbf{R} \end{aligned}$ | Unchanged |
| D | 1,1, 3 1 $a_{1}$ $a$ |
| $\begin{aligned} & B \\ & P \end{aligned}$ | Unchanged <br> B[aaaa], if OVERFLOW Indicator "on." <br> $(r P)_{b}+1$, if OVERFLOW Indicator "off. |
| c |  |
| E | Clsared |

Operation code: ..... 32
Operation name: BRANCH, REPEAT
Instruction format:
$\pm 1234567890$
$\pm i i_{i} i \quad 0 p$ a a a a
Definitions:
$\pm$ : if $\pm$ is odd, B-register address -modification will occur; otherwisethere will be no such modification.
iiii: not relevant to the execution of this instruction.
Op: operation code.
aaaa: address of base of location of

aaa. address of base of location ofalternate instruction. alternate instruction.
Abbreviation: ..... BRP
Time ( $\mu \mathrm{s}$ ):
No branch:
fetch: ..... 90
execute ..... 15
total: ..... 105
Branch:
fetch: ..... 90
execute: ..... 35
total: ..... 125

## Description of operation:

## Summary:

If the REPEAT Indicator is "on", transfer control to location $B[a a a a]$, i.e., prepare to take the next instruction from $B[a a a a]$. If the REPEAT Indicator is "off", control continues in sequence.

## Elow chart:



Exceptional conditions: NONE

Remarks:

1. The state of the REPEAT Indicator is not disturbed by the execution of a BRANCH, REPEAT instruction.
2. The REPEAT Indicator may be set "on" by the following operations:

| Code | Name |
| :---: | :--- |
| 27 | DECREASE FIELD LOCATION |
| 28 | DECREASE FIELD LOCATION, LOAD B |

## Register status:

| Register name | Contents after execution of BRP. |
| :---: | :---: |
| $\begin{aligned} & \mathrm{A} \\ & \mathrm{R} \end{aligned}$ | Unchanged " |
| D |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged <br> B[aaaa], if REPEAT Indicator "on". <br> $(r P)_{b}+1$, if REPEAT Indicator "off". |
| C | $\left[\begin{array}{lll\|l\|l\|l} \hline i & 1 & 1 & i & 3 & 2 \\ \hline & B[a a a a] \\ \hline \end{array}\right.$ |
| E | Cleared |


|  | Operation code: 33 |
| :---: | :---: |
| Operation name: BRANCH, SIGN A | Abbreviation: BSA |
| Instruction format: | Time ( $\mu \mathrm{s}$ ) : |
| $\pm 1234567890$ | No branch: |
|  | fetch: 90 <br> execute: 80 |
| Definitions: | ot |
|  | Branch: |
| $\pm$ : if $\pm$ is odd, $\mathrm{B}-$ register addressm modification will occur; otherwise, | fetch: 90 |
| there will be no such modification. | execute: 100 |
|  | total: $\overline{190}$ |
| iii: not relevant to the execution of this instruction. |  |
| n : comparison digit. |  |
| Op: operation code. |  |
| aaaa: address of base of location of alternate instruction. |  |

## Description of operation:

Summary:
If (rA: $\pm 1$ ) $=n$, transfer control to location $B[$ aaaa], i.e., prepare to take the next instruction from $B[a a a a]$. If (rA: $\pm 1$ ) $\neq n$, control continues in sequence.

## Flow chart:



Exceptional conditions: NONE.

Remarks:

Register status:

| Register name | Contents after execution of BSA. |
| :---: | :---: |
| $\begin{aligned} & A \\ & R \end{aligned}$ | Unchanged |
| D |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged $B$ [aaaa], if $(r A: \pm 1)=n$. $(r P)_{b}+1$, if $(r A z \pm 1) \neq n$. |
| C | $\begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline \text { i } & i & \mathrm{i} & \mathrm{n} & 3 & 3 \\ \hline \end{array}$ |
| E | Cleared |

Operation code: ..... 34
Operation name: BRANCH, COMPARISON HIGH Abbreviation: ..... BCH
BRANCH, COMPARISON LOW
Instruction format:
$\pm 1234567890$

$\pm$|  | $i$ | $i$ | $v$ | $0, p$ |
| :--- | :--- | :--- | :--- | :--- |
| $a_{1}$ | $a_{1}$ |  |  |  |

Definitions:
$\pm: \quad$ if $\pm$ is odd, $B$-register addressm modification will occur; otherwise, there will be no such modification.
iii: not relevant to the execution of these instructions.
v: variation designator:
v $\equiv$ 0: BRANCH, COMPARISON HIGH will be executed.
$\mathrm{v}=1$ : BRANCH, COMPARISON LOW will be executed.
aaaa: address of base of location of alternate instruction.

Description of operation:
Summary:
$\underline{v}=0$ : BRANCH, COMPARISON HIGH will be executed.
If the COMPARISON Indicator is HIGH, transfer control to location $B[a a a]$, i.e., prepare to take the next instruction from B[aaaa]. If the COMPARISON Indicator is LOW or EQUAL, control continues in sequence.
$\underline{v}=1:$ BRANCH, COMPARISON LOW will be executed.
If the COMPARISON Indicator is LOW, transfer control to location B[aaa]. If the COMPARISON Indicator is HIGH or EQUAL, control continues in sequence.

Flow chart:
See page II-34-4.

Exceptional conditions:

1. No-comparison ALARM STOP.

Remarks:

1. The BRANCH, COMPARISON HIGH variation will be executed if $\mathbf{v} \neq 1$.
2. The state of the COMPARISON Indicator is not disturbed by the execution of these instructions.
3. The COMPARISON Indicator is set by the following operations:

| Code | Name |
| :--- | :--- |
| 18 | COMPARE FIELD A |
| 18 | COMPARE FIELD K |

## Description of operation:

Flow chart:




## Description of operation:

## Summary:

$\underline{v}=0$ : BRANCH, COMPARISON EQUAL will be executed.
If the COMPARISON Indicator is EQUAL, transfer control to location $B[a a a a]$, i.e., prepare to take the next instruction from $B[a a a a]$. If the COMPARISON Indicator is HIGH or LOW, control continues in sequence.
v = 1: BRANCH, COMPARISON UNEQUAL will be executed.
If the COMPARISON Indicator is HIGH or LOW, transfer control to location B[aaaa]. If the COMPARISON Indicator is EQUAL, control continues in sequence.

## Flow chart:

See page 1I-35-4.

Exceptional conditions:

1. No-comparison ALARM STOP.

## Remarks:

1. The BRANCH, COMPARISON EQUAL variation will be executed if $v \neq 1$.
2. The state of the COMPARISON Indicator is not disturbed by the execution of these instructions.
3. The COMPARISON Indicator is set by the following operations:

| Code | Name |
| :---: | :--- |
| 18 | COMPARE FIELD A |
| 18 | COMPARE FIELD R |

II-35-3

9/1/57

## Description of operation:

## Flow chart:



## Register status:

| Register name | Contents after execution if branching occurs. | Contents after execution <br> if branching does not occur. |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathbf{A} \\ & \mathbf{R} \end{aligned}$ | Unchanged | Unchanged " |
| D |  |  |
| B $\mathbf{P}$ | Unchanged B [aaad] | Unchanged $(r P)_{b}+1$ |
| C | $i$ $i$ $i$ $v$ 3 5 <br>  B [aaaa]     |  |
| E | Cleared | Cleared |


| Register name | Contents if nomeomparison ALARM STOP occurs. |
| :---: | :---: |
| A | Unchanged |
| D |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged $(r P)_{b}+1$ |
| C | $i$ $i$ $i$ $v$ 3 5 |
| B | Cleared |

Operation code: ..... 36
Operation name: BRANCH, FIELD A
Abbreviation: ..... BFA
Instruction format:
Time ( $\mu \mathrm{s}$ ):
No branch:
fetch: ..... 90
execute: ..... 75total: $\overline{165}$
Branch:
fetch: ..... 90
execute: ..... 95total: $\overline{185}$

88 partialmword designator:
s designates the position, within the word, of the lowmorder digit of the partial-word operand.
L. partial-word designator:

L specifies the number of digits in the partial-word operand.
nn: basis for comparator.
Op: operation code.
aaaa: address of base of location of alternate instruction.

Description of operation:
Summary:
Beginning with the low order digit of (rA:sI), successively higher-order digits are compared alternately with the low-order and high-order digit of nn . If equality obtains for every digit position compared, transfer control to location B[aaaa], i.e., take the next instruction from B[aaa]. If inequality obtains for any digit position, control continues in sequence.

Flow chart:
See page $11-36-4$.

Exceptional conditions:

1. Fieldmoverf 1ow ALARM STOP.

## Remarks:

1. Except for the difference in registers, BRANCH, FIRLD $A$ and BRANCH FIELD $R$ are identical in operation. See pages II-37-2, ff.

[^1]Register status:

Operation code: ..... 37

Operation name: BRANCH, FIELD $R$
Instruction format:
$\pm 1234567890$

| $\pm$ | $s_{1} L$ | $n, n$ | $0 p$ | $a_{a}, a, a$ |
| :--- | :--- | :--- | :--- | :--- |

## Definitions:

> if $\pm$ is odd, B-register address, modification will occur; otherwise, there will be no such modification.
s: partial-word designator.
s designates the position, within the word, of the lowmorder digit of the partial-word operand.

L: partial-word designator.
L specifies the number of digits in the partialmword operand.
nn: basis for comparator.
Op: operation code.
aaaa: address of base of location of alternate instruction.

## Abbreviation: BFR

Time ( $\mu \mathrm{s}$ ):
No branch:
fetch: 90
execute: 75
total: $\overline{165}$

## Branch:

fetch: 90
execute: 95 total: $\overline{185}$

Description of operation:
Summary:
Beginning with the low-order digit of (rR:sL), successively higherorder digits are compared alternately with the low-order and highoorder digit of nn. If equality obtains for every digit position compared, transfer control to $B$ [aaa], i.e., take the next instruction from $B[a a a]$. If inequality obtains for any digit position, control continues in sequence.

Flow chart:
See page II-37-4.

Exceptional conditions:

1. Fieldmoverf 1 ow ALARM STOP.

Remarks:

1. Except for the difference in registers, BRANCH, FIELD $R$ and BRANCH, FIELD A are identical in operation. See pages $11-36-2$, ff.

## Description of operation:

Flow chart:


The subtrahend, $N$, is an $L$ a digit number, constructed with the twomigit number, $n n$, as a basis: the low-order digit of $N$ is the lowmorder digit of nn; the next-highermorder digit of $N$ is the highmorder digit of nn; the nextm higher-order digit of $N$ is the lowmorder digit of $n n$; the so forth, successively higher-order digits of $N$ being, alternately, the high- and low-order digits of nn.
** As each digit of $N$ is generated, L (i.e., (rC:21) is counted down. If, at the start, $L>s+1, s \neq 0$, then at the end of the comparison, (rC:2l) is different from zero, and field overflow is detected.

| Register name | Contents after execution of BFR | Contents if field-overflow ALARM STOP occurs. |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{A} \\ & \mathrm{R} \end{aligned}$ | Unchanged | Unchanged " |
| D | $\begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline \pm & s & L & n & n & 3 \\ \hline \end{array}$ |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged <br> B [aaa], if branch. <br> $(r P)_{b}+1$, if no branch. | Unchanged <br> $B$ [aaaa], if branch would have occurred. <br> $(r P)_{b}+1$, if no branch would have occurred. |
| C |  | $\begin{array}{\|c\|c\|c\|c\|c\|} \hline 0 * * n & n & 3 & 7 & B \\ \hline & \text { aaaa } \\ \hline \end{array}$ |
| E | Cleared | Cleared ${ }^{r} \mathrm{~L}-\mathrm{s}-1$ |

Operation code:40
Operation name: STONE A Abbreviation: ..... STA
STORE R ..... STR
STORE B ..... STB
Instruction format:
Time ( $\mu \mathrm{s}$ ):
$f=0:$
fetch: ..... 90
execute: ..... 95
total: ..... 185
Definitions:
$\pm 2$ if $\pm$ is odd, Bmegister addressmmodification will occur; otherwise,there will be no such modification.
$f=1:$
fetch: ..... 90
execute: ..... 105
total: ..... 195
partial-word designator:
$f=0: s$ is not relevant.

$f=0: s$ is not relevant.
fals s designates the position

f=18 s designates the positionwithin the word, of thelow-order digit of eachpartial-word operand.
L: partial-word designator:

tox:
$f=0: \quad L$ is not relevant.

——fan: L specifies the number ofdigits in each partialmword operand.
f: partialwword designator:

## f

f=0: entire words will be used as operands.

f = 0: entire words will be used
as operands.
$f=1: \quad$ the contents of the partial-word fields defined by sL willbe used as operands.
s: partial-word designator: within the word, of the partial-word operand.
$f=1: \quad$ specifies the number of word operand.
word fields defined by sL will be used as operands.
vi variation designator:
$\mathbf{v}=0:$ STORE A will be executed.
$\mathrm{v}=1:$ STORE R will be executed.
$\mathrm{v}=2:$ STORE B will be executed.
Op: operation code.
aaaa: address of base of location in which the selected field will be stored.

Description of operations
Summary:
Store the specified field of the designated register in the corresponding field location in B[aaaa].

Flow chart:
See page II-40-4.

Description of operation:


Note 1. The B register is regarded as if it were 11 digits long as indicated:

| $0,0,0,0,0,0$ | ${ }_{1}{ }^{\text {B }}$ |
| :---: | :---: |

Note 2. As each digit is transferred from the designated register to the $D$ register, $L$ (i.e., (rC:2l)) is counted down. If, at the start, $L>s+1, s \neq 0$, then at the end of the transfer (rC:2l) will be different from zero and field overflow will be detected.

## Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Fieldmoverf low ALARM STOP.

## Remarks:

1. The STORE A variation will be executed if $v \neq 1$ or 2 .
2. $f=2,4,6$, or 8 has the same effect as $f=0 ; f=3,5,7$, or 9 has the same effect as $f=1$.

Register status:


| Register name | Contents if field-overflow ALARM STOP occurs. |  |  |
| :---: | :---: | :---: | :---: |
| A | Unchanged " |  |  |
| R |  |  |  |
| D | See flow chart. |  |  |
| B |  |  |  |
| ? | $(r P)_{b}+1$ |  |  |
| C | $0 *$ <br> ${ }_{\text {c }}$ | 4 40 | $\left[\begin{array}{l}\text { [aaaa } \\ \hline 1 \\ \hline 1\end{array}\right.$ |
| E | B [aaa] |  |  |

Examples:

$$
\begin{aligned}
& \text { 1. }(\mathrm{rC})=0412401000 \\
& (1000)_{b}=0 \quad 1234567890 \\
& (\mathrm{rB})=1234 \\
& (r D)_{a}=00000001234 \\
& \text { (1000) }_{a}=01234561234 \\
& \text { 2. }(\mathrm{rC})=0002401000 \\
& (1000)_{b}=0 \quad 1234567890 \\
& (r B)=1234 \\
& (r D)_{a}=00000001234 \\
& { }^{(1000)}{ }_{a}=0 \quad 0000 \quad 001234 \\
& \text { 3. }(\mathrm{rC})=8412402000 \\
& (2000)_{b}=0 \quad 1234 \quad 56 \quad 7890 \\
& (r B)=2345 \\
& (\mathrm{rD})_{a}=00000002300 \\
& (2000)_{a}=0123400 \quad 2390 \\
& \text { 4. }(r C)=5312403000 \\
& (3000)_{b}=01234 \quad 567890 \\
& (r B)=1357 \\
& (r D)_{a}=00000000000 \\
& (3000)_{a}=01200 \quad 067890
\end{aligned}
$$



Operation name: LOAD R
Instruction format:


## Definitions:

Abbreviation: LDR
Time ( $\mu s$ ):
fetch: 90
execute: 85 total: $\overline{175}$

## Description of operation:

Sumnary:
Replace (rR) by (B[aaa]).

Flow chart:


Exceptional conditions:

1. Non-existentmaddress AIARM STOP.

## Register status:

| Register name | Contents after execution of LR. | Contents if non-existentaddress AIARM STOP occurs. |
| :---: | :---: | :---: |
| $\begin{aligned} & A \\ & R \end{aligned}$ | Unchanged ( B [aaa]) | Unchanged |
| D | (B [aaa]) |  |
| B | Unchanged $(r P)_{b}+1$ | Unchanged $(\mathrm{rP})_{b}+1$ |
| C |  | $\begin{array}{\|lllllllll} \hline i & i & i & i & 4 & 1 & B[\text { [aaa } \\ \hline & & & & & & & \\ \hline \end{array}$ |
| E | B [aaa] | B [aaa] |


|  | Operation code: | 42 |
| :---: | :---: | :---: |
| Operation name: LOAD B | Abbreviation: | LDB |
| LOAD B, COMPLEMENT |  | LBC |
| Instruction for | Time ( $\mu \mathrm{s}$ ): |  |
|  | fetch: 90 |  |
| $\pm 1234567890$ | execute: 90 |  |
| $\pm \mathrm{I}_{1} \mathrm{I}_{1} \mathrm{l}$ | totals 180 |  |
| Definitions: |  |  |
| $\pm 2$ if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification. |  |  |
| iiis not relevant to the execution of these instructions. |  |  |
| vs variation designator: |  |  |
| $\underline{v}=0:$ IOAD B will be executed. |  |  |
| $v=1: \quad$ LOAD B, COMPLEMENT will be executed. |  |  |
| Op: operation code. |  |  |
| aaaa address of base of location of operand. |  |  |

## Description of operation:

Sumnary:
$V=0:(B$ [aaa]: 04) replace (rB).
$\nabla=1$ : the $10^{\circ} \mathrm{s}$ complement of ( B [aaa]) replaces ( iB ).

## Flow chart:



Exceptional conditions:

1. Nonmexistent-address ALARM STOP.

## Remarks:

1. The LOAD $B$ variation will be exiscuted if $v \neq 1$.

## Register status:

| Register name | Contents after execution of LDB | Contents after execution of LBC. |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathbf{A} \\ & \mathbf{R} \\ & \mathbf{D} \\ & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged <br> (B [aaa]) <br> (B[aaa]:04) <br> $(r P)_{b}+1$ | ```Unchanged " (B [ãaa]) 10's complement of (B [aaaz; 04) (rP)``` |
| C |  |  |
| E | B[aaa] | B[aad] |


| Register name | Contents if nonmexistentaddress ALARM STOP occurs. |
| :---: | :---: |
| $\begin{aligned} & \mathbf{A} \\ & \mathbf{R} \end{aligned}$ | Unchanged |
| D |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged $(r P)_{b}+1$ |
| c |  |
| E | B[aaa] |

Operation code: ..... 43
Operation name: LOAD SIGN A
Instruction format:
Abbreviation: ..... LSA
Time ( $\mu \mathrm{s}$ ):
fetch: ..... 90
execute: ..... 15
total: $\overline{105}$
Definitions:
$\pm: \quad$ if $\pm$ is odd, Beregister addressmmodification will occur; otherwise,there will be no such modification.
iiis not relevant to the execution of this
iiii: instruction.
n: modifier for signmaigit position ofA register.
Op: operation code.

## Description of operation:

Summary:
Replace the contents of the sign-digit position of the $A$ register by $n$. Flow chart:


Exceptional conditions: NONE

Remarks:

1. Although the addressmield is not used for addressing purposes, B-register addressmmodification will occur if it is specified. No nonmexistentmaddress ALARM STOP can occur, however.

Register status:

| Register name | Contents after execution of LSA. |
| :---: | :---: |
| A R | $\begin{aligned} & (r A: \pm 1)=n \\ & (r A: 00)_{a}=(r A: 00)_{b} \end{aligned}$ Unchanged |
| D |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{p} \end{aligned}$ | Unchanged $(r P)_{b}+1$ |
| C | $i$ $i$ $i$ $n$ 4 3 e [iiiai] |
| E | Cleared |

Operation code: ..... 44
Operation name: STORE $P$ Abbreviation: ..... STP
Instruction format:
Time ( $\mu \mathrm{s}$ ):
fetch: ..... 90
$\pm 1234567890$

execute: ..... 95
total: ..... 785
Definitions:
$\pm: \quad$ if $\pm$ is odd, Beregister address- modification will occur; otherwise, there will be no sucn modification.
iiii: not relevant to the execution ofthis instruction.
Op: operation code.aaaa: address of base of locationin which will be stored theaugmented content of theP register.

Description of operation:
Summary:
$(r P)+1 \rightarrow B[a a a]: 04$.

Flow chart:


Exceptional conditions:

1. Non-exis tent-address ALARM STOP.

## Remarks:

Register status:

| Register name | Contents after: execution of STP . | Contents if non-existentaddress ALARM STOP occurs. |
| :---: | :---: | :---: |
| A | Unchanged $"$ | Unchanged <br> " |
| D |  |  |
| B $\mathbf{P}$ | Unchanged $(r P)_{b}+1$ | Unchanged $(r P)_{b}+1$ |
| C |  |  |
| E | B [aaaj] | B [àaa] |



## Definitions:

t: if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.
iii, not relevant to the execution of iiii) these instructions.
vs variation designator: if
$(r C: 41) / 1=1 \stackrel{*}{ } \quad \begin{aligned} & \text { CLEAR A will be executed; } \\ & \text { and/or }\end{aligned}$
(rC: 41) $/ 2=1$ * CLEAR R will be executed; and/or
$(r C: 41) / 4=1$ : CLEAR B will be executed.
Op: operation code.

```
* (rC:4l)/l is the one-bit of v;
    (rC:41)/2 is the two-bit of v;
    and (rC:4l)/4 the four-bit of v.
```


## Description of operation:

Summary:

| $v$ | Clear register | Abbreviation |
| :---: | :---: | :---: |
| 0 | None |  |
| 1 | A | CLA |
| 2 | R | CLR |
| 3 | A, R | CAR |
| 4 | B | CLB |
| 5 | A, $\quad \mathrm{B}$ | CAB |
| 6 | R, B | CRB |
| 7 | A, R, B | CLT |
| 8 | None |  |
| 9 | A |  |



Exceptional conditions: NONE.

## Remarks:

1. If $v=0$ or if $v=8$, no registers will be cleared: the effect is the same as that of a NO OPERATION instruction.
2. Although the address field is not used for addressing purposes, B-register address-modification will occur if it is specified. No non-existent-address ALARM STOP can occur, however.

## Register status:

| Register name | Contents after execution of CLA | Contents after execution of CLR |
| :---: | :---: | :---: |
| $\begin{aligned} & A \\ & R \end{aligned}$ | Cleared Unchanged | Unchanged cleared |
| D | 1 $i$ $i$ 1 4,5 $i$ $i$ $i$ $i$ |  |
| $\begin{gathered} \mathbf{B} \\ \mathbf{P} \end{gathered}$ | Unchanged $(r P)_{b}+1$ | Unchanged $(r P)_{b}+1$ |
| C |  | $i$ $i$ $i$ 4 5 |
| E | Cleared | Cleared |


| Register name | Contents after execution of CLB |
| :---: | :---: |
| $\begin{aligned} & \mathrm{A} \\ & \mathrm{R} \end{aligned}$ | Unchanged |
| D | $\pm$ $i$ $i$ 4 4 5 $i$ $i$ $i$ |
| B | Cleared |
| C |  |
| E | Cleared |

Note: if, for example, $v=6$, then both $r R$ and $r B$ will be cleared. The status of the other registers is as indicated.

Operation code: ..... 46
Abbreviation: CLL
Time ( $\mu \mathrm{s}$ ):
fetch: 90execute: 25total: $\overline{115}$
Definitions:

士: if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.
relevant to the execution of peration code. be cleared.

## Description of operation:

Summary:
Clear the contents of location B [aaaa].

Flow chart:


Exceptional conditions: NONE

## Remarks:

## Register status:

| Register name | Contents after execution of CLL | Contents if nonmexistentaddress ALARM STOP occurs. |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathbf{A} \\ & \mathbf{R} \end{aligned}$ | Unchanged | Unchanged |
| D |  |  |
| B | Unchanged $(r P)_{b}+1$ | Unchanged $(r P)_{b}+1$ |
| C |  |  |
| E | B [aaa] | B [aaaa] |


|  |  | operation code: | 48 |
| :--- | :--- | :--- | :--- |
| Operation name: | SHIFT RIGHT A | Abbreviation: | SRA |
|  | SHIFT RIGHT A AND R |  | SRT |
|  | SHIFT RIGHT A WITH SIGN |  | SRS |

Time ( $\mu \mathrm{s}$ ):
fetch: 90
execute: $20+5$ per digit total: $\quad \overline{110+5}$ per digit

Definitions:
$\pm$ : if $\pm$ is odd, $B$-register addressmodification will occur; otherwise, there will be no such modification.
iii, not relevant to the execution of
iis these instructions.
vi variation designator:
$\underline{v}=0:$ SHIFT RIGHT A will be executed.
$\mathbf{v}=1$ : SHIFT RIGHT A AND R will be executed.
$\mathrm{v}=2$ : SHIFT RIGHT A WITH SIGN will be executed.
nn: specifies the number of digit
positions ( 00 to 19) through which the operand will be shifted.

## Description of operation:

Summary:
$\underline{v}=0$ : SHIFT RIGHT A will be executed.
The contents of the A register, excluding the contents of the signdigit position, are shif ted to the right through the number of digit positions speciffed by nn . Digits shifted out of the low-order end of the A register are lost; as each digit is shifted out of the A register, a " 0 " is entered into digitm position 1 in the $A$ register.
$\mathrm{v}=1$ : SHIFT RIGHT A AND R will be executed.
The contents of the $A$ and $R$ registers, excluding the contents of the signedigit positions of both registers, but regarded as one twentymigit-long number, are shifted to the right through the number of digit positions specified by nn . Digits shifted out of the lowmorder end of the $R$ register are lost; as each digit is shifted out of the $R$ register, a " $O$ " is entered into digit-position 1 in the $A$ register.

Although the contents of the sign-digit position of neither register is shifted during the execution of this instruction, the contents of the signdigit position of the $R$ register are replaced by the contents of the sign-digit position of the A register; the sign digit of the A register is not altered.

## $\mathrm{v}=2$ : SHIFT RIGHT A WITH SIGN

The contents of the A register, including the contents of the signdigit position, are shif ted to the right through the number of digit positions specified by nn. Digits shifted out of the lowmorder end of the A register are lost; as each digit is shifted out of the A register, a "O" is entered into the sign-digit position of the $A$ register.

Flow chart:
See page II-48-4.

Description of operation:
Flow chart:

${ }^{*} \mathrm{~N}$. is the least non-negative remainder obtained on dividing nn by 20.

## Exceptional conditions: NONE

## Remarks:

1. The SHIFT RIGHT A variation will be executed if $v \neq 1$ or 2 .
2. Although the address field is not used for addressing purposes, B-register address-modification will occur if it is specified. No nonmexistent-address ALARM STOP can occur, however.
3. The number of digit positions through which the contents of the register(s) will be shifted is always less than or equal to 19 , regardless of the value of nn. The number, $N$, of digit positions actually shifted is the least non-negative remainder obtained on dividing $n n$ by 20.

## Register status:

| Register name | Contents after execution of SRA. | Contents after execution of SRT. |
| :---: | :---: | :---: |
| A R | ( $r A: \pm 1$ ) is unchanged (rA:00) shifted as specified Unchanged | (rA: $\pm 1$ ) is unchanged <br> ( $\mathrm{rA}: 00$ ) shifted as specified $(r R: \pm 1)_{a}=(r A: \pm 1)_{b}$ <br> ( $r$ R:00) ${ }_{\mathrm{b}}$, shifted as specified. |
| D | $\begin{array}{\|l\|l\|l\|l\|l\|l\|l\|l\|} \hline \pm & i & i & 0 & 4 & 8 & i & i \\ \hline \end{array}$ | \begin{tabular}{\|l|l|l|l|l|l|l|l|l|l|}
\hline
\end{tabular} |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged $(r P)_{b}+1$ | Unchanged $(r P)_{b}+1$ |
| C | $\begin{array}{\|lll\|l\|l\|l\|l\|} \hline i & \text { i } & \text { i } & 0 & 4 & 8 & \text { B }[\text { iinn }] \\ \hline & & & & & \\ \hline \end{array}$ |  |
| E | cleared | Cleared |


| Register name | Contents after execution of SRS. |
| :---: | :---: |
| $\begin{aligned} & \mathrm{A} \\ & \mathrm{R} \end{aligned}$ | (rA), shifted as specified. Unchanged |
| D | $\pm$ $i, i$ 2 4,8 $i, i$ $n, n$ |
| B | Unchanged $(r P)_{b}+1$ |
| C |  |
| E | Cleared |


|  |  | Operation code: 49 |  |
| :--- | :--- | :--- | :--- |
| Operation name: | SHIFT LEFT A | Abbreviation: | SLA |
|  | SHIFT LEFT A AND R |  | SLT |
|  | SHIFT LEFT A WITH SIGN |  | SLS |

Instruction format:

$\pm$| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\pm$ | $i$ | $i$ | $i$ | $v$ | $O p$ | $i$ | $i$ | $n$ | $n$ |

Definitions:
士: if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.
iii, not relevant to the execution of ii: these instructions.
v: variation designator:
$\underline{v}=0$ : SHIFT LEFT A will be executed.
$\mathrm{v}=1:$ SHIFT LEFT A AND R will be executed.
$\mathrm{v}=2$ 2: SHIFT LEFT A WITH SIGN will be executed.

Op: operation code
nn: specifies the number of digit positions through which the operand will be shifted.

Time ( $\mu \mathrm{s}$ ):
SLA, SLS:


## SLT:

| fetch: |
| :--- |
| execute: |
| total: |$\frac{120-5 N_{2}}{}{ }^{*}$.

*See Remarks 3 and 4.

## Description of operation:

Summary:
$\mathrm{v}=0$ : SHIFT LEFT A will be executed.
The contents of the A register, excluding the content of the sign digit position, are shifted to the left through the number of digit positions specified by nn. This is a circulating shift, that is, as each digit is shifted out of digit position 1 in the A register it is entered into the low-order digit positon of the A register.
$\mathrm{v}=1:$ SHIFT LEFT A AND R will be executed.
The contents of the $A$ and $R$ registers, excluding the contents of the sign digit positions of both registers, but regarded as one twenty-digit-long number, are shifted to the left through the number of digit positions specified by nn. This is a circulating shift, that is, as each digit is shifted out of digit position 1 in the $A$ register it is entered into the low-order digit position in the R register.

Although the contents of the sign-digit position of neither register is shifted during the execution of this instruction, the content of the sign digit position of the A register is replaced by the content of the sign digit position of the $R$ register; the sign digit of the $R$ register is not altered.
$\mathrm{v}=2$ : SHIFT LEFT A WITH SIGN will be executed:
The contents of the $A$ register, including the content of the sign digit position, are shifted to the left through the number of digit positions specified by nn . This is a circulating shift, that is, as each digit is shifted out of the sign digit position in the A register it is entered into the low-order digit position in the A register.

## Flow chart:

See page II-49-.

Exceptional conditions: NONE

Remarks:

1. The SHIFT LEFT A variation will be selected for execution if $\mathrm{v} \neq \mathrm{l}$ or 2.
2. Although the address field is not used for addressing purposes, B-register address-modification will occur if it is specified. No non-existent-address ALARM STOP can occur, however.
3. The Data Processor is capable only of shifting the contents of the $A$ and $R$ registers to the right. In order to shift to the left, therefore, it is necessary for the machine to simulate left shifts by executing circulating right shifts. This is of no other importance to the programmer/coder than that he knows how to determine execution times: for all practical purposes, if the instruction is SLS 0003 , the contents of the A register will be shifted and circulated three places to the left. In this particular case, as will be explained below, the number of digit positions through which the contents of the A register is shifted is eight, of which only seven enter into timing considerations. Examination of the flow chart may help to make clearer the description below.

The counter which determines how many digit positions are to be shifted is called the Digit Counter. The Digit Counter is capable of counting only to 20. Thus, for example, if the Digit Counter is set to 13 , only seven pulses will be provided to accomplish shifting, one pulse each time the contents of the specified register(s) are shifted to the right. When the Digit Counter reaches 20 , no more pulses are provided.

Suppose now that the instruction is SLA 00nn. The Data Processor first determines $N_{1}$, where $N_{1} \equiv n n$, modulo 10 (that is, $N_{1}$ is the least non-negative remainder obtained on dividing nn by 10). The Digit Counter is then set to $10+N_{1}$. Hence, the number of digit positions actually shifted is $20-\left(10+N_{1}\right)=10-N_{1}$.

Example 1. SLA 0003. $N_{1}=3$. The Digit Counter is set to 13. The contents of rA:00 will be shifted left, and circulated, three places by shifting right, and circulating, seven places.

| Digit <br> Counter | (rA) |  |
| :---: | :---: | :---: |
| 13 | $\pm 1234567890$ |  |
| 14 | $\pm 0123456789$ |  |
| 15 | $\pm 9012345678$ |  |
| 16 | $\pm 890123$ | 4567 |
| 17 | $\pm 7890$ | 12 |
| 3456 |  |  |
| 18 | $\pm 6789$ | 01 |
| 19 | $\pm 545$ |  |
| 20 | $\pm 4567939$ | 1234 |

Example 2. SLA 0049. $\mathrm{N}_{1}=9$. The Digit Counter is set to 19. The contents of rA: 00 will be shifted left and circulated nine places by shifting right, and circulating, one place.

| Digit <br> Counter | (rA) |  |
| :---: | :---: | :---: |
| 19 | $\pm$1234 56 7890 <br> 20 $\pm$ 0123 <br> 45 6789  |  |

Suppose the instruction is SLS 00 nn . As in the case of SLA, $N_{1}$ is determined. Also, because the operation is SLS, the Data Processor automatically shifts and circulates the contents of the A register one place to the right while it is determining $N_{I}$. The Digit Counter is set to $10+N_{1}$, so that the number of additional shifts is $20-\left(10+N_{1}\right)=10-N_{1}$. In this way the proper kind of modulo-ll shift is achieved.

Example 3. SLS 0007. $\mathrm{N}_{1}=7$. The Digit Counter is set to 17.

| Digit <br> Counter | (rA) |  |  |
| :---: | :---: | :---: | :---: |
| Original | $\pm 123456$ | 7890 |  |
| 17 | 0 | $\pm 123$ |  |
| 45 | 6789 |  |  |
| 18 | 9 | $0 \pm 12$ |  |
| 34 | 5678 |  |  |
| 19 | 8 | $90 \pm 1$ |  |
| 23 | 4567 |  |  |
| 20 | 7 | $890 \pm 12$ |  | 3456

Because the SHIFT LEFT A AND $R$ instruction handles sets of 20 digits, it provides a modulo-20 shift. The Data Processor first determines $N_{2}$, where $N_{2} \equiv n n$, modulo 20. The Digit Counter is then set to $\mathrm{N}_{2}$, so that the number of digit positions actually shifted is $20-\mathrm{N}_{2}$.

Example 4. SLT 0018. $\mathrm{N}_{2}=18$.

| Digit <br> Counter | (rA) |  |  | (rR) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 18 | $\pm$ | 1234 | 56 | 7890 |  |
| 19 | A K123 45 | 6789 | A BCDE FG HIJK |  |  |
| 20 | A JK12 | 34 | 5678 | A 90BC EF GHIJ |  |

4. The table below summarizes the times required to execute the various shifting instructions. Fetch time is included. As is noted in the headings, the entries in the table were computed using the following formulas:

$$
\begin{array}{lll}
\text { SLA, } & \text { SLS: } & t=160-5 N_{1}, \\
& \text { SLT: } & t=210-5 N_{2} .
\end{array}
$$

$\mathrm{N}_{1}$ and $\mathrm{N}_{2}$ were defined in Remark 3.

| nn | Time $(\mu s)$ |  |
| :--- | :---: | :---: |
|  | SLA, SLS <br> $\left(160-5 N_{1}\right)$ | $\left(210-5 \mathrm{SLT}_{2}\right)$ |
| 00 | 160 | 210 |
| 01 | 155 | 205 |
| 02 | 150 | 200 |
| 03 | 145 | 195 |
| 04 | 140 | 190 |
| 05 | 135 | 185 |
| 06 | 130 | 180 |
| 07 | 125 | 175 |
| 08 | 120 | 170 |
| 09 | 115 | 165 |
| 10 | 160 | 160 |
| 11 |  | 155 |
| 12 |  | 150 |
| 13 |  | 145 |
| 14 |  | 140 |
| 15 |  | 135 |
| 16 |  | 125 |
| 17 |  | 120 |
| 18 |  | 115 |
| 19 |  |  |

## Register status:

| Register name | Contents after execution of SLA. | Contents after execution of SLT. |
| :---: | :---: | :---: |
| A | $\begin{aligned} & (r A: \pm 1)_{a}=(r A: \pm 1)_{b} \\ & \text { (rA:00) shifted as } \\ & \text { specified. } \end{aligned}$ | $\begin{aligned} & (r A: \pm 1) a=(r R: \pm 1)_{b} \\ & \text { (rA:00, rR:00) shifted } \\ & \text { as specified. } \end{aligned}$ |
| R | Unchanged | $\begin{aligned} & (r R: \pm 1) a=(r R: \pm 1)_{b} \\ & \text { (rA:00, rR:00) shifted } \\ & \text { as specified. } \end{aligned}$ |
| D | $\pm$         <br>  $i$ $i$ $i$ 0 4,9 $i$ $i$ $n$ | $\pm$           <br>  $i$ $i$ $i$ $l$ 4 9 $i$ $i$ $n$ $n$ |
| B $\mathbf{p}$ | Unchanged $(\mathrm{rP})_{\mathrm{b}}+1$ | Unchanged $(r P)_{b}+1$ |
| C | $\begin{array}{\|ccc\|c\|c\|c\|c\|} \hline \text { i } & \text { i } & \text { i } & 0 & 4 & 9 & \text { B[iinn } \\ \hline \end{array}$ |  |
| E | Cleared | Cleared |



## Description of operation:

Flow chart:


Flow chart (continued) :


## Introduction

The control console of the DATATRON 220 Electronic DataProcessing System is the control center for the system. By means of neon lamps, indicators, push-button indicators, and organ switches, the status of the System is indicated, and supervisory control over its operation is provided.

The control console is divided into three parts, of which only the central section is of concern to the system operator and/or programmer. The two side panels, mounted behind doors which normally are closed, are for the maintenance or test engineer.

This volume is not concerned with operating procedures and techniques. The reader is referred to the Handbook of Operating Procedures for the DATATRON 220 for such information. Our concern in this section is with three items: the ten PROGRAM CONTROL SWITCHES, the numeric keyboard, and the supervisory printer.

## PROGRAM CONTROL SWITCHES

The control console is equipped with ten clear-plastic organ switches. Each switch has a light behind it: the light is on when the switch is on. The status of a switch may be interrogated by the BRANCH CONTROL SWITCH instruction. Although more than one switch may be on at any one time, only one switch may be interrogated with any one instruction.

Flexible manual-control facilities are provided by these switches.

## The Keyboard

A numeric keyboard is an integral part of the control console. This keyboard may be activated under program control by use of the KEYBOARD ADD instruction (which see, Page III-08-2).

When the computer is not in RUN status the keyboard may be activated by depressing the KEYBOARD switch.

## The Supervisory Printer

Associated with the control console is a character-at-a-time alphanumeric printer. The printer, operating at a rate of 10 characters per second, is capable of printing both numeric and alphabetic information.

Controls are provided to suppress the printing of high-order zeros as well as the translation of words specified as alphanumeric (an alphanumeric word is signaled by the presence of a 2 in the sign-digit position).

The following format controls are provided:

1. The right-hand margin may be set where required to provide an automatic carriage return. Carriage return always includes a single line feed.
2. A three-position switch permits the choice of "space," "tab," or "carriage return" action when the end-ofword is sensed.
3. Vertical form-control is provided so that fan-fold paper can feed past the tear line to a predetermined position or positions. These vertical tabs may be set at 2.75-, 5.5-, 8 (.25-, and ll-inch intervals.

The Supervisory Printer can print all the decimal digits and alphabetic characters; in addition, the following characters can be printed: -, \$, \&, *, $4, \cdot$, , /, \#, \%, @, and "space." The computer codes for these characters are shown in Appendix A3.

The Supervisory Printer is the same printer described in Section V, The Paper-Tape System.

The Interval Timer
Attached to the Control Console is a five-digit-position counter which can count to 9999.9 seconds by tenths of a second. The counter may be reset manually to zero.

The Interval Timer is connected, electrically, to the RUN Indicator: when the RUN Indicator is "on," the timer will count.
Operation code: ..... 08
Abbreviation: KAD
Time ( $\mu s$ ):
fetch: 90
execute: manual

## Definitions:

※: if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.
iiiis not relevant to the execution of this instruction.
Op: operation code.

## Description of operation:

## Summary:

The D register is cleared, following which the computer waits, prepared to accept information entered on the console keyboard. Each digit selected on the keyboard enters the low-order digit position of the $D$ register, shifting the previous contents, including the contents of the sign-digit position, one place to the left; digits shifted out of the sign-digit position are lost. When the ADD key on the keyboard is depressed, the sum of the contents of the A register and the $D$ register is generated. This sum replaces the contents of the A register.

Automatic control is resumed when the ADD key is depressed.

## Flow chart:

See page III-08m4.

Exceptional conditions: NONE.

## Remarks:

1. Although the address-field is not used for addressing purposes, B-register address-modification will occur if it is specified. No non-existentmaddress ALARM STOP can occur, however.
2. The execution of this instruction can cause arithmetic overflow, in which case the OVERFLOW Indicator is set "on."
3. If $(r A)+(r D)=0$, the sign of this result is the sign that was in the A register before execution.

## Description of operation:

## Flow chart:



Register status:

| Register name | Contents after execution of KAD. |
| :---: | :---: |
| A | $(\mathrm{rA})_{\mathrm{b}}+$ number keyed into rD |
| R | Unchanged |
| D | number keyed in |
| B | Unchanged |
| P | $(r P)_{b}+1$ |
| C |  |
| E | Cleared |



## Description of operation:

Summary:
Print, on the Supervisory Printer, nn words from consecutively addressed locations, beginning with (B[aaaa]). The next word is taken from $B[$ aaaa $]+1$. And so forth.

If $v=1, d$ specifies the number of digit positions to the right of a Data-Processor-inserted decimal point.

The abilities to control zero suppression and/or to print the contents of a location exactly as a word appears in core storage--for example, to prevent the translation of an alphanumeric word--are controlled by four switches, two of them on the Control Console, and two of them on the Supervisory Printer. The function of these switches is described below (see Remark 2).

## Flow chart:

See page III-09-10.

## Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Input-output ALARM STOP.
3. Not-ready ALARM STOP.

## Remarks:

1. $\quad v \neq 1$ has the same effect as $v=0$.
2. There are four two-position switches which govern the form of output, two of them on the left-hand maintenance panel of the Control Console, and two of them on the Supervisory Printer:
A. On the Control Console
3. HOLD PZT TO ZERO
4. PUNCH SUPPRESS--LEADING ZEROS
B. On the Supervisory Printer
5. MAP MEMORY--NORMAL
6. ZERO SUPPRESS_-NORMAL

Normally the two switches on the Control Console are used by the maintenance engineer, but because the system operator does have access to them, it is worth describing the effects they can produce. It will be convenient to describe the effects produced by these switches separately from the effects produced by the switches on the Supervisory Printer. What we are concerned with is the following:
A. There are four switch-position combinations of the HOLD PZT TO ZERO and PUNCH SUPPRESS--LEADING ZEROS switches. We need to know the effect of each combination on output from the Data Processor. This "regulated output" will be regarded as input to the Supervisory Printer for, in fact, that is what it is.
B. There are four switch-position combinations of the MAP MEMORY--NORMAL and ZERO SUPPRESS--NORMAL switches We need to know the effect of each combination on input to the Supervisory Printer.

In what follows it will be convenient to use the following abbreviations:

```
A. "PZT = l" means "HOLD PZT TO ZERO is on".
B. "PZT = 0" means "HOLD PZT TO ZERO is off".
C. "PSLZ = 1" means "PUNCH SUPPRESS--LEADING ZEROS
        is on".
D. "PSLZ = 0" means "PUNCH SUPPRESS--LEADING ZEROS
        is off".
E. "MM = 1" means "MAP MEMORY--NORMAL is in MAP
        MEMORY position".
F. "MM = 0" means "MAP MEMORY--NORMAL is in NORMAL
        position".
G. "ZS = l" means "ZERO SUPPRESS--NORMAL is in
        ZERO SUPPRESS position".
H. "ZS = 0" means "ZERO SUPPRESS--NORMAL is in
        NORMAL position".
```

In the examples which will be cited below, it will be assumed that the SPO instruction calls for a word from the location whose address is L.

It should be noted that the normal setting of the switches on the Control Console is PZT $=0$ and PSLZ $=0$. If the reader wishes to do so, therefore, he may examine only Cases 4, 5, 6 and 7 below.

Case 1. $P Z T=1$ and $P S L Z=1$.
A. If $(L: \pm 1)=2--w h i c h$ flags (L) as an alphanumeric word-the word will not be recognized and hence not translated as an alphanumeric word because $P Z T=1$. The regulated output is an ll-digit (numeric) word whose sign digit is 2.
B. Because PSLZ $=1$, the specification of decimal point insertion by the SPO instruction will be overridden: no decimal point will be emitted by the Data Processor. If (L: $\pm 1$ ) $=0$, and

1. If $(L: 00)=0000000000$, the regulated output is 00eow, where "eow" means "end-of-word" symbol. The leftmost 0 is the sign digit of $L$. The rightmost 0 is a substitute for ( $L$ : 00) ; or
2. If (L:kl) $\neq 0, k \neq 0$; and if (L: jl ) $=0, \mathrm{j}=1$, $2, \ldots . k^{-1 ;}$ then the regulated output is 0 (for (L: $\pm 1$ )) followed by (L:kl) followed by the remaining digits of the word. An eow symbol terminates the regulated output.

Example 1. (L) $=0004142$ 4344. $(L: j 1)=0$ for $j=1,2$. (L:kl) $\neq 0$ for $k=3$. The regulated output is 041424344 eow.
C. Hence, if $(L: \pm 1) \neq 0$, the regulated output is (L).

Case 2. $\mathrm{PZT}=1$ and $\mathrm{PSLZ}=0$.
A. Same as Case 1, A.
B. Because PSLZ $=0$, the code for a decimal point will be emitted by the Data Processor if it is specified by the SPO instruction ( $v=1$ ). There will be no suppression of 0 's.

Example 2. (L) $=00041424344 . v=1, d=3$. The regulated output is 00041424.344 eow.

Example 3. (L) $=20041424344 . v=1, d=4$. The regulated output is 2004142.4344 eow.

Case 3. $P Z T=0$ and $P S L Z=1$.
A. Because PZT $=0$, if $(L: \pm 1)=2$, the word will be recognized and translated as an alphanumeric word.

Example 4. (L) $=2004142$ 4344. The regulated output is 2spABCDeow, where "sp" means "space".
B. Same as Case 1, B. (See also Example 1.)

Example 5. (L) = 1004142 4344. The regulated output is 10041424344 eow.

Example 6. $(L)=3004142$ 4344. The regulated output is 30041424344 eow.

Case 4. $\mathrm{PZT}=0$ and $\mathrm{PSLZ}=0$.
A. Same as Case 3, A.
B. Same as Case 2, B.

In Examples 7 through 11, let $v=1$ and $d=3$ in the SPO instruction.

Example 7. (L) $=0004142$ 4344. The regulated output is 00041424.344 eow.

Example 8. (L) $=1004142$ 4344. The regulated output is 10041424.344eow.

Example 9. (L) $=2004142$ 4344. The regulated output is 2spABCDeow.

Example 10. (L) $=3004142$ 4344. The regulated output is 30041424.344 eow.

Example 11. (L) $=00000000000$. The regulated output is 00000000.000 eow.

Now we need to consider what happens to the regulated output from the Data Processor. From the point of view of the Supervisory Printer, regulated output from the Data Processor is input to the Supervisory Printer. In what follows the word "input" refers to such regulated output; the word "output" means "what is printed by the Supervisory Printer."

First, recall that the Supervisory Printer is equipped with a three-position FORMAT switch. The position of the switch determines what action will be caused when an end-of-word symbol is recognized: TAB, SPACE, or CARRIAGE RETURN.

Case 5. $\quad \mathrm{MM}=1$.
A. If $M M=1$, it does not matter whether $Z S=1$ or $Z S=0$.
B. Print the regulated output exactly as it is presented for input. The eow symbol causes the action specified by the position of the FORMAT switch.
(See Examples 7 through 11 for what has been described as normal regulated output, that is, regulated output when HOLD PZT TO ZERO and PUNCH SUPPRESS--LEADING ZEROS switches are both off.)

Case 6. $M M=0$ and $Z S=0$.
A. If the sign digit of the input word is odd, a - (minus) will be printed in place of the sign digit. Then all the remaining digits of the input word are printed, and eow action occurs.

Example 12. $v=0$. The input word is 30041424344eow. The output is -0041424344, followed by eow action.

Example 13. $v=1, d=3$. The input word is 10041424.344 eow. The output is -0041424.344, followed by eow action.
B. If the sign digit of the input word is 2 , this signals the Supervisory Printer that the word is alphanumeric. The 2 is not printed nor is any character--e.g., space--substituted for it. The remaining characters--if PZT = 0--or digits--if PZT = 1--are printed just as they are presented. There is no eow action, because the word is flagged as alphanumeric.

Example 14. The input word is 20041424344 eow. The output is 0041424344.

Example 15. The input word is 2spABCDeow. The output is spABCD.
C. If the sign digit of the input word is even, but $\neq 2$, a "space" is "printed" in place of the sign digit. Then all the remaining digits of the input word are printed and eow action occurs.

Example 16. The input word is 40041424344 eow. The output is sp0041424344, followed by eow action.

Case 7. $M M=0$ and $Z S=1$.
A. Suppress all leading 0 's, including sign, in the input word. Spaces are substituted for suppressed 0's. Print the remaining part of the input word, beginning with the first nonzero digit. Eow action occurs.

Example 17. The input word is 00041424344 eow. The output is spspsp41424344, followed by eow action.

Example 18. $v=0, d=9$. The input word is 00.041424344 eow. The output is spsp.041424344, followed by eow action.
B. Same as Case 6, B. (See also Examples 14 and 15.)
C. If the sign digit of the input word is even, but $\neq 0$ or 2, a "space" is "printed" in place of the sign digit. Because the sign digit is different from 0 , it is recognized as such for control of zero suppression. The remainder of the input word is printed as it is presented. Eow action occurs.

Example 19. The input word is 40041424344 eow. The output is sp0041424344, followed by eow action.

## Register status:

| Register name | Contents after execution of SPO. |
| :---: | :---: |
| A | Unchanged |
| R | Unchanged |
| D | $(\mathrm{B}$ aaaa $]+\mathrm{nn}-1)^{*}$ |
| B | Unchanged |
| P | $(\mathrm{rP})_{\mathrm{b}}+1$ |
| C |  |
| $E$ | $B[$ aaaa $]+n n-1^{*}$ |


| Register name | Contents if non-existentaddress ALARM STOP occurs. |
| :---: | :---: |
| A | Unchanged |
| R | Unchanged |
| D | Last word printed |
| B | Unchanged |
| P | $(\mathrm{rP})_{\mathrm{b}}+1$ |
| C | $\mathrm{d} * * * \mathrm{v} 0$ 0, 9 ****** |
| E | **** |

*If $\mathrm{nn}=00, \mathrm{~B}[$ aaaa $]+\mathrm{nn}=\mathrm{B}[$ aaaa $]+100$.
**See flow chart.
****Address of location causing ALARM STOP.

## Description of operation:

Flow chart:

Operation code:38
Operation name: BRANCH, CONTROL SWITCH
Instruction format:

Definitions:
$\pm 2$ if $\pm$ is odd, B-register address- modification will occur; otherwise, there will be no such modification.
u: designates PROGRAM CONTROL SWITCH to be tested.
iiig not relevant to the execution of this instruction.
Ops operation code.
aaaa: address of base of location ofalternate instruction.
Abbreviation: ..... BCS
Time ( $\mu \mathrm{s}$ ):
No branch:
fetch: ..... 90
execute: ..... 15
total: ..... $\overline{105}$
Branch:
fetch: ..... 90
execute: ..... 35
total: ..... 125

## Description of operation:

## Summary:

If PROGRAM CONTROL SWITCH $u$ is "on," branch to location B[aaaa], i.e., prepare to take the next instruction from B[aaaa]. If SWITCH u is "off," control continues in sequence.

Flow chart:


Exceptional conditions: NONE

Remarks:

## Register status:

| Register name | Contents af ter execution of BCS. |
| :---: | :---: |
| $\begin{aligned} & \mathbf{A} \\ & \mathbf{R} \end{aligned}$ | Unchanged |
| D |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged <br> $B$ [aaaa], if SWITCH $u$ is "on." <br> $(r P)_{b}+1$, if SWITCH $u$ is "off." |
| C |  |
| E | Cleared |

## Introduction

Auxiliary-storage capacity is provided through the medium of magnetic tape. The components of the magnetic-tape system are a Magnetic- Tape Control Unit, a Magnetic-Tape Storage Unit, and a Datafile.

Magnetic tape is "edited" prior to its initial use to insure a flawless writing medium. It may be re-edited at any time if that is desired.

Additional protection of information recorded on magnetic tape is afforded by the use of a File Protect Ring or edit only on reels -- used by the tape storage unit -- which are FLE Protcer Rinl NOT equipped with a "write On the Datafile there is a "write lever" for each piece of tape; writing can occur only when the lever is in the write position.

Information is recorded on tape in blocks whose lengths may vary from ten to one hundred words; no two adjacent blocks need to be the same length. From one to ten blocks may be written or read with one instruction.

The first data word of a block is regarded as its address. It is possible to search ${ }^{1}$ for a block with a given address. Once initiated, the searching operation is carried out independently of Computer control.

1 By "searching" is meant the ability to locate in the tape file a specified block without the necessity of passing a substantial part of the "file" -- i.e., the blocks which are written on tape -- or all of it through the Computer in order to identify the desired block. The search operation will be defined more explicitly in context below.

Any one of the first ten words may identify a category. It is possible to "scan" for blocks belonging to a specified category. Once initiated, the scanning operation is carried out independently of the C omputer.
(Search and scan are executed in distinct and different manners. The nature of the execution of each will be described in detail below.)

Information is transferred between the computer and magnetic tape at a nominal rate of 25,000 digits per second.

## The Magnetic-Tape Storage Unit

The Magnetic-Tape Storage Unit handles reels of magnetic tape, each reel containing up to 3500 feet of tape; the reels are $101 / 2$ inches in diameter. Although the number of tape storage units in a system cannot exceed ten, the number of reels of tape which can be used is limited only by the magnitude of the task to be accomplished.

Recording on magnetic tape is accomplished by a read-write mechanism (called the "read-write head" or the "head") over which tape is moved as it is wound on or unwound from the feed and takeup reels. Actually, there are two heads on each unit, fixed in position with respect to each other, to permit the recording of two parallel lanes of information on each piece of tape. The lanes are distinguished as the "even" and "odd" lanes, or lanes 0 and 1 , respectively.

The tape drive mechanism is capable of moving tape in either of two directions, from feed reel to take-up reel---the "forward" direction---or from take-up reel to feed reel---the "backward" direction. The direction in which tape will be moved is a function of the operation being performed; it will be specified as each operation is described.

## The Datafile

The Datafile unit holds fifty lengths of magnetic tape, each 250 feet in length, and each hanging freely in its own static-free bin. The bins are parallel to each other, so that the tapes are parallel to one another along their lengths.

Recording on any tape in a Datafile is identical with recording on a tape storage unit. The head mechanism, however, is on a traverse rod on which it is free to move: under program control the head may be positioned to perform a specified operation on any particular one of the 100 lanes in a unit. Each lane in a Datafile is distinguished uniquely by a two-digit number, in order, from 00 through 99. If we consider the tapes as numbered from 1 through 50 , in order, from left to right, then tape number $k$ contains lanes number $2 k-2$ and $2 k-1$.

Logically, the Datafile and tape storage units are indistinguishable to the Magnetic-Tape Control Unit. For this reason, in the description which follows the text will not distinguish between the units unless some characteristic---capacity, for example---requires mention of the difference.

## Tape Format

Magnetic tape used in a DATATRON 220 system has provision for recording two lanes of information, parallel to one another, along the length of each tape. In each lane six channels are recorded: channels one through four are used to record decimal-digital information in the $8,4,2,1$ - binary-code; channel five is used to provide an odd-parity bit; and channel six is used for control purposes.

In each lane the recording density is approximately 208 digits per linear inch of tape. Tape is transported at the rate of 120 inches per second. The nominal transfer rate, therefore, is approximately 25,000 digits per second.

The physical beginning and end of a piece of tape are marked by reflective strips. The reflective strip is a piece of pressuresensitive tape which is affixed manually near each end of the tape. It is not possible to drive tape past these reflective strips.

The magnetic beginning-of-tape and end-of-tape are recorded during the editing process. During the editing process magnetic beginning-of-tape is overwritten by flaw markers to insure that information cannot be recorded too near the physical beginning of the tape. The magnetic end-of-tape area is sufficiently long to permit both the completion of any (initial) writing operation in progress when it is encountered as well as the (initial) writing of necessary end-of-tape control blocks before physical end-of-tape is encountered.

A block (of information) on magnetic tape is defined as the information which is recorded between two inter-block gaps (except for the last block, which is followed by blank ${ }^{1}$ tape in case all of the tape is not used, or by the magnetic end-of-tape). Associated with each block is a "preface word." The preface word contains the two-digit preface which specifies how many words are contained in the block with which the preface is associated. The manner of reading or writing the preface will be described below.

The minimum block size is ten words; the maximum block size is 100 words. An attempt to write a block of information whose length is less than ten words will result in an improper-block-length ALARM STOP. The format of the writing instructions precludes specification of a block length in excess of 100 words.

A typical k-word-long block layout is shown in figure IV Intro - 1. From the figure we obtain the information that a block of $k$ words occupies space for $80+12 k$ digits, including the space for one inter-block gap. However, only llk digits represent data useful to a program. Table IV - Intro - 1 shows how the percentage of useful information varies with block size.

[^2]Inter-block gap

| Words per <br> Block (k) | Useful Data <br> (11k) | Total Digit <br> Count (80 + 12k) | \% of Useful <br> Data |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| 10 | 110 | 200 | 55.0 |
| 20 | 220 | 320 | 68.8 |
| 30 | 330 | 560 | 75.0 |
| 40 | 440 | 680 | 78.7 |
| 50 | 550 | 800 | 80.9 |
| 60 | 660 | 920 | 82.5 |
| 70 | 770 | 1040 | 83.7 |
| 80 | 880 | 1160 | 85.6 |
| 90 | 990 | 1280 | 86.0 |

Table IV-Intro-1. Percentage of useful data in a block

Since approximately 208 digits can be recorded per linear inch of tape, the number of digit spaces per 100 feet of tape in one lane is:

$$
Q_{100} \approx 208 \frac{\text { digits }}{\text { inch }} \times 12 \frac{\text { inches }}{\text { foot }} \times 100 \text { feet }
$$

$\approx 250,000$ digit spaces

Table IV - Intro - 2 shows the number of blocks and the number of words of useful data which can be recorded in 100 feet of tape in one lane.

| Block <br> size <br> (kords) | Number <br> of blocks <br> $[250,000 /(80+12 \mathrm{k})]=\mathrm{B}$ | Number of words <br> of useful data <br> $(\mathrm{W}=\mathrm{B} \times \mathrm{k})$ |
| :---: | :---: | :---: |
| 10 | $1,250.00$ | 12,500 |
| 20 | 781.25 | 15,625 |
| 30 | 568.18 | 17,045 |
| 40 | 446.43 | 17,857 |
| 50 | 367.65 | 18,383 |
| 60 | 312.50 | 19,750 |
| 70 | 271.74 | 19,022 |
| 80 | 240.38 | 19,397 |
| 90 | 215.52 | 19,531 |
| 100 | 195.31 |  |

Table IV-Intro-2. Number of blocks and words of useful data recorded in 100 feet of tape in one lane.

Table IV-Intro-3 shows how the capacity of a tape storage unit containing a 3500-foot length of tape varies with block size.

| Block <br> size <br> (k ords) | Per lane |  | Per tape |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Blocks | Words | Blocks | Words |
| 10 | 43,750 | 437,500 | 87,500 | 875,000 |
| 20 | 27,344 | 546,880 | 54,688 | $1,093,760$ |
| 30 | 19,886 | 596,580 | 39,772 | $1,193,160$ |
| 40 | 15,625 | 625,000 | 31,250 | $1,250,000$ |
| 50 | 12,868 | 643,400 | 25,736 | $1,286,800$ |
| 60 | 10,938 | 656,280 | 21,876 | $1,312,560$ |
| 70 | 9,511 | 665,770 | 19,022 | $1,331,540$ |
| 80 | 8,413 | 673,040 | 18,826 | $1,346,080$ |
| 90 | 7,543 | 678,870 | 15,086 | $1,357,740$ |
| 100 | 6,836 | 683,600 | 13,672 | $1,367,200$ |

Table IV-Intro-3. Magnetic-Tape Storage Unit capacity

Table IV-Intro-4 shows how the capacity of a Datafile unit varies with block size. Each of the 50 tapes in such a unit is 250 feet long.

| $\begin{gathered} \text { Block } \\ \text { size } \\ \text { (k words) } \end{gathered}$ | Per Lane |  | Per Tape |  | Per Unit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Blocks | Words | Blocks | Words | Blocks | Words |
| 10 | 3,125 | 31,250 | 6,250 | 62,500 | 312,500 | 3,125,000 |
| 20 | 1,953 | 39,060 | 3,906 | 78,120 | 195,300 | 3,906,000 |
| 30 | 1,420 | 42,840 | 2,840 | 85,680 | 142,000 | 4,284,000 |
| 40 | 1,116 | 44,640 | 2,232 | 89,280 | 111,600 | 4,464,000 |
| 50 | 919 | 45, 950 | 1,838 | 91,900 | 91, 900 | 4,595,000 |
| 60 | 781 | 46,860 | 1,562 | 93,720 | 78,100 | 4,686,000 |
| 70 | 679 | 47,530 | 1,358 | 95,060 | 67,900 | 4,753,000 |
| 80 | 601 | 48, 080 | 1,202 | 96,160 | 60,100 | 4,808,000 |
| 90 | 539 | 48,510 | 1,078 | 97,020 | 53,900 | 4,851,000 |
| 100 | 488 | 48,800 | 976 | 97,600 | 48,800 | 4,880,000 |

Table IV-Intro-4. Datafile Capacity

## The Editing Process

The editing procedure consists of an examination of magnetic tape to determine whether there are any imperfections---i.e., flaws--on it, and the subsequent "deletion" of the flaws by preceding them with flaw markers. A flaw marker consists of "zeros" in channels one through four, "ones" in channels five and six (thus, 11 0000). A sufficient number of flaw markers are recorded preceding a flaw so that any block which is being written when the flaw-marked area is encountered can be completely written before the actual flaw is encountered. Before the next block is written, the remainder of the flaw-marked area and the flaw are skipped.

Any magnetic-tape unit can be provided with the ability to edit tape by the inclusion in it of the "edit packages." It is mandatory, of course, that at least one unit have the ability to edit tape.

$$
\text { IV - Intro - } 9 \quad 9 / 1 / 57
$$

The procedure for editing tape in a Datafile is essentially the same as that for the tape storage unit. It is necessary to distinguish two cases, however: "brand new" tape, and tape which has been used (i.e., which is to be re-edited).

If the tape has been used, it should bear a label---that is, an identification block---which can be verified, under program control, as identifying a tape which it is safe to edit. After verification, necessary monitoring information and/or directions to the operator can be printed on the Supervisory Printer, following which the editing procedure can be initiated.

If the tape is brand new, however, it will not bear a label for interrogation. But it is possible to distinguish tape which has no information written on it: if a MAGNETIC-TAPE READ (MRD) instruction is issued to a tape which is blank, tape motion will be started and continued in an effort to find written information; thus, tape will be moved to the end, unless there is manual intervention.

In addition, brand new tape may not bear the reflective strips which are used to define physical beginning and end. It is necessary to affix the strips if they are not present. Let us assume that this has been accomplished. ${ }^{1}$

Suppose also that appropriate monitoring information andor directions to the operator are printed on the Supervisory Printer in this case too.

1 A procedure for doing this is described in the Handbook of Operating Procedures.

The initiation of the editing procedure begins with the release by the operator of several interlocks whose purposes include verification that the tape unit is in write status as well as protection against accidental editing. The precise sequence of steps to initiate editing is described in the Handbook of Operating Procedures. The release of the interlocks causes control to be transferred to the unit on which editing is to take place: both the Computer and the Magnetic-Tape Control Unit are released for other use when the interlocks are released. That is to say, once initiated, editing is carried out independently of both the Magnetic-Tape Control Unit and the Computer.

When the EDIT button is depressed, tape movement starts in the forward direction. After reaching the physical end-of-tape marker, the direction of motion is reversed. Tape movement ceases--and the editing process has been completed---when the physical be-ginning-of-tape is reached. During these two passes the following are accomplished:

1. At the beginning of the forward pass, magnetic beginning-of-tape (10 1111) is written in both lanes simultaneously.
2. During the remainder of the forward pass, the tape is "erased."
3. At the beginning of the backward pass, magnetic end-of-tape (10 1111) is written in both lanes simultaneously.
4. During the remainder of the backward pass, whenever a flaw is discovered in either lane, flaw
markers are written simultaneously in both lanes. The magnetic beginning-of-tape appears to be covered with flaws: it is overwritten with flaw markers. Of course, a tape label should be written after the editing process so that the tape may be identified, under program control, as one which has been edited and which is ready for initial writing.

## Writing on Newly-Edited Tape

The establishment of format on newly -edited tape is accomplished by execution of MAGNETIC-TAPE INITIAL WRITE (MIW) or MAGNETIC-TAPE INITIAL WRITE, RECORD (MIR) instructions. These instructions write the preface associated with each block as well as the block itself. MIW is used to write from one to ten blocks, all of which contain the same number of words; MIR is used to write from one to ten blocks, no two of which need to contain the same number of words.

Two kinds of blocks are used to provide terminal-condition control: one is called an "end-of-tape" block, the other a "control" block. Except for its contents, each of these blocks is completely defined by the manner in which it is regarded during the execution of instructions. Table IV-Intro-5a defines the end-of-tape block; Table IV-Intro-5b defines the control block. The reader is cautioned that some of the defining conditions will become (more) meaningful only after he has a grasp of the manner in which instructions are executed.

The end-of-tape block is a one-word block---i.e., its preface is 01---which occupies the space of a ten-word block when it is written on tape. An end-of-tape block is the only block which can
be written if the preface specified is less than ten; unless the preface is 0l---when it is specified as less than ten---an improper-block-length ALARM STOP will occur.

The first word of the end-of-tape block is the only word of the block which contains information relevant to the program (the rest of the block written on tape is an "erase block" which automatically is supplied by the tape control unit). The format of the relevant word---it is called the control word---is the following: $\pm i i$ aaaa bbbb. The sign digit may be used to specify B-register address-modification of bbbb when the control word is read; ii are not relevant; aaaa is the address of the location in which will be stored information enabling the program to determine the circumstances in which the end-of-tape block is encountered (see Table IV-Intro-5a), and $B$ [bbbb] is the address of an alternate instruction, that is, the address of the location to which control is transferred when the block is encountered (again, see Table IV-Intro-5a for details).

A control block is a uniquely identified block, namely any block--with the exception of an end-of-tape block--with a 7 in the sign-digit position of the address word. 1 End-of-tape blocks cannot also be used as control blocks: if an end-of-tape block has a 7 in the sign-digit position of the control word, the 7 will not be recognized as designating a control block.

1
As will be seen below, the sign-digit position of the address word cannot be included in the search key; that is, the contents of the sign-digit position cannot be used as part of the address of a block. The sign-digit is also excluded from scan key.

$$
\text { IV - Intro - } 13
$$

| Operation | Description of effect on encountering end-of-tape block |
| :---: | :---: |
| MAGNETIC-TAPE INITIAL WRITE (MIW) <br> MAGNETIC-TAPE INITIAL WRITE, RECORD (MIR) | Not applicable, since tape is newly edited. |
| MAGNETIC-TAPE OVERWRITE (MOW) <br> MAGNETIC-TAPE OVERWRITE, <br> RECORD (MOR) | If prefaces match, end-of-tape block is overwritten just like any other block. <br> If prefaces do not match: <br> 1. Terminate the operation; <br> 2. Position tape so "next" block can be written; <br> 3. Store (rp) in aaaa:04 and (rC:04) in aaaa: 64 and <br> 4. Transfer control to $B$ [bbbb] (i.e., $B[b b b b] \rightarrow r P$ ). |
| MAGNETIC-TAPE READ (MRD) MAGNETIC-TAPE READ, RECORD (MRR) | 1a. If MRD, no words are transferred to storage; <br> lb. If MRR, the preface is transferred to storage; <br> 2. Terminate the operation; <br> 3. Position tape so "next" block can be read; <br> 4. Store (rP) in aaaa:04 and (rC:04) in aaaa:64; and <br> 5. Transfer control to B [bbbb] $(i . e ., B[b b b b] \rightarrow r P)$. |

Table IV-Intro-5a. Defining the End-of-Tape Block

| Operation | Description of effect on encountering end-of-tape block |
| :---: | :---: |
| MAGNETIC-TAPE SEARCH (MTS) MAGNETIC-TAPE FIELD SEARCH (MFS) | 1. When tape is moving forward: <br> a. Terminate the operation; and <br> b. Position tape so end-oftape block can be read. <br> 2. When tape is moving backward the end-of-tape block is treated like a normal block. |
| MAGNETIC-TAPE SCAN (MTC) MAGNETIC-TAPE FIELD SCAN (MFC) | 1. Terminate the operation; and <br> 2. Position tape so end-of-tape block can be read. |
| MAGNETIC-TAPE POSITION FORWA RD <br> (MPF) <br> MAGNETIC-TAPE POSITION <br> BACKWARD <br> (MPB) <br> MAGNETIC-TAPE POSITION <br> AT END OF INFORMATION (MPE) | Treated like a normal block. |
| MAGNETIC-TAPE REWIND (MRW) <br> MAGNETIC-TAPE REWIND, <br> DEACTIVATE (MDA) | Rewind ignores all information written on tape. |

Table IV-Intro-5a (concluded). Defining the End-of-Tape Block

The last word of a control block is a control word which has the same format as the control word in an end-of-tape block. The control word in a control block serves the same function as the control word in an end-of-tape block (see Table IV-Intro-5b for details).

When a MIW or MIR instruction is issued, the writing of the first preface does not begin until an amount of blank tape equivalent to inter-block gap is passed. The writing of each subsequent preface is subject to the same restriction: after the end-of-block character and erase gap are written---or sensed, if another MIW or MIR instruction is issued---writing is inhibited until an amount of tape equivalent to inter-block gap is passed. In this manner, writing in the flaw-marked area at the beginning of tape is prevented; also, writing over a flaw is prevented, since a flawmarked area preceding an imperfection is long enough to permit the completion of the writing of any maximum-length block if the flawmarked area is encountered while writing is in process.

The magnetic-tape End-of-Tape Indicator is set "on" at the completion of the operation if magnetic end-of-tape is encountered during the execution of a MIW or MIR instruction. The writing operation will be completed: during the editing process the amount of tape marked as magnetic end-of-tape is more than sufficient to permit the completion of any instruction which may be in progress at the time magnetic end-of-tape is encountered. In fact, the area marked as magnetic end-of-tape is long enough to permit the writing of control information at the end of every tape, as well.

| Operation | Description of effect on encountering control block |
| :---: | :---: |
| MAGNETIC-TAPE INITIAL <br> WRITE (MIW) <br> MAGNETIC-TAPE INITIAL WRITE, <br> RECORD (MIR) | Not applicable, since tape is newly edited. |
| MAGNETIC-TAPE OVERWRITE (MOW) <br> MAGNETIC-TAPE OVERWRITE, <br> RECORD (MOR) | Treated like a normal block. |
| MAGNETIC-TAPE READ (MRD) MAGNETIC-TAPE READ, RECORD (MRR) | 1. All words but the control word---the last word---go to storage; <br> 2. Terminate the operation; <br> 3. Position tape to read the next block; <br> 4. Store (rP) in aaaa:04 and ( $\mathrm{rC}: 04$ ) in aaaa: 64; and <br> 5. Transfer control to B [bbbb] (i.e., $B[b b b b] \rightarrow r P$ ). |
| MAGNETIC-TAPE SEARCH (MTS) MAGNETIC-TAPE FIELD SEARCH (MFS) | Treated like a normal block. |
| MAGNETIC-TAPE SCAN (MTC) MAGNETIC-TAPE FIELD SCAN (MFC) | 1. Terminate the operation; and <br> 2. Position tape so control block can be read. |
| MAGNETIC-TAPE POSITION <br> FORWA RD <br> (MPF) <br> MAGNETIC-TAPE POSITION <br> BACKWARD (MPB) <br> MAGNETIC-TAPE POSITION AT <br> END OF INFORMATION (MPE) | Treated like a normal block. |
| MAGNETIC-TAPE REWIND (MRW) <br> MAGNETIC-TAPE REWIND, <br> DEACTIVATE (MDA) | Rewind ignores all information written on tape. |

Table IV - Intro - 5b. Defining the Control Block

Every MIW and MIR instruction must be followed by a MAGNETICTAPE INTERROGATE END-OF-TAPE, BRANCH (MIE) instruction to determine whether magnetic end-of-tape was encountered by the last MIW or MIR instruction. If magnetic end-of-tape was encountered, a marker must be written to identify the end of information. A procedure for establishing a control marker, that is, for bounding a file, is described in the Handbook of Programming and Coding Techniques.

## Search

MAGNETIC-TAPE SEARCH (MTS) is an instruction which provides the ability to locate in a tape file a specified block. The block specified is the one whose first word-- the "address" of the block -is identical with a specified search key. The sign digit is excluded from the address, that is, from the search key. Once initiated, searching is done under direction of the Magnetic-Tape Control Unit, independently of the Computer.

The searching operation is executed as follows: tape is moved first in the forward direction until a block is encountered whose address is greater than or equal to the search key. 1 The direc.tion of tape motion is then reversed; tape moves backward until one of two events occurs:

1. A block is found whose address is identical with the search key. In this case the operation terminates with tape positioned so that the head can read the block whose address is identical with the search key.

1 In case an end-of-tape block is encountered during a searching operation, the operation is modified as indicated in Table IV Intro-5a.
2. A block is found whose address is less than the search key. In this case, the direction of tape motion is again reversed, and tape is moved in the forward direction. Tape movement stops with the head near the end of the block whose address is less than the search key. The head is in position to read the next block, that is, the first block whose address is greater than the search key.

It is apparent from this last statement that a searching operation may terminate with the tape positioned so the head can read a block whose address is different from the search key. Hence, it is necessary to verify, under program control, that the block sought has been found.

It should be noted, also, that the nature of the searching operation imposes one important requirement on the structure of a file: the blocks which are written in any lane must be arranged in order of increasing addresses, from beginning to end, if the searching operation is to be used. Techniques for partitioning a lane so that it may contain a part or all of more than one file must also order each file within partitions.

It is possible to execute a search instruction using a par-tial-word search key. The definition of the partial-word boundaries, sL, must be pre-set in the two high-order digit positions in the B-register (that is, $s L=(r B: 82)$ ). The instruction is MAGNETICTAPE FIELD SEARCH (MFS).

## Scan

MAGNETIC-TAPE SCAN (MTC) is an instruction which provides the ability to locate blocks having a code which categorizes the blocks

$$
\text { IV - Intro - } 19 \quad 9 / 1 / 57
$$

as belonging to a certain class; for example, from an accountsreceivable file we may wish to examine the record of every account which is delinquent.

The category code of a block may be in any one of the first ten words of the block. The sign-digit position of a word is excluded from the category code.

The scanning operation is executed as follows: tape is moved in the forward direction in an attempt to locate a block whose category code is identical with the scan key. The operation will terminate when either of two events occurs:

1. A block is found whose category code is identical with the scan key. The operation terminates with the head in position to read the block whose category code is identical with the scan key. Or,
2. A control block or end-of-tape block is encountered, in which case the operation terminates with the head in position to read the control or end-of-tape block.

Note that a scanning operation can terminate without having located a sought-for block. Hence, it is necessary to verify, under program control, that a sought-for block has been found.

It is possible to execute a scanning operation using a par-tial-word scan key. The definition of the partial-word boundaries, sL, must be pre-set in the two high-order digit positions in the B register (that is, $s L=(r B: 82)$ ). The instruction is MAGNETICTAPE FIELD SCAN (MFC).

## Reading

It is possible to read from one to ten blocks with one instruction. If these blocks are all the same length, a MAGNETIC-TAPE READ (MRD) instruction is executed. The first word of the first block read---the address of that block---is written in the location whose address is specified in the MRD instruction. Succeeding words of the first, and all following blocks, are written into consecutivelyaddressed locations following the location whose address is specified in the instruction.

If the blocks to be read are not all the same length, or-mwhat is the same thing---if their lengths are not known to the program in advance--- a MAGNETIC-TAPE READ, RECORD (MRR) instruction is executed. This instruction causes the preface---which specifies how many words are contained in the block---associated with each block to be read and written into storage immediately preceding the first word of the associated block. Suppose, for example, that the instruction orders three blocks to be read, that the address specified in the instmuction is 1001, and that the three blocks are, in order, 23,37 , and 17 words long. Figure IV - Intro - 2 shows the allocation of storage after completion of the instruction.

Note that the preface occupies the two high-order digit positions of the location in which it is stored.

Note also that Figure IV-Intro-2 shows the allocation of storage required for the execution of a MAGNETIC-TAPE INITIAL WRITE, RECORD instruction.

| LOCATION | CONTENTS |
| :---: | :---: |
| 1001 | 02300000000 (preface of first block) |
| 1002 | Address word of first block |
| - | - |
| - |  |
| 1024 | 23rd word of first block |
| 1025 | 03700000000 (preface of second block) |
| 1026 | Address word of second block |
| - |  |
| - | - |
| 1062 | 37 th word of second block |
| 1063 | 01700000000 (preface of third block) |
| 1064 | Address word of third block |
| - | - |
| - | - |
| 1080 | 17th word of third block |

Figure IV-Intro-2. Example of allocation of storage on execution of MRR.

It is possible for a reading instruction to be terminated without having read as many blocks as are specified in the instruction. This event may occur in case a control or end-of-tape block is encountered during the operation. The consequences of encountering a control block or end-of-tape block during a reading operation are specified in Table IV-Intro-5b and Table IV-Intro-5a, respectively.

## Overwriting

The magnetic-tape system of the DATATRON 220 features the ability to modify information already recorded on tape. That is, the contents of any block may be altered, as required, without the need to copy the entire tape. This ability is provided by two instructions, MAGNETIC-TAPE OVERWRITE (MOW) and MAGNETIC-TAPE OVERWRITE, RECORD (MOR).

The execution of these instructions differs from the execution of the corresponding MIW and MIR instructions only in these essential respects:

1. It is not possible to execute MOW or MOR on newlyedited tape. If an attempt is made to overwrite on newly-edited tape, the tape will be moved to the physical end-of-tape marker, unless there is manual intervention.
2. Before overwriting begins, the preface written on tape is compared with the preface specified by the instruction. If the prefaces are identical, the block on tape will be overwritten; otherwise, a preface-mismatch ALARM STOP will occur, unless the mismatch occurs with an end-of-tape block (see Table IV-Intro-5a).

The contents of a control block or end-of-tape block may be modified using the MOW or MOR instructions.

## Positioning

MAGNETIC-TAPE POSITION FORWARD (MPF) and MAGNETIC-TAPE POSITION BACKWARD (MPB) permit tape to be moved forward or backward, respectively, passing over from one to ten blocks. Once initiated, these

$$
\text { IV - Intro - } 23 \quad 9 / 1 / 57
$$

instructions are executed under direction of the Magnetic-Tape Control Unit, independently of the Computer.

MAGNETIC-TAPE POSITION AT END OF INFORMATION (MPE) moves tape, positioning it so that the read-write head is near the end of the last block written (that is, near the end of information) ready to (initial) write a next block.

MAGNETIC-TAPE REWIND (MRW) and MAGNETIC-TAPE REWIND, DEACTIVATE (MDA) allow tape to be rewound at the direction of the program. Once initiated, these instructions are executed under direction of the Magnetic-Tape Storage Unit or Datafile, independently of both the Computer and the Magnetic-Tape Control Unit. The MDA instruction differs from MRW in one essential respect: MDA causes interlocks to be set; these interlocks must be released manually by the system operator before the tape unit specified can be used by the program. If an instruction refers to a unit which is inoperative because these interlocks have not been released, a not-ready ALARM STOP will occur.

MAGNETIC-TAPE LANE SELECT (MLS) allows for the selection of a read-write head in a specified lane without any tape motion. Its principal purpose is in connection with the writing of control blocks so that they occupy, logically, the same relative position in both lanes of the same tape when control blocks are used to mark end-offile or end-of-tape.

## Interrogation

MAGNETIC-TAPE INTERROGATE, BRANCH (MIB) permits the program to determine if a designated tape unit is ready to be used. If the unit queried is ready, control is transferred.

## Input Sign Control

MAGNETIC-TAPE READ and MAGNETIC-TAPE READ, RECORD may be coded to permit B-register address-modification of designated words read from magnetic tape.

B-register address modification can occur only if (rC:41)/8mi. The word read from tape is examined in the $D$ register to see if B-register address modification is designated:

1. If $(r D: \pm 1) / 8=1, B-r e g i s t e r$ address modification will occur; at the same time, (rD: $\pm 1) / 8$ is set to zero.
2. If (rD: $\mathbf{I}_{1}$ ) $/ 8=0$, no modification of the word read from tape will occur.

There is one exception to the above: if B-register address modification of a control word (in a control or end-of-tape block) is intended, the sign digit of the control word should be odd. Then, when the control word is read, B-register address modification will occur no matter how the instruction is coded.

## Parity Checking

As noted above, every digit is written on magnetic tape with an odd-parity bit. A parity error can be detected, however, only during the portion of an operation in which the read-write head is in read status. For example, the head is in read status during an entire searching operation.

Generally speaking, the detection of parity errors falls into two classes:

$$
\text { IV -Intro - } 25
$$

1. The detection of errors in the part of the block which is relevant to the instruction being executed. (For example, the block address when searching; the entire block when reading.) We call this a Class I error.
2. The detection of errors in a part of the block which is not relevant to the instruction being executed. (For example, all other words but the block address when searching.) We call this a Class II error.

In the DATATRON 220, only parity errors which fall into the first class are detected. The detection of Class II errors is ignored.

Table IV-Intro-6 defines the Class I errors.
In conclusion, two statements can be made about parity errors:

1. The detection of a parity error has priority over any other kind of error which might occur simultaneously. For example, suppose a parity error is detected in a preface during a MAGNETIC-TAPE OVERWRITE instruction: the parity error has priority - i.e., takes precedence in the demand for activity - over the preface mismatch.
2. The initial detection of a parity error results, automatically, in two attempts to repeat the operation during which the error is detected in order to eliminate the detected error (if it is due to a dust particle, say). For example, if the error is detected during MAGNETIC-TAPE READ, two additional attempts will be made to read the block. In case the parity error cannot be eliminated, a parity-error ALARM STOP will occur. Tape movement will

| Operation | Location of error | Remarks |
| :---: | :---: | :---: |
| MAGNETIC-TAPE SEARCH <br> MAGNETIC-TAPE FIELD <br> SEARCH | 1. Address <br> 2. Preface of end-oftape block | 1. Correct address, but appears to be <br> a. incorrect <br> b. correct (if the parity bit is "dropped"). <br> 2. Incorrect address, but appears to be <br> a. correct <br> b. incorrect. <br> 3. End-of-tape block must be recognized. |
| MAGNETIC-TAPE SCAN MAGNETIC-TAPE FIELD SCAN | 1. Category code. <br> 2. Control block mark-er-digit in address of block. <br> 3. Preface of end-oftape block. | 1. Correct category code, but appears to be <br> a. incorrect <br> b. correct (if the parity bit is "dropped"). <br> 2. Incorrect category code, but appears to be <br> a. correct <br> b. incorrect. <br> 3. Control block must be recognized. <br> 4. End-of-tape block must be recognized. |
| MAGNETIC-TAPE READ MAGNETIC-TAPE READ, RECORD | 1. Entire block. <br> 2. Preface. <br> 3. Control block marker-digit in address of block. | 1. Control block must be recognized. <br> 2. End-of-tape block must be recognized. |
| MAGNETIC-TAPE OVERWRITE <br> MAGNETIC-TAPE OVERWRITE, RECORD | 1. Preface. | 1. Correct preface, but appears to be <br> a. incorrect. <br> b. correct (if parity bit is dropped) <br> 2. Incorrect preface, but appears to be <br> a. correct <br> b. incorrect. <br> 3. Parity has priority over preface mismatch. |

stop with the head positioned to read the block in which the error was detected.

The block in question will have been read from tape and written in core storage.

## Digit-count/Word-count Checking

Preceding every word written on tape is a timing character. During reading operations this character is used by the MagneticTape Control Unit to verify that every word read is 11 digits long. That is, a "digit count" check is made.

During reading operations the preface associated with the block being read is used by the Magnetic-Tape Control Unit to verify that all of the data words in the block have been read. That is, a "word count" check is made.

If, during a reading operation, the digit count and/or the word count fail to check, two additional attempts will be made to read the block in question. These re-trials are made automatically under direction of the Magnetic-Tape Control Unit. If the digit count or the word count fails to check in both of these attempts to read the block, a digit-count/word-count ALARM STOP will occur, with the read-write head in position to read the block in which the error occurred.

The questionable block will have been read from tape and written in core storage.

## Timing

Normally, when processing in a lane (specifically excluding the situation after execution of MAGNETIC-TAPE LANE SELECT), tape stops with the head positioned not more than five words ( $=60$ digits) from and in front of the end-of-block mark. After a MAGNETIC-TAPE
IV-Intro-28

READ instruction, for example, tape is repositioned so that the head is located, as just described, in the last block read, prepared to read the next block. Since there are 20 digit-positions in the erase gap and 39 digit-positions in the inter-block gap, it is required to pass over 119 digit-positions before the beginning of the next block is encountered.

DEFINITION: Acceleration time is the time required to elapse before the signal read from tape reaches maximum amplitude. Acceleration time is less than 3 milliseconds ( 0.003 seconds).

DEFINITION: Start time is the time required to get from rest to the next beginning-of-block mark, that is, to pass over 119 digitpositions, starting from rest.

In accelerating to the normal speed of 120 inches per second, approximately 75 digit-positions are passed. This is accomplished in 0.003 seconds. The remaining approximately 44 digit-positions which must be passed before the beginning-of-block mark is found require slightly less than 0.002 seconds to traverse. A convervative estimate of start time, then, is 0.005 seconds ( 5 milliseconds).

An operation which terminates with the tape in motion in the forward direction requires that tape be moved so as to place the read-write head near the end of the last block operated on. This tape movement is called "turn-around".

DEFINITION: Turn-around time is the time required

1. To stop the forward motion of the tape;
2. To reverse the direction of the motion of
tape; and
3. To stop the backward motion of tape with the head positioned in the block and not more than 60 digit-positions in front of the end-of-block mark.

A convervative estimate of turn-around time is 0.005 seconds (5 milliseconds).

Because it is possible to establish files in so many different formats, it is not possible to provide an exhaustive listing of the time required to perform any of the many operations which are possible. Sufficient information is provided in this section to permit any necessary time estimates to be made.

The tables which follow illustrate some representative samples of time estimates for execution of MAGNETIC-TAPE READ or MAGNETICTAPE WRITE.

| Block <br> size <br> (words) | Start <br> time <br> (ms) | Reading or <br> Writing time <br> (ms) | Total <br> time <br> (ms) |
| :---: | :---: | :---: | :---: |
| 10 | 5 | 6.4 | 11.4 |
| 20 | 5 | 11.2 | 16.2 |
| 30 | 5 | 16.0 | 21.0 |
| 40 | 5 | 20.8 | 25.8 |
| 50 | 5 | 25.6 | 30.6 |
| 60 | 5 | 30.4 | 35.4 |
| 70 | 5 | 35.2 | 40.2 |
| 80 | 5 | 40.0 | 45.0 |
| 90 | 5 | 44.8 | 49.8 |
| 100 | 5 | 49.6 | 54.6 |

Table IV-Intro-7. Time required to read or write one block (starting from rest).

| Block <br> size <br> (words) | Start <br> time <br> (ms) | Reading or <br> Writing time <br> (ms) | Total <br> time <br> (ms) |
| :---: | :---: | :---: | :---: |
| 10 | 5 | 38.4 |  |
| 20 | 5 | 62.4 | 43.4 |
| 30 | 5 | 86.4 | 67.4 |
| 40 | 5 | 110.4 | 11.4 |
| 50 | 5 | 134.4 | 139.4 |
| 60 | 5 | 158.4 | 163.4 |
| 70 | 5 | 182.4 | 187.4 |
| 80 | 5 | 206.4 | 211.4 |
| 90 | 5 | 230.4 | 235.4 |
| 100 | 5 | 254.4 | 259.4 |

Table IV-Intro-8. Time required to read or write five blocks (starting from rest).

| Block <br> size <br> (words) | Start <br> time <br> (ms) | Reading or <br> Writing time <br> (ms) | Total <br> time <br> (ms) |
| :---: | :---: | :---: | :---: |
| 10 | 5 | 78.4 | 83.4 |
| 20 | 5 | 126.4 | 131.4 |
| 30 | 5 | 174.4 | 179.4 |
| 40 | 5 | 222.4 | 227.4 |
| 50 | 5 | 270.4 | 275.4 |
| 60 | 5 | 318.4 | 323.4 |
| 70 | 5 | 366.4 | 371.4 |
| 80 | 5 | 414.4 | 419.4 |
| 90 | 5 | 462.4 | 467.4 |
| 100 | 5 | 510.4 | 515.4 |

Table IV - Intro - 9. Time required to read or write ten blocks (starting from rest).

The reader will note that none of the tables include turnaround time, although that time may have to be given consideration when making timing estimates. Generally, however, turn-around time as well as repositioning time -- if the job requires overwriting the blocks read -- can be masked, in substantial part, by the time required to process the blocks read.

$$
\text { IV - Intro - } 31
$$

The entries in the preceding three tables were computed on the basis of the following considerations: the time, $T_{R, W}$ required to read or write $n$ blocks, each $k$ words long, starting with the tape at rest, is composed of the following elements:

1. Start time, $t_{s}$. $t_{s}=5 \mathrm{~ms}$.
2. Time required to pass the space occupied by (the remainder of) the first block, $\mathrm{t}_{1} . \mathrm{t}_{1}=0.04(41+12 \mathrm{k}) \mathrm{ms}$.
3. Time required to pass the space occupied by the remaining n-1 blocks, including the inter-block gap preceding each of the remaining $n-1$ blocks, $t_{f}, t_{f}=0.04(n-1)(80+12 k)$ ms.

Hence,

$$
\begin{aligned}
T_{R, W} & =t_{s}+t_{1}+t_{f} \\
& =5+0.04(41+12 k)+0.04(\mathrm{n}-1)(80+12 k) \\
T_{R, W} & =3.44+3.2 n+0.48 \mathrm{nk} \mathrm{~ms} .
\end{aligned}
$$

$t_{f}$ provides a measure of the time required to read or write n-l blocks, each $k$ words long, when the tape is travelling at full speed. Hence, one may compute the time, $t$, required to read or write $m$ blocks, each containing $k$ words, with the tape moving at full speed, using the formula

$$
\mathrm{t}=\mathrm{m}(3.2+0.48 \mathrm{k}) \mathrm{ms}
$$

The time, $\mathbf{T}_{\mathbf{P}}$, required to position backward (that is, to execute a MPB instruction) may be deduced on the basis of the following considerations: the time required to position backward n blocks, each $k$ words long, starting with the tape at rest, is composed of the following elements:

$$
\text { 1. Start time, } t_{s} \cdot t_{s}=5 \mathrm{~ms}
$$

2. Time required to pass the space occupied by the remainder of the first block, not including the inter-block gap which precedes this block $\tau_{1}$. Recall that the head is positioned initially approximately 60 digit-positions from the end-ofblock character.
$\tau_{1}=0.04(80+12 k-119-60-20-39) \mathrm{ms}$.
3. Time required to pass the space occupied by the remaining $n-1$ blocks, including the inter-block gap following each of the remaining $n-1$ blocks, $\tau_{f} . \tau_{f}=0.04(\mathrm{n}-1)(80+12 \mathrm{k}) \mathrm{ms}$.
4. Stop time. This is the same as start time.

Hence,

$$
\begin{aligned}
T_{\mathbf{p}} & =t_{s}+\tau_{1}+\tau_{f}+t_{s} \\
& =5+0.04(12 \mathrm{k}-158)+0.04(\mathrm{n}-1)(80+12 \mathrm{k})+5 \\
\mathbf{T}_{\mathbf{P}} & =3.2 \mathrm{n}+0.48 \mathrm{kn}+0.5 \mathrm{~ms} .
\end{aligned}
$$

Information Flow
The general nature of information flow during input and output was discussed in Section II. In some details, however, the flow of information during execution of magnetic-tape operations is different from that indicated in Section II. For this reason, the flow of information is described again below.

Input flow
Input flow is shown in Figure IV-Intro-7.

1. (rD:00) -- the $D$ register contains an image of the instruction brought from storage during the Fetch Phase -- are transferred to the $T$ register in the Magnetic-Tape Control Unit.
2. The address part of the C register -- which specifies the location in storage where the first word read from tape will be stored -- is copied into the four high-order digit-positions of the C register, that is, (rC:04) $\rightarrow$ rC: 44. This address is preserved in case a parity-error is detected or the digit-count/word-count check fails and an attempt is made -- under machine control -- to re-read the block in which the error is detected: the Computer must have the address of the location into which is to be written the first word of the block read from tape.
3. The address part of the $C$ register -- which specifies the location in storage where the next word read from magnetic tape is to be stored -- is transferred to the E register. At the same time, the address part of the $C$ register is counted up 1.
4. The next word on tape is read and transferred to the $D$ register.
5. The contents of the $D$ register are then transferred to the IB register, with or without B-register modification as specified and indicated.
6. The contents of the IB register are transferred to storage.

If all of the words of the block have not been read, there is a return to step 3 for the next word.

If all of the blocks, as specified by the instruction, have not been read, there is a return to step 2 to prepare for reading the next block.

Such modifications in the flow as are required when a control or end-of-tape block is encountered will be explained in the description of the Execute Phase of the appropriate instruction.


Figure IV-Intro-7. Input flow

Output flow
Output flow is shown in Figure IV - Intro-8.

1. ( $r \mathrm{D}: 00$ ) -- the D register contains an image of the instruction brought from storage -- are transferred to the $T$ register.
2. The address part of the C register -- which specifies the location in storage from which will be taken the first word to be written on tape -- is copied into the four high-order digit positions of the $C$ register, that is, (rC:04) $\rightarrow$ rC:44.
3. The address part of the $C$ register -- which specifies the location in storage from which will be taken the next word to be written on tape -- is transferred to the E register. At the same time, the address part of the $C$ register is counted up 1.
4. The word is transferred from storage to the IB register.
5. The contents of the $I B$ register pass through the adder to the Magnetic-Tape Control Unit and thence to the designated tape unit, with the low-order digit of the word written first.

If all of the words of the block have not been written, there is a return to step 3 for the next word.

If all of the blocks, as specified by the instruction, have not been written, there is a return to step 2 to prepare for writing the next block.

## Use of DATATRON 205 Magnetic Tape

It is possible to read from magnetic tape which has been prepared by a DATATRON 205 system.

The reader may recall that a word is written on DATATRON 205 magnetic tape with sign digit first, low-order digit last. DATATRON 220 tape, on the other hand, is written with low-order digit first, sign digit last.


It is necessary, therefore, to invert the order of the digits in a word which may be written on DATATRON 205 tape before the word can be processed in the DATATRON 220. This may be accomplished in the DATATRON 205, before the word is written, or it may be done in the DATATRON 220, after the word has been read. A procedure to accomplish this inversion in the DATATRON 220 can be found in the Handbook of Programming and Coding Techniques.

## Exceptional Conditions

Following is a list summarizing conditions which can occur and are detected by the DATATRON 220. In addition to those enumerated below, a non-existent-address ALARM STOP and field-overflow ALARM STOP -- both of which were defined in Section II -- can occur.

1. A parity-error ALARM STOP will occur whenever a failure in parity is detected, and attempts to eliminate the error have not been successful. Parity errors are defined by TablemIV-Intro-6
2. A digit-count/word count ALARM STOP will occur during a reading operation if either the digit count (per word) or the word count (per block) fails to check.
3. An improper-block-length ALARM STOP will occur if an instruction specifies the writing of a block whose length is 2,3 , 4, 5, 6, 7, 8, or 9 words.
4. MOW and MOR begin by comparing the preface already on tape with the preface specified by the instruction. If the two prefaces are not identical, and the block on tape is not an end-of-tape block, a preface-mismatch ALARM STOP will occur.
5. If an attempt is made to write on a unit which is in notwrite status, a not-write-status ALARM STOP will occur.
6. Suppose a tape is positioned at physical end-of-tape after execution of a MIW or MIR instruction. If the next instruction referring to that unit is one which initially moves tape in the forward direction, an end-of-tape ALARM STOP will occur.

If physical end-of-tape is sensed during the execution of MTS, MFS, MTC, MFC, or MPF instructions, an "operation complete" signal will not be generated. Manual intervention is required before processing can proceed.

If physical beginning-of-tape is sensed during the execution of MTS, MFS, or MPB instructions, an "operation complete" signal will not be generated. Manual intervention is required before processing can proceed.
7. If the unit referred to by an instruction is inoperative, a not-ready ALARM STOP will occur.

Execute Phase
The remainder of Section IV is devoted to a description of the Execute Phase of all the instructions which refer to magnetic tape.


| $\mathrm{v}=8:$ | MAGNETIC-TAPE REWIND <br> will be executed. |
| :--- | :--- |
| $\mathbf{v}=9:$ | MAGNETIC-TAPE REWIND, DE-ACTIVATE <br> will be executed. |

Op: Operation code
aaaa: $\quad v=0$ : address of base of location of search key.
$\mathrm{v} \neq 0$ : aaaa is not relevant to the execution of these instructions.

## Description of operation:

Summary:
$\mathrm{v}=0, \pm \neq 4$ or 5: MAGNETIC-TAPE SEARCH will be executed.
Search on unit $u$, in the lane specified by $h h$, for the block whose address is identical with (B[aaaa]:00), the search key. When the block sought has been found, the operation will terminate with the read-write head positioned to read the desired block.

After MAGNETIC-TAPE SEARCH is initiated, it is executed under control of the Magnetic-Tape Control Unit, independently of the Computer.
$\mathrm{v}=0, \pm=4$ or 5: MAGNETIC-TAPE FIELD SEARCH will be executed.

Search on unit $u$, in the lane specified by $h h$, for the block, the corresponding part of whose address is identical with (B[aaaa]:sL), the partial-word search key. The partialword boundaries are defined by (rB: 82) =sL. When the block sought has been found, the operation will terminate with the read-write head positioned to read the desired block.

After MAGNETIC-TAPE FIELD SEARCH is initiated, it is executed under control of the Magnetic-Tape Control Unit,
IV-50-3
independently of the Computer.
$\mathbf{v}=$ 4: MAGNETIC-TAPE LANE SELECT will be executed.
On unit $u$, select the read-write head in the lane specified by hh. There is no tape movement. $\underline{v}=9$ : MAGNETIC-TAPE REWIND, DE-ACTIVATE will be executed.

Rewind unit $u$ to the physical beginning-of-tape marker. At completion of the rewind, select the read-write head in the lane specified by hh. Then, de-activate the unit.

After MAGNETIC-TAPE REWIND, DE-ACTIVATE is initiated, it is executed under control of the magnetic-tape unit, independently of both the Computer and Magnetic-Tape Control Unit.
$\mathrm{v}=$ 8: MAGNETIC-TAPE REWIND will be executed.
Except that the unit is not de-activated, this variation is the same as that executed when $v=9$.

Flow chart:
See page IV-50-9

## Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Field-overflow ALARM STOP. The test for field overflow is made before initiating the searching operation: if field overflow is detected, there will be no tape movement.
3. Parity-error ALARM STOP.
4. End-of-tape ALARM STOP.
5. Not-ready ALARM STOP.

Remarks:

1. The MAGNETIC-TAPE SEARCH or MAGNETIC-TAPE FIELD SEARCH variation will be selected for execution if $\mathbf{v}=0,1,2$, or 3 . Which of MTS or MFS will be selected is determined by the sign digit of the instruction.
2. The MAGNETIC-TAPE LANE SELECT variation will be selected for execution if $v=4,5,6$, or 7 .
3. The nature of the searching operation is defined as follows: Tape movement starts in the forward direction and continues in that direction until one of two events occurs:
a. A block is encountered whose address is greater than or equal to the search key; or
b. An end-of-tape block is encountered. When an end-oftape block is encountered, the operation is terminated with the head in position to read the end-of-tape block.

When (a) occurs, the direction of tape motion is reversed. Tape continues to move in the backward direction until one of two events occurs:
c. A block is encountered whose address is equal to the search key. In this case, the operation terminates with the head positioned to read the block whose address is identical with the search key.
d. A block is encountered whose address is less than the search key.

When (d) occurs, the direction of tape motion is again reversed. Tape moves in the forward direction until the read-write head is near the end of the block whose address is less than the search key: tape movement stops with the head in position to read the block following the one whose address is less than the search key. That is, tape movement ceases with the head in position to read the first block whose address is greater than the search key.
4. As a result of the definition of the searching operation, it can happen that an instruction to search will fail to find the sought-for block. It is necessary, therefore, to verify under program control that an instruction to search has in fact found the desired block.
5. As a result of the definition of the searching operation, an order structure is imposed on a file - or that part of it which is in one lane - if it is one in which searching is to be done: the file must be set up so that if the block whose address is $k$ follows the block whose address is $j$, then $k$ must be greater than $j$.
6. If the address of every block on a tape is greater than the search key, the reflective strip which marks the physical beginning of tape will be encountered during the backward pass after the first block has been passed. Tape movement - and, hence, searching - stops when the reflective strip is sensed. No "operation complete" signal
is generated, however; so, the Magnetic-Tape Control Unit will appear to be busy if a MIB instruction is issued or if an attempt is made to use tape (by attempting to execute a MRD instruction, for example). Manual intervention is required in order to proceed with processing.

In a properly-established file this event will not occur.
7. If the address of every block on tape is less than the search key, and if the tape is not bounded by an end-of-tape block, the reflective strip which marks the physical end of tape will be encountered during the forward pass after the last block has been passed. Tape movement - and, hence, searching - stops when the reflective strip is sensed. No "operation complete" signal is generated, however; so, the Magnetic-Tape Control Unit will appear to be busy if a MIB instruction is issued or if an attempt is made to use tape (by attempting to execute a MRD instruction, for example). Manual intervention is required in order to proceed with processing.

In a properly-established file this event will not occur.
8. If the Magnetic-Tape Control Unit is directing a searching operation at the time another magnetic-tape instruction is issued with the exception of MIB and MIE instructions - the Computer will wait for an "operation complete" signal from the Magnetic-Tape Control Unit before attempting to complete the execution of the instruction.
9. If a tape unit is rewinding - executing a MRW or MDA instruction - at the time another magnetic-tape instruction is issued - with the exception of MIB and MIE instructions - the Computer will wait for an "operation complete" signal from the referenced tape unit before attempting to complete the execution of
the instruction. If the rewinding instruction is MDA, manual intervention is required before continuing.
10. Blank tape - that is, tape on which no information is recorded - is treated like inter-block gap.
11. The sign digit cannot be included in a partial-word scan key. If it is, a field-overflow ALARM Smop will occur.

Operation name:
MAGNETIC-TAPE SCAN
MAGNETIC-TAPE FIELD SCAN

Abbreviation:
MTC
MFC
Computer time ( $\mu \mathrm{s}$ ):

$$
\text { fetch: } \quad 90
$$

execute: 160
total: 250

Instruction format:


Definitions:
士: if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.
$\pm=4$ or 5: MAGNETIC-TAPE FIELD SCAN will be executed.
u: designates magnetic-tape unit.
hh: if $u$ is a tape storage unit, lane 0 or 1 is selected according as hh is an even or odd number;
if $u$ is a Datafile, lane $h$ is selected.
k: specifies in which word of a block the category code will be found. If $k=0$, the tenth word of the block contains the category code.

Op: operation code.
aaaa: address of base of location of scan key.

## Description of operation:

## Summary:

$\pm \neq 4$ or $5:$ MAGNETIC-TAPE SCAN will be executed.
Scan on unit $u$, in the lane specified by $h h$, for the block whose category code in the $k-t h$ word is identical with (B[aaaa]:00), the scan key. When the block sought has been found, the operation will terminate with the head positioned to read the sought-for block.

After MAGNETIC-TAPE SCAN is initiated, it is executed under control of the Magnetic-Tape Control Unit, independently of the Computer.
$\pm=4$ or 5: MAGNETIC-TAPE FIELD SCAN will be executed.
Scan on unit $u$, in the lane specified by $h h$, for the block the corresponding part of whose category code in the $k-t h$ word is identical with (B[aaaa]:sL), the scan key. The partial-word boundaries are defined by $(r B: 82)=s L$. When the block sought has been found, the operation will terminate with the head positioned to read the sought-for block.

After MAGNETIC-TAPE FIELD SCAN is initiated, it is executed under control of the Magnetic-Tape Control Unit, independently of the Computer.

Flow chart:
See page IV-51-6.

## Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Field-overflow ALARM STOP. The test for field overflow is made before initiating the searching operation: if field overflow is detected, there will be no tape movement.
3. Parity-error ALARM STOP.
4. End-of-tape ALARM STOP.
5. Not-ready ALARM STOP.

## Remarks:

1. The nature of the scanning operation - which is different from MTS or MFS (which see, page IV-50-5) - is defined as follows: tape movement starts in the forward direction and continues in that direction until one of two events occurs:
a. A block is encountered whose category code is identical with the scan key; or
b. A control block or end-of-tape block is encountered. In either case, the operation terminates with the head positioned to read the block which caused the operation to terminate.
2. Note, therefore, that both MTC and MFC can terminate without having found a sought-for block. It is necessary, therefore, to verify under program control that a sought-for block has been found.
3. These two operations do not require an ordered file.
4. If there is no block on tape whose category code is identical with the scan key, and if the tape is not bounded by a control block or end-of-tape block, the reflective strip which marks the physical end-of-tape will be encountered after the last block has been passed. Tape movement - and, hence, scanning - stops when the reflective strip
is sensed. No "operation complete" signal is generated, however; so the Magnetic-Tape Control Unit will appear to be busy if a MIB instruction is issued or if an attempt is made to use tape (by attempting to execute a MRD instruction, for example). Manual intervention is required in order to proceed with processing.

In a properly-established file, this event will not occur.
5. If the Magnetic-Tape Control Unit is directing a scanning operation at the time another magnetic-tape instruction is issued with the exception of MIB and MIE instructions - the Computer will wait for an "operation complete" signal from the Magnetic-Tape Control Unit before attempting to complete the execution of the instruction.
6. Blank tape - that is, tape on which no information is recorded - is treated like inter-block gap.
7. The sign digit cannot be included in a partial-word scan key. If it is, a field-overflow ALARM STOP will occur.


## Description of operation:

## Summary:

Read $n$ blocks from unit $u$. The lane read from is that specified by the last instruction referring to a lane: MTS, MFS, MRW, MDA, MLS, MTC, MFC. Words read from tape are written into consecutively-addressed storage locations beginning with $\mathrm{B}[$ aaaa].

Words read from tape are assembled in the $D$ register before being sent to storage: if (rC:41)/8=1 and (rD: $\pm 1) / 8=1$, the word will be B-register address-modified as it goes from the D register to storage; at the same time, (rD: $\pm 1) / 8$ is set to 0 .

A control block is recognized as such: if a control block is encountered during the execution of MRD, it will be sensed, and the following events will occur:

1. Each word of the control block, except the last, will be read and written in the storage location designated.
2. The last word of the block read from tape - the control word - remains in the Computer's control section to provide information with which to terminate the operation. The control word has the following format: $\pm$ ii aaaa bbbb
a. The contents of the $\mathbf{P}$ register are preserved: $(r P) \rightarrow$ aaaa:04. This enables the program to determine the location of the instruction during whose execution the control block was encountered.
b. The contents of the address part of the C register are preserved: (rC:04) $\rightarrow$ aaaa: 64 . This enables the program to determine the location of the last word read from magnetic tape.
c. The address of the location of the next instruction selected for execution - an entry to the control routine - is transferred to the $P$ register: $B[b b b b] \rightarrow r P$.

After reading the control block, MRD is terminated.
An end-of-tape block is recognized as such: if an end-oftape block is encountered during the execution of MRD, it will be sensed, and the following events will occur:

The control word is read from tape but remains in the Computer's control section to provide information with which to terminate the operation. The control word has the same format as the control word in a control block. The transfer of the remainder of the end-of-tape block from tape to core storage is inhibited. The events described under 2(a), 2 (b), and 2(c), above, occur (with obvious changes in language: "end-of-tape" is substituted for "control").

After reading the end-of-tape block, MRD is terminated.
After termination of $M R D$, tape is positioned so that the head can read the block following the one which caused the operation to terminate.

Flow chart:
See page IV-52-7.

## Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Parity-error ALARM STOP.
3. End-of-tape ALARM STOP.
4. Digit-count/word-count ALARM STOP.
5. Not-ready ALARM STOP.

## Remarks:

1. A description of block layout can be found in the Introduction to this section; see also the description of MAGNETIC-TAPE INITIAL WRITE - pp. IV-54-2, ff. - where the assignment of storage locations is noted, as well.
2. This instruction does not read the preface word associated with each block. If the preface must be read, a MAGNETIC-TAPE READ, RECORD instruction - see pp. IV-53-2, ff. - must be executed.
3. Note that a MRD instruction may terminate without having read $n$ blocks as specified.
4. Blank tape - that is, tape on which no information is recorded - is treated like inter-block gap.
5. If an end-of-tape block is also identified as a control block - by having a 7 in the sign-digit position of the control word - the block will invariably be recognized as end-of-tape. When the end-of-tape block is read, however, B-register addressmodification of the control word will occur because its sign digit is odd.
6. During the execution of MRD, the timing character preceding each word written on tape is used to verify that 11 digits are read for each word; the preface and the end-of-block character
are used to verify that the correct number of words has been read. Should there be a failure in either the digit count or the word count during MRD, two additional attempts to eliminate the failure will be made, automatically, under the direction of the Magnetic-Tape Control Unit. If neither of the additional attempts succeeds, a digit-count/word-count ALARM STOP will occur with the tape positioned so that the read-write head can read the block in which the failure occurred.
7. After a parity-error ALARM STOP, the read-write head is in position to read the block in which the error was detected. The contents of the block will have been read from tape and written in storage, however.


## Description of operation:

Summary:
Read $n$ blocks from unit $u$. The lane read from is that specified by the last instruction referring to a lane: MTS, MFS, MRW, MDA, MLS, MTC, MFC. Words read from tape are written into consecutively-addressed storage locations, the preface associated with the first block going into B[aaaa].

Words read from tape are assembled in the $D$ register before being sent to storage: if $(r C: 41) / 8=1$, and $(r D: \pm 1) / 8=1$, the word will be B-register address-modified as it goes from the D register to storage; at the same time, (rD: $\pm 1$ )/8 is set to 0 .

A control block is recognized as such: if a control block is encountered during the execution of MRR, it will be sensed, and the following events will occur:

1. The preface and each word of the control block, except the last, will be read and written in the storage location designated.
2. The last word of the control block read from tape the control word - remains in the Computer's control section to provide information with which to terminate the operation. The control word has the following format: $\pm i i$ aaaa bbbb
a. The contents of the $p$ register are preserved: $(r P) \rightarrow$ aaaa: 04. This enables the program to determine the location of the instruction during whose execution the control block was encountered.
b. The contents of the address part of the $C$ register are preserved: ( $\mathrm{rC}: 04$ ) $\rightarrow$ aaaa:64. This enables
the program to determine the location of the last word read from magnetic tape.
c. The address of the location of the next instruction selected for execution - an entry to the control routine - is transferred to the $p$ register:

B [bbbb] $\rightarrow \mathrm{rP}$.
After reading the control block MRR is terminated.
An end-of-tape block is recognized as such: if an end-oftape block is encountered during the execution of MRR, it will be sensed, and the following events will occur:

1. The preface is read from tape and written in core storage in the location designated.
2. The control word is read from tape but remains in the Computer's control section to provide information with which to terminate the operation. This control word has the same format as the control word in a control block. The transfer of the remainder of the end-of-tape block from tape to core storage is inhibited. The events described under 2 (a), 2 (b), and 2 (c), above, occur (with obvious changes in language: "end-of-tape" is substituted for "control").

After reading the end-of-tape block, MRR is terminated.
After termination of $M R R$, tape is positioned so that the head can read the block following the one which caused the operation to terminate.

Flow chart:
See page IV-53-7.

## Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Parity-error ALARM STOP.
3. End-of-tape ALARM STOP.
4. Digit-count/word-count ALARM STOP.
5. Not-ready ALARM STOP.

Remarks:

1. During MRR, the preface associated with each block is read from tape and written into core storage. Otherwise, MRR and MRD are executed in identical fashion.
2. Suppose that a preface is kk and the preface is written in the location whose address is $L$. Then the first data word of the block will be in $L+1$ and the last data word in $L+k k$.

For example, suppose MRR says, "read three blocks; preface of first block to be written in 0984." Suppose that the first two blocks are 25 and 30 words long, respectively; the third block is a control block and is 40 words long. The allocation of storage is as shown:

| Location | Contents | Remarks |
| :---: | :---: | :---: |
| 0984 | 02500000000 | Preface of 1st block |
| 0985 | lst word | ) |
| - | - | \} first block |
| - |  | ( first block |
| 1009 | 25 th word | ) |
| 1010 | 03000000000 | Preface of 2nd block |
| 1011 | 1st word | $1$ |
| $:$ | , | \} second block |
| 1040 | 30 th word | $1$ |
| 1041 | 74000000000 | Preface and control-block marker |
| 1042 | 1st word | ) marker |
| : | $:$ | \} Control block |
| 1080 | 39 th word | ) Control block |

3. Note that a MRR instruction may terminate without having read $n$ blocks as specified.
4. Blank tape - that is, tape on which no information is recorded - is treated as if it were inter-block gap.
5. If an end-of-tape block is also identified as a control block - by having a 7 in the sign-digit position of the control word - the block will invariably be recognized as end-of-tape. When the end-of-tape block is read, however, B-register address-modification of the control word will occur because its sign digit is odd.
6. During the execution of $M R R$, the timing character preceding each word written on tape is used to verify that ll digits are read for each word; the preface and the end-of-block character are used to verify that the correct number of words has been read. Should there be a failure in either the digit count, or the word count during MRR, two additional attempts to eliminate the failure will be made, automatically, under the direction of the Magnetic-Tape Control Unit. If neither of the additional attempts succeeds, a digit-count/word-count ALARM STOP will occur with the tape positioned so that the read-write head can read the block in which the failure occurred.
7. After a parity-error ALARM STOP, the read-write head is in position to read the block in which the error was detected. The contents of the block will have been read from tape and written in storage, however.

Operation name:
MAGNETIC-TAPE INITIAL WRITE
Instruction format:

$\pm$| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $u$ | $n$ | $k$ | $k$ | $O p$ | $a_{1}$ | $a_{1}$ | $a_{1}$ | $a$ |

Definitions:
$\pm$ : if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.
$u$ : designates magnetic-tape unit.
n : specifies number of blocks to be written. $n=0$ means ten blocks.
kk: specifies number of words in each of the $n$ blocks. $k k=00$ means 100 words.

Op: operation code.
aaaa: address of base of location from which is read the first word of the first block to be written.

Operation code: 54
Abbreviation:
MIW
Time ( $\mu \mathrm{s}$ ):
fetch: 90 execute: See discussion of timing, pp. IV-Intro28, ff.

## Description of operation:

Summary:
Write - on newly-edited tape - on unit $u$; write $n$ blocks;
each block is kk words long: the minimum-length block is ten words; the maximum-length block is 100 words. The lane written on is that specified by the last instruction referring to a lane: MTS, MFS, MRW, MDA, MLS, MTC, MFC. Words written on tape are taken from consecutively-addressed locations beginning with $B[$ aaal .

This instruction causes the preface to be written immediately preceding the first word of the block with which the preface is associated.

If magnetic end-of-tape is encountered during the execution of MIW, the magnetic End-of-Tape Indicator will be set "on" at the completion of the operation.

## Flow chart:

See page IV-54-6.

## Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Improper-block-length ALARM STOP.
3. Not-write-status ALARM STOP.
4. End-of-tape ALARM STOP.
5. Not-ready ALARM STOP.

## Remarks:

1. MIW recognizes magnetic end-of-tape. Therefore, every MIW instruction must be followed by a MIE instruction to sense the status
of the Magnetic End-of-Tape Indicator. The MIE instruction provides the branch to the end-of-tape control procedure (see page IV-59-2, ff.).
2. After termination of a MIW instruction during which magnetic end-of-tape was encountered, tape is positioned at physical end. This fact is sensed by the MIE instruction which follows every MIW instruction. After execution of the MIE instruction, if the next instruction referring to the tape unit is one which causes tape movement, it must be one which causes tape to move initially in the backward direction; otherwise an ALARM STOP will occur. (Admissible instructions are MRW, MDA, MPB.)

Normally, after encountering magnetic end-of-tape, terminal control blocks must be written to bound the file just written. Procedures for accomplishing this are described in The Handbook of Programming and Coding Techniques.
3. MIW is one of two magnetic-tape operations which recognize magnetic end-of-tape. The other operation is MAGNETIC-TAPE INITIAL WRITE, RECORD.
4. It is necessary to verify, under program control, that newlyedited tape is being used (see discussion of magnetic-tape labelling procedures in Handbook of Programming and Coding Techniques). If unedited tape is used with MIW - or MIR - there is no guarantee that the tape will be readable, or if it is, that the information read will be meaningful.
5. If the unit referred to by this instruction is in not-write status - by virtue of lacking a write ring, for example - an ALARM STOP will occur.
6. To illustrate the allocation of storage, suppose a MIW instruction specifies that three blocks are to be written, each 18 words long; the first word of the first block is in location 5001.

| Location | Contents |  | Remarks |
| :---: | :---: | :---: | :---: |
| 5001 | 1st word | 1 |  |
| . | . | , |  |
| - | - | $\}$ | First block |
|  | 18 th mord | J |  |
| 5018 | 18th word | , |  |
| 5019 | 1st word | ) |  |
| - | - | , | Second block |
| - | - | $\}$ | Second block |
| 5036 | 18th word | ) |  |
| 5037 | lst word | ) |  |
| . | - | , | Third block |
| $\cdots$ |  | , | Third block |
| 5054 | 18th word | ) |  |

7. The format of a block as it appears on tape is shown on page IV-Intro-6.

## Operation code: 55

Operation name:
MAGNETIC-TAPE INITIAL WRITE, RECORD

Instruction format:
$\begin{array}{lllllllllll} \pm & 2 & 3 & 5 & 6 & 7 & 9 & 0\end{array}$

| $\pm$ | $u$ | $n$ | $i$ | $i$ | $O p$ | $a_{1}$ | $a$ | $a$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Abbreviation:

MIR

Time ( $\mu \mathrm{s}$ ):
fetch: 90
execute: See discussion of timing pages IV-Intro-28, ff.

## Definitions:

```
    土: if \pm is odd, B-register address-
        modification will occur; otherwise,
        there will be no such modification.
    u: designates magnetic-tape unit.
    n: specifies the number of blocks
        to be written. n = 0 means ten
        blocks.
    ii: not relevant to the execution of
        this instruction.
    Op: operation code.
aaaa: address of base of location from
        which is read the first word to
        be written on tape. This word
        contains the preface.
```


## Description of operation:

## Summary:

Write -- on newly-edited tape -- on unit $u$; write $n$ blocks. The lane written on is that specified by the last instruction referring to a lane: MTS, MFS, MRW, MDA, MLS, MTC, MFC. Words written on tape are taken from consecutively-addressed locations beginning with $B[$ aaaa].

The first word written is a preface word: (B[aaa]:22) are interpreted as the preface. This preface specifies how many words in the consecutively-addressed locations following $\mathrm{B}[$ aaaa] are in the first block. If more than one block is to be written, the first word following the last word of the previous block written will be interpreted as containing the preface of the next block to be written.

The minimum-length block is ten words; the maximum, 100 words.
If magnetic end-of-tape is encountered during the execution of MIR, the magnetic End-of-Tape Indicator will be set "on." The instruction will be completed, however.

Flow chart:
See page IV-55-6.
Exceptional conditions:

1. Non-existent-address ALARM STOP
2. Improper-block-length ALARM STOP
3. Not-write-status ALARM STOP
4. End-of-tape ALARM STOP
5. Not-ready ALARM STOP

Remarks:

1. MIR recognizes magnetic end-of-tape. Therefore, every MIR instruction must be followed by a MIE instruction to sense the status of the magnetic End-of-Tape Indicator. The MIE instruction provides the branch to the end-of-tape control procedure (see pages IV-59-2, ff.).
2. After termination of a MIR instruction during which magnetic end-of-tape was encountered, tape is positioned at physical end. This fact is sensed by the MIE instruction which follows every MIR instruction. After execution of the MIE instruction, if the next instruction referring to the tape unit is one which causes tape movement, it must be one which causes tape to move initially in the backward direction; otherwise, an ALARM STOP will occur. (Admissible instructions are MRW, MDA, MPB.)

Normally, after encountering magnetic end-of-tape, terminal control blocks must be written to bound the file just written. Procedures for accomplishing this are described in the Handbook of Programming and Coding Techniques.
3. Instruction formats for MIW and MIR are very much alike: the formats differ in digit positions 3 and 4 which are used to specify the preface in MIW and are noted as "not relevant" for MIR. However, even in a MIR instruction, digit positions 3 and 4 must not contain $02,03,04,05,06,07,08$, or 09 if one of these configurations does appear, an improper-block-length ALARM STOP will occur, with the read-write head positioned at its starting position.
4. MIR is one of two magnetic-tape operations which recognize the nagnetic end-of-tape. The other operation is MAGNETIC-TAPE INITIAL WRITE.
5. It is necessary to verify, under program control, that newly-edited tape is being used (see discussion of magnetic-tape labelling procedures in Handbook of Programming and Coding Techniques). If unedited tape is used with MIR -- or MIW -- there is no guarantee that the tape will be readable, or if it is, that the information read will be meaningful.
6. If the unit referred to by this instruction is in not-write status -- by virtue of lacking a write ring, for example -- an ALARM STOP will occur.
7. To illustrate the allocation of storage, suppose a MIR instruction specifies that three blocks are to be written, 15, 27 and 12 words long, respectively, in that order; the preface associated with the first block is in location 5001.

| Location | Contents | Remarks |
| :---: | :---: | :---: |
| 5001 | 01500000000 | Preface of first block |
| 5002 | lst word | $)$ ) |
| ; |  | \} First block |
| 5016 | 15th word | ) |
| 5017 | 02700000000 | Preface of second block |
| 5018 | lst word | $1$ |
| - |  | \} Second block |
| 5044 | 27 th word | $1$ |
| 5045 | 01200000000 | Preface of third block |
| 5046 | 1st word | $1$ |
| - | - | \} Third block |
| 5057 | 12th word | ) |

8. The format of a block as it appears on tape is shown on page IV-Intro-6


Description of operation:
Summary:
Write $n$ blocks on unit $u$; each block contains kk words; the lane written on is that specified by the last instruction referring to a lane: MTS, MFS, MRW, MDA, MLS, MTC, MFC. Words written on tape are taken from consecutively-addressed locations beginning with B [aaaa].

Before each block is overwritten, its preface (already on tape) is compared with kk: the block is written if and only if the preface and kk are identical; otherwise - except when the block on tape is an end-of-tape block - a preface-mismatch ALARM STOP occurs, with the read-write head positioned to read the block causing the ALARM STOP.

If a preface mismatch occurs with an end-of-tape block on tape, the ALARM STOP will not occur. Instead, the end-of-tape block is sensed, the control word is read from tape into the Computer control section, and terminating procedures are begun: ${ }^{1}$

1. The contents of the P register are preserved: (rP) $\rightarrow$ aaaa:04. This enables the program to determine the location of the instruction during whose execution the end-of-tape block was encountered.
2. The contents of the address part of the $C$ register are preserved: (rC:04) $\rightarrow$ aaaa: 64. This enables the program to determine the location in core storage of the last word written on tape.
$l_{\text {Recall }}$ that the format of the control word is $\pm i i$ aaaa bbbb.
3. The address of the location of the next instruction selected for execution - an entry to the end-of-tape routine - is transferred to the $P$ register: $B[b b b b] \rightarrow$ $r \mathrm{P}$.

After reading the end-of-tape block, MOW is terminated.
After termination of MOW, tape is positioned so that the head can write the block following the one which caused termination.

## Flow Chart

See page IV-56-5
Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Preface-mismatch ALARM STOP.
3. Parity-error ALARM STOP.
4. Not-write-status ALARM STOP.
5. End-of-tape ALARM STOP.
6. Not-ready ALARM STOP.

## Remarks:

1. If the unit referred to by this instruction is in not-write status - by virtue of lacking a write ring, for example - an ALARM STOP will occur.
2. The allocation of storage is as depicted for MIW.
3. Control blocks are not recognized as such during the execution of a MOW instruction.
4. Blank tape - that is, tape on which no information is recorded - is treated like inter-block gap.
5. Note that a MOW instruction may terminate without having written $n$ blocks as specified.


Definitions:
$\pm: \quad$ if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.
u: designates magnetic-tape unit.
$n$ : specifies the number of blocks to be written. $n=0$ means ten blocks.
ii: not relevant to the execution of this instruction.

Op: operation code.
aaaa: address of base of location from which is read the first word to be written on tape. This word contains the preface.

## Description of operation:

Summary:
Write n blocks on unit u ; the lane written on is that specified by the last instruction referring to a lane: MTS, MFS, MRW, MDA, MLS, MTC, MFC. Words written on tape are read from consecutively-addressed storage locations beginning with B[aaaa], except as noted below.

In storage the preface associated with each block is in the location which immediately precedes the location of the first word of the block (see description of storage allocation under MIR, page IV-55-5. For example, (B[aaaa]:22) is the preface associated with the block whose first word is in B [aaaa] + 1. Before each block is overwritten, its preface (already on tape) is compared with the preface read from storage: the block is overwritten only if the two prefaces are identical; otherwise - except when the block on tape is an end-of-tape block - a preface-mismatch ALARM STOP occurs, with the read-write head positioned to read the block causing the ALARM STOP.

If a preface mismatch occurs with an end-of-tape block on tape, the ALARM STOP will not occur. Instead, the end-oftape block is sensed, the control word is read from tape into the Computer control section, and terminating procedures are begun: ${ }^{1}$

1. The contents of the $\mathbf{P}$ register are preserved:
$(r P) \rightarrow$ aaaa:04. This enables the program to determine the location of the instruction during whose
$\overline{1}$ Recall that the format of the control word is $\pm$ ii aaaa bbbb. IV-57-3
execution the end-of-tape block was encountered.
2. The contents of the address part of the $C$ register are preserved: (rC:04) $\rightarrow$ aaaa:64. This enables the program to determine the location in core storage of the last word written on tape.
3. The address of the location of the next instruction selected for execution - an entry to the end-of-tape routine - is transferred to the $p$ register:

B [bbbb] $\rightarrow \mathrm{rP}$.
After reading the end-of-tape block, MOR is terminated.
After termination of $M O R$, tape is positioned so that the head can write the block following the one which caused termination. Flow chart:

See page IV-57-6

## Exceptional conditions:

1. Non-existent-address ALARM STOP
2. Preface-mismatch ALARM STOP
3. Parity-error ALARM STOP
4. Not-write-status ALARM STOP
5. End-of-tape ALARM STOP
6. Not-ready ALARM STOP

Remarks:

1. Instruction formats for MOW and MOR are very much alike: the formats differ in digit positions 3 and 4 which are used to specify the preface in MOW and are noted as "not relevant" for MOR. However, even in a MOR instruction, digit positions 3 and 4 must not contain $02,03,04,05,06,07,08$, or 09 : if one of these configurations does appear, an improper-block-length ALARM STOP will occur, with the read-write head being positioned at its starting position.
2. If the unit referred to by this instruction is in notwrite status - by virtue of lacking a write ring, for example - an ALARM STOP will occur.
3. The allocation of storage is as depicted for MIR.
4. Control blocks are not recognized as such during the execution of a MOR instruction.
5. Blank tape - that is, tape on which no information is recorded - is treated like interblock gap.
6. Note that a MOR instruction may terminate without having written $n$ blocks as specified.
```
Operation code: 58
```

Operation name:


## Definitions:

$\pm$ : if $\pm$ is odd, $B$ register addressmodification will occur; otherwise, there will be no such modification.
u: designates magnetic-tape unit.
n : specifies the number of blocks to be passed. $n=0$ means ten blocks.
i, not relevant to the execution of iiii: these instructions.
v: variation designator.
$\mathrm{v}=0$ : MAGNETIC-TAPE POSITION FORWARD will be executed.
$\mathrm{v}=1:$ MAGNETIC-TAPE POSITION BACKWARD will be executed.
$\mathrm{v}=2$ 2: MAGNETIC-TAPE POSITION
AT END OF INFORMATION will be executed.

Op: operation code.

## Abbreviation:

MPF
MPB
MPE

Computer time ( $\mu \mathrm{s}$ ):
fetch: 90
execute:
total:
Also see discussion of timing, pages IV-Intro28, ff.

## Description of operation:

Summary:
$\mathrm{v}=0$ : MAGNETIC-TAPE POSITION FORWARD will be executed.
Move tape on unit $u$ in the forward direction until $n$ blocks have been passed. The lane in which counting is done is the lane referred to by the last instruction referring to a lane: MTS, MFS, MRW, MDA, MLS, MTC, MFC.

Control blocks and end-of-tape blocks are counted and passed without recognition of their control function.

After completion of MPF, the tape is positioned so that the read-write head can read or overwrite the block following the last block passed.
$\mathrm{v}=1:$ MAGNETIC-TAPE POSITION BACKWARD will be executed.
Except that tape is moved in the opposite direction, this variation is identical with that specified by $v=0$.

After completion of MPB, the tape is positioned to permit reading the last block passed.
$\underline{v}=2$; MAGNETIC-TAPE POSITION AT END OF INFORMATION Will be executed.

Tape movement begins in the forward direction, and continues until a blank area longer than inter-block gap is sensed, at which time the direction of tape movement is reversed. Tape is then moved in the backward direction until a block is sensed, at which time tape movement stops with the head in position to (initial) write a block following the one which caused the operation to terminate.

Flow chart:
See page IV-58-5

## Exceptional conditions:

1. End-of-tape ALARM STOP
2. Not-ready ALARM STOP

Remarks:

1. If $v \neq 1$ or 2 , the MAGNETIC-TAPE POSITION FORWARD variation will be executed.
2. Both MPB and MPF treat blank tape -- that is, tape on which no information is recorded -- like inter-block gap. MPE, on the other hand, recognizes blank tape uniquely as described above.
3. For purposes of counting blocks during execution of a MPF or MPB instruction, preface words are used to indicate that a block is being passed. Thus, for example, when six preface words have been sensed, the Magnetic-Tape Control Unit is "aware" that six blocks have been passed.
4. If the reflective strip which marks the physical end-of-tape is encountered during the execution of a MPF instruction, no "operation complete" signal will be generated. So, the Magnetic-Tape Control Unit will appear to be busy if a MIB instruction is issued or if an attempt is made to use the tape unit (by attempting to execute a MRD instruction, for example). Manual intervention is required in order to proceed with processing.

Similar remarks apply to the situation which results when the reflective strip which marks the physical beginning-of-tape is encountered during the execution of a MPB instruction.

Operation name:
MAGNETIC-TAPE INTERROGATE, BRANCH

MAGNETIC-TAPE INTERROGATE
END OF TAPE, BRANCH
Instruction format:
$\pm 1234567890$

| $\pm$ | $u$ | $i$ | $i$ | $v$ | $O p$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $a_{1}, a, a$ |  |  |  |  |  |

Definitions:
$\pm$ : if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.
u: designates magnetic-tape unit.
ii: not relevant to the execution of these instructions.
v: variation designator:
$\underline{v}=0:$ MAGNETIC-TAPE INTERROGATE, BRANCH will be executed.
$\mathrm{v}=1:$ MAGNETIC-TAPE INTERROGATE - END OF TAPE, BRANCH will be executed.

Op: operation code.
aaaa: address of base of location of
alternate instruction.

Abbreviation:
MIB

MIE

Time ( $\mu s$ ):
No branch:
fetch: 90
execute: 15
total: 105
Branch:
fetch: 90
execute: 35
total: $\overline{125}$

## Description of operation:

Summary:
$\mathrm{v}=0$ : MAGNETIC-TAPE INTERROGATE, BRANCH will be executed.
If unit $u$ is ready, transfer control to $B[a a a a]$, i.e., prepare to take the next instruction from $B$ [aaaa]; otherwise, control continues in sequence.
$\mathrm{v}=1:$ MAGNETIC-TAPE INTERROGATE END-OF-TAPE, BRANCH will be executed.

If the magnetic End-of-Tape Indicator is "on", transfer control to B [aaaa]; otherwise, control continues in sequence. Flow chart:

See page IV-59-4
Exceptional conditions:

1. Not-ready ALARM STOP

## Remarks:

1. If $v \neq 1$, the MAGNETIC-TAPE INTERROGATE, BRANCH variation will be executed.
2. Because operations independent of both tape-control unit and Computer (i.e., MRW, MDA) as well as operations independent only of the Computer (e.g., MTS) can be in process, it is necessary to distinguish four cases for MIB. These are shown in the table below,

| Status of <br> tape - control <br> unit | Status of <br> tape - storage <br> unit | Branch? |
| :---: | :---: | :---: |
| Ready | Ready | Yes |
| Ready | Not ready | No |
| Not ready | Ready | No |
| Not ready | Not ready | No |

## Introduction

Paper-tape input and output facilities are provided by means of photo-electric readers and punches. Interchangeable with the latter are character-at-time printers (physically and functionally these printers are identical with the supervisory printer). Each of the printers is capable of being driven off line by a mechanical reader which may be attached to it.

The Photo-electric Reader
The paper-tape reader used by the DATATRON 220 reads seven-channel single-frame paper. The code is shown in Appendix 3. The code is of the odd-parity type: provision is made for the detection of parity errors; in case a parity error is detected a parity-error ALARM STOP will occur.

When reading in the numeric mode, the appearance of a code for a non-numeric character -- the letter "A", for example -will be detected as an error and an inadmissible-character ALARM STOP will occur.

The photo-electric reader utilizes two sizes of singleflange plastic reels: a five-and-one-half-inch reel which holds 350 feet of tape, and a seven-inch reel which holds 700 feet of tape. Tape is moved at the rate of 100 inches per second. Since information is punched ten characters per inch, the transfer rate is 1000 characters per second.

Start time is less than five milliseconds. The reader will stop on the stop character. That is, the reader will stop with the last character read still under the reading head.

As many as ten photo-electric readers may be included in a DATATRON 220 system. Selection of a particular reader is under program control. In case the reader called for is inoperative, a not-ready ALARM STOP will occur.

## Word format

Provision is made in the order structure for reading information with the sign digit punched first -- this is normal format -as well as information with the sign digit punched last -- this is inverse format.

A word, as it is punched on paper tape, is defined to be the information bounded by two end-of-word characters (except for the first word, which does not have an end-of-word character preceding it). As each character is read from paper tape it is transferred to rD:01, shifting the contents of the $D$ register one place to the left and causing the content of $r D: \pm 1$ to be lost, i.e., the sign digit is shifted out of the $D$ register.

In normal format, the sign digit is the first character of the word on paper tape; in inverse format, the sign digit is the character immediately preceding the end-of-word character.

Alphanumeric words are distinguished both on paper tape and in the computer by having the symbol " 2 " punched as the sign digit. The recognition of this character causes automatic translation of the single-frame alphanumeric characters in the word into the two-decimal-digit DATATRON code. ${ }^{l}$ The sign digit is read and translated as a " 2 ", (the digit 2 being used internally by the DATATRON to flag alphanumeric words.)

When reading inverse format, however, alphanumeric translation is not possible, because the sign digit is the last character sensed as the word is read. After the word in inverse

Of course, when alphanumeric words are read and translated, the contents of the $D$ register are shifted twice for each character read, once when the "zone" part of the character is sent to rD:01 from the decoding matrix, and a second time when the "numeric" part is sent to $\mathrm{rD}: 01$.
format has been read, the contents of the $D$ register are permuted so that the sign of the word is in its proper position. The sign digit is then checked; if it is 2 -- indicating that the word is supposed to be alphanumeric-- an alphanumeric-sign ALARM STOP will occur.

The appearance of any numeric digit in the sign-digit position of a word on paper tape will cause the word to be translated numerically. Certain of the numeric digits, namely 6, 7, 8, and 9, in the sign-digit position are used for control purposes. Generally speaking, a 6 or 7 indicates that the word is to go to the $C$ register, instead of to storage, without or with B register address-modification, respectively; an 8 or 9 in the sign-digit position indicates that the word is to be $B$ register addressmodified as it goes to storage. It is possible, it should be noted, to read from paper tape a word with any digit in the sign position, and to store that word exactly as it appeared on tape.

The reader is referred to the Execute Phase description of each input instruction for an explicit and detailed specification of sign-digit control. Except as noted in those specifications, the sign digits are read and translated exactly as they are punched in tape.

## Instructions

There are two instructions for reading information in normal format. The first of these, PAPER-TAPE READ (see pages V-03-2,ff.), specifies that a fixed number of words (from 1 to l00) shall be read. However, the instruction may be coded to permit overriding of this specification: when so coded, the instruction says, in effect, "Read nn words, unless a control word is encountered, in which case terminate the reading operation."

The second instruction for reading information in normal format, PAPER-TAPE READ, BRANCH (see pages V-04-2, ff.), causes information to be read until a control word is encountered. The control word causes the reading operation to terminate.

There is one instruction for reading information in inverse format, namely, PAPER-TAPE READ, INVERSE FORMAT (see pages V-05-2, ff.). This instruction specifies that a fixed number of words from one to 100 - shall be read unless a control word is encountered. The control word causes the reading operation to terminate. With this instruction it is not possible to read into storage a word with a 2,6 , or 7 in the sign-digit position. (The reader is reminded that a 2 in the sign-digit position causes an alphanumericsign ALARM STOP.)

The control word mentioned in the preceding paragraphs is a word flagged with a 6 or 7 in the sign-digit position. The detection of such a word terminates the instruction being executed, disconnects the reader, and causes preparations to be made for transferring the word to the $C$ register for execution. The reading operation stops with the control word in the information buffer register, after which control is transferred to the Fetch Phase circuits. During the Fetch Phase -- which see, pages II-Intro-14 -- the control word is taken from the IB register to the C register -- without $B$ register address-modification if the sign digit is 6 , with such modification if the sign digit is 7 -where it is regarded as an instruction. This is to say that a control word must be an instruction.

## The Paper-Tape Punch

The paper-tape punch used by the DATATRON 220 punches sevenchannel single-frame tape at the rate of 60 characters per second. That is to say, it punches tape which can be used for input to a DATATRON 220 System. However, it punches tape in normal format, automatically supplying the end-of-word character after the last character has been punched.

As many as ten paper-tape punches may be included in a DATATRON 220 system. Selection of a particular punch is under program control. In case the punch called for is inoperative, a not-ready ALARM STOP will occur.

Alphanumeric words - which are flagged internally with a 2 in the sign-digit position - are translated automatically to the singleframe code for punching in tape. The digit " 2 " - which also identifies the word in tape as alphanumeric - is punched as a " 2 ".

Provision exists for the suppression of alphanumeric translation, in which case the contents of the word are punched as 11 decimal digits.

There is also provision for the suppression of high-order zeros. This feature is provided by the SUPPRESS LEADING ZEROS switch on the Control Console. When the SUPPRESS LEADING ZEROS switch is "on", the punching of zeros preceding the first nonzero digit in the word will be suppressed. This means that no zeros will be suppressed if the sign digit is different from 0.

## The Printer

In place of any paper-tape punch there may be substituted a character-at-a-time printer. Naturally, this printer is logically equivalent to the punch which it replaces. The printer is physically and functionally identical with the supervisory printer described in Section III.

The reader is referred to Section III for a description of the printer.

## The Mechanical Reader

Any printer - including the supervisory printer - in a DATATRON 220 System may have attached to it a mechanical reader which is capable of reading DATATRON 220 paper tape. The reader provides off-line facilities for printing the contents of paper tape at the printer's rate of 10 characters per second.

Except for its ability to check for parity errors, the mechanical reader and its circuits are logically equivalent to the computer's circuits when the printer is driven on line. Information flow

The general nature of information flow during input and output was discussed in Section II. In some details, however, the actual flow of information is different from that indicated in Section II. For this reason, the flow of information is described again below.

Input flow
Input flow is shown in figure V-Intro-1.

1. The address part of the $C$ register - which specifies the location in storage where the next word read from paper tape
is to be stored - is transferred to the E register. At the same time, the address part of the $C$ register is counted up 1.
2. The word is read from paper tape through the translator and into the $D$ register.
3. a. If the instruction is PRI, the contents of the $D$ register are permuted so that the sign is in its normal position.
b. The contents of the $D$ register are then sent to the information buffer register, with or without $B$ register address modification as specified and indicated, after which the $D$ register is cleared.
4. a. If the word is to go to storage, the contents of the information buffer register are stored in the location whose address is in the E register.
b. If the word is to go to the $C$ register, the reader is disconnected, and preparations are made to enter the Fetch Phase, during which the contents of the information buffer register are transferred, with or without $B$ register address modification as indicated, to the $C$ register, where the word is regarded as an instruction.

If the instruction has not been terminated, there is a return to step 1 for the next word.


## Output flow

Output flow is shown in figure V-Intro-2.

1. The address part of the C register - which specifies the location in storage from which the next word to be written will be taken - is transferred to the E register. At the same time, the address part of the $C$ register is counted up 1.
2. The word is transferred from storage to the information buffer register.
3. The contents of the information buffer register are transferred to the $D$ register.
4. a. The contents of the $D$ register are permuted so that the ( $r D: \pm 1$ ) appear in $r D: 01$.
b. The contents of rD:01 pass through the adder to the translator and thence to the printer or punch.

4a. and 4b. are repeated until the entire word has been printed or punched.

If the instruction has not terminated, there is a return to step 1 for the next word.

Exceptional Conditions
Following is a list defining exceptional conditions which can occur and are detected. In addition to those enumerated below, a non-existent-address ALARM STOP - which was defined in Section II - can occur.

Storage


LS/T/ 6

Figure V-Intro-2. Output flow

1. The seven-channel code uses an odd-parity check. Whenever a character is sensed which has an even number of channels punched, the fact is signaled by a parity-error ALARM STOP.
2. The detection of a code for a non-numeric character when reading in the numeric mode is signaled by an inadmissiblecharacter ALARM STOP.
3. When executing PAPER-TAPE READ, INVERSE FORMAT, the appearance in the sign-digit position of a " 2 " is detected and an alphanumeric-sign ALARM STOP occurs.
4. If the input or output unit designated by the instruction is inoperative, a not-ready ALARM STOP will occur.

|  | Operation code: 03 |
| :---: | :---: |
| Operation name: PAPER-TAPE READ | Abbreviation: PRD |
| Instruction format: | Time ( $\mu \mathrm{s}$ ) : |
| $\pm 1234567890$ |  |
| $\begin{array}{\|l\|l\|l\|l\|l\|l\|l\|} \hline \pm & n, n & v & 0 p & a_{1} & a_{1} & a \\ \hline \end{array}$ | execute: $\frac{\text { reader speed }}{\text { reader speed }}$ totals |
| Definitions: |  |
| $\pm 2$ if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification. |  |
| u: designates paper-tape reader unit. |  |
| nn: specifies the number of words to be read. $\mathrm{nn}=00$ means 100 words. |  |
| v: variation designator: |  |
| $\mathrm{V}=1$ : specified word goes to C register for execution; reader is turned of $f$. |  |
| specified input will be B -register address. modified. |  |
| Op: operation code. |  |
| aaaat address of base of location into which is written first word read from paper tape. |  |

Description of operation:

## Summary:

$v \neq 1:$
Read nn words from unit $\mu$ into consecutivelymaddressed locations beginning with $B$ [aaa].
$\mathrm{y}=1:$
Read nn words, or until a word with sign digit equal to 6 or 7 is encountered, from unit u into consecutivelymaddressed locations beginnm ing with $B[a a a]$. An input word with sign digit equal to 6 or 7 goes to the C register, without or with B-register address-modification, respectively, for immediate execution; the reader is turned off.

## Input sign-control:

If the one-bit of $v$ is equal to $1:$
a. If the input sign digit is 6 , the word goes to rC for immediate execution; the reader is turned of $f$.
b. If the input sign digit is 7, the word goes to rC, with Bm register address-modification, for immediate execution; the reader is turned off.

If the eight-bit of $v$ is equal to 1:
a. If the input sign digit is 8 , the word is B-register addressm modified; the sign goes into the specified storage location as 0.
b. If the input sign digit is 9, the word is B-register addressm modified: the sign goes into the specified storage location as 1.

## Flow chart:

See page V-03-4.

Description of Operation:


Flow chart (continued):


Flow chart (continued):


$$
\mathrm{V}-03-6 \quad 9 / 1 / 57
$$

## Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Parity-error ALARM STOP.
3. Inadmissible-character ALARM STOP.
4. Not-ready ALARM STOP.

Remarks:
1.

| Register name | Contents after execution of PRD; no override of nn . | Contents after execution with override of nn . |
| :---: | :---: | :---: |
| A | Unchanged | Unchanged |
| D | Last word read | Last word read. |
| B | Unchanged | Unchanged |
| P | $(\mathrm{PP})_{b}+1$ | $(\mathrm{rP})_{\mathrm{b}}+1$ |
| C |  | $\mathrm{u} * * *$ 0,3 $*, *, *$ |
| B | $\mathrm{B}[$ aaaa $]+\mathrm{nn}-1^{*}$ | * * * |


| Register name | Contents if non-existentaddress ALARM STOP occurs |
| :---: | :---: |
| A | Unchanged |
| R |  |
| D | Last,word read. |
| B | Unchanged |
| P | $(5 \mathrm{P})_{\mathrm{b}}+1$ |
| C |  |
| B | address causing ALARM STOP. |
|  | ** nn minus number of words read. |
|  | **** Sums address causing ALARM STOP +1 |

Instruction format:
$\pm 1234567890$

| $\pm$ | $u$ | 1 | $v$ | $O_{1} p$ | $a_{1} a_{1} a_{1} a$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Definitions:

$\pm 1 \quad$ if $\pm$ is odd, B-register address modification will occur; otherwise, there will be no such modification.
ui designates paper-tape reader unit.
ii: not relevant to the execution of this instruction.
vi variation designator:
v m 8, 9 s specified input will be B-register addressmodified.
$v=0: \quad$ no Bm register address modification of input.

Op: operation code.
aaaa: address of base of location into which is written first word read from paper tape.
Operation code: ..... 04
Operation name: PAPERmTAPE READ, BRANCH Abbreviation: ..... PRB
Time ( $\mu \mathrm{s}$ ):
fetch: ..... 90
execute: reader speed

Description of operation:
Summary:
Read from unit $u$, into consecutivelymaddressed locations beginning with B[aaaa] , until a word with sign-digit equal to 6 or 7 is encountered. An input word with the sign digit equal to 6 or 7 goes to the $C$ register, without or with B-register addressmodification, respectively, for immediate executions the reader is turned of $f$.

## Input sign-controis

a. If the input sign digit is 6 , the word goes to rC for immediate execution; the reader is turned off.
b. If the input sign digit is 7, the word goes to rC, with B-register address modification, for immediate execution; the reader is turned of $f$.
c. If the eightmbit of $v$ is equal to $1:$

1. If the input sign digit is 8, the word is B-register addressmodified; the sign goes into the specified storage location as 0.
2. If the input sign digit is 9, the word is Bmregister addressmodified; the sign goes into the specified storage location as 1.

## Flow chart:

See page Vm04=4.

Description of Operation:


## Flow chart (continued):



Flow chart (continued):


Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Parity-error ALARM STOP.
3. Inadmissible-character ALARM STOP.
4. Not-ready ALARM.STOP.

Remarks:

| Register name | Contents after execution of PRB | Contents after non-existentaddress ALARM STOP. |
| :---: | :---: | :---: |
| A | Unchanged | Unchanged |
| D | Last word read. | Last word read |
| B | Unchanged | Unchanged |
| $\mathbf{P}$ | $(5 P)_{b}+1$ | $(r P)_{b}+1$ |
| C |  |  |
| E | Address of last location filled. | Address causing alarm Stop. |
|  | **** Sums address of 1ast location filled + 1 。 | **** Sums address causing ALARM STOP + 1. |

$$
\mathrm{V}-04-7 \quad 9 / 1 / 57
$$



Definitions:

```
I: if }\pm\mathrm{ is odd, B-register address-
    modification will occur; other-
    wise, there will be no such
    modification.
u: designates paper-tape reader unit.
nn: specifies the number of words to
        be read. nn=00 means 100 words.
v: variation designator:
    (rc:41)/8=1: specifies input going
        to storage will be
        B-register address-
        modified.
    Op: operation code.
    aaaa: address of base of location into
        which is written first word read
        from paper tape.
v: v=8 or 2: designated input will
```

Description of operation:
Summary:
Read nn words, or until a word with sign digit equal to 6 or 7 is encountered, from unit u into consecutively-addressed locations beginning with B [aaad. An input word with sipn dipit equal to 6 or 7 goes to the C register, without or with B-repister address-modification, respectively, for immediate execution; the reader is turned off.

## Input sign-control:

a. If the input sien digit is 6 , the word goes to rC for immediate execution; the reader is turned off.
b. If the input sien digit is 7, the word poes to rC , with B-register address-modification, for immediate execution; the reader is turned off.
c. If the eipht-bit of $v$ is equal to $1:$

1. If the input sign digit is 8, the word is B-register addressmodified; the sign goes into the specified storage location as 0.
2. If the input sign digit is 9, the word is B-register addressmodified; the sipn poes into the specified atorage location as 1.

## Flow charts

See page $\mathrm{V}-05 \mathrm{-}$.

Description of operation:

## Flow Chart:



Clear re, rib.

Clear rD.
(rC:04) $\rightarrow$ re. $(r C: 04)+1 \rightarrow r C: 04$.


> Sense next
(rD:01) $\rightarrow$ rD: $\pm 1$
$(r D: 91) \rightarrow r D: 01$.


Alphanumericsign
ALARM STOP

## Flow Chart (Continued):



Exceptional conditions:

1. Non-existent-address ALARM STOP.
2. Parity-error ALARM STOP.
3. Inadmissible-character ALARM STOP
4. Alphanumeric-sign ALARM STOP.
5. Not-ready ALARM STOP.

Remarks:

1. Because the sign digit is read last, alphanumeric translation is not possible.

## Register status:

| Register name | Contents after execution of PRI, no override of nn . | Contents after execution with override of nn. |
| :---: | :---: | :---: |
| A | Unchanged | Unchanged |
| D | Last word read | Last word read |
| B | Unchanged | Unchanged |
| P | $(\mathrm{rP})_{\mathrm{b}}+1$ | $(r P)_{b}+1$ |
| C | $\begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline \mathrm{u} & 0 & 0 & \mathbf{v} & 0 & 5 \\ \hline & \mathrm{~B}[\mathrm{aaaa} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline u & * * & v & 0 & 5 & * \\ \hline \end{array}$ |
| B | $\mathrm{B}[$ aaa $]+\mathrm{mm}-1 *$ | * * * |
|  | * If $\mathrm{nn}=00$, add 100. | * *, * **, * * * * See description of operation. |



| Operation name: PAPER-TAPE WRITB |  |
| :---: | :---: |
| Instruction formatz |  |
| $\pm 1234567890$ |  |
| $\pm 4 n^{n}$ |  |
| Definitions: |  |
| $\pm 8$ | if $\pm$ is odd, Bmregister addressmodification will occur; otherwise, there will be no such modification. |
| u: | designates paper-tape punch unit. |
| nn: | specifies number of words to be punched. nn=00 means 100 words. |
| is | not relevant to the execution of this instruction. |
| Op: | operation code |
| aaaa: | address of base of location from which is read first word to be punched |

Operation code: 06
Abbreviation: PWR
Time ( $\mu \mathrm{s}$ ):
fetch: 90
execute: punch or printer speed total: punch or printer speed

Description of operation:
Summary:
Write nn words on unit u, taking the words from consecutively-addressed locations beginning with $B$ [aaaa].

## Flow Chart:

See page V-06-4.

## Exceptional Conditions:

1. Non-existent-address ALARM STOP.
2. Not-ready alarm stop.

Remarks:

1. Alphanumeric translation may be suppressed by setting the ALPHA SUPPRESS switch on the writing unit to "on."
2. The writing of leading zeros may be suppressed by setting the ZERO SUPPRESS switch on the writing unit to "on."

Flow Chart:


Flow Chart (Continued):

V-06-5

Register status:


|  | Operation code: 07 |
| :---: | :---: |
| Operation name: PAPER-TAPE WRI | Abbreviation: PWI |
|  | Time ( $\mu \mathrm{s}$ ) : |
| Instruction format: | No branchs |
| $\pm 1234567890$ | fetchs 90 |
|  | total: $\frac{15}{105}$ |
|  | Branch: |
| Definitions: |  |
|  | $\begin{array}{ll} \text { fetch: } & 90 \\ \text { execute: } & 35 \end{array}$ |
| modification will occur; otherwise, there will be no such modification. | execute: total: |
| u: designates paper-tape punch unit. |  |
| iii: not relevant to the execution of this instruction. |  |
| Op: operation code. |  |
| aaaa: address of base of location of alternate instruction. |  |

## Description of operation:

## Summary:

If unit $u$ is ready, transfer control to $B[$ aaa], i.e., prepare to take the next instruction from $B[a a a]$. Otherwise, control continues in sequence.

Flow chart:


Exceptional conditions:

Remarks:

| Register name | Contents after execution of PWI |
| :---: | :---: |
| $\begin{aligned} & \mathrm{A} \\ & \mathrm{R} \end{aligned}$ | Unchanged |
| D |  |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{P} \end{aligned}$ | Unchanged <br> $(r P)_{b}+1$, if no branch <br> $B$ [aaaa], if branch |
| C |  |
| B | Cleared |

## INTRODUCTION

The Cardatron is a device by means of which relatively slow card-handling machines and the high-speed DATATRON 220 Data Processor are coupled. This purpose is accomplished by interposing a buffer between the card-handling mechanism and the Data processor. The Data Processor communicates only with the buffer; the card-handling mechanism communicates only with the buffer. It is the purpose of this section to describe this communication system, in which any combination of up to seven input and output card-handling machines may be used.

Independently of Data Processor control, each card-handling machine can communicate with the buffer in the Input or Output Unit to which it is attached; hence, the several card-handling machines may be operating simultaneously. Whereas the information transfer rate of the IBM 089, for example, is not more than approximately 320 alphanumeric characters per second, the information transfer rate of the buffer--when it is communicating with the Data Processor-is approximately 44,000 digits per second, including access time. The Cardatron clock rate is actually 115,000 cycles per second.

The second distinctive feature of the Cardatron is its editing ability, which complements the editing and format control facilities of the control panel on the card-handling machine. On the input side, for example, each card can select one from among six different editing modes--five of them under program control-which not only edit the contents of the card in a variety of different ways but also automatically translate information into Data Processor code;
the contents of a card may be expanded to occupy selected portions of as many as 28 Data Processor locations.

Figure VI-Intro-l shows the organization of a Cardatron system as well as the flow of information.


Figure VI-Intro-1
Block diagram of Cardatron system organization.

INPUT

THE INPUT UNIT

The Input Unit is made up of two essential parts, control circuitry and a magnetic drum (the buffer) which has on it six bands for storing information. One band--called the information band--is used to store information read from a card. The remaining bands--called format bands--are used to store editing control streams, that is, the sequence of digits used to control the editing of information on the information band.

Each of the bands on the buffer has provision for holding 315 digits. However, in the format bands as well as in the information
band, seven of these digit positions are not available for either editing control stream digits or the storage of information. Hence, under format band control the contents of a card may be expanded to a maximum of 308 digits, that is, to 28 Data Processor words.

Corresponding to each digit position in the information band is a digit position in each of the five format bands. Each of these digit positions is identified uniquely and in order by one of the numbers from 1 to 315. Digit position 1 is regarded as the origin of the band. Whereas each digit position in the information band consists of a full four-bit decade--and hence is capable of storing any one of the decimal digits--each digit position in a format band is comprised of only two bit positions: it is possible to write only digits $0,1,2$, and 3 in a format band.*

## INFORMATION TRANSFER

The transfer of information from a card to the Data Processor takes place in two parts. During the first part, information is transferred from the card to the information band. This is accomplished under control of an Input Unit, independently of the Data Processor. During the second part, the contents of the information band are transferred to the Data Processor by the execution of a CARD READ instruction. After the contents of the information band have been transferred to the Data Processor, the Input Unit

[^3]automatically directs the transfer of the contents of the next card--if any--to the buffer unless directed by the CARD READ instruction not to read the next card; in this case we say that Reload Lockout has been imposed.

PART 1: FROM CARD TO BUFFER (See Figure VI-Intro-2.)

A part of the editing process occurs when the contents of a card are transferred to the buffer. For example, 0's are inserted. In addition, part of the conversion from card code to Data Processor code is accomplished; that is, information is stored on the information band in what is called Cardatron code. (Because the programmer can never have direct access to the information in the buffer except by transferring it to the Data Processor, in which case it will appear in Data Processor code, we have chosen not to specify the Cardatron code.)

The conversion of information from parallel presentation (card code) to serial presentation (Cardatron code) takes place when the contents of the input Core Shift Register are transferred to the information band The input Core Shift Register is comprised of 80 magnetic cores which are connected to the 80 TO CARDATRON hubs on the control panel of the card reader. When a card is read the card reader scans the card row by row, sensing all punches in one row of 80 columns simultaneously. The punches appearing under the read brushes complete circuits to the cores of the Core Shift Register, thus setting them. If, for example, a punch occurs in column 72 of the card being read, the core


Figure VI-Intro-2. Input Information Path
corresponding to column 72 will be set. Thus, the Core Shift Register duplicates the configuration of punches in the given card row.

While the card reader is preparing to read the next row, the contents of the Core Shift Register are transferred to the information band. The Core Shift Register shifts 80 positions to the right in synchronism with the rotation of the buffer drum. The information that was in the Core Shift Register is recorded on the information band in the positions specified by the contents of the format band which was selected by the card whose contents are being transferred.

The translation from card code to Cardatron code occurs as the information passes from the Core Shift Register to the information band. The translation function is controlled by a binarycoded decade called the Row Counter (it is located in the Input Unit). The Row Counter gives a numeric value to the set positions of the Core Shift Register in the following way: as each successive row of the card is read, the Row Counter counts in synchronism with the digit emitter of the card machine to indicate which row is being read. By sensing the row being read, the Row Counter is able to establish the value of information in that row. For example, when the 4 -row of a card is read the contents of the Core Shift Register specify the relative locations of all punches in the row, and the Row Counter indicates that the value of the set positions is 4.

PART 2: FROM BUFFER TO DATA PROCESSOR (See Figure VI-Intro-2.)

The execution of a CARD READ instruction causes the contents of the information band to be transferred to a set of consecutivelyaddressed locations in core storage. As the transfer of information is accomplished, the final editing--for example, the deletion of digits--and conversion to Data Processor code is completed. As soon as the transfer of information has been completed, the Input Unit automatically attempts to read the next card, unless the CARD READ instruction which was just executed directs it not to do so by imposing Reload Lockout.

If an attempt is made to execute a CARD READ instruction before the transfer of information from card to buffer has been completed, the Data Processor will wait until that transfer is completed; the execution of the CARD READ instruction will then proceed. The status of an Input Unit may be ascertained by executing a CARD READ INTERROGATE, BRANCH instruction.

## DESIGNATION OF FORMAT BANDS

Format bands are the means by which it is determined what to do with the contents of each card that appears at the reading station of the card-handling machine. Five of the format bands are under program control; that is, the entire contents of a designated format band may be changed by executing a CARD READ, FORMAT LOAD instruction. (The execution of such an instruction transfers to a designated format band from core storage a specified set of 315 editing control stream digits.) Each of these five format bands is iden-
tified uniquely by one of the digits $1,2,3,4,5$.

In addition to the five format bands mentioned above, there are three special format bands. Their identification and purpose are described below:

FORMAT BAND 6: NUMERIC FORMAT

The selection of format band 6 causes the information being transferred to be regarded as if it came from a card having the following unique format:

1. All overpunches are deleted.
2. The card has exactly eight fields, namely, those card columns wired to the following sets of TO CARDATRON hubs: 1 through 3, 4 through 14, 15 through 25, 26 through 36,37 through 47, 48 through 58, 59 through 69 , and 70 through 80.

The numeric part of the columns in each of these fields, with the exception of the first, is translated into an ll-digit Data Processor word, the sign coming from the lowest numbered TO CARDATRON hub. To the numeric part of the three-column field wired to TO CARDATRON hubs 1 through 3 are added eight high-order 0 's to make a complete Data Processor word. An additional five words of zeros are supplied automatically; they are supplied as if they came from fields located to the left of column 1 and were wired to (the non-existent) TO CARDATRON hubs preceding hub 1.

FORMAT BAND 7: "REJECT" FORMAT

The selection of format band 7 causes that card to be rejected. That is, the next card automatically is fed into the reading station, unless Format Lockout is also called out by this card (by selecting also format band 8).

Although the selection of format band 7 causes a card to be rejected, its contents are transferred to the information band (the contents are edited as if numeric format had been selected). But the selection of format band 7 sets the Row Counter so that Part 2 of the information transfer is bypassed, thus allowing the next card to be fed.

FORMAT BAND 8: "FORMAT LOCKOUT"

The selection of format band 8 inhibits the reading of the card following the card which selected format band 8, that is, the contents of the following card are not transferred to the buffer until Format Lockout is removed. Format Lockout is removed by the CARD READ instruction which first refers to the Input Unit following the imposition of Format Lockout.

Format band 8 must be selected in conjunction with some one of the other format bands. If only format band 8 is selected by a card, a no-format ALARM STOP will occur.

## FORMAT BAND SELECTION

The desired format band(s) usually is (are) selected by a punch (punches) in the card being read. The chosen punches
are wired to the appropriate hubs on the control panel of the cardhandling machine.

There are eight FORMAT BAND SELECT hubs on the control panels of the IBM 087, 089 and 523 (see Figures VI-Intro-3, VI-Intro-4 and VI-Intro-5, respectively). Except as noted below, any punch in a card can be used to select a format band.

When a collator is being used as a card reader, the FORMAT BAND SELECT hubs are wired from primary feed. The selection of format bands by cards in the secondary feed is accomplished by wiring to one or more of four SEC (ONDARY) FORMAT SELECT (SFS) hubs. These four hubs comprise a binary-coded decade. A selected set of up to four card columns is wired to provide pulses to the SFS hubs, thus setting the FORMAT SELECT toggles in the Input Unit.

Only 9 -punches can be used for the selection of a format band by cards in the secondary feed of a collator. Suppose, for example, that columns 1 through 4 are reserved for this purpose; suppose also that column 1 is wired to SFS 1, column 2 to SFS 2, column 3 to SFS 4 and column 4 to SFS 8 . Then, if columns 1 and 3 contain 9 -punches, format band 5 will be selected; if columns 1, 2 and 4 contain 9 -punches, format band 3 and format band 8 (Format Lockout) will be selected.

An alternative method of selecting format from secondary feed is the following: if only cards with one kind of format will be in the secondary feed, the SEC. FORMAT SELECT hubs may be jackplugged. The control panel is then wired to provide impulses

## TYPE 087 CONTROL PANEL

(Not available at time of printing.)

OPERATIONAL CHARACTERISTICS OF THE DATATRON 220

BURROUGHS


$A$
whenever a card is fed from secondary feed.

Although 9 -punches must be used to select format bands by cards in the secondary feed of a collator, they cannot be used to select format bands by cards in the primary feed; nor can 9-punches be used to select format bands if the 523 is the card reader: the pulse emitted at 9 -time is used to set the cores in the Core Shift Register. If 9-punches are used, it will appear that no selection of format band was made, and a no-format ALARM STOP will occur.

EDITING CONTROL STREAM DIGITS

The four digits used to edit information and the function of each digit are described below:

0 : Insert a 0 in the corresponding digit position in the information band.

1: Transfer the numeric or zone punch which corresponds to this digit position.

The distinction between numeric and zone times is made by noting those digit positions in the format band which contain $l^{\prime}$ s and 3 's. Counting from format band digit position 1 , the first 1 or 3 sensed edits the numeric part of the card column which corresponds to TO CARDATRON hub 80 ; the next 1 or 3 edits the zone part of the same card column. The next 1 or 3 edits the numeric part of the card column which corresponds to TO CARDATRON hub 79. And so forth.

2: Insert a 2 in the corresponding digit position in the information band.

This editing control stream digit permits the insertion--in the sign-digit position of a word--of the flag which identifies it as an alphanumeric word.

3: Delete the numeric or zone punch which corresponds to this digit position.

It is possible to use an overpunch for the sign of a numeric field. However, care must be exercised in the construction of editing control streams to insure that the overpunch is translated and transferred at the digit time which corresponds to sign time in the Data Processor. This is easily accomplished by counting the number of digits transferred to the Data Processor: sign time corresponds to the transfer of every eleventh digit from the information band to the Data Processor.

THE CONSTRUCTION OF EDITING CONTROL STREAMS FOR INPUT

The preparation for use of an input editing control stream can be considered to take place in five stages:

1. Determination of the editing requirements. This is accomplished when the card format is known and after processing requirements have been stated.
2. Construction of the editing control stream to meet the editing requirements. The use of a CARDATRON FORMAT BAND CODING FORM (see Figure VI-Intro-6) facilitates their construction measurably.
3. Preparation of the input medium which is to contain the editing control stream.
4. Reading the editing control stream into core storage.
5. Writing the editing control stream on the desired format band.

This section and the one which follows will describe these processes in the context of an illustrated example.

Suppose it is desired to edit a card the format of which is shown at the top of Figure VI-Intro-6.* Processing requirements demand that the contents of the card be stored in locations 2001 through 2011 (location 2011 is to be cleared) as shown in the section of the CODING FORM labeled STORAGE DISPLAY. (Scaling is indicated by inserted 0's.)

The contents of each location and the corresponding card field from which the data are taken are tabulated below:

[^4]TITLE: Exaraple: input
Card format




Card column

PAPER-TAPE PREPARATION | $\#$ | $\pm$ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



N FORMAT BAND CODING FORM

UTINE NO.

INPUT X oUTPUT $\square$

BAND NO.

\section*{| $\$ 8$ | in 10 |
| :---: | :---: |
| gn in | Sign over |
| 1.60 | col. 71 | <br> $\mathrm{N}_{1} \mathrm{~N}_{1} \mathrm{~N}_{1} \mathrm{~N}_{1} \mathrm{~N}_{1} \mathrm{~N}_{1} \mathrm{~N}_{1} \mathrm{~N}_{1} \mathrm{~N}_{1} \mathrm{~N}_{1} \mathrm{~N}_{1} \mathrm{~N}_{1} \mathrm{~N}_{1} \mathrm{~N}_{1} \mathrm{~N}^{2}$}






 $3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 1 / 3 / 1 / 3 / 1 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 3 / 0 / 1 / 2 / 1 / 110.0 / 0.0 / 3 / 1 / 31$



| 4 | 5 | 6 | 7 | 8 | 9 | 0 | REMARKS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

## DIGIT CHECK FOR ACTIVE SEGMENT

| InPut | OUTPUT |
| :---: | :---: |
| NUMBER OF $0^{\prime} \mathrm{s}=39$ | NUMBER OF $0^{\prime} \mathrm{s}=$ |
| NUMEER OF 1 's $=81$. | NUMBER OF ${ }^{1 / 8}=$ |
| NUMBER OF 2 's $=\ldots 1$ | NUMBER OF $\mathrm{2}^{\prime \prime} \mathrm{s}=$ - |
| NUMBER OF 3 's $=79$ | NUMBER OF $3^{\prime}:$ - |
| sum ${ }^{*}=200$ | SUM ${ }^{*}=$ |
| $\frac{0^{\prime} s+1 / s+2 / s}{11}=$ WORDS PER CARD | $\frac{0^{\prime} s+1 ' s+2 \times 2 \times s}{2}=\text { COLUMNS PRINTED }$ |
| $39+81+1=11$ | - $=$ |
| $\frac{1 / \mathrm{s}+3 \cdot \mathrm{~s}}{2}=$ CARD COLUMNS | $\frac{1 ' s+2 ' s+3 ' s}{11}=$ DATATRON WORDS |
| - 81+79 - 80 |  |

\#If the actlve segment starts in format band digit position 1, the aum of 0 's, $1 \mathbf{1}, 2 \mathbf{2}$, and 3 's should be Identical with the format band digit position containing the last digit of the active segment.

BAND NO: $\qquad$ TITLE:
REMARKS: $\qquad$
UNIT NO: $\qquad$ ROUTINE:
CODER:
INPUT: $\qquad$
$\qquad$
$\qquad$

OUTPUT: DATE:

INPUT:

| FORMAT BAND <br> DIEITS | EDITING FUNCTION | CORE REQISTER <br> SHIFTS | INFORMATION <br> TRANSFER | D. IB REGISTERS <br> SHIFT |
| :---: | :--- | :--- | :--- | :--- |
| 0 | INSERT O | NO | NO | YES |
| 1 | TRANSFER DIGIT | YES | YES | VES |
| 2 | INSERT 2 | NO | NO | YES |
| 3 | DELETE DIGIT | YES | NO | NO |


| TYPE OF CARD COLUMN | \% <br> \% <br> 0 | FORMAT BAND DIGITS | EDITED RESULTS IN DATATRON WORD |
| :---: | :---: | :---: | :---: |
| ALPHABETIC OR | A | 11 | TRANSLATED INTO TWO-DIGIT DATATRON CODE. |
| SPECIAL CHARACTER | D | 33 | CHARACTER DELETED. |
| NUMERIC | N | $\begin{aligned} & 31 \\ & 11 \end{aligned}$ | TRANSLATED INTO SINGLE DATATRON DIGIT. TRANSLATED INTO TWO-DIGIT DATATRON CODE DIGIT PRECEDED BY INSERTED 8. |
|  | D | 33 | DIGIT DELETED. |
| BLANK | A | 11 | TRANSLATED AS 00. |
|  | D | 33 | COLUMN DELETED. |
| NONE |  | 0 | O INSERTED; NO EFFECT ON CARD CONTENTS. |
|  |  | 2 | 2 INSERTED; NO EFFECT ON CARD CONTENTS. |

NOTES:

1. Always start the active segment of the editing control stream in digit position 1 on the format band.
2. The Inactive segment follows the active segment and contains 3 's, except as noted below.
3. Seven 0 's are needed following the active segment to shift the last word out of the $D$ register and Into storage. These $0^{\prime}$ 's may appear anywhere in the lnactive segment (usually they should occupy digit positions 309 through 315).

OUTPUT:

| FORMAT BAND DIGITS | EDITING FUNCTION | D. IB REQISTERS 8Hify | INFORMATION TRAN8FER | CORE REGISTER SHIFTS |
| :---: | :---: | :---: | :---: | :---: |
| 0 | INSERT BLANK | NO | NO | YES |
| 1 | TRANSFER ALPHA | YES | YES | YES |
| 2 | TRANSFER NUMERIC | YES | YES | YES |
| 3 | DELETE DIGIT | YES | YES | NO |


| TYPE OF OUTPUT | 告 | FORMAT BAND DIEITS | PUNCHED OR PRINTED RESULTS |
| :---: | :---: | :---: | :---: |
| AL.PHABETIC OR SPECIAL CHARACTER | A | $\begin{aligned} & 11 \\ & 33 \end{aligned}$ | TWO-DIGIT DATATRON CODE TRANSLATED AS ALPHABETIC OR SPECIAL CHARACTER. TWO DATATRON DIGITS DELETED. |
| NUMERIC | N | 2 | ONE DIGIT TRANSLATED NUMERICALLY, |
|  | SN | 01 | 1 THROUGH 9 TRANSLATED NUMERICALLY; - TRANSLATED AS BLANK. |
|  | sz | 10 | OVERPUNCH SIGN WITH NO DIGIT UNDERPUNCH, |
|  | A | 11 | OVERPUNCH SIGN WITH DIGIT UNDERPUNCH. |
|  | D | 3 | ONE DATATRON DIGIT DELETED. |
| BLANK | B | 00 | BLANK COLUMN PRODUCED. |

## NOTES:

1. Always start the active segment of the editing control stream with diglt position 1 corresponding to the numeric part of column 120. Always write a format band as if the output contalned 120 printing or punching positions.
2. The inactive segment follows the active segment and contains 3 's.
3. The editing control stream digit pair 01 does not always produce the same effect $2 s$ the digit 2 .

| Card <br> Columns | Data Processor <br> Location |
| :---: | :---: |
| 1 | (Deleted) |
| $2-18$ | 2001 |
| $19-28$ | (Deleted) |
| $29-32$ | 2002 |
| $33-36$ | 2003 |
| $37-41$ | 2004 |
| $42-49$ | 2005 |
| $50-54$ | 2006 |
| $55-59$ | 2007 |
| $60-70$ | 2008 |
| (Insertedo's) $_{71-80} \quad 2009$ |  |
| (Inserted $0^{\prime}$ s) | 2010 |

It is assumed that $80-80$ control panel wiring is used, that is, wiring is from PRIMARY READ or SECONDARY READ hub $k$ to TO CARDATRON hub $k$ (a collator is being used as a card reader). In the description which follows, references are to the section of the FORMAT BAND CODING FORM labeled PUNCHED-CARD PREPARATION.
(A word of caution is in order here: this example would be more readily understood if the reader knew both how the format band was loaded and how the contents of the information band were transferred to core storage; in turn, those mechanisms are easier to understand if one knows how editing control streams are constructed. It is recommended, therefore, that the reader accept on faith the contents of this section during its first reading; after reading the narrative description of CARD READ and CARD READ, FORMAT LOAD which follow, a second reading--if it is necessary--will make this description of the construction of editing control streams much more palatable.)




The first 11 digit positions on the format band--format band digit positions 1 through llm-are coded with 0's. These ll 0's yield the word of 0 's which is the content of location 2011.

The contents of column 80 are then translated. A 1 in digit position 12 of the format band translates the numeric part of the column numerically, as specified. When the contents of the information band are transferred to core storage, this digit will occupy 2010:01, the low-order digit position of the word in location 2010. A 3 in the next digit position of the format band, digit position 13, deletes the zone part of column 80.

Next, the contents of column 79 are translated. A 1 in digit
position 14 of the format band translates the numeric part of the column. When the contents of the information band are transferred to core storage, this digit will occupy 2010:91. A 3 in digit position 15 deletes the zone part of column 79.

In similar fashion, the contents of columns 78, 77, ..., 72 are translated, each by the digit pair 31: the contents of column 78 are translated by the digit pair in format band digit positions 17 and 16 ; the contents of column 77 are translated by the digit pair in positions 19 and 18 ; and so forth. The digits will occupy 2010:81, 2010:71, ..., 2010:21, respectively, when the contents of the information band are transferred to core storage.

The numeric part of column 71 is translated by the digit 1 in format band digit position 30 ; this digit will occupy 2010:11. The zone part of column 71, which contains the overpunched sign of the numeric field, is translated by the 1 in format band digit position 31. Because this translated zone punch is transferred to the Data Processor at sign time--the translated digit will occupy the sign-digit position of the word in location 2010 --it is recognized uniquely as a sign overpunch and translated as $C$ or 1 (+ or -, respectively) in accordance with the usual conventions for overpunching signs.*

The $0^{\prime}$ s in format band digit positions 32 through 42 yield the 110 's which are the contents of location 2009 (see illustration on next page).

[^5]




Next there are 11 digit pairs, 31 , to translate numerically the ll-column field in columns 60 through 70. These 11 translated digits will form the word in location 2008. Note that the sign appears as a numeric punch in column 60.


$$
\begin{array}{l|l|l|l|l|}
\hline 13|18| 18 / 20 \mid 211: \\
\hline
\end{array}
$$




The next field to be translated is designated as alphanumeric. The digit pair 11 in the format band is used to translate the contents of a column into the two-digit Data Processor code (see Appendix A3 for this code).* In particular, the digit pair in format band digit positions 66 and 65 translates column 59; the two-digit Data Processor code will occupy 2007:02. The digit pair in positions 68 and 67 translates column 58 ; the two-digit Data Processor code will occupy 2007:82. Similarly, the contents of column 57 will be translated into the two-digit code occupying 2007:62; the contents of column 56 will be translated into the two-digit code occupying 2007:42; and the contents of column 55 will be translated into the two-digit code occupying 2007:22. The digit 2 in format band digit position 75 causes a 2 to be inserted into $2007: \pm 1$, the sign-digit position of the word in location 2007.

Suppose, for example, that column 59 is punched numerically with a 4 (that is, there is no overpunch in this column). Then the 1 in format band digit position 65 would translate the digit punch numerically, and the translated digit--a 4--would occupy
*Note that in the STORAGE DISPLAY section of the CODING FORM two Data Processor digit positions--both designated as A--correspond to one card column which is also designated as $A$.

2007:01. The 1 in format band digit position 66, translating the zone part of the column, would recognize both no overpunch as well as the fact that the zone part is not being transferred at Data Processor sign time. Hence an 8 would be inserted in 2007:91. The two-digit (alphanumeric) Data Processor code for 4 is 84; and this is what would appear in 2007:02.

Note the quite different effect produced by the editing digit $l$ when it is used to translate the zone part of a column at sign time. That effect is described in the paragraph above, relating to the transfer of the contents of column 71 into 2010:士1.

The reader now ought to be able to verify the coding which translates the designated card fields into words 6 through 2 , occupying core storage locations 2006 through 2002, respectively. Note especially the insertion of scaling 0 's in words 6, 4, 3 and 2. (Please refer to Figure VI-Intro-6.)

Columns 28 through 19 are deleted by the ten digit pairs, 33, occupying format band digit positions 145 through 164.

Again, it is left as an exercise for the reader to verify that the coding which translates columns 18 through 1 into the word occupying location 2001 is the set of digits in format band digit positions 165 through 200 in Figure VI-Intro-6.

The part of the format band occupying format band digit positions 1 through 200 is called the active segment of the format band; it is always comprised of those format band digits which lie between and
include format band digit position 1 and either:
a. the format band digit in the position which refers to the last digit transferred to core storage if that is an inserted digit; or
b. the format band digit in the position which refers to the zone part of the column wired to TO CARDATRON hub l, if no inserted digits follow that reference.

The part of the format band which follows the active segment is called the inactive segment; it always contains $3^{\prime}$ 's, except for seven $0^{\prime}$ s, which are required to shift the last word transferred from the information band into core storage. It is customary to have these 0 's in format band digit positions 309 through 315. The contents of the remainder of the format band word designated 1 are irrelevant, that is, may be coded arbitrarily since they are not written on the format band, there being no room for them.

In the lower right corner of the obverse side of the FORMAT BAND CODING FORM (see also the next page) will be found a form for checking the digit count in the active segment of an input format band. This check does not guarantee that the encoding is without error, but it does help in detecting clerical errors when constructing editing control streams.

DIGIT CHECK FOR ACTIVE SEGMENT

| INPUT | OUTPUT |
| :---: | :---: |
| NUMBER OF 0 's $=39$ | NUMBER OF $0^{\prime} \pm \square$ |
| NUMBER OF 1 's $=$ | NUMBER OF 1 's |
| NUMBER OF $2^{\prime}$ \% $=1$ | NUMBER OF 2 's $m=$ |
| NUMBER OF 3 's $=79$ | NUMBER OF 3 's $m$ |
| SUM* $=200$ | SUM* $=$ |
| $\frac{0}{} \frac{8}{}+1 / 8+2$ 's $=$ WORDS PER CARD | $\frac{0 ' s+1 ' s+2 \times 2 \text { 's }}{2}=\text { COLUMNS PRINTED }$ |
| $39+81+1=11$ | ___- -_-.....- $=$ |
| 11 |  |
| $\frac{1 ' s+3 ' s}{2}=$ CARD COLUMNS | $\frac{1 ' s+2 ' s+3 ' s}{11}=$ DATATRON WORDS |
| $81+79 \quad 80$ |  |

"If the active segment starts in format band diglt position 1 , the sum of 0 's, 1 's, 2's, and 3 's should be identical with the format band digit position containing the last digit of the actlve segment.

Note that the FORMAT BAND CODING FORM has provisions for laying out editing control streams for punching in paper tape or cards. In the section labeled PUNCHED-CARD PREPARATION, columns 4 through 14 of each card are reserved for a bootstrap instruction if the cards containing the editing control stream are not being loaded under program control;* the bootstrap instruction will read the next card. The set of instructions shown in Figure VI-Intro-6 will cause the 29 words of the editing control stream shown to be stored in locations 1101 through 1129; word 29 will be in location 1129; word 28 will be in location 1128; and so forth. Each set of 11 contiguous format digits comprises one word whose identification

[^6]number is as shown on the FORMAT BAND CODING FORM.

The instruction 6 Op aaaa in the fifth card is used as a bootstrap to continue. It may be, for example, another CARD READ instruction if there are additional cards to be read, or it may be a BRANCH UNCONDITIONALLY instruction if it is desired to turn over control to an already-loaded program.

Column 1 is used for selecting numeric format.

The section of the CODING FORM labeled PAPER-TAPE PREPARATION permits the editing control stream to be laid out for paper-tape input. The numbering of the words in this section corresponds to the numbering in the section labeled PUNCHEDCARD PREPARATION. When preparing paper tape, one starts punching with word number 1 because the PRD or PRB instruction loads core storage in order of sequentially ascending addresses; as will be seen below, information from cards is loaded in order of sequentially descending addresses.

## INSTRUCTIONS

CARD READ (CRD) is an instruction that transfers the contents of the information band on a designated Input Unit to core storage. The format band which is used to edit this information is the one selected by the card whose contents are on the information band. Up to 28 words are transferred to sequentially-addressed storage locations. The first word transferred is stored in the location specified in the address part of the CARD READ instruction. The remaining words are
stored in order of sequentially descending addresses.

As shown in Figure VI-Intro-6, the contents of the information band were transferred to locations 2011 through 2001 by a CARD READ instruction with 2011 as its address.

CARD READ, FORMAT LOAD (CRF) is an instruction that provides the ability to load the editing control stream digits onto the buffer drum of an Input Unit. It transfers these digits--stored in 29 consecutively-addressed core storage locations--to the designated format band of a designated Input Unit. The contents of the location specified by the address part of the CARD READ, FORMAT LOAD instruction will occupy the first 11 digit positions on the format band. Suppose the instruction were CRF 1129. Then (1129:01) goes to format band digit position 1 ; (1129:91) goes to format band digit position $2 ;$...; and (1129:さ1) goes to format band digit position 11 . The word in location 1128 will occupy format band digit positions 12 through 22; and so forth. Finally, (1101:08) will occupy the last eight digit positions on the format band.

As shown in Figure VI-Intro-6, the editing control stream digits were stored in locations 1101 through 1129 by the bootstrap instructions in columns 4 through 14. A CRF 1129 instruction transferred 315 of these digits to the desired format band as described above.
(The reader will note in the following sections on output that the CARD READ, FORMAT LOAD instruction performs the same type
of function on input that the CARD WRITE and CARD WRITE, FORMAT LOAD instructions do on output: information is transferred from core storage of the Data Processor to a buffer drum.

CARD READ INTERROGATE, BRANCH (CRI) is an instruction which permits the program to determine if a designated Input Unit is ready to be used. If the unit queried is ready, control is transferred, that is, the contents of the $p$ register are replaced by the address part of the CRI instruction; otherwise, control continues in sequence.

## OUTPUT

## THE OUTPUT UNIT

The Output Unit, like the Input Unit, is made up of two essential parts, control circuitry and a magnetic drum (the buffer). The drum has on it six bands for storing information. One band--called the information band--is used to store information transferred from the Data Processor to the card-handling machine. The remaining five bands--called format bands-are used to contain editing control streams. Each of the six bands on the buffer has provision for holding 316 digits (whereas there are only 315 digit positions on the bands of an Input Unit).

Corresponding to each digit position in the information band is a digit position in each of the five format bands. Each of these digit positions is identified uniquely and in
order by one of the numbers from 1 to 316. Digit position 1 is regarded as the origin of a band. Whereas each digit position in the information band consists of a full four-bit decade--and hence is capable of storing any one of the decimal digits--each digit position in a format band is comprised of only two positions: it is possible to write only digits $0,1,2$ and 3 in a format band. As was the case with an input format band, the four bit or the eight bit will be ignored if an attempt is made to write as a format band digit a decimal digit greater than or equal to four.

## INFORMATION TRANSFER

The transfer of information from the Data Processor to a card-handling machine takes place in two parts. During the first part, information is transferred from the Data Processor to the information band when a CARD WRITE instruction is executed. During the second part, the contents of the information band are transferred to a card-handling machine. This is accomplished under control of an Output Unit, independently of the Data Processor. After information has been transferred from the Data Processor to the information band, execution of the program is resumed automatically.

PART 1: FROM DATA PROCESSOR TO BUFFER (See Figure VI-Intro-7.)

Each CARD WRITE instruction specifies the format band which is to edit the stream of information to be transferred from the Data Processor.

Up to 316 digits from 29 words can be transferred from sequentially-addressed storage locations of the Data Processor. The first digit transferred is taken from the storage location specified by the address part of the CARD WRITE instruction. The remaining digits are transferred from core storage locations in order of sequentially descending addresses.

The editing control stream on the format band selected by the CARD WRITE instruction performs a part of the editing process when the information is transferred to the information band: 0 's are inserted. In addition, part of the conversion from Data Processor code to card code is accomplished; that is, information is stored in the information band in Cardatron code.

If an attempt is made to execute another CARD WRITE instruction before the transfer of information from the buffer to the card-handling machine has been completed--that is, before completion of Part 2 of the information transfer associated with the preceding CARD WRITE instruction--the Data Processor will wait until the Output Unit is in a state of readiness. The status of an Output Unit may be ascertained by executing a CARD WRITE INTERROGATE, BRANCH instruction.

PART 2: FROM BUFFER TO CARD-HANDLING MACHINE (See Figure VI-Intro-7.)

After the information band has been loaded by the execution of a CARD WRITE instruction, its contents are transferred to the


Figure VI-Intro-7. Output Information Path
card-handling machine. As the transfer of information is accomplished, the final editing--the deletion of unwanted digits and conversion to card code--is completed.

The purpose of Part 2 of the output cycle is to present information from the buffer to the card-handling machine in the proper sequence for printing or punching. The conversion of information from serial presentation (Cardatron code) to parallel presentation (card code) takes place when the contents of the output Core Shift Register are transferred to the cardhandling machine.

As each digit is transferred from the information band it is set into a decade of comparison toggles. When the toggles are set, their value is compared with the value of the Output Unit's Row Counter setting; at the same time the corresponding editing control stream digit in the format band is examined. Three cases need to be considered:

1. Each time there is agreement between the Row Counter and the comparison toggles the input position--the first core--of the Core Shift Register* is set and the entire *The output Core Shift Register is comprised of 120 magnetic cores that are connected to the 120 FROM CARDATRON hubs on the control panel of a line printer; or, 80 of the cores are connected to the 80 FROM CARDATRON hubs on the control panel of a card punch. If the Output Unit is connected to a punch, cores numbered 1 through 80 in the Core Shift Register will have been cable-connected to the punch.

Core Shift Register is shifted one place to the right, except when the editing control stream digit is a 3.
2. When the editing control stream digit is a 3 , the corresponding digit in the information band is deleted by the simple expedient of not setting and not shifting the Core Shift Register.
3. When the Row Counter setting and the comparison toggles do not agree, the Core Shift Register is shifted one place to the right without setting the input position, except when the editing control stream digit is a 3. In the latter case, the effect is as described in 2.

Thus, for each Row Counter setting the information band is scanned for digits corresponding in value to the Row Counter setting: the configuration of such digits in the information band is represented by the set positions in the Core Shift Register, with the exception of digits that have been deleted. At this time a digit impulse is emitted from the card-handling machine. The purpose of this impulse is to establish synchronism between the Output Unit and the card-handling machine so that information corresponding to the set positions of the Core Shift Register can be transferred to the card-handling machine. The value of this information is determined by the digit time of the cardhandling machine's cycle during which this transfer occurs:
digit time and the Row Counter count together, of course.

Each position in the Core Shift Register is connected to and thereby controls--by means of control panel wiring--the energizing of a corresponding punch or print magnet in the card-handling machine. If the machine is a punch, all the positions in the card that are to be punched in a given row will be punched at the time the information in the cores is transferred.

If the card-handling machine is a printer, each of the bits of information in the Core Shift Register sets the corresponding type wheel each time the digit pulse is emitted. When all of the information has been transferred from the information band, the line printer will print one line. DESIGNATION OF FORMAT BANDS

Each of the five format bands on the buffer of an output Unit is identified uniquely by one of the digits from 1 to 5. No special format bands are used by the Output Unit. All of the format bands are under program control; that is, the entire contents of a designated format band may be changed by executing a CARD WRITE, FORMAT LOAD instruction.

FORMAT BAND SELECTION

The desired format band is designated by a digit in the CARD WRITE or CARD WRITE, FORMAT LOAD instruction.

EDITING CONTROL STREAM DIGITS

The four digits used to edit information and the function of each digit are described below:

0: Insert a 0 in the corresponding digit position in the information band.

1: Transfer the Data Processor digit which corresponds to this digit position with numeric or zone significance.

The distinction between numeric and zone significance is made by noting those digit positions in the format band which contain pairs of l's, pairs of $0^{\prime} s$, or 0 's and $l^{\prime} s$ in pairs, that is, 11, 00,01 , or 10. Counting from format band digit position 1 , the first 1 or 0 --of the pair of digits--sensed when the Row Counter is at numeric time corresponds to a selected FROM CARDATRON hub on the control panel of the cardhandling machine; the next 1 or 0 sensed when the Row Counter is at zone time corresponds to the same control panel hub. The next 1 or 0 corresponds to its selected control panel hub during numeric time; the next 1 or 0 corresponds to the same control panel hub during zone time. And so forth.

2: Transfer the Data Processor digit which corresponds to this digit position with numeric significance.

The digit 2 interprets the digit being transferred as a numeric digit, forcing a blank for the corresponding zone part. Thus, the first 2-wcounting from format band digit position 1-corresponds to the assigned control panel hub during numeric time; at zone time a blank is forced for that control panel hub. The next 2 corresponds to its assigned control panel hub during numeric time; at zone time, a blank is forced for the same control panel hub. And so forth.

The digit 2 must occupy a position in the format band which corresponds to numeric time in the sense described above; otherwise, an invalid translation will occur.

3: Delete the Data Processor digit which corresponds to this digit position.

It is possible to use an overpunch for the sign of a numeric field. Either of the two conventions for overpunching signs may be selected by proper specification in the CARD WRITE instruction. However, care must be exercised in the construction of the editing control stream to insure that the overpunch is translated and transferred at the digit time which corresponds to sign time in the Data Processor. If the digit 1 that transfers the sign as an overpunch does not occur at sign time, an invalid translation will result.

## TYPE 407 CONTROL PANEL*


BURROUGHS CARDATRON
 DEPT.

THE CONSTRUCTION OF EDITING CONTROL STREAMS FOR OUTPUT

The preparation for use of an output editing control stream also takes place in five stages:

1. Determination of the editing requirements. This is accomplished when the format of the document or card is known and after processing requirements have been stated.
2. Construction of the editing control stream to meet the editing requirements.
3. Preparation of the input medium which is to contain the output editing control stream.
4. Reading the editing control stream into core storage.
5. Writing the editing control stream on the desired format band.

This section and the one which follows will describe these processes in the context of an illustrated example.

Suppose it is desired to edit a line of print the format of which is shown at the top of Figure Vi-Intro-9. Processing requirements demand that information for the line to be printed be stored in locations 2017 through 2026, as shown in the section of the FORMAT BAND CODING FORM labeled STORAGE DISPLAY.

The contents of each printing position and the corresponding Data Processor location from which the data are taken are tabulated below:

TITLE: Example: output












## DIGIT CHECK FOR ACTIVE SEGMENT

INPUT
NUMBER OF O's = NUMBER OF 1's $=$ NUMEER OF 2 's $=$ NUMBER OF 3 's $=$ SUM' $=$
$\frac{0 ' s+1 ' S+2 ' s}{11}=$ WORDS PER CARD
$\qquad$ $=$
$\frac{1 ' s+3 ' s}{2} \Longrightarrow$ CARD COLUMNS
$=$


WIf the active segment starts in format band diglt position 1 , the sum of 0 's, 1 's, 2 's, and 3's should be identical with the format band diglt position containing the last diglt of the active segment.

BAND NO: $\qquad$ TITLE:
REMARKS: $\qquad$
UNIT NO: $\qquad$ ROUTINE: $\qquad$ CODER: $\qquad$
OUTPUT: $\qquad$ DATE: $\qquad$

INPUT:

| FORMAT BAND DIGITS | EDITING FUNCTION | CORE REGISTER SHIFTS | INFORMATION TRANSFER | D. IB REGISTERS SHIFT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | INSERT O | NO | NO | YES |
| 1 | TRANSFER DIGIT | YES | YES | YES |
| 2 | INSERT 2 | NO | NO | YES |
| 3 | DELETE DIGIT | YES | NO | NO |


| type of card COLUMN | 哭 | FORMAT BAND DIGITS | EDITED RESULTS IN DATATRON WORD |
| :---: | :---: | :---: | :---: |
| ALPHABETIC OR | A | 11 | TRANSLATED INTO TWO-DIGIT DATATRON CODE. |
| SPECIAL CHARACTER | D | 33 | CHARACTER DELETED. |
| NUMERIC | N | $\begin{aligned} & 31 \\ & 11 \end{aligned}$ | TRANSLATED INTO SINGLE DATATRON DIGIT. TRANSLATEDINTO TWO-DIGIT DATATRON CODE: DIGIT PRECEDED EY INSERTED 8. |
|  | D | 33 | DIGIT DELETED. |
| BLANK | A | 11 | TRANSLATED AS 00, |
|  | D | 33 | COLUMN DELETED. |
| NONE |  | 0 | O INSERTED; NO EFFECT ON CARD CONTENTS. |
|  |  | 2 | 2 INSERTED; NO EFFECT ON CARD CONTENTS. |

NOTES:

1. Always start the active segment of the editing control stream in digit position 1 on the format band.
2. The inactive segment follows the active segment and contains 3's, except as noted below.
3. Seven 0 's are needed following the actlve segment to shift the last word out of the $D$ register and Into storage. These o's may appear anywhere in the lnactive segment (usually they should occupy digit positlons 309 through 315).

## OUTPUT:

| FORMAT BAND DIGITS | EDITING FUNGTION | D. IR REGISTERS SHift | INFORMATION transfer | CORE REGISTER SHIFTS |
| :---: | :---: | :---: | :---: | :---: |
| 0 | INSERT ELANK | NO | NO | YES |
| 1 | TRANSFER ALPHA | YES | YES | YES |
| 2 | TRANSFER NUMERIC | YES | YES | YES |
| 3 | DELETE DIGIT | YES | YES | NO |


| type of output | 萨 | FORMAT EAND DIGITS | PUNCHED OR PRINTED RESULTS |
| :---: | :---: | :---: | :---: |
| ALPHABETIC OR SPECIAL CHARACTER | A | 11 33 | TWO-DIGIT DATATFON CODE TRANSLATED AS ALPHABETIC OR SPECIAL CHARACTER. <br> TWO DATATRON DIGITS DELETED. |
| NUMERIC | N | 2 | ONE DIGIT TRANSLATED NUMERICALLY. <br> 1 THROUGH 9 TRANSLATED NUMERICALLY: <br> 0 TRANSLATED AS BLANK. <br> OVERPUNCH SIGN WITH NO DIGIT UNDERPUNCH. OVERPUNCH SIGN WITH DIGIT UNDERPUNCH. ONE DATATRON DIGIT DELETED. |
|  | SN | 01 |  |
|  | Sz | 10 |  |
|  | A | 11 |  |
|  | D | 3 |  |
| BLANK | 8 | 00 | BL.ANK COLUMN PRODUCED. |

NOTES:

1. Always start the active segment of the editing control stream with digit position 1 corresponding to the numeric part of column 120. Always write a format band as 14 the output contained 120 printing or punch ing positions.
2. The inactive segment follows the active segment and contains 3 's.
3. The editing control stream digit pair 01 does not always produce the same effect as the diglt 2 .

| Printing Position | Data Processor Location |
| :---: | :---: |
| $1-8$ | Blanks inserted by the editing control stream. |
| $9-19$ | 2017 ( |
| 20-29 | Blanks inserted by the editing control stream. |
| (Deleted) | 2018 |
| $30-33$ | 2019 |
| 34-38 | Blanks inserted by the editing control stream. |
| 39-43 | 2020 |
| 44-48 | Blanks inserted by the editing control stream. |
| 49-54 | 2021 |
| 55-59 | Blanks inserted by the editing control stream. |
| 60-68 | 2022 |
| 69-73 | Blanks inserted by the editing control stream. |
| 74-78 | 2023 |
| 79-83 | Blanks inserted by the editing control stream. |
| 84-88 | 2024 |
| 89-93 | Blanks inserted by the editing control stream. |
| 94-104 | 2025 |
| 105-109 | Blanks inserted by the editing control stream. |
| 110-120 | 2026 |

It is assumed that 120-120 control panel wiring is used, that is, wiring is from FROM CARDATRON hub $k$ to NORMAL PRINT ENTRY hub $k$. In the description which follows, references are to the section of the CODING FORM labeled PUNCHED-CARD PREPARATION.


| 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 63 | 70 | 71 | 72 | 73 | 74 | 78 | 76 | 77 | 78 | 79 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |




The first digit to be translated is the digit occupying 2026:01, the low-order digit of the word in location 2026. A 2 in digit position 1 of the format band translates this digit as a number; that is, the digit is treated as having a numeric part and a blank zone part. When the contents of the information band are transferred to the line printer, this number will occupy print position 120, the rightmost digit of the line of print.

Next, the digit occupying 2026:91 is translated. A 2 in digit position 2 of the format band translates this digit as a number. When the contents of the information band are transferred to the line printer, this number will occupy print position 119.

In similar fashion, the contents of 2026:81, 2026:71, ..., 2026: 11 are each translated by a digit 2: the contents of 2026:81 are translated by the digit in format band digit position 3 ; the contents of 2026:71 by the digit in position 4; and so forth. The digits will occupy print positions 118, 117, ..., lll, respectively.

The pair of digits 0 and 1 in format band digit positions 11 and 12 translate the sign digit--(2026: 1 l )--with zone significance only. Because this pair of digits corresponds to sign time in the Data Processor, the sign will be printed with zone significance: the 0 in digit position 11 forces a blank during numeric time and the 1 translates the sign digit at zone time. Since the sign digit is transferred with zone significance, a negative sign is printed as a minus (-) sign rather than as a 1 . A positive sign digit will be "printed" as a blank-rather than a 0 --if the Suppress-12 mode is specified by the CARD WRITE instruction which uses this format band. If the Suppress-12 mode is not specified by the CARD WRITE instruction, an ampersand (\&) will be printed (assuming the 407 has a Type A print wheel). The sign digit will occupy print position 110.

If the card-handling machine were a punch instead of a line printer, the sign digit would appear as an overpunch. A negative sign digit (1) would be an ll-punch. If the Suppress-12 mode were specified by the CARD WRITE instruction, a positive sign digit (0) would leave the 12 -row blank; if the Suppress-12 mode were not specified, a positive sign digit would produce a 12-punch.

The 0's in format band digit positions 13 through 22 insert a blank field corresponding to print positions 109 through 105. Two 0's are required for each blank position, one for numeric time, and one for zone time at each of the control panel hubs.


|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | 26 |  |  |  |  |  | \|\#9 |  |  |  | 27 |  |  |  |  |  |  |  |  |  |  |
| 4 | ${ }^{48}$ | $47!46$ | 4 |  | ${ }^{4} 4$ |  | $1.40{ }^{1} 9$ | T3 1 |  | 36 | 25 | 34 | 33 | 32131 |  | 2 | 28 |  | 27 |  | ${ }^{24} 23$ |  | 22.21 | 120 |  | 19 | 8 |
|  |  |  |  |  | 0 | 0 | 00 | 0 |  | 0 | 0 | 0 | 2 | 22 | 2 |  |  |  |  |  | 22 |  |  |  |  |  |  |



Next, there are 11 2's to translate numerically the 11 digits. of the word in location 2025. This set of digits will appear in print positions 104 through 94. Note that a 2 in format band digit position 33 is used to translate the sign digit of the word. Since the sign digit is transferred with numeric significance, it is printed as a decimal digit.

Another blank field is inserted by the eleven $0^{\prime}$ 's in positions 34 through 43 of the format band. Blanks are inserted in each of print positions 93 through 89.




The next word to be translated (the contents of location 2024) is designated as alphanumeric. The digit pair 11 in the format band is used to translate each pair of digits from two-digit Data Processor code to a single alphanumeric character.* In particular, the digits in format band digit positions 44 and 45 translate the contents of 2024:02; the resulting single alphanumeric character will occupy print position 88. The digit pair in format band digit positions 46 and 47 translate the contents of $2024: 82$; the resulting single alphanumeric character will occupy print position 87. Similarly, the contents of 2024:62 will be translated into the single alphanumeric character occupying print position 86. The contents of 2024: 42 will be translated into the single alphanumeric character occupying print position 85. The contents of 2024:22 will be translated into the single alphanumeric character occupying print

[^7]position 84. The digit 3 in format band digit position 54 causes the 2 in 2024:士1 to be deleted.

The reader should now be able to verify the coding which inserts a blank field into print positions 83 through 79; translates the word in location 2023 (designated as word number 7) alphabetically-the alphanumeric characters occupying print positions 78 through 74; and inserts a blank field into print positions 73 through 69. (Refer to Figure VI-Intro-9.)


The word to be translated next is designated as alphanumeric. The digit 2--in format band digit position 86 --translates the digit in 2022:01 numerically; the decimal digit will occupy print position 68. The digit pair 11 in positions 87 and 88 of the format band translates the digits in 2022:92 into the single alphanumeric character occupying print position 67. The 2 in format band digit
position 89 translates the digit in 2022:71 numerically; the decimal digit will occupy print position 66. The digit pair 11 in format band digit positions 90 and 91 translates the pair of digits in 2022:62 as a single alphanumeric character occupying print position 65. The 2 in format band digit position 92 translates the digit in 2022: 41 numerically; the decimal digit will occupy print position 64.

The digit pair 01 in format band digit positions 94 and 93 transfers the digit in 2022:31 with numeric significance: if the digit is different from 0 , the non-zero digit will be printed in print position 63; if the digit is 0 , a blank will be "printed" in print position 63. The digit pairs 01 in format band digit positions 96 and 95 , and 98 and 97 , will produce the same effect on the contents of 2022:22.

The pair of digins 10 in format band digit positions 100 and 99 translate the sign digit (2022: $\pm 1$ ) with zone significance only. The effect is the same as that described for (2026:士1).

If the card-handling machine were a punch, the digit pair 01 in the format band would produce an underpunch 1 through 9 in the card if the digit in 2022:31, for example, were different from 0 ; if the digit were 0 , a blank would appear in the card.

Again, it is left as an exercise for the reader to verify that thle editing control stream digits occupying format band digit positions 101 through 222 will yield the line of print whose format is shown in Figure VI-Intro-9.

The part of the format band occupying format band digit positions 1 through 222 is called the active segment of the format band. The active segment of a format band is always comprised of those editing control stream digits which lie between and include format band digit position 1 and either:
a. the editing control stream digit in the position which refers to the last digit transferred to the card-handling machine if that is an inserted digit; or
b. the editing control stream digit in the position which corresponds to zone time at FROM CARDATRON hub 1 , if no inserted digits follow that reference.

The part of the format band which follows the active segment is called the inactive segment. It always contains $3^{\prime}$ s. Since format band digit position 316 contains the last editing control stream digit, the contents of the remainder of the format band word designated 1 are irrelevant. These three positions may be coded arbitrarily, since they will not be written on the format band, there being no room for them.

It is recommended that output editing control streams be constructed as if 120 print or punch positions were available for use. That is, format band digit position 1 should always correspond to print or punch position 120. This means that the active segment of an editing control stream for a punch will always have 0's in format band digit positions 1 through 80 , corresponding to the
(non-existent) punch positions (i.e., card columns) 120 through 81, respectively.

The section of the CODING FORM labeled DIGIT CHECK FOR ACTIVE SEGMENT may be used to help in detecting clerical errors when constructing editing control streams for an output format band.

```
                    DIGIT CHECK FOR ACTIVE SEGMENT
```

| DIGIT CHECK FOR ACTIVE SEGMENT |  |
| :---: | :---: |
| INPUT | OUTPUT |
| NUMBER OF 0 's $¢$ | NUMBER OF 0 's 112 |
| NUMBER OF ${ }^{\prime \prime}{ }^{\prime \prime}=$ | NUMBER OF 1 's 034 |
| NUMBER OF ${ }^{\prime}$ 's ${ }^{\prime}$ | NUMBER OF $2^{\prime}$ - 47 |
| NUMBER OF $3^{\prime} \mathrm{s}=\ldots \ldots$ | NUMBER OF 3 's $=29$ |
| SUM ${ }^{*}=$ | SUM ${ }^{*}=222$ |
| $\frac{0^{\prime} s+1^{\prime} s+2 \prime 8}{11}=$ WORDS PER CARD | $\frac{0^{\prime} s+1^{\prime} s+2 \times 2 \prime s}{2}=\text { COLUMNS FRRINTED }$ |
| -------- - | $\frac{112+34+94}{2}=120$ |
| $-\frac{1 ' s+3 ' s}{2}=$ CARD COLUMNS | $\frac{1 \text { 's }+2 \text { 's }+3 \text { 's }}{11}=$ DATATRON WORDS |
|  | $34+47+29$ |

If the active segment starts in format band digit position 1 , the sum of $0 \cdot \mathrm{~s}, 1 / \mathrm{s}, 2 \mathrm{~s}$, and $3^{\prime}$ s should be identical with the format band digit position containing the last digit of the active segment.

In the section of the FORMAT BAND CODING FORM labeled PUNCHEDCARD PREPARATION columns 4 through 14 of each card are reserved for a bootstrap instruction which will read the next card. The set of instructions shown will cause the 29 words of the editing control stream to be stored in locations 1221 through 1249: word 29 will be in location 1249, word 28 in location 1248 , and so forth.

## INSTRUCTIONS

CARD WRITE (CWR) is an instruction that transfers up to 316 digits from sequentially-addressed storage locations in the Data Processor to the information band of a designated Output Unit. The instruction also designates the format band whose contents are to edit the information transferred. In addition, it must be specified whether the Suppress-12 mode is elected. The first digits transferred are taken from the storage location specified by the address part of the CARD WRITE instruction. The remaining digits are taken from storage locations in order of sequentiallydescending addresses.

Referring to Figure VI-Intro-9, the contents of storage locations 2017 through 2026--as shown in the STORAGE DISPLAY section-will be transferred to the information band of the designated Output Unit by a CARD WRITE instruction with 2026 as its address part. Because this instruction can transfer up to 316 digits, the contents of storage locations 2016 through 1998 will also be transferred to the information band. The information contained in these 19 locations is deleted when the contents of the information band are transferred to the output Core Shift Register.

CARD WRITE, FORMAT LOAD (CWF) is an instruction that provides the ability to load the editing control stream digits onto the buffer drum of an Output Unit. It transfers 316 digits-mstored in 29 consecutively-addressed storage locations--to the designated format band of a designated Output Unit. The contents of the
location specified by the address part of the CARD WRITE, FORMAT LOAD instruction will occupy the first 11 digit positions on the format band. Suppose the instruction were CWF 1249. Then (1249:01) goes to format band digit position 1 ; (1249:91) goes to format band digit position 2; ...; and (1249: $\pm 1$ ) goes to format band digit position 11. The word in location 1248 will occupy format band digit positions 12 through 22. And so forth. Finally, (1221:09) will occupy the last nine digit positions on the format band.

Referring again to Figure VI-Intro-9, the editing control stream digits were stored in locations 1221 through 1249 by the bootstrap instructions in columns 4 through 14. A CWF 1249 instruction transferred 316 of these digits to the desired format band as described above.

CARD WRITE INTERROGATE, BRANCH (CWI) is an instruction that permits the program to determine if a designated Output Unit is ready to be used. If the unit queried is ready, control is transferred, that is, the contents of the $P$ register are replaced by the address part of the CWI instruction; otherwise, control continues in sequence.

## INFORMATION FLOW

The general nature of information flow during input and output was discussed in Section II. In many details, however, the flow of information during the execution of instructions referring to Cardatron is different from that indicated in Section II. For this reason
the flow of information is presented again here. The description which follows supplements the description of the transfer of information presented previously in this section.

## INPUT FLOW

Input flow is shown in Figure VI-Intro-10.

1. (rD)--the $D$ register contains an image of the instruction brought from storage during the Fetch Phase--are transferred to the CD register in the Cardatron Control Unit.
2. The address part of the $C$ register (rC:04), which specifies the location in storage where the first word transferred from the information band is to be stored, is transferred to the E register.

At this time the clock in the Data Processor is turned off, the Cardatron clock being the source of pulses which govern the operation of both Cardatron and Data Processor during Cardatron operations.
3. The first word is transferred from the information band to the D register.

4a. The contents of the $D$ register are then transferred, two digits at a time, to the $1 B$ register, with or without B-register address modification as specified and indicated.

4b. Each time the D register is shifted to the right to force the transfer of the next pair of digits, the next digit from the information band enters rD: $\pm 1$.


5a. As soon as the IB register is filled its contents are transferred to the location whose address is the contents of the E register.

5b. Then the contents of the E register are decreased by 1.

5c. While the contents of the IB register are being transferred to storage and the $E$ register is being counted down, the D register is being filled with the remainder of the next word transferred from the information band.

If all of the information has not been transferred from the information band, as is determined by the editing control stream governing the transfer and the possible occurrence of a control word read from the card--that is, a word whose sign digit is a 6 or 7--there is a return to step 4.

The explicit detail of steps 4 and 5 will be found in the flow chart which is a part of the description of the Execute Phase of the CARD READ instruction.

The CARD READ, FORMAT LOAD instruction is essentially an output instruction: information is transferred from core storage to the buffer during its execution. Thus the flow of information during execution of a CRF instruction is shown below.

## OUTPUT FLOW

Output flow is shown in Figure VI-Intro-ll.

1. (rD) are transferred to the $C D$ register.


Figure VI-Intro-11. Output flow
2. The address part of the C register (rC:04), which specifies the location in storage from which is taken the first digit to be transferred to the buffer, is transferred to the E register.

At this time the clock in the Data Processor is turned off, the Cardatron clock being the source of pulses which govern the operation of both Cardatron and Data Processor during Cardatron operations.
3. The contents of the location whose address is in the $E$ register are transferred to the IB register.
4. The contents of the $E$ register are decreased by 1.
5. The contents of the $1 B$ register are transferred, two digits at a time, one digit to the D register and one digit to the adder. As each successive digit enters the adder the previous contents are transferred to the buffer.

Each time a digit is transferred from the $1 B$ register to the D register, the contents of the $D$ register are shifted one place to the right.

6a. After the sixth digit is transferred from the IB register to the adder, the sign digit and the four high-order digits which were transferred to the $D$ register are transferred from $r D$ to the adder and thence to the buffer.

6b. While the transfer of information from the $D$ register is occurring, the $E$ register is counted down by 1.

6c. The next word ( (rE)) is transferred to riB.

If all of the information has not been transferred to the buffer, there is a return to step 5.

The explicit detail of steps 5 and 6 will be found in the flow chart which is a part of the description of the Execute Phase of each of the instructions, CARD WRITE; CARD WRITE, FORMAT LOAD; and CARD READ, FORMAT LOAD.

EXCEPTIONAL CONDITIONS

1. A non-existent-address ALARM STOP will occur if an instruction refers to a location not in the storage package in the system. The effects of this condition during input are different from those during output. See the Execute Phase description of the relevant instructions for complete details.
2. A digit-check ALARM STOP can occur.
3. If the Input Unit or Output Unit designation specified by an instruction is not one which has actually been assigned, that is, if there is no unit having the specified designation, a non-existent-Input-Unit or non-existent-Output-Unit ALARM STOP will occur. The Data Processor will stop at the beginning of the Execute Phase.
4. A no-format ALARM STOP will occur if no format band is selected when a card is being read. No such alarm can occur on output.

## EXECUTE PHASE

The remainder of Section VI is devoted to a description of the Execute Phase of all instructions which refer to the Cardatron.


## Description of operation:

## Summary:

Transfer the contents of the information band from Input Unit $u$ to core storage. The first 11 digits transferred from the information band are stored in location $B[a a a a]$; the next 11 digits transferred are stored in location $B[a a a a]-1 ;$ the next 11 digits transferred are stored in location B[aaaa] - 2; and so forth. The editing control stream used to edit the contents of the information band is the one on the format band which was selected by the card whose contents are on the information band.

If $\mathbf{r}=1$ or 9, Reload Lockout will be imposed, that is, the transfer to the information band of the contents of the next card in the card reader will be inhibited.

If $r=0$ or 8 , Reload Lockout will be released, if it had been imposed.

If Format Lockout was imposed by the card whose contents are being transferred by this CRD instruction, the execution of this CRD instruction will release Format Lockout, leaving Reload Lockout set. Thus, the contents of the card following the one which imposed Format Lockout will not be automatically transferred to the information band after completion of this CRD instruction. Another Cardatron cycle--the execution of either a CRD or CRF instruc-tion--is required to release Reload Lockout.

Input sign control is effected as described in the table on the following page.

Flow chart:
See page VI-60-9.

|  | $\begin{array}{r} \text { Sign } \\ \text { Digit } \end{array}$ | Where Sensed | $\begin{gathered} \mathbf{r}= \\ (\mathrm{rC}: 41) \end{gathered}$ | $\begin{gathered} v= \\ (r C: 31) \end{gathered}$ | Effect |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & \text { rD } \\ & r D \\ & r D \\ & r D \\ & r D \\ & r D \\ & r D \end{aligned}$ | Any <br> Any <br> Any <br> Any <br> Any <br> Any | Any <br> Any <br> Any <br> Any <br> Any <br> Any | None. (Sign digit stored as 0.) <br> None. (Sign digit stored as 1.) <br> None. (Sign digit stored as 2.) <br> None. (Sign digit stored as 3.) <br> None. (Sign digit stored as 4.)  <br> None. (Sign digit stored as 5.) |
| $\begin{aligned} & 4 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & \hline \end{aligned}$ | 6 | rIB | Any | 0 | This is a control word: terminate the transfer of information from the information band; release the Input Unit to read the next card; enter the Fetch Phase at connector $P$ (see page II-Intro-15). The control word is then treated as an instruction (because the sign digit is even, there will be no B-register |
|  |  |  |  | 1 | None. (Sign digit stored as 6.) |
|  | 7 | r IB | Any | 0 | Except that B-register address modification will occur during the Fetch Phase--because the sign digit is odd--the effect is the same as that when the sign digit is 6 and $\mathrm{v}=0$. |
|  |  |  |  | 1 | None. (Sign digit stored as 7.) |
| $\begin{aligned} & \text { Ron } \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | 8 | rD | $\begin{aligned} & \neq 8, \\ & \neq 9, \end{aligned}$ | Any | None. (Sign digit stored as 8.) |
|  |  |  | 8, 9 | Any | B-register address modification occurs; the sign digit is stored as 0 . |
|  | 9 | rD | $\neq 8$, $\neq 9$ | Any | None. (Sign digit stored as 9.) |
|  |  |  | 8, 9 | Any | B-register address modification occurs; the sign digit is stored as 1. |

Cardatron Input Sign Control

Exceptional conditions:

1. Non-existent-address ALARM STOP. (See Remark 8, below.)
2. No-format ALARM STOP.
3. Non-existent-Input-Unit ALARM STOP.
4. Digit-check ALARM STOP. (See Remark 9, below.)

## Remarks:

1. $\mathbf{r}=3,5$, or 7 has the same effect as $\mathbf{r}=1 ; r=2,4$, or 6 has the same effect as $r=0$.
2. $v=2,4,6$, or 8 has the same effect as $v=0 ; v=3$, 5,7 , or 9 has the same effect as $v=1$.
3. The inactive segment of a format band must contain seven 0's. (Usually these 0 's will occupy format band digit positions 309 through 315.) If the inactive segment does not contain these seven 0 's, the last word transferred from the information band will not be written in core storage: it will be lost to the program.
4. If Format Lockout is imposed, it is done by selecting format band 8. Format band 8 must be selected in conjunction with the selection of some other format band: if it is not, a no-format ALARM STOP will occur.
5. Once Reload Lockout is imposed, it can be removed only by specification in a CRD or CRF instruction: removal of Reload Lockout is achieved by making $r$ an even digit.
6. At the beginning of the Execute Phase of a CRD instruction $B[a a a a]=(r C: 04)$ is transferred to the $E$ register. The address of the core storage location into which will be written each successive word transferred from the information band is obtained by decreasing by 1 the contents of the $E$ register after each word is stored.

Since the $E$ register counts modulo the size of storage, care must be exercised in the choice of $B[$ aaaa]. For example, suppose the Data Processor has 4000 words of core storage; suppose also that B[aaaa] is chosen so that some word is transferred to location 0000. After this word is stored, 1 will be subtracted from 0000, the contents of the E register, modulo 4000. The E register will then contain 3999.
7. The selection of numeric format--format band 6--allows a maximum of 13 numeric words to be transferred from the information band to core storage when the next CRD instruction is executed: all overpunches will be deleted.

Suppose, for example, that the instruction is 01000 CRD 1013; suppose also that the control panel is wired $80-80$. The execution of the specified CRD instruction will load storage as displayed in the table below:

| Location | Contents of numeric part of card column stored in digit position |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\pm$ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 |
| 1013 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 |
| 1012 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 |
| 1011 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 |
| 1010 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| 1009 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 |
| 1008 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 |
| 1007 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| 1006 |  |  | ins | rte | 0 |  | - | $\rightarrow$ | 1 | 2 | 3 |
| 1005 |  |  | ins | rte | 0 | - |  |  |  |  |  |
| 1004 |  |  | ins | rte | 0 |  |  |  |  |  |  |
| 1003 |  |  | ins | rte | 0 |  |  |  |  |  |  |
| 1002 |  |  | ins | rte | 0 |  |  |  |  |  |  |
| 1001 |  |  | ins | rte | 0 |  |  |  |  |  |  |

If it is desired to prevent the insertion of zeros as shown above, it is necessary to supply the card with a word having a 6 or 7 in the sign-digit position. Suppose, for example, that it is desired to transfer only four words from a card which has selected numeric format; suppose also that the control panel is wired 8080. Then these four words must occupy the fields comprised of columns 70-80, 59-69, 48-58, 37-47, inclusive. The field comprised of columns 26 - 36, inclusive, must be an instruction, and must have a 6 or 7 in the sign-digit position (column 26). Let the CRD instruction be as specified above. The execution of that instruction will load storage as displayed below:

| Location | Contents of numeric part of card column stored in digit position |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\pm$ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 0 |
| 1013 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 |
| 1012 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 |
| 1011 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 |
| 1010 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |

No other locations in storage will be affected.
8. Once the transfer of information from the information band to the Data Processor has begun, it can terminate only when all of the information has been transferred to the D register. Examination of the flow chart will disclose that the information transfer is already under way when a non-existentaddress ALARM STOP can occur (it occurs before the first word is written in core storage). Hence, none of the words will be stored; in other words, the information is "lost," that is, the card whose contents were on the information band must be re-read.
9. A digit-check ALARM STOP can occur after the execution of a CRD instruction only as a result of detecting the impermissible configuration when the attempt is made to shift the digit out of rD: Ol. Examination of the flow chart will disclose that it is possible to write in core storage a word with an impermissible configuration in some digit position. This can happen because:
a. The contents of the $D$ register are transferred to the IB register in two parts, the high-order part of the word being split off with rD: 51. Hence, if the impermissible configuration first occurs in any digit position in rD: 56 before the transfer to rIB of (rD) is begun, it will be transferred to rIB; and
b. Since the contents of the IB register are transferred to storage in parallel, no check is made in rIB for the impermissible configuration.

Further examination of the flow chart discloses that the contents of the $D$ register are shifted to the right as each additional digit is transferred from the information band to the D register. Some digits are transferred to rD-whose contents are shifted to the right as each digit is entered in rD: $\pm 1-$ while the wora in rIB is being written in storage: the transfer to storage is completed before the D register is completely filled with the next word from the information band.

Again it should be noted that once the transfer of information to the Data Processor has begun, it can terminate only when all of the information has been transferred to rD. Thus, digits from the information band will "pile up" in rD: $\pm 1$ immediately after the impermissible configuration is detected. In no case can the ALARM STOP be prevented from occurring. In any event:
a. It is not possible to predict with certainty what will be in the $D$ register;
b. The card whose contents were on the information band must be re-read; and
c. The E register will provide a clue to the location in storage of the word with the impermissible configuration. Suppose the word is in aaaa. Then (rE) = aaaa - 1 .

Description of operation:


## Flow chart (continued) :



Flow chart (continued):


## Register status:

| Register name | Contents after execution of CRD. | Contents if non-existentaddress ALARM STOP occurs |
| :---: | :---: | :---: |
| A | Unchanged Unchanged <br> Unchanged $(r \mathrm{p})_{b}+1$ | Unchanged Unchanged <br> Unchanged $(r \mathrm{P})_{b}+1$ |
| R |  |  |
| D |  |  |
| B |  |  |
| P |  |  |
| C | u $\mathrm{i}, \mathrm{i}$ r 6,0 B aaaa $]$ | u $\mathrm{i}, \mathrm{i}$ r 6,0 B [aaaa] |
| E | Address of last location filled - 1. | B[aaaa] |
|  | $(r D: 67)=0000000 ;(r D: 04)$ are the four highrder digits of the last word transferred from he buffer. |  |


| Register name | Contents if no-format or non-existent-InputUnit ALARM STOP occurs. |  |  | Contents if digit-check ALARM STOP occurs. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | Unchanged Unchanged Cleared Unchanged $(\mathrm{rP})_{b}+1$ |  |  | Unchanged Unchanged ** <br> Unchanged $(r \mathrm{P})_{b}+1$ |  |  |  |
| R |  |  |  |  |  |  |  |
| D |  |  |  |  |  |  |  |
| B |  |  |  |  |  |  |  |
| P |  |  |  |  |  |  |  |
| C | $u$ $i, i$ | 6,0 | B [aaaa] | u | i, i | ${ }^{6} 0$ | B[aaa, ] |
| E | B[aaaa] |  |  | Address of last location filled - 1 . |  |  |  |

[^8]
## Operation name: CARD WRITE

Instruction format:


Definitions:
$\pm: \quad$ if $\pm$ is odd, B-register address modification will occur; otherwise, there will be no such modification.
u: designates Output Unit.
i: not relevant to the execution of this instruction
c: specifies which of the $T$ RELAYS is/are selected for additional control of the line printer.
f: specifies which format band is used to edit the output; in addition, if
f is even: the Suppress-12 mode of printing or punching is selected.
$f$ is odd: the Suppress-12 mode is not selected.

Op: operation code.
aaaa: address of base of location from which is taken the first digit transferred to the information band.

## Abbreviation: CWR

Time ( $\mu \mathrm{s}$ ) :
Minimum:
fetch: 90
execute: 8545 total: $\quad 8635$

Average:
fetch:
execute: 9960 total: 10050

Maximum:
fetch: 90
execute: 11940
total: $\overline{12030}$

Description of operation:
Summary:
Transfer to the information band of Output Unit u the contents of up to 29 core storage locations as follows: the contents of $B[$ aaaa ] are transferred first; (B[aaaa] - 1) are transferred next; ...; (B[aaaa] - 27) are transferred next; ( B [aaa] - 28:08) are transferred last. The number of digits transferred is determined by the editing control stream on the format band which is specified by $f$.

The format band whose contents are used to edit the information transferred to the information band is specified in the table below:

| $f$ | Format <br> Band | Suppress-12 <br> Mode? |
| :---: | :---: | :---: |
| 0 | 1 | Yes |
| 1 | 1 | No |
| 2 | 2 | Yes |
| 3 | 2 | No |
| 4 | 3 | Yes |
| 5 | 3 | No |
| 6 | 4 | Yes |
| 7 | 4 | No |
| 8 | 5 | Yes |
| 9 | 5 | No |

The Suppress-12 mode has to do with overpunching the sign digits of numeric words, that is, words whose signs are either 0 or 1 , in accordance with either of the two conventions for overpunching signs. The Suppress-12 mode also has to do with printing the sign digits of numeric words (in the tables below it is assumed that the printer is a 407 with Type A print wheels).

Two cases need to be considered:
Case 1: the sign digit is translated by the editing control stream digit pair 10. In this case the sign digit occupies a column or print position by itself.

| Suppress-12 <br> Mode? | $\pm=0$ |  | $\pm=1$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Punch | Print | Punch | Print |
| Yes | blank | blank | 11 | - |
| No | 12 | $\&$ | 11 | - |

## Case 2: the digit preceding the sign digit and the sign digit are translated by the editing control stream digit pair 11. In this case the sign digit shares a column or print position with the digit which precedes it.

| Suppress-12 <br> Mode? | $\pm=0$ |  | $\pm=1$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Punch | Print | Punch | Print |
| Yes | Blank | a | 11 | $b$ |
| No | 12 | $c$ | 11 | $b$ |

a. The digit preceding the sign digit.
b. The alphanumeric character whose code is ll-n, where $n$ is the digit preceding the sign digit.
c. The alphanumeric character whose code is $12-n$, where $n$ is the digit preceding the sign digit.

The digit $c$ is used to transfer the T RELAYS whose points are available on the control panel of the printer. After the edited contents of the information band have been transferred to the printer, all of the relays will have been returned to their normal (N) position: they are returned to normal just prior to the transfer from the Core Shift Register of the last row of information. The selection of relays specified by $c$ is shown in the following table:

| $c$ | Relays <br> Selected |
| :---: | :---: |
| 0 | None |
| 1 | 1 |
| 2 | 2 |
| 3 | 3 |
| 4 | 4 |
| 5 | 5 |
| 6 | 2 and 4 |
| 7 | 3 and 5 |
| 8 | None |
| 9 | 1 |

As soon as the transfer of information from core storage to the information band is completed, the Output Unit automatically directs the transfer of the contents of the information band to the card-handling machine.

Flow chart:
See page VI-61-7.

## Exceptional conditions:

1. Non-existent-address ALARM STOP. (See Remark 2, below.)
2. Non-existent-Output-Unit ALARM STOP.
3. Digit-check ALARM STOP. (See Remark 3, below.)

Remarks:

1. At the beginning of the Execute Phase of a CWR instruction $B[$ aaaa $]=(r C: 04)$ is transferred to the E register. The address of the core storage location from which is read each successive word transferred to the information band is obtained by decreasing by 1 the contents of the $E$ register after each word is read.

Since the E register counts modulo the size of storage, care must be exercised in the choice of $B$ [aaaa]. For example, suppose the Data Processor has 4000 words of core storage; suppose also that B [aaa] S 0028: hence, some word will be read from location 0000. After this word is read, 1 will be subtracted from 0000 , the contents of the E register, modulo 4000. The E register will then contain 3999.
2. Examination of the flow chart will disclose that control is vested in the Cardatron--by virtue of the fact that the Cardatron "clock" is providing pulses for Data Processor operation, too-when a non-existent address is detected. The detection of the nonexistent address inhibits the transfer of any information in the Data Processor. But the Cardatron must complete its cycle of operation, even though no information is transferred from the Data Processor to the buffer. The ALARM STOP will occur after Part 1 of the Cardatron cycle is completed. Part 2 of the Cardatron cycle will also occur:
a. If the Output Unit is connected to a punch, a card will be fed. The card will contain a mixture of blank columns and 0-punches, the configuration being determined by the contents of the format band selected by the CWR instruction.
b. If the Output Unit is connected to a printer, a blank line will be "printed."
3. The detection of an impermissible configuration occurs when ( $r$ IB:01) and (rD:01) are shifted to the right. Such an event can occur only after control is vested in the Cardatron (see the flow chart). The detection of the impermissible configuration immediately stops the transfer of information within the Data Processor, and from the Data Processor to the buffer. But Cardatron must complete its cycle of operation, even though no more information is transferred to it. The digit-check ALARM STOP will occur after Part 1 of the Cardatron cycle is completed. Part 2 of the Cardatron cycle will also occur. The nature of the output depends both on the editing control stream and on how much information was transferred from the Data Processor to the buffer.

## Description of operation:



## Flow chart (continued):



Register status:


Operation name: CARD READ, FORMAT LOAD
Instruction format:


Definitions:
$\pm: \quad$ if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.
u: designates Input Unit.
ii: not relevant to the execution of this instruction.
f: specifies which format band will be written.

Op: operation code.
aaaa: address of base of location from which is read the first word transferred to the format band specified by $\mathbf{f}$.

Operation code: 62
Abbreviation: CRF
Time ( $\mu \mathrm{s}$ ):
Minimum:
$\begin{array}{lr}\text { fetch: } & 90 \\ \text { execute: } & \mathbf{8 5 4 5} \\ \text { total: } & 8635\end{array}$
Average:
fetch: 90
execute: 9960 total 10050

Maximum:
fetch: 90 execute: 11940 total: 12030

## Description of operation:

## Summary:

Transfer to the format band specified by f-on Input Unit u--the contents of 29 core storage locations as follows: the contents of $B$ [aaaa] occupy format band digit positions 1 through 11; (B[aaaa] - 1) occupy positions 12 through 22; ...; (B[aaaa] - 27) occupy positions 298 through 308; (B[aaaa] - 28:07) occupy positions 309 through 315.

The selection of the format band on which the editing control stream is written and the imposition or release of Reload Lockout are accomplished as described in the table below:

| f | Format <br> Band | Reload <br> Lockout |
| :---: | :---: | :---: |
| 0 | 1 | Released |
| 1 | 1 | Imposed |
| 2 | 2 | Released |
| 3 | 2 | Imposed |
| 4 | 3 | Released |
| 5 | 3 | Imposed |
| 6 | 4 | Released |
| 7 | 4 | Imposed |
| 8 | 5 | Released |
| 9 | 5 | Imposed |

## Flow chart:

See page VI-62-5.

## Exceptional conditions:

1. Non-existent-address ALARM STOP. (See Remark 3, below.)
2. Non-existent-Input-Unit ALARM STOP.
3. Digit-check ALARM STOP (See Remark 4, below.)

## Remarks:

1. A format band digit position contains only two bits. Hence, a format band digit may be only one of $0,1,2$, or 3. If an attempt is made to write as a format band digit some decimal digit greater than or equal to 4 , the 4 -bit or the 8 -bit will be dropped when that decimal digit is transferred to the selected format band.
2. At the beginning of the Execute Phase of a CRF instruction $B[$ aaaa $]=(r C: 04)$ is transferred to the $E$ register. The address of
the core storage location from which is read each successive word transferred to the format band is obtained by decreasing by 1 the contents of the E register after each word is read.

Since the E register counts modulo the size of storage, care must be exercised in the choice of $B[$ aaaa]. For example, suppose the Data Processor has 4000 words of core storage; suppose also that B [aaa]] $\leq 0028$; then some word will be read from location 0000 . After this word is read, 1 will be subtracted from 0000 , the contents of the E register, modulo 4000. The E register will then contain 3999.
3. Examination of the flow chart will disclose that control is vested in the Cardatron--by virtue of the fact that the Cardatron "clock" is providing pulses for Data Processor operation, too--when a non-existent address is detected. The detection of the non-existent address inhibits the transfer of information in the Data Processor. But the Cardatron must complete its cycle of operation, even though no information is transferred from the Data Processor to the buffer.

The ALARM STOP will occur after the Cardatron cycle is completed. It will appear that the designated format band had all $0^{\prime} \mathrm{s}$ written on it.
4. The detection of an impermissible configuration occurs when ( $r$ IB:01) and (rD:01) are shifted to the right. Such an event can occur only after control is vested in the Cardatron (see the flow chart). The detection of the impermissible configuration immediately stops the transfer of information within the Data Processor, and from the Data Processor to the buffer. But the Cardatron must complete its cycle of operation, even though no more information is transferred to it.

The digit-check ALARM STOP will occur after the Cardatron cycle is completed. It will appear that the designated format band contains 0 's following the last digit transferred from the Data Processor.

Description of operation:



Flow chart (continued) :


## Register status:



| Register name | Contents if non-existentaddress or non-existent-Input-Unit ALARM STOP occurs. |
| :---: | :---: |
| A | Unchanged |
| R | Unchanged |
| D | Cleared |
| $B$ | Unchanged |
| P | $(\mathrm{PP})_{b}+1$ |
| C | u $\mathrm{i}, \mathrm{i}$ f 6 2 B aaaa |
| E | B aaaa] |

Operation name: CARD WRITE, FORMAT LOAD
Instruction format:
$\pm \begin{array}{llllllllll}1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 0\end{array}$

| $\pm$ | $i_{i} i$ | $f$ | $O p$ | $a_{i} a_{i} a$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Definitions:
$\pm: \quad$ if $\pm$ is odd, B-register address-modification will occur; otherwise,there will be no such modification.
u: designates Output Unit.
ii: not relevant to the execution of this instruction.
f: specifies which format band will be written.
Op: operation code.
aaaa: address of base of location from which is read the first word transferred to the format band specified by $f$.
Operation code: ..... 63
Abbreviation: CWF
Time ( $\mu \mathrm{s}$ ):
Minimum:
fetch: ..... 90
execute: ..... 8545
total: ..... 8635
Average:
fetch: ..... 90
execute ..... 9960
total: ..... 10050
Maximum:
fetch: ..... 90
execute: 11940

Description of operation:
Summary:
Transfer to the format band specified by f-on Output Unit u-the contents of 29 core storage locations as follows: the contents of $B[a a a a]$ occupy format band digit positions 1 through 11; (B[aaaa] - 1) occupy positions 12 through 22; ...; (B[aaaa] - 27) occupy positions 298 through 308; (B[aaaa] - 28:08) occupy positions 309 through 316.

The selection of the format band on which the editing control stream is written is accomplished as described in the table below:

| $f$ | Format <br> Band |
| :---: | :---: |
| 0,1 | 1 |
| 2,3 | 2 |
| 4,5 | 3 |
| 6,7 | 4 |
| 8,9 | 5 |

Flow chart:
See page VI-63-5.

## Exceptional conditions:

1. Non-existent-address ALARM STOP. (See Remark 3, below.)
2. Non-existent-Output-Unit ALARM STOP.
3. Digit-check ALARM STOP. (See Remark 4, below.)

Remarks:

1. A format band digit position contains only two bits. Hence, a format band digit may be only one of $0,1,2$, or 3. If an attempt is made to write as a format band digit some decimal digit greater than or equal to 4 , the 4 -bit or the 8 -bit will be dropped when the decimal digit is transferred to the selected format band.
2. At the beginning of the Execute Phase of a CWF instruction $B[$ aaaa $]=(r C: 04)$ is transferred to the E register. The address of the core storage location from which is read each successive word transferred to the format band is obtained by decreasing by 1 the contents of the $E$ register after each word is read from storage.

Since the $E$ register counts modulo the size of storage, care must be exercised in the choice of $B$ [aaaa]. For example, suppose the Data Processor has 4000 words of core storage; suppose also that B [aaa] $\leq 0028$ : then some word will be read from location 0000. After this word is read, 1 will be subtracted from 0000, the contents of the $E$ register, modulo 4000. The E register will then contain 3999.
3. Examination of the flow chart will disclose that control is vested in the Cardatron--by virtue of the fact that the Cardatron "clock" is providing pulses for Data Processor operation, too--when a non-existent address is detected. The detection of the non-existent address inhibits the transfer of information in the Data Processor. But the Cardatron must complete its cycle, even though no information is transferred from the Data Processor to the buffer.

The ALARM STOP will occur after the Cardatron cycle is completed. It will appear that the designated format band had all 0's written on it.
4. The detection of an impermissible configuration occurs when (rIB:01) and (rD:01) are shifted to the right. Such an event can occur only after control is vested in the Cardatron (see the flow chart). The detection of the impermissible configuration immediately stops the transfer of information with the Data Processor, and from the Data Processor to the buffer. But Cardatron must complete its cycle of operation, even though no more information is transferred to the buffer.

The digit-check ALARM STOp will occur after the Cardatron cycle is completed. It will appear that the designated format band contains $0^{\prime \prime}$ s following the last digit transferred from the Data Processor.

## Description of operation:



Flow chart (continued):


Register status:

| $\begin{aligned} & \text { Register } \\ & \text { name } \end{aligned}$ | Contents after execution of CWF. |  |  | Contents if digit-check ALARM STOP occurs. |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | Unchanged Unchanged Cleared Unchanged $(r \mathrm{P})_{\mathrm{b}}+1$ |  |  | Unchanged Unchanged <br> Unchanged $(r \mathrm{P})_{\mathrm{b}}+1$ |  |  |
| R |  |  |  |  |  |  |
| D |  |  |  |  |  |  |
| B |  |  |  |  |  |  |
| P |  |  |  |  |  |  |
| C | u i i | f 63 | B[aaa] | u i i | 63 | B[aaa] |
| E | B[aaaa] - 29 |  |  | * |  |  |



Operation name: CARD READ INTERROGATE, BRANCH

Instruction format:


Definitions:
$\pm: \quad$ if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification.
u: designates Input Unit.
iii: not relevant to the execution of this instruction.

Op: operation code.
aaaa: address of base of location of alternate instruction.

Abbreviation: CRI
Time: ( $\mu \mathrm{s}$ ):
No branch:
Minimum:

$$
\begin{array}{lr}
\text { fetch: } & 90 \\
\text { execute: } & 245 \\
\text { total: } & \frac{335}{}
\end{array}
$$

Average:
$\begin{array}{lr}\text { fetch: } & 90 \\ \text { execute: } & \frac{265}{355} \\ \text { total: } & \end{array}$
Maximum:
fetch: 90
execute: 285
total 375
Branch:
Minimum:
fetch: 90
execute: 265
total: $\overline{355}$
Average:
fetch: 90
execute: 285
total: $\overline{375}$
Maximum:
fetch: 90
execute: 305
total: $\overline{395}$

## Description of operation:

Summary:
If Input Unit $u$ is ready, transfer control to $B[a a a]$, that is, prepare to take the next instruction from $B$ [aaaa]; otherwise, control continues in sequence.

Flow chart:

Non-existent-Input-Unit ALARM STOP


Exceptional conditions:

1. Non-existent-Input-Unit ALARM STOP.

## Remarks:

## Register status:



|  | Operation cod | : 65 |
| :---: | :---: | :---: |
| Operation name: CARD WRITE INTERROGATE | Abbreviation: | CWI |
|  | Time ( $\mu \mathrm{s}$ ) |  |
| Instruction format: |  |  |
| $\pm 1234567890$ | No branch: Minimum: |  |
| $\pm$ $u$ $i$ $i$ $i$ p $a$ $a$ $a$ | fetch: execute: total: | 90 |
| $\underline{\square}$ |  | 245 |
|  |  | 335 |
| Definitions: | Average: |  |
|  |  |  |
| if $\pm$ is odd, B-register addressmodification will occur; otherwise, there will be no such modification, | fetch | 90 |
|  | execute: | 265 |
|  | total: | 355 |
| designates Output Unit. | Maximum: |  |
|  |  |  |
| not relevant to the execution of this instruction. | fetch: | 90 |
| operation code. | execute: | 285 |
|  | total: | 375 |
| address of base of location of alternate instruction. | Branch: Minimum: |  |
|  |  |  |
|  | fetch: | 90 |
|  | execute: | 265 |
|  | total: | 355 |
|  | Average: |  |
|  | fetch: | 90 |
|  | execute: | 285 |
|  | total: | 375 |
|  | Maximum: |  |
|  | fetch: | 90 |
|  | execute: | 305 |
|  | total: | 395 |

## Description of operation:

## Summary:

If Output Unit $u$ is ready, transfer control to $B[a a a a]$, that is, prepare to take the next instruction from $B[a a a a] ;$ otherwise, control continues in sequence.

## Flow chart:

Non-existent-Output-Unit ALARM STOP


Exceptional conditions:

1. Non-existent-Output-Unit ALARM STOP

Remarks:

Register status:

| Register name | Contents after execution of CWI. |  |  |  | Contents if existent-Outp ALARM STOP | non-put-Unit ccurs. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | Unchanged |  |  |  | Unchanged |  |
| R | Unchanged |  |  |  | Unchanged |  |
| D | Cleared |  |  |  | Cleared |  |
| B | Unchanged |  |  |  | Unchanged |  |
| p | No branch: $(\bar{r} P)_{b}+1$ Branch: B[aaa] |  |  |  | $(\mathrm{rP})_{\mathrm{b}}+1$ |  |
| C | u | i i $^{\text {i }}{ }^{\text {i }}$ | ${ }^{6} 5$ | B[aaa] |  | $B[$ aaaa] |
| E | B[ | aaa] |  |  | B[aaaa] |  |

Appendix 1. A Summary of Operations in Operation-Code Order

| Instruction Format | Operation |  | Reference |
| :---: | :---: | :---: | :---: |
| $\pm 1234567890$ | Abr | Name |  |
| $\pm$ iiii 00 iiii | HLT | HALT | I I-00 |
| $\pm$ iiii 01 iiii | NOP | NO OPERATION | II-01 |
| $\pm$ unnv 03 aaaa | PRD | PAPER-TAPE READ | V-03 |
| $\pm$ uiiv 04 aaaa | PRB | PAPER-TAPE READ, BRANCH | V-04 |
| $\pm$ unnv 05 aaaa | PRI | PAPER-TAPE READ, INVERSE FORMAT | V-05 |
| $\pm$ unni 06 aaaa | PWR | PAPER-TAPE WRITE | V-06 |
| $\pm$ uiii 07 aaaa | PWI | PAPER-TAPE WRITE, INTERROGATE BRANCH | V-07 |
| $\pm$ inij 08 iiii | KAD | KEYBOARD ADD | III-08 |
| $\pm$ anai 09 aaaa | SPO | SUPERVISORY PRINT-OUT | III-09 |
| $\pm$ iiio 10 aaaa | CAD | CLEAR ADD | I 1-10 |
| $\pm$ iiil 10 aaaa | CAA | CLEAR ADD ABSOLUTE | I I -10 |
| $\pm$ iiio 11 aaaa | CSU | CLEAR SUBTRACT | II-11 |
| $\pm$ iiil 11 aaaa | CSA | CLEAR SUBTRACT ABSOLUTE | I I-11 |
| $\pm$ iiio 12 aaaa | ADD | ADD | II-12 |
| $\pm$ iiil 12 aaaa | ADA | ADD ABSOLUTE | I I-12 |
| $\pm$ iiio 13 aaaa | SUB | SUBTRACT | II-13 |
| $\pm$ iiil 13 aaaa | SUA | SUBTRACT ABSOLUTE | I I-13 |
| $\pm$ iiii 14 aaaa | MUL | MULTIPLY | II-14 |
| $\pm$ iiii 15 aaaa | DIV | DIVIDE | I I-15 |
| $\pm$ iiii 16 iiii | RND | ROUND | I I-16 |
| $\pm$ iiii 17 aaaa | EXT | EXTRACT | II-17 |
| $\pm$ sLf0 18 aaaa | CFA | COMPARE FIELD A | II-18 |
| $\pm$ sLfl 18 aaaa | CFR | COMPARE FIELD R | I I-18 |
| $\pm$ iiii 19 aaaa | ADL | ADD TO LOCATION | II-19 |
| $\pm$ nnnn 20 aaaa | IBB | INCREASE B, BRANCH | I I-20 |
| $\pm$ npnn 21 aaaa | DBB | DECREASE B, BRANCH | I I-21 |
| $\pm$ nio 22 aaaa | FAD | FLOATING ADD | II-22 |
| $\pm$ iiil 22 aaaa | FAA | FLOATING ADD ABSOLUTE | II-22 |
| $\pm n$ iio 23 aaaa | FSU | FLOATING SUBTRACT | II-23 |
| $\pm$ nliil 23 aaaa | FSA | FLOATING SUBTRACT ABSOLUTE | I I-23 |
| $\pm$ iiii 24 aaaa | FMU | FLOATING MULTIPLY | II-24 |
| $\pm$ iiii 25 aaaa | FDV | FLOATING DIVIDE | II-25 |
| $\pm$ sLnn 26 aaaa | IFL | INCREASE FIELD LOCATION | I I-26 |
| $\pm$ sLnn 27 aaaa | DFL | DECREASE FIELD LOCATION | I I - 27 |
| $\pm$ sLnn 28 aaaa | DLB | DECREASE FIELD LOCATION, LOAD B | I I-28 |
| $\pm$ inni 29 aaaa | RTF | RECORD TRANSFER | II-29 |
| $\pm$ iiii 30 aaaa | BUN | BRANCH, UNCONDITIONALLY | I 1-30 |
| $\pm$ iiii 31 aaaa | BOF | BRANCH, OVERFLOW | I I-31 |
| $\pm$ iiii 32 aaaa | BRP | BRANCH, REPEAT | I I-32 |
| $\pm$ iiin 33 aaaa | BSA | BRANCH, SIGN A | I I-33 |
| $\pm$ iii0 34 aaaa | BCH | BRANCH, COMPARISON HIGH | II-34 |
| $\pm$ iiil 34 aaaa | BCL | BRANCH, COMPARISON LON | II-34 |
| $\pm$ iii0 35 aaaa | BCE | BRANCH, COMPARISON EQUAL | II-35 |
| $\pm$ iiil 35 aaaa | BCU | BRANCH, COMPARISON UNEQUAL | II-35 |
| $\pm$ sLnn 36 aaaa | BFA | BRANCH, FIELD A | II-36 |
| $\pm$ sLnn 37 aaaa | BFR | BRANCH, FIELD R | II-37 |
| $\pm$ uiii 38 aaaa | BCS | BRANCH, CONTROL SWITCH | III-38 |
| $\pm$ sLf0 40 aaaa | STA | STORE A | II-40 |
| $\pm$ sLfl 40 aaaa | STR | STORE R | I I-40 |
| $\pm$ sLf2 40 aaaa | STB | STORE B | I I - 40 |


| Instruction Format |  | Operation | Reference |
| :---: | :---: | :---: | :---: |
| $\pm 1234567890$ | Abr | Name |  |
| $\pm$ iiii 41 aaaa | LDR | LOAD R | I I-41 |
| $\pm$ iii0 42 aaaa | LDB | LOAD B | I I-42 |
| $\pm$ iiil 42 aaaa | LBC | LOAD B COMPLEMENT | I I-42 |
| $\pm$ iiin 43 iiii | LSA | LOAD SIGN A | I I-43 |
| $\pm$ iiii 44 aaaa | STP | STORE P | II-44 |
| $\pm$ iiil 45 iiii | CLA | CLEAR A | I I -45 |
| $\pm$ iii2 45 iiii | CLR | CLEAR R | I I-45 |
| $\pm$ iii3 45 iiii | CAR | CLEAR A, R | 1 I-45 |
| $\pm$ iii4 45 iiii | CLB | CLEAR B | I I-45 |
| $\pm$ iii5 45 iiii | CAB | CLEAR A, B | I I-45 |
| $\pm$ iii6 45 iiii | CRB | CLEAR R, B | I I-45 |
| $\pm$ iii7 45 iiii | CLT | CLEAR A, R, B | I I-45 |
| $\pm$ iiiii 46 aaaa | CLL | CLEAR LOCATION | I I-46 |
| $\pm$ iii0 48 iinn | SRA | SHIFT RIGHT A | II -48 |
| $\pm$ iiil 48 iinn | SRT | SHIFT RIGHT A AND R | I I-48 |
| $\pm$ iii2 48 iinn | SRS | SHIFT RIGHT A WITH SIGN | I I-48 |
| $\pm$ iii0 49 iinn | SLA | SHIFT LEFT A | I I-49 |
| $\pm$ iiil 49 iinn | SLT | SHIFT LEFT A AND R | I I-49 |
| $\pm$ iii2 49 iinn | SLS | SHIFT LEFT A WITH SIGN | I I -49 |
| 0 uhh0 50 aaaa | MTS | MAGNETIC-TAPE SEARCH | IV-50 |
| 4 uhh0 50 aaaa | MFS | MAGNETIC-TAPE FIELD SEARCH | IV-50 |
| $\pm$ uhh4 50 iiii | MLS | MAGNETIC-TAPE LANE SELECT | IV-50 |
| $\pm$ uhh8 50 iiii | MRW | MAGNETIC-TAPE REWIND | IV-50 |
| $\pm$ uhh9 50 iiii | MDA | MAGNETIC-TAPE REWIND, DE-ACTIVATE | IV-50 |
| 0 uhhk 51 aaaa | MTC | MAGNETIC-TAPE SCAN | IV-51 |
| 4 uhhk 51 aaaa | MFC | MAGNETIC-TAPE FIELD SCAN | IV-51 |
| $\pm$ univ 52 aaaa | MRD | MAGNETIC-TAPE READ | IV-52 |
| $\pm$ univ 53 aaaa | MRR | MAGNETIC-TAPE READ, RECORD | IV-53 |
| $\pm$ unkk 54 aaaa | MIW | MAGNETIC-TAPE INITIAL WRITE | IV-54 |
| $\pm$ unii 55 aaaa | MIR | MAGNETIC-TAPE INITIAL WRITE, RECORD | IV-55 |
| $\pm$ unkk 56 aaaa | MOW | MAGNETIC-TAPE OVERWRITE | IV-56 |
| $\pm$ unii 57 aaaa | MOR | MAGNETIC-TAPE OVERWRITE, RECORD | IV-57 |
| $\pm$ unio 58 iiiii | MPF | MAGNETIC-TAPE POSITION FORWARD | IV-58 |
| $\pm$ unil 58 iiii | MPB | MAGNETIC-TAPE POSITION BACKWARD | IV-58 |
| $\pm$ uni2 58 iiiii | MPE | MAGNETIC-TAPE POSITION AT END OF INFORMATION | IV-58 |
| $\pm$ uii0 59 aaaa | MIB | MAGNETIC-TAPE INTERROGATE, BRANCH | IV-59 |
| $\pm$ uiil 59 aaaa | MIE | MAGNETIC-TAPE INTERROGATE END OF TAPE, BRANCH | IV-59 |
| $\pm$ uiir 60 aaaa | CRD | CARD READ | VI-60 |
| $\pm$ uicf 61 aaaa | CWR | CARD WRITE | VI-61 |
| $\pm$ uiif 62 aaaa | CRF | CARD READ, FORMAT LOAD | VI-62 |
| $\pm$ uiif 63 aaaa | CWF | CARD WRITE, FORMAT LOAD | VI-63 |
| $\pm$ uiii 64 aaaa | CRI | CARD READ INTERROGATE, BRANCH | VI-64 |
| $\pm$ uiii 65 aaaa | CWI | CARD WRITE INTERROGATE, BRANCH | V I -65 |

Appendix 2. A Summary of Operations in Alphabetic Order

| Instruction Format |  | Operation | Reference |
| :---: | :---: | :---: | :---: |
| $\pm 1234567890$ | Abr | Name |  |
| $\pm$ iiio 12 aaaa | ADD | ADD | I I-12 |
| $\pm$ iiil 12 aaaa | ADA | ADD ABSOLUTE | I I-12 |
| $\pm$ iiii 19 aaaa | ADL | ADD TO LOCATION | I I-19 |
| $\pm$ iii0 35 aaaa | BCE | BRANCH, COMPARISON EQUAL | II-35 |
| $\pm$ iii0 34 aaaa | BCH | BRANCH, COMPARISON HIGH | I I-34 |
| $\pm$ iiil 34 aaaa | BCL | BRANCH, COMPARISON LOW | II-34 |
| $\pm$ iiil 35 aaaa | BCU | BRANCH, COMPARISON UNEQUAL | II-35 |
| $\pm$ uiii 38 aaaa | BCS | BRANCH, CONTROL SWITCH | I I I-38 |
| $\pm$ sLnn 36 aaaa | BFA | BRANCH, FIELD A | I I-36 |
| $\pm$ sLnn 37 aaaa | BFR | BRANCH, FIELD R | II-37 |
| $\pm$ iiii 31 aaaa | BOF | BRANCH, OVERFLOW | II-31 |
| $\pm$ iiii 32 aaaa | BRP | BRANCH, REPEAT | I I-32 |
| $\pm$ iiin 33 aaaa | BSA | BRANCH, SIGN A | I I-33 |
| $\pm$ iiii 30 aaaa | BUN | BRANCH, UNCONDITIONALLY | I I-30 |
| $\pm$ uiir 60 aaaa | CRD | CaRD READ | VI-60 |
| $\pm$ uiif 62 aaaa | CRF | CARD READ, FORMAT LOAD | VI-62 |
| $\pm$ uiii 64 aaaa | CRI | CARD READ INTERROGATE, BRANCH | VI-64 |
| $\pm$ uicf 61 aaaa | CWR | CARD FRITE | VI-61 |
| $\pm$ uiif 63 aaaa | CWF | CARD WRITE, FORMAT LOAD | VI-63 |
| $\pm$ uiii 65 aaaa | CWI | CARD WRITE INTERROGATE, BRANCH | VI-65 |
| $\pm$ iiil 45 iiii | CLA | CLEAR A | I I-45 |
| $\pm$ iii5 45 iiii | CAB | CLEAR A, B | I I-45 |
| $\pm$ iii0 10 aaaa | CAD | CLEAR ADD | I I-10 |
| $\pm$ iiil 10 aaaa | CAA | Clear add absolute | I I-10 |
| $\pm$ iii3 45 iiii | CAR | CLEAR A, R | I I-45 |
| $\pm$ iii7 45 iiii | CLT | Clear A, R, B | I I-45 |
| $\pm$ iii4 45 iiii | CLB | CLEAR B | I I-45 |
| $\pm$ iiii 46 aaaa | CLL | CLEAR LOCATION | II-46 |
| $\pm$ iii2 45 iiii | CLR | CLEAR R | I I-45 |
| $\pm$ iii6 45 iiiii | CRB | CLEAR R, B | II-45 |
| $\pm$ iii0 11 aaaa | CSU | CLEAR SUBTRACT | II-11 |
| $\pm$ iiil 11 aaaa | CSA | CLEAR SUBTRACT ABSOLUTE | II-11 |
| $\pm$ sLf0 18 aaaa | CFA | COMPARE FIELD A | II-18 |
| $\pm$ sLf1 18 aaaa | CFR | COMPARE FIELD R | I I-18 |
| $\pm$ nnnn 21 aaaa | DBB | DECREASE B, BRANCH | II-21 |
| $\pm$ sLnn 27 aaaa | DFL | DECREASE FIELD LOCATION | II-27 |
| $\pm$ sLnn 28 aaaa | DLB | DECREASE FIELD LOCATION, LOAD B | I I-28 |
| $\pm$ iiii 15 aaaa | DIV | DIVIDE | I I-15 |
| $\pm$ iiii 17 aaaa | EXT | EXTRACT | II-17 |
| $\pm n t i i 022 ~ a a a a ~$ | FAD | FLOATING ADD | I I-22 |
| $\pm n$ iil 22 aaaa | FAA | FLOATING ADD ABSOLUTE | I I-22 |
| $\pm$ iiii 25 aaaa | FDV | FLOATING DIVIDE | I I-25 |
| $\pm$ iiii 24 aaaa | FMU | FLOATING MULTIPLY | I I-24 |
| さntii0 23 aaaa | FSU | FLOATING SUBTRACT | I I-23 |
| $\pm n \nless i(1) 23$ aaaa | FSA | FLOATING SUBTRACT ABSOLUTE | I I -23 |
| $\pm$ nnnn 20 aaaa | IBB | INCREASE B, BRANCH | I I-20 |
| $\pm$ sLnn 26 aaaa | IFL | INCREASE FIELD LOCATION | I 1-26 |
| $\pm$ iiii 00 iiii | HLT | HALT | I I-00 |


| Instruction Format | Operation |  | Reference |
| :---: | :---: | :---: | :---: |
| $\pm 1234567890$ | Abr | Name |  |
| $\pm$ iiii 08 iiii | KAD | KEYBOARD ADD | I I I-08 |
| $\pm$ iii0 42 aaaa | LDB | LOAD B | I I-42 |
| $\pm$ iiil 42 aaaa | LBC | LOAD B COMPLEMENT | I I-42 |
| $\pm$ iiii 41 aaaa | LDR | LOAD R | I I-41 |
| $\pm$ iiin 43 iiiii | LSA | LOAD SIGN A | I I-43 |
| 4 uhhk 51 aaaa | MFC | MAGNETIC-TAPE FIELD SCAN | IV-51 |
| 4 uhh0 50 aaaa | MFS | MAGNETIC-TAPE FIELD SEARCH | IV-50 |
| $\pm$ unkk 54 aaaa | MIW | MAGNETIC-TAPE INITIAL WRITE | IV-54 |
| $\pm$ unii 55 aaaa | MIR | MAGNETIC-TAPE INITIAL WRITE, RECORD | IV-55 |
| $\pm$ uii0 59 aaaa | MIB | MAGNETIC-TAPE INTERROGATE, BRANCH | IV-59 |
| $\pm$ uiil 59 aaaa | MIE | MAGNETIC-TAPE INTERROGATE END OF TAPE, BRANCH | IV-59 |
| $\pm$ uhh4 50 iiii | MLS | MAGNETIC-TAPE LANE SELECT | IV-50 |
| $\pm$ unkk 56 aaaa | MOW | MAGNETIC-TAPE OVERWRITE | IV-56 |
| $\pm$ unii 57 aaaa | MOR | MAGNETIC-TAPE OVERWRITE, RECORD | IV-57 |
| $\pm$ uii2 58 iiii | MPE | MAGNETIC-TAPE POSITION AT END OF INFORMATION | IV-58 |
| $\pm$ unil 58 iiii | MPB | MAGNETIC-TAPE POSITION BACKWARD | IV-58 |
| $\pm$ unio 58 iiiii | MPF | MAGNETIC-TAPE POSITION FORWARD | IV-58 |
| $\pm$ univ 52 aaaa | MRD | MAGNETIC-TAPE READ | IV-52 |
| $\pm$ univ 53 aaaa | MRR | MAGNETIC-TAPE READ, RECORD | IV-53 |
| $\pm$ uhh8 50 iiiii | MRW | MAGNETIC-TAPE REWIND | IV-50 |
| $\pm$ uhh9 50 iiiii | MDA | MAGNETIC-TAPE REWIND, DE-ACTIVATE | IV-50 |
| 0 uhhk 51 aaaa | MTC | MAGNETIC-TAPE SCAN | IV-51 |
| 0 uhh0 50 aaaa | MTS | MAGNETIC-TAPE SEARCH | IV-50 |
| $\pm$ iiii 14 aaaa | MUL | MULTIPLY | I I-14 |
| $\pm$ iiii 01 iiii | NOP | NO OPERATION | I I-01 |
| $\pm$ unnv 03 aaaa | PRD | PAPER-TAPE READ | V-03 |
| $\pm$ uiiv 04 aaaa | PRB | PAPER-TAPE READ, BRANCH | V -04 |
| $\pm$ unnv 05 aaaa | PRI | PAPER-TAPE READ, INVERSE FORMAT | V -05 |
| $\pm$ unni 06 aaaa | PWR | PAPER-TAPE WRITE | V-06 |
| $\pm$ uiii 07 aaaa | PWI | PAPER-TAPE WRITE INTERROGATE, BRANCH | V-07 |
| $\pm$ inni 29 aaaa | RTF | RECORD TRANSFER | I I-29 |
| $\pm$ iiii 16 iiii | RND | ROUND | I I-16 |
| $\pm$ iii0 49 iinn | SLA | SHIFT LEFT A | I I-49 |
| $\pm$ iiil 49 iinn | SLT | SHIFT LEFT A AND R | I I-49 |
| $\pm$ iii2 49 iinn | SLS | SHIFT LEFT A WITH SIGN | I I-49 |
| $\pm$ iii0 48 iinn | SRA | SHIFT RIGHT A | I I-48 |
| $\pm$ iiil 48 iinn | SRT | SHIFT RIGHT A AND R | I I-48 |
| $\pm$ iii2 48 iinn | SRS | SHIFT RIGHT A WITH SIGN | I I-48 |
| $\pm$ sLf0 40 aaaa | STA | STORE A | I I -40 |
| $\pm$ sLf2 40 aaaa | STB | STORE B | I I -40 |
| $\pm$ iiii 44 aaaa | STP | STORE P | I 1-44 |
| $\pm$ sLfl 40 aaaa | STR | STORE R | I I -40 |
| $\pm$ iii0 13 aaaa | SUB | SUBTRACT | I I-13 |
| $\pm$ iiil 13 aaaa | SUA | SUBTRACT ABSOLUTE | I I-13 |
| $\pm$ imirt 09 aaaa | SPO | SUPERVISORY PRINT-OUT | I I I-09 |

Appendix 3. Alphanumeric Codes and their Representation

| Symbol |  |  | Code |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { Paper Tape } \\ \text { Channel } \end{gathered}$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  | X |  |  | 8 | 4 | 2 | 1 |  |  |
| DATATRON | 046 |  | 0 |  |  |  |  |  |  |  |
| (space) | (space) | 00 |  |  | $\checkmark$ |  |  |  |  | $0-0$ | (blank) |
| - | - | 03 | X | 0 |  | 8 |  | 2 | 1 | 1-11 | 12 8-3 |
| $\square$ | $\square$ | 04 | X | 0 | $\checkmark$ | 8 | 4 |  |  | 1-12 | 12 8-4 |
| \& | \& | 10 | X | 0 | $\checkmark$ |  |  |  |  | $1-0$ | 12 |
| \$ | \$ | 13 | X |  | $\checkmark$ | 8 |  | 2 | 1 | 2-11 | 11 8-3 |
| * | * | 14 | x |  |  | 8 | 4 |  |  | 2-12 | 11 8-4 |
| - | - | 20 | X |  |  |  |  |  |  | $2-0$ | 11 |
| 1 | / | 21 |  | 0 | $\checkmark$ |  |  |  | 1 | 4-1 | $0 \quad 1$ |
| , | , | 23 |  | 0 | $\checkmark$ | 8 |  | 2 | 1 | 4-11 | 0 8-3 |
| \% | \% | 24 |  | 0 |  | 8 | 4 |  |  | 4-12 | 0 8-4 |
| \# | \# | 33 |  |  |  | 8 |  | 2 | 1 | 0-11 | 8-3 |
| @ | @ | 34 |  |  | $\checkmark$ | 8 | 4 |  |  | 0-12 | 8-4 |
| A | A | 41 | X | 0 |  |  |  |  | 1 | $1-1$ | 121 |
| B | B | 42 | X | 0 |  |  |  | 2 |  | 1-2 | 12 2 |
| C | C | 43 | X |  | $\checkmark$ |  |  | 2 | 1 | $1-3$ | 123 |
| D | D | 44 | X | 0 |  |  | 4 |  |  | 1-4 | 124 |
| E | E | 45 | X | 0 | $\checkmark$ |  | 4 |  | 1 | $1-5$ | 125 |
| F | F | 46 | X | 0 | $\checkmark$ |  | 4 | 2 |  | $1-6$ | $12 \quad 6$ |
| G | G | 47 | X | 0 |  |  | 4 | 2 | 1 | $1-7$ | 127 |
|  |  |  | A3-1 |  |  |  |  |  |  | 9/1/57 |  |


| Symbol |  |  | Code |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Paper Tape <br> Channel |  |  |  |
|  |  |  |  |  | 8 | 4 | 21 |  |  |  |  |
| DATATRON | 046 |  | X |  |  |  |  |  | 0 |  |  |  |
| H | H |  | 48 | X | 0 |  | 8 |  |  |  | 1-8 | 12 | 8 |
| 1 | I |  | 49 | X | 0 | $\checkmark$ | 8 |  |  | 1 | 1-9 | 12 | 9 |
| J | J | 51 | X |  | $\checkmark$ |  |  |  | 1 | 2-1 | 11 | 1 |
| K | K | 52 | X |  | . |  |  | 2 |  | 2-2 | 11 | 2 |
| L | L | 53 | X |  |  |  |  | 2 | 1 | 2-3 | 11 | 3 |
| M | M | 54 | X |  | $\checkmark$ |  | 4 |  |  | 2-4 | 11 | 4 |
| N | N | 55 | X |  |  |  | 4 |  | 1 | 2-5 | 11 | 5 |
| 0 | 0 | 56 | X |  |  |  | 4 | 2 |  | 2-6 | 11 | 6 |
| p | p | 57 | X |  | $\checkmark$ |  | 4 | 2 | 1 | 2-7 | 11 | 7 |
| Q | Q | 58 | X |  | $\checkmark$ | 8 |  |  |  | 2-8 | 11 | 8 |
| R | R | 59 | X |  |  | 8 |  |  | 1 | 2-9 | 11 | 9 |
| S | S | 62 |  | 0 | 1 |  |  | 2 |  | 4-2 | 0 | 2 |
| T | T | 63 |  | 0 |  |  |  | 2 | 1 | 4-3 | 0 | 3 |
| U | U | 64 |  | 0 | $\gamma$ |  | 4 |  |  | 4-4 | 0 | 4 |
| V | v | 65 |  | 0 |  |  | 4 |  | 1 | 4-5 | 0 | 5 |
| W | W | 66 |  | 0 |  |  | 4 | 2 |  | 4-6 | 0 | 6 |
| X | X | 67 |  | 0 | $\checkmark$ |  | 4 | 2 | 1 | 4-7 | 0 | 7 |
| Y | Y | 68 |  | 0 | $\checkmark$ | 8 |  |  |  | 4-8 | 0 | 8 |
| Z | Z | 69 |  | 0 |  | 8 |  |  | 1 | 4-9 | 0 | 9 |
| 0 (zero) | 0 (zero) | 80 |  | 0 |  |  |  |  |  | $\begin{array}{r} 4-\quad 0 \\ 9 / 1 / 5 \end{array}$ | 0 |  |




Appendix 4. A Glossary of Terms.

ABSOLUTE VALUE
The absolute value of a number, $n$, is the number which results from making the sign of $n$ positive. For example, if $\mathrm{n}=+6$, the absolute value of n is +6 ; if $\mathrm{n}=\mathbf{- 7}$, the absolute value of $n$ is +7 . In symbols, we would write: $|+6|=+6 ;|-7|=+7$. In general, then, $|n|=+n$, if $n$ is greater than or equal to zero; and $|n|=-n$, if $n$ is less than zero. ADDRESS OF BASE OF LOCATION ...

Because the address part of an instruction word can be augmented by the contents of the $B$ register as the instruction is fetched from storage to the C register, that address frequently is not the address of the location referenced by the instruction which is executed. In such cases the address part of the instruction in storage is the base on which is constructed-mby addition of the contents of the $B$ register--the actual address used by the instruction which is executed. In this context it is convenient to call the address part of the stored instruction the "address of the base of the location of $\cdot$.."

B-REGISTER ADDRESS-MODIFICATION
The $B$ register and the address part of a word are four digits long. B-register address-modification is the addition of the contents of the $B$ register and the address part of a word; only the four low-order digits of the sum are retained, however. Moreover, there can be no carry into digit-position 5 in the word which is modified.

## FIELD

A field is a set of contiguous digit-positions.

## PARTIAL-WORD FIELD

A field, all of whose digit positions lie in the same word.

[^9]rA, etc.: A lower-case "r" will precede the names of the various registers in the control and arithmetic units in order to distinguish them. $r A$, for example, is the A register.
rA:sL: In order to specify a partial-word field, three parameters are required: the location of the word containing the field, and the two boundaries of the field. In the example shown, the location is the A register. s designates the position of the right-hand boundary, i.e., the low-order digit of the partial-word field. The lefthand boundary is defined by specifying that there are $L$ digits in the partial-word field. For example, rA:04 specifies the address part of the A register; (rA:04) is the address itself, i.e., the four digits in the specified field. And $r D: \pm 1$ is the sign-digit position in the $D$ register.
(rA: $\pm 1$ )/l: This symbol specifies the one bit of the A register's sign digit. Similarly, (rA: $\pm 1) / 2$ means the two bit of the A register's sign digit. Etc.
$\pm 1234567890$ : This diagram identifies the digit positions in
a computer word. The digit position identified by the symbol " $\pm$ " is called the sign-digit position. The contents of digit positions $1,2,3$, and 4 are sometimes called control digits; the contents of digit positions 5 and 6 comprise the operation code; and the remaining four digit-positions comprise the address part of the word, when these terms are meaningful.
$\rightarrow: \quad$ " $r \mathrm{r} P) \rightarrow \mathrm{rE}$ " means "the contents of the p register go into (i.e., replace the contents of) the E register." Alternatively one may write " $(\mathrm{rP}) \rightarrow(\mathrm{rE})$ " which is to be read "the contents of the $p$ register replace the contents of the E register".
$"(r B) \Rightarrow$ Adder $\rightarrow$ (rC:04)" means "the contents of the $B$ register go through the adder and replace the contents of the address part of the $C$ register."
$|n n n n|: \quad$ the absolute value of nnnn. See Appendix A4, A Glossary of Terms, for a definition of absolute value.

The following symbols are used in the flow charts, which elaborate on the execution of the DATATRON 220 operations:
(A) II-24-5: This is connector A. If it is an output connector, the corresponding input connector will be found on page II-24-5; if it is an input connector, the corresponding output connector will be found on page II-24-5.

$\bigcirc:$with this symbol is specified beside the symbol. All of the action associated with the symbol occurs simultaneously.


This is the symbol for a branch point; it is used to indicate alternative courses of action.

## Appendix 6

| Abr | Op Code |  | Total time | (Fetch + Execute) | ( $\mu \mathrm{s}$ ) / Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADA | 12 | $\begin{aligned} & 185 \\ & 245 \end{aligned}$ | / No decompl <br> / Decompleme | ement nt |  |
| ADD | 12 | $\begin{aligned} & 185 \\ & 245 \end{aligned}$ | / No decompl <br> / Decompleme | ement nt |  |
| ADL | 19 | $\begin{aligned} & 255 \\ & 315 \end{aligned}$ | $/$ No decomp <br> / Decomplem | ement <br> nt |  |
| BCE | 35 | $\begin{aligned} & 105 \\ & 125 \end{aligned}$ | / No branch <br> / Branch |  |  |
| BCH | 34 | $\begin{aligned} & 105 \\ & 125 \end{aligned}$ | / No branch <br> / Branch |  |  |
| BCL | 34 | $\begin{aligned} & 105 \\ & 125 \end{aligned}$ | / No branch <br> / Branch |  |  |
| BCS | 38 | $\begin{aligned} & 105 \\ & 125 \end{aligned}$ | / No branch <br> / Branch |  |  |
| BCU | 35 | $\begin{aligned} & 105 \\ & 125 \end{aligned}$ | / No branch <br> / Branch |  |  |
| BFA | 36 | $\begin{aligned} & 165 \\ & 185 \end{aligned}$ | / No branch <br> / Branch |  |  |
| BFR | 37 | $\begin{aligned} & 165 \\ & 185 \end{aligned}$ | / No branch <br> / Branch |  |  |
| BOF | 31 | $\begin{aligned} & 105 \\ & 125 \end{aligned}$ | / No branch <br> / Branch |  |  |
| BRP | 32 | $\begin{aligned} & 105 \\ & 125 \end{aligned}$ | / No branch <br> / Branch |  |  |
| BSA | 33 | $\begin{aligned} & 175 \\ & 195 \end{aligned}$ | / No branch <br> / Branch |  |  |
| BUN | 30 | 125 |  |  |  |
| CAA | 10 | 185 |  |  |  |
| CAB | 45 | 100 |  |  |  |
| CAD | 10 | 185 |  |  |  |
| CAR | 45 | 100 |  |  |  |


| Abr | Op Code |  | Total time | ( $\mu \mathrm{s}$ ) / Remarks |
| :---: | :---: | :---: | :---: | :---: |
| CFA | 13 | 240 |  |  |
| CFR | 18 | 240 |  |  |
| CLA | 45 | 100 |  |  |
| CLB | 45 | 100 |  |  |
| CLL | 46 | 115 |  |  |
| CLR | 45 | 100 |  |  |
| CLT | 45 | 100 |  |  |
| CRB | 45 | 100 |  |  |
| CRD | 60 | $\begin{aligned} & 5855 \\ & 7270 \\ & 9110 \end{aligned}$ | / Minimum <br> / Average <br> / Maximum |  |
| CRF | 62 | $\begin{array}{r} 8635 \\ 10050 \\ 12030 \end{array}$ | / Minimum <br> / Average <br> / Maximum |  |
| CRI | 64 | $\begin{aligned} & 335 \\ & 355 \\ & 375 \\ & 355 \\ & 375 \\ & 395 \end{aligned}$ | / Minimum <br> / Average <br> / Maximum <br> / Minimum <br> / Average <br> / Maximum |  |
| CSA | 11 | 185 |  |  |
| CSU | 11 | 185 |  |  |
| CWF | 63 | $\begin{array}{r} 8635 \\ 10050 \\ 12030 \end{array}$ | / Minimum <br> / Average <br> / Maximum |  |
| CWI | 65 | $\begin{aligned} & 335 \\ & 355 \\ & 375 \\ & 355 \\ & 375 \\ & 395 \end{aligned}$ | / Minimum <br> / Average <br> / Maximum <br> / Minimum <br> / Average <br> / Maximum |  |
| CWR | 61 | $\begin{array}{r} 8635 \\ 10050 \\ 12030 \end{array}$ | / Minimum <br> / Average <br> / Maximum |  |


| Abr | $\left\lvert\, \begin{gathered} \text { Op } \\ \text { Code } \end{gathered}\right.$ | Total time (Fetch + Execute) ( $\mu \mathrm{s}$ ) / Remarks |
| :---: | :---: | :---: |
| DBB | 21 | 130 / No branch 150 / Branch |
| DFL | 27 | 250 |
| DIV | 15 |  |
| DLB | 28 | 250 |
| EXT | 17 | 235 |
| FAA | 22 | 280 / Sum $=0$ <br> 325 / Minimum, underflow <br> 410 Maximum, underflow <br> 215 / Sum $\neq 0$, no decomplement, minimum <br> 360 Sum $\neq 0$, no decomplement, maximum <br> 280 Sum $\neq 0$, decomplement, minimum <br> 415 / Sum $\neq 0$, decomplement, maximum |
| FAD | 22 | 280 / Sum $=0$ <br> 325 / Minimum, underflow <br> 410 / Maximum, underflow <br> 215 Sum $\neq 0$, no decomplement, minimum <br> 360 / Sum $\neq 0$, no decomplement, maximum <br> 280 /Sum $\neq 0$, decomplement, minimum <br> 415 Sum $\neq 0$, decomplement, maximum |
| FDV | 25 | 175 / Quotient or divisor $=0$ <br> 260 / Underflow <br> 175 / Overflow, minimum <br> 6775 / Overflow, maximum <br> 4075 /Quotient $\neq 0$, average <br> 6775 / Quotient $\neq 0$, maximum |


| Abr | $\begin{array}{\|c\|} \hline \text { Op } \\ \text { Code } \\ \hline \end{array}$ |  | Total time (Fetch + Execute) ( $\mu \mathrm{s}$ ) / Remarks |
| :---: | :---: | :---: | :---: |
| FMU | 24 | 175 | / Product $=0$ |
|  |  | 255 | / Overflow |
|  |  | 255 | / Underflow, minimum |
|  |  | 2915 | / Underflow, maximum |
|  |  | 1735 | $/$ Product $\neq 0$, average |
|  |  | 2915 | / Product $\neq 0$, maximum |
| FSA | 23 | 280 | $/$ Difference $=0$ |
|  |  | 325 | / Underflow, minimum |
|  |  | 410 | / Underflow, maximum |
|  |  | 215 | / Difference $\neq 0$, no decomplement, minimum |
|  |  | 360 | / Difference $\neq 0$, no decomplement, maximum |
|  |  | 280 | / Difference $\neq 0$, decomplement, minimum |
|  |  | 415 | / Difference $\neq 0$, decomplement, maximum |
| FSU | 23 | 280 | $/$ Difference $=0$ |
|  |  | 325 | / Underflow, minimum |
|  |  | 410 | / Underflow, maximum |
|  |  | 215 | / Difference $\neq 0$, no decomplement, minimum |
|  |  | 360 | $/$ Difference $\neq 0$, no decomplement, maximum |
|  |  | 280 | / Difference $\neq 0$, decomplement, minimum |
|  |  | 415 | / Difference $\neq 0$, decomplement, maximum |
| HLT | 00 | 100 |  |
| IBE | 20 | 130 | / No branch |
|  |  | 150 | / Branch |
| 1FL | 26 | 250 |  |
| KAD | 03 |  | / Manual operation |
| LBC | 42 | 180 |  |
| LDB | 42 | 180 |  |
| LDR | 41 | 175 |  |
| LSA | 43 | 105 |  |
| MDA | 50 | 195 | / Data Processor time, unit ready |
| MFC | 51 | 245 | / Data Processor time, unit ready |
| MFS | 50 | 245 | / Data Processor time, unit ready |
| MIB | 59 | 100 | / No branch, TCU not ready |
|  |  | $230$ | / No branch, TCU ready, TSU not ready |
|  |  | 250 | / Branch |
| MIE | 59 | 100 | / No branch, TCU not ready |
|  |  | $230$ | / No branch, TCU ready, TSU not ready |
|  |  | 250 | / Branch |


| Abr | Op Code | Total time (Fetch + Execute) ( $\mu \mathrm{s}$ ) / Remarks |
| :---: | :---: | :---: |
| MIR | 55 | 160 / Fetch + setup; see Section IV for other details |
| MIW | 54 | 160 / Fetch + setup; see Section IV for other details |
| MLS | 50 | 195 / Data Processor time, unit ready |
| MOR | 57 | 160 / Fetch + setup; see Section IV for other details |
| MOW | 56 | 160 / Fetch + setup; see Section IV for other details |
| MPB | 58 | 160 / Fetch + setup; see Section IV for other details |
| MPE | 58 | 160 / Fetch + setup; see Section IV for other details |
| MPF | 58 | 160 / Fetch + setup; see Section IV for other details |
| MRD | 52 | 160 / Fetch + setup; see Section IV for other details |
| MRR | 53 | 160 / Fetch + setup; see Section IV for other details |
| MRW | 50 | 195 / Data Processor time, unit ready |
| MTC | 51 | 245 / Data Processor time, unit ready |
| MTS | 50 | 245 / Data Processor time, unit ready |
| MUL | 14 | $\begin{gathered} \text { / Multiplier is }(\mathrm{rA})_{\mathrm{b}} \\ 230 \quad \text { / Minimum, }(\mathrm{rA})_{\mathrm{b}}= \pm 0000000000 \\ \left.2095 \quad \text { / Average, }^{2} \mathrm{rA}\right)_{\mathrm{b}}= \pm 0123456789 \\ 3480 \quad \text { / Maximum, }(\mathrm{rA})_{\mathrm{b}}= \pm 5555555555 \\ \text { / Execution time-exclusive of fetch time--may } \\ \text { be calculated with the aid of the following formula: } \\ \qquad T=90+5 \sum_{\mathrm{k}=0}^{9} \mathrm{M}_{\mathrm{k}}, \end{gathered}$ |

where $M_{k}$ assumes the values shown in the table below:

| $(r A: k l)$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{M}_{\mathrm{k}}$ | 1 | 14 | 27 | 40 | 53 | 66 | 65 | 52 | 39 | 26 |

100
/ Photoreader speed, nominally 1000 characters per second

Photoreader speed, nominally 1000 characters per second

| Abr | Op Code | Total time (Fetch + Execute) ( $\mu \mathrm{s}$ ) / Remarks |
| :---: | :---: | :---: |
| PRI | 05 | / Photoreader speed, nominally 1000 characters per second |
| PWI | 07 | 105 / No branch |
| PWR | 06 | / Punch speed, nominally 60 characters per second <br> / Printer speed, nominally 7 - 10 characters per second |
| RND | 16 | $\begin{array}{ll} 105 \\ 165 & /(r R: 11)<5 \\ (r R: 11) \geq 5 \end{array}$ |
| RTF | 29 | $\begin{array}{ll} 130+60(n n) & / 01 \leq n n \leq 99 \\ 6130 & / n n=00 \end{array}$ |
| SLA | 49 | $160-5 \mathrm{~N}_{1} \quad / \mathrm{nn} \equiv \mathrm{N}_{1}, \bmod 10$ |
| SLS | 49 | $160-5 \mathrm{~N}_{1} \quad / \mathrm{nn} \equiv \mathrm{N}_{1}, \bmod 10$ |
| SLT | 49 | $210-5 \mathrm{~N}_{2} / \mathrm{nn} \equiv \mathrm{N}_{2}, \bmod 20$ |
| SPO | 09 | / Printer speed, nominally 7-10 characters per second |
| SRA | 48 | $110+5 \mathrm{~N}$ |
| SRS | 48 | $110+5 \mathrm{~N}$ |
| SRT | 48 | $110+5 \mathrm{~N}$ |
| STA | 40 | 190 |
| STB | 40 | 190 |
| STP | 44 | 185 |
| STR | 40 | 190 |
| SUA | 13 | 185 / No decomplement |
| SUB | 13 | 185 / No decomplement 245 / Decomplement |


| Page/Date | Errata <br> Location | $1$ <br> Description |
| :---: | :---: | :---: |
| I-Intro-2; 9/1/57 |  | This page is improperly identified as I-1-2. |
| II-Intro-1; 9/1/57 | Line 13* | Should read "...the Computer; however,..." |
| II-Intro-2; 9/1/57 | Line 13 | Delete the clause "the part number RA2AH". |
| II-Intro-5; 9/1/57 | Line 15 | Should read "greater than or equal to -50 and less than or equal to 0..." |
| II-Intro-6; 9/1/57 | Line 5 | Should read $" 10^{-51}<n<10^{+49} \ldots "$ |
| II-Intro-9; 9/1/57 | Line 12 | Should read "FIELD SCAN is to be executed." |
| II-Intro-12; 9/1/57 | Line 19 | Should read "The $C D$ register is a ten-digit-plus-sign-digit-position register...". |
| II-Intro-13; 9/1/57 | Line 16 | After the word "parallel;" insert the clause "all 16 bits of the $P$ register are transferred to the E register in parallel;" |
| II-Intro-13; 9/1/57 | Line 20 | Instead of "four" read "three". |
| II-Intro-14; 9/1/57 | Line 20 | After the word "parallel" <br> insert "from core storage." |
| II-Intro-15; 9/1/57 | Line 2 | Should read "Clear re, rIB." |
| II-Intro-15; 9/1/57 | Line 6 | Delete the asterisk (*) above $(P$ |
| II-Intro-15; 9/1/57 | Line 19 | After "Restore one bit of rD: $\pm 1$ " insert "Restore one bit of rIB: $\pm 1$ " |
| II-Intro-19; 9/1/57 | Line 9 | ```After "keyboard (manual)" insert "Magnetic-Tape Storage Unit"``` |

[^10]| Page/Date | Location | Description |
| :---: | :---: | :---: |
| II-Intro-23; 9/1/57 |  | The register on the left should be labelled "IB register;" the register to the right of the IB register should be labelled "D register." |
| II-Intro-24; 9/1/57 | Line 4* | ```Instead of "s > L + 1" read "L > s + l'.``` |
| II-Intro-24; 9/1/57 | Line 9 | Delete "or either input to the adder". |
| II-10-3; 9/1/57 | Line 12 | Add Remark 2: "CAD loads the A register with a word exactly as the word appears in storage." |
| II-13-3; 9/1/57 | Line 5 | Instead of " $\mathrm{v}=1 . \mathrm{l}$ read " $\mathrm{v}=1$ : ". |
| II-13-3; 9/1/57 | Line 12 | Should read "...can cause arithmetic over-..." |
| II-14-4; 9/1/57 | Line 5 | Should read " $\mathrm{rC}: 04$ ) $=$ B[aaaa] $\rightarrow$ rE." |
| II-14-4; 9/1/57 | Line 21 | Should read "Set (rA: $\pm 1$ )/1 and...". |
| II-15-4; 9/1/57 | Between line 6 and line 7 | Insert "Set A sign-indicator equal to (rA: $\pm 1$ )/l." |
| II-15-4; 9/1/57 | Lines 21 and 22 | Reverse registers: rA replaces $r R$ and $r R$ replaces $r A$. |
| II-19-4; 9/1/57 | Line 7 | Add Remark 2: "The arithmetic operation of ADL is essentially the same as that of ADD. |
| II-20-3; $9 / 1 / 57$ |  | Add Remark 1: "The following statement embodies a method for determining whether branching will occur: if $(r B)_{a} \geq(r B)_{b}$, branching will occur: if (rB) $a_{a}<(r B)_{b}$, control continues in sequence." |

[^11]

Count every line of type, including heading.

| Page/Date | Location | Description |
| :---: | :---: | :---: |
| II-41-4; 9/1/57 | Line 4* | Instead of "LR" read "LDR". |
| V-Intro-4; 9/1/57 | Line 7 | Should read "The appearance of any digit, except 2, in the..." |
| V-03-3; 9/1/57 | Line 6 | Add the sentence: "If $v=8$ or 9, designated input will be B-register address-modified." |
| V-03-3; 9/1/57 | Line 14 | Should read: "If v = 1:" |
| V-03-6; 9/1/57 | Lower left side of page | The decision box should be as follows: |
|  |  | (rD: $\pm 1) / 2=1$ (rD $\pm 1) / 4=1$ (rC: 41$)=1$ |
| V-04-4; 9/1/57 | Line 19 | The left side of the decision box should be "(rD: $\pm 1$ ) $\neq 2$ " |
| A3-1; 9/1/57 |  | The paper-tape code for " C " should show a punch in channel " 0 " |

[^12]| Errata Sheet 2 |  |  |
| :---: | :---: | :---: |
| Page/Date | Location | Description |
|  |  | Wherever the term "computer" or "digital computer" appears throughout the text, replace it by the term "Data Processor," |
| II-Intro-2; 9/1/57 | Line 12* | Should read: "0 5941514148 may represent the number +594151 4148, the noun RAJAH," |
| II-Intro-6; 9/1/57 | Lines 8, 9 | Delete the phrase "contains no high order zeros." Change the lines to read: "adjusted so that the highest-order digit of the mantissa is different from zero." |
| II-Intro-6; 9/1/57 | Line 16 | Delete the word "causes." After the word "operation" insert "would have caused." |
| II-Intro-8; 9/1/57 | Following <br> Line 18 | Insert the following paragraph: The E register is used as a counter during the execution of certain Cardatron instructions. When it is so used it is capable of counting only modulo the number of words in storage. For example, if there are only 6000 words of core storage, the E register counts modulo 6000. (See Remark 5, page VI-60-4, for additional details.) |
| II-Intro-9; 9/1/57 | Line 8 | Delete the phrase "and disconnects the input device from the computer." place a semicolon after "ter." Following the semicolon, insert the phrase "simultaneously, the input device receives a signal that the execution of the input instruction is completed." |


| Page/Date | Location | Description |  |
| :---: | :--- | :--- | :---: |
| II-Intro-15; 9/1/57 | Connector P | Change the reference to page <br> VI-60-5; it should be page |  |
| VI-60-10. |  |  |  |

*Count every line of type, including heading.

Errata Sheet 2

*Count every line of type, including heading.

## Page/Date

II-14-3: 9/1/57

II-14-5; 9/1/57

II-15-3; 9/1/57

Location
Remarks: Add Remark 1.

1. Execution time for MULTIPLYexclusive of fetch time-is a function of the magnitude of the multiplier, $(r A)_{b}$. It may be calculated from the following formula:

$$
T=90+5 \sum_{k=0}^{9} M_{k} \quad u s,
$$

where
$M_{k}=1 \quad$ if $\quad(r A: k l)=0$,
$M_{k}=13[(\mathrm{rA}: \mathrm{kl})]+1$ if $1 \leq(\mathrm{rA}: \mathrm{kl}) \leqslant 5$,
$M_{k}=13[11-(r A: k l)]$ if $6 \leq(r A: k l) \leq 9$.
Hence, the following table:

| $(\mathrm{rA}: \mathrm{kl})$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{M}_{\mathrm{k}}$ | 1 | 14 | 27 | 40 | 54 | 66 | 65 | 52 | 39 | 26 |

Line 10

Remarks: Add Remark 1.

1. Execution time for DIVIDE-exclusive of fetch time-is a function of the magnitude of the quotient (rA)a, if overflow does not occur. It may be calculated from the following formula:
*Count every line of type, including heading.

| Page/Date | Location | Description |
| :---: | :---: | :---: |
| . $11-15-3 ; 9 / 1 / 57$ | Remarks: | $\begin{aligned} & \text { Add Remark 1. } \quad \text { (Continued) } \\ & T=3895+60 \sum_{k=0}^{4}[(r A: 2 k+1,1)- \\ & (r A: 2 k, 0)] \mu s . \end{aligned}$ |
|  |  | $\begin{array}{r} =3895+60 \begin{array}{r} {[(r A: 11)-(r A: 21)+} \\ (r A: 31)-(r A: 41)+ \\ \\ (r A: 51)-(r A: 61)+ \\ \\ (r A: 71)-(r A: 81)+ \\ \\ (r A: 91)-(r A: 01)] . \end{array} . \end{array}$ |
| II-15-4; 9/1/57 | Lines 21 and 22 | The operation on the left should read " $r$ A: $\pm 1$ )/1 is set to ( $\mathrm{r} R: \pm 1$ )/1.' |
| II-15-5: 9/1/57 | Line 10 | Place an asterisk after the contents of the $D$ register in the columns for DIV and OVERFLOW. The asterisk refers to the following footnote which should be inserted below these tables of Register Status: |
|  |  | $\begin{aligned} & *(r D: \pm 1) / 2=(r D: \pm 1) / 4=(r D: \pm 1) / 8=0 ; \\ & (r D: \pm 1) / 1=(\text { B [aaaa] }: \pm 1) / 1 ; \\ & (r D: 00)=(B[\text { aaaa }]: 00) . \end{aligned}$ |
| I I-16-3; 9/1/57 | Line 5 | Replace "Than" by "Then." |
| II-16-3; 9/1/57 | Line 13 | The operation should read $"[(r A)]+00000000001 \rightarrow r A . "$ |

*Count every line of type, including heading.

| Page/Date | Location |
| :---: | :--- |
| II-18-4; 9/1/57 | Description |
|  |  |
|  |  |
|  | Add Remark 4. |
|  | The order relationships of the |
| content of the sign-digit posi- |  |
|  | tion were determined as follows: |
|  | the principal requirement is that |

The technique used is known as the "threes complement" method: the 1-bit and the 2-bit of the sign digit are complemented if, and only if, the 8 -bit is 0 . The results are displayed in the following table:

| Decimal <br> Digit in <br> Sign <br> Position | Binary <br> Represen- <br> tation | Threes <br> Comple- <br> mented | Decimal <br> Equivalent <br> ( order) |
| :---: | :---: | :---: | :---: |
| 3 | 0011 | 0000 | 0 |
| 2 | 0010 | 0001 | 1 |
| 1 | 0001 | 0010 | 2 |
| 0 | 0000 | 0011 | 3 |
| 7 | 0111 | 0100 | 4 |
| 6 | 0110 | 0101 | 5 |
| 5 | 0101 | 0110 | 6 |
| 4 | 0100 | 0111 | 8 |
| 8 | 1000 | 1000 | 8 |
| 9 | 1001 | 1001 | 9 |

[^13]Errata Sheet 2

| Page/Date | Location |
| :---: | :--- |
| II-19-4; 9/1/57 | Line ll |

*Count every line of type, including heading.

## Errata Sheet 2

Page/Date Location Description

A1-2; 9/1/57 A2-2; 9/1/57 A2/3; 9/1/57

АЗ-3; 9/1/57

Change instruction format for SPO to $\pm$ dnnv 09 aaaa; FAD to $\pm$ nii0 22 aaaa; FAA to $\pm$ niil 22 aaaa; FSU to $\pm$ nii0 23 aaaa; FSA to $\pm$ niil 23 aaaa.

Change the punched-card code for FORM OUT to 11 8-5.


[^0]:    * L-s-1

[^1]:    * The subtrahend, $N$, is an L-digit number, constructed with the two-digit number, $n$ n, as a basis: the low-order digit of $N$ is the low-order digit of nn ; the next-higher-order digit of N is the high-order digit of nn ; the next-higher-order digit of $N$ is the low-order digit of $n n$; and so forth, successively higher-order digits of $N$. being, alternately the highm and loworder digits of nn .
    ** As each digit of $N$ is generated, $L$ (i.e., (rC:21) is counted down. If, at the start, $L>s+l, s \neq 0$, then at the end of the comparison (rC:21) is different from zero, and field overflow is detected.

[^2]:    1 "Blank" tape is tape on which no information is recorded. The subject will be discussed at length, in context, below.

[^3]:    * If an attempt is made to load--by executing a CARD READ, FORMAT LOAD instruction-as a format band digit a decimal digit greater than or equal to 4 , the four bit or the eight bit will be ignored.

[^4]:    *The letter codes over the column designations (shown at the top of the CODING FORM) have the following meaning: $D$ means "delete this column"; N means "this column is numeric"; and A means "this column is alphabetic." A glossary of abbreviations appears on the reverse side of the FORMAT BAND CODING FORM.

[^5]:    *An X punch for -, a $Y$ punch or no overpunch for + .

[^6]:    *From this remark the reader will infer-correctly--that input sign control is effective. The subject is discussed in detail on page VI-60-3, ff.

[^7]:    Note that in the STORAGE DISPLAY section of the FORMAT BAND CODING FORM two Data Processor digit positions-mboth designated as Amm correspond to one alphanumeric character in a printing position, which is also designated as A.

[^8]:    **Depends on when the impermissible configuration is detected. See flow chart.

[^9]:    Appendix 5. A Glossary of Symbols
    (aaaa): Contents of location whose address is aaaa.
    (aaaa) $a^{\text {: }}$ The subscript " $a$ " identifies the contents after execution.
    (aaaa) $_{b}$ : The subscript " $b$ " identifies the contents before execution.
    [aaaa]: The enclosure, in square brackets, of an address, for example, is an indication that the address may be or will be modified during program execution.
    <aaa>: It is convenient to distinguish B-register addressmodification from other types. Although the contents of the sign-digit position of an instruction word specify such modification, the sign-digit is not sufficiently distinctive on a handwritten coding sheet.

    B[aaaa]: This symbol is used only in this book and only in the following context: in the description of each operation it is necessary to indicate that B-register addressmodification may or may not occur. The context is "... the contents of aaaa or the contents of the location whose address is aaaa augmented by the contents of the B-register, in case B-register address-modification were intended." This is a very clumsy sentence, and one which ought not to appear more than once, anywhere: in this paragraph is its only occurrence - anywhere. Throughout this book, B[aaaa] is a substitute for the sentence.

[^10]:    *Count every line of type, including heading.

[^11]:    * Count every line of type, including heading.

[^12]:    * Count every line of type, including heading.

[^13]:    *Count every line of type, including heading.

