MANAGEMENT SUMMARY

The Burroughs B 5930 is a versatile midrange computer system that is positioned, according to the vendor, "at the entry level to large-scale computing." Introduced in September 1980, this initial member of the Burroughs B 5900 Series features full hardware and software compatibility with the vendor's larger B 6900 Series and with the forthcoming, top-of-the-line B 7900 Series. Thus, B 5930 users will be able to increase their workload capacities by up to 50 times, without reprogramming, as they move up to larger Burroughs computers.

According to Burroughs executives, the processing power of the B 5930 falls between that of the IBM 4331 Model Group 2 and the 4341 Model Group 1. As compared to the larger Burroughs B 6900 system, the B 5930 delivers about 50 percent of the B 6900's performance, costs approximately one-half as much, occupies one-fourth of the floorspace, and requires one-third of the power and cooling capacity. The system appears to be well suited for both central host data processing and distributed processing applications.

The B 5900 Series is the seventh series in the growing Burroughs "900" family of computers. Additional models are planned in the B 5900 Series, and Burroughs also expects to introduce two more series: the B 4900 and the previously mentioned B 7900.

HARDWARE

 The medium-scale B 5930 maintains full program compatibility with the larger Burroughs computers, delivers approximately one-half the processing power of the B 6900, and costs about one-half as much. An innovative multiple-microprocessor architecture is featured, and up to four CPUs can be configured in a multiprocessor system.

CHARACTERISTICS

MANUFACTURER: Burroughs Corporation, Burroughs Place, Detroit, Michigan 48232. Telephone (313) 972-7000.

MODEL: B 5930 Computer System (only model announced in B 5900 Series to date).

DATE ANNOUNCED: September 17, 1980.

DATE OF FIRST DELIVERY: Second quarter 1981.

DATA FORMATS

BASIC UNIT: Fixed-length memory word, consisting of 48 data bits, 3 control bits, and 1 parity bit. Eight additional bits, used for automatic error correction, are standard in all systems. Each word can hold one single-precision operand, half of a double-precision operand, part of a string of 4-, 6-, 7-, or 8-bit characters, one descriptor, or six 8-bit instruction syllables.

OPERANDS: Integer and floating-point operands have the same format and may be freely combined in arithmetic operations. Each single-precision operand (integer or floating-point) occupies one word and consists of a 6-bit octal exponent with sign and a 39-bit fraction with sign. Each double-precision operand occupies two words and consists of a 15-bit octal exponent with sign and a 78-bit fraction with sign. String operands may consist of a variable number of 4, 6-, 7-, or 8-bit characters.



The Burroughs B 5930 system includes a central processing unit, 1.5 to 6.2 million bytes of main memory, a dualdisplay operator console, and support for a line printer, a magnetic tape subsystem, and two disk pack subsystems. The system utilizes Burroughs' new multi-level Function Processor architecture.

JANUARY 1981

© 1981 DATAPRO RESEARCH CORPORATION, DELRAN, NJ 08075 USA REPRODUCTION PROHIBITED

Processors: Micro Master Control Processor (MMCP), Program Controller, Data Processor, Memory Controller, Message-Level Interface Port, and Maintenance Processor. The various CPU Function Processors intercommunicate by means of a 52-bit-wide Main Data bus and a 30-bit-wide Control bus.

The Micro Master Control Processor controls and coordinates the activities of all the other Function Processors and contains a microcoded implementation of the full instruction set of the large-scale Burroughs computers, thereby making the B 5930 programcompatible with the larger systems. The other CPU Function Processors are dedicated to the following specific functions: the Program Controller accesses and decodes instructions to determine the proper entry points in the microcode stored in the MMCP: the Data Processor performs all arithmetic and logical functions; the Memory Controller provides the interface to the B 5930's MOS main memory modules; the Message-Level Interface Port provides the interface to the input/output and data communications subsystems; and the Maintenance Processor monitors the system's operation and facilitates diagnostic testing by field engineers.

Burroughs' new Function Processor architecture enables the B 5930 to achieve a competitive price/performance level without reliance on exotic circuitry. The system uses LSI logic circuits and 16K error-correcting MOS RAM memory circuits, packaged on circuit boards which field engineers can simply unplug and replace when trouble occurs.

Main memory capacity of each B 5930 CPU can range from 1.5 to 6.2 megabytes, configured in the form of two to eight 786K-byte modules. Expansion beyond 3.1 megabytes requires a Memory Expansion Adapter, which contains a second Memory Controller.

From two to four B 5930 central procesors can be interconnected via Burroughs' shareable Global memory and operated in any of three modes. The Global memory capacity can range from 786K bytes to 3.1 megabytes in 786K-byte increments, and each CPU can address a total of up to 6.2 megabytes of local memory plus Global memory. In the Multiprocessor (tightly coupled) Mode, a single Master Control Program manages all of the system's resources and controls the entire workload. In the Shared Resources (loosely coupled) Mode, each processor executes its own workload under the direction of its own Master Control Program, but the processors can intercommunicate through the Global Memory to transfer data, interrogate each other's data bases, and share I/Oand data communications resources. In the Independent Systems (uncoupled) mode, each processor operates independently under its own Master Control Program, and interprocessor communication is prohibited to ensure a secure environment. B 5930 systems can also be intermixed with Burroughs B 6800 and/or B 6900 systems and operated in either the Shared Resources or > Independent Systems Mode.

INSTRUCTIONS: 1 to 12 eight-bit syllables in length. Syllables are packed six to a program word and executed sequentially from left to right.

INTERNAL CODE: 8-bit EBCDIC is standard. Information coded in ASCII or 4-bit or 6-bit codes can also be processed. ASCII is the primary data communications code. In general, characters are collated according to their internal binary values.

MAIN STORAGE

STORAGE TYPE: Error-correcting MOS RAM (metal oxide semiconductor random-access memory), composed of 16K-bit chips.

CAPACITY: Two 786K-byte modules (1.572 million bytes total) in basic system; expandable in 786K-byte modules to a maximum of 6.2 million bytes (8 modules) per B 5930 CPU. Expansion beyond 3.1 million bytes (4 modules) requires the addition of a Memory Expansion Adapter, which provides a second Memory Controller.

If less than the maximum 6.2 million bytes of main memory is configured, the B 5930 can also support a Global memory interface. Burroughs' Global memory subsystem can be shared by up to four processors in a multiprocessor B 5930 system. The capacity of the Global (shared) memory can range from 786K bytes to 3.1 million bytes in 786K-byte increments, while the local memory capacity in each processor can range from 1.5 million bytes to 5.4 million bytes. Each processor can address a total of 6.2 million bytes of local and Global memory. Thus, the maximum usable capacity of a four-processor B 5930 system is 22.4 million bytes (5.4 million bytes in each of the four processors plus 786K bytes of shared Global memory).

CYCLE TIME: Not specified.

CHECKING: Logic in the Memory Controller provides automatic detection and correction of single-bit memory errors as well as detection of multiple-bit errors. All memory errors are logged into a memory register that is periodically written to the system log on disk to aid field engineers in locating and correcting the faults.

STORAGE PROTECTION: Provided by a combination of hardware and software. A memory protect bit prevents user programs from writing into locations which have the protect bit set. Attempts by programs to index beyond their assigned data areas are automatically detected.

CENTRAL PROCESSOR

The B 5930 Central Processing Unit employs a fully microprogrammed architecture based on Burroughs' multilevel Function Processor concept, in which specific hardware functions are assigned to separate programmable microprocessors, each with its own memory. The CPU has an openended design that currently includes six major Function Processors, as described in the following paragraphs. These modules are interconnected by means of two major buses, the Main Data bus (M-bus) and the Control bus (C-bus). The Mbus is 52 bits wide, consisting of 48 bits for data, 3 for tag information, and 1 for parity. The C-bus is 30 bits wide, with 26 control bits, a 3-bit processor module address, and I parity bit.

The Micro Master Control Processor (MMCP) controls the overall operation of the system and issues execution command signals to the other processing modules. It controls the Data Processor on a clock-by-clock basis, issuing the proper commands to execute each instruction. The MMCP includes 800K bits of high-speed microcode memory, enabling it to support the complete B 6000 Series instruction

➤ Information is transferred to or from peripheral devices through additional Function Processors known as Data Link Procesors (DLPs), which relieve the central system of input/output "housekeeping" tasks. Each DLP includes one or more microprocessors, an interface, and a buffer memory. A single-processor B 5930 system can include up to 32 DLPs, each controlling one peripheral device or a group of similar devices. The maximum aggregate I/O data rate is 2.3 million bytes per second. An I/O base module, which houses up to eight DLPs, can be connected to as many as four B 5930 central processors; any DLP can then be switched from one processor to another under MCP control.

Burroughs offers an appropriate complement of peripheral equipment for the B 5900 Series systems, with principal emphasis on mass storage units, magnetic tape drives, and data communications terminals. In general, these devices are well-engineered and reliable, but far more conventional in design than the mainframes. Mass storage buyers can choose either head-per-track disk files or moving-head disk pack drives. Burroughs has been gradually shifting its emphasis from the head-per-track disk files to the more economical moving-head disk pack drives, and the company now offers moving-head drives with both removable and nonremovable packs. Magnetic tape drives with data transfer rates of up to 780,000 bytes per second are available, as are line printers with speeds ranging from 650 to 2000 lines per minute.

Data communications control functions are handled by specialized, microprocessor-based Function Processors called Line Support Processors (LSPs) and Network Support Processors (NSPs). Every communicationsoriented B 5930 system includes one or more Line Support Processors to perform the low-level network control functions, plus an appropriate Line Adapter to provide the required electrical interface for each line. In larger networks, one or more Network Support Processors are added to relieve the CPU of higher-level communications control functions. Each LSP can control up to 16 communications lines, each NSP can accommodate up to 4 LSPs and 64 lines, and each B 5930 CPU can support up to 2 NSPs (but no more than 64 lines). When the NSP is not used, up to 2 LSPs can be connected directly to a B 5930 CPU for a maximum capacity of 32 lines. In multiprocessor systems, the NSPs and/or DLPs can be switched among the processors in the same manner as Data Link Processors.

The basic B 5930 central system, priced at exactly \$200,000, consists of a central processor, 1.5 million bytes of main memory, a dual-display operator console, 5 Data Link Processors, and a 4-line data communications subsystem. This basic system can be leased for \$6,875 per month on a one-year lease, \$6,250 on a three-year lease, or \$5,940 on a five-year lease, including full maintenance coverage. Customer deliveries are scheduled to begin in the second quarter of 1981.

► set. The MMCP is the only processing module that is permitted to place information on the C-bus, while all the other modules are permitted to read the control information that is placed on the bus and addressed to them.

The *Program Controller* obtains information via the Memory Controller, decodes instructions to determine the proper entry points into the microcode in the MMCP, and provides information to the Data Processor via the M-bus. It functions as an independent processor, works closely with the Memory Controller to transfer information efficiently, and can operate as many as three instructions ahead of the MMCP.

The Data Processor performs all arithmetic and logical functions. It consists of an Arithmetic Logic Unit (ALU), 16 general-purpose registers, and a series of PROMs (programmable read-only memories) that perform high-speed address decoding. The Data Processor is controlled by the MMCP via the C-bus. It can operate independently of the other processing modules and of the data transfer operations occurring on the M-bus. An internal data path within the ALU permits its operations to continue without inputs from the C-bus or M-bus if the necessary information is already present in the registers.

The Message-Level Interface Port (MLIP) provides the interface between main memory and the B 5930's Function Processor-based input/output and data communications subsystems, which are described in later sections of this report. The MLIP provides up to four ports, each capable of servicing one Input/Ouput Base Module via a Message-Level Interface (MLI).

The Memory Controller provides the interface between the memory modules and the M-bus that services all of the CPU modules. Each Memory Controller supports up to 3.1 million bytes (four 786K-byte modules) of memory. A B 5930 equipped with the Memory Expansion Adapter includes a second Memory Controller and supports a total of up to 6.2 million bytes of memory. The Memory Controller contains logic that provides automatic correction of single-bit memory errors as well as detection of multiple-bit errors.

The Maintenance Processor simplifies the maintenance of the B 5930 system to provide increased reliability and system availability. Its components include a Maintenance Display Microprocessor (MDM), which uses Burroughs Modular Terminal Series (MTS) terminal devices to display a variety of status messages; a Maintenance Interface Processor (MIP), which operates in conjunction with the MDM to access and display the status of every register in the system; and a dual mini-disk subsystem, which provides storage for system diagnostic test cases. Any failures are reported on the maintenance displays and indexed into a supporting document designed to aid field engineers in isolating and diagnosing system faults.

The B 5930 MMCP contains a microcoded implementation of the complete instruction set used in the larger Burroughs B 6000 Series computers. As a result, the B 5930 is fully program-compatible with the larger systems. Two key concepts, stacks and descriptors, underlie the distinctive CPU architecture of these systems.

STACKS: A stack is an area of memory, assigned to each program, that provides temporary storage for program and data references, stores a dynamic history of the program's operating status, and contains other descriptors pertaining to the legitimate addressing environment for each procedure. Functionally, the stack acts as a push-down list that operates on the "last-in, first-out" principle.

DESCRIPTORS: A descriptor is a word used to describe a data or program area in storage. There are three types: data, string, and segment descriptors. A data descriptor defines a

JANUARY 1981

SOFTWARE

One of the principal attractions of the B 5930 is its ability to use all of the mature, highly regarded software that is available for the larger Burroughs computers. This software support centers on the Master Control Program (MCP), the integrated operating system that oversees and controls all operations. Many of the MCP functions that were unique when Burroughs introduced them in the early sixties are now provided by competitive large-scale operating systems as well—but the MCP continues to draw users' praise for being easier to understand and use than most of its competitors. The MCP receives its orders through straightforward messages entered via control cards or the console keyboard/display units.

B 5930 users have an unusually wide choice of programming languages. Compilers are available for ALGOL, APL, BASIC, COBOL 68 and 74, FORTRAN IV and 77, PL/1, RPG, and REPORTER II. The compilers divide all object programs into logical, relocatable segments, and all coding generated by the compilers is re-entrant. Subprograms coded in different languages can readily be intermixed.

Burroughs offers an impressive complement of data communications software for the B 5930, including the Network Definition Language (NDL II) for network control, the Generalized Message Control System (GEMCOS) for transaction processing, the Command and Edit Language (CANDE) for time-sharing and on-line program development, and Remote Job Entry (RJE) and Burroughs Network Architecture (BNA) for distributed data processing.

Another featured software product is the Data Management System II (DMS II), Burroughs' comprehensive data base management system. DMS II is integrated with the MCP operating system and uses MCP facilities to access records in the data base for increased run-time efficiency. Several extensions are available to increase the power and ease of use of DMS II. These include DMS II Inquiry, which enables non-EDP personnel to access the data base via remote terminals; the Transaction Processing System (TPS), which facilitates the implementation of transaction-oriented data base systems; and the Data Dictionary, which maintains comprehensive documentation describing the DMS II data base environment.

Burroughs also offers a number of applications programs for the B 5930, including systems oriented toward production control, inventory control, project control, text management, banking, and hospitals.

B 5930 software and support are fully unbundled. The Basic System Software Facility, consisting of the MCP, NDL II, GEMCOS, and one compiler, is available for either a monthly license fee of \$1,335 or a one-time payment of \$40,000 plus an annual fee of \$6,400. All of the other B 5930 software components are individually priced. data area by specifying its starting address in either main or disk storage, its size, and certain other descriptive information. String and segment descriptors provide similar information about data areas organized as character strings and about program segments, respectively.

INSTRUCTION REPERTOIRE: There are three basic types of instruction syllables: operators, value calls, and name calls.

A value call is 2 syllables (16 bits) long. It causes the specified operand to be brought into the top location of the stack.

A name call is also 2 syllables (16 bits) long. It causes the specified address to be placed in the top location of the stack.

Operators range from 1 to 12 syllables in length, though most are only 1 or 2 syllables long. Each operator causes the specified operation to be performed. There are approximately 200 operators in the basic instruction repertoire.

The arithmetic operators cause the two operands at the top of the stack to be combined according to the specified binary arithmetic process, with the result placed at the top of the stack. Floating-point and integer operands of single and double precision may be freely combined. Other word-mode operators perform logical operations, comparisons, branches, field or bit manipulation, stack management functions, subroutine entry and exit, etc.

A flexible group of string operators is used to transfer, compare, scan, translate, pack, unpack, edit, and scale strings of data in the form of 4-bit, 6-bit, 7-bit, or 8-bit characters.

The Vector Mode operators are a group of 40 additional operators designed to speed up the processing of vectors (or strings of numbers) and matrices (or arrays of numbers) by using high-speed processor registers to store and increment data addreses.

INSTRUCTION TIMES: Burroughs declines to release timing figures for individual instructions, claiming that its unconventional architecture makes straightforward instruction comparisons impossible. Burroughs states, however, that the B 5930 provides about 50 percent of the processing power of the larger B 6900 system, and that its performance falls between that of the IBM 4331 Model Group 2 and the IBM 4341 Model Group 1.

PHYSICAL SPECIFICATIONS: The B 5930 central system, including up to 6.2 million bytes of main memory and 3 I/O Subsystem Base Modules, is housed in a single cabinet that is 68 inches (173 cm) high, 80 inches (203 cm) wide, and 24 inches (61 cm) deep.

CONFIGURATION RULES

The entry-level B 5930 central system consists of one CPU, two 786K-byte memory modules, one Maintenance Processor, one Operator Display Console with dual CRT displays and keyboards, two I/O Base Modules, one Line Support Processor, one Quad Line Adapter, and five Data Link Processors (for the console, a line printer, a magnetic tape subsystem, and two disk pack subsystems).

The system's memory, input/output, and data communications capabilities can be expanded as described under the "Main Storage," "Input/Output Control," and "Communications Control" headings, respectively.

A multiprocessor B 5930 system can consist of up to four central processors interconnected via a Global memory subsystem. The capacity of the Global (shared) memory can range from 786K bytes to 3.1 million bytes, and each processor can also have from 1.5 million to 5.4 million bytes

COMPATIBILITY

The B 5930 features full compatibility, at both the source and object-code levels, with the larger Burroughs B 6800 and B 6900 Series computers. There is, however, no objectlevel program compatibility between the B 5930 and any of the smaller Burroughs systems; programs written for these computers must be recompiled to run on the B 5930.

The B 5930 uses the same byte-oriented data structure, EBCDIC internal code, and magnetic tape formats as the IBM System/370, 303X, and 4300 Series computers, but there is no direct program compatibility at the machine-language or assembly-language level. Most programs written in ANS COBOL, FORTRAN, or PL/1 for the IBM computers, however, should be transferable to the B 5930 without undue conversion difficulty.

To assist users of competitive systems in converting to the B 5930, Burroughs offers a number of program products called Conversion Aids. These include COBOL, RPG, and BAL translators for IBM DOS and OS-based systems; COBOL, RPG, and Easycoder translators for Honeywell Series 200, 2000, 600, and 6000 systems; and COBOL, RPG, and BAL translators for Univac Series 70 and 9000 systems. Data File Conversion utilities for sequential data files are also available.

In both performance and price, the B 5930 is positioned between the IBM 4331 Model Group 2 and the IBM 4341 Model Group 1. Within the Burroughs product line, the B 5930 delivers approximately one-half the performance of the B 6900 at about one-half the cost, while using the same widely praised systems software. Thus, the B 5930 effectively lowers the price of admission to Burroughsstyle large-scale computing. As such, the system should receive a warm reception from current Burroughs users, as well as from some users of competitive equipment who feel that the advantages of the Burroughs software will outweigh the cost of conversion.

USER REACTION

Initial customer deliveries of the B 5930 are scheduled for the second quarter of 1981, so no survey of user experience is possible at this time. Prospective buyers of the B 5930 may wish to consult Report 70C-010-50, "User Ratings of Computer Systems," for user experience with earlier medium- and large-scale Burroughs computers. The user ratings of the B 6800 Series computers, which use most of the same peripheral equiment and software as the B 5930, should be particularly relevant.

➤ of local memory. The total amount of local plus Global memory that can be addressed by each processor, however, is limited to 6.2 million bytes. A multiprocessor configuration can operate in any of three different modes: Multiprocessor Mode (tightly coupled), Shared Resources Mode (loosely coupled), or Independent Systems Mode (uncoupled).

In the Multiprocessor Mode, a single Master Control Program (MCP) manages all of the system's resources and schedules and controls the entire workload. Because the MCP and other systems software must reside in Global memory, a minimum of 1.5 million bytes of Global memory is required for operation in this mode.

In the Shared Resources Mode, each processor is logically partitioned with its own resources and supported by its own MCP. Each processor executes its own independent workload, but the processors can intercommunicate through the Global memory to share information in their respective data bases.

In the Independent Systems Mode, each processor operates independently under its own MCP, as in the Shared Resources Mode, but communication between the processors is prohibited in order to ensure a secure environment. In this mode, the Global memory is allocated among the processors and used exclusively as an extension of each processor's local memory.

B 5930 systems can be intermixed with Burroughs B 6800 and/or B 6900 systems in either the Shared Resources or Independent Systems Mode, but not in the Multiprocessor Mode.

INPUT/OUTPUT CONTROL

I/O CHANNELS: In place of conventional I/O channels, the B 5930 input/output subsystem uses an extension of Burroughs' Function Processor architecture. Specialized microprocessors called Data Link Processors (DLPs) control the transfer of data between peripheral subsystems and main memory, thereby relieving the CPU of that responsibility.

Each type of peripheral subsystem has its own specialized DLP. Some DLPs (such as those for disk drives) can service multiple peripheral devices of the same type through peripheral controllers or exchange units. In operation, a DLP receives a request for an I/O data transfer from the CPU via the Message-Level Interface. Some DLPs (such as those for disk drives) can accept multiple I/O requests and queue them for processing. The DLP then initiates the peripheral-dependent functions required to perform the I/O data transfer. Data is transferred through a Message-Level Interface to or from main memory. Each DLP includes local memory that is used to buffer the data transfer operations.

Up to eight Data Link Processors of any type can be housed in each I/O Subsystem Base Module. The entry-level B 5930 system includes two I/O Subsystem Base Modules, and an optional third module can be housed in the basic central system cabinet. An I/O Subsystem Expansion Cabinet can be added to hold a fourth I/O Subsystem Base Module. Each I/O Subsystem Base Module contains a Message-Level Interface and accommodates up to 8 DLPs, providing for a maximum of 4 Message-Level Interfaces and 32 DLPs in a single-processor B 5930 system.

Each of the I/O Subsystem Base Modules can be connected to up to four B 5930 central systems by means of I/O Base Module Exchanges. Each DLP in the I/O Subsystem Base Module is logically assigned to only one central system at a time, but it can be transferred to another system when desired through the use of MCP operator console commands. A B 5930 I/O Subsystem Base Module and its attached complement of DLPs and peripheral subsystems can also be shared with a B 6900 computer system.

I/O DATA RATES: Data is transferred between the DLPs and the central system in the form of blocks or messages at the rate of 2.3 million bytes per second. The maximum aggregate I/O data rate for each B 5930 central system is also 2.3 million bytes per second. All of the DLPs in an I/O Subsystem Base Module share the same Message-Level Interface; contention for the interface is resolved by priority logic in the I/O Subsystem Base Module. The buffer memories in the individual DLPs permit simultaneous peripheral operations.

MASS STORAGE

B 9494 FIXED DISK DRIVES: These units, which store data on nonremovable 4-platter disk packs, are expected to be the mass storage devices most commonly used with the B 5930 system. The basic B 9494-41 contains two spindles and has a total capacity of 402 megabytes. The B 9494-42, B 9494-43, and B 9494-44 consist of two, three, and four B 9494-41 units and store 804, 1206, and 1608 megabytes of data, respectively.

Each spindle has an independent actuator and four nonremovable platters with eight recording surfaces. All recording surfaces are used for data storage. Servo information, used to locate data storage tracks, is interspersed between the data tracks. Average head positioning time is 28 milliseconds, and average rotational delay is 8.17 milliseconds. The data transfer rate is 650,000 bytes per second.

The B 9494 disk subsystem is controlled by a B 9387-4X Controller, which is available in 5 models (1x8, 2x8, 2x16, 4x16, and 6x16) and is capable of accommodating up to 6 simultaneous access paths and 16 disk spindles. Also required is a B 5304-90 Disk Pack DLP for each B 5930 access path.

B 9484-81 DUAL DISK PACK DRIVE: This dual-spindle disk drive stores up to 348.8 million bytes of data—174.4 megabytes on each of 2 removable disk packs. The 11-platter disk packs are physically compatible but not formatcompatible with the IBM 2316 Disk Pack. There are 180 bytes per sector, 60 sectors per track, and 10,800 bytes per track. Each surface consists of 812 usable data tracks plus two spares. Average head movement time is 30 milliseconds, average rotational delay is 12.5 milliseconds, and data transfer rate is 625,000 bytes per second.

The B 9484-81 disk subsystem can include up to 16 spindles (8 dual drives) and is controlled by the B 9385-X Controller, which is available in three models: the 1x8 B 9385-1 Single Controller, the 2x8 B 9385-2 Dual Controller, and the 2x16 B 9385-3 Dual Controller. Also required is a B 5304-90 Disk Pack DLP for each B 5930 access path.

B 9470 HEAD-PER-TRACK FILES: These fixed-head disk files provide very fast access to relatively small volumes of data. The disk units use noninterchangeable disks and have a fixed read/write head serving each data track. The B 9470-2 Primary Storage Module and B 9470-12 Add-On Module record data in 180-byte sectors and have a capacity of 5.9 million bytes per module. The disk revolution time is 10 milliseconds, the average access time is 5 milliseconds, and the data transfer rate is 650,000 bytes per second.

The basic B 9470 subsystem includes one B 9470-2 Primary Storage Module, which contains a power supply and air system and one disk drive with 5.9 million bytes of storage. The B 9470-2 can accommodate one B 9470-12 Add-On Module with a storage capacity of 5.9 million bytes. Additional expansion of the subsystem can be achieved by adding additional B 9470-2 Primary Storage Modules and associated B 9470-12 Add-On Modules. One B 9471-6 Disk Electronics Unit is required for every four disk storage units; the DEU has the capability to detect the loss of up to 11 bits in a transfer of one 180-byte sector. The B 9470 subsystem is connected to the B 5930 central system via the B 5373-90 5N Disk DLP.

B 9489-16 INDUSTRY-COMPATIBLE MINI-DISK (ICMD) DRIVE: The B 9489-16 is a dual diskette drive unit housed in a 44-inch cabinet. Each diskette stores 243K bytes of data, with 128 bytes per sector, 26 sectors per track, and 77 tracks per diskette, including three alternates. Track-to-track access time is 20 milliseconds per single step, and settling time is 10 milliseconds. Average access time is 343 milliseconds, and the data transfer rate is 31K bytes per second. The B 948916 is connected to the B 5930 central system via the B 5304-90 IC Mini-Disk DLP.

INPUT/OUTPUT UNITS

B 9495 PE MAGNETIC TAPE UNITS: These highperformance 9-track tape drives record data on 1/2-inch tape in IBM-compatible phase-encoded (PE) mode at 1600 bpi. The B 9485-82 has a tape speed of 75 ips and a data transfer rate of 120,000 bytes per second, while the B 9485-83 has a tape speed of 125 ips and a data transfer rate of 200,000 bytes per second. Both drives accept 10.5-inch reels holding 2400 feet of tape and can rewind a 2400-foot reel in a maximum of 92 seconds. The drives feature a single vacuum-driven capstan, a sealed tape-path chamber, a power access window, a positive reel latch, automatic tape threading and loading, and "on-the-fly" detection and correction of most errors. A unique "coaxial" hub mounts the feed reel directly in front of the take-up reel, reducing the overall width of the unit to just 24 inches. An optional PE/NRZ feature equips the drives to operate in either phase-encoded or NRZ mode.

The B 9495-82 and -83 tape units can be configured with the B 5930 in a subsystem consisting of up to 16 tape units, up to four B 5395-91 or B 5395-90 Magnetic Tape Data Link Processors, and an appropriate B 9499 Master Electronics Exchange (1x4, 1x8, 2x8, 2x16, 3x16, or 4x16).

B 9495 GCR/PE MAGNETIC TAPE UNITS: These drives employ 1/2-inch tape certified at 1600 bpi or 3200 fci. Data is recorded either in IBM-compatible group coded recording (GCR) mode at 6250 bpi or in phase-encoded (PE) mode at 1600 bpi. The B 9495-22 and the newer B 9495-32 have a tape speed of 75 ips and a data transfer rate of 470,000 bytes per second in GCR mode or 120,000 bytes per second in PE mode. The B 9495-23 and the newer B 9495-33 have a tape speed of 125 ips and a data transfer rate of 780,000 bytes per second in GCR mode or 200,000 bytes per second in PE mode. Rewind time is a maximum of 55 seconds.

A tape subsystem consisting of B9495-2X and/or -3X Tape Units can be configured with up to 4 simultaneous access paths to up to 16 tape drives employing the B 9499-2X controllers. Capabilities of these controllers are as follows: the B 9499-21, 1x8; the B 9499-22, 2x8; the B 9499-23, 3x8; and the B 9499-24, 4x8. The 9499-4X Electronics Exchange increases the capabilities of the B 9499-22, B 9499-23, and B 9499-24 to 2x16, 3x16 and 4x16, respectively. In addition to the B 9499-2X controller, the subsystem must include one B 5395-92 GCR/PE Magnetic Tape Data Link Processor for each B 5930 access path.

B 911X CARD READERS: These units read standard 80column cards serially by column. There are three models, with the following rated speeds:

B 9115—300 cpm B 9116—600 cpm B 9117—800 cpm

Either EBCDIC or binary-coded cards can be read. The cards are read photoelectrically, with a double strobe comparison for each column to help ensure reading accuracy. A single input hopper and output stacker hold up to 1000 cards each. An optional feature permits the reading of 51-column cards. A B 5110-90 Card Reader DLP connects the reader to a B 5930 system.

B 921X CARD PUNCHES: The B 9212 and the B 9213 punch standard 80-column cards at up to 150 or 300 card minute, respectively. The feed hopper holds up to 2200 ca. es; and three program-selectable stackers hold at least 1400 cards each. A B 5112-90 Card Punch DLP connects the punch to a B 5930 system. LINE PRINTERS: Burroughs offers B 5930 users a choice of five printers that span a range of speeds from 650 to 2000 lines per minute. Their model numbers, rated speeds, printing techniques, and required B 5930 Data Link Processors are as follows:

> B 9246-6: 650 lpm, band; B 5246-91 DLP B 9247-13: 750 lpm, train; B 5247-92 DLP B 9247-14: 1100 lpm, train; B 5247-93 DLP B 9247-15: 1500 lpm, train; B 5247-94 DLP B 9246-20: 2000 lpm, train; B 5246-92 DLP

All of the printers have 132 print positions. The B 9247 Train Printers achieve their rated speeds with the standard 48character train module; other interchangeable modules containing 16, 64, or 96 printable characters are also available, and the 96-character set contains both upper and lower case ASCII or EDCDIC alphabetics. The train printers handle vertical format control through either the Burroughs Forms-Self Align System, which uses codes preprinted on the forms, or a 12-channel VFU. The B 9247 Train Printers can employ 4- to 20-inch-wide paper and have a skipping speed of 20 ips.

MICR READER-SORTERS: The B 5390 Reader-Sorter Processor (RSP) subsystem includes a specialized Data Link Processor and a Reader-Sorter Processor that provides the system interface for connecting a B 9137-3 or B 9138 MICR Reader-Sorter to a B 5930. The RSP contains 256K bytes of local memory and takes over all of the real-time processing functions involved in controlling the reader-sorter. The RSP is programmed with the same Sorter Control Language currently used for B 6000 Series reader-sorter subsystems. Functions performed by the RSP include scanning of document images to identify key fields; determination of document routing through table scans; control of document selection, endorsing, and microfilming; maintenance of pocket totals; etc. The central system receives a stream of processed check images from the RSP, and these are further processed by the Item Processing System (IPS) software. The RSP subsystem requires 8 DLP address positions (i.e., one full I/O Subsystem Base Module) in the B 5930 central system.

The basic B 9137-3 Reader-Sorter contains four pockets, and the system can be expanded in multiples of 4 pockets up to 32 pockets. For any configuration beyond 16 pockets, an Expansion Feature must be included. Maximum throughput rate of the system is 1625 items per minute for a batch containing only 5 3/4-inch documents, the minimum length that the unit can process. Slower feed speeds are developed with longer documents, so that the maximum-length documents of 9 1/2 inches are processed at a rate of 984 documents per minute. Documents of varying sizes within the specification limits can be intermixed for processing and may be encoded either in MICR or OCR characters.

The B 9138 Reader-Sorter is a microprocessor-controlled unit with two document feeders. The primary feeder has the capacity for approximately 4400 documents to be processed, and a secondary feeder bundles tickets and other documents to be merged with checks from the primary feeder. Both feeders handle documents of mixed sizes. Throughput depends on the lengths and mix of the documents being processed and on the number of stops incurred during processing. For a normal mix of documents averaging $7 \frac{1}{8}$ inches in length, the rated throughput of the B 9138 is 131,000 documents per hour if no stops occur. The rated speed for 6inch documents is 2600 dpm, or 156,000 documents per hour. Reading, endorsing, microfilming, and sorting are all accomplished at full sort speed. The B 9138 pocket modules contain 4 pockets each and can be combined for a maximum configuration of 32 pockets. Each pocket holds up to 950 documents and can be unloaded while the sorter is operating.

COMMUNICATIONS CONTROL

The B 5930 data communications control hardware consists of the Network Support Processor (NSP), the Line Support Processor (LSP), and Line Adapters. Every network includes one or more Line Support Processors to perform the low-level network control functions and a Line Adapter to provide the electrical interface for each line. For large networks, one or more Network Support Processors are added to provide a hierarchy of network control functions and relieve the central processor of communications housekeeping functions. Each B 5930 central processor can support a maximum of 64 communications lines if the NSP is used or 32 lines if not.

NETWORK SUPPORT PROCESSOR: The NSP is a programmable front-end processor that serves as the central element of large B 5930 communications subsystems. It contains 160K bytes of integrated-circuit memory, which is expandable to 256K bytes in 32K-byte increments. The NSP handles subsystem control, data link control, and line discipline control functions. Interaction between the NSP and the central system is performed at the message level, eliminating the need to interrupt the central system each time a character or word of data is to be transferred. The NSP is programmed by means of Burroughs' Network Definition Language II (NDL II), a descriptive, parameter-driven language.

Each Network Support Processor can control up to 4 Line Support Processors and up to 64 communications lines. A single B 5930 CPU can be equipped with a maximum of 2 NSPs, but the maximum number of communications lines per CPU is 64. (A second NSP would nonetheless be useful for increased reliability and performance.) The basic 160Kbyte NSP requires 5 DLP address positions in a B 5930 I/O Subsystem Base Module, and each additional 32K-byte NSP memory module requires 1.5 additional DLP positions. Each NSP can support up to four Message-Level Interface paths, and each path can physically connect the NSP to a different CPU. Only one of these physical paths can be logically active at a time, but a different path can be activated under MCP control whenever network reconfiguration is required.

LINE SUPPORT PROCESSOR: The LSP is a microprocessor-based unit that performs the low-level network control functions in a B 5930 communications subsystem. The Network Support Processor (when present) off-loads most of the detailed data link control functions onto the LSP by down-line loading the appropriate line discipline and parameters into the LSP memory. In networks that do not include an NSP, the central system takes on the function of loading and directing the LSP. The LSP then controls individual line protocol functions (such as input, output, and auto-polling), switched-line functions (such as auto-dialing, answering, and disconnecting), and code translation. Information is transferred between the LSP and the NSP (or central system) at the message level. Message lengths are dependent upon the types of terminals being serviced. Each Line Support Processor is capable of supporting up to 16 halfduplex or full-duplex communications lines connected via up to 4 Quad Line Adapters. Each line can be configured with either single-drop or multi-drop support. The maximum aggregate data rate for all lines attached to a single LSP is 50,000 bits per second.

For installations that require broadband transmission speeds, Burroughs offers a special Broadband LSP. This unit services only one line, connected via a broadband Line Adapter, and handles transmission rates ranging from 56,000 to 1,344,000 bits per second.

Up to 4 LSPs can be connected to each NSP, providing a capacity of up to 64 lines per NSP. In a B 5930 system that does not include an NSP, up to 2 LSPs can be connected **>**

directly to the central system for a total capacity of up to 32 lines. Each LSP can support up to four Message-Level Interface paths, and each path can physically connect the LSP to a different NSP or central system. Only one of these physical paths can be logically active at a time, but a different path can be activated under MCP control whenever network reconfiguration is required.

LINE ADAPTERS: A Line Adapter provides the electrical interface between the Line Support Processor and each communications line. The Line Adapter maintains physical control of the line, accumulates characters, and transfers them to or from the LSP. Each Line Adapter includes 4K bytes of local memory for storage of translation tables, message buffers, line and station parameters, polling sequences, and the code required to control the communications line and line discipline.

The Line Adapters are packaged in sets of four. Each set, called a Quad Line Adapter, accommodates the electrical interfaces for four lines and may be specified as either character-oriented or bit-oriented. (Character-oriented transmission is used in most of the current communications protocol, while bit-oriented transmission is employed in newer protocols such as Burroughs Network Architecture.) For each line position within a Quad Line Adapter, one of three types of electrical interfaces must be specified: RS-232, for U.S. modem connection; CCITT V.24, for international modem connection; or TDI/20, for direct connection. Different electrical interfaces can be intermixed within the same Quad Line Adapter, and character- and bit-oriented Quad Line Adapters can be intermixed on the same LSP. Autocall is available for any Line Adapter as a no-charge feature. Each LSP accommodates up to 4 Quad Line Adapters and up to 16 lines.

The special Broadband LSP supports a single Line Adapter with a CCITT V.24/Bell 306 or Bell 303 electrical interface and a maximum transmission rate of 1,344,000 bits per second.

The B 5930 data communications hardware, in conjunction with the NDL II programming language, supports a wide range of transmission characteristics such as the following:

- Character-oriented Line Adapters can operate in either asynchronous or synchronous mode.
- Bit-oriented Line Adapters can support BDLC and other bit-oriented protocols.
- Transmission rates in asynchronous mode can range from 45.5 to 19,200 bits per second.
- Character sizes can be 5, 6, 7, or 8 bits.
- Vertical parity checking can be even, odd, or omitted.
- Horizontal parity checking can be BCC (even/odd), CRC16, CCITT (even/odd), or a user-specified error polynomial.
- Code translation can be EBCDIC, ASCII, binary, or a user-specified translation table.

SOFTWARE

MASTER CONTROL PROGRAM: The MCP is an integrated operating system that oversees and controls all operations of the B 5900 Series systems. It consists of a group of routines organized in three-level hierarchical fashion. The first level is a kernel routine that fields all interrupt signals and transfers control to the appropriate MCP routines. The second-level routines handle the MCP's major task: dynamic resource allocation of main memory, disk storage, I/O

devices, processors, and time among the concurrently operating programs. The third-level routines handle utility functions such as job scheduling, control card interpretation, file control, library maintenance, etc. The multilevel MCP also allows processing to continue while faulty hardware is being diagnosed or new system software is tested and debugged.

Jobs are submitted to the MCP through the console keyboard and/or the systems input unit, which can be a card unit or a disk or tape file performing as a "pseudo card unit." As the control statements for each task are analyzed, a partial stack is created on a schedule queue containing the estimated main memory requirements, the priority, the maximum amount of processing time and I/O time, the size and location of the file parameter block, the working storage stack size, and the size and location of code segments. The program scheduling priority ordinarily is specified by the programmer, although a default option automatically assigns a priority of one-half the maximum allowable priority.

The MCP maintains a queue of jobs available for initiation. A scheduling routine evaluates the equipment and priority requirements of the programs in the queue and schedules their execution so as to utilize the system's resources efficiently in a multiprogramming mode, using either single or multiple processors. The job sequence is dynamically rescheduled whenever a high-priority job is introduced into the schedule. When the required resources are available (for example, when a job completes processing or suspends itself to await completion of an input/output operation) an available job with the highest priority is added to the processing mix. Jobs submitted from remote terminals are interpreted and entered into the schedule queue and are added to the multiprogramming mix in much the same way as batch jobs.

The MCP maintains control of tasks through the use of stacks, descriptors, and tables that summarize the history and current status of each task in process. A stack is assigned to each job in the system to provide storage for basic program and data references. When a task is activated, four high-speed registers are linked to the task's stack memory area. In addition, an area of high-speed local memory is available to contain additional portions of the active stack, for fast access, The contents of the top-of-stack registers are maintained automatically by the central processor hardware according to the requirements of the executing program. Central processors can handle multiple active stacks organized into a tree structure. The tree-structured organization allows program code and program data and variables to be described at different stack levels, thus permitting non-modifiable program code to be re-entrant and shared. The treestructured stack also enables a single task to split itself into two independent tasks by establishing a new link on the stack to make full use of a multiprocessor configuration or to multiprogram independent processes.

Both data and program segments are referenced through descriptors. A Data Descriptor is used to fetch data to the stack or to store data in a storage area outside the stack. Both the absolute address and the length of the data array are specified in the Data Descriptor, along with a Presence Bit which indicates whether the referenced data is located in main memory or in disk storage. Segment Descriptors, maintained in a portion of the stack base known as the Segment Dictionary, are the basis for the Burroughs implementation of virtual memory. In contrast to the fixed-page concept utilized in many storage allocation schemes, Burroughs programs can be divided into variable-length segments, which are brought into main memory only as they are needed. Segment Descriptors contain the address of the segment in main memory or secondary disk storage, the length of the program segment, and a Presence Bit to indicate whether the program segment is located in main memory or disk storage.

True dynamic memory allocation is a feature of the MCP. The compilers automatically divide all object programs into logical, relocatable segments. Moreover, all object programs use re-entrant coding, so that coding is never modified during execution and two or more jobs can concurrently make use of a single program segment residing in main memory. Program and data segments are automatically transferred from disk storage to main memory when needed. When necessary, the MCP automatically overlays these new segments over other program or data segments that have not been accessed recently. If the old segment contains modifiable data, it is written on a disk file prior to being overlaid; if it is a program segment or a read-only segment, this "roll-out" operation is unnecessary. The MCP attempts to concentrate program segments in one area of memory and data segments in another to avoid excessive "checkerboarding" of memory.

Main memory is allocated to programs in working sets, which represent the amount of memory each program most often requires during execution to process efficiently. The optimum working set size is calculated first by the compiler, and afterward it is recalculated by the MCP each time the program is executed. Time-sharing operations are assigned a contiguous block of memory, with allocation of memory to time-sharing programs controlled by a Swapper. Memory within the time-sharing area is divided into fixed-size partitions that can be shared among time-sharing users. The Swapper can be invoked from the operator console.

Communication between the system operator and the MCP is accomplished through a combination of CRT display units, keyboards, control cards, and a comprehensive system log. The status of the system and of the jobs in progress is presented on the CRT displays. Messages and requests can be keyed by the operator, and the system responses are displayed on the CRT. Jobs are usually submitted to the system in the form of a set of control cards accompanied by a sourcelanguage deck, or alternatively through control statements entered through the console keyboard if the programs have previously been compiled and stored on disk. Jobs to be compiled must be accompanied by a compile statement identifying the compiler to be used and specifying one of three types of compilations: compile and execute, compile for the library, or compile for the syntax. Optional control cards for all jobs contain an execute statement, process time statement, priority statement, core requirement statement, I/O time statement, and I/O statements which associate file labels with specific input/output devices.

Work Flow Management is an MCP facility that provides enhanced facilities for control of task initiation and resource allocation. The Work Flow Language (WFL), an extension of the previous MCP job control statements, enables users to describe each job as a network of interrelated tasks. The WFL compiler accepts these control statements as input and generates machine code to control the tasks within each job as the user prescribes. Facilities provided by the Work Flow Management System include: sequencing and synchronizing of related tasks via input from control cards, improved consistency in task restarts after system failures, job summary printouts, multiple job scheduling queues for different levels of service, interfaces for installation-tailored system control programs, and accounting records grouped by job.

Memory protection is provided by a combination of hardware and software features. Two registers associated with the stack mechanism, the Base of Stack register and the Stack Limit register, define the upper and lower limits of the stack. An interrupt is generated if an attempt is made to exceed these limits. When an element in a data array is referenced, an automatic comparison of the index value of the data element and the length of the data area as specified in the Data Descriptor identifies any attempt by a program to reference beyond its designated data area. In addition, control bits in each word prevent a user program from altering program segments, data descriptors, segment descriptors, and memory links, control words and tables maintained by the MCP.

The MCP provides comprehensive input/output and file control facilities. It automatically assigns peripheral devices to symbolic files whenever possible to minimize operator intervention. Three tables are maintained by the operating system containing label equations and file attribute information such as the access type, peripheral type, physical unit being used, etc. This allows modification of file specifications at program execution time. Blocking, buffering, label checking, and other standard I/O control functions are performed in accordance with the programmer's specifications. Magnetic tape drives or disk files can be freely used as backup or "pseudo" devices for card readers, punches, and printers. This makes it unnecessary to delay the processing of a job because of the nonavailability of a particular I/O unit.

The MCP also controls user access to the system. Each user provides a "usercode" and, optionally, a password. Each job deck may have a usercode associated with it, and its enforceability may be optional. The user must also supply the password whenever there is one. Passwords may be changed at any time to prevent unauthorized access. File security controls can be applied to both data files and program files. The owner of a file can designate the file to be read-only, write-only, read/write-allowed, or secured. The owner can also make the file private, accessible by all users, or accessible by specified users only. The owner of a file can alter its security classification at any time.

Up to four B 5900 Series processors can be interconnected via a Global memory subsystem. Under MCP control, a multiprocessor B 5900 system can operate in any of three different modes: Multiprocessor Mode (tightly coupled), Shared Resources Mode (loosely coupled), or Independent Systems Mode (uncoupled). These three operational modes are described under the "Configuration Rules" heading.

COBOL: The B 5900 COBOL 74 compiler is based on the ANSI 74 language and includes all the facilities of full American National Standard COBOL, including the Sort, Report Writer, and Segmentation modules. Source-language program debugging facilities, data communications constructs, and a number of other useful extensions are also included. The EBCDIC, BCL, and ASCII character sets are now supported. The compiler accepts a COBOL source program and generates a machine-code object program which is placed in disk storage, ready for execution; it can also be written on magnetic tape if desired. The compiler automatically divides all object programs into logical, relocatable segments, and all coding generated by the compiler is re-entrant. A compile-time option permits the COBOL 74 compiler to accept the source code of COBOL programs prepared for Burroughs B 2700/3700/4700 and IBM System/360 and System/370 computers without requiring a filter program.

Also available for the B 5900 Series computers is a COBOL 68 compiler, which is compatible with the older American National Standard COBOL 68 language.

FORTRAN: The B 5900 FORTRAN IV language is generally compatible with IBM's FORTRAN IV, Level H and includes American National Standard FORTRAN as a fully compatible subset. Programs written in Burroughs B 3500 or B 5700 FORTRAN, and in most other versions of the FORTRAN language, are acceptable to the B 5900 compiler with certain exceptions. The compiler generates re-entrant object code and automatically divides all object programs into logical, relocatable segments. Subprograms coded in FORTRAN can be intermixed (or "bound") with other subprograms coded in ALGOL or COBOL. Extensive compile-time diagnostic and debugging facilities are provided.

Burroughs is also developing a B 5900 Series compiler for the FORTRAN 77 language. This compiler is scheduled for availability in the fourth quarter of 1980.

ALGOL: The B 5900 ALGOL language is based upon the "Revised Report on the Algorithmic Language ALGOL 60" (*Communications of the ACM*, January 1963), with extensions to handle I/O operations, character manipulation, partial-word operands, and diagnostic facilities. DC ALGOL is a specialized version of ALGOL oriented toward the writing of message control systems for communications networks; it features additional constructs for handling queues.

APL: Burroughs APL/700 is a compatible superset of the IBM System/370 APL language and includes additional primitive functions, extended editing, and a report formatter. Automatic recovery from system and communications line malfunctions is provided by swapping user information to disk on every input/output transaction and at 200-millisecond intervals during processing. APL/700 includes a filing system that permits files to be shared among multiple APL programs. All output to APL terminals is automatically formatted, although the capability also is provided for specifying special formats. APL/700 utilizes the vector mode hardware in B 5900 systems for efficient processing of large data arrays, and can run concurrently with other modes of processing on B 5900 systems.

BASIC: B 5900 BASIC is a non-interactive, industrystandard implementation of the BASIC language that is generally compatible with the offerings of the GE Mark II time-sharing service.

PL/1: The B 5900 PL/1 language is an implementation of the American National Standard PL/1 language. There are some differences from IBM's PL/1 in various machine-dependent constructs, but Burroughs claims that little difficulty has been encountered in field conversions from IBM to B 5900 PL/1. ISAM files are supported in PL/1.

RPG: A full implementation of the RPG II language, with extensions for data communications and DMS II data base management, is scheduled for availability in the third quarter of 1981. The RPG compiler will be usable on all B 6000 and B 7000 Series computers as well as on the B 5900 Series, and will provide source-code compatibility with the IBM RPG II language and with B 1700/1800/1900 Series RPG.

REPORTER II: This is a report writer designed to simplify the retrieval, analysis, and reporting of information maintained in computer files. REPORTER II accepts report specifications coded in a free-form report description language and generates a COBOL program tailored to produce the required report. The system can retrieve input data from multiple files and/or DMS II data bases, select data based on a wide range of criteria, perform arithmetic and statistical functions, sort data in ascending or descending order according to multiple keys, control access through a password system, produce automatically formatted reports, and create one or more files of extracted data for subsequent processing or reporting.

In addition to the basic (RP2) version, REPORTER II is available in an Advanced version, an Audit version, and an On-Line version. REPORTER II (Advanced) adds the capabilities for generation of multiple reports in one pass through the input data, creation of summary-only (matrix) reports, and controlled formatting for special reports or preprinted forms. AUDIT-REPORTER extends the REPORTER II system by providing auditors with effective software tools for testing and evaluating the records produced by an EDP system. The On-Line REPORTER is an optional module that can be added to any of the three preceding systems to provide an on-line mode of operation that enables users at remote terminals to enter, generate, compile, and execute report programs.

COMMUNICATIONS SOFTWARE: Burroughs offers a variety of communications control software facilities for the B 5900 Series computers, including NDL II for network control, GEMCOS for transaction processing, CANDE for time-sharing and on-line program development, and RJE and Burroughs Network Architecture for distributed data processing. These facilities are individually described in the following paragraphs.

NETWORK DEFINITION LANGUAGE II (NDL II): Introduced along with the B 5900 Series computers, NDL II is a new high-level language designed to simplify the programming of network control functions for networks based on Burroughs' new Network Support Processors and/or Line Support Processors. NDL II is a descriptive, parameter-driven language that carries forward and enhances the concepts of the earlier NDL language. Programs written in NDL II are compiled and loaded into the Network Support Processor (NSP) to perform communications subsystem control, data link control, and line discipline control functions. Line Support Processors in LSP-only environments (i.e., those that do not include an NSP) are programmed by means of a specialized version of NDL II.

An NDL II source program is made up of two modules: a Protocol Module, which contains Editors and Algorithms, and a Configuration Module, which specifies the attributes and interrelationships of the lines, stations, and terminals in the network. Editors are user-written NDL II routines that use string manipulation capabilities to edit the text portions of input and output messages, while Algorithms are user-written NDL II routines that implement line protocols, control message handling, detect and recover from communications errors, and interface with the host system. The Algorithms have two distinct components: Line Control, which runs in the NSP and handles high-level line protocol and error recovery functions; and Adapter Control, which runs in the LSP and performs transmitting and receiving functions such as code translation and parity generation/checking.

GENERALIZED MESSAGE CONTROL SYSTEM (GEMCOS): This software system generates an installationdefined message control system (MCS) that manages a transaction-oriented communications network, provides security, handles transaction routing, controls message formatting, and provides a transaction processing interface for applications programs. All transaction terminals in the network are controlled by the GEMCOS-created MCS and interfaced to the applications programs and the data base. Thus, GEMCOS enables users to develop transaction processing application programs independently of the network environment. The input to GEMCOS is coded in the Transaction Control Language, a descriptive, free-form language that uses key words to describe both the network environment and the requirements for message routing, message formats, access control, recovery, etc.

The Format Generator (MCF) is an optional extension that provides GEMCOS users with an on-line message format generator. The user enters a "picture" of a formatted message on the display screen, and this is automatically converted into a Transaction Control Language format description for the GEMCOS MCS.

COMMAND AND EDIT LANGUAGE (CANDE): This time-sharing Message Control System enables multiple users at remote terminals to create programs or data files, compile and execute programs, edit and alter programs or files, search files, send messages to other terminals, and perform a variety

➤ of other functions. Files created through CANDE can be saved and used later by the same user or by other users to whom access is granted. CANDE provides the capability for interactive program development and testing concurrently with the execution of applications programs. It also provides effective control of the access, security, and charging functions in a computer time-sharing network.

REMOTE JOB ENTRY (RJE): This Message Control System enables users at remote batch terminals to enter jobs into the computer system in the same manner as if they were on-site in the computer room. RJE allows files to be transferred between remote systems, and enables terminals attached to remote systems to be controlled by the host system.

BURROUGHS NETWORK ARCHITECTURE (BNA): A set of software designed to enhance the interaction of terminals with host CPU's in a network environment, BNA is also designed to facilitate a move into distributed data processing. Through the new architecture, Burroughs processors and terminals can be granted access to data bases throughout a network, job tasks and information files can be transferred from one point to another, and data processing resources available in a network can be shared among participants regardless of location. BNA is designed to work with existing Burroughs terminal networks and with the Global Memory multi-processing facility available on Burroughs large-scale processors. BNA depends on logical links rather than physical links, relying on network tables maintained in the host processors for routing. All routing is through host mainframes. Services provided by BNA include those designated host and those designated network. Host services include coordination of communication between tasks being executed at various hosts; control of the creation, updating, and transfer of data from host to host; and handling of communication with logical points within the network. Network services perform message routing, linking hosts using the Burroughs Data Link Control (BDLC) bit oriented protocol. Network services also permit connection of Burroughs processors to packet-switching services using X.25 procedures. Links can also be established to non-Burroughs machines using currently available software such as NDL II and GEMCOS.

DATA MANAGEMENT SYSTEM II (DMS II): This comprehensive data base management system, introduced in 1974, is integrated with the MCP operating system and uses MCP facilities for accessing records in the data base to achieve greater run-time efficiency. Through the MCP facilities, the DMS II data base can be accessed by applications programs operating in mulitple processing environments, such as batch, remote job entry, time-sharing, and transaction processing. DMS II incorporates a Data And Structure Definition Language (DASDL) that provides for the logical description of data in sets or subsets and for mapping the logical data into physical structures. A variety of retrieval methods is supported, including indexed sequential, indexed random, and bit vectors. The latter method creates indices that require small amounts of disk storage and permit very fast searches. A random access method is planned for future release.

Data can be structured in links, hierarchical structures, network structures, or ring structures. Two members in a set can be related to each other using one of five link relationships: the unprotected link, verified link, selfcorrecting link, symbolic link, or counted link. The unprotected link maintains a relative disk address as the pointer to the related member. The verified link also contains symbolic information to permit the relationship between two member records to be verified at each access, while the selfcorrecting link will also attempt to correct volatile relationships. The symbolic link, used for very volatile information, utilizes a symbolic key to point to an index of the related information. The counted link relationship ensures that no member record will be deleted until no other member records contain pointers to it.

DMS II permits multiple indices to be established for accessing a file, and each file can be accessed by any of the available access methods to provide retrieval of information by different applications programs. User-language interfaces to the data management system are provided for the COBOL, ALGOL, and PL/1 languages. When multiple programs are accessing the data base, DMS II provides lockout protection at the record level to prevent simultaneous updating of a record.

DMS II recovery capabilities include the ability to audit transactions as they are referenced or added to the data base and a checkpoint/restart capability. A recovery utility is automatically initiated by the operating system in the event of system failure to effect recovery of the data base and restart of applications programs. In addition, DMS II permits the data base to be dumped concurrently with updates to the files, so that dumps correspond to the current audit trail.

A more detailed description of DMS II can be found in Report 70E-112-01.

The power, flexibility, and ease of use of DMS II can be enhanced by means of several optional extensions, as described in the following paragraphs.

DMS INQUIRY: This optional extension of DMS II provides an easy-to-use language that enables non-EDP personnel to access the data base via remote terminals. Users can "browse" through information stored in the data base and retrieve it either serially or randomly, without the delays normally associated with programming and debugging an inquiry program. Users with appropriate security clearances can also update existing information in the data base and, with Release 3.2 of DMS II, add new records or delete existing records. The DMS II audit trail captures a record of all data base maintenance functions to facilitate automatic recovery.

TRANSACTION PROCESSING SYSTEM (TPS): This optional extension of DMS II facilitates the implementation of remote data base systems by providing the capability to move transactions throughout the network efficiently. TPS consolidates all data base access/update code into a centralized update library consisting of user-written Transaction Processing Routines (TPRs). Each TPR is a relatively small unit of processing that contains at most a single data base transaction. All input to a TPR is encoded in a single transaction record, as is all output from a TPR, and no transaction may directly use the results of a previous transaction. User application programs that use the TPRs are completely independent of the TPRs. Thus, either the application programs or the TPRs can be altered at any time with no effect on the other programs. All data base updates must be handled by the Transaction Processing System; no other updates are allowed, although DMS Inquiry programs may run in parallel with TPS. The use of TPS provides a high degree of control and security over data base accessing and updating, simplifies the process of data base recovery, eliminates the need for application programmers to have detailed knowledge of the DMS II data base and access commands, and permits use of the Shared Resources (loosely coupled) mode of multiprocessor system operation.

DATA DICTIONARY: This DMS II extension simplifies the design and maintenance of the data base and the TPS transaction base by maintaining comprehensive, up-to-date documentation of the data base environment. The Data Dictionary maintains its own DMS II data base containing information that describes the data base structure, the application programs accessing the data base, and the usage of TPS transaction bases. The data structure is defined in terms of physical and logical data bases, data sets, subsets, remaps, and data items. A utility permits the entry of descriptive text information to aid in describing the data base environment. A set of report programs extracts information from the dictionary and produces formatted reports on a printer or display screen. Whenever there is a need to revise a DMS II data base or TPS transaction base, the Data Dictionary can proyide the user with a list of all the application programs that will be affected by the change.

DBANALYZER: This DMS II extension provides detailed statistical and descriptive attributes of both the physical and logical data base implementation. The information is presented by means of a series of predefined report programs. This information can aid the user in determining the efficiency of his current implementation, changing the structure for increased efficiency, and deciding when reorganization is needed.

DBMONITOR: This DMS II extension provides real-time monitoring and control of the status of a DMS II data base. DBMONITOR provides dynamic monitoring of current data base performance statistics such as memory usage, audit trail attributes, syncpoint/controlpoint frequency, buffers allocated for each structure, and user counts of the number of programs accessing the data base and one or more structures within it. Dynamic revisions can be made in parameters such as the amount of allowed memory, the number of buffers for a structure, or syncpoint/controlpoint frequencies. In addition, reblocking can be enabled or disabled, data base statistics can be listed or cleared, and the audit trail can be switched to an alternate audit trail and medium. No special coding is required to use DBMONITOR.

UTILITY ROUTINES: The Master Control Program includes a variety of utility routines that perform functions such as data transcription, library maintenance, and system log analysis. The MCP Load Control Facility permits data and control cards to be "spooled" to disk for subsequent access by system pseudo card readers. Printer and punch output can be routed to disk or tape files under MCP, program, or operator direction for output upon command by the operator or automatically when a suitable device is available. Library Maintenance routines include Copy and Move statements that permit files to be transferred between library tapes and disk storage.

The System Log program accumulates statistics relating to the execution of programs, the number of file openings and closings, and data on system operation such as halt/load information, time/date changes, the amount of system overhead, and operator input messages. Errors detected during system operation are stored in a Maintenance Log that includes descriptor errors, invalid memory address errors, I/O errors, violations of memory protection, parity errors, and write lockout errors. Each error is identified by the date and time it occurred, the associated hardware device, the location of the record, the I/O control word, etc.

Conversion Aids which are available to facilitate conversions from competitive systems to the B 5900 Series computers include translators for the following languages: IBM DOS or OS BAL, COBOL, or RPG to Burroughs COBOL; Honeywell 200/600/2000/6000 Easycoder, COBOL, or RPG to Burroughs COBOL; and Univac Series 70 and 9000 BAL, COBOL, or RPG to Burroughs COBOL. Data File Conversion utilities for sequential data files are also available for the above computers and languages. Another Conversion Aid program translates Burroughs COBOL 68 to Burroughs COBL 74.

The Test Data Generator (TDG) is a utility program that generates customized test data generating programs which, in turn, produce files of data for program testing. The test data files are built in accordance with specifications written in Test Data Definition Language (TDDL) syntax. Physical file attributes are described in syntax similar to that of the Work Flow Language (WFL), while file-layout attributes (record descriptions) are coded in standard compiler syntax and can be "included" directly from compiler-produced symbolic files. Records may be fixed and/or variable in length, and a wide variety of techniques is available for assigning values to data fields. TDG operation consists of four steps: TDDL interpretation, generation of a symbolic program, compilation of the program, and execution of the program to produce the required test data. The test data can be listed as it is generated.

APPLICATION PROGRAMS: Among the programs currently available from Burroughs are:

APT III (numerical control) BASIC (Burroughs Advanced Statistical Inquiry System) BHIS (Burroughs Hospital Information System) BICS (Burroughs Inventory Control System) BIS (Banking Information System) PCS (Production Control System) PROMIS (Project Oriented Management Information System) TMS (Text Management and Communication System)

PRICING

EQUIPMENT: The following configurations illustrate a small B 5930 system, a larger single-processor system, and a dual-processor system configured to run in the Multi-processor (tightly coupled) mode with disk and tape subsystems accessible by both processors. The quoted prices include all necessary hardware components, but no software.

SMALL B 5930 SYSTEM: Includes one B 5930 Basic System (i.e., Central Processor, Power Subsystem, Maintenance Processor, two I/O Base Modules, two 786KB Memory Modules, Operator Console, five Data Link Processors, one Line Support Processor, and one Quad Line Adapter) plus one 804-megabyte B 9494-42 Disk Subsystem with 2x8 controller, two 780KBS B 9495-33 Magnetic Tape Units with 1x8 controller, one 800-cpm B 9117 Card Reader with DLP, and one 1500-lpm B 9247-15 Line Printer. Monthly rental is \$14,978 on a 1-year lease, including 24-hour, 7-day maintenance service. Purchase price is \$453,455.

LARGER B 5930 SYSTEM: Includes one B 5930 Basic System (as above) plus the following additional components: four 786KB Memory Modules (for total system capacity of 4.6 megabytes), one Memory Expansion Adapter, one Base Module Expansion Kit, two I/O Subsystem Base Modules, one I/O Subsystem Expansion Cabinet, five Data Link Processors, one 1600-megabyte B 9494-44 Disk Subsystem with 4x16 controller, six 780KBS B 9495-33 Magnetic Tape Units with 2x8 controller, one 800-cpm B 9117 Card Reader, one 2000-lpm B 9246-20 Line Printer, one 650-lpm B 9246-6 Band Printer, two Network Support Processors, one Line Support Processor, and three Quad Line Adapters (for total capacity of 16 communications lines). Monthly rental is \$32,165 on a 1-year lease, including 24-hour, 7-day maintenance service. Purchase price is \$1,010,369.

DUAL-PROCESSOR B 5930 SYSTEM: Includes two B 5930 Basic Systems (as above) plus the following additional components: four 786KB Memory Modules (for total system capacity of 6.2 megabytes - 3.1 megabytes in each processor), three 786KB Global Memory Modules (for total capacity of 2.3 megabytes) with control, one 1600-megabyte B 9494-44 Disk Subsystem with 4x16 controller, four 780KBS B 9494-33 Magnetic Tape Units with 2x8 controller, two 2000-lpm B 9246-20 Line Printers, two Network Support Processors, and three Quad Line Adapters (for total capacity of 20 communications lines). Monthly rental is \$41,693 on a 1-year lease, including 24-hour, 7-day maintenance service. Purchase price is \$1,287,467.

► CONTRACT TERMS: The B 5900 Series systems are available for purchase or for lease under a 1-year, 3-year, or 5year lease agreement. The standard lease agreement entitles the customer to unlimited use of the equipment and includes full-time equipment maintenance coverage (24 hours/day, 7 days/week). The standard maintenance agreement for purchased systems covers maintenance of the equipment for eight consecutive hours per day on Monday through Friday only; extended maintenance coverage is available at higher rates. The central system (CPU, memory, channels, etc.) is warranted for one year; the peripheral equipment, for 90 days.

All maintenance charges listed in this report are for "metro 1" (city) districts. Super city rates (e.g., New York or Chicago) are four percent higher. Rates outside a metro area (10 miles from city) are 20 percent higher.

All lease plans may include purchase options which allow 50% of the rental paid during the first 36 months to be applied toward the purchase price at any time during the lease period.

SOFTWARE: All of the B 5900 Series software is unbundled. The Basic System Software Facility, consisting of the MCP, NDL II, GEMCOS, and one compiler of the user's choice, is available on either a Limited-Term Plan, for a monthly license fee of \$1,335, or an Unlimited-Time Plan, for a onetime payment of \$40,000 plus an annual fee of \$6,400. All of the other B 5900 Series system software components and application programs are individually priced and available under the same two plans.

TECHNICAL SUPPORT: Users can purchase Burroughs technical support in several ways: under a Systems Analyst Assistance Agreement, on a per-diem basis, or on an hourly charge basis.

EDUCATION: Users can obtain the necessary training by paying for individual courses. The currently available courses range from 1 to 10 days in length, cost \$125 to \$150 per day for each attendee, and fall into the following broad categories: Systems Support, Operations, Languages, Environmental (data base and data communications), Management Decision Aids, and Applications.

EQUIPMENT PRICES

		Purchase Price	Monthly Maint.*	1-Year Lease**	3-Year Lease**	5-Year Lease**
PROCES	SOR AND MAIN MEMORY		<u> </u>			
B 5930	Basic System; includes one Central Processor, one Power Subsystem, one Maintenance Processor, two I/O Base Modules, two 786KB Memory Modules (1.5 megabytes total), one Operator Console with dual displays and dual Mini-Disks, one Operator Console DLP, one Line Printer DLP, one Magnetic Tape DLP, two Disk Pack DLPs, one Sub-Broadband Line Support Processor, one Quad Line Adapter, and four Electrical Interfaces	\$200,000	\$600.00	\$6,875	\$6,250	\$5,94O
B 5007	786KB IC Memory Module	20,000	50.00	625	570	540
B 5007-1	Memory Expansion Adapter	10,000	25.00	315	285	270
B 5009-14	Global Memory Control with 786KB	125,000	150.00	3,925	3,570	3,390
B 5009-15	786KB IC Global Memory Module	30,000	50.00	945	860	820
B 5905-90	I/O Subsystem Base Module	6,250	25.00	200	180	170
B 5095-90	I/O Subsystem Expansion Cabinet	27,000	50.00	847	770	730
B 5005-90	Base Module Expansion Kit	3,000	10.00	95	85	80
B 9348-51	Additional Operator Console Display	7,600	30.00	240	220	210
В 5930-2	I/O Base Module Exchange; 2 processors; includes one path selection module and one distribution module	3,500	5.00	110	100	95
B 5930-3	I/O Base Module Exchange; 3 processors; includes one path selection module and two distribution modules	4,500	10.00	145	1 30	125
B 5930-4	I/O Base Module Exchange; 4 processors; includes one path selection module and three distribution modules	5,500	15.00	175	160	150
B 5095-92		1,500	5.00	50	45	40
DATA LIN	IK PROCESSORS					
B 5341-90	Operator Console DLP (supports two ODTs)	5,285	40.00	180	165	155
B 5110-90	Card Reader DLP (B 9115/16/17)	3,560	15.00	112	102	97
B 5112-90	Card Punch DLP (B 9212/13)	3,500	15.00	110	100	95
B 5395-91	PE Magnetic Tape DLP (B 9495-2/-3/-5/-6/-82/-83)	7,000	30.00	220	200	190
B 5395-90	NRZ Magnetic Tape DLP (NRZ/PE switchable)	7,000	30.00	220	200	190
B 5395-92	GCR/PE Magnetic Tape DLP (B 9495-22/-23/-32/-33)	7,000	30.00	220	200	190
B 5373-90	5N Disk DLP (B 9470)	10,770	45.00	340	310	290
B 5305-90	IC Mini-Disk DLP (B 9489-16)	6,880	30.00	217	197	187
B 5304-90	Disk Pack DLP (B 9484/9494)	7,200	25.00	227	206	196
B 5247-92	Line Printer DLP (B 9247-13)	4,400	20.00	139	126	120
B 5247-93	Line Printer DLP (B 9247-14)	4,400	20.00	139	126	120
B 5247-94	Line Printer DLP (B 9247-15)	4,400	20.00	139	126	120
B 5247-92	Line Printer DLP (B 9246-20)	4,400	20.00	139	126	120
B 5247-91	Line Printer DLP (B 9246-6)	4,400	20.00	139	126	120
B 5390	Reader Sorter Processor Subsystem; includes DLP (B 9137-3/9138)	26,000	100.00	820	745	700
MASS ST	ORAGE					
Head-Per-Ti	ack Disk Files:					
B 9470-2	Primary Drive; 5.9 megabytes	40,800	84.40	1,260	1,075	1,020
B 9470-12	· · · · · · · · · · · · · · · · · · ·	34,800	81.80	1,070	915	870
B 9471-6	Disk File Electronics Unit (DFEU) for B 9470-2 drive (one required for every four drives)	12,000	51.00	370	315	300
*For 5-day	/8-hour service.					

**Includes 7-day/24-hour maintenance coverage.

JANUARY 1981

© 1981 DATAPRO RESEARCH CORPORATION, DELRAN, NJ 08075 USA REPRODUCTION PROHIBITED

EQUIPMENT PRICES

		Purchase Price	Monthly Maint.*	1-Year Lease**	3-Year Lease**	5-Year Lease**	
MASS ST	ORAGE (Continued)						
Disk Pack Drives:							
B 9484-1 B 9385-1 B 9385-2 B 9385-3	Dual Disk Pack Drive; 348.8 megabytes 1 x 8 Single Controller 2 x 8 Dual Controller 2 x 16 Dual Controller	19,000 49,035 60,795 65,415	175.00 84.70 170.00 170.00	890 1,518 1,869 1,986	700 1,227 1,518 1,635	630 1,162 1,443 1,518	
Fixed Disk [Drives:						
B 9494-41 B 9494-42 B 9494-43 B 9494-44	Two Spindles; 402 megabytes Four Spindles; 804 megabytes Six Spindles; 1206 megabytes Eight Spindles; 1608 megabytes	24,000 40,000 57,000 75,000	71.00 143.00 214.00 286.00	733 1,374 1,934 2,394	676 1,260 1,751 2,142	555 1,023 1,599 1,952	
B 9387-43 B 9387-44 B 9387-45 B 9387-47 B 9387-47 B 9387-48	1 x 8 Controller 2 x 8 Controller 2 x 16 Controller 4 x 16 Controller 6 x 16 Controller mpatible Mini-Disk Drives;	40,000 54,750 65,150 132,300 210,450	60.30 183.00 188.00 350.00 525.00	1,177 1,630 2,007 4,267 6,676	1,107 1,523 1,783 3,879 6,038	996 1,389 1,681 3,363 5,485	
	Dual ICMD Drives in 44-inch cabinet; 486K bytes	6,530	29.50	221	211	180	
	UTPUT UNITS						
Magnetic Ta	pe Units:						
B 9495-22 B 9495-23 B 9495-32 B 9495-33 B 9495-82 B 9495-83 B 9999-4	GCR/PE Tape Unit; 75 ips, 470/120 KBS GCR/PE Tape Unit; 125 ips, 780/200 KBS GCR/PE Tape Unit; 75 ips; 470/120 KBS GCR/PE Tape Unit; 125 ips; 780/200 KBS PE Tape Unit; 75 ips, 120 KBS PE Tape Unit; 125 ips; 200 KBS PE/NRZ Feature (for B 9495-82 or -83)	28,465 32,037 25,875 29,664 17,600 21,500 750	139.00 144.00 121.00 127.00 104.00 118.00 5.00	824 909 750 840 612 777 25	723 806 656 746 522 666 21	651 728 591 670 475 601 20	
GCR/PE Co	ntrollers (for B 9495-22, -23, -32, & -33 Tape Units):						
B 9499-23 B 9499-24	1 x 8 GCR/PE Controller 2 x 8 GCR/PE Controller 3 x 8 GCR/PE Controller 4 x 8 GCR/PE Controller 2 x 16 Electronics Exchange for B 9499-22 3 x 16 Electronics Exchange for B 9499-23 4 x 16 Electronics Exchange for B 9499-24	40,603 81,226 121,808 162,431 7,210 9,219 10,815	177.00 354.00 532.00 710.00 17.70 23.70 23.70	1,250 2,510 3,753 4,997 238 309 362	1,104 2,206 3,309 4,412 211 285 317	999 1,993 2,993 3,991 184 254 287	
Master Elec	tronics Exchanges (for B 9495-82 & -83 Tape Units):						
B 9499-11	1 x 4 Exchange 1 x 8 Exchange 2 x 8 Exchange 2 x 16 Exchange 4 x 16 Exchange 3 x 16 Exchange Optional Power Supply for B 9499-12/13/14/19	15,457 16,444 19,404 22,200 29,106 25,159 3,039	35.00 35.00 73.70 73.70 110.00 106.00 14.40	525 557 658 753 987 854 72	445 474 557 641 836 725 61	403 430 504 578 758 652 56	
80-Column Card Readers & Punches:							
B 9115 B 9116 B 9117 B 9915	300-cpm Card Reader 600-cpm Card Reader 800-cpm Card Reader 51-Column Read Feature for B 9115/16/17	7,808 9,845 11,214 803	50.90 71.40 87.50 —	280 356 403 22	251 326 374 20	211 269 310 18	
B 9212 B 9213	150-cpm Card Punch 300-cpm Card Punch	24,013 29,604	189.00 242.00	673 824	639 786	526 644	
Line Printers							
B 9246-6 B 9247-16 B 9247-14 B 9247-15 B 9246-20	650-Ipm Band Printer 750-Ipm Train Printer 1100-Ipm Train Printer 1500-Ipm Train Printer 2000-Ipm Train Printer	14,000 20,000 33,000 44,000 66,000	165.00 237.00 413.00 473.00 545.00	499 683 1,213 1,654 2,237	431 607 1,100 1,505 1,985	383 551 965 1,323 1,785	

*For 5-day/8-hour service. **Includes 7-day/24-hour maintenance coverage.

© 1981 DATAPRO RESEARCH CORPORATION, DELRAN, NJ 08075 USA REPRODUCTION PROHIBITED

JANUARY 1981

EQUIPMENT PRICES

		Purchase Price	Monthly Maint.*	1-Year Lease**	3-Year Lease**	5-Year Lease**	
INPUT/0	UTPUT UNITS (Continued)						
В 9942-9 В 9942-10	Additional Train Module for B 9247-16 Additional Train Module for B 9247-14 or -15	3,605 3,245	33.10 33.10	84 124	77 113	69 101	
MICR Read	er-Sorters:						
B 9137-3S		30,900	681.00	1,600	1,600	1,406	
	S 4-Pocket Module (pockets 5-16)	11,900	45.10	420	414	369	
	Expansion Feature (for more than 16 pockets)	4,120	15.40	141	139	123	
	5 4-Pocket Module (pockets 17-32)	11,900	45.10	400	394	351	
	Double-Read MICR E-13B	31,930 7,416	145.00 43.10	968 200	954	852	
B 9937-24 B 9937-26	Dual Read Option Short Document Module Expander	247	43.10	200	196 7	176 7	
B 9937-25		494	3.30	14	14	12	
B 9937-30		47,380	204.00	1,330	1,310	1,169	
	OCR 7B Credit Card	47,380	199.00	1,329	1,311	1,169	
B 9937-33		47,380	199.00	1,329	1,311	1,169	
B 9937-34	OCR B-1403	47,380	199.00	1,329	1,311	1,169	
B 9937-53	S Endorser/Printer (3 lines/1 line non-impact)	17,700	180.00	790	779	694	
B 9937-60	S Microfilm Module	74,900	430.00	2,904	2,864	2,554	
B 9937-70		1,236	8.80	34	34	30	
B 9937-71	8-Pocket Basic Off-Line Sort	1,483	8.80	41	40	36	
B 9937-72	Expanded Off-Line Sort (provides for sorting on one additional field, up to a maximum of 8 fields)	247	2.00	7	7	7	
B 9937-73	Extended Sort Control	2,472	25.70	67	66	60	
B 9937-74	Valid Character Check	247	1.80	7	7	7	
B 9937-76	Zero Kill	494	1.80	14	14	12	
B 9937-77	No Field—No Digit	494	1.80	14	14	12	
B 9937-78	Digit Override	494	1.80	14	14	12	
B 9937-79	Digit Edit	494	1.80	14	14	12	
B 9937-80	Field Override	494	1.80	14	14	12	
B 9937-81	Field Edit Storker Overflow	494 494	1.80 1.80	14 14	14 14	12 12	
B 9937-82 B 9937-83	Stacker Overflow Batch Ticket Detector	494	1.80	14	14	12	
B 9937-83	Resettable Item Counter	247	1.80	7	7	7	
B 9937-85	Non-resettable Item Counter	247	1.80	, 7	, 7	, 7	
B.9937-86	Running Time Meter	247	1.80	7	7	, 7	
B 9937-87	Mobile Carrier	155		_		_	
B 9937-88	One-Tray Document Rack	62	_	_	—	—	
B 9138-4	4-Pocket Reader-Sorter; 2600 dpm	233,295	1,300.00	5,980	5,670	5,105	
B 9138-8	8-Pocket Reader-Sorter	261,826	1,450.00	6,650	6,310	5,680	
B 9138-12	12-Pocket Reader-Sorter	290,460 319,094	1,600.00 1,740.00	7,935	6,951	6,260	
B 9138-16 B 9138-20	16-Pocket Reader-Sorter 20-Pocket Reader-Sorter	347,728	1,880.00	8,020 8,710	7,602 8,253	6,860 7,440	
B 9138-24	24-Pocket Reader-Sorter	376,156	2,020.00	9,390	8,904	8,020	
B 9138-28	28-Pocket Reader-Sorter	404,996	2,160.00	10,080	9,555	8,610	
	32-Pocket Reader-Sorter	433,527	2,300.00	10,765	10,206	9,200	
NOTE: Lease rates for B 9138 Reader-Sorters include 7-day/24-hour maintenance coverage and 100 hours of metered use per month; additional use is billed at the rate of \$13.00 to \$23.00 per hour, depending on the number of pockets.							
DATA CC	MMUNICATIONS						
B 5369	Network Support Processor with 160KB	34,000	100.00	1,070	970	920	
B 5369-1	32KB Memory Module	4,150	25.00	125	115	110	
B 5369-2	Sub-Broadband Line Support Processor	7,500	25.00	235	215	205	
B 5369-3	Quad Line Adapter (Character)	5,095	25.00	161	146	139	
B 5369-4	Quad Line Adapter (Bit)	5,095 15,000	25.00 50.00	161 475	146 430	139 410	
_. B 5369-5	Broadband Bit Line Support Processor	15,000	50.00	475	430	410	
B 5359-10	RS-232 Electrical Interface (Bit)	NC					
B 5359-20	RS-232 Electrical Interface (Character)	NC					
B 5359-11	CCITT V.24 Electrical Interface (Bit)	NC					
B 5359-21	CCITT V.24 Electrical Interface (Character)	NC					
B 5359-12	TDI/20 Electrical Interface (Bit)	NC					
B 5359-22 B 5359-40	TDI/20 Electrical Interface (Character) Autocall Feature (Bit)	NC NC					
B 5359-40 B 5359-41	Autocali Feature (Bit) Autocali Feature (Character)	NC					
B 5359-30	Bell 303 Electrical Interface (Bit)	NC					
B 5359-31	Bell 303 Electrical Interface (Character)	NC					
		0.0.00-					

B 5095-93 Logic Expansion Module (required on any NSP that supports exchanged LSPs)

*For 5-day/8-hour service. **Includes 7-day/24-hour maintenance coverage.

NC: No charge.

26,000

100.00

820

745

700

SOFTWARE PRICES

		Unlimited-Time Plan One-Time Annual License Fee Maint. Fee		Limited-Term Monthly License Fee	
SSF	Basic System Software Facility; includes B 5000 Master Control Program (MCP) and utilities, Network Definition Language (NDL II), Generalized Message Control System (GEMCOS), and one compiler	\$40,000	\$6,400	\$1,335	
COB C74 BSC PL1 FOR APL	COBOL 68 Compiler COBOL 74 Compiler Basic Language Compiler PL/1 Compiler FORTRAN Compiler APL/700 Compiler	3,300 3,300 3,300 3,300 3,300 3,300 3,300	530 530 530 530 530 530 530	110 110 110 110 110 110	
DM2 D12 DIC RJE CDE BAR LOG DIA MCT MCA DBA DBA DBM RPG	DMS II DMS II Inquiry DMS II Data Dictionary Remote Job Entry Command and Edit Language BARS (Burroughs Activity Reporting System) System/Logger Diagnostics MCS GEMCOS (Total) GEMCOS (Advanced) DMS II DBANALYZER DMS II DBMONITOR RPG Compiler	25,575 4,950 5,940 1,980 3,300 2,475 1,650 1,650 11,445 7,625 4,400 4,400 3,300	4,090 790 950 315 530 395 265 265 1,830 1,220 705 530	855 165 200 65 110 85 55 55 380 255 145 145 110	