





1 FEBRUARY 1960



Publication 508-T-6




Figure 1. RECOMP II System Block Diagram

PREFACE

This manual is one of a set of five published by Autonetics to provide maintenance information on the RECOMP II computer system.

System Service Manual: Publication No. 508-T-6 Computer Service Manual: Publication No. 508-T-7 Input-Output Service Manual: Publication No. 508-T-8 Test Equipment Service Manual: Publication No. 508-T-9 System Reference Schematics: Publication No. 508-T-11

The block diagram of figure 1 illustrates each system component and shows its applicable service manual. In brief, the scope of each RECOMP II service manual is as follows:

System Service Manual: This manual describes the general concept of RECOMP II maintenance and provides instructions for checkout of the computer system using the system tester in both static and dynamic test modes. The goal of these system test procedures is to isolate malfunctions to a specific operational area or system component.

Computer Service Manual: This manual describes the operational components located in the computer assembly, including memory unit, power circuits, and signal circuits. It also provides maintenance instructions and adjustments for computer components, and gives a detailed set of test procedures for computer circuit boards using the component tester.

Input-Output Service Manual: This manual describes the operational characteristics of RECOMP II input-output equipment (control console, typewriter, tape reader, and tape punch). It also provides maintenance and test instructions for these input-output devices and the associated desk assembly.

Test Equipment Service Manual: This manual describes the functional characteristics of the system tester and component tester. It also provides maintenance and test information for these two RECOMP II test equipments.

System Reference Schematics: This publication provides a set of schematics, assembly drawings, wiring charts, and signal charts for each system component; i.e., computer, desk, control console, tape reader, typewriter, and tape punch.

CONTENTS

																Page
Prefa	ce		•	•	•	•	•	•	•	•	•	•	•	•	•	iii
Introd	luction.		•	•	•	•	•	•	•	•	•	•	•	•	•	1
	Prelimi	nary C	heck	cout	•		•	•	•	•	•	•	•	•	•	1
	Operatio	nal Ch	eck	out	•	•	•	•	•	•	•	•	•	•	•	1
	Logic Cl	neckou	t .	•	•	•	•	•	•	•	•	•	•	•	•	2
Maint	enance A	ids .	•	•.	•	•	•	•	•	•	•	•	•	•	•	3
	Control	Consol	е.	•		•	•	•	•	•	•	•	•	•	•	4
	Paper T	a p e Re	ade	r.	•	•	•	•	•	•	•	•	•	•	•	11
	Electric					•	•	•	•	•	•	••	•	•	•	11
	Paper T	ape Pu	nch	•	•	•	•	•	•	•	•	•	•	•	•	12
	System 7	ſester	•	•		•	•	•	•	•	•	•	•	•		13
	System (•	•	•	•	•	•	21
Logic	Descrip	tion .	•	•	•	•	•	•	•	•	•	•	•	•	•	33
	General	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	33
	Logic Ec			-					•	•	•	•	• .	•	•	38
	Compute	r Chai	acte	eris	tics	3.		•	•	•	•	•	•	•	•	45
	Counter	Logic	•	•	•	•	•	•	•	•	•	•	•	•	•	55
	Comman	d Sele	ctioi	n, I	1•	•	•	•		•	•	•		•	.•	65
	Comman	d Inter	pre	tati	on a	nd	Op	era	nd S	Sele	ectio	on,	1 ₂	•	•	85
	Comman	d Exec	utio	'n	•	•		• .	•	•	•	•	•	•	•	93
	Keyboar	d Fill	•	•	•	•	•	•	•	•	•	•	•	•	•	172
	Visual R	eadout	(D6	'D5	D_4I	23'	D ₂ I	י _ו כ).	•		•	•	•		206
•	Display											•	•	•	•	208
	Setting t															
	$D_6 D_5 D_4$		-				-			•	•	•	•	•	•	230
	Filling t	he B ai	nd R	Re	gist	ter	٠	•	•	•	•	•	•	•	•	230
	Punch ar							•		•	•	•	•	·	•	235
	Punch W					Ψc	ord	(TY	W),	, ar	nd I	uno	ch a	nd	Туре	
	Word (P	TW) Co	omm	nanc	ls	•	•	•	•	•	•	•	•	•	•	245

CONTENTS (Cont)

																Page
Syste	m Checkout	Proc	edur	es	•	•	•	•	•	•	•	•	•	•	•	261
	General .		•	•	•	•	•	•	•	•	•	•	•	•		261
	Computer		•				••	•					•			261
	Control Co	nsole	•	•	•	•	•	•	•							279
	Input-Outpu		ts.	•			•			•		•	•	•		288
	Tape Prepa						•			•	•		•	•		294
Test	Routines .		•	•	•	•	•	•	•	•	•	•		•	•	296
	Command 7	Гest I	Routi	ne			•	•	•			•				297
	Transfer C				t R				•	•	•	•	•			304
	General Ma						•			-			•		-	308
	General Ma						•	•						•		312a
	Type Chara					Tvr	be C	har	act	er J	lest	Ro	utin	e.		316
	Type Chara															319
	Character			,												319
	Alpla Dump			-												321
	Command I														•	323
	Enter Num		-	-	•		-									324
	Double-Pur			-							•			•	•	326
	Input-Outpu		-								•			•	•	326
	Memory Te			-			•			•	•	•	•	•	•	329
	Nixie Tube	Test	Rout	ine	•	•	•	•	'n	•	•	•		•		330
	Read Tape	Test	Rout	ine	•	•	•	•	•	•		•	•	•		331
	Computer-					vrit	ter	Inp	ut	Tes	t Ro	outi	ne	•		332
	Computer-			-	-			· · ·								
	Input Test			-	-		•		•	•	•	•	•	•	•	333
	Punch Wor						•	•	•		•	•	•	•	٠	335
	Punch and	Type	Word	1 Te	st]	Rou	itine	•	•			•	•	•	•	336
	Trapping M								•	•		•	•	•	•	337
	Loop Load						•			•	•	•	•••	•	•	338
	Fast Memo	ry Fi	11 an	d Or	he C	Cha	nnel	Ze	ro	Roi	itine	3	•	•		338

v

CONTENTS (Cont)

										Page
Appendix I.	Definition of Logic Ter	ms	•	•	•	•	•	•	•	340
Appendix II.	Logic Equations	•	•	•	•	•	•	•	•	363
Appendix III.	Circuit Board Logic C	har	ts	•	•	•	•	•	•	498
Comput	er Connecter Signal Cha	rts	•	•	•	•	•	•	•	498
100 - 20	00 Series - Side No. 1.	•	•	•	•	•	•	•	•	499
300 Ser	ies - Side No. 1	•	•	•	•	•	•	•	•	499
400 - 50	00 Series - Side No. 1.	•	•	•	•	•	•	•	•	499
100 - 20	00 Series - Side No. 2.	•	•	•	•	•	•	•	•	499
300 Ser	ies - Side No. 2	•	•	•	•	•	•	•	•	499
400 - 50	00 Series - Side No. 2.			•	•	•	•.			500

ILLUSTRATIONS

Figu	ire	÷	Page
1	RECOMP II System Block Diagram		ii
2	Control Console (Front View).		5
3	Visual Readout with Display of Numbers		9
4	Control Consòle (Rear View)		10
5	Tape Reader		11
6	Typewriter (Front View)	•	12
7	Tape Punch . <th< td=""><td></td><td>13</td></th<>		13
8	System Tester		14
9	Control Unit Network Board	•	20
10	PA, Word Format for Numerical Quantities and Commands		47
11	Functional Block Diagram of RECOMP II		52
12	RECOMP II Master Sequence Control Cycle	•	53
13	RECOMP II Digit Counter		56
14	Sector Counter Augmentation	• .	64
15	Example of Sector Counting		65
16	Recirculation Logic For G Counter	•	67
17	Sector Selection During U ₁	•	74
18	Operation of Z Register	•	77
19	Operation of 8-Word Loop During I ₁	•	82
20	Operation Code Matrix	•	88
21	Operation of CLA-CLS Commands	•	103
22	Truth Table for Binary Adder	•	107
23	Truth Table for Subtractor	•	108
24	Operation of ADD Command During U_1	•	111
25	Summary of ADD and SUB Command	•	118
26	Operation of ADD and SUB Commands During U_2	•	118
27	Multiplication Example	•	124
28	Multiplication During U ₁	•	125
29	RECOMP Multiplication Process (MPY)	•	128
30	Multiplication During U ₁ '	•	130
31	Division Example	•	135
32	Division During U ₁	•	137
33	Floating Point Add-Subtract Sequence	•	149
34	Floating Point Multiply-Divide Sequence	•	164
35	Filling the First Octal Character into A Register .	•	223
36	Control Panel Network Board	•	267
37	Clock Signal Waveform	•	268

ILLUSTRATIONS (Continued)

Fig	ure	Page
38	Origin Pulse and Waveshape	26 9
39	Strobe Waveshape for Normal Pulse	273
40	Location of Computer Connectors Used During Signal Checks	276
41	Computer Connector Signal Chart	501
42	Circuit Board Connector Signal Chart No. 1	502
43	Circuit Board Connector Signal Chart No. 2	503
44	Circuit Board Connector Signal Chart No. 3	504
45	Circuit Board Connector Signal Chart No. 4	505
46	Circuit Board Connector Signal Chart No. 5	506
47	Circuit Board Connector Signal Chart No. 6	507

TABLES

		Page
1	Adjustments Used to Establish Marginal Test Conditions	18
2	Marginal Test Conditions	18
3	Designations of Potentiometers Used for Establishing	
	Marginal Test Condition	19
4	Truth Table for 3-stage Pulse Counter	43
5	RECOMP II Commands	48
6	Synchronization Process	60
7	Sector Counting in 8-Word Loops	81
8	Counting Sequence	97
9	Normal Voltage Values	263

ix

This page intentionally left blank

INTRODUCTION

Computing system maintenance comprises two general types: system maintenance and component maintenance. System maintenance is primarily concerned with checking out the operational status of each functional system component in terms of system operation. Component maintenance principally consists of preventive maintenance, and replacement of malfunctioning electronic and electromechanical parts of the system. The procedures of system maintenance are thus primarily trouble-isolation procedures. That is, whenever faulty operation occurs, the trouble is traced to a particular system component by using the system checkout procedures. If, for example, the trouble should be in the main computer circuitry, the trouble is traced to a particular functional circuit or group of circuits within the computer. Once the trouble has been identified with a particular functional area of the computer system, the technician refers to the applicable component service manual for (1) more specific maintenance procedures to isolate trouble to particular electrical or mechanical components and (2) instructions to repair or replace the defective components. In this system service manual, system maintenance is divided into three phases: Preliminary Checkout, Operational Checkout, and Logic Checkout.

PRELIMINARY CHECKOUT

Preliminary checkout procedures provide instructions for checking electrical and operational conditions that must be satisfied before the more complex operational steps can be performed. For example, all d-c power supply voltage levels and load characteristics are checked in preliminary checkout. The ability of the control console to enter information and to read out information from the computer is also checked. All preliminary checkout procedures are limited to those that can be performed relatively quickly and without referring to logic interpretation.

OPERATIONAL CHECKOUT

Operational checkout procedures provide the means for checking out the ability of the computer to perform various commands and functions. Short routines are entered from the control console (or the tape reader or typewriter) and the computer then is set to perform these

routines. Results are monitored on the visual readout of the control console and/or an oscilloscope. If the routine fails, the computer has incorrectly executed a command or malfunctioned in another manner. The maintenance engineer can then, through use of the logic descriptions, determine the circuits involved in the malfunction.

LOGIC CHECKOUT

Logic checkout involves determination of the characteristics of each function in terms of the logic equations which represent the detailed operational design of the computer. From this, the maintenance engineer can then readily determine the circuits and components involved. In most cases, logic checkout procedures isolate trouble to particular circuit boards, which can then be checked out in detail on the component tester and replaced.

MAINTENANCE AIDS

The RECOMP II system (see figure 1) has numerous facilities which aid in checking out the system, troubleshooting, and performing preventive maintenance. Most important of these is the System Tester, a separate self-contained unit which provides facilities for testing and monitoring the computing system in both dynamic and static modes of operation. This unit is especially useful in conducting preventive maintenance tests under marginal conditions. Other system checkout aids--all integral parts of the system--are the control console, tape reader, tape punch, and electric typewriter. All of these units are used both with and without the system tester, as checkout and troubleshooting may require.

The control console contains virtually all of the operating switches and indicators used in directing the activities of the computing system. Consequently, it is employed extensively in almost all checkout and troubleshooting procedures. The control console keyboard is used to set up memory locations and to enter commands and data into the computer. Readout switches and the visual readout panel are utilized in checking the contents of registers and memory locations. Error indicators, memory location indicators, and several operating switches aid in determining the exact location of a malfunction. The control console also contains several other checkout and troubleshooting facilities. These items, located on the rear of the console, consist of (1) power supply voltmeter and range switch which facilitates checking the secondary d-c voltages and (2) memory and register test jacks which permit direct connection of an oscilloscope to check memory and register contents. Procedures in which the control console is used in checkout, troubleshooting, and preventive maintenance of the RECOMP II system are presented later. All persons associated with maintenance of the RECOMP II system should be thoroughly familiar with the functions of all console controls and indicators before performing any work on the system. A description of the controls and indicators and their functions is given in the RECOMP II Operating Manual.

Principal use of the tape reader, tape punch, and typewriter in checkout, troubleshooting, and preventive maintenance is in the insertion and recording of data. Use of these units in this work is presented later. Operating procedures for these units and their controls are given in the Operating Manual.

Uses of the system tester are given later in this section. System tester controls are described in the Test Equipment Service Manual. Persons utilizing the system tester should completely understand its various modes of operation before using it.

CONTROL CONSOLE

4

Most of the controls for directing computer activities during checkout, trouble-shooting, and preventive maintenance are located on the control console (see figure 2).


Control of Internal Operations

Principal use of the control console is in the control of computer internal operations. In addition to the controls for starting, stopping, and applying power to the computer, the console contains the switches and indicators used in directing the system in the various modes of operation. The Start switches can be used in several different ways during checkout and maintenance work. The regular Start switch is utilized (1) to start the computer to execute instructions, as when running a test routine, and (2) in conjunction with the single command operation switch to cause the computer to execute one instruction at a time and stop automatically. The single-command operating mode is especially helpful when isolating a malfunction. If the computer is not executing a test program correctly, the instruction causing the difficulty can be determined by displaying the contents of registers and memory locations on the visual readout following execution of each command.

Start 1, Start 2, and Start 3 switches start the computer on execution of a sequence of instructions beginning at memory location 0001, 0002, and 0003, respectively. They are used mainly with some test routines having the initial command in one of these memory locations. All Start switches initiate the Compute state which is indicated by the Compute neon indicator in the center of the console.

Four possible methods of stopping the computer provide additional flexibility in controlling internal operations during checkout and maintenance. These are the regular Stop button, the Transfer Stop switch, the Pre-set Stop switch, and the Error Reset button.

The Transfer Stop and Pre-set Stop switches are of particular value in locating malfunctions. When placed in the Up position, the Transfer Stop switch halts computer operation after interpretation of any transfer instruction even though the condition necessary for transfer of





control was not met. The location of the command containing the transfer instruction is placed in the right half of the X-register from where it can be displayed on the console visual radout. This enables checking if the location of a transfer instruction in a test program is incorrect because of improper sequence or a memory read-write malfunction. The Pre-Set Stop switch, when placed in the 1st or 2nd position, stops the computer after execution of the command in the left or right half-word position, respectively, of the full-word location as set on the Channel and Sector Selectors. This permits running a test routine until it reaches the location in which the malfunction is known or believed to exist. Contents of the memory location of the last instruction executed may then be displayed on the visual readout. The location counter will display the location of the next instruction to be executed.

Other switches and indicators used in controlling internal operations include the Sense switches, Error indicators and Error Reset button, and the Fill Source button. The three Sense switches operate in conjunction with the Conditional Transfer instructions TSB, TSC, and TSD to enable manual direction of the computer along various routes of a stored program.

Error Reset permits resumption of operation following a stop caused by an output, overflow, or verify error. However, the Error indicators, are of greater aid than the Error Reset button in checkout and maintenance. The Verify Error neon indicates a discrepancy between the contents of a tape and the information originally stored in memory from that tape. Usually a Verify error indicates faulty recording of the information in memory. It may also, however, serve as a means of checking the accuracy of the tape reading process if known tape content is read in and then displayed from memory on the console visual readout. The Verify mode of operation (see Operating manual) is helpful in locating a memory write malfunction because the location counter will indicate the next memory address that is to be verified; i.e., the malfunction is at the address which is one sector less than shown by the location counter. An output error is indicated when a difference occurs between the code sent from the computer and that typed. By comparing the information at the memory location indicated by the location counter with that shown on the output register on the punch, the character being typed correctly can be determined. The Overflow Error indicator lights whenever a number exceeds the capacity of the A-register (see Operating manual). An overflow condition usually indicates an error in the program but may also signify improper command execution. All three error lights are extinguished by depressing the Error Reset button.

Environmental conditions affecting proper computer operation are indicated by three warning neon indicator lights. These conditions are open circuit panels, indicated by the Interlock neon; excessively high internal temperatures, indicated by the High Temperature neon; and a line voltage drop or increase, indicated by the Line Transient neon. The computer may be operated with one or both hinged door circuit. panels open; however, internal operating temperatures may become sufficiently high to cause the computer to halt. A high temperature indication will precede a halt. Excessively high temperature inside the computer may turn off the computer almost immediately or after a long delay, depending on the rate of temperature rise. The abnormally high temperature may have originated in the power supply or memory. A line voltage drop below 108 volts or above 130 volts will cause the Line Transient neon to light. Usually a line voltage change sufficient to light the indicator will be of concern only to the operator. This is because and execessive voltage change during computing may alter information in the registers or rapid access loops. Information in main memory is unaffected by line voltage variations other than high transients.

Main use of the Fill Source button in checkout and maintenance is to set up the computer to receive instructions and data from the console keyboard. The Fill Source indicator lights when the Fill Source button is depressed. It turns off automatically when the Fill switch on the tape reader or typewriter is depressed, when an input command is executed, or when the computer enters the Compute state.

Isolation of Malfunctions

The location counter indicator in the lower left corner of the console panel is used extensively in maintenance work. The location counter indicator consists of 13 neon indicators and displays: (1) the address of the location in which the data is being stored or selected for comparison in the fill or verify mode (2) the address of the location of the next insstruction to be executed when operating in the compute state. Instances in which the location counter indicator can aid in isolating a malfunction include: (1) location of the instruction on which a command execution malfunction occurred, (2) location of the instruction to which a program will transfer, (3) visual verification of the location in which the information is being placed or verified, and (4) visual observation of memory access and program execution sequences during single-step operation.

Input of Commands and Data

The control panel keyboard is the principal medium for entering commands and data during checkout and preventive maintenance. It is also used for setting the location counter. All types of information except alphanumeric can be entered from the console keyboard. Maintenance work in which the keyboard is utilized include: (1) modification of test routines to alter the course of operations, (2) entry of test data into memory, (3) insertion of commands to check correct execution, (4) entry of data into memory to ascertain proper functioning of output equipment, (5) entry of data in memory to verify accuracy of write and read processes in the channel in which a malfunction occurred, and (6) entry of information into channels when making memory and register gain and other adjustments. The switches identified by L, C, and N--and their indicators -are considered part of the keyboard. Their main use is to set the computer to receive numerical entries in location, command, or number format, respectively. Procedures for entering information in these formats are given later in this section.

Readout of Memory and Register Contents

The visual readout (see figure 3) is of considerable assistance in maintenance by enabling: (1) visual inspection of the information in main memory channels, rapid access loops, and registers, (2) verification of data before entry, (3) isolation of a malfunction in the write, read. and command execution processes, (4) display of results of a command execution or other operation, (5) a check of information entered or transmitted from the computer against that in memory, (6) a check on accuracy of the computations performed, and (7) determination of proper execution of transfer commands. Frequently, the visual readout is more helpful in isolating malfunctions when it is used with the single command operating mode. Commands and data entered from the keyboard are displayed on the visual readout automatically upon depression of a button. Display of information in the computer is achieved by execution of the Display command or manually. The latter is readily performed with a row of rotary memory and register location switches and three readout buttons. Contents of all main memory and rapid access loop locations and all registers except the B-register can be displayed in binary coded decimal, octal, and command formats. Procedures for obtaining readout manually are presented on pages 24 through 28 under Computer Control in the Operating manual, Pub. 512-E-3.




Figure 3. Visual Readout with Display of Numbers

Monitoring of Internal Operations

Facilities for monitoring internal computer operations on the rear of the console (see figure 4) consist of test receptacles and a power supply voltmeter range switch and percentage indicator. The test receptacles enable examination of the contents of registers, loops, and main memory locations with the use of an oscilloscope. This aids in determining if the contents of the memory or registers change, if the writing and reading processes are functioning properly, and if the signals are of proper amplitude. Contents of registers and loops can be displayed in continuous shape; contents of main memory locations can either be viewed as the contents pass through the circuitry or in continuous shape by placing the contents of a main memory location into a register or loop. A synchronization receptacle provides a synchronization signal for the oscilloscope.

All secondary d-c voltage levels of the computer and control console can be conveniently checked with the power supply voltmeter range switch and percentage indicator. The levels are tested by turning the range switch to each position and observing percentage reading on the indicator.





Figure 4. Rear of Console

PAPER TAPE READER

Use of the tape reader (see figure 5) in checkout and maintenance consists of entering test routines into the computer and verifying the recording of information into memory. The latter function is performed by comparing the contents of memory against that on the tape with which it had been entered. Verification thus serves as a rapid check of correct recording in memory. Operation of the tape reader in both the Fill and Verify modes is described later.

ELECTRIC TYPEWRITER

The electric typewriter (see figure 6) is especially useful in obtaining a printout of the contents of memory for comparison with information entered or for examination to detect program errors and machine malfunctions. The typewriter is also used frequently during checkout and trouble-shooting to enter information into the computer and, in conjunction with the paper tape punch, to prepare test tapes. Because information can be entered into the computer in the same format as from the tape reader and console keyboard, the typewriter can be utilized to enter commands and data when either of the other units is inoperative. When the tape reader is inoperative, the typewriter also is the only



RC8-109

Figure 5. Tape Reader




Figure 6. Typewriter Front View

means of entering or receiving alphanumeric information to or from the computer. Several typewriter control codes can also be used to direct computer operations. These control codes, procedures for entering information into the computer with the typewriter, and use of the typewriter in preparation of test tapes are presented later in this section. Typewriter output operation is controlled by program instructions TYC, TYW, PTC, and PTW. Use of these instructions is outlined in the Operating manual.

PAPER TAPE PUNCH

Main uses of the paper tape punch (see figure 7) in checkout and maintenance are the preparation of test tapes and the output of information when the typewriter and visual readout are malfunctioning. The punch is also used occasionally with the tape reader in test routines to check correct operation of the tape reader, tape punch, and typewriter. The output register, located on the punch control panel, aids in determining if the typewriter is recording correctly. If the Output Error indicator on the console is on, the output register will indicate the character mistyped. Comparison between the character displayed on the output register and that typed will help to isolate the malfunction. A check to ascertain if the register displays correctly can be made by comparing the display on the output register with the contents of the memory location being transferred to the punch. Loading of paper tape into the punch is described on the inside of the cover of the unit; use of the punch controls and punch instructions is explained later in this section. Computer controlled punch operation is governed by program instructions PNC, PNW, PTC, and PTW. Their use is described in the Operating manual.




Figure 7. Tape Punch


SYSTEM TESTER

Uses of System Tester

Main purpose of the System Tester (see figure 8) is to simplify trouble-shooting. Specific uses include (1) monitoring the computer flip-flops, including the read and write amplifier flip-flops; (2) controlling the computer flip-flops to determine if each is functioning properly and to static-check the logic; (3) checking operation of gates to determine if operating properly marginally, or if inoperative; (4) controlling a number of flip-flops under dynamic conditions to aid in isolating a malfunction; and (5) applying marginal conditions to the computer to locate incipient malfunctions. Procedures for operating the system tester in these uses are given in the System Checkout Procedures section of this manual.

Uses of System Tester Control

System tester controls consist of two power switches, the flip-flop set-reset switches and indicators, a static-dynamic mode switch, a marginal check switch, and a one-shot clock switch. Except for the power switches, all are used to establish various conditions within the



RC6-100

Figure 8. System Tester

tester that will cause the computer to react to desired external control rather than normal internal operation. Connecting the system tester does not, however, affect the normal dynamic characteristics of the computer nor alter the normal sequence of operations except when a change is initiated externally through the system tester buttons. Functions of these controls and the computer servicing operations in which they are used are given in the following paragraphs.

Application of Power

The power controls apply power to the tester. The Power switch applies 60-cycle power to the power supply and internal circuits of the tester and the Neon Power switch applies d-c power to the tester panel neons. A neon indicator above each of these switches indicates proper application of power within the tester.

Setting and Resetting of Flip-Flops

Set-Reset controls consist of a 1-Set All - 0-Set All switch, a Preset 1-Preset 0 switch, and individual microswitches for each flipflop. These controls permit resetting the flip-flops (terms), including those in the read and write amplifiers, to 0 or 1 states. The 1-Set All-0-Set All switch enables setting all flip-flops simultaneously to one state or the other; the Preset 1-Preset 0 in conjunction with the individual microswitches enables setting the individual flip-flops to one state or the other. The Set-Reset controls are used in determining proper switching of the flip-flops and in locating malfunctioning flip-flops. Instances in which these controls are used for isolation of malfunction are (1) improper execution of commands, (2) weak read and write signals, (3) incorrect writing on and reading from memory, (4) incorrect memory location selection, and (5) broken wiring or wiring errors.

Checkout in Static or Dynamic Modes

The Static-Dynamic mode switch enables checking the logic through testing gates in the static mode and through observing indications of tester lights in the dynamic mode. In some procedures the Static-Dynamic switch is used in conjunction with the One-Shot Clock switch, in others with the Marginal Check switch.

With the Static-Dynamic switch in the Static position, any logic gate or gates set up can be triggered with the One-Shot Clock switch. The Static position turns off the computer clock and leaves it in the true state. When the One-Shot Clock switch is depressed, the tester forces the clock line to a false level by grounding it. This initiates a positive step function suitable for triggering the flip-flops to statically check the logic gates one at a time. It is helpful in isolating almost every mal-function of an electronic nature because gates are used in all logic and many other operations, such as console keyboard entry and visual readout.

During the dynamic testing mode, normal computer operation is monitored by the system tester. When computation ceases, the states of all flip-flops are displayed. The malfunctions can then be isolated by the utilization of the computer logic with the necessary understanding of computer operation. The system tester does not effect the operation of the computer during normal operation.

Operation Under Marginal Conditions

Use of the Static-Dynamic switch in conjunction with the Marginal Check switch is of greater assistance in checkout and preventive maintenance than trouble-shooting. The Marginal Check switch can be set to change various voltage levels within the computer. These changed levels can be applied in either the static or dynamic mode according to the setting of the Static-Dynamic switch. The -6 and -18 voltages are lowered in either the static or dynamic mode; the +6 and -12 voltages are raised in the static mode and raised and lowered in the dynamic mode. When the marginal condition is imposed in the dynamic mode, the clock is also advanced and retarded on successive clock pulses. Two jitter flip-flops generate a square wave of one-forth the clock rate for modulating the +6 and -12 voltages. The frequency and the rise and fall times of these waves do not cause transient effects within the computer.

Imposing marginal conditions is especially useful in locating incipient malfunctions. Application of a marginal condition in the static mode permits testing of a specific component in the dynamic mode to continuous operation of the computer on a given program. Components and circuits which function satisfactorily under normal operating conditions will fail when marginal conditions are imposed; thus the static mode enables locating and replacing failing components before a malfunction occurs. Under marginal conditions in the dynamic mode, if the computer handles a program or routine correctly, it usually is operating satisfactorily. The marginal check is helpful in troubleshooting through aiding in isolating a malfunction that is occurring intermittently. Flip-flop indicators on the System Tester enable identification of a malfunctioning flip-flop. When a computer flip-flop is in the true state the appropriate neon is illuminated; when in the false state it is extinguished. There is one neon for each flip-flop, including each read and write amplifier flip-flop. Proper operation of the neons themselves can be easily confirmed by placing the 1-Set All-0-Set All switch in the 1-Set All position and noting if all neons are lighted.

The control unit network board mounts the marginal test condition potentiometers. This board is shown in Fig 9.

The adjustments available to the computer operator for establishing marginal test conditions are listed in Table 1. The marginal test conditions available in a computer are shown in Table 2. The voltage levels for marginal test conditions may be adjusted by the use of potentiometers located on the control unit network board. The designations of marginal tests voltage conditions and adjustment potentiometers are listed in Table 3.

Table 1. Adjustments Used To Establish Marginal Test Conditions

-18 v	Static margin = R12
-6 v	Static margin = $R14$
-12 v	Static margin = $R5$
+6 v	Static margin = $R13$
-12	Dynamic margin = $R10$
+6	Dynamic margin = R40

R12, R14, R5, R3, R10, R40 located on marginal test board of System Tester.

Clock Jitter width = R4 on clock board No. 1 in computer.

Table	2.	Marginal	Test	Conditions
-------	----	----------	------	------------

Swite	h Setting	Action						
Mode	Marginal Test		Voltage Change					
s ₁	s ₂	-6	+6	-12	-18			
Static Static	OFF No. 1	None None	None None	None None	None Lowered by 10%	None None		
Static	No. 2	Lowered by 10%	None	None	Lowered by 10%	None		
Static	No. 3	Lowered by 10%	None	Raised by 10%	Lowered by 10%	None		
Static	No. 4	Lowered by 10%	Raised by 10%	Raised by 10%	Lowered by 10%	None		
Static	No. 5	Lowered by 10%	Raised by 10%	Raised by 10%	Lowered by 10%	None		
Dynamic Dynamic	OFF No. 1	None None	None None	None None	None Lowered b6 10%	None None		

Switch	Setting		А	ction		
Mode	Marginal Test		Voltag	ge Change		Clock Jitter
s ₁	s ₂	-6	+6	-12	-18	
Dynamic	No. 2	Lowered by 10%	None	None	Lowered by 10%	None
Dynamic	No. 3	Lowered by 10%	None	Jitter ±10%	Lowered by 10%	None
Dynamic	No. 4	Lowered by 10%	Jitter ±10%	Jitter ±10%	Lowered by 10%	None
Dynamic	No. 5	Lowered by 10%	Jitter ±10%	Jitter ±10%	Lowered by 10%	Jitter ±0.5 usec

Table 3. Designations of Potentiometers Used for Establishing Marginal Test Conditions

Adjustment	Voltage	Remarks
R 33	Line Trans	High Limit
R 34	+50	Adjusted before adjustment of R47
R 35	-12	
R36	± 6	Adjust for mean value
R 37	+0.75	
R 38	- 3	
R 39	-18	
R40	-100	Adjustment dependent on voltage level
R42	Line Trans	Low Limit
R47	+75	Adjusted after adjustment of R 34




Figure 9. Control Unit Network Board

SYSTEM OPERATION AND CONTROL

Checkout, trouble-shooting, and preventive maintenance is much more easily and quickly accomplished when operation and control of the system is thoroughly understood. Procedures for operating the computer and its associated input-output units are given on the following pages, but principally as a brief, convenient reference. Detailed operating procedures are presented in the Operating manual. Procedures given here are presented in the order in which they will usually be used; exceptions are covered in the tests in which the variation in operating procedure is required.

Computer Operating Procedure

To apply power to computer:

Depress Power On button on control console (Power On indicator should light immediately; Ready indicator should light approximately 45 seconds after power turn-on).

To set Location counter from console keyboard:

1. If Fill Source indicator is extinguished, depress Fill Source button.

2. If Compute, Output Error, Overflow Error, and Verify Error indicators are lit, depress Error Reset button.

3. Depress Location button (Location indicator should light).

4. Depress in proper sequence the keyboard buttons corresponding to the location in which it is desired to enter information, consisting of four octal digits for the channels and sectors desired and one binary digit to indicate the first or second half of the sector (a zero for first and a one for second half, usually a zero). (Corresponding numerals should be displayed on the visual readout; if a wrong character has been keyed depress Clear button and repeat this step from its beginning.) 5. Depress Enter button (location will be entered into computer, visual readout will be cleared, and location counter indicator should display location set up -- location counter indicator is read by adding numbers beside lighted neons).

To enter commands from console keyboard:

1. Set location counter.

2. Depress Command button (Command indicator will light).

3. Depress in proper sequence the keyboard buttons for the pair of commands desired, consisting for each command of a sign, two octal digits for the operation code, four octal digits representing the address or other information, one binary digit (zero or one) for half-word sector indication or other information (the various meanings of sign, address, and half-word indicators are explained in the Operating manual); corresponding characters are displayed on the visual readout as the buttons for the command are depressed, if a wrong character has been keyed depress Clear button and repeat this step from its beginning.

4. Depress Enter button (pair of commands will be entered into location desired, visual readout will be cleared, and location counter will be advanced to next location).

5. To enter additional commands in consecutive locations repeat steps 3 and 4, in non-consecutive locations steps 1 through 4.

To enter mixed numbers from console keyboard.

1. Set location counter.

2. Depress Number button (Number indicator will light).

3. To enter whole-number portion, depress plus or minus sign followed by up to 11 (numeral) keys representing decimal digits (corresponding numerals are displayed on visual readout as numeral key is depressed, if wrong character has been keyed depress Clear button and repeat this step from its beginning).

4. Depress decimal point key (whole number should be entered into location desired and location counter should be advanced to next location; if it is desired to clear visual readout before entering fractional portion depress Clear key after decimal point key).

5. To enter fractional portion, depress up to 11 numeral keys representing decimal digits -- if Clear or Enter key had been depressed following entry of whole number, also depress sign and decimal point keys before numeral keys (corresponding character are displayed on visual readout as keys are depressed, if wrong character has been keyed, depress Clear button and repeat this step from its beginning. 6. Depress Enter key (fractional number will be entered into location following whole number, visual readout will be cleared, and location counter will be advanced to next location).

7. To enter additional mixed numbers in consecutive locations repeat steps 3 through 6; in nonconsecutive locations, steps 1 through 6.

To enter whole numbers only:

1. Set location counter.

2. Depress Number button (Number indicator will light).

3. Depress plus or minus sign followed by up to 11 numeral keys representing decimal digits (corresponding numerals are displayed on visual readout as numeral key is depressed, if wrong character has been keyed depress Clear button and repeat this step from its beginning).

4. Depress decimal point key (whole number will be entered into location desired and location counter should be advanced to next location).

5. Depress Enter key (visual readout will be cleared).

6. To enter additional whole numbers only in consecutive locations repeat steps 3 through 6; in non-consecutive locations, steps 1 through 6.

To enter fractional numbers only:

1. Set location counter as described previously.

2. Depress Number button (Number indicator will light).

3. Depress plus or minus sign key, followed by decimal point key and up to 11 numeral keys representing decimal digits (corresponding numerals are displayed on visual readout as numeral key is depressed, if wrong character has been keyed depress Clear button and repeat this step from its beginning).

4. Depress Enter key (fractional number will be entered into location desired, visual readout will be cleared, and location counter will be advanced to next location).

5. To enter additional fractional numbers in consecutive locations repeat steps 3 and 4; in non-consecutive locations, steps 1 through 4.

To start computer (unless specified otherwise in test):

1. Check Ready indicator (should be lighted; if extinguished, turn on power).

2. Check Compute, Output Error, Overflow Error, and Verify Error indicators (should be extinguished; if lighted depress Error Reset button). 3. Check Fill Source indicator (should be lighted, if extinguished, depress Fill Source button).

4. Place Operation switch in Continuous position.

5. Place Preset Stop switch in Off position.

6. Place Sense Switches B, C, and D down.

7. Place Transfer Stop switch down.

8. Set Location Counter (using steps 3 through 5 of procedure) to location at which program or routine starts.

9. Depress Start button (Compute indicator should light).

To stop computer, unless halted by error or programed stop, depress Stop button (Compute indicator should extinguish).

To display contents of registers and rapid access loops on visual readout:

1. Check Ready indicator (should be lighted, if extinguished, turn on power).

2. Check Compute indicator (should be extinguished; if lighted, depress Stop button).

3. Check Error (Output, Overflow, and Verify) indicators (should be extinguished; if lighted, depress Error Reset button).

4. To read out registers, rotate location selector knob until desired register is indicated by arrow below knob and depress readout button corresponding to display format desired; to read out rapid access loops, rotate location selector knob until L or V loop is indicated, set right Sector selector knob to any number 0 through 7 according to last octal digit of loop address to be displayed, depress readout button corresponding to display format desired. (For characteristics of display formats, see Operating manual).

5. To display additional registers or loop locations repeat step 4.

To display contents of main memory locations on visual readout:

1. Repeat steps 1 through 3 of register and loop display procedures.

2. Rotate location selector knob until M is indicated by arrow below knob, set both Channel and Sector selector knobs to channel and sector locations, respectively, to be displayed, then depress readout button corresponding to display format desired. (For characteristics of display formats, see Operating manual.)

3. To display additional main memory locations, set Channel and Sector selector knobs to location to be displayed and depress readout button of display format desired.

Typewriter Operating Procedure

Typewriter operating procedures are the same for preparation of paper tape with control codes as for direct input and computer control except as indicated.

To apply power to typewriter (computer power need be turned on only if typewriter is to be used for input and output), turn switch on circuit breaker at front of desk and switch typewriter on (if typewriter is to be used for tape preparation, power switch on paper tape punch must also be turned on).

To prepare typewriter for operation:

1. Check for proper setting of tab stops, line space lever, paper guides, margin stops, paper release lever, and tab override switch (see Input-Output Service Manual or User's Service Guide for identification and description of controls). Carriage setting limits are scale 5 on left and scale 95 on right.

2. Place Computer-Manual Punch switch on paper tape punch in Computer position (if typewriter is to be used for tape preparation, place Computer-Manual Punch switch in Manual Punch position).

To set location counter from typewriter:

1. If Compute indicator is lighted, depress Stop Button on control console.

2. If Output Error, Overflow Error, and Verify Error indicators are lighted, depress Error Reset button on control console.

3. Depress Fill key on typewriter.

4. Depress Letters Shift key.

5. Depress L key (location indicator on control console should light).

6. Depress Figures Shift key.

7. Depress in proper sequence the numeral keys corresponding to the location in which it is desired to enter information, consisting offour octal digits for the channels and sectors desired and one binary digit to indicate the first or second half of the sector (a zero for first and a one for second half, usually a zero). (Numerals are not displayed on the control console visual readout but can be checked on typewritten copy before entry; if a wrong character has been typed, depress X key on typewriter and repeat this step from its beginning). 8. Depress Carriage Return (location will be entered into computer and location counter will indicate location set up -- location counter indicator is read by adding numbers beside lighted neons).

To enter commands from typewriter:

1. Prepare typewriter for operation.

2. Set location counter.

3. Make certain Fill key on typewriter is depressed.

4. Depress Letters Shift key.

5. Depress C key (Command indicator on control console should light).

6. Depress Figures Shift key.

7. Depress in proper sequence the typewriter keys necessary for the pair of commands desired, consisting for each command of a sign, two octal digits for the operation code, four octal digits representing the address or other information, one binary digit (zero or one) for halfword sector indication or other information (the various meanings of sign, address, and half-word indicators are explained in the Operating manual); characters are not displayed on the console visual readout but can be checked on the typewritten copy before entry, if a wrong character has been typed depress X key on typewriter and repeat this step from its beginning.

8. Depress Carriage Return (pair of commands will be entered into location desired and location counter will be advanced to next location).

9. To enter Additional commands in consecutive locations repeat steps 7 and 8; in non-consecutive locations, steps 2 through 8.

To enter mixed numbers from typewriter:

1. Prepare typewriter for operation.

2. Set location counter.

3. Make certain Fill key on typewriter is depressed.

4. Depress Letters Shift key.

5. Depress N key (Number indicator on control console will light).

6. Depress Figures Shift key.

7. To enter whole-number portion, depress plus or minus sign followed by up to 11 numeral keys representing decimal digits (numerals are not displayed on control console visual readout but may be checked on typewritten copy before entry, if a wrong character has been typed depress X key on typewriter and repeat this step from its beginning). 8. Depress decimal point key on typewriter (whole number should be entered into location desired and location counter should be advanced to next location).

9. To enter fractional-number portion, depress up to 11 numeral keys representing decimal digits (numerals are not displayed on control console visual readout but can be checked on typewritten copy before entry, if a wrong character has been typed depress X key on typewriter and repeat this step from its beginning).

10. Depress Carriage Return (fractional number should be entered into location following whole number and location counter should be advanced to next location).

11. To enter additional mixed numbers in consecutive locations repeat steps 7 through 10, in non-consecutive locations steps 2 through 10.

To enter whole numbers only:

1. Prepare typewriter for operation.

2. Set location counter.

3. Make certain Fill key on typewriter is depressed.

4. Depress Letters Shift key.

5. Depress N key (number indicator on control console should light).

6. Depress Figures Shift key.

7. Depress plus or minus sign followed by up to 11 numeral keys representing decimal digits (numerals are not displayed on control console visual readout but may be checked on typewritten copy before entry; if a wrong character has been typed depress X key and repeat this step from its beginning).

8. Depress decimal point key on typewriter (whole number should be entered into location desired and location counter advanced to next location).

9. Depress Carriage Return.

10. To enter additional whole numbers only in consecutive locations repeat steps 7 through 9; in non-consecutive locations, steps 2 through 9.

To enter fractional numbers only:

1. Prepare tyepwriter for operation.

2. Set location counter.

3. Make certain Fill key on typewriter is depressed.

4. Depress Letter Shift key.

5. Depress N key (number indicator on control console should light).

6. Depress Figure Shift key.

7. Depress plus or minus sign key followed by decimal point key and up to 11 numeral keys representing decimal digits (numerals are not displayed on control console visual readout but may be checked on typewritten copy before entry; if a wrong character has been typed, depress X key and repeat this step from its beginning).

8. Depress Carriage Return (fractional number should be entered into location desired and location counter advanced to next location).

9. To enter additional fractional numbers only in consecutive locations, repeat steps 7 and 8; in non-consecutive locations, steps 2 through 8.

To enter alphanumeric information:

1. Prepare typewriter for operation.

2. Set location counter.

3. Make certain Fill key on typewriter is depressed.

4. Depress F key.

5. Depress eight alphanumeric character keys (characters are not displayed on control console visual readout but may be checked on typewritten copy before entry.

6. Depress Carriage Return (unless format change is desired in which case depress C as the ninth character, then Carriage Return).

7. To enter additional alphanumeric words in consecutive locations repeat steps 5 and 6; in non-consecutive locations steps 2 through 6.

To start Compute mode from typewriter:

1. Check Ready indicator on control console (should be lighted; if extinguished, turn on power).

2. Check Compute indicator (should be extinguished; if lighted, depress Stop button on control console).

3. Check Error (Output, Overflow, and Verify) indicators (should be extinguished; if lighted, depress Error Reset button on control console).

4. Place Operation, Preset Stop, Transfer Stop switches, and Sense Switches B, C, and D in desired positions.

5. Set location counter.

6. Depress S key on typewriter (make certain Fill key on typewriter is depressed before depressing S key; Compute indicator on control console should light). To halt compute mode from typewriter (unless halted by error condition or programed stop) can not be done without causing an output error.

NOTE

S code alone at end of information on tape will initiate computer operation; from location set in location counter H code alone following information on tape halts tape reader. In all modes of tape preparation, information on the tape must consist of a minimum of seven characters between Carriage Return and/or Decimal Point codes which enter the information in memory, and between Carriage Return and/ or Decimal Point codes and any of the control codes, such as Halt or Start. This procedure ensures proper recording of the information in memory. A blank may be substituted for any of the seven characters.

When entering a mixed number or a number consisting of only a fraction, a minimum of five tape sprocket holes must be punched between the Carriage Return code and the next number. The additional sprocket holes ensure sufficient time to convert the fractions to their internal representation. A special key on the typewriter punches these sprocket holes, one sprocket hole is punched each time the blank key is depressed.

A leader at least two folds in length should be prepared at the beginning of a tape by depressing the Tape Advance button on the punch control panel.

29

Paper Tape Reader Operating Procedure

To operate in Fill mode:

1. Turn canister locking handle counterclockwise to unlocked position (down).

2. Pull canister off pins.

3. Place folded tape in canister on spring clips so that beginning of tape extends downward from carrying spring clips.

4. Thread tape around pins on bottom of inside of canister, up right side (when facing open canister with its top up), around pins on top of inside of canister, and down through guide jaws in center of canister (draw tape taut and sufficiently far through guides to enable refolding procedure of read tape to begin properly; ends of tape may be spliced to form continuous loop if desired; if a loop is formed, the tape can be advanced to the starting point from any place on the tape by depressing the Tape Advance button on the tape reader panel).

5. Replace canister on tape reader over pins.

6. Turn canister locking handle clockwise to locked position (up).

7. Depress keyboard fill source button, if necessary, to light the keyboard fill source light.

8. Depress Fill button on tape reader panel (tape will feed through reader until (1) end of tape passes through read head, (2) the reader detects an S or H code, or (3) the Stop button on the tape reader panel is depressed).

To operate in Verify mode:

1. Place tape in canister as outlined in steps 1 through 6 under Fill mode procedure.

2. Depress keyboard fill source button, if necessary, to light the keyboard fill source light.

3. Depress Verify button on tape reader panel (tape will feed through reader until (1) end of tape passes through read head, (2) a Verify error is detected, or (3) the Stop button on the tape reader panel is depressed).

To splice tape, when repairing or forming loops:

1. When repairing tape, repunch deleted information on new tape, preceding and following repunched section with at least two inches of "code delete" code (splice can be in middle of word without disturbing program; this step unnecessary when forming loop if leaders are long enough).

2. Cut one section of tape between 2" and 6-1/2" from last fold (tape should be cut squarely through a sprocket hole rather than on diagonal).

3. Place uncut section under cut section, maintaining $8-1/2'' \pm 1/32''$ between folds, and mark uncut section with pencil (using cut section as template).

4. Cut uncut section on a sprocket hole such that overlap will contain two complete sprocket holes when splice is completed.

5. Clean tape ends with acetone to remove excess oil and dirt.

6. Apply household cement or plastic cement on both surfaces to be joined and press firmly together (sprocket holes must coincide and edges of tape must be parallel; thickness of splice must not be greater than 0.010" at any point).

7. Remove excess cement from sprocket and information holes with pointed instrument.

8. Allow splice to dry at least 10 minutes before using tape.

Paper Tape Punch Operating Procedure

Punch operating procedures are the same for preparation of tape manually from the typewriter as for direct output from the computer, except that for tape preparation the Computer-Manual Punch switch is placed in Manual Punch position and for output it is placed in Computer position.

To apply power to punch, computer power need not be turned on unless punch will be used for output, turn switch on circuit breaker at front of desk and switch for the punch on.

To prepare punch for operation:

1. Load punch with paper tape as directed on rear of tape punch front and rear canister doors.

2. Place Computer-Manual Punch switch in proper position according to function to be performed.

3. Place Punch-External switch in Punch position.

4. Depress Tape Advance button to punch leader of sprocket holes only (leader should be sufficiently long to enable at least one fold in tape to lie properly in lower left corner of front canister. During operation tape feeds and stops automatically under both computer and typewriter control). 5. After punching of tape is completed, depress Tape Advance button to punch leader of sufficient length to enable at least one fold of tape to lie properly in lower left corner of front canister.

6. Tear off tape and remove from canister as directed on canister door.

NOTE

It is wise to punch an H (halt code) at the end of the tape, so the photoreader machine will halt when the tape is read into the machine. This is done by switching the computermanual switch to the manual position and depressing the H key on the typewriter. The computer-manual switch should be returned to the computer position.

LOGIC DESCRIPTION

GENERAL

The technical world is witnessing a revolution in the field of mathematical computation that is rapidly and radically affecting all of man's science, technology, and mechanics. The great advance in technology is akin to the industrial revolution of the 18th and 19th centuries. This technical revolution was initiated by the recent introduction of mechanical computers. Because of the electrical nature of present-day electronic computers, these machines can process in a few milliseconds involved mathematical problems so lengthy and complicated as to be heretofore entirely beyond the scope of human operators. A wide and ever-increasing variety of mathematical problems is now subject to quick and accurate resolution, the results of which are directly applicable to the physical sciences. With the advent of the electronic computer, man has achieved an advantage over his environment that will increasingly enable him to understand and control his environment.

Basic Operation

The RECOMP II in its basic operation performs in the simplest mathematical processes. A reasonably complicated numerical calculation is broken down into its basic elements and the resulting primary computations are performed by computer internal logic. These computations could be accomplished as well by any literate person; the one element that enables RECOMP II to out-calculate any human operator is its speed. In one eight-hour period a modern digital computer is capable of performing a block of calculations that could not be solved by the effort of all living mathematicians and their descendants all similarly trained in many thousands of years.

Computer Analysis

At first glance a computer is a very complex device. To simplify an analysis, figuratively divide the concept into two parts: one consists of its components, mechanical and electronic; the other treats of its functions. The first is made up mostly of commonly known electronic elements such as resistors, condensers, diodes, and transistors, all fabricated on plug-in printed circuit boards; specialized elements include nixie neon tubes for readout display, a rotating magnetic oxidecoated memory disk, read and write heads that function in conjunction with the memory disk, and input-output equipment such as the electric typewriter, the tape punch, the tape-reader, and the control console. Other manuals treat the specific physical components of the computer. The explanation that follows will be principally concerned with the functional concept of the computer, namely, the function of its electronic and mechanical elements in an integrated system capable of handling mathematical problems and computing required results.

Classes of Operations

Any operation that can be reduced to simple logic or arithmetic can be handled by the RECOMP II. There does not seem to be any theoretical limit to the types of problems that it can handle. Although it is sometimes difficult to reduce a given problem to its primary elements for insertion into the computer, problems have been found to fall into distinct classes to which solution methods have been previously worked out (frequently by the use of the computer itself) and recorded in specific computer programs. The work of analyzing a complex problem may be frequently reduced to identifying it within its class, after which an operation is performed by the application of an available program or combination of programs. The latter is the work of the programer who usually operates the computer, prepares the programs, and resolves the problems.

Because a digital computer is an information processing device, processing is the only operation it can perform. It cannot create any information. It may transform the input information into a more useful form or it may decide the mode of process operation, basing its decision upon the result of intermediate calculations; but the information that permits the machine to make such a decision is the work of the programer and must be programed into the machine at the outset of the computation.

The input to be processed may be the statement of a mathematical problem, rules governing the mathematical operations to be performed (commands), and the data to be operated upon. The digital computer is able to handle as wide a variety of problems as the programer is able to prepare for computer processing, but in every case the computer simply processes the input data according to a programed format specified by the operator and in a manner compatible with its internal logic circuitry. The computer makes use of more than one source of information during the processing; the input data, the list of operating instructions, and any intermediate commands for changing processing procedure based upon results of calculations. Mathematical processes are partly built into the wiring of the computer as inalterable mathematical rules and partly entered as instructions for a particular problem. Information processing is performed by rearranging information from one relationship at the input to another at the output, not only in mathematical configuration but also in the dimension of time. In presenting a problem to the computer, a program or list of instructions is entered and subsequently the data on which the operations are to be performed. The computer must be able to remember the instructions until it receives the data, and because most of the operations cannot be performed simultaneously a continued use of memory or information storage is required.

Information Switching and Information Storage

Two functions are basic to the computer; information switching and information storage. Switching is the mathematical arrangement of information within the computer; information storage is the timed sequence handling of the information. Switching and storage in the computer are closely related and, in many functions, interrelated and interdependent. Most of the computer switching devices (flip-flops, gates) contain elements of memory or of information storage, and most of the storage devices (loops, memory disks, delay flip-flops) require switching mechanisms for access. Most switching and storage devices are binary in physical nature; ON or OFF. They exhibit two stable states. Consequently the computer is based on the binary system of numbers one and zero.

Digits

A digital computer uses digits or numbers. The basic computational process of RECOMP II operates through the use of binary digits, one and zero. These two digits arranged in an ordered configuration stand for all numbers, signs, factors, and commands necessary to the solution of any given problem. In computer terminology, digits refer to numbers, whether binary, octal, decimal, or of other mathematical description. In binary notation, a single binary digit is known as a bit. A group of digits (specified number) is known as a word. A group of several digits or bits, whether representing numerals or alphabetical letters, is also known as a character. A word may consist of several characters.

Subassemblies

In examining the basic mechanisms involved in a computer the machine and the computational process were viewed wholly. To analyze the computer in detail, it is desirable to group the switching and storage elements into subassemblies which perform specialized functions in terms of the flow of information through the machine. First, the programer (operator) must get information into and out of the computer. This requires input and output devices which operate through input and output channels and incorporate both storage and switching functions. Input devices consist of typewriter, tape reader, keyboard; output devices consist of typewriter, tape punch, Nixie readout. Second, the operation to be performed on the input data is either logical or arithmetic and requires a logical and arithmetical unit (which is referred to in RECOMP II as a register). Third, instructions and intermediate data are stored in a storage device or memory. In RECOMP II, the storage device is a rotating magnetic oxide-coated disk upon the surface of which is magnetically inscribed the required digital information to be electronically recalled as required. Fourth, a control unit is required in computer operation. Control largely involves switching, but elements of timing are also necessary. The control portion of RECOMP II contains counters to keep track of the computational steps being performed, registers to direct the information along the proper logical paths, and a timing device known as the clock to synchronize the entire operation of the computer.

Programing

Programing is the fifth element of the computer concept. Programing is the direction of the control unit by the operator. Fixed programing is the part of the program built into the circuitry of the computer and available in modes to the programer. Once started along a certain control path, the computer will proceed through a fixed series of operations to a final result, processing the information fed into the machine in a rigid and predetermined manner. By selecting various fixed modes of control, the programer is able to cause some of the program steps to sample intermediate data, to transfer control to selected control points, to skip steps in programing if certain calculations occur. to stop the program, and to store in memory or in recirculation loops. The machine simply operates as directed and uses the result of its computations to perform certain other operations prescribed in advance. The term "programing" refers to those phases of the planning of a problem that consist of recording the steps required, the intermediate sampling of data desired, and the way in which the solution steps are to be altered as a result of this sampling.

Stored Program

The stored program consists of a coded notation of instructions in acceptable form for entry into the computer and which is entered with

the data alternately and in a programed sequence in such a manner as to operate upon the data to resolve the problem and produce an output in desired form.

Instructions

An instruction consists of two parts; an operation part which instructs the computer what to do, and an address part which designates the specific portion of memory in which to store information or from which to read information. The instruction contains the address code of the word upon which an operation is to be performed rather than the word itself. This simplifies the substitution of data, permitting the stored data to be changed without in any way changing the instructions and vice versa. Computers constructed on this principle are known as single-address machines. RECOMP II is a single address machine. RECOMP II does not require a program counter since it takes instructions in the order in which they are listed unless a transfer of control is specified as an instruction.

There are a number of kinds of operation that RECOMP II can perform (the list of operations is available in a separate operating manual). They are coded for convenience in entering them into the computer and are referred to as commands. They may be classified into several logical categories: (a) instructions relating to input and output devices, (b) instructions enabling the operator to store information in memory or to recall it as desired, (c) mathematical instructions such as to add, subtract, multiply, and divide, (d) control transfer operations and halt commands. The stored program method of operation used in RECOMP II provides an ability to operate on the instructions as though they were ordinary data. This means that the entire course of a computation can be altered including the operations themselves, the choice of data upon which the operations are to be performed, and the location in memory at which the results are to be stored. These changes can all be done on the basis of the results obtained in the course of the calculations to resolve the problem.

The programer need not write out every operation that he wishes the machine to perform. He may work out procedures for portions of the problem and then arrange a master program employing these 'subprograms'; the machine modifies and adapts these subprograms as required during various stages of problem solution.

37

Summary

Programing in its advanced form is certainly an art. Much of the apparent complexity of the computer resides in the program rather than the machine itself. A large number of basic and specialized programs have been worked out for RECOMP and new programs are constantly being devised for application in the ever-increasing variety of fields.

Programing has been briefly explained in this introduction because of a need to know some of its basic concepts in an approach to the understanding of the logic elements of the computer. Conversely, an intimate knowledge of the logic elements of the computer will broaden the programer's ability to use the computer as a useful tool to its fullest capacity.


LOGIC EQUATION ANALYSIS

This section contains an analysis of the logic of RECOMP II in all modes of operation. It includes an analysis of computer timing, control, and information handling including input/output functions, and an examination of the system tester as it is utilized to determine the functional condition of the logical elements within the computer. Simplified dataflow diagrams are provided to facilitate a ready understanding of the logic functions; engineering drawings and schematics are available in Manual 508-T-11 for detailed reference to the circuitry and for pointto-point signal tracing.


The logical design of RECOMP II was achieved entirely by application of Boolean algebra; in this section all functional computer processes will be explained on the basis of this technique. For those who are familiar with this notation, a recognition of the notational style is all that is required to understand the equations that follow; for those who are not accustomed to Boolean representation of logic circuitry, and for clarification of the style of notation used in this manual, the following general conditions are expressed:

Flip-Flops

Flip-flops are bistable electronic switches whose two stable states are designated TRUE and FALSE:



A flip-flop is considered set to a true state and reset to a false state:




Each flip-flop is symbolized by a letter of the alphabet, for example, the sum flip-flop, S. Flip-flops are more specifically identified by a modifying subscript as in the case of one term of the input/output register, F_5 . The true and false states of a flip-flop are described respectively by the upper-case letter (with modifying subscript) as in the example F_5 and its prime notation, F_5' (F-five-prime).

F ₅	TRUE
F_' 5	FALSE

When the flip-flop is set to the true or false state, it is identified by a function symbol specified by lower-case letters preceded by a "one" or "zero" written as follows:



When relating the flip-flop state to the binary number for which it stands (one or zero), it may be useful to make an analogy to a child's teeter-totter: when the flip-flop is set to the true state and the F_5 "end" is up, then $F_5 = 1$; at the same time the F_5 "end" is down and $F_5' = 0$. Conversely, when the flip-flop is reset to the false state and the F_5' "end" is up, then $F_5' = 1$; at the same time the F_5 "end" is down and $F_5' = 0$. Conversely, when the flip-flop is reset to the false state and the F_5' "end" is down and $F_5 = 0$. By application of simple logic, for a given flip-flop state (true or false), when one term of the flip-flop equals one, the other must equal zero; change the state of the flip-flop and the terms exchange values -- the first term becomes equal to zero and the second term becomes equal to one.



The designation 1^{f_5} translates in linguistic form to "one-set-Ffive"; 0^{f_5} translates to "zero-set-F-five". Specified input conditions are required to effect a one-set or zero-set operation, and these conditions are represented by equations as in the examples that follow:

 $1^{f_{5}} = K_{5}I_{4}T_{pp}$ translates to: one-set F-five by K-five and $1^{f_{5}} = K_{5}I_{4}T_{pp}$ translates to: one-set F-five by K-five and 1-four and T-p-p translates to: zero-set F-five by Z-one-prime and N-six.

There may be a single specified input condition to effect the setting or resetting of a given flip-flop, but there are usually multiple conditions deriving from various computer functions. These multiple conditions are expressed by either the logic "and" sign (\cdot) or the logic "or" sign (+), or both in combination, and may be found for any particular function in the listing of logic equations included in this manual. The logic "and" sign (\cdot) is not written between the terms of a conditional equation but is understood:

$$1^{t}5 = K_5 \cdot I_4 \cdot T_{pp}$$
 is written $1^{t}5 = K_5 I_4 T_{pp}$

Amplifying the previous example:

$$1^{f_{5}} = K_{5}I_{4}T_{pp} + Z_{1}N_{6} + F_{4}F_{3}F_{1}C_{t} + (etc)$$

$$0^{f_{5}} = Z_{1}N_{6} + N_{12} + P_{d3}T_{40} + (etc) \quad (from Appendix II, Logic Equations)$$

This is read as one-set F-five by K-five and I-four and T- $\underset{pp}{\text{Pp}}$ Z-one and N-six OR F-four-prime and F-three-prime and F-one and C-t OR (etc).

The step beyond linguistically forming the equational conditions of the computer logic is to interpret the symbols of the functions: F_5 is one of five input-output register flip-flops; K_5 is one of the input channel switches; I_4 is a flip-flop that signifies one of the five operational states of the computer; T_{pp} is the tape-punch-pulse flip-flop. In a final interpretation of the equation $1^{f_5} = K_5 I_4 T_{pp}$, the number five flip-flop (F_5) of the input-output register is one-set by the TRUE state of the number five input channel switch (K_5) when the computer is in I_4 state of operation and the tape-punch-pulse flip-flop is also in the TRUE state. An interpretation and brief analysis of the conditional terms in the above examples as well as for all RECOMP flip-flops, registers, counters, etc, may be found in Appendix III, Circuit Board Charts.

Timing

The computer functions in a serial progression and the functions are initiated by a series of timing pulses. All flip-flop state changes are "triggered" by these pulses called "CLOCK" pulses. The timing pulses occur at regular intervals $(t_1, t_2, t_3, \dots, to t_{41})$ and are known as "bit" times written as the equational term "C". An equational condition coincident with a clock pulse (C) changes a flip-flop to the state indicated for the following bit time (t + 1). All equations have as a final term, whether written or not, the clock term (C): $1^{f_5} = K_5 I_4 T_{pp} C$.

This form of computer timing is known as synchronous timing.

Gates

The decision elements in the computer are comprised of diode "gates." Two types of diode gates operate to interpret data and transmit control signals: these are described as "AND" and "OR" gates. An AND gate requires all of its inputs to be true in order for its output to be true. An "OR" gate requires at least one of its inputs to be true in order for its output to be true. Diode AND gates contain anywhere from two to nine input terms (including the enabling clock pulse). As many as twenty OR gates are used to trigger any one flip-flop. An AND gate is indicated by the symbol **D**. An OR gate is described by the symbol **D** containing an interior plus sign.

Boolean Algebra

For ease in understanding simplifications of Boolean equations, several useful relationships are presented. Truth tables, following, serve to verify (a) through (k). The fundamental laws (l) through (p) are stated here without proof.

(a) A0 = 0
(b) A + 0 = A
(c) A1 = A
(d) A + 1 = 1
(e) AA = A
(f) AA' = 0
(g) A + A' = 1

(h) $A + AB = A$	
(i) $A + A'B = A + B$	
(j) $(AB)' = A' + B'$	DeMorgan's Theorem
(k) $(A + B)' = A'B'$	Demorgan's Theorem
(1) $AB = BA$	Commutative Law
(m) A + B = B + A	Commutative Law
(n) $A(BC) = AB(C) = A$	
(o) $A + (B + C) = (A + B)$	B) + C = A + B + C
(p) $A(B + C) = AB + AC$	C Distributive Law


A	Α'	(a) A0	(b) A + 0	(c) A1	(d) A + 1	(e) AA	(f) AA'	(g) A + A'
0	1	0	0	0	1	0	0	1
1	0	0	1	1	1	1	0	1
		(h)		(i)		(j)		(k)

А	B	A'	В'	AB	A + AB	A'B	A + B A	+ A'B	י (AB)	A' + B'	(A + B)	ישיא
0	0	1	1	0	0	0	0	0	1	1	1	1
0	1	1	0	0	0	1	1	1	1	1	0	0
1	0	0	1	0	1	0	1	1	1	1	0	1
1	1	0	0	1	1	Û	1	1	0	0	0	0

When two Boolean functions, A and B, are so related that A is true whenever B is true, though not necessarily conversely, then we say that A is included in B, written A = B. If also B = A, then obviously A = B. From the preceding truth table, we see that AC = AB.

Example of Logical Equations: To illustrate the method of deducing a set of logical equations, let us design a simple 3-stage binary counter that increases by "one" whenever a clock pulse is received up to a count of 7, resets itself to zero and repeats the process, ad infinitum. Table 4 shows the truth table for such a counter, where flip-flops X_3 , X_2 and X_1 contain the bits in descending order of significance.

Time (t + 1) Time t х₃ x₁ x₁ \mathbf{X}_{2} \mathbf{x}_{2} X₃



It is observed from table 4 that if $X_1 = 0$ at time t, then $X_1 = 1$ at time t + 1. In other words X_1 is set to the true state whenever it is in the false state, X_1 ', and a clock pulse, C, is received, or

 $1^{x}1 = X_{1}'C$

Similarly, X_1 is set to the false state whenever it is in the true state, X_1 , and a clock pulse is received, or

$$0^{\mathbf{X}}1 = \mathbf{X}_{1}\mathbf{C}$$

Further, X_2 is changed to the true state when it is false and X_1 is true and a clock pulse is received, or

 $1^{x}2 = X_{2}'X_{1}C$

while X_2 is changed to false when both itself and X_1 are true and a clock pulse is received, or

$$0^{x}2 = X_{2}X_{1}C$$

Finally, X_3 changes to the opposite state whenever both X_2 and X_1 are true and a clock pulse is received. The complete set of logical equations for this counter are therefore:

$$X_{1} 1^{x} 1 = X_{1}'C$$

$$0^{x} 1 = X_{1}C$$

$$X_{2} 1^{x} 2 = X_{2}'X_{1}C$$

$$0^{x} 2 = X_{2}X_{1}C$$

$$X_{3} 1^{x} 3 = X_{3}'X_{2}X_{1}C$$

$$0^{x} 3 = X_{3}X_{2}X_{1}C$$

It may be noted that any stage in a binary counter changes state whenever all less significant stages are true, or

$$X_{n} \boxed{ \begin{array}{c} 1^{x_{n}} = X_{n}'X_{n-1}X_{n-2} \dots X_{2}X_{1}C \\ 0^{x_{n}} = X_{n}X_{n-1}X_{n-2} \dots X_{2}X_{1}C \end{array} }$$

This means simply that adding a 1 changes the 0 in binary 0111111 to 1 or the leading 1 in 111111 to 0.

Summary

This, then, is the step-by-step analysis the engineer or technician will follow in reading RECOMP II logic equations. He may devise his own personal mental shortcuts and abbreviations in analyzing the equational notations, and as his familiarity with the whole system increases, the symbols will come to represent the elements of the computer circuitry, operating conditions, and logic resolution. When a competent RECOMP II maintenance engineer or technician is referred to the term I, he immediately understands the reference to be one of the operational states of the computer, the first step in a master sequence control which involves, among other things, a selection of the required command pair from memory and the gating of the command pair into the Z-register. There are a large number of flip-flops (approximately 180), gates (more than 10,000), and numerous other elements and functions designated by letters and subscripts connected with the computer logic. Because of the complexity of their interrelationships and interdependence, a thorough and intimate knowledge of the majority of the symbols and even of a large number of the more common multiple-symbol configurations used as conditional terms in the logic equations is desirable in order that they may be readily identified on sight. Working daily with the equations will lead to an understanding more easily than may be at first anticipated. It has been

found by an ever-increasing number of engineers and technicians that the logic notational form is by far the least complex and the most articulate method of logic circuit description. A compendium of logic equations representing all logic functions within the computer will be found in Appendices I and II of this manual. Further knowledge of Boolean algebra and boolean relationships may be found in Montgomery Phister's LOGICAL DESIGN OF DIGITAL COMPUTERS published by John Wiley & Sons, Inc, New York and London.

COMPUTER CHARACTERISTICS

RECOMP II is a general-purpose digital computer that performs all internal operations in the binary number system. The memory is a rotating magnetic disk, and input equipment consists of a photoelectric paper tape reader, an electric typewriter, and a control unit keyboard. Output information may be punched on paper tape, typed, or displayed on the control panel visual readout. All computer circuits are transistorized and diodes are used for logic gating.

Memory

The magnetic disk memory unit provides basic timing channels, arithmetic registers, rapid access loops, and information storage channels.

Information Storage

Sixty-three channels, each containing 64 words of information and one channel containing 48 words comprise the 4080-word addressable main storage. This portion of the memory permits nonvolatile information storage. The magnetic oxide-coated disk surface retains stored information until erasure is desired, even during power interruptions or power-off condition. Words in memory are addressed by four octal digits from 0000 to 7757. The first two digits identify the memory channel; the last two denote the sector or word within the channel. The average access time to stored information is one-half a disk revolution or approximately 9.0 milliseconds.

Rapid Access Loops. In order to provide rapid access to stored information, two high-speed recirculation loops, L and V, of eight words each are available in programing. Loop addresses are indicated from octal 7760 to 7767 and from 7770 to 7777, respectively. The least significant digit specifies which of the eight words in a loop is addressed. Access to loop information averages 0.95 millisecond. Information contained in the loops is volatile, subject to erasure during power interruption or power-off condition.

Arithmetic Register. Five recirculating loops or registers, each containing one word, are located on the memory disk. The A-register or accumulator stores the result of any arithmetic operation. The Rregister stores the remainder in division, the least significant half of a double-length product or dividend, or the exponent of a floating-point number. The Z-register contains the command pair being obeyed at a given time. The B-register holds the number whose address is found in the command. The R-register holds the exponent of a floating-point number. The B and Z-registers are not directly accessible to the programer.

Timing Channels. Two permanently-recorded tracks on the disk provide basic timing controls for the computer operation. The clock channel contains a sine wave with a nominal frequency of 151 kc, at the nominal motor speed of 3450 rpm. After wave shaping this results in 2624 equally-spaced pulses which control the triggering of logic gates on the inputs to the flip-flops. Clock pulses are denoted by the letter C in the logic equations. The origin channel has a single pulse that serves as a reference for the nonvolatile storage by resetting counters used in memory addressing.

Word Format


A word consists of 41 bits (binary digits) which may represent either numerical quantities to be operated upon or computer commands that specify the operations to be performed. The right-most bit is used for memory synchronization and is not available in programing. The word formats for numerical quantities and commands are shown in figure 10.

Numbers. If a word contains a numerical quantity, the left-most bit stores the sign (1 if plus, 0 if minus) followed by the absolute value of the number as shown in figure 10. Normally, the computer assumes the binary point to be between the sign and the most significant bit (i.e., numbers are considered less than "one" in absolute value).

Commands. Single-address commands are stored two to a word. Each command has a sign bit, an operation code of two octal digits (6 bits), and an address containing four octal and one binary digit (13 bits) as shown in figure 10. The sign associated with a command has no effect on its execution except when sense switches are used. The operation code determines the arithmetic or logic operation to be performed. The address portion is the memory location of an operand for arithmetic commands, the number of binary shifts for a

NUMERICAL QUANTITY

Assumed position of binary point



COMMAND PAIR




Figure 10. Word Format for Numerical Quantities and Commands

47

shift command, the octal code for punching and printing, or it has no significance at all. For arithmetic commands, the four octal address digits refer to the memory channel and sector of the operand. Depending on whether it is a 0 or 1, the additional bit specifies the first or second command in a word. This command indicator bit is significant only in the address of transfer-of-control and partial substitution commands.

Command List

The commands available in RECOMP are shown in table 5 with their octal operation codes, execution times, and explanatory notes.

Word	Numerical	Operation	
Times	Code	Symbol	Operation
		••••••••••••••••••••••••••••••••••••••	
Fixed -Poi	nt Arithmetic		
1 + T	00	CLA w	Clear and add. $(w) \rightarrow A$
2 + T	01	ADD w	Add. (w) + (A) - A
1 + T	02	CLS w	Clear and subtract. $-(w) \rightarrow A$
2 + T	03	SUB w	Subtract. (A) - (w) \rightarrow A
40 + T	13	MPR w	Multiply and round. (w) X (A) \rightarrow A
40 + T	11	MPY w	Multiply (unrounded). (w) X (A)->
			A, R
42 + T	21	DSR w	Divide single length and round.
			$(A)/(w) \rightarrow A$
41 + T	20	DSL w	Divide single length (unrounded).
			$(A)/(w) \rightarrow A, R (rem)$
42 + T	23	DVR w	Divide (double length) and round.
			$(A, R)/(w) \rightarrow A$
41 + T	22	DIV w	Divide (double length unrounded).
			(A, R)/(w)→A, R (rem)
1 + T	60	STO w	Store. (A)->w
*	42	STA w	Store address. (A)a → w
a .			a
2 + n	40	ARS n	Accumulator right shift. Shift (A) n
a .			right, sign untouched.
2 + n	41	ALS n	Accumulator left shift. Shift (A) n
			places to the left, sign untouched.
42 + T	25	SQR w	Square root. /(w)-A.
			-

Table 5. RECOMP II Commands

*Main Memory: 32 + T; Rapid Access Storage: 4 or 8 + T write

Word Times	Numerical Code	Operation Symbol	Operation
Floating-P	oint Arithmeti	.c	
1 + T	30	FCA w	Floating clear and add (w, w $+ 1$) \rightarrow A, R.
5 + D + T	04	FAD w	Floating add. $(w, w + 1) + (A, R) \rightarrow$ A, R.
1 + T	34	FCS w	Floating clear and subtract. - $(w, w + 1) \rightarrow A$, R.
5 + D + T	06	FSB w	Floating subtract. $(A, R) - (w, w + 1)$ A, R.
46 + D + T	07	FMP w	Floating multiply. (w, w + 1) X (A, R) A, R.
47 + D + T	05	FDV w	Floating divide. (A, R)/(w, w +1)-> A, R.
1 + T	35	FST w	Floating store. $(A, R) \rightarrow (w, w + 1)$,
43 + S + T	44	FSQ w	Floating square root. $\sqrt{(w, w + 1)}$ A, R.
2 + n	45	FNM	Floating normalize. (A, R) normalized.
Input - Out	put		
	71	RDY w	Read from Y reader. Location counter-set to w.
	73	RDZ w	Read from Z reader. Location counter-set to w.
1 + 2N*	36	DIS w	Display. Display (w) on display register.
	74	PNC n	Punch character. Punch character corresponding to n.
	72	TYC n	Type character. Type character corresponding to n.
	76	PTC n	Punch and type character. Punch and type character corresponding to n.
	14	PNW w	Punch word. Punch (w).
	12	TYW w	Type word. Type (w).
	16	PTW w	Punch and type word. Punch and type (w).

*N = Number of positions on the display register (excluding initial sign) activated by instructions.

49

Word Times	Numerical Code	Operation Symbol	Operation
Block Tran	sfers		
7 + T	64	CTL w	Copy to L loop. (w) to (w + 7)
7 + T	65	CFL w	Copy from L loop. (7760) to (7767)
7 + T	66	CTV w	Copy to V loop. (w) to $(w + 7) \rightarrow 7770$ to 7777.
7 + T	67	CFV w	Copy from V loop. (7770) to (7777)
Control			
3	50	TZE w	Transfer on zero. If $(A) = \pm 0$, transfer to w.
3	52	TPL w	Transfer on plus. If (A) _s = +, transfer to w.
3	51	TMI w	Transfer on minus. If (A) _s = -, transfer to w.
3	53	TOV w	Transfer on overflow. If overflow occurs, transfer to w.
3	57	TRA w	Transfer (unconditional). Transfer to w.
3	54	TSB w	Transfer on switch B. If on, transfer.
3	55	TSC w	Transfer on switch C. If on, transfer.
3	56	TSD w	Transfer on switch D. If on, transfer.
3	77	HTR w	Halt and transfer. Stop computer and reset location counter to w.
Miscellane	ous		
1 + T	33	EXT w	Extract. Erase all bits in A except those in which corresponding bits in w are "ones".
2	43	XAR	Exchange A and R. Interchange (A) and (R).
1 + T	15	SAX	Store and exchange A and X. (A)—w, interchange (A) and (X).

Symbol

w = memory location whose address is w

(w) = contents of w

A = A-register

(A) = contents of the A-register

R = R-register

(R) = contents of the R-register

X = X - register

(X) = contents of the X-register

w_a = address portion of memory location w

(A) = address portion of the contents of the A-register

(A) = sign portion of the contents of the A-register

T = access time

D = difference in exponent parts of two floating-point numbers

n = number of shifts required by instruction

Timing Information

Main memory: 33.5 word times, average access time

Rapid Access Storage

Read:	3.5 word times	average access time
Write:	5.5 word times	average access time


1 word time: 0.27 millisecond


Basic Computer Operation

The functional operation of the computer may be regarded as shown in figure 11. The solid lines represent information flow and the dashed lines indicate functional control. Commands selected from memory control information flow and arithmetic processes.

Location Counter

The location counter is a 13-stage binary counter, designated G_{12} , G_{11}, \ldots, G_0 which stores the memory address of the command. During execution of a command, the location counter is increased by "one" to the address of the following command. This normal sequencing of the location counter is broken only where a transfer-of-control command is to be obeyed. The location counter is set initially when filling the computer.





Master Sequence Control

Normal computer operation requires that three different functions take place successively (see figure 12). First, the word containing the desired command is located and transferred from the memory to the Z-register. This is called command selection, and is identified with the true state of the timing flip-flop I_1 . Since I_1 involves the selection of a full word from memory, this function is not repeated for the second command in a pair.

During the second function, command interpretation, the word referred to by the address of the command is located and transferred from memory to the B-register. I_2 is the flip-flop associated with command interpretation. Third, the command is executed whereby the required arithmetic or logical operation is performed. Flip-flop I_3 represents command execution. During execution of each command the location counter (G) is augmented to its succeeding value unless a transfer-of-control command is encountered. The master sequence control cycle is then repeated for the new command pair and so on until a stop command or error turns




Figure 12. RECOMP Master Sequence Control Cycle

RECOMP to the noncompute state I_4 . The master control sequence is initiated and the COMPUTE indicator is lighted by the control panel START button or the "S" character from the typewriter or the tape reader.

Noncompute Modes

Computer operation as described is suspended whenever flip-flop I_4 becomes true. During the I_4 state, however, any of the following input-output functions may be performed.

Fill Computer

Filling commands and numbers into memory and setting the command counter is accomplished through operation of any one of the input devices; keyboard, tape reader, or typewriter.

Verify Input

Verification of internally stored information may be achieved by comparison with the orginal input tapes. This function is performed automatically by pressing the VERIFY button on the tape reader and reading the tape.

Readout

Visual readout of information stored in any memory position or arithmetic register is possible in command, octal, or decimal format. The three possible binary groupings which allow these formats are initiated by the three readout buttons marked DECIMAL, OCTAL, and COMMAND.

Timing Source

The memory clock channel furnishes clock pulses necessary for all flip-flop triggering. Binary digit and sector counters and special timing flip-flops maintain the proper memory-referencing index.

Origin Flip-Flop

The single pulse on the origin channel is sensed by a read head and amplified by the origin pulse amplifier, X_{or} . X sets the origin flip-flop, X_{o} , which provides counter and timing flip-flop synchronization. After being set to the true state by the origin pulse, X_{o} resets itself to the false state during the bit time immediately following:

$$X_{o} \qquad 1^{X} o = X_{or}^{C}$$
$$0^{X} o = X_{or}^{'} C$$

Young Digit Counter

The Young digit counter provides the basic bit time and interval information for the computer. The terms P_2 , P_3 , P_4 , P_5 operate as a shift counter; the terms P_1 and P_6 operate as conditional elements of and in conjunction with the counter. Its specific design goal is minimal logic, including the logic for associated timing flip-flops.

The memory reading and writing processes are serial operations, proceeding from least to most significant bit. The Young digit counter identifies each of the 41 bits within a given word and furnishes appropriate signals for control and arithmetic operations. The Young digit counter consisting of flip-flops P_1 through P_6 , counts clock pulses module 41.

The counting cycle is set to zero (bit time 1) by X_{o} or on completion an entire counting cycle. Logical equations for the Young digit counter are shown on the next page.

P₁
$$1^{p_{1}} = P_{5}' P_{1}' X_{o}' C + P_{6}' P_{5} P_{4}' P_{3}' X_{o}' C$$

 $0^{p_{1}} = P_{5}' P_{1}C + X_{o}C$
P₂ $1^{p_{2}} = P_{1} X_{o}' C$
 $0^{p_{2}} = P_{1}' C + X_{o}C$
P₃ $1^{p_{3}} = P_{2}C$
 $0^{P_{3}} = P_{2}' C$
P₄ $1^{p_{4}} = P_{3} X_{o}' C$
 $0^{p_{4}} = P_{3}' C + X_{o}C$
P $1^{p_{5}} = P_{0} X_{o}' C$

$$P_{5} = P_{4}X_{o}C$$

$$0^{p}5 = P_{4}C + X_{o}C$$

$$P_{6} = P_{6}P_{5}P_{4}P_{3}P_{2}C$$

$$0^{p}6 = T_{41a}C$$

COUNTER LOGIC

It is observed in the logic for P_1 (figure 13) that $P_5'P_1C$ one-sets P_1 at the proper points except for T_{22} . The X_0 flip-flop signifies the memory reset point or origin. X_0' allows the counter to count except when being reset. $P_6'P_5P_4'P_3'X_0'C$ provides one-set of P_1 at $T_{21}C$.

 $P_5'P_1C$ zero-sets P_1 at the proper times and X_0C zero-sets P_1 for primary synchronization.

The logic for P_2 shows that it copies P_1 except at the origin.




Figure 13. RECOMP II Digit Counter

The logic for P_3 indicates a normal left shift. However, a question may arise about the validity of omitting the X_0^C term in the zero-set logic. This will be considered subsequently. The logic for $P_4^{}$ and $P_5^{}$ indicates normal left shifting.

Observe in the logic for P_6 that at the end of each word time P_6 is zero-set by T_{41}^{C} . When the counter is first turned on, $P_6^{}$ may either be a "one" or a "zero". After a maximum of one word time, $P_6^{}$ will be forced back to the proper sequence by T_{41}^{C} .

At this point, P_3 and P_6 logic will be considered in greater detail. Note that the logic for both of these flip-flops does not contain the X_0^C term for resetting the counter. Therefore, the random settings of these flip-flops, when the computer is first turned on, must be analyzed. The cases possible at T_1 (after the first origin pulse, X_0^C) are:

	P ₆	P ₅	$^{P}4$	Р 3	P ₂	P_1
CASE I	0	0	0	<u> </u>	0	0
CASE II	0	0	0	1	0	0
CASE III	1	0	0	0	0	0
CASE IV	1	0	0	$\overline{1}$	0	0

<u>Case I</u> - This is the proper array T_1 so no further discussion of this case is required.

<u>Case II</u> - The following truth table is constructed using the counter logic equations:

	P 6	P ₅	$^{P}4$	P 3	P 2	P ₁
T ₁	0	0	0	1	0	0
	0					
^Т 3	0	1	0	0	1	0
	0					

At the count of 4 the counter is back in step.

	P ₆	P ₅	P ₄	P ₃	P2	Pl
T ₁	1	0	0	0	0	0
			0			1
			0			0
$^{\mathrm{T}}4$	1	0	0	1	0	1
	1		1	0	1	0

The first time the incorrect value of P₆ affects the picture is at $T_{21}C$. Here P₁ does not become one-set as is normal

	P 6	P ₅	$^{P}4$	P 3	P2	Pı	
^т 21	1	1	0	0	0	0	
т ₂₂	1	0	0	0	0	0	
^T 23		0	0	0	0	1	Legitimate array for T ₂₂

From this point on, the counter proceeds normally except that it is one count behind the actual bit time (as referenced to X_0). At actual T_{40} , the array is:

This array appears to the logic as T_{39} . The T_{40} flip-flop then is turned on $(1^{T}40 = P6P_5P_3P_2'P_1'C)$. The array at actual T_{41} is:

and at actual T_1 (X_o causes zero-set of P_1 , P_2 , P_4 , P_5)

$$P_6 P_5 P_4 P_3 P_2 P_1$$

 $T_1 1 1 0 0 0 0$

Since the T_{41} C reset term becomes true one clock later than usual $(1^{T}41 = T_{40}^{C}C)$, P_{6}^{C} is set at actual $T_{1}^{C}C$.

The counter is still one count behind and will remain so until the origin (X_0) again comes true (one disk revolution later). At actual T_{41} of the 64th word, the array is 1 1 1 0 0 0. The origin now zero-sets P_1 , P_2 , P_4 and P_5 ; giving 1 0 0 0 0 0 at actual T_1 . The T_{41} flip-flop now is true and at actual T_2 , P_6 is zero-set giving 0 0 0 0 0 1. The counter is now in step. It therefore requires over one disk revolution to synchronize the counter for Case III.

Case IV

	P ₆	P ₅	P_4	P ₃	P 2	Pl
^т 1	1	0	0	1	0	0
	1		1			1
			0	0	× 1	0
T_4		0	0	1	0	0
		0	1	0	0	1

Table 6. Synchronization Process

		P ₆	P 5	\mathbf{P}_4	P 3	P ₂	Pl	
s ₀	тı	1	0	0	1	0	0	
- 0	${}^{\mathrm{T}}_{41}$	1	0	1	0	0	1	*
s ₁	^т 1	1	1	0	0	1	0	$S_i = sector number$
1	${}^{T}_{41}$		0			0	0	
S	T_1	1	0	1	0	0	1	
2	^т 41	1	1	0	0	1	0	
S ₆₃	т	1	0	0	1	0		**
05	$^{\mathrm{T}}$ 41	1	0	1	0	0		
s ₀	T_1	1	0	0	0	0	0	***
	$\frac{11 \text{ Sits per word}}{3 \text{ bits per cycle}} = \frac{10 \text{ Lyberyord per fit sits.}}{\text{ second array of the three is found at T}_{41}$							
** $\frac{64 \text{ words per revolution}}{3 \text{ words per cycle}} = \frac{21-1/3 \text{ cycles per revolution.}}{\text{Therefore, the array 1 0 0 1 0 0}} \\ \frac{21-1/3 \text{ cycles per revolution.}}{\text{Therefore, the array 1 0 0 1 0 0}}$								
*** P_1 , P_2 , P_4 , and P_5 are zero-set at T_{41} C of S_{63} by X_0 .								

At T₁ S (after the second X) Case IV reduces to Case III. Since Case III requires over one disk revolution to provide synchronization, the total synchronization time for Case IV is over two disk revolutions.

Special Digit Times

Particular counts of the digit counter are required for numerous control and arithmetic functions in the computer logic. It is economical to create special timing flip-flops in such cases rather than to form lengthy "AND" gates using the P flip-flops. In particular, signals are required at digit times 40, 41, 1 and 2, therefore three flip-flops are provided. Flip-flop T₄₀ is set to 1 by the count of 39 and is therefore true during time 40 at which time it resets itself to 0 at T₄₁.

$$T_{40} = P_6 P_5 P_3 P_2' P_1' C$$

$$0^{t} 40 = T_{40} C$$

 T_{41} is turned on by T_{40} , T_1 by T_{41} , and T_2 by T_1 . Each flip-flop resets itself to zero one bit-time after being turned on.

т ₄₁	$1^{t}41 = T_{40}C$	$^{ m T}_{ m 4la}$	$1^{t}41a = T_{40}C$]
TI	$0^{t}41 = T_{41}C$	тта	$0^{t}4la = T_{4la}C$	
т ₁	$1^{t}1 = T_{41}^{c}C$			-
	$0^{t}1 = T_{1}C$			
T ₂	$1^{t}2 = T_{1}C$			
	$0^{t}2 = T_2^{C}C$			HILAN?
.	C1. C1. D.T	 		

Timing flip-flop N_{q} is true for a single bit time of each word

$$N_{9} = G_{0} T_{1} C + G_{0}' P_{6}' P_{5} P_{4}' P_{3}' P_{2}' C$$
$$0^{n}9 = N_{9}C$$

If the right-hand command is being effected, G_0 is true, N_9 is set at T_1 and becomes true during bit time 2. If the left-hand command is being effected, G_0 is false, N_9 is set at bit time 21 and true during bit time 22. N_9 is used to turn on several time interval flip-flops such as N_1 , N_4 and N_6 .

Sector Counter

The sector counter consisting of flip-flops S_1 through S_6 indicates the sector address of the next word to pass under a given read head. Since the information channels on the memory contain 64 word-sectors, the sector counter increases by 1 during each word time from 0 to 63. Thus the sector counter changes by 1 during the same time that the digit counter sweeps through its entire 41-bit count. Initial zero reference is accomplished by gate X_0C on the zero input to each S flip-flop.

Associated with the sector counter is a sector address time flip-flop, N_1 , which is true only while the sector address (bits 3 through 8, or 23 through 28) of the current command is being read (see figure 10). Accordingly, N_1 is turned on by N_0 and turned off 6 bit times later.

 $N_{1} = N_{9}C$ $0^{n}1 = P_{2}P_{3}C$

During sector address times (bits 3 through 8 and 23 through 28), both P_2 and P_3 are true only at bit time 8 and at bit time 28. Additional P_1 diodes in these terms are therefore redundant.

Figure 14 illustrates the process by which the sector counter is augmented.

First, the increment "one" to be added to the S-counter sets the carry flip-flop K_s at T_1 of each word time. Next, cyclic right-shifting of the S-counter occurs during the six bit times of N_1 . During the end-around shift, if K_s is false, the state of S_1 is copied in S_6 ; if K_s is true, S_1 is reversed in S_6 . K_s is one-set when a zero appears in S_1 and remains in the false state for the duration of the word time. For example, figure 15 shows how the sector counter and related flip-flops behave when the sector count is advanced from 19 to 20. G_0 is assumed true. If G_0 is false, N_9 is true at bit time 22 instead of T_2 , and N_1 is true from 23 to 28 instead of 3 through 8. Although K_s is again set at T_1 , whatever changes formerly occurred in the sector counter and K_s during times 23 through 29.

$$\begin{split} {}^{K_{s}} & \left[\frac{1^{k_{s}} = T_{1}C}{0^{k_{s}} = S_{1} \cdot N_{1}C} \right] \\ {}^{S_{1}} & \left[\frac{1^{s_{1}} = S_{2}N_{1}C}{0^{s_{1}} = S_{2} \cdot N_{1}C + X_{0}C} \right] \\ {}^{S_{2}} & \left[\frac{1^{s_{2}} = S_{3}N_{1}C}{0^{s_{2}} = S_{3} \cdot N_{1}C + X_{0}C} \right] \\ {}^{S_{3}} & \left[\frac{1^{s_{3}} = S_{4}N_{1}C}{0^{s_{3}} = S_{4} \cdot N_{1}C + X_{0}C} \right] \\ {}^{S_{4}} & \left[\frac{1^{s_{4}} = S_{5}N_{1}C}{0^{s_{4}} = S_{5} \cdot N_{1}C + X_{0}C} \right] \\ {}^{S_{5}} & \left[\frac{1^{s_{5}} = S_{6}N_{1}C}{0^{s_{5}} = S_{6} \cdot N_{1}C + X_{0}C} \right] \\ {}^{S_{6}} & \left[\frac{1^{s_{6}} = S_{1}K_{s} \cdot N_{1}C + S_{1} \cdot K_{s}N_{1}C}{0^{s_{5}} = S_{1}K_{s} \cdot N_{1}C + S_{1} \cdot K_{s}N_{1}C} \right] \\ \end{split}$$


$$1^{5} = S_{6}N_{1}C$$

$$0^{5} = S_{6}'N_{1}C + X_{0}C$$

$$1^{5} = S_{6}K_{1}N_{1}C + S_{0}K_{0}C$$

$$1^{s} 6 = S_{1} K_{s} N_{1} C + S_{1} K_{s} N_{1} C$$
$$0^{s} 6 = S_{1} K_{s} N_{1} C + S_{1} K_{s} N_{1} C + X_{o} C$$

63



RC8-126

Figure 14. Sector Counter Augmentation

64

508-T-6

Bit Time	^т 1	^N 9	^N 1	K _s	s ₆	s ₅	S_4	S ₃	S ₂	s ₁	
1	1	0	0	0	0	1	0	0	1	1	$= 23_8 = 19_{10}$
2	0	1	0	1	0	1.	0	0	1	1	
3	0	0	1	1	0	1	0	0	1	1	
4	0	0	1	1	0	0	1	0	0	1	
5	0	0	1	1	0	0	0	1	0	0	
6	0	0	1	0	1	0	0	0	1	0	
7	0	0	1	0	0	1	0	0	0	1	
8	0	0	1	0	1	0	1	0	0	0	
9	0	0	0	0	0	1	O	1	0	0	
10	0	0	0	0	0	1	0	1	0	0	
	•	•	•	•	•	•	•	•	•	•	
41	, O	0	0	0	0	1	0	1	0	0	$= 24_8 = 20_{10}$

Figure 15. Example of Sector Counting

Such a counter is sometimes called a one-input adder because it performs ordinary serial addition with only one operand, the other being assumed zero and the carry stage initially set to one.

COMMAND SELECTION I1

The first step, I_1 , in the master sequence of normal computation involves selection of a command pair from memory and then gating it into the Z-register. Command selection is identified by flip-flop I, being one-set. The location counter, flip-flops G_1 through G_{12} , specifies the memory location of the desired command pair. G_7 through G_{12} determine the memory channel and G_1 through G_6 determine the sector to be read in that channel.

Recirculation of Location Counter

The 12-bit G-counter experiences right-shifting during I_1 from bit times 3 through 14, or 23 through 34 (depending on whether the right-or left-hand command is being executed). N_A furnishes the necessary timing.

$$\begin{array}{c} N_{4} \\ \hline 1^{n}4 = I_{1}N_{9}C \\ \hline 0^{n}4 = P_{5}P_{4}P_{3}C \end{array} \end{array}$$

The terms in $0^{n}4$ are true at bit times 14 and 34 respectively and at no other time during the intervals 3 through 14 and 23 through 34 (see figure 13). Recirculation logic for the G-counter is shown in figure 16.

The expression $K_{g}'F_{0}'U_{1}$ in the final G_{12} logic is always true during command selection, I_{1} , in the compute mode, I_{4}' . Reasons for this expression will be presented in later sections of this manual.

Channel Selection

The channel address originally contained in G_7 through G_{12} can be read from G_1 during bit times 9 through 14 or 29 through 34 as the G-counter shifts. A "channel address time" flip-flop N_5 defines the time interval.

$$N_{5} = (N_{1}P_{5})D_{0}'D_{10}'D_{11}'R_{c1}'I_{3}'C$$

$$0^{n_{5}} = P_{5}P_{4}P_{3}C$$

Examination of figure 13 will show that the terms in parentheses are true at bit times 6 and 26 respectively while the terms in $_{0n5}$ can turn N_5 off only at 14 and 34 respectively. The expression outside the parentheses in $_{1n5}^{n}$ is true during I_1 except for the last word time.

The channel register, flip-flops C_1 through C_6 , receives the channel address bits as follows: C_6 copies G_1 during N_5 while the C-register is shifted right.

$$\begin{array}{c} G_{1} & \boxed{1^{g_{1}} = G_{2}N_{4}C} \\ 0^{g_{1}} = G_{2}'N_{4}C} \\ G_{2} & \boxed{1^{g_{2}} = G_{3}'N_{4}C} \\ 0^{g_{2}} = G_{3}'N_{4}C} \\ 0^{g_{2}} = G_{3}'N_{4}C} \\ G_{3} & \boxed{1^{g_{3}} = G_{4}N_{4}C} \\ 0^{g_{3}} = G_{4}'N_{4}C} \\ G_{4} & \boxed{1^{g_{4}} = G_{5}N_{4}C} \\ 0^{g_{4}} = G_{5}'N_{4}C} \\ G_{5} & \boxed{1^{g_{5}} = G_{6}N_{4}C} \\ 0^{g_{5}} = G_{6}'N_{4}C} \\ G_{6} & \boxed{1^{g_{10}} = G_{11}N_{4}C} \\ 0^{g_{10}} = G_{11}'N_{4}C} \\ G_{11} & \boxed{1^{g_{11}} = G_{12}N_{4}C} \\ 0^{g_{11}} = G_{12}'N_{4}C} \\ G_{12} & \boxed{1^{g_{12}} = G_{1}N_{4}I_{1}I_{4}'C - G_{1}N_{4}K_{g}'F_{0}'U_{1}C} \\ 0^{g_{12}} = G_{1}'N_{4}I_{1}I_{4}'C - G_{1}'N_{4}K_{g}'F_{0}'U_{1}C} \\ \end{array}$$

Figure 16. Recirculation Logic for the G Counter

C1	$1^{c_1} = C_2^{N_5}C_1$	C ₄	$1^{c_4} = C_5^{N_5}C$
	$0^{c_1} = C_2'N_5C$		$0^{c_4} = C_5' N_5 C$
C2	$1^{c_{2}} = C_{3}N_{5}C$	С ₅	$1^{c_{5}} = C_{6}^{N_{5}}C_{5}$
	${_0}^{c}{_2} = C_3'N_5C$		$0^{c_5} = C_6' N_5 C$
C ₃	$1^{c_{3}} = C_{4}^{N_{5}}C_{5}$	с ₆	$1^{c_{6}} = G_{1}I_{1}N_{5}C$
	$0^{c_{3}} = C_{4}'N_{5}C$		$0^{c_{6}} = G_{1}'I_{1}N_{5}C$

Information from eight of the 64 memory read amplifiers is gated into the memory read power amplifiers M_{ra} , M_{rb} , M_{rc} , M_{rd} , M_{re} , M_{rf} , M_{rg} , M_{rh} , as determined by the three least significant channel bits in C_1 through C_3 . (Clock pulses are not required here because M_{ra} , b, c, M_{rd} , e, f, g, h, are amplifiers, not flip-flops. As a result, there is no time delay in this transfer of information.)

$$M_{ra} = (C_{3}'C_{2}'C_{1}')M_{ro} + (C_{3}'C_{2}'C_{1})M_{r1} + (C_{3}'C_{2}C_{1}')M_{r2} + (C_{3}'C_{2}C_{1}')M_{r3} + (C_{3}C_{2}'C_{1}')M_{r4} + (C_{3}C_{2}'C_{1})M_{r5} + (C_{3}C_{2}C_{1}')M_{r6} + (C_{3}C_{2}C_{1})M_{r7}$$

$${}_{0}{}^{m}{}_{ra} = (C_{3}'C_{2}'C_{1}')M_{ro}' + (C_{3}'C_{2}'C_{1})M_{r1}' + (C_{3}'C_{2}C_{1}')M_{r2}' + (C_{3}'C_{2}C_{1})M_{r3}' + (C_{3}C_{2}'C_{1}')M_{r4}' + (C_{3}C_{2}'C_{1})M_{r5}' + (C_{3}C_{2}C_{1}')M_{r6}' + (C_{3}C_{2}C_{1})M_{r7}'$$

$$\begin{split} \mathbf{M}_{rb} & \left[\begin{array}{c} \mathbf{1}^{\mathbf{m}}_{rb} = (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r8} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r12} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r13} + \\ & (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r14} + (\mathbf{C}_{3}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r15} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r13} + \\ & (\mathbf{C}_{3}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r14} + (\mathbf{C}_{3}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r15} + \\ & (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r8} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r12} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r10}^{'} + \\ & (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r14}^{'} + (\mathbf{C}_{3}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r12}^{'} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r13}^{'} + \\ & (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r14}^{'} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r17}^{'} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r18}^{'} + \\ & (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r19}^{'} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r21}^{'} + \\ & (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r19}^{'} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r21}^{'} + \\ & (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r22}^{'} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r23}^{'} + \\ & (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r22}^{'} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r23}^{'} + \\ & (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r22}^{'} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r23}^{'} + \\ & (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r22}^{'} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r23}^{'} + \\ & (\mathbf{C}_{3}^{'}\mathbf{C}_{2}\mathbf{C}_{1}^{'})\mathbf{M}_{r24}^{'} + (\mathbf{C}_{3}^{'}\mathbf{C}_{2}^{'}\mathbf{C}_{1}^{'})\mathbf{M}_{r23}^{'} + \\ & \mathbf{M}_{rd} \\ & \mathbf{M}_{rd} \\ \hline \mathbf{M}_{rd} \\ \hline \mathbf{M}_{rd} \\ \hline \mathbf{M}_{rd} \\ \hline \mathbf{M}_{rd} \\ \mathbf{M}_{rd} \\ \hline \mathbf$$

 $(C_{3}C_{2}C_{1}')M_{r30} + (C_{3}C_{2}C_{1})M_{r31}$

-T-6

$$\begin{bmatrix} 0^{m} rd = (C_{3}'C_{2}'C_{1}')Mr_{24}' + (C_{3}'C_{2}'C_{1})Mr_{25}' + (C_{3}'C_{2}C_{1}')Mr_{26}' + \\ (C_{3}'C_{2}C_{1})Mr_{27}' + (C_{3}C_{2}'C_{1}')Mr_{28}' + (C_{3}C_{2}'C_{1})Mr_{29}' + \\ (C_{3}C_{2}C_{1}')Mr_{30}' + (C_{3}C_{2}C_{1})Mr_{31}' \end{bmatrix}$$

M_{re}

$$1^{m} re = (C_{3}'C_{2}C_{1}')Mr_{32} + (C_{3}'C_{2}'C_{1})Mr_{33} + (C_{3}'C_{2}C_{1}')Mr_{34} + (C_{3}'C_{2}C_{1})Mr_{35} + (C_{3}C_{2}'C_{1}')Mr_{36} + (C_{3}C_{2}'C_{1})Mr_{37} + (C_{3}C_{2}C_{1}')Mr_{38} + (C_{3}C_{2}C_{1})Mr_{39}$$

$$0^{m}re = (C_{3}'C_{2}'C_{1}')Mr_{32}' + (C_{3}'C_{2}'C_{1})Mr_{33}' + (C_{3}'C_{2}C_{1}')Mr_{34}' + (C_{3}'C_{2}C_{1})Mr_{35}' + (C_{3}C_{2}'C_{1}')Mr_{36}' + (C_{3}C_{2}C_{1})Mr_{37}' + (C_{3}C_{2}C_{1}')Mr_{38}' + (C_{3}C_{2}C_{1})Mr_{39}'$$

 M_{rf}

$$\begin{bmatrix} 1^{m} rf = (C_{3}'C_{2}'C_{1}')Mr_{40} + (C_{3}'C_{2}'C_{1})Mr_{41} + (C_{3}'C_{2}C_{1}')Mr_{42} + (C_{3}'C_{2}C_{1}')Mr_{43} + (C_{3}C_{2}'C_{1}')Mr_{44} + (C_{3}C_{2}C_{1}')Mr_{45} + (C_{3}C_{2}C_{1}')Mr_{46} + (C_{3}C_{2}C_{1})Mr_{47} \end{bmatrix}$$

.

$$0^{m} rf = (C_{3}'C_{2}C_{1}')Mr_{40}' + (C_{3}'C_{2}C_{1})Mr_{41}' + (C_{3}'C_{2}C_{1}')Mr_{42}' + (C_{3}'C_{2}C_{1})Mr_{43}' + (C_{3}C_{2}C_{1}')Mr_{44}' + (C_{3}C_{2}C_{1})Mr_{45}' + (C_{3}C_{2}C_{1}')Mr_{46}' + (C_{3}C_{2}C_{1})Mr_{47}'$$

$$\begin{split} \mathbf{M}_{rg} & \begin{bmatrix} \mathbf{1}^{m}_{rg} = (\mathbf{C}_{3}'\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{48} + (\mathbf{C}_{3}'\mathbf{C}_{2}'\mathbf{C}_{1})\mathbf{Mr}_{49} + (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{50} + \\ & (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1})\mathbf{Mr}_{51} + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{52} + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1})\mathbf{Mr}_{53} + \\ & (\mathbf{C}_{3}\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{54} + (\mathbf{C}_{3}\mathbf{C}_{2}\mathbf{C}_{1})\mathbf{Mr}_{55} \end{bmatrix} \\ \hline \mathbf{0}^{m}_{rg} = (\mathbf{C}_{3}'\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{48}' + (\mathbf{C}_{3}'\mathbf{C}_{2}'\mathbf{C}_{1})\mathbf{Mr}_{49}' + (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{50}' + \\ & (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1})\mathbf{Mr}_{51}' + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{52}' + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1})\mathbf{Mr}_{53}' + \\ & (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1})\mathbf{Mr}_{54}' + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1})\mathbf{Mr}_{55}' \end{bmatrix} \\ \mathbf{M}_{rh} & \mathbf{1}^{m}_{rh} = (\mathbf{C}_{3}'\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{56} + (\mathbf{C}_{3}'\mathbf{C}_{2}'\mathbf{C}_{1})\mathbf{Mr}_{57} + (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{58} + \\ & (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1})\mathbf{Mr}_{59} + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{60} + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{61} + \\ & \mathbf{C}_{3}\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{56}' + (\mathbf{C}_{3}'\mathbf{C}_{2}'\mathbf{C}_{1})\mathbf{Mr}_{57}' + (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{58}' + \\ & (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{56}' + (\mathbf{C}_{3}'\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{57}' + (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{58}' + \\ & (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{56}' + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{57}' + (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{58}' + \\ & (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{56}' + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{60}' + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{58}' + \\ & (\mathbf{C}_{3}'\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{59}' + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{60}' + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{61}' \\ & (\mathbf{C}_{3}\mathbf{C}_{2}\mathbf{C}_{1}')\mathbf{Mr}_{62}' + (\mathbf{C}_{3}\mathbf{C}_{2}'\mathbf{C}_{1}')\mathbf{Mr}_{63}' \end{bmatrix}$$

Careful study of the memory read power amplifier logic reveals that when the least significant octal channel address digit is n, we may write

M_{ra}	l ^m ra = M _{rn}	Mrc	$1^{m} rc = M r(n + 16)$
	0^{m} ra = M rn'		$0^{m}rc = Mr(n + 16)'$
м		м	m = M
rb	$1^{m}rb = Mr(n+8)$	rd	$1^{m} r d = M r (n + 24)$
	$0^{m}rb = Mr(n+8)'$		$0^{m} rd = M_{r} (n + 24)'$

71

$$M_{re} = \frac{1^{m}re = M_{r(n + 32)}}{0^{m}re = M_{r(n + 32)'}}$$

$$M_{rg} = \frac{1^{m}rg = M_{r(n + 48)}}{0^{m}rg = M_{r(n + 48)'}}$$

$$M_{rf} = \frac{1^{m}rf = M_{r(n + 40)}}{0^{m}rf = M_{r(n + 40)'}}$$

$$M_{rh} = \frac{1^{m}rh = M_{r(n + 56)}}{0^{m}rh = M_{r(n + 56)'}}$$

$$M_{rh} = \frac{1^{m}rh = M_{r(n + 56)'}}{0^{m}rh = M_{r(n + 56)'}}$$

where $0 \le n \le 7$.

Information from only one of the eight read power amplifiers is copied into the memory flip-flop M_r according to the states of C_6 , C_5 , and C_A .

$$M_{r} = C_{6}'C_{5}'C_{4}'M_{ra} + C_{6}'C_{5}C_{4}M_{rb} + C_{6}'C_{5}C_{4}'M_{rc} + C_{6}'C_{5}C_{4}M_{rf} + C_{6}C_{5}C_{4}M_{rf} + C_{6}C_{5}C_{4}M_{rf} + C_{6}C_{5}C_{4}M_{rf} + C_{6}C_{5}C_{4}M_{rf} + C_{6}C_{5}C_{4}M_{rb} + C_{6}C_{5}C_{4}M_{rf} + C_{6}C_{5}C_{4}M_{rb} + C_{6}C_{5}C_{4}M_{rc} + C_{6}C_{5}C_{4}M_{rb} + C_{6}C_{5}C_{5}C_{4}M_{rc} + C_{6}C_{5}C_{4}M_{rb} + C_{6}C_{5}C_{5}C_{4}M_{rc} + C_{6}C_{5}C_{4}M_{rf} + C_{6}C_{5}C_{5}C_{4}M_{rf} + C_{6}C_{5}C_{5}C_{5}M_{rf} + C_{6}C_{5}C_{5}C_{5}$$

Thus, for a given binary configuration in C_1 through C_6 , M_r will accept the information read from only one memory channel. For example if the channel address of a commandis 45, ${}_{16}^{C} {}_{05}^{C} {}_{04}^{C} {}_{13}^{C} {}_{02}^{C} {}_{1}^{1}$ in binary, then $C_3 C_2' C_1$ becomes true and M_{r5} , M_{r13} , M_{r21} , M_{r29} , M_{r37} , M_{r45} , M_{r53} , and M_{r61} are copied into M_{ra} , M_{rb} , M_{rc} , M_{rd} , M_{re} , M_{rf} , M_{rg} , and M_{rh} respectively. Since $C_6 C_5' C_4'$ is also true, M_{rf} (= M_{r45}) is copied into M_r as required.

Sector Selection

In order to locate the sector identified in G_1 through G_6 , it is necessary to wait for the sector counter S_1 through S_6 to reach agreement with G_1 through G_6 , respectively. Obviously, such agreement must occur within a disk revolution since this is the duration of a complete sector count (0 through 63). Since the S counter is right-shifted through S_1 during N_1 (bit times 3 through 8 or 23 through 28) while the G-counter is similarly shifted through G_1 during N_4 (bit times 3 through 14 or 23 through 34), it is clear that S_1 and G_1 will contain corresponding bits during the 6-bit interval N_1 .(See figure 17.)

 S_o is the memory read selection flip-flop; it is set to zero at every T_{41} pulse. During N_1 , flip-flops G_1 and S_1 are sampled for disagreement, recognizable by their having opposite states. Any such disagreement between G_i and S_i (i = 1, 2, ..., 6) is used to turn S_o on

$$S_{o} = (G_{1}S_{1}' + G_{1}'S_{1})I_{1}N_{1}C - G_{1}S_{1}'I_{2}'I_{3}'N_{1}C + G_{1}'S_{1}I_{2}'I_{3}'N_{1}C$$


$$G_{1}'S_{1}I_{2}'I_{3}'N_{1}C$$

$$0^{s}_{o} = T_{41}C$$

Where $I_2'I_3'$ in the final S_0 logic includes I_1 . Thus, if S_0 has not been turned on by the end of the word time, T_{41} , agreement must have been attained and the desired sector has been located.

Command Gating

The memory read gating flip-flop, D_0 , is turned on if S_0 is true at T_{41} . D_0 resets itself to zero at the next T_{41} .



-T-6

$$D_{0} = \frac{\int_{1}^{d_{0}} = S_{0} \int_{p_{1}}^{L} \int_{1}^{T} \int_{4}^{T} \int_{41}^{T} C}{\int_{0}^{d_{0}} = D_{0} \int_{41}^{T} C}$$

where L_{P1}' refers to a nonvolitile channel. D_o is true for one complete word time (bit times 1 through 41) during which time it gates a command pair from memory into the Z-register.

$$Z_{41} = M_{r} D_{o} I_{1} C$$

$$0^{2} 41 = M_{r} D_{o} I_{1} C$$

where flip-flop Z_{41} is the transmitting end of the 41-bit command register. Since a word is read from memory serially, starting with the least significant bit, it is copied into Z_{41} in the same sequence. Thus, Z_{41} will contain the most significant (sign) bit immediately upon completion of the gating operation, i.e., during $D_0'T_1$. In order to conserve equipment in the mechanization of the 41-bit Z-register, only the Z_1 , Z_2 and Z_{41} positions are stored in flip-flops. The 38 intervening Z-bits are stored in a recirculating loop on the memory disk. Right-shifting of the Z-register is accomplished by the physical rotation of the disk past stationary reading and writing heads. (See figure 18.) Information from Z_{41} is transferred with no clocked delay to the Z-channel write amplifier.

$$Z_{w} = Z_{41}$$
$$0^{z_{w}} = Z_{41}$$

The output of Z_w activates the Z-channel write head which magnetizes in time sequence the portion of the disk passing under it. A read head located 38-1/2 bits in the direction of rotation from the write head is energized in time sequence by the same locally magnetized areas passing under it, 38-1/2 bit times later. A Z-channel read amplifier, Z_r , im-

proves the read head signal and is clocked into flip-flop Z₂.

$$Z_{2} \qquad \boxed{\begin{array}{c} 1^{z_{2}} = Z_{r}C \\ 0^{z_{2}} = Z_{r}'C \end{array}}$$

Information from Z_2 is shifted into Z_1

$$Z_{1} \qquad 1^{z_{1}} = Z_{2}^{C}$$
$$0^{z_{1}} = Z_{2}^{'C}$$

When a command pair has been written in the Z-register, the function of command selection is completed. Consequently both I and the gating 1

flip-flop D_{a} are turned off simultaneously.

$$_{0}^{i}_{1} = I_{1}^{D}_{0}^{T}_{41}^{C}$$

Until I is reestablished, the selected command pair in the Zregister is available for sampling and interpreting. This is easily accomplished by continuously rewriting back on the disk the information that has just been read from it.

$$\frac{1^{z_{41}} = Z_{1}I_{1}'C}{0^{z_{41}} = Z_{1}'I_{1}'C}$$

This one-word recirculation loop allows all the bits in the Z-register to be observed sequentially (in flip-flop Z_1 , for example) during each oneword time cycle. In discussing the Z-register small letters z_i represent the information bits in the Z-channel with subscripts corresponding to the bit positions in a word. Illustrated is the quiescent condition existing between consecutive clock pulses $T_{41}C$ and T_{1C} (i. e., flip-flop T_1 is in the true state). Coincidentally with the clock pulse that set T_1 (i. e. $T_{41}C$), the Z-channel read head sensed the magnetic pattern of z_2 on the disk. At the same time that z_2 was read, it was amplified by Z_r and clocked into flip-flop Z_2 . Simultaneously, the previously sensed z_1 bit was clocked from Z_2 into the Z_1 flip-flop, while the z_{41} bit was clocked from Z_1 or M_r into Z_{41} to be written via Z_w onto the disk.

Since the memory read flip-flop M_r receives its pulse train from

whatever channel is indicated by the C-register, it is imperative that flip-flops C_1 through C_6 remain static during memory gating. Flip-flop

508-T-6




Figure 18. Operation of Z Register

77

 N_5 must be true in order for shifting to occur in the C-register. Therefore N_5 is inhibited from coming true during memory read gating, D_0 , as follows.

$$n_{1}^{n} = D_{0}'(\dots)$$

Command Gating from Loops L and V

1

Both 8-word recirculation loops may contain numerical data and/or commands. If a command to be executed is stored on a loop, the G-counter will contain its loop address. As always, during I_1 the channel

address bits are shifted into the C-register and the sector address bits are sampled for coincidence with the S-counter. However, the interpretation of the loop address differs from that of the information channel address as described below.

Loop Selection.

$$L_{p1} = D_{0} D_{11} I_{3} R_{c1} T_{1}$$

$$0^{1}_{p1} = G_{1} I_{1} S_{5}$$

Notice that L_{pl} is one-set at T_1 time of I_3 '. This would make L_{pl} one-set during T_1 time of the first word time of I_1 . Also observe the eight most significant bits of loop address are all ones (the loop address being present in the G-register). This indicates that the occurrence of a zero in G_1 during N_5 time (recall that the G-register circulates during this time T_7 through T_{14} or T_{27} through T_{34}) would indicate that a loop was not desired, and the logic would zero-set L_{pl} . Since there is no logic to one-set L_{pl}' again, L_{pl}' would indicate main memory. On the other hand, if L_{pl} were not zero-set a loop address would be indicated, i.e., L_{pl} would remain one-set.

If a loop is selected, it then remains to determine which loop. L_{p2} , the L-V selection flip-flop,

$$L_{p2} = G_{1}N_{1}P_{5}I_{1}C$$

$$0_{p2} = G_{1}N_{1}P_{5}I_{1}C$$

is designed to determine this; L_{p2} zero-set indicates the L loop and L_{p2} one-set indicates the V loop. In the binary notation for the loop address that the 4th least significant bit is zero for the L loop and a one for the V loop. This bit is called the loop indicator bit. At T_6 or T_{26} time this bit appears in G_1 of the G-register, and is indicated in the logic by the appearance of N_1P_5 . If G_1 is one-set at T_6 or T_{26} time, L_{p2} is one-set during the remainder of N_1 . If G_1 is zero-set at T_6 or T_{26} time, L_{p2} is zero-set during the remainder of N_1 . P_2' is included in the one-set logic for L_{p2} to keep L_{p2} one-set or zero-set during the remainder of N_1 .

Loop Design

A detailed description of the high-speed loops is desirable at this point. Since the two loops are identical, the description applies to either L or V. For convenience, however, reference will be made to the L loop.

Loop Recirculation

As seen in figure19, information on the loop is preserved by recirculation around a path that includes a 325-1/2-bit portion of a memory channel, associated read and write heads and amplifiers, L_{r8} and L_w , and w

three flip-flops, L₂, L₁ and L₄₁.

The complete recirculation path stores 328 bits which is exactly equal to eight 41-bit words. This closed path is interrupted (between L_1 and L_{41}) only when new information is to be written on the loop; it will be fully described in a later section. When a word is to be read from the loop, as during I_1 , it is necessary only to wait until it circulates around to a position that is accessible for gating out. With this method a waiting period of from one to eight word times may be required for access to a random word on the loop.

$$\begin{array}{c} L_{1} & \begin{array}{c} 1 & 1 & 1 & 2 \\ 1 & 1 & 1 & 2 \\ 0 & 1 & 1 & 2 \\ 0 & 1 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ 1 & 2 & 1 & 2 \\ 0 & 1 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ 0 & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 2 & 1 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 2 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 2 \\ \end{array} \\ \\ & \begin{array}{c} L_{2} & 1 & 2 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 \\ \end{array} \\ & \begin{array}{c} L_{2} & 1 & 2 & 2 \\ \end{array} \\ \\ & \begin{array}{c} L_{2} & 1 & 2 & 2 \\ \end{array} \\ \\ & \begin{array}{c} L_{2} & 1 & 2 & 2 \\ \end{array} \\ \\ & \begin{array}{c} L_{2} & 1 & 2 & 2 \\ \end{array} \\ \\ & \begin{array}{c} L_{2} & 1 & 2$$

Supplementary Reading Station

Reduction of access time is achieved by placement of an additional read head within the loop approximately midway between the other heads. With two reading stations four words apart in an 8-word loop, the maximum time before a random word passes under a read head is clearly four word times. Use of supplementary read heads and associated amplifiers L_{r4} and V_{r4} thus improves reading access time by a factor of two. Determining from which head and the exact time to read information from the loop is covered in the next section.

Loop Sector Selection


Since each loop contains eight word sectors, a 3-stage binary counter is needed for sector addressing. Happily, the three least significant stages of the S-counter, S_3 , S_2 and S_1 , serve this purpose well.

This loop sector counter counts eight word times from binary 000 to 111, resets to 000, and repeats indefinitely. The three most significant sector bits are ignored in loop addresses, e.g., sectors 010011 and 111011 both refer to loop sector 3. If the loop sector count is binary 001 when a given word is being written on the loop, it will be 101 when the same word is passing under the 4-word read head, and it will have recycled back to 001 when the word is passing under the 8-word read head. Since the loop sector counter must agree with the corresponding address bits of a given word when it is written on the loop, the same agreement must therefore exist when the word is read from the 8-word read head. It follows that when the desired word is read from the 4-word read head, the loop sector counter must differ by 4 from the corresponding address bits. Conveniently, decimal 4 is binary 100 which, added or subtracted from a binary address, has no effect on the two least significant bits and reverses the next (see table 7).

Loop Sector Address of Word Under:							
Write Head	4-Word Read Head	8-Word Read Head					
000	100	000					
001	101	001					
010	110	010					
011	111	011					
100	000	100					
101	001	101					
110	010	110					
111	011	111					

Table 7. Sector Counting in 8-Word Loops

81



(Dashad lines indicate no clocked delay)

Figure 19. Operation of 8-Word Loop During I_1

82

508**-**T-6

It may be recalled that flip-flop S_0 is turned on during I_1N_1 whenever the sector and address bits shifted into S_1 and G_1 disagree. Thus, if S_0 is still false after three bits have been sampled (at bit time 6 or 26), then flip-flop S_8 is not set, which indicates that the desired word must be gated from the 8-word read head.

$$S_{8} = S_{0}D_{10}I_{1}N_{1}P_{2}C = S_{0}D_{10}M_{3}N_{1}P_{2}C$$

$$O_{8}^{8} = S_{7}T_{41}C + I_{1}D_{10}T_{41}C$$

Figure13 reveals that N_1P_2 ' can occur at either bit time 6 or 26 depending on the state of G_0 . S_8 is reset to zero at T_{41} . Also, if S_0 is false after only two bits have been sampled (at bit time 5 or 25), flip-flop S_7 is not set.

$$S_{7} = S_{0}D_{10}I_{1}N_{1}P_{4}P_{1}C = S_{0}D_{10}N_{1}M_{3}P_{4}P_{1}C$$
$$0^{s_{7}} = T_{41a}C$$

Figure 13 shows $N_1 P_4 P_1$ ' is true only at bit time 5 or 25. S_7 is zero-set at every T_{41} . At the end of a word time, if S_7 is false and S_8 is true, then the S- and G-counters agree in the two least significant positions and disagree in the next, indicating that the desired word must be gated from the 4-word read head. Information from either head is copied into a common flip-flop, K_0 (figure 19).

$$K_{o} = L_{2a}L_{p2}S_{7}S_{8}C + L_{2}L_{p2}S_{8}C$$
$$0^{k_{o}} = L_{2a}L_{p2}S_{7}S_{8}C + L_{2}L_{p2}S_{8}C$$

where L_{p2}' identifies the L-loop. The use of L_2 instead of L_{r8} is necessitated by circuit restrictions that prevent power amplifiers from driving more than one gate; also L_{2a} is used instead of L_{r4} for the same reason. If $L_{p2} = 1$, the V-loop read heads affect K₀ in the same manner.

$${}_{1}^{k}{}_{o} = V_{2a}L_{p2}S_{7}S_{8}C + V_{2}L_{p2}S_{8}C$$
$${}_{0}^{k}{}_{o} = V_{2a}L_{p2}S_{7}S_{8}C + V_{2}L_{p2}S_{8}C$$

Command Gating from Loop

For a loop address, L_{pl} is true, and S_7 ' indicates that the desired word will appear under one of the read head during the next word time. Consequently, the loop gating flip-flop D_{10} is turned on at T_{41} and remains on for a full word time.

$$D_{10} \begin{bmatrix} 1^{d_{10}} = S_{7} L_{P1} D_{10} T_{41} C = S_{7} L_{P1} D_{10} T_{3} (D_{1} + D_{3} + D_{4}) T_{41} C \\ 0^{d_{10}} = D_{10} T_{41} C \end{bmatrix}$$

During $D_{10}I_1$, the command pair read from the loop into K_0 is gated into the Z-register as required.

$$1^{z_{4!}} = K_{o}^{D} 1_{0}^{I} 1_{1}^{C}$$

 $0^{z_{41}} = K_{o}^{'D} 1_{0}^{I} 1_{1}^{C}$

One additional precaution is necessary. During gating it is imperative that K_o continue to copy from the same head. This requires that flip-flops $L_{p2}S_7$ and S_8 not change state while D_{10} is true. L_{p2} is held fixed by L-V indicator bit in the G-register which does not change during I₁.

When reading from the 8-word head, S_8 must remain off and is therefore inhibited from coming on by D_{10}' in $_{1}s_8$. When reading from the 4-word head, S_7 must remain off and is therefore inhibited from coming on by D_{10}' in $_{1}s_7$, while S_8 must remain on and is therefore inhibited from going off by S_7 in $_{0}s_8$. Finally, D_{10}' is inserted in $_{1}d_{10}$ to prevent D_{10} itself from being pulsed on both sides at the conclusion of the gating operation $D_{10}T_{41}$. Command selection I_1 is terminated when gating into the Z-register is completed.

$$0^{i_1} = I_1 D_{10} T_{41a} C$$

Command selection, I_1 , is concluded and command interpretation, I_2 , is initiated when a command pair has been gated into the Z-register from either an information channel by D_0 or a high-speed loop by D_{10} .

$$I_{2} = I_{1} D_{0} T_{41a} C + I_{1} I_{4} D_{10} T_{41a} C$$

The computer's primary function during $I_{2,i}$ is to select from memory the operand necessary for the execution of arithmetic commands. However, for certain nonarithmetic commands not requiring an operand, this function is superfluous. The command's operation code determines what is accomplished during I_2 and later during I_3 .

Operation Code Register

The operation code bits in a command pair (figure10) occupy positions 35 through 40 for the first command and positions 15 through 20 for the second command. During I₂ the selected command pair recirculates in the Z-register so that the least significant bit z_1 is in flip-flop Z₁ during bit time 1; the next bit z_2 is in Z₁ during bit time 2, and in general the nth bit is in Z₁ during bit time n. Recirculation is accomplished by

$$1^{z_{41}} = Z_{1}I_{2}C = Z_{1}I_{1}'C$$

$$0^{z_{41}} = Z_{1}'I_{2}C = Z_{1}'I_{1}'C$$

The operation code bits are available in flip-flop Z_1 during bit times 15 through 20 or 35 through 40; or one bit time earlier in Z_2 they are available during bit times 14 through 19 or 34 through 39. The latter timing is provided by the operation code time flip-flop N_2 .

$$N_{2} = I_{2}I_{4}'N_{5}P_{4}P_{2}P_{1}'C$$
$$0^{n}_{2} = P_{2}'P_{1}'C$$

where N_5 is true during the same interval (bit times 9 through 14 or 29 through 34) in I₂ as in I₁

$$1^{n_5} = I_2 (\dots) = I_3' (\dots)$$

Examination of figure13 shows that the three terms in $_{1}n_{2}$ can become true only at bit times 13 or 33, making N_{2} true starting with bit times 14 or 34 respectively. $P_{2}'P_{1}'$ in $_{0}n_{2}$ resets N_{2} to zero at bit times 19 or 39. The choice of interval depends on which command is being interpreted. For the left-hand command, $G_{0}' = 1$ and N_{2} is true during 34 through 39; for the right-hand command, $G_{0} = 1$ and N_{2} is true during 14 through 19. During N_{2} the operation code bits are shifted from Z_{2} into the operation code register, flip-flops D_{1} through D_{6}

D ₁	$1^{d_1} = D_2^{N_2^{C}}$	D_4	$1^{d_4} = D_5 N_2 C$
	$0^{d_1} = D_2'N_2C$		$_{0}^{d}_{4} = D_{5}'N_{2}C$
D ₂	$1^{d}2 = D_{3}N_{2}C$	D ₅	$1^{d_5} = D_6^{N_2^{C}}$
	$0^{d_2} = D_3' N_2^{C}$		$0^{d_5} = D_6' N_2^{C}$
D ₃	$1^{d_3} = D_4^{N_2^{C}}$	D ₆	$1^{d_{6}} = Z_{2}^{N_{2}C}$
	$0^{d_3} = D_4' N_2^{C}$		$0^{d}6 = Z_{2}'N_{2}C$

It should be noted that N_2 always becomes true during the first word time of I_2 and gates the operation code into the D-register in sufficient time for sampling at the first I_2T_{40} time.

Types I₂

Sampling of the operation code bits stored in the D-register determines the logical sequence to be followed during I_2 . For this purpose the computer commands may be categorized into three major types as follows.

No Memory Reference Required (Type 1)

Commands in this category do not require selection of an operand from memory. For all type-1 operations, the state change flip-flop N_{11} is set at T_{40} and reset at T_{41} .

N₁₁
$$\begin{bmatrix} 1^{n}_{11} = Type - 1 \text{ operation codes } T_{40}C \\ 0^{n}_{11} = T_{41}C \end{bmatrix}$$

 $\rm N_{11}$ being true during $\rm T_{41}$ then terminates $\rm I_2$ at the end of the first word time

$$0^{i}2 = 1^{N}1^{N}1^{C}$$

The I_2 diode in this gate prevents the I_2 flip-flop from being pulsed on both sides when it is set at the end of I_1 since N_{11} could be true at that time.

Referring to the Operation Code Matrix, figure 20, it will be observed that type 1 includes all transfer of control commands (first octal digit = 5), input-output and stop commands (first octal digit = 7), shift and normalize commands (octal codes 40, 41, 45), R-A interchange command (octal code 43) and transfer-to-memory command (octal code 60), and transfer to memory command with X, A interchange (octal code 15). All commands whose first octal code digit is 5 or 7 are covered by the combination D_6D_4 . Operation codes 40, 41 and 60 are included in D_6D_3 ' D_2 ', operation code 43 and 45 $D_6D_5'D_1$ and operation code 15 in $D_5'D_4D_3$ D_1T_{40} . Substituting these gates in the logical equation for N_{11} yields

$$1^{n}11} = D_{6}D_{4}T_{40}C + D_{6}D_{3}D_{2}T_{40}C + D_{6}D_{5}D_{1}T_{40}C + D_{5}D_{3}D_{4}D_{1}T_{40}C$$

87

	D3 D2	'D,	$D_3 D_3$	D	D_3D_2	D¦	D_3D_3	2D1	$\mathbb{D}_3\mathbb{D}_3$	2 D.	D_3D_2	D.	$D_3 D_2$	D,	$D_3 D_2$	D,
_ 1 _ 1 _	CLA	00	ADD	01	CLS	02	SUB	03	FAD	04	FDV	05	FSB	06	FMP	70
D6 D5 D4	Mo		Mo		Mo		M。		MBMA	(M)	Mq M4(N	1,0M2)	M ₈ M₄	(M_)	MqM4(M10 M)
		10	MPY	11	TYW	12	MPR	13	PNW	14	SAX	15	PTW	16		17
D6 D5 D4	M1		M		Μ ₁		Μ,		Mη		M, (M	د)	Mη		M,	\searrow
- ''	DSL	20	DSR	21	DIV	22	DVR	23		24	SQR	25		26		27
D6 D5 D4	M ₂		M2		M ₂		M ₂		M ₂	$\overline{\ }$	Μ₂		M ₂	$\overline{\ }$	M ₂	\searrow
	FCA	30		31	READOUT		EXT	33	FCS	34	FST	35	DIS	36		37
D6 D5 D4	M ₃		M3		M ₃		M ₃		Мз		Μ3		Μ₃		M3	\searrow
	SHR	40	SHL	41	STA	42	XAR	43	FSQ	44	FŇM	45	$\overline{\ }$	46		47
D6 D5 D4	M4		M4		M4 (M	ډ)	M4		M ₈ M4	+ (M₂)	M₄		MeMa		M4	\searrow
	TZE	50	TMI	51	TPL	52	τον	53	TSB	54	TSC	55	ΤSD	56	TRA	57
D6 D5 D4	M 5		M5		Ms		Ms		Μs		Μ5		M5		M5	
	STO	60		61		62		63	CTL	64	CFL	65	сту	66	CFV	67
D6 D5 D4	MG		MG		MG		MG		MG		MG		MG		MG	
	FNC	70	RDY	11	TYC	72	RDZ	73	PNC	74		75	PTC	76	HLT	דר
D6 D5 D4	Mi		Mı		Mη		Mı		Mη		M7	\mathbf{n}	Mη		Mη	

Figure 20. Operation Code Matrix

-T-6

Memory Referencing

The address portions of all commands except type 1 refer to memory or loop locations. As during I_1 , the C-register receives the channel address bits which select the desired channel for gating, while the S-counter is compared for coincidence with the sector address bits to ascertain the proper gating time. The procedure during I_2 differs from that during I_1 in that the address bits are initially stored in the recirculating Z-register instead of the G-counter. The channel address occupies bit positions 9 through 14 or 29 through 34 and is therefore available in flip-flop Z_1 during the corresponding bit times. As before N5 provides the necessary timing while information is shifted into the C-register after being copied in C_6 .

 N_5 provides the necessary timing while information is shifted into the

C-register after being copied in C₆.

$\mathbf{c}_{i} = \mathbf{C}_{i+1} \mathbf{N}_{5} \mathbf{C}$	
$0^{c_{i}} = C_{i+1} N_{5}^{C}$	i = 1, 2, 3, 4, 5.
$1^{c_{6}} = Z_{1}I_{2}N_{5}C$	
$0^{c_{6}} = Z_{1}'I_{2}N_{5}C$	

The sector address is available in Z_1 during bit times 3 through 8 or 23 through 28 for comparison with the corresponding S-counter bits. As in I_1 , S₀ remains false only when agreement exists during N_1 .

$$I_{0}^{s} = (Z_{1}S_{1}' + Z_{1}'S_{1})I_{2}N_{1}C = Z_{1}S_{1}'I_{1}'I_{4}'N_{1}C + Z_{1}'S_{1}I_{1}'I_{4}'N_{1}C$$

$$0_{0}^{s} = T_{41}C$$

For loop addresses, flip-flops S_7 , S_8 and D_{10} are affected by the same logic as during I_1 .

Number Selection Without Gating (Type 2)

For commands in this category, I_2 is terminated when the ad-

dressee has been located but not yet gated out of the memory. This occurs when the sector address of the command agrees with the sector count. As previously mentioned, this condition is indicated by the false state of the applicable sector selection flip-flop (e.g. S_0) at T_{41} . Gating associated with type 2 commands is performed during I_2 .

Figure 20 shows that type-2 commands include the 8-word transfers to or from the L and V loops (octal codes 64 through 67) and the 2-word transfer-to-memory (octal code 35). Of the five, only the CTL and CTV commands (codes 64 and 66) require reading from memory. $D_6 D_5 D_1$ ' is one of several combinations that covers these codes. Inclusion of type-1 codes in the combination causes no difficulty since such codes terminate I₂ after the first word time. N_{11} is set at T_{40} when the desired sector is ready for gating from memory.

$$1^{n}11 = S_{0}'D_{0}D_{5}D_{1}'T_{40}C$$

As with type-1 commands, N_{11} immediately terminates I_2 at T_{41} .

The remaining type-2 commands (octal codes 35, 65, 67) require writing on the memory. S_{11} is the sector selection flip-flop used for memory writing and corresponds to S_{2} for memory reading.

The nonvolatile memory channels utilize separate read and write heads spaced 180 deg or 32 sectors apart. Therefore the sector addresses of words passing under the read and write heads differ by 32 (= binary 100000). It follows that the binary addresses agree in all but the most significant bit. Since the S-counter is synchronized to indicate the addresses of words under the read-head, words under the write head may be identified by the sector counter with its most significant bit reversed. S_{11} , initially zero, is turned on if the desired sector address in G or Z and the S-counter disagree in any of the first five bits or agree in the sixth.

$$S_{11} = S_{0}N_{1}C + S_{0}P_{6}P_{5}P_{4}$$
$$0^{s_{11}} = T_{41}C$$

Thus if S_0 is still false after five bits have been sampled (at bit time 8 or 28) and becomes true after the sixth bit has been sampled (at bit time 9 or 29), then S_{11} is not set, indicating that the desired sector is the next to appear under the write head. If any of the above conditions is not met, S_{11} is set, indicating that the desired sector is not about to appear under the write head at this time. S_{11} is reset to zero every T_{41} .

Returning to the type-2 commands that require memory writing, clearly S_{11} ' and an appropriate D-register combination are sufficient to terminate I_2 . Because this group of commands includes codes 35, 65, and 67, figure ²⁰ reveals D_6D_1 and $D_4D_3D_1$ as the configurations. Thus

$$1^{n}11 = S_{11}' D_{4}D_{3}D_{1}T_{40}C + S_{11}'D_{6}D_{1}T_{40}C$$

One additional possiblity must be considered. The 2-word transferto-memory command, FST (octal code 35), could contain a loop address. Since S_8 is the sector selection flip-flop associated with loop writing and $D_4 D_3 D_1$ covers octal code 35, we may write

$$n_{11} = S_8' L_{p1} D_4 D_3 D_1 T_{40} C$$

vhere L indicates a loop address.

Number Selection with Gating (Type 3)

This category includes all commands not covered by types 1 and 2. Here the operand is located and gated out of memory during I_2 . As during I_1 , the applicable sector selection flip-flop (S or S₇) indicates by its false state at T_{41} the correct time to turn on the memory or loop gating flip-flop (D or D₁₀).

$$\frac{1^{d_{0}} = S_{0}' L_{p1}' I_{2} T_{41} C \leftarrow S_{0}' L_{p1}' I_{1}I_{4}' T_{41} C}{1^{d_{10}} = S_{7}' L_{p1} I_{2} T_{41} C \leftarrow S_{7} L_{p1} I_{3}' T_{41} C}$$

Instead of being gated into the Z-register as during I_1 , the addressee is gated into the B-register during I_2 . This is a one-word recirculating register consisting of four flip-flops (B_1 , B_2 , B_{40} , B_{41}) and a portion of the disk storing the remaining 38 bits between the B read and write heads. Thus the B-register differs from the Z-register only in storing one more bit in a flip-flop and therefore one less bit on the disk. Information from a memory channel or loop is gated into B_{41} as follows:

$$B_{41} = M_{r} D_{0} I_{2} C + K_{0} D_{10} I_{2} C$$
$$0^{b}_{41} = M_{r}' D_{0} I_{2} C + K_{0}' D_{10} I_{2} C$$

 B_{40} copies B_{41} .

$$B_{40} = B_{41} I_2 C = B_{41} M_3 M_0 C$$

$$0^{b}_{40} = B_{41} I_2 C = B_{41} M_3 M_0 C$$

where M ' in the final logic is always true in I₂. B_{40} is connected directly to the B-channel write amplifier, B_w .

$$B_{w} = B_{40}$$
$$0^{b}_{w} = B_{40'}$$

At the reading end of the B-channel, the read power amplifier B_r feeds into B_2 which in turn shifts into B_1 .

$$B_{2} = B_{1} C_{r}$$

$$0^{b} = B_{r} C$$

$$B_{1} = B_{2}I_{2}C \subset B_{2}M_{10}'N_{7}'E_{30}'C$$

$$0^{b_{1}} = B_{2}I_{2}C \subset B_{2}'M_{10}'N_{7}'E_{20}'E_{30}'C$$

where $E_{20}'E_{30}'$ is true except when filling the computer.

Having gated the desired number into the B-register, $D_0 \text{ or } D_{10}$ is reset.

$$\begin{array}{c} {}_{0}^{d}{}_{0} = {}^{D}{}_{0}^{T}{}_{41}^{C} \\ \\ {}_{0}^{d}{}_{10} = {}^{D}{}_{10}^{T}{}_{41}^{C} \end{array}$$

At the same time I_2 is terminated by N_{11} .

$$\begin{bmatrix} 1^{n}_{11} = D_{0}^{T}_{40}C + D_{10}^{T}_{40}C \\ 0^{\bar{i}}_{2} = I_{2}^{N}_{11}C \end{bmatrix}$$

COMMAND EXECUTION, I_3

During command execution, I_3 , the arithmetic and logical operations specified by the commands are actually carried out. I_3 is initiated at the same time I_2 is terminated.

$$1^{i}3 = J_0'I_2N_{11}C$$

where J_0 , the overflow flip-flop, is normally false.

Functional Groups

The computer's commands separate roughly into eight functional groups that are identified by flip-flops M_i (i = 0, 1, ..., 7) where i is the most significant octal digit of the operation code (see figure ²⁰). Three additional flip-flops, M_{8-10} , specify floating point operations. The D-register, having been filled with the operation code bits during I_2 , is used to set the appropriate M flip-flop simultaneously with the start of I_3 .

$$M_{0} \qquad 1^{m_{0}} = (D_{6}'D_{5}'D_{4}'D_{3}') J_{0}'I_{2}N_{11}C$$

$$M_{1} \qquad 1^{m_{1}} = (D_{6}'D_{5}'D_{4}) D_{1}J_{0}'I_{2}N_{11}C$$

$$M_{2} \qquad 1^{m_{2}} = (D_{6}'D_{5}D_{4}') J_{0}'I_{2}I_{4}'N_{11}C$$

$$M_{3} \qquad 1^{m_{3}} = (D_{6}'D_{5}D_{4}) J_{0}'I_{2}N_{11}C$$

$$M_{4} \qquad 1^{m_{4}} = (D_{6}D_{5}'D_{4}') J_{0}'I_{2}N_{11}C$$

$$M_{5} \qquad 1^{m_{5}} = (D_{6}D_{5}'D_{4}') J_{0}'I_{2}N_{11}C$$

$$M_{6} \qquad 1^{m_{6}} = (D_{6}D_{5}D_{4}') J_{0}'I_{2}N_{11}C$$

$$M_{7} \qquad 1^{m_{7}} = (D_{6}D_{5}D_{4}') J_{0}'I_{2}N_{11}C$$

$$M_{8} \qquad 1^{m_{8}} = (D_{5}'D_{4}'D_{3}D_{1}') I_{2}N_{11}J_{0}'C$$

$$M_{9} \qquad 1^{m_{9}} = (D_{6}'D_{5}'D_{4}'D_{3}D_{1}') I_{2}N_{11}J_{0}'C$$

$$M_{10} \qquad 1^{m_{10}} = M_{9}M_{4}U_{2}T_{4}I_{a}C$$

I₃ Timing

Most of the commands require a fixed number of word times for their execution during I_3 . It is necessary therefore to keep count of these word times in order to terminate the operations at the proper time. A computation cycle counter consists of flip-flops Q_1 through Q_6 and an associated carry flip-flop, Kq, to form a one-input adder which counts word times in the same manner as the sector counter. The Q-counter counts only during I_2 .

$$\begin{aligned} & \mathsf{Q}_{1} \begin{bmatrix} 1^{q}_{1} = \mathsf{Q}_{2}\mathsf{N}_{1}\mathsf{M}_{8}' + \mathsf{M}_{8}\mathsf{X}_{41}\mathsf{T}_{1}'\mathsf{C} \\ 0^{q}_{1} = \mathsf{Q}_{2}'\mathsf{N}_{1}\mathsf{M}_{8}' + \mathsf{I}_{5}\mathsf{T}_{41}\mathsf{C} + \mathsf{M}_{8}\mathsf{T}_{1}\mathsf{C} \end{bmatrix} \\ & \mathsf{Q}_{2} \begin{bmatrix} 1^{q}_{2} = \mathsf{Q}_{3}\mathsf{N}_{1}\mathsf{M}_{8}' + \mathsf{Q}_{1}'\mathsf{M}_{8}\mathsf{T}_{40}\mathsf{C} + \mathsf{X}_{41}\mathsf{M}_{8}\mathsf{U}_{1}'\mathsf{T}_{1}\mathsf{C} \\ 0^{q}_{2} = \mathsf{Q}_{3}'\mathsf{N}_{1}\mathsf{M}_{8}' + \mathsf{I}_{5}\mathsf{T}_{41}\mathsf{C} \end{bmatrix} \\ & \mathsf{Q}_{3} \begin{bmatrix} 1^{q}_{3} = \mathsf{Q}_{4}\mathsf{N}_{1}\mathsf{M}_{8}' + \mathsf{M}_{8}\mathsf{I}_{5}'\mathsf{U}_{1}'\mathsf{C}_{2}'\mathsf{T}_{40}\mathsf{C} \\ 0^{q}_{3} = \mathsf{Q}_{4}'\mathsf{N}_{1}\mathsf{M}_{8}' + \mathsf{M}_{8}\mathsf{I}_{5}'\mathsf{U}_{1}'\mathsf{C}_{2}'\mathsf{T}_{40}\mathsf{C} \\ \end{bmatrix} \\ & \mathsf{Q}_{4} \begin{bmatrix} 1^{q}_{4} = \mathsf{Q}_{5}\mathsf{N}_{1}\mathsf{M}_{8}' + \mathsf{M}_{8}\mathsf{M}_{0}'\mathsf{I}_{5}'\mathsf{U}_{1}\mathsf{T}_{41}\mathsf{C} \\ 0^{q}_{4} = \mathsf{Q}_{5}'\mathsf{N}_{1}\mathsf{M}_{8}' + \mathsf{M}_{8}\mathsf{M}_{0}'\mathsf{I}_{5}'\mathsf{U}_{2}\mathsf{T}_{41}\mathsf{C} \\ \end{bmatrix} \\ & \mathsf{Q}_{5} \begin{bmatrix} 1^{q}_{5} = \mathsf{Q}_{6}\mathsf{N}_{1}\mathsf{M}_{8}' + \mathsf{M}_{8}\mathsf{D}_{6}'\mathsf{X}_{2}'\mathsf{R}_{2}\mathsf{U}_{2}\mathsf{C} + \mathsf{M}_{8}\mathsf{U}_{1}'\mathsf{C}_{1}'\mathsf{T}_{41}\mathsf{C} \\ 0^{q}_{5} = \mathsf{Q}_{6}'\mathsf{N}_{1}\mathsf{M}_{8}' + \mathsf{M}_{8}\mathsf{X}_{2}\mathsf{R}_{2}'\mathsf{U}_{2}\mathsf{C} + \mathsf{M}_{8}\mathsf{U}_{2}\mathsf{R}_{2}'\mathsf{Q}_{5}'\mathsf{T}_{40}\mathsf{C} \\ \end{bmatrix} \\ & \mathsf{Counter Operation During }\mathsf{M}_{8}'\mathsf{M}_{0}'\mathsf{M}_{4}'\mathsf{M}_{10}' + \mathsf{M}_{8}'\mathsf{M}_{0}'\mathsf{M}_{9}' \\ & \mathsf{Commands} \end{aligned}$$

Inspection of the logic equations for Q_1 through Q_5 indicates that the usual one-input adder shift logic is present except for M_8 -type commands. M_8 commands are FAD, FSB, and FSQ. These commands use some of the Q flip-flops for various tests required by the floating-point mechanization. The addition of M_8 to gates for the logic of Q_1 through Q_5 will be discussed later with the floating commands.

Inspection of the logic for Q_6 reveals that this flip-flop has the usual one-input adder recirculation logic (similar to the logic for S_6 of the sector counter; plus the additional terms $P_m C + I_3'C$ in the zero-set logic. The $P_m C$ term is involved in the tape punch output mode, there-fore we will neglect its presence for compute operation. $I_3'C$ determines that Q_6 through Q_1 will be in their zero-set states by the start of I_3 . The I_3 terms in the one-set logic determine how long the counter will count. This, in turn, depends on the word times required by the command in I_3 .

The logic for the carry flip-flop K_q indicates that the carry will one-set at T_1 (similar to K_s ;) for $M_0'M_4'M_{10}' + M_0'M_9'$. These gates are to exclude operation of the counter during the portions of the floatingpoint instructions that require the Q flip-flops for testing. The zero-set logic for K_a is the usual one-input adder logic.

U₄₁, U₂, and U₁ Flip-Flops (Neglecting FDV, FMP, FAD, FSB, FSQ)

At the beginning of I_3 the U_{41} , and U_2 , flip flops are in their zeroset state by the logic:

$$_{0}^{U}_{41} = U_{41}^{T}_{41a}^{T}_{41a}^{T}_{41a}^{T}_{0}^{T}_{0}^{T}_{2} = U_{2}^{T}_{41}^{T}_{41a}^{T}_{0}^{T}_{1}^{T}_$$

The U_1 flip-flop is in its one-set state by the beginning of I_3 by the logic:

$$_{1}U_{1} = I_{3}C + M_{0}U_{2}T_{4la}C$$

Table 8 gives the counting sequence.

f				
TIME	LOGIC INVOLVED	\mathtt{U}_{41}	U ₂	υl
T ₁ I ₃	$_0 U_{41} = U_{41} T_{41a} C$	0	0	1
Word 1	${}_{1}^{0}{}_{1}^{2} = {}_{2}^{1}{}_{1}^{T}{}_{1}^{C}$ ${}_{1}^{0}{}_{1}^{1} = {}_{3}^{1}{}_{3}^{C} +$			
T ₁ I ₃	${}_{1}^{U_{2}} = A_{t}' {}_{3}^{U_{1}} {}_{1}^{T_{41}} {}_{5}' {}_{12}' {}_{C}$	0	1	0
Word 2	$_{0}$ ^U ₁ = $_{3}$ ^T $_{41a}$ ^U $_{1}$ ^I $_{5}$ ['] C			
T ₁ I ₃ Word 3	${}_{0}^{U_{2}} = {}_{2}^{T_{41}C} {}_{1}^{U_{1}} = {}_{0}^{U_{2}T_{41a}C}$	0	0	0,1
T ₁ I ₃	${}_{1}U_{41} = \dot{M}_{2}D_{1}'Q_{6}Q_{4}Q_{1}'T_{41a}C +$	1	0	0
Word 41	For DSL and DIV			
T ₁ I ₃	${}_{1}^{U}{}_{41} = {}^{M}{}_{2}^{D}{}_{1}^{Q}{}_{6}^{Q}{}_{4}^{Q}{}_{1}^{T}{}_{41a}^{C} +$	1	0	0
Word 42	For DSR, DVR, SQR			
T ₁ I ₃ '	${}_{0}^{U}{}_{41} = {}_{41}^{U}{}_{41a}^{T}{}_{41a}^{C}$	0	0	0
	$_1 U_1 = I_3'C$			
^T 2 ^I 3'	$_{J}U_{1} = I_{3}'C +$	0	0	1

Table 8. Counting Sequence

$$Q_{6} = Q_{1}K_{q}'N_{1}I_{3}P_{m}'C + Q_{1}K_{q}N_{1}I_{3}P_{m}'C$$

$$\mathbf{0}^{q_{6}} = Q_{1}'K_{q}'N_{1}C + Q_{1}K_{q}N_{1}C + P_{m}C + M_{8}C + I_{3}'C$$

$$K_{q} = I_{1}M_{0}'M_{4}'M_{10}'C + T_{1}M_{0}'M_{9}'C$$

$$O^{k}_{q} = Q_{1}'N_{1}C$$

Inasmuch as frequent reference must be made to the first and second word times in I_3 , special timing flip-flops, designated U_1 and U_2 , help to simplify the logic associated with such times. U_1 is true during I_3' and the first word time in I_3 , while U_2 is true only during the second word time in I_3 . U_{41} is true during the last word time which may be 41 or 42 in I_3 for certain type-3 commands.

$$U_{1} \begin{bmatrix} 1^{u_{1}} = I_{3}'C + M_{8}U_{1}'C_{1}'T_{41a}C + M_{0}U_{2}T_{41a}C + M_{9}M_{1}'M_{2}'U_{2}T_{41a}C + M_{9}B_{42}Q_{6}T_{41a}C \\ M_{9}B_{42}Q_{6}T_{41a}C \\ 0^{u_{1}} = I_{3}U_{1}I_{5}'T_{41a}C \\ U_{2} \begin{bmatrix} 1^{u_{2}} = I_{3}U_{1}I_{5}'N_{12}'A_{t}'T_{41}C \\ 0^{u_{2}} = U_{2}T_{41}C \end{bmatrix} \\ U_{41} \begin{bmatrix} 1^{u_{41}} = M_{2}D_{1}'Q_{6}Q_{4}Q_{1}'T_{41a}C + M_{2}D_{1}Q_{6}Q_{4}Q_{1}T_{41a}C \end{bmatrix}$$

Accumulator (A) and Remainder (R) Registers

 ${}_{0}^{u}{}_{41} = U_{41}^{T} T_{41a}^{T} C$

The A- and R-registers are available for use by the programer and, together with the B-register, hold operands and intermediate and final results of all arithmetic operations performed by RECOMP. Like the B- and Z-registers, they are one-word recirculating loops which store part of their information in flip-flops and the rest on the disk. The A-register has six flip-flops, A_1 , A_2 , A_3 , A_{39} , A_{40} and A_{41} , plus a 35-bit portion of the disk, while the R-register has four flip-flops, R_1 , R_2 , R_{40} and R_{41} , plus a 37-bit portion of the disk. Results produced by execution of a given command must be preserved until needed as operands for the next computation. This is accomplished if the A- and R-registers exhibit normal recirculation during I_2 .

In the A-register, A_1 copies A_2 except at T_{41} when A_1 is set to zero. During T_{41} , A_2 contains the synchronizing bit which must be zero for certain operations.

$$A_{1} = A_{2}I_{3}'T_{41}'(E_{20}'E_{30}'E_{40}')C$$
$$0^{a_{1}} = A_{2}'I_{3}'E_{30}'C + I_{2}T_{41}C$$

where the E terms can be true only when filling the computer. A_2 in turn copies A_3 .

$$A_{2} = A_{3}I_{3}E_{20}E_{40}C_{4$$

 A_3 receives its information from the A-channel read power amplifier, A_r .

$$A_{3} = A_{r}C$$

$$a_{3} = A_{r}C$$

$$a_{3} = A_{r}C$$

On the other side of the A-channel, the write amplifier, A_w , is directly connected to A_{39} .

$$A_{w} = A_{39}$$
$$0^{a_{w}} = A_{39}'$$

which copies A 40

$$A_{39} = A_{40}U_1 + T_1 + M_1' C$$

$$0^{a_{39}} = A_{40}'U_1 + T_1 + M_1' C$$

which in turn copies A₄₁

$$A_{40} = A_{41}I_{3}C = A_{41}M_{0}M_{1}U_{41}C$$
$$a_{40} = A_{41}I_{3}C = A_{41}M_{0}M_{1}U_{41}C$$

Finally A₄₁ copies A₁, closing the loop.

A₄₁
$$1^{a}_{41} = A_{1}^{I}_{3}'P_{0}'C$$

 $0^{a}_{41} = A_{1}'I_{3}'P_{0}'C$

 P_0 is true only during filling.

During recirculation in the R-register, R_1 copies R_2 which receives information from the R-channel read power amplifier, R_r .

R ₁	$1^{r}1 = R_{2}I_{3}P_{0}C$
	0 ^r 1 = R ₂ 'I ₃ 'P ₀ 'C

$$R_{2} \qquad 1^{r_{2}} = R_{r}^{C}$$
$$0^{r_{2}} = R_{r}^{\prime C}$$

The R-channel write amplifier, R_w , receives its signal from R_{40}

R w	$1^{r}w = R_{40}$
	0 ^r w = R ₄₀ '

which copies R_{41} .

$$R_{40} = R_{41}E_{30}U_{41}C$$

$$0^{r_{40}} = R_{41}E_{30}U_{41}C$$

 R_{41} copying R_1 completes the recirculation.

$$R_{41} = R_{1}I_{3}P_{0}C$$
$$0^{41} = R_{1}I_{3}P_{0}C$$

Clear-Add (CLA) and Clear-Subtract (CLS) Commands

The command CLA causes the word in memory location m to be transferred to the A-register. The command CLS differs only in that the sign of the word in m is reversed in the transfer to the A-register. The combination $M_0 D_1$ ' is true for both commands, with D_2 ' or D_2 added to specify the CLA or CLS commands respectively.

Since these commands belong to I_2 type-3, the word in memory location m is stored in the B-register during I_2 . It suffices therefore during I_3 to shift the B-register contents into the A-register, taking required action on the algebraic sign. This procedure is illustrated for the CLA-CLS commands by figure 21. The B-register is shifted right and the sign bit in B_{41} is duplicated in B_{40} for CLA command and reversed in B_{40} for CLS command.

r CLA
r CLA

$1^{b}40} = B_{41}D_{3}D_{2}D_{1}C$
0 ^b 40 = B ₄₁ 'D ₃ 'D ₂ 'D ₁ 'C
$1^{b}40 = B_{41}'M_{0}D_{2}D_{1}'C$
$b_{40} = B_{41}M_0D_2D_1C$

В

For CLS

The rest of the B-register follows the normal right shift.


$$1^{b}w = B_{40}$$

 $0^{b}w = B_{40}'$

$$B_{2} \qquad 1^{b_{2}} = B_{r}^{C}$$
$$0^{b_{2}} = B_{r}^{'C}$$

$$B_{1} \qquad 1^{b_{1}} = B_{2}M_{0}C = B_{2}M_{10}N_{7}E_{30}C$$
$$0^{b_{1}} = B_{2}M_{0}C = B_{2}M_{10}N_{7}E_{20}E_{30}C$$

Everything from the B-register including the sign is copied from B_1 into A_{41} and on through the A-register.



 $(M_0D_2D_1')$ $(D_3'D_2'D_1')$




Figure 21. Operation of CLA-CLS Commands

35 Bits on A-Chennel

ъ₂

^B2'

è2

A2'

A-3

^A3'

B₁

^E1'

A<u>1</u>

<u>^</u>'

 B_{40} receives the sign bit stored in B_{41} while the entire A-register contents are shifted-right one more bit. For a CLA command, B_{41} is duplicated in B_{40} .

$$1^{b}_{40} = B_{41}$$
 (CLA command) C = $B_{41}D_{3}D_{2}D_{1}C$
 $0^{b}_{40} = B_{41}$ (CLA command) C = $B_{41}D_{3}D_{2}D_{1}C$

whereas for a CLS command, $B_{41}^{}$ is reversed in $B_{40}^{}$

$$\begin{bmatrix} 1^{b}_{40} = B_{41} \text{ (CLS command) } C = B_{41} M_0 D_2 D_1 C \\ 0^{b}_{40} = B_{41} \text{ (CLS command) } C = B_{41} M_0 D_2 D_1 C \end{bmatrix}$$

The R-register recirculates the information. Because ${\tt R}_1$ is used as a gate, the recirculation takes place from ${\tt R}_2$ to ${\tt R}_{42}.$

$$R_{42} = R_{2}M_{0}C$$

$$\sigma_{42} = R_{2}M_{0}C$$

$$R_{41} = R_{42}M_{0}Q_{3}C$$

$$R_{41} = R_{42}M_{0}Q_{3}C$$

$$R_{40} = R_{41}M_{0}C = R_{41}E_{30}U_{41}C$$

$$\sigma_{40} = R_{41}M_{0}C = R_{41}E_{30}U_{41}C$$

$$R_{w} = R_{41}M_{0}C = R_{41}E_{30}U_{41}C$$

$$R_{w} = R_{40}C = R_{41}E_{30}C$$

$$R_{2} = R_{40}C$$

The R-register contents at the end of U_1 will be identical with that of the R-register one word earlier. Also, to force a zero sync bit in R_1 ,

 $0^{r}2 = R_{r}'C$

$$0^{r_1} = M_0^{T_40}C$$

The functions of the CLA and CLS commands are completed in a single word time, therefore the state change flip-flop N_{12} is set at T_{40} for one bit time and terminates I₃ and M₀ at T₄₁

$$N_{12} = M_0 D_1 T_{40}^{T} C_{12}^{T} = M_0 D_1 T_{40}^{T} C_{12}^{T} C_{12}^{T} C_{12}^{T} C_{13}^{T} = N_{12}^{T} C_{12}^{T} C_$$

It will be observed that N_{12} is used to terminate I_3 in the same manner that N_{11} was used to terminate I_2 .

Add (ADD) and Subtract (SUB) Commands

The command ADD causes the word in memory location m to be algebraically added to the word in the A-register. The command SUB causes the word in m to be algebraically subtracted from the word in the A-register. The R-register is unaffected by either command. M_0D_1 identifies this pair of commands, with D_2 being false for ADD and true for SUB (see figure 20). Being type-3 commands, the word in m is gated into the B-register during I_2 . It is therefore necessary, during I_3 , for the B-register contents to be added to or subtracted from the A-register contents and the result stored back in A.

The question of whether to perform absolute addition or subtraction depends not only upon the nature of the command but upon the algebraic signs of the operands as well. Ad lition of absolute values is required for ADD commands if the operands have the same sign and for SUB commands if the operands have opposite signs. Subtraction of absolute values is indicated for SUB commands if the operands have opposite signs. Flip-flop E indicates whether absolute addition or subtraction is required: E indicates addition; E ' indicates subtraction. The signs of the operands are in flip-flops A₄₁ and B₄₁ at T₁.

$$E_{o} = N_{5}C$$

$$e_{o} = A_{41}B_{41}M_{0}D_{2}U_{1}T_{1}C + A_{41}B_{41}M_{0}D_{2}U_{1}T_{1}C + A_{41}B_{41}M_{0}D_{2}U_{1}T_{1}C + A_{41}B_{41}M_{0}D_{2}U_{1}T_{1}C + A_{41}B_{41}M_{0}D_{2}C + A_{41}B_{41}M_{0}D_{2}M_{0}C + A_{41}B_{41}M_{0}D_{2}M_$$

Serial Binary Adder

It is well at this point to consider the characteristics of serial binary addition and subtraction of absolute values.

Serial addition means simply adding one digit position at a time starting from the least significant end and working toward the most significant end, each time recording the sum digit and temporarily storing the carry digit for use at the next digit time. It may be noted that this is the usual pencil-and-paper method of addition.

Assume the addend and augend are initially stored in the A- and B-registers, and during addition these registers are shifted-right so that flip-flops A_1 and B_1 contain corresponding bits at any given time. The bits in A_1 , B_1 , and the carry from the previous bit time in flip-flop K_a , determine the sum bit, S, and new carry bit. Figure 22 lists the eight possibilities that may occur.

Input	s, Tim	et	Outputs, 7	Time (t + 1)
A ₁	B ₁	K a	S	Ka
0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	0 1 1 0 1 0 0 1	0 0 1 0 1 1 1

Figure 22. Truth Table for Binary Adder

Inspection of figure 22 yields the following logic for the sum flip-flop, S,

$$1^{s} = A_{1}'B_{1}'K_{a}C + A_{1}'B_{1}K_{a}'C + A_{1}B_{1}'K_{a}'C + A_{1}B_{1}K_{a}C$$
$$0^{s} = A_{1}'B_{1}'K_{a}'C + A_{1}'B_{1}K_{a}C + A_{1}B_{1}'K_{a}C + A_{1}B_{1}K_{a}'C$$

Note in figure 22 that the carry flip-flop, K_a , changes from 0 to 1 only when A_1 and B_1 are both true, and from 1 to 0 only when A_1 and B_1 are both false, or

S

$$K_{a} \qquad 1^{k}_{a} = A_{1}B_{1}C$$
$$0^{k}_{a} = A_{1}B_{1}C$$

For other combinations of A_1 and B_1 , K_a remains in the same state. K_a must always be zero when the addition is started.

If the number in the B-register is to be subtracted from the number in the A-register, the truth table in figure 23 applies. Note that the "difference" column is identical in all cases with the S column in the adder, which means that the S logic can also be used to generate the difference when performing subtraction. K_a , which now contains the "borrow" bit, changes from 0 to 1 only when $A_1 B_1$ is true and from 1 to 0 only when $A_1 B_1$ is true. Thus the K logic may be expanded to cover both absolute addition and subtraction.

Inpu	ts, tin	ne t	Outputs, tim	e (t + 1)
A ₁	B ₁	Ka	Difference	K _a
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Figure 23. Truth Table for Subtractor

Ka	$1^{k}_{a} = E_{0}^{A} 1^{B} 1^{C} + E_{0}^{A} 1^{B} 1^{C}$	(Carry borrow logic)
	$_{0a}^{k} = E_{0a_{1}'B_{1}'C} + E_{0'a_{1}B_{1}'C}$	

Suppose we desire a more versatile logic system capable of addition and subtraction involving either the A- and B-registers or the A- and Rregisters. This is exactly the requirement in RECOMP where the operands, normally in A and B, occur in A and R when converting decimal to binary during fill. Instead of duplicating equipment with two adders, the one described above may be modified to perform both jobs by utilizing R_1 and B_1 as control flip-flops to gate the B- and R-registers respectively into the adder. It is necessary merely to replace B_1 by the "AND" combination B_1R_1 in the logic for S and K above. B_1 ' then becomes $(B_1R_1)' = B_1' + R_1'$ (by DeMorgan's Theorem). The final logic then becomes

(addersubtractor logic) S

$$\begin{bmatrix} 1^{s} = A_{1}'B_{1}'K_{a}C + A_{1}'R_{1}'K_{a}C + A_{1}'B_{1}R_{1}K_{a}'C + \\ A_{1}B_{1}'K_{a}'C + A_{1}R_{1}'K_{a}'C + A_{1}B_{1}R_{1}K_{a}C \\ 0^{s} = A_{1}'B_{1}'K_{a}'C + A_{1}'R_{1}'K_{a}'C + A_{1}'B_{1}R_{1}K_{a}C + \\ A_{1}B_{1}'K_{a}C + A_{1}R_{1}'K_{a}C + A_{1}B_{1}R_{1}K_{a}'C \end{bmatrix}$$

Ka	$k_{1a} = E_{0}A_{1}B_{1}R_{1}M_{4}T_{41}C + E_{0}A_{1}B_{1}R_{1}M_{4}T_{41}C$
	$_{0a}^{k} = E_{01}^{A} B_{1}^{B} A_{1}^{T} C + E_{01}^{A} B_{1}^{R} A_{1}^{C} + C_{01}^{A} C_{1}^{C}$
	$E_{o}A_{1}B_{1}M_{4}C + E_{o}A_{1}R_{1}M_{4}C + T_{41}C$

where $T_{41}^{C} C$ in the $k_{a}^{k} \log c$ and T_{41}^{\prime} in the k_{a}^{k} terms ensure an initial zero carry. Also, M_{4}^{\prime} is obviously true for add-subtract commands, and T_{1}^{\prime} in the 0_{a}^{k} term is needed for divide commands and causes no difficulty here since only the sync (zero) bits are sampled at T_{1}^{\prime} . If we set $R_{1}^{\prime} = 1$ in this logic it reduces to the simple A + B adder previously considered. Similarly $B_{1}^{\prime} = 1$ yields the logic for an A + R adder. It may be noted further that if $R_{1}^{\prime} = 0$, the sum logic becomes

$$1^{s} = A_{1}B_{1}K_{a}C + A_{1}K_{a}C + A_{1}B_{1}K_{a}C + A_{1}K_{a}C$$
$$0^{s} = A_{1}B_{1}K_{a}C + A_{1}K_{a}C + A_{1}K_{a}C + A_{1}K_{a}C$$

which may be further reduced to

$$1^{s} = A_{1}K_{a}C + A_{1}K_{a}C$$
$$0^{s} = A_{1}K_{a}C + A_{1}K_{a}C$$

If $K_a = 0$ also, S will copy A_1 . Thus, depending on whether $R_1 = 1$ or 0, S will generate the sum A + B or copy A, a fact that will prove extremely useful in multiplication.

First Computation Cycle, U

Having mastered the fundamental serial adder-subtractor, we are now in a position to consider the detailed I_3 logic associated with the ADD and SUB commands. At the start of I_3 , the A- and B-registers contain the operands in their normal positions, $E_0 = 1$ indicating absolute addition, and $K_a = 0$.






Figure 24 illustrates the events that transpire during U_1 for ADD commands. The diagram can also apply to SUB commands by interchanging the B_{41} output lines. The first clock pulse, U_1T_1C , sets $R_1 = 1$ for gating into the adder, sets $A_{41} = 0$ for clearing the A-register to zero, and sets $E_0 = 0$ if absolute subtraction is required.

${}_{1}r_{1} = M_{0}T_{1}C$
$_{0}a_{41} = M_{0}U_{1}T_{1}C$

Operands in both the A- and B-registers are shifted-right during U₁.





$$\begin{array}{c} A_{40} & 1 \\ \hline 1^{a}_{40} = A_{41} M_{0} U_{1} C \\ \hline 0^{a}_{40} = A_{41} M_{0} U_{1} C \\ \hline 0^{a}_{40} = A_{41} M_{0} U_{1} C \\ \hline 0^{a}_{1} = A_{2} M_{0} C = A_{2} J_{3} M_{1} M_{2} J_{1} J_{1} C \\ \hline 0^{a}_{1} = A_{2} M_{0} C = A_{2} J_{3} M_{1} M_{2} J_{1} J_{1} C \\ \hline 0^{a}_{1} = A_{2} M_{0} C = A_{2} J_{3} M_{1} M_{2} J_{1} J_{1} C \\ \hline 0^{a}_{1} = A_{2} M_{0} C = A_{2} J_{3} M_{1} M_{2} J_{1} J_{1} C \\ \hline 0^{a}_{1} = A_{2} M_{0} C = A_{2} J_{3} M_{1} M_{2} J_{1} J_{1} C \\ \hline 0^{a}_{3} = A_{40} M_{1} C \\ \hline 0^{b}_{3} = A_{2} \\ \hline 0^{a}_{3} = A_{3} C \\ \hline 0^{a}_{3} = A_{1} C \\ \hline 0^{a}_{3} = A_{1} C \\ \hline 0^{a}_{2} = A_{3} M_{0} C = A_{3} J_{3} M_{2} C \\ \hline 0^{a}_{2} = A_{3} M_{0} C = A_{3} J_{3} M_{2} C \\ \hline 0^{a}_{2} = A_{3} M_{0} C = A_{3} J_{3} M_{2} C \\ \hline \end{array}$$

 R_1 being true during bit times 2, 3,...,40, the significant operand bits a_2 , a_3 ,..., a_{40} , and b_2 , b_3 ,..., b_{40} , appear successively in flipflops A_1 and B_1 respectively for gating into the serial adder-subtractor. The sum or difference is generated serially in flip-flop S and then rewritten back in B_{40} .

$$\frac{1^{b}_{40} = SM_{0}D_{1}C}{0^{b}_{40} = S'M_{0}D_{1}C}$$

The sum digits are now shifted through the B-register by the logic for B_w , B_2 and B_1 above. Note that the sum is written in B_{40} rather than

 B_{41} , because the Sflip-flop in the adder introduces a delay of one bit time. This delay must be compensated for by shortening the B-register by one flip-flop, B_{41} . (S may be considered as replacing B_{41} in the 41bit B-register).

The zero written in flip-flop A_{41} at T_1 is propagated down through the A-register by the regular shift logic above, and the A-register is cleared since R₁ is being used for gating, The contents of the R-register are preserved by recirculation from R_2 to R_{42} instead of the normal R_1 to R_{41} .

$$R_{41} = R_{42}M_{0}Q_{3}C_{3}C_{41} = R_{42}M_{0}Q_{3}C_{3}C_{41}$$

$$R_{40} = R_{41}M_0C = R_{41}E_{30}U_{41}$$

eR₄₁E₃₀'U₄₁'C

$$R_{w} = R_{40}$$
$$0^{r}w = R_{40}'$$

$$R_{2} \qquad 1^{r} 2 = R_{r}C$$
$$0^{r} 2 = R_{r}'C$$

The most significant non-sign bits, a_{40} and b_{40} , are gated into the adder-subtractor at $T_{40}C$, and R_1 is turned off at this time.

$$0^{r_{1}} = M_{0}^{T_{40}}C$$

At T_{41} , $R_1 = 0$ reduces the sum logic to

$$1^{s} = (A_{1}K_{a}' + A_{1}'K_{a}) T_{41}C$$
$$0^{s} = (A_{1}'K_{a}' + A_{1}K_{a}) T_{41}C$$

at which time A_1 contains the sign of A, and K_a the carry or borrow bit resulting from the addition or subtraction of a_{40} and b_{40} .

Summarizing the situation at the end of the first computation cycle, U_1 , the A-register has been cleared to zero, the B-register contains $|A| \pm |B|$ and the R-register is unchanged. Interpretation of the new B-register contents in terms of S, K_a and E_0 occurs in the second computation cycle, U_2 .

Second Computation Cycle, U₂

Depending upon the relative signs and magnitudes of the original operands, four distinct cases will be considered during U_2 . These are summarized in figure 25 and described in detail below. Figure 26 illustrates the general flow of information during U_2 .

<u>Case I:</u> A and B have the same sign (i.e., |A| + |B| is performed during U_1) and |A| + |B| < 1.

Since RECOMP considers the binary point between the sign and most significant bit, |A| + |B| < 1 means that there is no carry bit left over from the addition of a_{40} and b_{40} so that $K_a = 0$ at U_1T_{41} at which time S copies the sign of A from flip-flop A₁. Obviously in Case I, both A and the sum A + B have the same sign which, if positive (binary 1), sets flip-flop A₄₁ at the next bit time.

$$1^{a}41 = SM_{0}J_{0}U_{2}T_{1}C$$

where $J_0 = 0$ for Case I. If the sign is negative (binary 0), no logic is needed since A_{41} was zeroed in U_1 .

During U_2 the zero contents of the A-register and the sum |A| + |B| in the B-register are added, since E_0 remains true, and the resulting sum, again |A| + |B|, is written back in the A-register.

$$A_{40} = SM_0U_2C$$

$$0^{a}40 = S'M_0U_2C$$

Writing occurs in A_{40} instead of A_{41} to compensate for the one-bit delay in the adder. Logic for shifting the A- and B-registers and recirculating the R-register is the same during U_2 as U_1 . R_1 is also set for gating B into the adder as in U_1 .

<u>Case II</u>: A and B have the same sign (i.e., |A| + |B| is performed during U_1) and $|A| + |B| \ge 1$.

In this case, $|A| + |B| \ge 1$ means that a "one" carry bit is left in K_a at U_1T_{41} from the addition of the most significant bits a_{40} and b_{40} . The overflow flip-flop, J_0 , is set and activates the neon overflow light on the computer's control panel whenever such an addition overflow occurs.

$$J_{o} \begin{bmatrix} 1^{j}0 = E_{0}K_{a}M_{0}U_{1}T_{41}D_{1}C \end{bmatrix}$$

The overflow carry bit is the integer part of |A| + |B| and has the numerical value ± 1 , while the quantity remaining in the B-register at the end of U₁ is the fractional part |A| + |B| - 1. With E₀ remaining on during U₂, this B-register content is added to the A-register's zero contents and the sum is written back in A.

Since $K_a = 1$ and $R_1 = 0$ at U_1T_{41} , the sign of A is reversed in flip-flop S. But the sign of the result should agree with the sign of A in this case. Therefore, at the next bit time, U_2T_1 , another sign reversal occurs in the transfer from S to A_{41} .

$$1^{a}41 = S'M_{0}J_{0}U_{2}T_{1}C$$

where J_0 identifies Case II. Again, no logic is needed for the minus sign since A_{41} was already zero.

<u>Case III:</u> A and B have opposite signs (i.e., |A| - |B| is performed during U_1) and $|A| \ge |B|$.

During U_1 the smaller absolute value was subtracted from the larger leaving no overborrow in K_a at U_1T_{41} . Hence, there is no sign reversal in S nor does J_0 get turned on, and the Case I term

$$1^{a}41 = SM_{0}J_{0} U_{2}T_{1}C$$

copies the sign of A as required for Case III.

During U_1 the correct result, |A| - |B|, was produced in the B-register while the A-register was cleared to zero. Thus the adder must be set for addition in U_2 ,

1 ^e 0	=	ĸ	١M	т	С
10	-	Га.	0	4 1	a

From the above it is clear that Case III requires identically the same logic as Case I during U_2 .

Case IV: A and B have opposite signs (i.e., |A| - |B| is performed during U_1) and |A| < |B|.

During U_1 the larger absolute value was subtracted from the smaller leaving an overborrow in K_a at U_1T_{41} . Thus the contents of the B-register are actually the result of subtracting |B| from 1 + |A|, or A - B + 1 as indicated in figure 25. The A-register is cleared to zero during U_1 as usual. If we repeat absolute subtraction during U_2 , where again the larger absolute value is in the B-register (A - B + 1 = 0), an overborrow recurs. As seen during U_1 , this is equivalent to subtracting the B-register contents from the A-register contents augmented by 1. Thus the U_2 result, written back in the A-register, becomes (1 + 0) - (A - B + 1) = B - A as desired. With $K_a = 1$ at U_1T_{41} , E_0 remains false during U_2 , thereby assuring subtraction.

For Case IV, clearly the sign of the original B-register contents should prevail. At U_1T_{41} the sign of A was reversed in S because of $K_a = 1$. Also, J_0 is not set since $E_0 = 0$ for Case IV. Therefore at U_2T_1 the reversed sign of A is copied into A_{41} by

$$1^{a}41 = SM_{0}J_{0}'U_{2}T_{1}C$$

Since A and B originally had opposite signs, this reversed sign of A is the correct sign of B exactly as required.

			During U1				During U2						
Case	Signs of A&B	Rolativo Magnitudos	A- reg.	Eo set for	B- reg.	S ganarates	K _a at TA1	A- reg.	E _o sat for	B-reg.	S generates	Jo	Firal Sign
I	Same	A + B <1	Å	+	В	A + B .	0	0	+	A + B	A + B	0	Same as A
II	Same	A + H≥1	A	+	B	A + B -1	1	0	+)A + B -1	A + B -1	1	Same as A
III	Opposite	a 2 B	A	-	В	A - B	o	ο	+	A - B	L - 3	0	Same as A
IA	Opposite	A < (B	A	-	В	A - B +1	1	0	-	A] - B +1)3 - 4	Ö	Same as B

508-T-6

Figure 25. Summary of ADD and SUB Command Cases




Figure 26. Operation of ADD and SUB Commands During U2


508-T-6

CASE I: Example of ADD Command with Absolute Addition Required

	(ADD)	+13 + 2 +15		(AD	D) +. 1101 +. 0010 +. 1111			
			Ka	S	A 654321	B <u>654321</u>	R 1	
	т1	1	0	х	+11010	+00100	X	
	T ₂	1	0	0	<u>0</u> +1101	+ X 0 0 1 0	1	Notes:
U ₁	т ₃	1	0	1	00+110	+ 0 X 0 0 1	1	R ₆ through R ₂ irrelevant
	T ₄	1	0	1	000+11	+10X00	1	XIrrelevant
	т ₅	1	0	1	0000+1	+110X0	1	bit
	т ₆	1	0	1	00000+	+1110X	0	0Means flip- flop zero-set by logic term
	Т	1	0	t	000000	+11110	0	B_{41} Remains
	т2	1	0	0	+ + 0 0 0 0	+ + 1 1 1 1	1	static in I_3
U ₂	T ₃	1	0	1	+0+000	+0+111	1	Other terms in A & B are
	\mathbf{T}_4	1	0	1	+10+00	+ 1 0 + 1 1	1	standard re- circulating logic.
	T ₅	1	0	1	+110+0	+110+1	1	
	Т	1	0	1	+ 1 1 1 0 +	+1110+	0	
	т ₁	1	0	x	+11110	+ 1 1 1 1 0	0	

Important Logic:

$1^{e}0 = N_{5}C$	
$1^{r}1 = M_{0}T_{1}C$	
$0^{r}1 = M_{0}T_{40}C$	
$1^{a}41 = SM_{0}J_{0}$	'U ₂ T ₁ C
$0^{a} 41 = M_{0} U_{1}T$	1 ^C
$1^{b}41 = SM_{0}D_{1}C$;
$0^{b}41 = S'M_{0}D_{1}C_{0}$	



								and the second
	(ADD)	+13 - 2 +11		(ADD)	+. 1101 0010 +.1011		•	
		Eo	K	S	A <u>654321</u>	B <u>654321</u>	R 1	
	T ₁	1	0	x	+11010	-00100	X	
	T ₂	0	0	0	<u>0</u> +1101	- X0010	1	
	т ₃	0	0	1	00+110	- 0 X 0 0 1	1	
U ₁	T ₄	0	1	1	000+11	- 1 0 X 0 0	1	Notes:
	т5	0	0	0	0000+1	- 1 1 0 X 0	1	$R_6 - R_2$ irrelevant
	т ₆	0	0	1	00000+	-0110X	0	XIrrelevant bit
	г	1	0	1	000000	- 10110	0	<u>0</u> Means flip-flop zero-set by logic term
	т2	1	0	0	+ + 0 0 0 0	- + 1 0 1 1	1	B ₄₁ remains static
U2	T ₃	1	0	1	+0+000	-0+101	1	in I ₃
	T_4	1	0	1	+10+00	- 10 + 10	1	Other terms in A & B are standard re-
	т ₅	1	0	0	+110+0	- 1 1 0 + 1	1	circulating logic
	т6	1	0	1	+0110+	-0110 +	0	
	г	1	0	Х	+ 1 0 1 1 0	- 1 0 1 1 0	0	

CASE III: Example of ADD Command with Absolute Subtraction Required

Important Logic:

$$\begin{array}{c}
 1^{e}_{0} = N_{5}C + K_{a}^{'}M_{0}^{T} T_{41a}^{}C \\
 0^{e}_{0} = A_{41}B_{41}^{'}M_{0}D_{2}^{'}U_{1}T_{1}^{}C \\
 0^{b}_{40} = SM_{0}D_{1}^{}C \\
 0^{b}_{40} = S'M_{0}D_{1}^{}C \\
 1^{a}_{40} = SM_{0}U_{2}^{}C \\
 0^{a}_{40} = S'M_{0}U_{2}^{}C \\
 0^{a}_{40} = S'M_{0}U_{2}^{}C \\
 1^{s} = (A_{1}K_{a}^{'} + A_{1}^{'}K_{a}^{'})T_{41}^{}C \\
 1^{s} = (A_{1}^{'}K_{a}^{'} + A_{1}K_{a}^{'})T_{41}^{}C \\
 0^{s} = (A_{1}^{'}K_{a}^{'} + A_{1}K_{a}^{'})T_{41}^{}C \\
 0^{s} = (A_{1}^{'}K_{a}^{'} + A_{1}K_{a}^{'})T_{41}^{}C \\
 \end{array}$$

508-T-6

	(Subtract) +2 +3 -1			(Sı	ubtract) +.00 +.00 00			
		F	ĸ	S	А	В	R	
		E _o	к _а		654321	654321	1	
	т ₁	1	0	x	+00100	+00110	х	ς.
	т ₂	0	0	0	<u>0</u> +0010	+ X 0 0 1 1	1	
	т ₃	0	1	1	00+001	+ 0 X 0 0 1	1	
U ₁	T_4	0	1	1	000+00	+10X00	1	Notes:
	т5	0	1	1	0000+0	+ 1 1 0 X 0	1	$\overline{R_6} - \overline{R_2}$ irrelevant
	т ₆	0	1	1	00000+	+1110X	0	Xirrelevant bits
	Т	0	0	0	0.0 0 0 0 0	+ 1 1 1 1 0	0	0means flip-flop zero-set by logic term
	T ₂	0	0	0	- 0 0 0 0 0	+ 0 1 1 1 1	1	B ₄₁ remains static
U2	T ₃	0	1	1	- 0 0 0 0 0	+00111	1	in I ₃
	T ₄	0	1	0	- 10000	+10011	1	Other terms in A & B are standard re-
	т ₅	0	1	0	-01000	+01001	1	circulating logic
	т ₆	0	1	0	-00100	+00100	0	
	г	0	0	x	-00010	+00100	0	

CASE IV: Example of SUB Command with Absolute Subtraction Required

Important Logic:

$1^{e}0 = N_{5}C$
$0^{e_0} = A_{41}B_{41}M_0D_2C$
$1^{T}1 = M_0 T_1 C$
$0^{r} 1 = M_0^{T} T_{40}^{C}$
$1^{a}41 = SM_{0}J_{0}'U_{2}T_{1}C$
$0^{a} = M_{0}U_{1}T_{1}C$

$1^{b40} = SM_0D_1C$
$0^{b40} = S'M_0 D_1C$
1^{a40} - SM IL C
$1^{a40} = SM_0U_2C$
$0^{a40} = S'M_0U_2C$
$1^{s} = (A_{1}K_{a}' + A_{1}'K_{a}) T_{41}C$
$0^{s} = (A_{1} 'K_{a}' + A_{1}K_{a}) T_{41}C$
$0^{k_a} = T_{41}C$

The ADD and SUB commands having been completed at the end of U_2 , N_{12} is set which terminates I₃.

$1^{n}12 = M_{0}M_{8}$	'U ₂ T ₄₀ C
$0^{i}3 = N_{12}C$]

Multiply Unrounded (MPY) and Multiply Round (MPR) Commands

The command MPY causes the word in memory location m to be multiplied by the word in the A-register to obtain a double-length (78bit) product whose most- and least-significant halves are stored in the A-register and R-register, respectively. MPR performs the same operation and rounds-off the product to the portion in the A-register, i. e., 39 binary places. Flip-flop M_1 identifies the multiply commands (figure 20) with D_2' and D_2 indicating the MPY and MPR commands respectively.

Several things may be noted from the preceding example. A 1 or 0 multiplier bit, times the multiplicand, yields the multiplicand itself or a string of 0's respectively. This means that a partial product is formed by either adding or not adding the shifted multiplicand to the previous partial product. In RECOMP this addition is performed by the same adder that is used for the ADD and SUB commands. The option of adding or not adding the multiplicand, stored in the B-register, to the partial product, stored in the A-register, is provided by flip-flop R_1 which gates B_1 into the adder. R_1 must therefore contain the applicable multiplier bit. This is accomplished by initially placing the multiplier in the R-register and subsequently shifting it one bit to the right before performing each addition.

Note also that the length of the partial product starts at one word and increases by one or two bits for each multiplier bit until it becomes two words long as the final product. This appears to indicate that another arithmetic register is required. Fortunately, once a multiplier bit has performed its function, it is no longer needed and may therefore be sloughed off to make room for an additional partial product bit. Thus, the next least significant partial product bit is right-shifted out of A and into R each time a multiplier bit is discarded from R until the final double-length product occupies the entire A- and R-registers as indicated in figure 27.

Furthermore, shifting the A-register one bit to the right is equivalent to shifting the B-register one bit to the left when adding A and B. The first method has the advantage of being a natural outcome of the process mentioned in the preceding paragraph and at the same time simplifies the B-register logic to that of normal recirculation.


Serial Binary Multiplier


Multiplication of binary numbers follows the same pattern as multiplication of decimal numbers as demonstrated in the examples of figure 27. Starting at the least significant end, digits of the multiplicand are successively multiplied by the least significant digit of the multiplier and the result recorded. The process is repeated using each digit of the multiplier in turn, with the result at each step being shifted-left corresponding to the position of the multiplier digit. When all multiplier digits have been exhausted, the results are added together to obtain the final product.

Ignoring signs for the moment, consider the operation in terms of the computer. The addition process that yields the final product would appear to require an adder having 39 inputs, not to mention temporary storage for 39 words. This problem is overcome by performing the addition as the multiplication proceeds, obtaining a new partial product after each multiplier bit is used up. In figure 27 for example the least significant multiplier bit (1) times the multiplicand (=1010) yields the first partial product (=1010). The second least significant multiplier bit (0) times the multiplicand (=1010) yields the quantity 0000 which is shifted one bit left and added to the first partial product to obtain the second partial product (=01010). In general the nth least significant multiplier bit times the multiplicand is shifted and added to the (n-1)th partial product to obtain the nth partial product. When finally n becomes equal to the number of bits in the multiplier, the nth partial product is the final product and the multiplication process is completed. In the example shown, the multiplier (=1101) has four bits; hence the fourth partial product is the final product.

First Computation Cycle, U_1

Multiplication being I₂ type-3 commands, the multiplicand was read from memory and stored in the B-register during I₂, which is exactly where it is required for the operation. Before starting the multiplication process, the multiplier must be transferred from the Ato the R-register, and the A-register must be cleared to zero before accumulating any partial products. These preliminary operations are performed during the first computation cycle, U₁, as illustrated in figure 28. The A-register is cleared by setting A₄₁ to zero at T₁ and shifting right. Simultaneously the A-register contents are transferred serially to the R-register by having R₄₁ copy A₂ while the R-register is likewise shifted right.





Note that A_1 was by-passed in the preceding process. Consequently, at the end of U_1 the entire multiplier will be displaced one bit to the right in R with respect to its original orientation in A, i.e., the least significant bit a_2 will be in R_1 , a_3 in R_2 , ..., the sign bit a_{41} in R_{40} , and zero in R_{41} . Obviously the original contents of R are destroyed during U_1 .

The multiplicand in the B-register is preserved by recirculation.

$$B_{41} = B_1 M_1 C = B_1 T_x M_0 M_8 M_{10} T_3 C$$

$$0^{b} 41 = B_1 M_1 C = B_1 T_x M_0 M_8 M_{10} T_3 C$$

$$B_{40} = B_{41} M_1 C = B_{41} M_0 M_3 C$$

$$0^{b} 40 = B_{41} M_1 C = B_{41} M_0 M_3 C$$

$$B_{1} = B_{2}M_{1}C = B_{2}M_{10}'N_{7}'E_{30}'C$$

$$0^{b}1 = B_{2}'M_{1}C = B_{2}'M_{10}'N_{7}'E_{20}'E_{30}'C$$

The multiplication example of figure 27 is detailed in figure 29 to show exactly what takes place in the computer. For convenience, this 6-bit example has been chosen for illustrative purposes in lieu of a standard 41-bit RECOMP number. As a result, T_6 in the example corresponds to T_{41} in RECOMP, etc. During U_1 , note that zero is set into the leading A-register bit, A_6 , at T_1 (thereby making $A_6 = 0$ during T_2) and is shifted down through A. In the mean-time the multiplier bits are shifted from A_2 to R_6 and down through R while the original R contents, indicated by X's, are dumped off the right end of R. The multiplicand is recirculated by B_6 copying B_1 and shifting.

Several other functions are performed during U_1 . The algebraic sign of the product is determined and appropriately stored. The signs of the multiplier and multiplicand, initially in A₄₁ and B₄₁ respectively, are sampled in A_{A1} and B₁ at T₄₁. If the signs are the same, a plus sign is indicated and R₄₃ is turned on.

$$I_{43}^{r} = A_{1}B_{1}I_{3}U_{1}T_{x}M_{4}T_{41a}C + A_{1}B_{1}I_{3}U_{1}T_{x}M_{4}T_{41a}C$$
 (M₄T_{41a} = M₄₁)

If the signs are opposite, a minus sign is indicated. No logic is necessary for R_{43} since it is already off due to

$$0^{r}43 = T_{40}^{r}C$$

At T_1 in the second word time (U₂) A_{41} is turned on (for a plus sign) by R_{43} true.

$$1^{a}41 = R_{43}M_{1}U_{2}T_{1}C$$

For a minus sign, A_{41} was turned off at T_1 in U_1 for clearing the A-register and just remains off.

$$0^{a}41 = M_{1}D_{3}'T_{1}C$$

At first observation, it would appear that A_{41} is hit on both sides at U_2T_1 time. However, this is prevented by turning D_3 on at T_{41} of U_1 .

$$1^{d}3 = M_{1}T_{41}C$$

Thus, D_3 is on for the remainder of multiplication.

and the second	a sina d			an Things of	a ta			
		-		<u>A</u>	R	В	R	
		8	S	654321	654321	654321	43	Notes
			Ì	-11010	*****	-10100	X	x's represent
	T ₂	nc	ýt.	9-1101	l x x x x x	0.01010	X	irrelevant in- formation.
	T ₃		ed	00-110	01xxxx	00-101	X	
σı	ζ T _L	dur	ing	000-11	101xxx	100-10	X	<u>0</u> means flip-flop zero-set by
	T ₅	1	' 1	0000-1	1101××	0100-1	X	logic term.
	T ₆		ſ	00000 ~	x 1 1 0 1 x	101007	<u>0</u>	
1				000000	0 - 1:1 0 1:	10100		
	$\begin{pmatrix} T_1 \\ T_1 \end{pmatrix}$	0	1	+ x 0 0 0 0	0 x 1 1 0 1	-10100 0-1010		0 for MPY, 1 for MPR
	T ₂	0	a		0,0 x 1 1 1			" indicates flip-
	T ₃	0	0	+ x 0 0 0 0	100x11	00-101		flop remains
	2 <u>4</u>	0.	1	+ x 0 0 0 0	1100x1	100-10		in previous
	T ₅	0	0	+ x 1 0 0 0	x11001	0100-1		state
	^T 6	0	1	+ x 0 1 0 0	⁴ 0 x 1 1 0 1	10100-	<u>0</u>	Information is normally
	T	<u>0</u>	x	+0.1010-	+ 0 x 1 1 0	-10100		shifted one
	T ₂	ō	0-	+ x 0 1 0 1	$1^{+} + 0 \times 1 \ddot{0}$	0-1010		bit right un-
	⁻² T ₃	0	1	+ x 0 0 1 0	11+0x0	00-101		less arrows indicated other-
	-3 T ₄	0	0	+ x 1 0 0 1	x11+00	100-10		wise.
	T 5	0	1	+ x 0 1 0 0	$0 \times 11 + 0$	0100-1		
	$\int_{T_6}^{5}$	0_	0		10x110	10100-		
ירס	$\langle \circ$							
-	T ₁	<u>0</u>	x	+ 0 0 1 0 0	+10x11	-1.010.0		
	T_2	0	0	+ x 0 0 1 0	1 + 1 0 x 1	0-1010		
	T ₃	0	0	+ x 0 0 0 1	x 1 + 1 0 1	00-101		
	T ₁	li	0	+ x 0 0 0 0	0 x 1 + 1 1	100-10		
	T ₅	0	1	+ x 0 0 0 0	10x1+1	0100-1		
	T ₆	0	1	+ x 1 0 0 0	1010x11	10100-		
					4	10100		
	Tı	0	x	+01100	+010x1	-10100		
	T ₂	0	0	+ x 0 1 1 0	x ⁴ 0101	0-1010		
	T3	0	0	+ x*0 0 1 1	0 x + 0 1 1	00-101		
	T ₄	1	0	+ x 0 0 0 1	10x+01	100-10		
	T ₅	1	0	+ x 0 0 0 0	010x+1	0100-1		
	(T ₆	1-	0	T X 0 0 0 0	10010x1	10100-		
I ₃ •	Tl	<u>o</u>	x	10000	+0010x	-10100		
				l-generation of the second sec				J

Figure 29. RECOMP Multiplication Process (MPY)

Rounding the final product to 39 bits is accomplished by adding binary "1" in the next bit position to the right, which happens to be the most significant bit of the first partial product. The example of figure 27 illustrates this fact wherein the most significant bit of the first partial product appears in the same vertical column as the most significant bit of the less significant half of the final double-length product. Clearly, the first partial product will be properly augmented for roundoff if the multiplication process starts (at U_2T_1) with a "1" in A_{40} . Thus

$$1^{a}40 = M_{1}D_{2}U_{1}T_{41}C$$

where D_2 identifies the MPR command. For the MPY command, A_{40} remains zero as copied from A_{41} , the previous bit time.

Subsequent Computation Cycles, U_1 '

Having completed the necessary preparations in U_1 , we are now ready for the multiplication process which is shown in figure 30. Each of the 39 non-sign multiplier bits calls for a serial addition of the multiplicand into the previous partial product. Since each such addition requires one word time, the entire multiplication, including U_1 , requires 40 word times.

Because signs are handled separately in U_1 , one word time per addition suffices since addition of absolute values (Case I) is forced by

$$1^{e}0 = N_{5}C$$

At the start of U_2 the least significant (non-sync) multiplier bit is in R_1 and it must remain in R_1 during the entire word time in order to gate B_1 into the adder. The rest of R is preserved by recirculation from R_2 to R_{41} except at T_{40} and T_{41} .

R_{41}	$1^{r}41 = R_{2}M_{1}B_{42}'U_{1}'T_{40}'T_{41a}'C$
	$0^{r}41 = R_{2}'M_{1}B_{42}'U_{1}'T_{40}'T_{41a}'C$
R ₄₀	$1^{r}40 = R_{41}M_{1}C = R_{41}E_{30}'U_{41}'C$
	$0^{r}40 = R_{41}'M_{1}C - R_{41}'E_{30}'U_{41}'C$




Figure 30. Multiplication During $U_1^!$

At T_{40} , R_{41} receives the next least significant partial product bit from the A-register.

$1^{r}41 = A_{3}M_{1}B_{42}'T_{40}C$
$0^{r}41 = A_{3}'M_{1}B_{42}'T_{40}C$

The reader may convince himself that A_3 does contain the proper bit by referring to the example of figure 29. During any $U_1'T_1$, the least significant A-register bit of the previous partial product is in A₂. Proceeding in time sequence, the same bit is shifted into A_1 at T_1C , and is gated along with B_1 into S at T_2C , copied into A_4 at T_3C , shifted into A_3 at T_4C , and finally copied into R_6 at T_5C . A_4 in the example corresponds to A_{39} in RECOMP, so that the subject bit is copied into A_{39} at T_3C , shifted into A_{38} at T_4C , A_{37} at T_5C , ..., A_4 at $T_{38}C$, A_3 at $T_{39}C$, and copied into R_{41} at $T_{40}C$ as indicated in the logic.

At T_{41} , R_{41} picks up the sign of the product.

R ₄₁	$1^{r}41 = A_{41}M_{1}B_{42}T_{41a}C$
	$0^{r}41 = A_{41}'M_{1}B_{42}'T_{41a}C$

The next least significant multiplier bit, originating in R_2 during $U_1'T_1$, is copied into R_{41} and shifted down through R to return to flipflop R_2 during T_{41} . At T_{41} it is shifted into R_1 in preparation for gating the multiplicand into the adder during the next word time.

$$\frac{R_{1}}{0^{r}1} = \frac{R_{2}M_{1}T_{41a}C}{r_{1}}$$

Each new multiplier bit in R_1 is used to gate the entire multiplicand in B into the adder. Consequently the B-register exhibits normal recirculation during each word time in U_1' by means of the same logic as during U_1 .

Logic for the sum and carry flip-flops is identically that used for addition of absolute values, where $E_0 = 1$. Flip-flop S generates a new partial product during each U_1 ' word time, which is the sum of the previous partial product and either the multiplicand or zero. This sum is rewritten back in A and at the same time shifted one bit to the right as required. The shifting is accomplished by having A_{39} , rather than A_{40} , copy S, thereby shortening the A-register by one bit.

$$A_{39} = SM_{1}U_{1}'T_{1}'C$$

$$0^{a}39 = S'M_{1}U_{1}'T_{1}'C$$

At T_1 , S contains irrelevant information. However, the most significant bit of the new partial product is in A_{40} at T_1 and is therefore prefixed to the partial product by means of

$$1^{a}39 = A_{40}T_{1}C_{1}$$

 $0^{a}39 = A_{40}'T_{1}C_{1}$

This left-most partial product bit was generated at T_{40} of the previous word time as the carry bit resulting from the addition of the most significant bits in A and B and was copied into A_{40} at T_{41} by means of

$$1^{a}40 = K_{a}M_{1}U_{1}'C$$

 $0^{a}40 = K_{a}'M_{1}U_{1}'C$

Here T_{41} need not be specified since A_{40} is not used at $U_1'T_{41}'$. Each new partial product thus formed is shifted down through the A-register including flip-flop A_1 and reentered into the adder. Thus A_3 reads the disk and in turn is copied into A_2 and A_1 .

$$\frac{1^{a} 2 = A_{3}M_{1}C = A_{3}I_{3}M_{2}C}{0^{a} 2 = A_{3}M_{1}C = A_{3}I_{3}M_{2}C}$$

$$\frac{1^{a} 1 = A_{2}M_{1}C = A_{2}I_{3}M_{2}M_{1}C}{0^{a} 1 = A_{2}M_{1}C = A_{2}I_{3}M_{2}M_{1}C + M_{1}T_{4}C}$$

At the end of 39 word times in U_1' (corresponding to the 39 multiplier bits), the 39th partial product is the final product thus completing the multiplication process. For MPY commands the double-length product is in the A- and R-registers and for MPR commands the rounded product is in the A-register. Both registers contain the sign of the product. Including U_1 , a total of 40 word times elapse during I_3 so that the Q-counter finally contains a count of 40 which is used to turn on N_{12} which terminates I_3 .

$$\frac{1^{n}12 = M_{1}M_{9}'Q_{6}Q_{4}T_{40}C}{0^{i}_{3} = N_{12}C}$$

Division (DSL, DIV, DSR, DVR) Commands

~ ~

Four separate division commands may be executed in RECOMP. DSL causes division of a dividend A in the A-register by a divisor B in memory location m to produce a quotient Q in the A-register and a remainder R in the R-register. Thus,

$$\frac{A}{B} = Q + \frac{2^{-39}R}{B}$$
 where $|R| < |B|$ and A and R have the same

sign. Those conditions uniquely determine Q. Retaining the sign of the dividend A in the remainder R facilitates programing of multiple precision division. If the binary point is assumed at the left of the most significant bit, then |A| and |B| are both <1, and if also |A| < |B|, then |Q| < 1.

If a double-length (78-bit) dividend is available whose more and less significant halves are in the A- and R-registers respectively, then the command DIV causes division as described above.

The commands DSR and DVR perform the same operations as DSL and DIV respectively and also include final rounding of the quotient to 39 binary places.

One may think of the binary points as being at the right of a 78-bit dividend and a 39-bit divisor. Then the equation above becomes

$$\frac{2^{78}A}{2^{39}B} = 2^{39}Q + \frac{R}{B}$$

and, the binary point is now considered at the right of the quotient.

Figure 20 shows flip-flop M_2 true for all divide commands. Further, D_2 and D_2' specify division with double and single-length dividends respectively, while D_1 and D_1' distinguish between the rounded and unrounded divide commands respectively.

Serial Binary Divider

Division in binary, as in decimal, may be performed by successive subtraction of the divisor, properly positioned, from the full and reduced dividends. In the decimal example of figure 31, the two-digit divisor, 11, is first subtracted from the two most significant dividend bits, 14, in order to obtain the most significant (tens) digit of the quotient. Clearly, this quotient digit, 1, is the number of such subtractions possible before an overborrow occurs, as shown in the example. When an overborrow occurs, the reduced dividend, 037, is restored by adding the divisor, 11, back in again. Next, the divisor is shifted one digit right and the same process is repeated to obtain the next most significant (units) digit, 3. This being the least significant digit, the entire quotient, 13, has now been found and the final reduced dividend, 004, is the remainder. It should be noted that nine subtractions are the maximum required to obtain a given quotient digit.

The same operation is performed in binary as illustrated in figure 28. Quotient bits obtained in descending order of significance are 0 or 1 according to whether subtraction of the divisor did or did not cause an overborrow. If an overborrow occurs, restoration of the reduced dividend is again achieved by adding back the divisor. Note that only a single subtraction is required to determine a given quotient bit in binary as against nine in decimal. It appears that this method requires as many subtractions as there are quotient bits and as many additions as there are zero quotient bits.

An improvement of the previous method yields the so-called Von Neumann division that is used in RECOMP and illustrated in figure 28. In the previous method an overborrow requires addition to restore the reduced dividend, followed by subtraction of the right-shifted divisor. Clearly, this two-step operation is equivalent to a single addition of the shifted divisor, (i. e., $+D - \frac{1}{2}D = +\frac{1}{2}D$). In the Von Neumann process, this technique is used to obtain each quotient bit as a result of a single addition or subtraction. Depending upon the operation performed and the existence of an overborrow or overcarry, four distinct cases must be considered. They are summarized in the table below. Verification of the tabulated results is left as an exercise for the reader.

I	f	$\mathrm{Th}\epsilon$	en
Current operation is	and caused	Quotient bit is	and next operation is
Subtraction Subtraction Addition Addition	No overborrow Overborrow No overcarry Overcarry	1 0 0	Subtraction Addition Addition Subtraction

Rules for Von Neumann Division

147 Jull dividend 10010011 Full dividend > 10010011 Fall dividend

 11
 Divisor

 037
 No overbarrow, ...q1≥1

 11
 127

 127
 Overbarrow, ...q1=1

 11
 037

 037
 Restore reduced dividend

 11
 037

 037
 Restore reduced dividend

 11
 037

 026
 No overbarrow, ...q2

 11
 015

 035
 Coverbarrow, ...q2

 11
 015

 036
 No overbarrow, ...q2

 11
 037

 037
 Restore remainder

 11 Divisor 1671 Divisor 71011 Divisor ,11100011 Overborrow, ∴q1=0 ← > 11100011 Overborrow, ... q1=0 and add 1011 1011 Shift divisor 10010011 Restore dividend 60111011 Overcarry, ...q_1 and subtract "IOII 1011 Shift divisor Shift divisor OOIIIOII No overborrow, .q2=1" -00001111 No overborros, sq. 21 and subtract 1011 Shift divisor 1011 Shift divisor ZIIII1001 Overbarroy, ... q =0 and add 1011 Shift divicor 1011 Shift divisor 00000100 Overcarry, ...q_"1 ,11111001 Overborrou, ...q,=0' 1011 00001111 Rastore reduced dividend 1011 Shift divisor 00000100 No overbarrow, ., gz=1 Exctient = 10q1+q2=13, Remainder =4 Quotient =1101, Remainder =100 Quotient =1101, Remainder =100

Decimal

Binary - Restore

Von Neumann Method - Non Restore

Figure 31. Division Example

These rules may be applied to the example in figure 31.

In order to perform this division in RECOMP, several things must be considered. A possible double-length dividend must be provided at the start. The A- and R-registers fulfill this requirement. Also, the computer must be capable of performing both addition and subtraction of the divisor in B upon the full or reduced dividend in A. The addersubtractor logic previously described is used, with flip-flop E_0 true for addition and false for subtraction. Note from the example of figure 31 that the divisor is shifted right for each operation. In the computer it is more convenient to maintain the original orientation of the divisor by recirculating B, and left-shift the reduced dividend in A and R instead. As each new quotient bit is determined, it is written in the R-register. Simultaneously, another dividend bit (if double length) is transferred from R to A while the loading A-register bit, no longer needed, is dropped.

Division during U1

At the start of I_3 the divisor is stored in the B-register after having been transferred from the memory during I_2 . The dividend stands in the A-register or the A- and R-registers depending upon whether a single or double-length dividend is specified (figure 32).

During U_1 the divisor in B is subtracted from the dividend in A using the normal subtract logic. Hence, E_0 is reset for subtraction

$$0^{e_0} = M_2^{U_1^{C_1}}$$

and R₁ is set to gate B into the subtractor

$${}_{1}^{r}{}_{1} = M_{2}^{r}U_{1}^{r}C$$

The difference, A-B, is written back in A and shifted one bit left because of the delay in S.

$a_{41} = SM_2T_x'U_{41}'T_1'C$
$a_{41} = S'M_2T_x'U_{41}'C$

where U_{41} identifies only the final word time of division and, therefore,

508-T-6




Figure 32. Division during U1

137

At T_1 , A_{41} is set to zero for the proper sync bit.

$$0^{a}41} = M_{2}E_{20}'U_{41}'T_{1}C$$

If the divisor is less than or equal to the dividend, no overborrow occurs at T_{40} and the overflow flip-flop J_0 is turned on at T_{41} to indicate improper division and possibly stop computation.

$$_{1}j_{0} = M_{2}K_{a}T_{x}U_{1}T_{41}C$$

Left-shifting of the R-register is accomplished using flip-flops R_{43} and R_{42} but not R_1 .

$1^{r}_{43} = R_{2}T_{x}T_{40}T_{41a}C$
$_{0}r_{43} = R_{2}'T_{41a}'C + T_{40}C$
$1^{r}42} = R_{43}M_{2}C$
$0^{r}42} = R_{43}'M_{2}C$
$_{1}r_{41} = R_{42}M_{2}U_{41}'C$
$0^{r}_{41} = R_{42}'M_{2}U_{41}'C$

At U_1T_{41} , R_{43} receives the sign of the quotient, plus if $A_1 = B_1$. If minus $(A_1 = B_1')$, no logic is needed since R_{43} has already been zeroset at T_{40} time.

$$1^{r}_{43} = A_{1}B_{1}I_{3}U_{1}T_{x}'M_{4}'T_{41a}C + A_{1}'B_{1}'I_{3}U_{1}M_{4}'T_{41a}C$$
(M₄'T_{41a} = M₄₁)
$$0^{r}_{43} = T_{40}C$$

The sign of the dividend is in A_{41} at T_1 and, therefore, in A_{40} at T_2 . It is copied at this time into B_{42} and held there.

$$1^{b}_{42} = A_{40}M_{2}M_{9}'U_{1}T_{2}C$$

 $0^{b}_{42} = N_{11}'I_{3}'T_{41}C$

No logic is needed for a minus sign since B_{42} is set to zero previously. The B-register exhibits normal recirculation throughout the entire division process.

$$\frac{1^{b}_{41} = B_{1}M_{2}C = B_{1}T_{x}M_{0}M_{8}M_{10}T_{3}C}{0^{b}_{41} = B_{1}M_{2}C = B_{1}T_{x}M_{0}M_{8}M_{10}T_{3}C}$$

Division in U_1' and U_{41}

The same logic operations are performed each word time between the first, U_1 , and the last, U_{41} , and then are essentially the mechanization of the Von Neumann process. The special logic for U_1' and U_{41}' follow and are tabulated along with logic for U_1 .

Division Logic

 U_1 , Unrounded and Rounded, Double Length, (D_2)

$1^{e_0} = N_5^{C}$
$_0e_0 = M_2U_1C$
$\mathbf{a}^{\mathbf{k}} = \mathbf{T}_{41}^{\mathbf{C}}$
${}_{0}{}^{b}{}_{42} = {}^{N}{}_{11}{}^{'I}{}_{3}{}^{'T}{}_{41}{}^{C}$
$0^{a}_{41} = M_{2}E_{20}'U_{41}'T_{1}C$
$1^{r}_{43} = R_{2}T_{x}T_{40}T_{41a}C + A_{1}B_{1}T_{3}T_{1}T_{x}M_{4}T_{41a}C$
+ $A_1'B_1'I_3U_1M_4'T_{41a}C$
$r_{43} = R_2'T_{41a}'C + T_{40}C$
$a_{1 41} = SM_{2 x}T_{y}U_{41}T_{1}C$
$a_{41} = S'M_2T_x'U_4'C$

$$1^{a} 2 = R_{42}M_{2}D_{2}U_{41}T_{41}C$$
 If single length is desired, delete. A₂
remains zero for D₂'
$$0^{a} 2 = A_{3}M_{2}T_{41}C$$

$$1^{r} 1 = M_{2}U_{1}C$$


$$1^{j}_{0} = K_{a}M_{2}U_{1}T_{x}T_{41}C$$


 $U_1'U_{41}'$, Unrounded and Rounded, Double Length, (D_2)

$$\begin{array}{c}
\hline 0^{k_{a}} = T_{41}C \\
\hline 1^{e_{0}} = M_{2}T_{x}'U_{2}T_{1}C + A_{1}'K_{a}M_{2}U_{1}'T_{41a}C \\
\hline 0^{e_{0}} = A_{1}K_{a}M_{2}T_{41a}C \\
\hline 0^{a}_{41} = M_{2}E_{20}'U_{41}'T_{1}C \\
\hline 1^{r}_{43} = R_{2}T_{x}'T_{40}'T_{41a}'C + R_{2}U_{1}'T_{41a}'C + A_{1}K_{a}U_{1}'M_{4}'T_{41a}C \\
+ E_{0}'K_{a}'U_{1}'M_{4}'T_{41a}C \\
\hline 0^{r}_{43} = R_{2}'T_{41a}'C + M_{1}'E_{0}K_{a}'T_{41a}C + A_{1}'K_{a}U_{1}'T_{41a}C + T_{40}C \\
\hline 1^{a}_{41} = SM_{2}T_{x}'U_{41}'T_{1}'C \\
\hline 0^{a}_{41} = S'M_{2}T_{x}'U_{41}'C \\
\hline 1^{a}_{2} = R_{42}M_{2}D_{2}U_{41}'T_{41}C \quad \text{If single length is desired, delete. } A_{2} \\
\hline 0^{a}_{2} = A_{3}'M_{2}T_{41}'C
\end{array}$$

Note: 41st word time rounded same as $U_1'U_{41}'$

$$\begin{array}{l} \underline{U_{41}, \text{ Rounded, } (D_1)} \\ \hline 1^{u}41 = M_2 D_1 Q_6 Q_4 Q_1 T_{41a} C \\ \hline 1^{e_0} = U_{41} C \\ \hline 0^{r_1} = D_1 U_{41} C + U_{41} T_{41a} C \\ \hline 1^{k_a} = R_{43} D_1 U_{41} T_1 C \\ \hline 0^{k_a} = E_0 A_1 B_1 M_4 T_1 C + E_0 A_1 R_1 M_4 C \\ \hline 1^{a}41 = R_{41} U_{41} T_1 C \\ \hline 0^{a}41 = R_{41} U_{41} T_1 C \\ \hline 0^{a}1 = R_2 D_1 U_{41} C \\ \hline 1^{a}40 = SD_1 U_{41} C \\ \hline 1^{a}1 = R_2 D_1 U_{41} C + U_{41} T_{41} C \\ \hline 0^{a}1 = R_2 D_1 U_{41} C + U_{41} T_{41} C \\ \hline 1^{r_{41}} = B_{42} T_x U_{41} M_9 C \\ \hline 0^{r_{41}} = B_{42} T_x U_{41} M_9 C \\ \hline 1^{s} = A_1 R_1 K_a C \\ \hline 0^{s} = A_1 R_1 K_a C \\ \hline 1^{j_0} = K_a D_1 U_{41} T_{41} C \\ \hline \end{array}$$





Square Root

The basis for finding arithmetic square root is illustrated in the following example:

Example 1: Find \sqrt{X}

- 1. Estimate R_1 and obtain a remainder $A_1 = X R_1^2$.
- 2. Estimate an increment h_1 such that $h_1 (2R_1 + h_1) \leq A_1$.

3.
$$A_2 = A_1 - h_1 (2R_1 + h_1)$$

= $X - R_1^2 - 2R_1 h_1 - h_1^2$
= $X - (R_1 + h_1)^2 = X - R_2^2$

4. In general, after i steps $A_{i+1} = A_i - h_i (2R_i + h_i)$.

Decimal Example

Find $\sqrt{.063504}$.063504 /.252 .45 0235 $R_1 = .2$ $A_1 = .023504$.45 0225 $h_1 = .05$ $A_2 = .001004$.502 1004 $R_2 = .25$ $A_3 = .000000$ $h_2 = .002$ $R_3 = .252$

The same procedure still holds in binary arithmetic with certain simplifications: (a) considering only proper fractions, $h_i = 2^{-i-1}$; (b) establishing this as a fixed routine, 1 will always be tried as a "next" bit in R_i . If it does not work, it is necessary to restore the previous remainder and put a 0 as the next digit of R_i before continuing. This provides a "restoring" square root procedure. The general step is provided by:

$$A_{i + 1} = A_{i} - h_{i} (2R_{i} + h_{i})$$
$$= A_{i} - 2^{-i-1} (2R_{i} + 2^{i-1})$$
$$= A_{i} - 2^{-i} (R_{i} + 2^{-i-2})$$

143

If A_{i+1} is negative, $R_{i+1} = R_i$, add back the subtracted quantity to restore A_i and then proceed to step i+1.

$$A_{i+1} = A_i - 2^{-(i+1)} (R_i + 2^{-(i+1)-2})$$

= $A_i - 2^{-i-1} R_i - 2^{-2i-4}$
= $A_i - 2 (2^{-i-1} R_i) + 2^{-i-1} R_i - 4 (2^{-2i-4}) + 3 (2^{-2i-4})$
= $A_i - 2^{-i} R_i - 4 (2^{-2i-4}) + 2^{-i-1} R_i + 3 (2^{-2i-4})$
= $\left[A_i - 2^{-i} (R_i + 2^{-i-2})\right] + 2^{-i-1} (R_i + 3 (2^{-i-3}))$

The quantity in brackets is the partial remainder before restoring; a nonrestoring procedure is given by the last term.

If
$$A_i \ge 0$$
, $A_{i+1} = A_i - 2^{-i} (R_i + 2^{-i-2})$, and

if
$$A_i < 0$$
, $A_{i+1} = A_i + 2^{-i} (R_i + (3) 2^{-i-2})$

<u>Binary Example</u> (negatives expressed by true binary compliments) Find $\sqrt{.011001}$.011001 | .101

01

Sign of	.01	01	00	01	partial root	
remainder	01					
(+)	00	01	00	01	. 1	
	01	01				
(-)	11	00	00	01	. 10	
	00	10	11			
(-)	11	10	11	01	. 100	
	00	01	00	11	0	
(+)	00	00	00	00	$.1001 = \frac{9}{16} = answe$	r
					10	

Let R_i = Partial root at end of ith step Let A_i = Remainder at end of ith step

Rules of Operation:

If A_i is +, 1 has just been inserted as right-most digit of R_i . If A_i is -, 0 has just been inserted as right-most digit of R_i . If A_i is +, next step is to subtract $2^{-i} \left\{ \left[(R_i) + 1 \right] \left[2^{-(i+2)} \right] \right\}^{-1}$ If A_i is -, next step is to add $2^{-i} \left\{ \left[(R_i) + 3 \right] \left[2^{-(i+2)} \right] \right\}^{-1}$

Mechanization of Square Root

The following description of the mechanization can be easily followed if the operation is traced through the example on the following page. The primed headings indicate extensions of normal registers. The primed entries in the R-register indicate the partial root.

Three registers are used, A, B, and R. Each is extended by two flip-flops over its normal length.

During the first word time, the operand, initially in A, is shifted into B. R is cleared. In the table on the following page, arrows indicate recirculation paths, and underlines indicate the insertion of bits from logic, not recirculation.

At the last bit time of each word and the first bit time of the next word (bit times 5 and 1 of the example), two bits are shifted from B into the right-hand bit position of A (from B6 to A1). These two bits are in each case the two "next" bits not yet operated upon. At the end of each word time, the right-hand bit of R (R7) is set to 1 and the new bit of the partial root is inserted in the left-hand bit position (R6). At the next bit time, the right-hand bit of R is set to 0 if A_i is positive (i. e., if A1 is 0) and to 1 if A_i is negative (i. e., A1 is 1). During every word time after the first, B recirculates. Its 2 additional bits cause a left-shift of two bits each word time. The contents of the right-hand bit of the R-register is subtracted from (or added to) the right-hand bit of A, according to the sign of A_i and the rules of the preceding section. The difference (or sum) is entered into the left-hand bit of the A-register.

R has a complicated recirculation pattern. The bit in the nextto-right-hand bit position shifts into the left-hand bit position (Rl to R6), then shifts one to the right (R5), and then goes two places: the next position to the right (R4) and also the right-hand bit position (R7). In this way the partial root is built up in R.


The square root process consists of three parts: a shift from A into B (one word time), operation (for an n-bit word this takes n word times), and a shift of the root from R into A (one word time).

During this last word time the root is shifted into A in such a manner that it is in the "correct" position for further use elsewhere (in the example R6 shifts into A5).

Example 3: Find
$$\sqrt{\frac{1}{16}} = \frac{1}{4} (\sqrt{.0001} = .0100).$$

Operand

Partial Root



Definitions of Floating-Point Operations

Given a pair of floating-point numbers having the form $x_1 = m_1 \cdot 2^e_1$ and $x_2 = m_2 \cdot 2^e_2$, form their sum, difference, product, and quotient as follows.

 $x_1 \pm x_2 = (m_1 \pm m_2 \cdot 2^e 2^{-e_1}) 2^{e_1}$, assuming $e_1 \ge e_2$

$$x_1x_2 = m_1m_2 \cdot 2^{e_1 + e_2}$$

$$\frac{x_1}{x_2} = \frac{m_1}{m_2} \cdot 2^{e_1 - e_2}$$

Floating-Point Addition and Subtraction

Before m_1 and m_2 can be added or subtracted, they must be scaled to the same exponent. This is accomplished by denormalizing the number having the smaller exponent until the two exponents are equal (i.e., shifting m_i right and augmenting e_i by the number of such shifts). In the example above, e_2 was assumed $\leq e_1$ and, therefore, x_2 was denormalized to

 $x_2 = m_3 \cdot 2^{e_1}$ where $m_3 = m_2 \cdot 2^{e_2 - e_1}$

Procedure

The following must be accomplished in the order mentioned.

1. The four arguments m_1 , e_1 , m_2 , e_2 must be properly stored in arithmetic registers.

2. Exponents e_1 and e_2 must be compared to determine which is smaller (assume $e_2 \leq e_1$ here).

3. If x_2 has the smaller exponent, it must be denormalized by right-shifting m_2 and augmenting e_2 according to the following:

a. If $e_2 \ge 0$, perform the addition $/e_2/ + 1$ and assign a plus sign to the result.

b. If $e_2 < 0$, perform the subtraction $/e_2/$ - 1 and assign a minus sign to the result.

4. Comparison of e_1 and e_2 occurs at each step during denormalization until $e_1 = e_2$ at which time denormalization is concluded.

5. Addition or subtraction of m_1 and m_2 is performed according to the operation code of the floating-point command.

6. Normalization of resulting sum or difference occurs to insure

$$1/2 \leq /m_1 \pm m_2 / < 1$$

Additional details that must be considered are:

l. If m_1 or m_2 is initially zero or becomes zero as a result of denormalization, the denormalization process must be concluded and addition or subtraction begun.

2. If the result of the addition or subtraction (paragraph 5, preceding page) is zero, the final normalization process must be omitted.

3. To avoid possible overflow from addition, both x_1 and x_2 are subjected to an initial one-bit denormalization so that

$$/m_{1}' \pm m_{2}'/<1/2$$

where $m_1' = 1/2m_1$ and $m_2' = 1/2m_2$.

Operation Identification

The floating-point add (FAD) and floating-point subtract (FSB) commands have operations codes of 04 and 06, respectively. Both commands are identified with a new flip-flop M_8 which is one-set simultaneously with I₃. Floating-point multiply (FMP) and floating-point divide (FDV) commands have operation codes of 07 and 05, respectively, and are identified with another flip-flop designated M_0 .

Operand Working Storage

Before any floating-point command is to be executed, the first operand x_1 must appear with its mantissa m_1 in the A register and its exponent e_1 in the R register. The second operand, x_2 , exists initially in two consecutive memory locations, the first location being given by the address of the floating-point command. Thus, during I_2 , the first word of x_2 , which is m_2 , is gated from memory into the B-register. The second word, e_2 , is gated during the next word time I_3U_1 into the X-register. *

Sequence Control

Events occurring during the execution of the FAD and FSB commands are controlled by several flip-flops as indicated in figure **33**.

^{*}A new one-word recirculating register




Figure 33. Floating Point Add-Subtract Sequence

508-T-6

149

Logic for FAD and FSB Commands

A detailed description of the changes in RECOMP logic necessitated by the FAD and FSB commands follows. Octal operation codes 04, 06, 44, and 46 set flip-flop M_8 at the end of I_2 .

$$1^{m_8} = D_5' D_4' D_3 D_1' I_2 N_{11} J_0' C$$

 ${\rm M}_4$ is also set by the FAD and FSB commands codes by

$1^{m_4} = D_5' D_4' D_3 I_2 N_{11} J_0' C$	
---	--

while M_0 must be inhibited by D_3' in

$$m_0 = D_6' D_5' D_4' D_3' I_2 N_{11} J_0' C$$

With M_4D_3 now true, terms required for the FNM command (code 45) must be inhibited by $M_8'M_9'$.

$$\frac{1^{h_{0}} = M_{4}M_{8}M_{9}D_{3}U_{1}T_{1}C}{1^{n_{12}} = A_{1}M_{4}M_{8}M_{9}D_{3}U_{1}T_{40}C + A_{42}M_{4}M_{8}M_{9}D_{3}U_{1}T_{40}C}$$

Also, since M_4D_2 is for FSB as well as STA commands M_6 and D_2' must be inhibited to prevent STO code from being activated at end of U_1 . D_3' (or M_8') may be used.

$$1^{m_{6}} = M_{4}D_{3}'D_{2}D_{1}'T_{41a}C$$

$$0^{d_{2}} = M_{4}D_{3}'T_{41a}C$$

$$0^{m_{4}} = M_{4}D_{3}'D_{2}T_{41}C$$

To prevent STA logic from affecting FSB command, D_3' (or M_8') must be inserted in the following

$$1^{n}7 = A_{42}'M_{4}D_{3}'P_{6}'P_{5}P_{3}'P_{1}'C$$

$$1^{a_{41}} = A_{1}M_{4}D_{3}D_{2}D_{1}C$$

$$0^{a_{41}} = A_{1}M_{4}D_{3}D_{2}D_{1}C$$

During the first word time of M_8 , the A, B, and R-registers must recirculate m_1 , m_2 , and e_1 , respectively.

For A-register recirculation, add

$a_{1}a_{1} = A_{1}M_{4}D_{3}U_{1}C$
$a_{41} = A_1'M_4D_3U_1C$

For B-register recirculation, add gates

1 ^b 41	= B ₁ M ₈ M ₀ 'Q ₄ 'C
0 ^b 41	= B ₁ 'M ₈ M ₀ 'Q ₄ 'C

where Q_4' is certainly true during the first word time.

For R-register recirculation during the first word time:

$$\frac{1^{r}_{41} = R_{1}K_{a}'M_{4}D_{3}T_{41a}'C + E_{0}M_{4}D_{3}T_{41a}C}{0^{r}_{41} = R_{1}'K_{a}'M_{4}D_{3}T_{41a}'C + E_{0}'M_{4}D_{3}T_{41a}C}$$

where E_0 contains the sign of the R contents.

During the first word time the X-register receives the exponent e2 from memory or high-speed loop

$$X_{41} = M_{r}L_{p1}M_{4}U_{1}C + K_{0}L_{p1}M_{4}U_{1}C$$

$$0^{x}41 = M_{r}L_{p1}M_{4}U_{1}Q_{2}C + K_{0}L_{p1}M_{4}U_{1}Q_{2}C$$

$$\begin{array}{c} x_{40} \\ \hline 1^{x}40 = X_{41}M_{10} \\ \hline 0^{x}40 = X_{41}M_{10} \\ \hline 0^{x}40 = X_{41}M_{10} \\ \hline \\ x_{w} \\ \hline 1^{x}w = X_{40} \\ \hline 0^{x}w = X_{40} \\ \hline \\ 0^{x}w = X_{40} \\ \hline \\ 1^{x}2 = X_{r} \\ \hline \\ 0^{x}2 = X_{r} \\ \hline \\ 0^{x}2 = X_{r} \\ \hline \\ 1^{x}1 = X_{2}C \\ \hline \\ 0^{x}1 = X_{2}C \\ \hline \end{array}$$

During the second word time of M_8 , both operands are denormalized by one bit in order to avoid overflow from addition of mantissas. Denormalization of x_1 is accomplished by shifting the A contents one bit to generate $m_1/2$, and augment the R contents by one to generate e_1+1 :

$$x_1 = m_1 \cdot 2^e 1 = m_1 / 2 \cdot 2^e 1^{+1}$$

Right-shifting of the A-register as exists for the ARS command (code 40) may be extended to the FAD and FSB commands merely if D_2 ' is omitted from:

$$1^{a}_{41} = A_{2}M_{4}D_{1}U_{1}T_{1}T_{40}T_{41a}C$$

 $0^{a}_{41} = A_{2}M_{4}D_{1}U_{1}T_{41a}C$

and preserve the sign by replacing $D_2{}^\prime$ with $U_1{}^\prime$ in:

$$\begin{bmatrix} 1^{a}_{41} = A_{1}M_{4}U_{1}'T_{41a}C \\ 0^{a}_{41} = A_{1}'M_{4}U_{1}'T_{41a}C \end{bmatrix}$$

and remove D_2 ' from:

$$_{0}^{a}_{41} = M_{4}^{D}_{1}^{T}_{1}^{C} + M_{4}^{D}_{1}^{T}_{1}^{T}_{1}^{T}_{40}^{C}$$

No difficulty arises with the STA command since code 42 exists during U_1 only.

Augmentation of the R-register requires sampling to determine whether $e_1 \ge or < 0$. If $e_1 \ge 0$, $/e_1/$ must be increased by one and if $e_1 < 0$, $/e_1/$ must be decreased by one.

 Q_0 samples e_1 for zero as it shifts through the R-register. Q_0 is set at T_1 and reset if a "one" bit is sensed in R_{41} .

$$_{1}^{q} = D_{3}^{T} C_{1}^{C}$$

 $_{0}^{q} = R_{41}^{} D_{3}^{T} T_{1}^{T} C_{2}^{T} C_{1}^{T}$

If Q_0 is still true at T_{41} , all bits in R except possibly the sign and most significant bit are zero. It is unreasonable to assume the most significant bit "one" since this would mean:

$$x_1 \ge 2^{(2^{38}-1)}$$

which is larger than the number of grains of sand that would fill the universe.

The states of R_{41} and Q_0 at the end of a word time depend upon the exponent e_1 and are, therefore, used to set E_0 for augmenting or reducing this exponent.

$$\frac{1^{e_0} = R_{41}M_4D_3T_1C + Q_0M_8M_0T_{40}C}{0^{e_0} = R_{41}M_4D_3T_1C}$$

 E_0 determines whether the R-register acts as a one-input adder or subtractor. If the exponent is positive, $R_{41} = 1$ at T_1 and if the exponent is zero $Q_0 = 1$ at T_{40} . In either case, E_0 is set and one input addition occurs because of

$${}_{0}^{k}{}_{a} = E_{0}^{R}{}_{1}^{'}M_{4}^{D}D_{1}^{'}T_{1}^{'}C$$

(i.e., the carry is turned off by the first zero bit in R_1). If the exponent is negative, R_{41} ' turns off E_0 at T_1 which causes subtraction by means of:

$$_{0}^{k}a = E_{0}^{\prime}R_{1}^{M}M_{4}D_{1}^{\prime}T_{1}^{\prime}C$$

The use of T_{40} in the second gate in $1e_0$ above is necessary to obtain a plus sign (since R_{41} copies the sign from E_0 at T_{41}) when the exponent is zero. If this were not done, E_0 would get zero-set at the next T_1 by R_{41} ' which would result in subtraction instead of addition and the exponent would oscillate between -0 and +1 instead of going from -1 to +0 to +1 to +2, etc.

Gates in $_{0}k_{a}$ used for normalization are inhibited at this time by D_{1} in:

$$_{0}^{k}a = E_{0}R_{1}M_{4}D_{1}T_{1}C + E_{0}R_{1}M_{4}D_{1}T_{1}C$$

Recirculation of R during execution of ARS, ALS, and STA commands is assured by D_3' in:

$$1^{r}_{41} = R_{1}M_{4}D_{3}D_{1}C + R_{1}M_{4}D_{3}D_{2}C$$

$$0^{r}_{41} = R_{1}M_{4}D_{3}D_{1}C + R_{1}M_{4}D_{3}D_{2}C$$

In order to denormalize the floating-point operand in the B and X registers a number of flip-flops corresponding to Q_0 , E_0 , and K_a are needed. Since the Q counter is not needed for FAD and FSB, and the C-register is used only for gating e_2 during the first word time, tweive flip-flops are available for time sharing. In order to avoid conflict with their previous functions, M_8' is placed in each existing gate in Q_1 through Q_5 (Q_6 is not used). No difficulty occurs from the C flip-flops since their normal shift logic requires N_5 which is inhibited during I₃. Hence, add M_8' to:

$$\frac{1^{q_{i}} = Q_{i+1}^{N_{1}M_{8}'C}}{0^{q_{i}} = Q_{i+1}'N_{1}^{M_{8}'C}}$$

for i = 1, 2, 3, 4, 5.

Let Q_4 be true during the time that denormalization of the operand in B and X must occur, just as M_4 is true as long as the operand in A and R requires denormalization. During the second word time, U_2 , both M_4 and Q_4 must be true along with M_8 .

$$_{1}q_{4} = M_{8}M_{0}'I_{5}'U_{1}T_{41}C$$

During M_8Q_4 the mantissa in B is shifted right.

$1^{b}_{41} = B_{2}^{M} B_{4}^{Q}_{4}^{T}_{1}^{T}_{40}^{T}_{41a}^{T}_{C} + B_{1}^{M} B_{4}^{Q}_{4}^{T}_{41a}^{T}_{A1a}^{C}$	
$b_{41} = B_2' M_8 Q_4 T_{41a}' C + B_1' M_8 Q_4 T_{41a} C + M_8 Q_4 T_1 C + M_8 Q_8 Q_8 Q_8 Q_8 Q_8 Q_8 Q_8 Q_8 Q_8 Q$	$8^{Q_4^{T}}40^{C}$

Let Q_1 sample the exponent in X for zero (corresponds to Q_0 for R). It is zeroed at T_1 and turned on if a one is sensed in X_{41} .

$$1^{q_1} = M_8 X_{41} T_1'C$$

 $0^{q_1} = M_8 T_1C$

Let Q_2 indicate whether the absolute value of the exponent in X is to be increased or decreased (corresponds to E_0 for R). If the exponent is positive or zero, one-input addition must occur in X; if it is negative and not zero, subtraction must occur.

Since Q_2 is initially zero-set at the beginning of I_3 and there is not a requirement to re-zero-set Q_2 if it becomes one-set, no additional logic is needed for zero-setting Q_2 .

$$\frac{1^{x_{41}} = M_{8}Q_{2}Q_{4}T_{41}C}{0^{x_{41}} = M_{8}Q_{2}'Q_{4}T_{41}C}$$

A possible difficulty arises when the exponent read from memory is -0 since in this case X_{41} ' would normally copy M_r ' or K_0 ' during U_1T_{41} while Q_2 would be set by Q_1 ' for exponent augmentation. During the succeeding word time then, Q_2 would be zeroed by X_{41} ' at T_1 causing exponent diminution to occur. This problem is solved by using Q_2 to inhibit X_{41} ' from copying the sign from memory or loop at U_1T_{41} since Q_2 true at this time indicates a zero exponent.

Thus:

$$\frac{1^{x_{41}} = M_{8}Q_{2}Q_{4}T_{41}C}{0^{x_{41}} = M_{r}'L_{p1}'M_{4}U_{1}Q_{2}'C + K_{0}'L_{p1}M_{4}U_{1}Q_{2}'C}$$

Let C_4 be the carry flip-flop for the X-register one-input addersubtractor. Since the C flip-flops are used for memory gating during U_1 , time-shared gates must be inhibited during this time with U_1' . The carry is set at T_1 and turned off by X_1' when adding or X_1 when subtracting:

$$\frac{1^{c_{4}} = M_{8}U_{1}'T_{1}C}{0^{c_{4}} = M_{8}Q_{2}X_{1}'U_{1}'T_{1}'C + M_{8}Q_{2}'X_{1}U_{1}'T_{1}'C + M_{8}T_{41}C}$$

The X-register receives the result of the one-input addition or subtraction during Q_A

$$1^{x_{41}} = X_{1}C_{4}Q_{4}T_{41}C + X_{1}M_{8}C_{4}Q_{4}T_{41}C$$

$$0^{x_{41}} = X_{1}M_{8}C_{4}Q_{4}T_{41}C + X_{1}M_{8}C_{4}Q_{4}T_{41}C$$

In order to determine which floating-point number requires denormalization after U_2 , flip-flop Q5 samples the exponents in R and X to determine which is smaller and therefore needs additional denormalization.

$$\frac{1^{q_{5}} = M_{8}D_{6}'X_{2}'R_{2}U_{2}C}{0^{q_{5}} = M_{8}X_{2}R_{2}'U_{2}C}$$

Since Q₅ must be explained at T_{41} , R_2 and X_2 must contain all bits from least significant to sign during T_1 through T_{40} which is clearly the case. Note that if R > X, $Q_5 = 1$ at T_{41} and the floating-point number in B and X requires further denormalization, whereas if R = X, $Q_5 = 0$ at T_{41} and the floating-point number in A and R requires further denormalization.

Thus if $Q_5 = 0$ we turn off Q_4 so that B and X merely recirculate, and leave M_4 on:

$$0^{q_{4}} = M_{8}Q_{5}'U_{2}T_{41}C$$

$$1^{b_{41}} = B_{1}M_{8}Q_{4}'M_{0}'C$$

$$0^{b_{41}} = B_{1}'M_{8}Q_{4}'M_{0}'C$$

$$1^{x_{41}} = X_{1}Q_{4}'U_{1}'M_{10}'C$$

$$0^{x_{41}} = X_{1}'Q_{4}'U_{1}'M_{10}'C$$

whereas if $Q_5 = 1$ we turn off M_4 so that A and R recirculate, and leave Q_4 on:

$$0^{m}_{4} = M_{8}M_{0}'Q_{5}U_{2}T_{41}C$$

$$1^{a}_{41} = A_{1}M_{0}'M_{1}'M_{2}'M_{3}'M_{4}'M_{10}'P_{0}'C$$

$$0^{a}_{41} = A_{1}'M_{0}'M_{1}'M_{2}'M_{3}'M_{4}'M_{10}'P_{0}'C$$

$$1^{r}_{41} = R_{1}M_{0}'M_{1}'M_{2}'M_{3}'M_{4}'M_{9}'I_{3}C$$

$$0^{r}_{41} = R_{1}'M_{0}'M_{1}'M_{2}'M_{3}'M_{4}'M_{9}'I_{3}C$$

After U_1 , the exponents in R and X are compared for equality every word time. When agreement occurs, denormalization of both FP numbers is terminated. Flip-flop C_1 samples for agreement by being zeroed at T_{41} and turned on when a pair of corresponding bits disagree.

$$1^{c_{1}} = M_{8}U_{1}'R_{41}X_{41}'I_{5}'T_{2}'C + M_{8}U_{1}'R_{41}'X_{41}I_{5}'T_{2}'C$$

$$0^{c_{1}} = M_{8}T_{41}C$$

Note that C_1 samples R_{41} and X_{41} at T_1 for sign agreement, does not sample the sync bits at T_2 , and samples the numerical bits during T_3 - T_{40} . As before, if we assume the most significant bits to be zero, C_1 can not be triggered on the true side at T_{41} . One anomaly still exists, namely, when both exponents are zero, for in this case the exponent that is being increased from -1 to +0 contains a minus in the sign position until zero sensing is completed. This is overcome by turning C_1 off again at T_{40} if both exponents are zero. Thus:

$$0^{c}1 = M_{8}U_{1}Q_{0}Q_{1}T_{40}C$$

Note that the two leading exponent bits are not being sampled in this situation.

When C_1' exists at T_{41} , exponents are equal and denormalization is terminated as follows.

$$_{0}^{q} q_{4} = M_{8} U_{1}' C_{1}' T_{41} C$$

 $_{0}^{m} q_{4} = M_{8} M_{0}' U_{1}' C_{1}' T_{41} C$

Denormalization is also terminated when either mantissa is initially zero or becomes zero during denormalization. Flip-flops C_2 and C_3 sample the A and B registers respectively for zero.

$$1^{c_{2}} = A_{2}M_{8}U_{1}C$$

$$0^{c_{2}} = M_{8}T_{41}$$

$$1^{c_{3}} = B_{2}M_{8}U_{1}C$$

$$0^{c_{3}} = M_{8}T_{41a}$$

 T_{41} ' is not needed since zero sync bits were written into A_{41} and B_{41} at T_{1} .

Now if $C_2 = 0$ at T_{40} , A must be zero, whereas if $C_3 = 0$ at T_{40} , B must be zero. In either case C_1 is turned off which terminates denormalization.

$$_{0}^{c_{1}} = M_{8}^{U_{1}'C_{2}'T_{40}}C + M_{8}^{U_{1}'C_{3}'T_{40}}C$$

Note that the signs appear in A_2 and B_2 at T_{40} and therefore cannot set C_2 or C_3 in time to prevent C_1 from being turned off.

Between U_2 and the end of denormalization, one of the floatingpoint numbers is being denormalized while the other must be preserved by recirculation. The number in A and R must recirculate during M_4 ' and the number in B and X during Q_4 '.

$$1^{a}_{41} = A_{1}M_{0}M_{1}M_{2}M_{3}M_{4}M_{10}P_{0}C$$

$$0^{a}_{41} = A_{1}M_{0}M_{1}M_{2}M_{3}M_{4}M_{10}P_{0}C$$

$$1^{a}_{41} = R_{1}M_{0}M_{1}M_{2}M_{3}M_{4}M_{10}P_{0}C$$

$$1^{a}_{41} = R_{1}M_{0}M_{1}M_{2}M_{3}M_{4}M_{9}I_{3}C$$


$$0^{a}_{41} = R_{1}M_{0}M_{1}M_{2}M_{3}M_{4}M_{9}I_{3}C$$

$$1^{b}_{41} = B_{1}M_{8}M_{0}Q_{4}C$$

$$0^{b}_{41} = B_{1}M_{8}M_{0}Q_{4}C$$

$$\frac{1^{x_{41}} = X_{1}Q_{4}'U_{1}'M_{10}'C}{0^{x_{41}} = X_{1}'Q_{4}'U_{1}'M_{10}'C}$$

Upon termination of denormalization, addition or subtraction of mantissi is initiated. M_0 , U_1 , and E_0 are turned on.



To prevent U_1 from being pulsed on the prime side we have

$$0^{u_1} = I_3 U_1 I_5 T_{4 la}^{C}$$

At this time the FAD (04) and FSB (06) codes must be made to look like ADD (01) and SUB (03). But D_6 , D_5 , D_4 , and D_3 do not appear in any logic involving M_0 , and D_2 is already set correctly for addition or subtraction. Hence it suffices only to set D_1 :

$$d_{1} = M_{8}U_{1}C_{1}T_{41}C_{1}C_{1}$$

 M_0 remains on for two word times during which the computer performs ordinary addition or subtraction as required. At the end of U_2 the sum of the mantissi is in A, so that addition or subtraction is terminated and final normalization begins. M_0 is reset

$$0^{m}0 = M_{0}U_{2}T_{4}Ia^{C}$$

and N₁₂ inhibited by M₈'

$$1^{n}12 = M_0 M_8 U_2 T_{40} C$$

The FNM code (45) is set up.

$$1^{m_{4}} = M_{8}M_{0}U_{2}T_{41}C$$

 $0^{d_{2}} = M_{0}C$

 U_1 is set on and M_8 is terminated.

$$u_{1} = M_{0}U_{2}T_{41a}C$$

$$0^{m}8 = M_{0}U_{2}T_{41}C$$

From here on the computer sees an ordinary FNM command, and I_3 is terminated when normalization of the result in A is accomplished.

$$1^{n}12 = A_{1}M_{8}M_{9}M_{4}D_{3}U_{1}T_{40}C + A_{42}M_{4}M_{8}M_{9}D_{3}U_{1}T_{40}C$$

If the resulting mantissa in A is zero, H_0 is set and terminates the operation. Thus

$$1^{h_{0}} = M_{4}M_{8}'M_{9}'D_{3}U_{1}T_{1}C$$

$$0^{h_{0}} = A_{1}M_{4}T_{1}'C$$

$$1^{n_{12}} = M_{4}H_{0}T_{40}C$$

Note that the FNM command no longer transfers control when the argument is zero but is ignored instead. Also note that the exponents in R and X will usually be equal upon termination of denormalization. Hence we may choose R in which case it is preserved by recirculation during M_0 .

$$1^{r}_{42} = R_{2}^{M}_{0}^{C}$$
$$0^{r}_{42} = R_{2}^{'}M_{0}^{C}$$

while R_1 is used to gate B_1 into the adder.

The exception to the above (i.e., when R and X are unequal at the end of denormalization) occurs if A or B becomes zero. In this case, denormalization is immediately terminated and addition or subtraction is begun. However, the exponent that prevails in the final result must be that associated with the non-zero mantissa. Thus if B = 0, the exponent in R must remain in R, while if A = 0, the exponent in X must be transferred into R. In the latter case, C_2' will exist at T_{40} when A = 0 and this turns on Q_3 which is used for gating X into R.

$$\frac{1^{q_{3}} = M_{8}I_{5}'U_{1}'C_{2}'T_{40}C}{0^{q_{3}} = U_{1}T_{41}C}$$

$$1^{r_{41}} = X_{1}M_{0}Q_{3}C + R_{42}M_{0}Q_{3}'C$$

$$0^{r_{41}} = X_{1}'M_{0}Q_{3}C + R_{42}'M_{0}Q_{3}'C$$

 Q_3 being false during M_0U_2 , the right-hand gates preserve the exponent in R.

Another point is that the G-counter must be inhibited from counting every time I_3U_1 comes true during the floating-point commands, since this occurs three times. This is solved by allowing N₄ to come true only during the last I_3U_1 when M₈ is no longer on.

$$1^{n_4} = 1_{3}M_{8}M_{9}U_{1}T_{2}C$$

Floating-Point Multiplication and Division

Multiplication of two floating-point numbers, x_1 and x_2 , involves addition of their exponents $e_1 + e_2$ and multiplication of their mantissi $m_1.m_2$. Division of two floating-point numbers involves subtraction of exponents $e_1 - e_2$ and division of mantissi m_1/m_2 .

Procedure

The following must be accomplished in the order described.

l. The four arguments m_1 , e_1 , m_2 , e_2 must be properly stored in arithmetic registers.

2. Exponents e_1 and e_2 must be added or subtracted as determined by the operation codes.

3. Mantissi m_1 and m_2 must be multiplied or divided as determined by the operation code.

4. Normalization of resulting floating-point product or quotient. An additional detail to be considered is that overflow may result from division if the dividend is larger than the divisor. If it is assumed that both numbers are in normalized form initially, then a one-bit denormalization of the dividend will ensure that no division overflow occurs.

Operation Identification

Floating-point multiply (FMP) has operation code 07 and floatingpoint divide (FDV) has operation code 05. Both are identified with flipflop M_9 . For both operations the addition or subtraction of exponents occurs during the time M_{10} is true.

Operand Working Storage

These are identical with the registers used for the FAD and FSB commands, namely m_1 in A, e_1 in R, m_2 in B, and e_2 in X.

Sequence Control

Control of the FMP and FDV operations is as shown in figure 34 on the following page.

Logic for FMP and FDV Commands

Operation codes 05 and 07 set M_9 by means of:

$$m = D'D'D'D'DINJ'C$$

1 9 6 5 4 3 1 2 11 0


 M_4 is also set by:

$$1^{m_4} = D_5' D_4' D_3 I_2 N_{11} J_0' C$$

 D_1 is immediately turned off by:

$$0^{d_1} = M_9^{M_4^{C}}$$

so that the XAR command (code 43) is preserved by:






Figure 34. Floating Point Multiply-Divide Sequence

$$1^{a}_{41} = R_{1}M_{4}D_{3}D_{2}D_{1}C$$

$$0^{a}_{41} = R_{1}M_{4}D_{3}D_{2}D_{1}C$$

$$1^{r}_{41} = A_{1}M_{4}D_{3}D_{2}D_{1}C$$

$$0^{r}_{41} = A_{1}M_{4}D_{3}D_{2}D_{1}C$$

$$1^{n}_{12} = M_{4}D_{3}D_{2}D_{1}T_{4}O$$

During U_1 the A, B, and R registers recirculate while X receives the exponent e_2 from memory:

$1^{a}41} = A_{1}M_{4}D_{3}U_{1}C$
$0^{a}41 = A_{1}'M_{4}D_{3}U_{1}C$
$1^{b}_{41} = B_{1}T_{x}'M_{0}'M_{8}'M_{10}'I_{3}C$
$b_{41} = B_1'T_x'M_0'M_8'M_{10}'I_3C$
$1^{r_{41}} = R_{1}K_{a}'M_{4}D_{3}T_{41a}'C + E_{0}M_{4}D_{3}T_{41a}C$
$0^{r}_{41} = R_{1}'K_{a}'M_{4}D_{3}T_{41a}'C + E_{0}'M_{4}D_{3}T_{41a}C$
$1^{x_{41}} = M_{r_{p1}}L_{1}M_{4}U_{1}C + K_{0}L_{p1}M_{4}U_{1}C$
$\mathbf{Q_{41}^{x} = M_{r'}L_{p1}'M_{4}U_{1}Q_{2}'C + K_{0}'L_{p1}M_{4}U_{1}Q_{2}'C}$

During U_2 the floating-point number in A and R is denormalized as during FAD and FSB commands. $M_4D_3D_1$ ' exists to generate ARS logic for A, and one-input add logic for R. M_4 is reset at U_2T_{41} .

$$_{0}^{m}_{4} = M_{9}^{U}_{2}^{T}_{41}^{C}$$

B and X continue recirculation during U_2 , B by the same terms as during U_1 , and X by means of

$$1^{x_{41}} = X_{1}Q_{4}'U_{1}'M_{10}'C$$
$$0^{x_{41}} = X_{1}'Q_{4}'U_{1}'M_{10}'C$$

Inasmuch as three arithmetic registers (A, B, and R) are required to perform the multiplication or division, it is necessary to first add or subtract exponents and store the resulting exponent in X. M_{10} identifies this operation involving the exponents. Both U_1 and E_0 must be turned on at this time.

$$\frac{1^{m_{10}} = M_{9}M_{4}U_{2}T_{41a}C}{1^{u_{1}} = M_{9}M_{1}'M_{2}'U_{2}T_{41a}C}$$
$$\frac{1^{e_{0}} = M_{9}M_{2}'U_{2}T_{41a}C}{1^{e_{0}} = M_{9}M_{2}'U_{2}T_{41a}C}$$

During the two word times of M_{10} , R and X must be added or subtracted. In order to utilize the existing add-subtract logic these numbers must pass through A_1 and B_1 with R_1 set for gating B_1 into the adder. This is accomplished by having A_1 copy R_2 , B_1 copy X_2 and R_1 set to one. However, since the mantissi awaiting multiplication or division are in A and B, these must be preserved by recirculation from A_2 to A_{42} and from B_2 to B_{42} . The sum or difference is written into X.

$1^{a_1} = R_2^{M_{10}}C$
$0^{a_1} = R_2'M_{10}C$
$1^{b}1 = X_{2}^{M}10^{C}$
$0^{b_1} = X_2' M_{10}^{c}$
$1^{r_1} = M_{10}T_1C$
$0^{r_{1}} = M_{10}T_{40}C$

The following must be inhibited by M_{10}' .

$$1^{a_{1}} = A_{2}I_{3}M_{2}'M_{10}'T_{41}'C$$
$$0^{a_{1}} = A_{2}'I_{3}M_{2}'M_{10}'C$$

Recirculation of A and B contents results from:

$$1^{a}_{42} = A_{2}M_{10}C$$

$$0^{a}_{42} = A_{2}'M_{10}C$$

$$1^{a}_{41} = A_{42}M_{10}C$$

$$0^{a}_{41} = A_{42}M_{10}C$$

$$1^{b}_{42} = B_{2}M_{10}T_{41}'C$$

$$0^{b}_{42} = B_{2}'M_{10}C$$

$$1^{b}_{41} = B_{42}M_{10}C$$

$$0^{b}_{41} = B_{42}M_{10}C$$

The logic for the addition or subtraction parallels the regular add-subtract logic. E_0 , initially on, samples signs in X_{41} and R_{41} in conjunction with operation codes:

$${}_{0}^{e_{0}} = X_{41}R_{41}'M_{10}D_{2}U_{1}T_{1}C + X_{41}'R_{41}M_{10}D_{2}U_{1}T_{1}C$$
$$+ X_{41}R_{41}M_{10}D_{2}'U_{1}T_{1}C + X_{41}'R_{41}'M_{10}D_{2}'U_{1}T_{1}C$$

Just as the A register is cleared to zero during the first word time of M_0 , so R is cleared to zero during M_{10} .

$$0^{r}41 = M_{10}C$$

with M₁₀' inhibiting:

$$1^{r}41 = M_{9}M_{10}'B_{42}X_{1}M_{4}'C$$

Note that it is not necessary to restrict the clearing to U_1 since the result here is written into X both during U_1 and U_2 .

$$1^{x}_{40} = SM_{10}C$$

 $0^{x}_{40} = S'M_{10}C$

If addition is to be performed during U_2

$$1^{e_0} = K_{a'}M_{10}T_{41a}C$$

corresponds to a similar gate during $M_{0}. \ \ \, The \ sign is inserted into X_{41} by:$

1 [×] 41	$= SM_{10}U_2T_1C$
$0^{x}41$	$= M_{10}U_1C$

 $\rm M_{10}$ is reset at the end of $\rm U_2:$

$$0^{m}10 = M_{10}U_2T_{41a}C$$

From here on, X must preserve the resulting exponent by recirculation.

$1^{x}41 = X_{1}M_{9}M_{10}M_{4}C$
$0^{x}41} = X_{1}'M_{9}M_{10}'M_{4}'C$

Depending on whether FMP (Code 07) or FDV (Code 05) is indicated, MPR (code 13) or DSR (code 21) is set up.

$$1^{m_{1}} = M_{10}^{D_{2}}U_{2}^{T_{41a}}C$$

 $1^{m_{2}} = M_{10}^{D_{2}}U_{2}^{T_{41a}}C$

 D_1 , having been previously turned off by M_9M_4 , is turned back on.

$$1^{d_1} = M_{10}^{c_1}$$

By the end of M_{10} , four word times have elapsed in I_3 (two during M_4 and two during M_{10}) so that the Q counter now contains a count of four (Q₃ = 1). It is necessary to reset the Q counter to zero before starting the multiplication or division process. Thus:

$$0^{q_{3}} = M_{10}^{T} T_{41}^{T} C$$

U₁ is again set by:

$$1^{u}_{1} = M_{9}M_{1}M_{2}M_{2}M_{41a}C$$

For multiplication, E_0 is again set by:

$$1^{e_0} = M_9 M_2 U_2 T_{41a}^{C}$$

Both multiplication and division are performed in the same manner as for the corresponding fixed-point operations including round-off. However, during the last word time, the exponent in X is transferred into R. B_{42} identifies this last word time for both multiplication and division.

$$1^{b}_{42} = M_{9}M_{1}Q_{6}Q_{3}Q_{2}Q_{1}T_{41}C + M_{9}Q_{6}Q_{4}Q_{1}T_{41}C$$

 $0^{b}_{42} = M_{9}B_{42}T_{41}C$

The gate in ${}_{0}{}^{b}{}_{42}$ not only turns B_{42} off after one word time but also guarantees B_{42}' prior to M_9 ($M_1 + M_2$). During fixed-point division, B_{42} is used to store the sign of the remainder. However, the remainder is not used in FDV and therefore, M_9' is used to inhibit B_{42} :

$$1^{b}42 = A_{40}M_{2}M_{9}U_{1}T_{2}C$$

169

During B_{42} , R copies the exponent from X:

$1^{r}41 = X_{1}M_{9}M_{10}'$	M ₄ 'B ₄₂ C
$_{0}r_{41} = X_{1}M_{9}M_{4}$	³ 42 ^C
$1^{r}40 = R_{41}M_{9}C$	
$_{0}r_{40} = R_{41}'M_{9}C$	

Inhibiting diodes B_{42}' and M_{9}' must be included in the following gates:

$$1^{r}_{41} = R_{2}M_{1}B_{42}'U_{1}'T_{40}'T_{41a}'C + A_{3}M_{1}B_{42}'T_{40}C$$

$$+ A_{41}M_{1}B_{42}'T_{41a}C + B_{42}U_{41}M_{9}'T_{x}'C$$

$$0^{r}_{41} = R_{2}'M_{1}B_{42}'U_{1}'T_{40}'T_{41a}'C + A_{3}'M_{1}B_{42}'T_{40}C$$

$$+ A_{41}'M_{1}B_{42}'T_{41a}C + B_{42}'U_{41}M_{9}'T_{x}'C$$

$$1^{r}_{40} = SU_{41}M_{9}'T_{x}'C$$

$$0^{r}_{40} = S'U_{41}M_{9}'T_{x}'C$$

Upon completion of the multiplication or division process, the floating-point result stands in the A and R registers and it is necessary only to normalize them. Accordingly, M_1 , M_2 , and M_9 are terminated:

$0^{m_1} = M_1 B_{42} T_{41a} C$
$0^{m_2} = U_{41}T_{41a}C$
$0^{m_9} = B_{42}^{Q_6} T_{41a}^{T_6}$

 N_{12} is inhibited by M_9' in:

$$1^{n}12} = M_{1}M_{9}'Q_{6}Q_{4}T_{40}C + M_{9}'U_{41}T_{40}C$$

in order that normalize logic may be activated. M_4 and U_1 are established by:

$$1^{m_4} = M_9 B_{42} Q_6 T_{41} C$$

 $1^{u_1} = M_9 B_{42} Q_6 T_{41a} C$

It will be recalled that D_3 and D_1 are true at this time. If division was performed, D_2' existed (code 05) and if multiplication was performed, D_2 is turned off by:

$$0^{d_2} = M_1 U_2 C$$

In either case the computer sees the normalize command code and proceeds to normalize the result standing in the A and R registers. As with the FAD and FSB commands the FNM command logic terminates the FMP and FDV operations. Both numbers and commands may be filled into any location of the main memory. Numbers are filled as mixed decimal or fractional decimal quantities. Commands are filled in the usual binary-octal "command format."

Keyboard Procedure for Entering Commands

Procedure.
Procedure.

Step 1	Energize the machine as per normal operation
Step 2	The "Ready" light indicates ON condition.
Step 3	The "Fill Source" light indicates ready condition of console keyboard; if off, press "Fill Source" button.
Step 4	The "Compute," "Output Error," "Overflow Error," "Verify Error," lights not illuminated; if on, press the "Error Reset" button.
Step 5	Press the "Location" button. Light indicates the com- puter is ready to accept information to set the location counter.
Step 6	Strike in the proper sequence the keyboard buttons corresponding to the desired location to be filled (2 octal digits per channel, 2 octal digits per sector, 1 bit for word half). Corresponding nixie tubes in the control panel readout indicate characters selected on keyboard. If keyboard selection in error, press the "Clear" button and start from number 6 above.
Step 7	After the proper information has been entered into the nixie readout, press the "Enter" button. This enters the information into the computer and clears the readout. The "Location Counter" displays the location entered. The location counter is read as illustrated.
Step 8	After checking the location counter, press the "Command" button (the command light indicates the computer will accept information in command format).

Procedure.

Step 9 Strike in proper sequence the keyboard characters required for the command desired (a sign, two octal command digits, four octal digits, one binary digit-lst half word indicator; a sign, two octal command digits, four octal digits, one binary digit-2nd half word Indicator).

- Step 10 The nixie readout will display this information (check against desired entry).
- Step 11 After a readout has been checked, press the "Enter" button. This enters the command pair into the selected location and clears the readout. The "Enter" button also advances the location counter in such a way that if the next consecutive memory location requires a command no further location entering is needed. Merely start with step 8 and proceed. If any other than the next location is desired, commence again from step 5.

Command Fill Example

Problem: To enter the command pair +0077020 +4000010 in Location 1020

Steps 1 - 7 Set location counter to 1020.0

Step 8 ''C'' key

Step 9 ''+'' key

0077020 on keyboard

''+'' key

4000010 on keyboard

00 0 0 7 7 0 2 0 1 4 0 0 0 0 1 0	 St	ep l	0	The	pan	el di	splay	r at t	his p	oint	woul	ld be	:		
	0	0	7	7	0	2	0	1	4	0	0	0	0	1	0

Step 11 If the display indicates an error, DEPRESS "Clear" key. If display is correct, DEPRESS "Enter" key.

- a. Display clears
- b. Command pair is put into memory at location 1020

c. The location counter is augmented by "1.0" upon depressing "enter"

Keyboard Procedure for Entering Mixed Numbers

Procedure


Steps 1 - 7	The same steps (1 - 7) as given in "entering com- mands" are used here.
Step 8	Depress "N" button (the number light indicates number mode enabled)
Step 9	Filling whole number portion
	 a. Strike sign key "+" or "-" b. Strike up to 11 whole number digits, most significant digit first. c. Check nixie display ("Clear" if incorrect). d. Strike "." (decimal) key.
Step 10	Filling fractional portion
	 a. Strike up to 11 digits of the fractional portion of the mixed number. b. Check nixie display ("Clear" if incorrect). c. Strike "Enter" key.
Example of N	Aixed Decimal Fill
Problem:	To fill +12.75 into memory beginning at location 6010:
Steps 1 - 7	Set location counter to 6010.0
Step 8	"N" key

Step 9

b. "1" "2" on keyboard

a. "+" key

c. At this point the display would be:



d. Strike "." key


1. +12 is filled into location 6010 of memory as:

S

 Location counter is automatically augmented by "1.0"

Step 10

a. Depress "7" then "5" on keyboard. At this point the display is:



 Location counter is automatically augmented by "1.0"

Detailed analysis of Steps 1, 2, 3, 4 of II

Step 1 Energize the machine as per normal operation

With circuit breakers CB1 and CB2 closed and the POWER ON switch on the control unit depressed, a-c power is applied to the POWER ON indicator, blower, and running-time meter in the control unit, and to the full-wave bridge rectifier. The bridge supplies d-c power which energizes relay K1 and K2. Closing of K1 and K2 contacts causes a-c power to be applied to (1) the computer blowers, (2) the power transformer, (3) the memory motor, and (4) to delay relay K3. Relay K3 has a 30second energizing time. The power supplies and all circuits deriving power from them are energized, with the exception of the main memory write switches. No current can flow to these switches because of K6 contacts 13 and 12 in open position. In addition, the computer cannot be operated because of an initial synchronization delay signal T_d generated as a result of K6 contacts 10 and 9 in open position. Thirty seconds after power application to relay K3, it is fully energized. Closing of K3 contacts allows the memory solenoid and relay K5 to be energized. Solenoid action positions the memory disk, thereby permitting clock signals to be generated for zeroing of computer circuits. Solenoid and relay K5 current is distributed through a memory thermostat and a power supply thermostat, both of which are set to open at 120 degrees F. The memory thermostat is mounted to the memory housing and the power supply thermostat is mounted on the etched-circuit board of the -18-volt power supply.

Closing of K5 contacts 5 and 6 provides a holding circuit for the memory solenoid when the normally closed K5 contacts 1 and 3 open.

Closing of K5 contacts 12 and 13 permits power to be supplied to K4. This relay has an energizing time of 10 seconds. Zeroing of computer circuitry continues for 10 seconds, at the end of which time relay K4 is energized. Closing of K4 contacts energizes relay K6 and causes the POWER READY indicator to glow. This signifies that the computer is ready for operation, because (1) closing of relay K6 contacts 13 and 12 have applied power to the main memory write selection circuits and (2) closing of K6 contacts 10 and 9 have removed the initial synchronization delay signal.


When power is removed from the computer, the memory solenoid is deactivated, thereby moving the memory disk away from the head-plate. To prevent transients from being written on the disk at this time, power is maintained to the computer secondary power supplies for approximately 0.5 second by the r-c networks across relays Kl and K2.

- Step 2 Ready Light On
- Step 3

The Fill Source Light On: if Off, Press the Fill Source button

Control panel fill can only be accomplished if the fill source button, on the panel, has been pressed. The signal flow is shown on the following page.

Tape Reader "ON" Flip Flop



Panel "Fill Source" Button

Step 4

~

The Compute, Output Error, Overflow Error, and Verify Error lights off; if on, press the Error Reset button. The Error Reset button zero-sets, among others, J_0 and J_{13}

$$\begin{bmatrix} 0^{j}_{0} = T_{d} \\ 0^{j}_{13} = T_{d} \end{bmatrix}$$

Step 5

Press "Location" button. Light indicates "Locations" mode enabled.


a. Generating L_B

The "Location" button generates L as follows:



b. F_0 and related actions.

The generation of L_b in turn, turns on F_0 (Fill location counter flip-flop), and zero-sets 0_0 (Fill Orders flip-flop) and N_0 (fill decimal number flip-flop).



 F_0 , in its one-set state, is involved in the following action:

1. The Input Counter reset flip-flop, C_r, is one-set.

$$1^{c}r = F_0T_2'C$$

C_r was initially zero-set by:

$${}_{0}^{c}{}_{r} = F_{0}'{}_{0}'{}_{0}'{}_{n}'{}_{n}'{}_{3}'C$$

Since the Nixie display is involved in the location counter fill procedure, the H-counter is required. The H-counter is set to 1 (thus skipping the sign position) by:

$$h_{1} = H_{3}'H_{2}'H_{1}'T_{0}'R_{c4}'FC$$

 H_4 , H_3 , H_2 , H_1 , R_{c4} , were previously zero-set by:

$$_{0}h_{i} = U_{1}C_{r}'A_{0}'C$$
 $i = 1-4$

(Where
$$1^{u_1} = I_3'C; 0^{a_0} = I_4' + T_d$$
)

$${}_{0}r_{c4} = R_{c1}'T_{40}C(Where_{0}r_{c1} = T_{d})$$

3. The input Sequence Counter (E₃, E₂, E₁) is set to "4", (1 0 0). This Counter is involved in separating the octal characters from the half-word indicator. Initially the "E" counter is "001" by:

Step 6

Strike the keyboard buttons corresponding to the desired location to be filled (2 octal digits per channel, 2 octal digits per sector and 1 bit for half-word indicator). Corresponding NIXIE tubes in the control panel readout indicate characters selected on keyboard. If keyboard selection in error, press the "clear" button and start from the beginning of Step 6.

> a. TPP, Pm, P_{d3} (see timing diagram) Striking a keyboard button causes TPP to one-set:

$$\frac{TPP}{l} = \frac{TPP}{k} \frac{I}{4} \frac{P'P'P'P'P}{5} \frac{P'P}{4} \frac{P'P}{3} \frac{P}{2} \frac{P}{1} C$$

Then Pm is one-set, one word later, by:

$$P_{1m} = (TPP) J_{13}' A_{n}' \underbrace{P_{5}' P_{4}' P_{3}' P_{2}' P_{1}}_{T_{2}} C$$

When the keyboard button is released, TPP is zero-set: TPP = $(TPP_k)'()'()'$ This, in turn, one-sets P_{d3} at T_{40} :

$$_{1}P_{d3} = (TPP)' T_{0}'P_{m} T_{40} C$$

 P_{d3} , in its one-set state, terminates P_{m} :

$$_0 P_m = P_{d3} C$$

And finally P_{d3} is zero-set, after it has been on for 1 word time, by:

$$_{0}^{P}_{d3} = P_{d3} T_{40}^{C}$$

- b. Filling the Input Register (F5, 4, 3, 2, 1)
- Keyboard-to-binary code
 Depressing a keyboard button generates a
 5-bit code as follows:

	Co	oding	Cha	nnel	s
Keyboard Character	к5	к4	к ₃	к2	ĸ
Ø	1	0	0	0	0
1	1	0	0	0	1
2	1	0	0	1	0
3	1	0	0	1	1
4	1	0	1	0	0
5	1	0	1	0	1
6	1	0	1	1	0
7	1	0	1	1	1
8	1	1	0	0	0
9	1	1	0	0	1
+	1	1	0	1	1
_	1	1	0	1	0
•	1	1	1	0	0
ENTER	1	1	1	1	0
CLEAR	1	1	1	0	1

2. Setting F_5 , F_4 , F_3 , F_2 , F_1

During TPP, the F's receive the signals from the Input lines K_5 , K_4 , K_3 , K_2 and K_1 .

$$f_{1i} = K_i (TPP_5) I_4 C$$
 i = 1-5

F's are initially in their zero-set state.

 R_{c3} is one-set by P_{m} at this time.

- c. Filling "A" Register (See figure 35)
- Legitimate Code Flip-Flop (P₀) and Fill Orders Flip-Flop (0₁)

If the code received from the K lines is a legitimate order address character (that is, if the characters are \emptyset through 7), P₀ one-sets for one word-time by:

$$\frac{1^{p_{0}} = F_{5} F_{4}' P_{d3} F_{0}C}{0^{p_{0}} = P_{0} E_{2}' T_{41a}C}$$

 0_1 is also set to one for the octal characters:

$$1^{0}1 = N_{0}'P_{0}E_{3}0_{1}'F_{4}' + N_{0}'P_{0}E_{2}0_{1}'F_{4}'$$

This, by DeMorgan's Theorem is:

N₀' P₀ 0₁' F₄' (E₃' E₂')'

The term $(E_3' E_2')'$ only allows 0_1 to be oneset at character count of 4, 5, 6 and 7. Therefore, only the channel and sector address bits are considered octal (remember "E" counter started at 100) and excludes the 1/2 word indicator.


 0_1 is one-set (for each octal character) for one word-time only:

$$0^{0}1 = 0_{1} T_{41a}C$$

2. Shifting octal characters into "A" Register

a. Shift Diagram

For each of the first 4 characters of "A" Location (Order) counter fill, the shift flow diagram is:



 0_1 is one-set during $T_2 - T_{41}$ (for octal characters). In one-word time (T_1) therefore, the shift configuration will have left-shifted 4 bit positions. The bits originally in F_3 , F_2 , and F_1 will then be in A_4 , A_3 , and A_2 respectively. At T_2 the bits will have moved to A_3 , A_2 , and A_1 since A's normal right movement is not inhibited at T_1 .

The left-shifting time $(T_2 - T_{41})$ shifts a new octal group from F₃, F₂ and F₁ to A₄, A₃, A₂ respectively while the first character moves to A₇, A₆, A₅. Again by T₂ the entire configuration moves right one-bit.

The configuration for the first four characters (octal) are summarized in the following table. The last two steps will be explained in paragraph e.

Cell Position

 $A_{14}A_{13}A_{12}A_{11}A_{10}A_{9}A_{8}A_{7}A_{6}A_{5}A_{4}A_{3}A_{2}A_{1}$ Time т₁ т2 т₁ т₂ т₁ т₂ т₁ т₂ T_1 T_2 *See Paragraph e.

*

The filled information is labeled as follows:

b. The logic involved is:

$$\begin{bmatrix}
 1^{f_{3}} = A_{1} & 0_{1} & A_{n} & C + \\
 0^{f_{3}} = A_{1} & 0_{1} & A_{n} & C + \\
 1^{f_{2}} = F_{3} & 0_{1} & C + \\
 \end{bmatrix}
 \begin{bmatrix}
 1^{f_{2}} = F_{3} & 0_{1} & C + \\
 0^{f_{2}} = F_{3} & 0_{1} & C + \\
 \end{bmatrix}
 \begin{bmatrix}
 1^{f_{1}} = F_{2} & 0_{1} & C + \\
 0^{f_{1}} = F_{2} & 0_{1} & C + \\
 \end{bmatrix}
 \begin{bmatrix}
 1^{a_{41}} = F_{1} & N_{0} & P_{0} & T_{1} & C + \\
 \end{bmatrix}
 \begin{bmatrix}
 1^{a_{41}} = F_{1} & N_{0} & P_{0} & T_{1} & C + \\
 \end{bmatrix}$$

The rest of "A" copies right, inclusive of T₁.

+


- c. Timing
- 1. H-Counter

The H-counter, as usual, counts each onesetting of N_8 . N_8 is controlled by:

$$1^{n_8} = (TPP)' R_{c3} T_{40} C + 0^{n_8} = N_8 C$$

2. E Counter

The E-counter counts the number of times P_0 is one-set:



d. Clearing F's

The F's are cleared after each character by Z_{ch} (the input Zeroing-keyboard stop flip-flop) employing the following logic:


	$0^{f_i} =$	Z _{ch}	I ₃ 'C;i	=	1 -5	
--	-------------	-----------------	---------------------	---	------	--

 Z_{ch} is set to one at the same time as the E-counter increases:

$$\frac{1^{Z}_{ch} = N_{0}' P_{0} T_{41}C}{0^{Z}_{ch} = Z_{ch} I_{3}' T_{41}'C + J_{13}C}$$

e. Shifting Half-Word Indicator into A-Register

The E-counter, after the 4 octal characters are filled into A, will be at a count of "000" (since it started as 100). This causes 0_1 not to be one-set at this time ($_10_1 = N_0' P_0 F_4' 0_1' (E_3' E_2')'$). Therefore the next character (5th) in the F-register is considered binary.



Since $0_1' = 1$, for the 5th character, the shifting mechanism gives a 2-bit left shift. The 1/2 word indicator will appear in position A_2 at T_1 and in position A_1 at T_2 .*

2. The logic involved follows:

$_{1}f_{1} = A_{1}N_{0}'O_{1}'P_{0}T_{1}'C$
$f_1 = A_1' N_0' O_1' P_0 T_1' C$
$a_{41} = F_1 N_0' P_0 T_1' C$
$a_{41} = F_1' N_0' P_0 T_1' C$

The rest of A copies right, inclusive of T1.

f. Effect of "Clear" button

If at any time during the A-register fill sequence (before "enter" is depressed) the Nixie readout shows that an error has been made, then the "clear" button may be used to clear the readout and allow filling A again.

The "clear" button generates the coded character 11101 (F5, 4, 3, 2, 1). C_r is turned off by this code:

$$_{0}^{c}r = A_{n}'F_{4}F_{3}P_{d3}T_{2}C$$

*See Cell Position Table

 C_r ' resets the H-counter* to "0001" and the Ecounter to "100." R_{c4} is also one-set for one word-time:

$$\frac{1^{r}_{c4} = T_{0}' C_{r}' A_{0}' I_{4} P_{d3} F_{5}C}{0^{r}_{c4} = R_{c1}' T_{40}C}$$

 R_{c4} clears the readout.

The F-register is cleared by the usual gate:

$$_{0^{f_{i}}} = Z_{ch} I_{3}C$$

Step 7

After the proper information has been entered into the NIXIE readout, press the "enter" button. This enters the information into the computer and clears the readout. The location counter displays the next location into which information will be entered (augments one).

a. General

The "enter" button causes the following:

1. Turn C_r off at T_2 .

2. Reset H-counter and E-counter.

3. Turn R_{c4} on to clear readout.

- 4. Turn I_1 on for one word-time.
- 5. Transfer A to G.

6. Light location counter control panel neons.

b. Turn C_r off

The "enter" code is 11110 (F₅, 4, 3, 2, 1').

 C_r is turned off by the same gate as in Step 6-d:

$${}_{0}^{c} \mathbf{r} = {}_{n}^{\prime} {}_{4}^{r} {}_{3}^{r} {}_{d3}^{r} {}_{2}^{c}$$

*See Step 5

c. Reset H-counter and E-counter

 C_r resets H to "0001" and E to "100."*

d. Turn R_{c4} on

 R_{c4} is turned one-set (to clear the Nixie display) by:

 $1^{r}_{c4} = T_{0}'C_{r}'A_{0}'I_{4}P_{d3}F_{5}C$

- e. Turn I, on
- C_r is now turned on by:

$$1^{c}r = F_{0.}T_{2}'C$$

I, then is one-set for one-word time by:

1 ⁱ 1 =	$ F_5 F_4 F_3 F_2 \underbrace{C_r P_{d3}}_{T_{41}} N_0 A_n C^* $
0 ⁱ 1 =	I ₁ F ₀ T _{4la} C

f. Transfer A to G

N₄ is one-set during T₂ through T₁₄ during I₁ I₄ $1^{n_4} = F_5 F_0 I_1 T_1 C$ $0^{n_4} = P_5 P_4 P_3 C$

During N₄ the bits passing through A₁ are copied by G_{12} and shifted into the G-counter:***

$$1^{g}_{12} = A_{1} F_{0} N_{4} C +$$

*See Step 5

** C_r defines, among others, $F_0 = 1$


***See cell position table for initial (T_2) positions of bits in A.

187

$$\begin{bmatrix} 0^{g_{12}} = A_{1}' F_{0} N_{4} C \\ 1^{g_{1}} = G_{(i+1)} N_{4} \\ 0^{g_{1}} = G'_{(i+1)} N_{4} \end{bmatrix} (i = 11 - 1)$$

The location counter is now filled with the keyboard request (with the half-word indicator in G_0 and the most significant channel bit in G_{12}).


The control panel neons are driven as follows:



Step 8

After checking the location counter, press the "Command" button (the command light indicates command mode).

The command button generates the signal $^{\prime\prime}C_{b}^{\prime\prime}$ as follows:



 $\rm C_b$ itself turns 0_0 (fill orders flip-flop) on (provided $\rm C_r$ is off) and $\rm F_0$ and $\rm N_0$ off:

$$\begin{bmatrix} 0^{c}_{r} = F_{0}' \ 0_{0}' \ N_{0}' \ A_{n}' \ I_{3}'C \end{bmatrix}$$

$$\begin{bmatrix} 1^{o}_{0} = C_{b} \ C_{r}' \ M_{3}' \ I_{4} \ C \end{bmatrix}$$

$$\begin{bmatrix} 0^{f}_{0} = C_{b} \end{bmatrix}$$


$$\begin{bmatrix} 0^{n}_{0} = C_{b} \end{bmatrix}$$

b. Resetting the H and E-Counters

 $C_r{}^{\prime}$ sets the H-counter to $^{\prime\prime}0^{\prime\prime}$ and the E-counter to $^{\prime\prime}1.\,^{\prime\prime}$

c. Driving the "Command" Neon

The following indicates the control panel neon indicator system:



Step 9 Strike the keyboard characters required for the command desired (sign, two octal command digits, four octal address digits, one binary digit-first half-word indicator-a sign, two octal command digits, four octal address digits, and one binary digit-2nd halfword indicator.

a. Legitimate Code Flip-Flop (P_0)

Legitimate command characters are \emptyset through 7, "+" and "-". P₀ will one-set for one-word time for each of these characters only.

1 ^p 0 =	$0_0 \underbrace{F_5 F_4'}_{f_3 f_4} P_{d3} C + 0_0 \underbrace{F_5 F_3' F_2}_{f_3 f_4}$	P _{d3} C
	Ø - 7 2, 3, +, -	
0 ^p 0 =	$N_0' P_0 T_{41a} C + P_0 E_2' T_{41a} C$	


The $(N_0E_2)'$ inhibit, of the zero-set logic, does not affect 0_0 operation.

b. Putting Characters into F-Register

The process from keyboard to F-register for commands is the same as that discussed for filling the location counter.

c. Shifting the Sign from F into A

The shift mechanism for the sign is shown on the following page:



 0_1 cannot become one-set (for the sign) because of the $(E_3'E_2')'$ inhibit term:*

$$\begin{bmatrix} 1^{\circ}_{1} = (E_{3}' E_{2}')' F_{4}' 0_{1}' N_{0}' P_{0} C \\ 0^{\circ}_{1} = 0_{1} T_{41a} C \end{bmatrix}$$


Since $T_1' P_0$ is l during $T_2 - T_{41}$, the sign bit**, originally in F_1 will be found in A_2 at T_1 after the one word time of shifting.

d. Shifting the First Octal character into "A"

 0_1 is one-set (for T_2 through T_{41}) for each of the octal characters

1°1	=	$(E_3' E_2')' F_4' 0_1' N_0' P_0C$
0 ⁰ 1	Ξ	$0_{1} T_{41a} C$

The shifting mechanism for the octal characters follows:



*The E-counter is initially "001"
**Note from the table under Step 6, that
F₁ = 1 for "+", F₁ = 0 for "-".

191

After the shifting time, $T_2 - T_{41}$, the bits originally in F₃, F₂, and F₁ will be in A₄, A₃, and A₂. The sign would, at this time, be in A₅ cell position.

e. Shifting Remaining Characters from F to A

As shown in c and d, the E-counter configuration determines the octal and binary shifts (via 0_1). The term (E₃'E₂')' inhibits 0_1 at the configurations 001, and 000. These occur at the character counts of 1, 8, 9, and 16. Therefore, the signs and half-word indicators are processed by a binary shift mechanism and the remaining characters are involved in an octal shift.

Step 10 This information will be displayed in the NIXIE readout and should be checked against the desired entry.

The "Clear" button may be depressed if the readout is in error.

Step 11 After the readout has been checked, depress the "Enter" button. This enters the command pair into the selected location and clears the readout. The "Enter" button also advances the location counter.

a. General

The "Enter button causes the command pair in the A-register to be transferred into the memory location specified by the location counter. The memory search will be done during a forced I_1 state.

b. Entering I₁ I₄ State

Depression of the "Enter" button generates the code 11110 (F5, 4, 3, 2,1'). The I_1 flip-flop is turned one-set by:


$$i_1 = F_5 F_4 F_3 F_2 C_r P_{d3} N_0' A_n' C$$

The I_1 state persists until the memory location is found and the command pair is written into it:

$${}_{0}{}^{i}{}_{1} = D_{11} T_{40} C$$

c. Setting Channel Register

The channel address characters are loaded into the channel register (via C_6) from G_1 of the location counter as shown below:



at T₁

 N_4 is one-set for T_3 through T_{14} or T_{23} through T_{34} depending on the state of G_0 .

$$\begin{bmatrix} 1^{n_{4}} = I_{1} N_{9} F_{0}' C + \\ 0^{n_{4}} = P_{5} P_{4} P_{3} C + \\ \end{bmatrix}$$

$$\begin{bmatrix} 1^{n_{9}} = G_{0} T_{1} C + G_{0}' P_{6}' P_{5} P_{4}' P_{3}' P_{2}' C \\ 0^{n_{9}} = N_{9} C \end{bmatrix} \begin{bmatrix} T_{2} \circ r T_{22} \\ G_{0} & G_{0}' \end{bmatrix}$$

The channel register logic is:

$$\begin{bmatrix} 1^{c}_{6} = G_{1} I_{1} N_{5} C + \\ 0^{c}_{6} = G_{1}' I_{1} N_{5} C + \end{bmatrix}$$

The rest of the channel register copies right

$$\frac{1^{c_{i}} = C_{i+1} N_{5} C}{0^{c_{i}} = C_{i+1} N_{5} C}$$

where i = 1-5

d. Memory Write Gating Flip-Flop (D_{11})

 D_{11} is turned one-set for the word-time of writing by:

$$\begin{bmatrix} 1^{d}_{11} &= S_{11}' F_{0}' H_{0}' I_{1} I_{4} T_{40} C \\ 0^{d}_{11} &= D_{11} I_{1} T_{40} C \end{bmatrix}$$

The S_{11} ' T_{40} term indicates that the next sector is the proper sector for writing. S_{11} (memory write sector selector) remains zero-set for agreement of the least significant 5-sector address bits and disagreement in the 6th which allows for the 180-degree read-write head spacing. S_{11} thus remains zero-set if the proper sector for writing is about to come under the write head.

The logic for S_{11} monitors S_0 (memory read sector selection flip-flop) in making the write sector selection. The one-set logic for S_{11} is:

$${}_{1}^{S_{11}} = {}_{0} \underbrace{N_{1}C}_{T_{3}} + {}_{0}' \underbrace{P_{6}P_{5}P_{4}C}_{T_{30}}$$

or
 $T_{23} - T_{8}$
 T_{30}

The first gate $(S_0 N_1)$ checks for any disagreement in the first five (least significant) bits which are available (inputs) to S_0 during $T_3 - T_7$ (or $T_{23} - T_{27}$) and are seen as outputs during $T_4 - T_8$ (or T_{24} $-T_{28}$). The second gate $(S_0' P_6 P_5 P_4)$ checks for the required disagreement in the sixth bit. This information is available from S_0 by T9 (or T₂₉) and is monitored at T₃₀.

The logic for S_0 itself is:

1 [°] 0 =	$G_{1} S_{1}' I_{2}' I_{3}' N_{1} C + G_{1}' S_{1} I_{2}' I_{3}' N_{1} C +$
0 [°] 0 =	T ₄₁ C

where $N_1 = 1$ at $T_3 - T_8$ (or $T_{23} - T_{28}$)

e. Writing on Memory

The information in the A-register (see Step 9) is placed in the X-register before placement in memory. This frees the A-register (while sector search is being done) for processing another input character.*

At the transfer time, I₅ is turned one-set.

1 ⁱ 5 =	$F_0'T_1I_1P_{d3}F_4F_3F_1'A_n'C$
0 ⁱ 5 =	I ₅ T _{4la} C

During I₅ I₁, the X-register copies the A-register:

$$1^{x}_{41} = A_{1}I_{1}I_{5}C$$

 $0^{x}_{41} = A_{1}I_{1}I_{5}C$

The main memory write flip-flops (M_{w1} and M_{w2}) copy X_2 during $I_1 D_{11}$.

*This is useful for photoreader input. The photoreader can process 400 characters a second (2.5 milliseconds per character). A disk revolution takes 17.4 milliseconds.

$$\frac{1^{m}w1}{1^{m}w1} = \frac{X_{2}I_{1}T_{41}'C+D_{11}'C}{Z_{1}I_{1}D_{11}C+D_{11}T_{41}C} - \cdots \text{ writes } 0$$

$$\frac{1^{m}w2}{1^{m}w2} = \frac{X_{2}'I_{1}C+T_{41}C}{Z_{1}I_{1}C+T_{41}C} - \cdots \text{ writes } 1$$

f. Advancing the Location Counter

The "Enter" code also advances the location counter. Actually the entrance into writing process $(D_{11} I_1)$ accomplishes the up-count.

The location counter, you will recall, is a oneinput counter. The carry flip-flop for this counter (K_g) is set to "1" by:

$$_{1}^{k}{}_{g} = (S_{0})' D_{11} I_{1} T_{1} C + T_{0}' D_{11} I_{1} T_{1} C$$

The "1" placed in K_g will, before the next word time, increase the count held by G-counter to "m + 1.0" where "m" is the location where information was just entered.

Filling Decimal Numbers. The filling of mixed decimal numbers involves the R, B, and A-registers and also the input-output register F. For example, let us enter the mixed decimal number +12.75 starting at location "m" in memory.

1. The location counter is set to "m."

2. Pressing N sets the computer control logic for number fill.

3. Pressing "+" determines that a binary one will be entered, eventually, into the sign position of A.

4. Pressing the decimal integer "l" will:

a. Put binary 1 (0001) into the F's

b. Multiply the contents of R (0000) by ten (1010) and place the product (0000) in R.

c. Add the F's (0001) to R (via A) forming the sum "0001" (one) in R

d. Multiply B (initially "1") by ten thus forming 1010 in B. This step is not required for whole-number fill.

e. Copy R into A while preserving R.

5. Pressing the decimal integer "2" will:

a. Put "2" (0010) into the F's

b. Multiply the contents of R (0001) by ten (1010) and place the product (01010) in R.

c. Add the F's (0010)(two) to R (01010), (via A) forming the sum (01100) in R.

d. Multiply B (1010) by ten $(1010)^2$ - 1100100. This is not actually required for the whole-number fill.

e. The value in R is transferred to A leaving the binary equivalent of ± 12 in A.

6. Pressing the "." button will:

a. Enter the contents of A (+12) into memory at location "m" (specified in 1.) as +0.....01100S.*

b. Reset B to "1." The B-register contents were not really required for the whole-number fill.

c. Augment location counter by "1."

7. Pressing the fractional decimal numbers "75" will, in like manner to steps 4 and 5, put the binary equivalent of the integer 75 into the A-register and will put the binary equivalent of 100_{10} in the B-register.

8. Pressing the enter button will cause the A value to be divided by the B value or:

7510		
10010	1100100	

.11 1100100 /1001011.00 110010 0 0011001 00 11001 00

That is, 0.11 would be found in the A-register after the conversion and also in the memory location m + 1.0.0.11, of course, is the

***S** is synch bit

d. Clear R.

binary fraction that is equivalent to a decimal 0.75. After steps 1 through 8 have been accomplished, the mixed number +12.75 would appear in memory as:

Assumed Binary Point

Location m	+000001100 S
Location m + 1	+11000 S

Number Button N. Pressing the N-button generates a -12 signal N_{b} . N_{b} , itself, turns the fill decimal number flip-flop (N_{0}) one-set:

$1^{n}0$	=	Nb	C_'	M_'	I ₄ C
- 0		D	-	5	- 1

Also, F_0 and 0_0 are turned zero-set:

0 ^f 0	= N _b	С
0 ⁰ 0	=N _b (С

In addition, the H-counter and E-counter are reset to "0000" and "001, " respectively.

Sign Digit. Depressing the sign key will:

- 1. Generate TPP_k which one-sets TPP (see Step 6)
- 2. TPP sets P_m and P_{d3} (see Step 6) 3. P_{d3} sets P_0 for 1 word-time

Legitimate characters, for number fill, are \emptyset - 9, +, -, and "."

$l^{p}_{0} = \underbrace{N_{0} F_{5} F_{4}' P_{d3} T_{4}}_{0}$	$1a^{C+N}0^{F}$	₅ F ₃ 'P _d	₃ C+N ₀ F ₅ F	1'F ₂ 'P _{d3} C
N ₀ F ₅ P _{d3}	F'+ F		F ₂ 'F ₁ '	
)-3 3,9	Ø, 4 8, .	
		-, -		
$0^{p_{0}} = P_{0} E_{2}' T_{41a} C$		· .		

4. Store sign in A₄₂

-	-
1 ^a 42 =	$\underbrace{\mathbf{F}_{3}' \mathbf{F}_{1}}_{3} N_{0} P_{0} \underbrace{\mathbf{E}_{2}' \mathbf{E}_{1}}_{2}, C \text{ (if sign = ''+'')}$
	covers First ''+'' character
0 ^a 42 =	$F_{3'}F_{1'}N_{0}P_{0}E_{2'}E_{1}, C \text{ (if sign = ''-'')}$
	covers First "-" character

5. Clear R-register

$0^{r}41 =$	= $N_0 P_0 E_3' E_2' C$
0 ^r 40 ⁼	$= R_{41}' E_{30}' U_{41}' C$
0 ^r 1 =	$= R_2' N_0 P_0 E_3' C$

6. Set A_1 to zero (synch)

 $\begin{bmatrix} 0^{a_{1}} &= N_{0} P_{0} T_{41} E_{2}' C \\ S & S \\ 7. \text{ Set B-register to I } 0...0001 Y \\ G & N \\ N & C \\ H \end{bmatrix}$


$$\begin{bmatrix} 1^{b}_{41} = N_{0} P_{0} E_{3}' E_{2}' T_{2}C \\ 0^{b}_{41} = N_{0} P_{0} E_{3}' E_{2}' P_{1}'C \\ \hline \\ covers \\ T_{1}, T_{3}... \end{bmatrix}$$

8. H and E-counters change to "0001" and "010" respectively

$$\begin{bmatrix}
0^{h_{4}} = U_{1} C_{r}' A_{0}' C \\
0^{h_{3}} = U_{1} C_{r}' A_{0}' C \\
0^{h_{2}} = U_{1} C_{r}' A_{0}' C \\
\end{bmatrix}$$

$$\begin{bmatrix}
0^{h_{2}} = U_{1} C_{r}' A_{0}' C \\
1^{h_{1}} = H_{1}' R_{c4}' N_{8} C
\end{bmatrix}$$

where N_8 is set by: 1^n_8 = (TPP)' $R_{c3} T_{40} C$



9. F-Register is cleared by Z

$$1_{ch}^{z} = P_{0} E_{2}' T_{41} C$$

 $0_{i}^{f} = Z_{ch} I_{3}' C$ $i = 1-5$

First Decimal Character. Depressing the first decimal character $(\emptyset - 9)$ starts the following actions:

- TPP_k sets TPP
 TPP sets P_m and P_{d3}
 P_{d3} sets P₀ for 3 word-times

$$1^{p_{0}} = N_{0}F_{5}F_{4}'P_{d3}T_{41a}C + F_{5}F_{3}'P_{d3}C + N_{0}F_{5}F_{2}'F_{1}'P_{d3}C$$

$$0^{p_{0}} = P_{0}E_{2}'T_{41a}C$$

4. E-counter advanced to "001" by $P_0 T_{41}$

5. E₂₀ turned on for 1 word-time

$$1^{e}_{20} = \underbrace{N_{0} F_{5} F_{4}' E_{2} P_{d3} C^{+} N_{0} F_{5} F_{3}' E_{2} P_{d3}}_{\text{same gates as } P_{0}} C$$

 $0^{e}_{20} = E_{20} T_{41a} I_{4} C$

6. Multiply R by Ten during E_{20}

a. General Approach

Assume that the binary number X is added to a left shifted (by two bit times) version of itself. We then have:

X + 4X = 5X

If the resulting sum (5X) is further left-shifted one bit, we obtain:


5X + delay = 10X

It is this approach that will be used to generate R times "ten."

b. Details

The contents of R are delayed two bit-times (before entering the sum flip-flop, S) by A_2 and A_1 . This information is added to the undelayed R contents and the sum is written back into the R-register. The last one-bit delay is provided by S.

The following diagram and logic summarizes this action:



201

$$\begin{array}{c} 1^{b_{1}} = E_{20}C \\ 0^{b_{1}} = E_{30}I_{4}T_{41a}C^{*} \\ \hline 1^{a_{2}} = R_{1}E_{20}I_{4}C \\ 0^{a_{2}} = R_{1}'E_{20}I_{4}C \\ \hline 1^{a_{1}} = A_{2}N_{0}P_{0}E_{1}'T_{1}C \\ \hline 0^{a_{1}} = A_{2}'I_{3}'E_{30}'C \\ \hline 1^{r}_{41} = SE_{20}I_{4}C \\ \hline 0^{r}_{41} = S'E_{20}I_{4}C \\ \hline 0^{r}_{41} = S'E_{20}I_{4}C \\ \hline 0^{h}_{42} = B_{2}N_{0}P_{0}E_{2}T_{41}C \\ \hline 1^{b}_{42} = B_{2}N_{0}P_{0}E_{2}C \\ \hline 1^{b}_{42} = B_{2}'N_{0}P_{0}E_{2}C \\ \hline 1^{s} = A_{1}B_{1}R_{1}K_{a}C^{+}A_{1}R_{1}'K_{a}C^{+}A_{1}'B_{1}R_{1}K_{a}C^{+}A_{1}B_{1}R_{1}K_{a}C^{+}A_{1}B_{1}R_{1}K_{a}C^{+} \\ \hline 0^{s} = A_{1}'R_{1}'K_{a}'C^{+}A_{1}'B_{1}R_{1}K_{a}C^{+}A_{1}R_{1}'K_{a}C^{+}A_{1}B_{1}R_{1}K_{a}C^{+} \\ \hline \end{array}$$

7. Adding F to R during E_{30}


 E_{30} is one-set for 1 word-time following E_{20}

$$1^{e_{30}} = E_{20} N_0 T_{41a}^{T_{41a}}$$


 $0^{e_{30}} = I_4 E_{30} T_{41a}^{T_{41a}}$

 $*E_{30}$ logic is discussed in operation 7.

During E_{30} , the F-register (input digit) is added via the A-register to the R-register as follows:



The logic involved is:




203

Also the F.register is being cleared during E_{30} :

$$_{0}^{f}_{4} = E_{30}^{C}$$

8. Multiplying B by "ten" during E_{40}

A similar process, to that described in 6, is used during $\rm E_{40}$ to multiply the contents of B by "ten."



The logic is:

$$1^{e}_{40} = E_{30} N_0 T_{41a} C$$

$$0^{e}_{40} = E_{40} T_{41a} C$$

$$1^{a}_{1} = A_2 N_0 P_0 E_1' T_1' C$$

$$0^{a}_{1} = A_2' I_3' E_{30}' C + N_0 P_0 E_2' T_{41} C$$
(Synch)

$$1^{a_{2}} = B_{1} E_{40} T_{41}' C$$


$$0^{a_{2}} = B_{1}' E_{40} T_{41}' C + A_{3}' E_{40} T_{41}C$$

$$1^{b_{41}} = S E_{40} C$$

$$0^{b_{41}} = S' E_{40} T_{41a}' C$$

1 ^r 42	=	R ₂ E ₄₀ C
0 ^r 42	=	$R_2'E_{40}C$

9. Copying R into A during E_{40}



The logic involved is:

$a_{41} = R_{42} E_{40} T_{41a}'C + A_{42} E_{40} T_{41a}C$
$a_{41} = R_{42}' E_{40} T_{41a}'C + A_{42}' E_{40} T_{41a}C$
$a_2 = A_3 E_{40} T_{41}C$
$a_2 = A_3' E_{40} T_{41}^C$
$\begin{bmatrix} 0^{a_1} = N_0 P_0 T_{41} E\\ (Synch) \end{bmatrix} = \begin{bmatrix} 0 \\ 2 \end{bmatrix}$
$1^{r}_{42} = R_2 E_{40} C$
$0^{r}42 = R_{2'} E_{40}^{C}$
$1^{r}_{41} = R_{42} E_{40}C$
${}_{0}^{r}{}_{41} = {}^{R}{}_{42'} {}^{E}{}_{40}^{C}$
$1^{r} \frac{1}{40} = R_{41} E_{30} U_{41} C$

205

$$_{0}^{r}_{40} = R_{41}' E_{30}' U_{41}' C$$

 $_{0}^{r}_{1} = E_{40} T_{41a} C_{(Synch)}$

10. Other operations of E_{40}

It is unknown (at this time), to the computer, whether or not the number in the A-register is to be filled as a fraction or a a whole number. In order to be ready for a possible fractional entry, a "+" sign is forced into the B_{41} flip-flop as follows:

$$1^{b}41} = E_{40} T_{41a} C$$

At $E_2' T_{41}$, P_0 is terminated and A, B, and R recirculate

$$p_0 = P_0 E_2' T_{41a} C$$

The E-counter is reset to "010" at the end of E_{40} :

The computer is now ready for the ".", "Enter" process, or another decimal digit.

VISUAL READOUT (D₆ 'D₅ D₄ D₃ 'D₂ D₁')


Displays Available

The following may be selected for visual display on the control panel NIXIE register:

Contents of:		Format:
A Register	BCD,	Command, or Octal
R-Register	BCD,	Command, or Octal
X Register	BCD,	Command, or Octal
C-Register	BCD,	Command, or Octal
Main Memory Location (M)	BCD,	Command, or Octal
L - Loop Location (L)	BCD,	Command, or Octal
V - Loop Location (V)	BCD,	Command, or Octal

Register Selector Switch

The Register Selector switch, located on the control panel, is an 8-position switch with markings as follows:



This switch alone determines the source of the display for the A, R, X, or C positions. The two M positions and the L or V positions require, in addition, the address of the location to be displayed. The address information is set into the control panel via the two 8-position channel selection rotary switches and/or the two 8-position sector selection rotary switches.


Displays Available

The display command can specify two readout formats; "command" and BCD. If the half-word indicator of the command is a "0", a command format is specified. If the half-word indicator is a "1", a decimal (BCD) format is specified.


The remainder of the "DIS" commands address gives the memory location of the information to be displayed.

Format Details


Command. The command format is as follows:



Decimal. The decimal format is as follows:



The figure following is of the channel and sector selector switches:




For the M positions of the register selector switch, all four channel and sector selector switches must be set to determine the required main memory location for display. For the L or V positions of the register selector switch, only the least significant sector selector switch need to be set.

Readout Format Buttons


The three readout format buttons, Decimal, Command, and Octal, determine the manual display format.

Format Details

Command. The Command format is as follows:





Decimal (BCD). The decimal format is as follows:



The BCD scheme is as follows:

Binary	Displayed
0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7
1000	8
1001	9
1010	Not Used
1011	Not Used
1100	11,11
1101	"Blank"
1110	Not Used
1111	"Terminate"





Setting the Operation Code Register to D₆' D₅ D₄ D₃' D₂ D₁'

Depressing any one of the three readout buttons causes R_b to become true. This, in turn, causes the R_{cl} (readout timing) flip-flop to become one-set if it is I_A .

$$\begin{bmatrix} r_{c1} = R_{b} I_{4} C \end{bmatrix}$$

The operation code register is forced to the manual readout array $D_6' D_5 D_4 D_3' D_2 D_1'$ by R_{c1} and I_4 .

$$\begin{bmatrix} 0^{d_{6}} = R_{c1} C \\ 1^{d_{5}} = I_{4} C \end{bmatrix}$$

$$\begin{bmatrix} d_4 &= R_{c1} C \end{bmatrix}$$

508**-**T-6

$$\begin{bmatrix} 0^{d_3} = I_4 C \\ 1^{d_2} = R_{c1} C \end{bmatrix}$$

$$0^{d_1} = R_{c1} C$$

Filling the B-Register with Manual Display Information

From Main Memory or High-Speed Loops

1. The computer monitors the control panel channel selector switches for use in displaying main memory or high-speed loop locations, the control panel channel selection information is placed in the channel register.

The channel register is first cleared of old information by:

$$0^{c_i} = R_b I_4 C +$$

where i = 1-6

The two 8-position channel selector switches each use three contacts (J7, $_{8, 9}$ or J_{10, 11, 12}) per position for this purpose. Therefore any arbitrary channel setting will generate six signals. For example if the switches are set to channel "25₈" then the "J" signal would be:

> J₁₂ J₁₁ J₁₀ J₉ J₈ J₇ 0 1 0 1 0 1

where: 1 is -12.5 volts and 0 is 0 volt

The state of the J signals determine the new setting of the channel register as follows:

$$_{1}^{c_{i}} = J_{i+6}^{R_{c1}} D_{3}^{\prime}C^{+}$$

where i = 1-6

2. Monitoring the control panel sector selector switches. In order to display a particular location of the main memory, or the L and V loops, a sector search must be made using, in part, the two sector selector switches.

Before the search can be made the system must go to the I $_2$ I state:

$$1^{i}2 = R_{c1}R_{b}'I_{2}'T_{41a}C^{+}$$

The sector selector switches monitor the prime (or unprime) side of the sector counter flip-flops $(S_6...,S_1)$ dependent on the sector count placed into the two switches. For example, if the sector selector switches (contacts J₆, 5, 4, 3, 2, 1) specify sector "32₈" the sector counter array monitored is S₆', S₅, S₄, S₃', S₂, S₁'. When the sector counter reaches the count of 011010 (this array is in the sector counter by T₁ of sector 31₈) each J₆, 5, 4, 3, 2, 1 contact monitors -12.5 volts from the S outputs. These agreement signals are used to zero-set S₀ at T₂. If S₀ is in its zero-set state by I₂ T₄₁, sector agreement has taken place and the next sector to pass the main memory read heads is the one requested by the control panel sector selector switches.

$$1^{s_{0}} = I_{2} R_{c1} T_{1} C^{+}$$

$$0^{s_{0}} = E_{3} J_{3} J_{2} J_{1} R_{c1} I_{2} T_{2} C^{+} T_{41} C$$

The E₃ signal provides the J_6 , J_5 and J_4 signals:

$$1^{e_{3}} = J_{6} J_{5} J_{4} I_{2} R_{c1} T_{1}C^{+}$$

 $0^{e_{3}} = I_{2} R_{c1} T_{41}C^{+}$

For main memory reading, D_0 is one-set by:

$$1^{d_0} = D_3' S_0' L_{p1}' I_2 T_{41}C^+ D_1' S_0' L_{p1}' I_2 T_{41}C^+$$

For high speed loop reading, D₁₀ is one-set by:

$$\begin{bmatrix} 1^{d}_{10} = S_{7}' L_{p1} D_{10}' I_{3}' D_{3}' T_{41}C + S_{7}' L_{p1} D_{10}' I_{3}' D_{1}' T_{41}C \end{bmatrix}$$

3. Gating information into B-register. The B-register copies the main memory read flip-flop (M_r) if D_0 is one-set or the loop read flip-flop (K_0) if D_{10} is one-set:

$${}_{1}{}^{b}{}_{41} = M_{r} D_{0} I_{2}C + K_{0} D_{10} I_{2}C$$

$${}_{0}{}^{b}{}_{41} = M_{r}' D_{0} I_{2}C + K_{0}' D_{10} I_{2}C$$

$${}_{b}{}_{40} \operatorname{copies}{}^{b}{}_{41} \operatorname{etc.}$$

After one word-time, D_0 and D_{10} are zero-set by:

$$\begin{bmatrix} 0^{d}_{0} = D_{0}^{T}_{41}^{T} C \\ 0^{d}_{10} = D_{10}^{T}_{41}^{T} C \end{bmatrix}$$

...and the state change flip-flop, $\mathrm{N}_{11}^{},\,\,\mathrm{is}$ one-set for one bit time by:

$$\begin{bmatrix} 1^{n}_{11} = D_{0} T_{40}C + D_{10} T_{40}C \\ 0^{n}_{11} = T_{41a}C \end{bmatrix}$$

The I₂ state is then terminated by:

$$0^{i}_{2} = I_{2} N_{11} C$$

From One-Word Registers

1. The register selection switch. The one-word registers A, R, C, or X may also be displayed by the proper placement of the register selector. No memory search is required for this display.

2. Gating information into the B_register. For the one-word registers, B copies the register specified by register selection switch signals A_d , R_d , Z_d , or X_d .

$$1^{b}_{41} = A_{1} A_{d} I_{2} R_{c1} C + X_{1} X_{d} I_{2} R_{c1} C$$

$$+ R_{1} R_{d} I_{2} R_{c1} C + Z_{1} Z_{d} I_{2} R_{c1} C$$

$$0^{b}_{41} = A_{1}' A_{d} I_{2} R_{c1} C + X_{1}' X_{d} I_{2} R_{c1} C + R_{1}' R_{d} I_{2} R_{c1} C$$


$$+ Z_{1}' Z_{d} I_{2} R_{c1} C$$

The I₂ state is terminated by:

 $1^{n}11 = M_{d}' R_{c1} T_{40} C$ (M_d is main memory or loop signal from register selector) $0^{n}11 = T_{41a} C$ $0^{i}2 = I_{2} N_{11} C$

Summary of I₂ I₄ State

During the I₂ I₄ state the requested display information is gated into the B-register. After the gating is finished, the I₂ flip-flop is zeroset and the I₃ flip-flop one-set. We thus transfer to the I₃ I₄ state. The following timing diagram summarizes the sequencing of the I₂ I₄ state.



Timing Diagram For $I_2 I_4$ State For Manual Readout

216

Transferring the "B" Register to the "F" Register

General

Now that the requested readout information is in the "B" register, the I_3 I_4 state is started by:

$$1^{i}3 = I_2 I_4 N_{11} C$$

During $I_3 I_4$ the information contained in "B" will be shifted character-wise into the output register (F1, 2, 3, 4) in the requested octal, B.C.D., or command format. The format request is made via the control panel "readout" buttons.

Format Control

The format request, from the momentary "readout" format buttons, (or the "DIS" command) is stored in flip-flops F_{c1} and F_{c2} . The following table shows the possible arrays before $I_3 I_4$:

	F _{c2}	F _{cl}	Format Requested
	∫ 1	1	$Octal (0_{f} = 1)$
Manual Readout	0	0	B.C.D. (D _f = 1)
		0	Command ($C_{f} = 1$)
Programed	∫ ⁰	0	Programed Readout in B.C.D. (1/2 word
Readout	1	0	indicator was "1") Programed Readout in Command (1/2 word
			indicator was "0")

The logic for the manual readout follows:


$$\begin{array}{c} {}_{1}^{f} c_{1} = 0_{f}^{c} C \\ 0^{f} c_{1} = C_{f}^{c} C + I_{4}^{i} R_{c2}^{c} U_{1}^{c} C \\ \end{array} \\ \hline \\ 1^{f} c_{2} = 0_{f}^{c} I_{4}^{c} C + C_{f}^{c} I_{4}^{c} C + A_{42}^{i} T_{x}^{c} D_{1}^{i} C \\ 0^{f} c_{2} = D_{f}^{c} I_{4}^{c} C + A_{42}^{c} T_{x}^{c} D_{1}^{i} C \\ \end{array}$$

 A_{42} logic is involved in programed readout and B.C.D. manual readout.

Octal Format

"B" and "F" Configuration

In order to shift octal format characters into the " \mathbf{F} " register, the following shift mechanism is used:



When $T_x = 0$, the "B" register recirculates. When $T_x = 1$, two lengthened loops are possible under the control of S_x . After 41 clocks, the previous contents of "B" will be shifted 1-bit left if $T_x S_x = 1$ or will be shifted 3-bits left if $T_x S'_x = 1$. The "F" and "B" logic follow:

$ \begin{bmatrix} 1 & 4 \\ 1 & 4 \\ 0 & 4 \end{bmatrix} $ not involved
$1^{f}3 = B_{1} A_{42} S_{x} T_{x} M_{2} N_{12} C$
$0^{f}_{3} = B_{1}^{'} A_{42}^{'} T_{x} M_{2}^{'}C + M_{3} N_{8} C$
$1^{f}2 = F_{3} E_{30}' T_{x} N_{12}' C$
$0^{f}2 = F_{3}^{'}T_{x}C + M_{3}N_{8}C$

$$\begin{bmatrix} 1^{f} 1 = F_{2} S_{x}' T_{x} N_{12}'C + B_{1} S_{x} T_{x} N_{12}'C \\ 0^{f} 1 = F_{2}' S_{x}' T_{x}C + B_{1}' S_{x} T_{x}C + M_{3} N_{8}C \end{bmatrix}$$

$$\begin{bmatrix} 1^{b}41 = F_{1} R_{c2}' T_{x}C + B_{1} T_{x}' M_{0}' M_{8}' M_{10}' I_{3}C \\ 0^{b}41 = F_{1}' R_{c2}' T_{x}C + B_{1}' T_{x}' M_{0}' M_{8}' M_{10}' I_{3}C \end{bmatrix}$$

The rest of "B" copies left to right.

NOTE

 A_{42} is one-set for B.C.D. format only:

$1^{a}42 =$	$\mathbf{F}_{c2}^{'}$ \mathbf{D}_{4} \mathbf{I}_{4} C
$0^{a}42 =$	Η ₀ Ι ₂ Τ ₁ C

l. General. The requirements for $T_{\!\mathbf{x}}$ and $S_{\!\mathbf{x}}$ (for octal readout) are summarized in the following table:

H Counter	Word Time of I ₃ I ₄	Array Required $(A_{42} = 1)$	Purpose
0	1	T = 0	Recirculate "B"
	2	$S_x T_x = 1$	To shift sign bit into \mathbf{F}_{l}
	3	$T_x = 0$	Recirculate "B" while sign is copied into sign NEON
1	4	$S_x^{I} T_x = 1$	Shift first octal character into F_3 , F_2 , F_1
	5	$T_x = 0$	Recirculate "B" while first octal character is copied into most significant NIXIE

H Counter	Word Time of I ₃ I ₄	$\frac{\text{Array Require}}{(A_{42} = 1)}$	Purpose
2	6	$S_x'T_x = 1$	Shift second octal character into F_3, F_2, F_1
	7	$T_x = 0$	Etc.
		Etc.	Etc.
13	28	$S_x T_x = 1$	Shift last octal character into F_3, F_2, F_1
	29	$T_{x} = 0$	Recirculate "B" while 13th octal bit is copied into 13th (left to right) NIXIE. 14 and 15 are blank.
14	30	$S_x'T_x = 1$	Shift garbage into F_3 , F_2 , F_1
2 117711 6	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · ·	

2. "H" Counter (readout control flip-flop's H₄, 3, 2, 1)

The number of characters shifted through the output register is stored in the "H" counter. For octal format, 14 characters are displayed.

The counter determines the character count by summing the N₈ flip-flop outputs. N₈ is dependent on the R_{c3} flip-flop which, in turn, monitors T_x . These operations follow.

The "H" counter is an 8, 4, 2, 1 binary counter. The logic is listed below:

 $1^{h}1 = H_{1}'R_{c4}'N_{8}C$ $0^{h}1 = H_{1}N_{8}C+U_{1}C_{r}'A_{0}'C$ $1^{h}2 = H_{2}'H_{1}N_{8}C$ $0^{h}2 = H_{2}H_{1}N_{8}C+U_{1}C_{r}'A_{0}'C$

$$1^{h_{3}} = H_{3}^{'} H_{2} H_{1} N_{8} C$$

$$0^{h_{3}} = H_{3} H_{2} H_{1} N_{8} C + U_{1} C_{r}^{'} A_{0}^{'} C$$

$$1^{h_{4}} = H_{4}^{'} H_{3} H_{2} H_{1} N_{8} C$$

$$0^{h_{4}} = H_{4} H_{3} H_{2} H_{1} N_{8} C + N_{12} C + U_{1} C_{r}^{'} A_{0}^{'} C$$


$$1^{n_{8}} = (TPP)^{'} R_{c3} T_{40} C$$

$$0^{n_{8}} = N_{8} C$$

The following table shows the counting process:

H_{4}	H ₃	H ₂	<u>H1</u>	
0	0	0	0	Cleared by $U_1 C_r' A_0' (T_1 \text{ of } U_1)$
0	0	0	1	First N_8 (T ₄₁ of U ₃)
0	0	1	0	Second N $_8$ (T $_{41}$ of U $_5$)
0	0	1	1	Third N $_8$ (T $_{41}$ of U $_7$)
•	•	•	•	
•	•	•	•	
•	•	•	•	
x	x	x	x	$R_{c3}^{'}$ Terminates Counting


The timing chart on the following page shows the interrelation of the $\rm T_x$, R_{c3}, N₈, S_x, N₁₂ and I₃ flip-flops:




Timing Diagram For I₃ I₄ State Of "Octal" Manual Readout

222

508-T-6





Command Format

$^{\prime\prime}B^{\prime\prime}$ and $^{\prime\prime}F^{\prime\prime}$ Configuration

The same loops used in the octal readout are used for command readout with, however, differences in logic of S_x and N_{12} that provide the variance in format. (See "B" and "F" configuration)

1. General. The following table lists the requirements for $S_{\rm X}$ and $T_{\rm X}$ to provide command format:


''H'' Counter	Word-Time of I ₃	Array Required $(A_{42'} = 1)$	Purpose
0	1	$T_x = 0$	Recirculate "B"
	2	$A_{42}' S_x T_x = 1$	Shift Sign into F ₁
	3	$T_x = 0$	Copy sign into sign neon
1	4	$A_{42}' S_{x}' T_{x} = 1$	Shift first octal group into F's
	5	$T_x = 0$	Copy first octal group into NIXIE
2	6	$A_{42}' S_x T_x' = 1$	Shift second octal group into $F's$
	7	$T_{X} = 0$	Copy second octal group into NIXIE
3	8	$A_{42}' S_{x}' T_{x} = 1$	Shift third octal group into $F's$
	9	$T_x = 0$	Copy third octal group into NIXIE
4	10	$A_{42}' S_x' T_x = 1$	Shift fourth octal group into F's
	11	$T_x = 0$	Copy fourth octal group into NIXIE
5	12	$A_{42}' S_{x}' T_{x} = 1$	Shift fifth octal group into F's

"H" Counter	Word-Time of I ₃	Array Required $(A_{42} = 1)$	Purpose
	13	$T_x = 0$	Copy fifth octal group into NIXIE
6	14	$A_{42}' S_{x}' T_{x} = 1$	Shift sixth octal group into F's
	15	$T_x = 0$	Copy sixth octal group into NIXIE
7	16	$S_x T_x = 1$	Shift 1/2 word indicator into F's
	17	$T_x = 0$	Copy 1/2 word indicator into NIXIE
8	18	$S_x T_x = 1$	Shift sign of second command into F 's
	19	$T_x = 0$	Copy sign into NIXIE
15	31	$S_x T_x = 1$	Shift $1/2$ word indicator into F's
	32	$T_x = 0$	Copy 1/2 word indicator into NIXIE
16	33	$S_x T_x = 1$	Shift garbage into F's

"H" Counter and Timing Diagram. The "H" counter operates identically to its operation during "octal" readout. See Octal Format-2. "H" counter.

The following timing chart shows the interrelation of the T_x, R_{c3}, N₈, R_{c2}, S_x, and N₁₂ flip-flops. Note that only the logic for S_x and N₁₂ is changed from that used in the octal format case.

$1^{s}x = H_{3} H_{2} H_{1}'N_{8} F_{c2} F_{c1}'C+I_{2}C$
$0^{s}x = H_{2}' H_{1}' N_{8} C$
$1^{n}12 = T_{x} R_{c2}' H_{4}' T_{40} D_{1}' C$
$0^{n}12 = T_{41a} C$



Timing Diagram For I₃ I₄ State of Command Format Manual Readout


226

508-T-6

Binary-Coded-Decimal (BCD) Format

"B" and "F" Configuration

The loops used for B.C.D. format are as follows:



NOTE

 $A_{42}^{}$ is one-set only for B.C.D.,

$$1^{a}42 = F_{c2}' D_4 I_4 C$$

l. General. The table on the following page lists the requirements for $S_{\rm X}$ and $T_{\rm X}$ to provide B.C.D. readout.

227

''H'' Counter	Word-Time of I ₃	Array Required (A ₄₂ = 1)	Purpose
0	1	$T_x = 0$	Recirculate "B"
	2	$S_x T_x = 1$	Shift sign into F ₁
	3	$T_x = 0$	Copy sign into NEON
1	4	$S_{x}' T_{x} = 1$	Shift 4 bits (B.C.D. character) into F's
	5	$T_x = 0$	Copy character into NIXIE
8	18	$S_x' T_x = 1$	Shift last B.C.D. to "F" and one-set "B" register
	19	$T_x = 0$	Copy into NIXIE
9	20	$S_{x}'T_{x} = 1$	Shift terminate code into F's

2. "H" Counter and Timing Diagram

a. General. The "H" counter operates in an identical manner to that of "octal" or "command" readout. See Octal Format-2. "H" counter.

The following Timing Chart shows the interrelation of $\rm T_x,\ R_{c3},\ N_8,\ N_{12},\ R_{c1},\ R_{c2}$ and $\rm I_3$ flip-flops.


b. Details of manual B.C.D. readout termination. In order to terminate the display after 9 characters (counting sign), the terminate code (111) is internally forced to appear as the last (tenth) character shifted into the "F" register. This is accomplished as follows:

$$B_{42} \text{ is one-set; } 1^{b}_{42} = R_{c1} I_{4}C$$

and is not allowed to zero-set during I_4 ; $_0b_{42} = I_4'R_1'R_{c2}$.

 $\rm B_{41}$ is allowed (for B.C.D. only) to copy $\rm B_{42}$ after the eighth character

 $_{1}b_{41} = B_{42} A_{42} R_{c2} H_{4} T_{x} C$ $_{0}b_{41} = B_{42}' A_{42} R_{c2} H_{4} T_{x} C$



I₃ State For PROGRAMED B.C.D. Readout ("DIS")

508-T-6

229

After one word-time of B's shifting, the "1" copied into B_{41} has oneset the entire B-register. The ninth character was shifted into F_4 , F_3 , F_2 , F_1 during this word-time. The ninth character is read out during the next word-time (9th R_{c3} pedestal). During the last word-time of I_3 , the terminate code (111X) is shifted into the "F" register. The code is monitored by N_{12} two clocks before, i.e., T_{40} , the shift is completed. At this time, the leading three coding bits are in F_4 , B_2 , and B_1 . Thus, N_{12} is one-set by:

$$l^{n}l^{2} = F_{4} B_{2} B_{1} T_{x} T_{40} C$$

in turn, I_3 is terminated by N_{12} as follows:

$0^{1}3 = N_{12}C$

 I_3 may also be terminated earlier by an actual (not forced by logic) terminate character (see table on previous page).

It must be emphasized that the internal binary array in locations "m" and "m + 1" had to be previously processed by a programed routine in order to provide a useful readout. One does not read out the true decimal equivalent of a register (s)(or location(s))contents without first converting the contents via a routine. This is also true for manual readout.

By the use of the "Decimal Point" code, the "Blank" code and the "Terminate" code, several numbers may be displayed at the same time by means of judicious programing.

SETTING THE CODE OPERATION REGISTER TO D₆ D₅ D₄ D₃ D₂ D₁'

The operation code register is set during I_2 by the "DIS" command in exactly the same manner as in any command. See 9.1 of the "Description of the Logical Design of the RECOMP II."

FILLING THE B AND R REGISTERS

Filling the "B" Register with Information Specified by "m" of "DIS (m)"

The display command, "DIS", is an I_2 , Type-3 and is handled, during I_2 , in essentially the normal manner. See 9.2.2.2 of "Description of the Logical Design of the RECOMP II." The Timing Diagram on page 230 gives the special readout timing.

Filling the "R" Register with the "m + I" Information for BCD Readout

One characteristic difference between manual and programed readout is the use of two memory locations for programed B.C.D. readout. During I_2 the second word is placed in the "R" register by:

$$1^{r}_{41} = M_{r} L_{p1}' D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1} C$$

$$+ K_{0} L_{p1} D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1} C$$

$$0^{r}_{41} = M_{r}' L_{p1}' D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1} C$$

$$+ K_{0}' L_{p1} D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1} C$$

The remainder of "R" shifts so that at I $\begin{array}{c} U \\ 3 \end{array} \begin{array}{c} T \\ 1 \end{array}$ the "R" register has the contents of location "m + 1".

Transferring the "B" Register to the "F" Register

General

Now that the requested readout information is in the "B" (and "R" for B.C.D.) register, the I_3 state is started by:

 $\begin{bmatrix} i_3 = J_0' I_2 N_{11} C \end{bmatrix}$

During I_3 , the information contained in "B" (and "R" for B.C.D.) will be shifted character-wise into the output register (F₄, 3, 2, 1) in the format requested by the command's 1/2-word indicator bit; 1 for B.C.D., 0 for command.

Format Control

The format request is stored in the F_{cl} and F_{c2} flip flops as follows:

F _{c2}	F cl	Format
0	0	B.C.D.
1	0	Command

The logic involved follows:

$$\begin{array}{c}
 0^{f}_{c1} = A_{42} T_{x} D_{1}'C + I_{4}' R_{c2} U_{1}'\\ 1^{f}_{c2} = A_{42}' T_{x} D_{1}' C\\ 0^{f}_{c2} = A_{42} T_{x} D_{1}'\\ 1^{a}_{42} = Z_{1} I_{2} I_{4}' N_{9} C\\ 0^{a}_{42} = H_{0}' I_{2} T_{1} C\end{array}$$

The Z₁ flip-flop at T₂ (or T₂₂) of I₂ contains the half-word indicator of the second command (or first). If the indicator is a "1", A₄₂ is set to one and, in turn, F₁ and F₂ are zero-set. If the indicator is zero, A₄₂ is left in its zero-set state.

Command Format


During I_3 , the logic and operation for programed command readout is the same as for manual readout.

BCD Format

B, F and R configuration

During I_3 , sixteen characters (including sign) are read out. Nine originate in location "m" and seven in location "m + 1".

The loops used for programed B.C.D. format are as follows:



The exact logic required, to mechanize the above diagram, follows: $1^{r}_{41} = M_{r} L_{p1}' D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1}C + K_{0} L_{p1} D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1}C$ $+R_1 M_3 D_2 U_1' C$ $_{0}^{r}{}_{41} = M_{r}' L_{p1}' D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1}C^{+}K_{0}' L_{p1} D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1}C^{+}$ $+ R_1' M_3 D_2 U_1' C$ ${}_{1}{}^{b}{}_{42} = R_{1} H_{4} R_{c2} N_{12}' C$ ${}_{0}^{b}{}_{42} = R_{1}' I_{4}' R_{c2} C$ $_{1}b_{41} = B_1 T_x' M_0' M_8' M_{10}' I_3C^+ F_1 H_4' T_xC^+ F_1 R_{c2}' T_xC$ $+B_{42}A_{42}R_{c2}H_{4}T_{x}C$ $_{0}b_{41} = B_{1}' T_{x}' M_{0}' M_{8}' M_{10}' I_{3}C + F_{1}' H_{4}' T_{x}C + F_{1}' R_{c2}' T_{x}C$ $+ B_{42}'A_{42} R_{c2} H_4 T_x C$ $_{1}f_{4} = B_{1}A_{42}M_{2}'N_{12}'S_{x}'T_{x}C$ $\int_{0}^{1} f_{4} = B_{1}' A_{42} T_{x} C$ $_{1}f_{1} = B_{1}S_{x}T_{x}N_{12}'C + F_{2}S_{x}'T_{x}N_{12}'C$ $_{0}f_{1} = B_{1}' S_{x} T_{x}C + F_{2}' S_{x}' T_{x}C$

233

''H'' Counter	Word-Time of I ₃	Array Required (A ₄₂ = 1)	Purpose
0	1	$T_x = 0$	Recirculate "B"
	2	$S_x T_x = 1$	Shift sign into F ₁
	3	$T_x = 0$	Copy sign into NEON
1	4	$S_x' T_x = 1$	Shift 4 bits into F's
	5	$T_x = 0$	Copy character into NIXIE
8	18	$S_x' T_x = 1$	Shift last B.C.D. character (of "m") into F's while "B" accepts "R's" "m + 1" infor- mation via B ₄₂
	19	$T_{\mathbf{x}} = 0$	Copy last character (of "m") into NIXIE
9	20	$S_x ' T_x = 1$	Shift first B.C.D. character (of "m + 1") into F's. (sign was lost in B ₄₂)
	33	$T_x = 0$	Copy last B.C.D. character into NIXIE
16	34	$S_{x}' T_{x} = 0$	Shift garbage into F's

l. General. The following table lists the requirements for S_x and T_x to provide B.C.D. programed readout.

The timing chart on the following page shows the interrelation of R_{c1} , R_{c2} , R_{c3} , S_x , T_x , N_8 , N_{12} during I_3 for programed B.C.D.

PUNCH AND TYPEWRITER OUTPUT

Punch Character (PNC), Type Character (TYC), Punch and Type Character (PTC) Commands

General

The one-character output commands all are similar in operation, therefore, they will be discussed as a unit.

"PNC" (D₆ D₅ D₄ D₃ D₂' D₁'). A single character is punched in a 5- bit teletype code corresponding to the least significant five address bits (not counting 1/2 word indicator).

"TYC" ($D_6 D_5 D_4 D_3' D_2 D_1'$). The "Type Character" command substitutes typing for punching. The actual typed character depends on whether "LTRS." shift or "FIGS." shift has been previously called for.

"PTC" ($D_6 D_5 D_4 D_3 D_2 D_1$ '). The "Punch and Type Character" command causes both punching and typing to occur.

"PNC" Operation

Setting M_7 . After I₁, the command pair is in the Z-register and during I₂ the operation code is placed in the operation code register ($D_6 D_5 D_4 D_3 D_2 D_1$).


M₇ is then set by:

$$1^{m_{7}} = J_{0}' D_{6} D_{5} D_{4} I_{2} N_{11} C$$

M₇ is zero-set while the actual punching is being done.

$$0^{m_7} = TPP X C$$

Z and F Configuration. The flow of the code bits from Z to F during word l of I_3 , is shown on the following page:



The logic involved follows:

$_{1}f_{5} = Z_{1}N_{6}C$
$_{0}^{f}_{5} = Z_{1}' N_{6} C$
$1^{f_i} = F_{i+1} N_6 C$
$0^{f_{i}} = F_{i'+1} N_{6} C$

Where i = 1-4

 $\rm N_6$ determines bit-times $\rm T_3$ - $\rm T_7$ (or $\rm T_{23}$ - $\rm T_{27})$ which are the required code bit positions of the "PNC" command.

$$1^{n_{6}} = M_{7} D_{6} D_{1}' U_{1} N_{9} C$$

 $0^{n_{6}} = P_{2} P_{1} C$

"Punch" and "Tape Punch Pulse" Flip-Flops. The punch flip-flop onesets by:

$$1^{x_{9}} = M_{7} D_{3} X_{10}' Q_{5} (TPP)' T_{41} C$$

 $Q_5 T_{41}$ determines a delay of 16 word-times in I_3 .

The term (TPP)' inhibits X_9 while the Tape-Punch-Pulse flipflop is one-set. TPP is one-set (for punching) by the closure of a contact (TPP_p) during the actual mechanical punching motion.

$$_{1}^{\text{TPP}}$$
 = (TPP_p) X_{10} C

 X_{10} ' is necessary for the "PTC" command.

TPP is zero-set at the termination of the punch motion by the TPP contact opening.

 $\begin{array}{c} \text{TPP} = (\text{TPP}_{rm})' \; (\text{TPP}_{k})' \; (\text{TPP}_{t})' \; (\text{TPP}_{p})' \; (\text{TPP}_{rp})' \left[\text{S}_{u1}' \; \text{S}_{u2}' \; \text{S}_{u3}' \text{S}_{c}' \right] \end{array}$

The other terms were already in their prime states. The definitions of these terms follow:

TPP ' rm	Tape punch pulse for mechanical reader
TPP	Tape punch pulse for keyboard
TPP _t	Tape punch pulse for typewriter
TPP	Tape punch pulse for punch
TPP	Tape punch pulse for photo-reader
Sul	"Set up" button #1
S _{u2}	"Set up" button #2
s _{u3}	"Set up" button #3
Sc	"Start Compute" button

Delay Flip-Flops P_m and P_{d3} . Delay flip-flops will be as follows:

l. P_m : The P_m flip-flop resets the Q-counter by forcing a zero into $Q_6^{}$ at $T_2^{}C.$

$_0 q_6 = P_m C$
$l^{p}_{m} = (TPP) J_{13}' A_{n}' P_{5}' P_{4}' P_{3}' P_{2}' P_{1}$

 $P_5' P_4' P_3' P_2' P_1$ determines T_2

J₁₃' indicates no ECHO check error

TPP indicates punch is in motion

$$_{0}^{p}m = P_{d3}^{C+J} J_{13}^{C}$$

2. P_{d3} : The P_{d3} flip-flop indicates termination of the command and clears the output register (F's).

•
$1^{p}_{d3} = (TPP)' T_{0}' P_{m} T_{40} C$
$_{0}^{p}{}_{d3} = P_{d3} T_{40} C$
$\int_{0}^{f} = P_{d3} T_{40} C$
$\int_{0^{4}} f_{4} = D_{5} P_{0}' P_{d3} T_{40} C$
$\int_{0^{f}3} = D_{5} P_{0}' P_{d3} T_{40} C$
$\int_{0}^{f_{2}} = D_{5} P_{0}' P_{d3} T_{40} C$
$\int_{0}^{f} f_{1} = D_{5} P_{0}' P_{d3} T_{40} C$

Where $T_{0}! \triangleq Tape$ Reader Not on

Where $P_0' P_{d3}$ limits coverage to non-fill use of P_{d3}

3. ECHO Checking: The output error flip-flop (J_{13}) will one-set and cause its light to flash if the requested punching does not take place. ECHO Checking contacts are on each punch. The contact signals (E 's) are compared with the original code in F by J_{13} .

$$I_{1}^{j}_{13} = F_{1} E_{p1}' T_{p}^{C+F_{1}'} E_{p1} T_{p}^{C+F_{2}} E_{p2}' T_{p}^{C+F_{2}'} E_{p2} T_{p}^{C+F_{3}} E_{p3}' T_{p}^{C}$$

$$+ F_{3}' E_{p3} T_{p}^{C+F_{4}} E_{p4}' T_{p}^{C+F_{4}'} E_{p4} T_{p}^{C+F_{5}} E_{p5}' T_{p}^{C+F_{5}'} E_{p5} T_{p}^{C}$$

$$= T_{d}^{j}_{13} = T_{d}^{c}$$

"TYC" Operation

Setting M_7 . The same one-set logic is used as for "PNC". See "PNC" operation.

The zero-set logic is:

$$m_7 = T_{bs} J_1 C$$
 where T_t' is the type ECHO timing pulse

"Type" and "Tape Punch Pulse" Flip-Flops. X10 indicates a typing operation. Its logic follows:

$$_{1}^{x}_{10} = M_{7} D_{2} D_{1}' Q_{5} (TPP)' T_{41} C$$

 $_{0}^{x}_{10} = (TPP_{t}) C + T_{d} C$

As for X_9 , the Q_5 term allows a delay (in I_3) of 16 word-times; the TPP_t signal is true during the actual typing motion. The logic for the TPP signal is:

 $_{1}^{\text{TPP}} = \text{TPP}_{t} \times_{9}' I_{4}' C$ $_{0}^{\text{TPP}} = \text{same as for punching. See ''PNC'' operation.}$

Delay flip-flops ${\rm P}_m$ and ${\rm P}_{d3}.~$ See "PNC" operation.

Echo Checking. The error checking logic for typing is:

$$I_{13}^{j} = F_{1} E_{t1}' T_{t}^{C+} F_{1}' K_{1k} T_{t}^{C+} F_{2} E_{t2}' T_{t}^{C+} F_{2}' K_{2k} T_{t}^{C+} F_{3} E_{t3}' T_{t}^{C} C$$

$$+F_{3}' K_{3k} T_{t}^{C+} F_{4} E_{t4}' T_{t}^{C+} F_{4}' K_{4k} T_{t}^{C+} F_{5} E_{t5}' T_{t}^{C+} F_{5}' K_{5k} T_{t}^{C} C$$

The E_t 's are the typing ECHO checking normally closed contacts. The typing ECHO checking normally open contacts (Kk's) receive their nomenclature from their use during keyboard or typewriter fill state. T_t is the type ECHO timing pulse. The zero-set logic for J_{13} is:

$$_{0}j_{13} = T_{d}C + S_{u1}C$$

"PTC" Operation

Setting M_7 . The one-set logic for M_7 is identical to that of "TYC" or "PNC." See "PNC" operation.

The zero-set logic for M_7 is:

$$0^{m_{7}} = T_{bs} J_{13}'C \pm TPP_{p} X_{10}'C$$

Z and F Configuration. See "PNC" operation.

"Punch," "Type," and "Tape Punch Pulse" Flip-Flops. For the "PTC" command TPP is controlled by the slower of the two output devices. The sequence, if the punch is faster than the typewriter, is:

1. X_9 and X_{10} are one-set

$$\begin{bmatrix} 1 X_{9} &= M_{7} D_{3} X_{10}' Q_{5} (TPP)' T_{41} C \\ \end{bmatrix}$$

$$\begin{bmatrix} 1 X_{10} &= M_{7} D_{2} D_{1}' Q_{5} (TPP)' T_{41} C \end{bmatrix}$$

- 2. TPP_p goes true
- 3. X_9 zero-sets $0^{X_9} = (TPP_p) C$
- 4. TPP_t goes true
- 5. X₁₀ zero-sets

$$0^{X_{10}} = (\text{TPP}_t) C$$

6. TPP flip-flop one-sets


$$_{1}^{\text{TPP}} = (\text{TPP}_{t}) \times_{9}' I_{4}' C$$

- 7. TPP goes false
- 8. TPP, goes false
- 9. TPP zero-sets

 $_{0}$ TPP = (TPP_p)' (TPP_t)'

<u>Delay Flip-Flops</u>, $P_m and P_{d3}$. <u>See "PNC" operation</u>.


Echo Checking. Errors in either typing or punching will cause the output error light to flash and the computer to stop.



I₃ I₄ State For Manual, BCD Format, Readout

508-T-6


241



Timing of "PNC" Command


242

508-T-6



Timing of "TYC" Command

508-T-6



Timing of "TYC" Command

244

508-T-6

PUNCH WORD (PNW), TYPE WORD (TYW), AND PUNCH AND TYPE WORD (PTW) COMMANDS

General

In order to provide compatibility between the 8, 4, 2, 1 binary internal code and the teletype code used to drive the punch and type-writer, the output register must have binary-to-teletype conversion logic.

In other respects, the PNW, TYW, and PTW commands are similar to the Display Command ("DIS"). An "ECHO" check is made on each character.

Punch Word, "PNW" ($D_6' D_5' D_4 D_3 D_2' D_1'$). The punch word command, "PNW (m)", punches the requested information in the format specified by the half-word indicator, 1 for BCD, 0 for Command.

1. Command Format. Sixteen 5-bit characters are punched to represent the usual command format (sign, 6-octal, 1-binary, 4-binary, 6-octal, 1-binary).

2. Decimal (BCD) Format. The partial contents of memory positions, "m" and "m + 1" are punched out in BCD if the command halfword indicator is "1."

Up to sixteen 5-bit characters may be punched; 1 binary, and 15 BCD. The information from "m" and "m + 1 is apportioned in the same manner as for the "DIS" command (a leading "+" sign will not be punched; a leading "-" sign will be punched).

Type Word, "TYW" $(D_{6}' D_{5}' D_{4} D_{3}' D_{2} D_{1}')$

The same formats as above are available for type writing.

Punch and Type Word, "PTW" $(D_6' D_5' D_4 D_3 D_2 D_1')$

The same formats as above are available for punching and typing

"PNW" Command

 I_1 State. As for any command, the command pair is gated into the Z register during I_1 .

 I_2 State. The "PNW" command is an I_2 , Type 3. Therefore, the address "m" of the command is located during I_2 and the contents of "m" are gated into the B-register. The operation code bits are also placed into the operation code register (D_{6-1}) during I_2 .

 I_3 State. During I_3 U₁ (for BCD) the contents of "m + 1" are gated into R. Also during I_3 , the information to be punched out is shifted, character by character into the F-register (very much the same as for the "DIS" command). However, a binary-to-teletype code conversion must be accomplished on each character (after it is in the F-register) before the punch may be allowed to monitor F. This added step was not required for the Display command.

l. $I_3 \mbox{ and } N_{12} \mbox{ Flip-Flops. } I_3 \mbox{ is turned one-set by the usual logic:}$

$$1^{i_{3}} = J_{0}' I_{2} N_{11} C$$

After the command is completed, I_3 is zero-set by:

$$0^{i_{3}} = N_{12}^{C}$$

 \dots where N₁₂'s logic is:

$$1^{n}_{12} = \underbrace{T_{x} R_{c2}' H_{4}' T_{40} D_{1}'C}_{Command Format} \underbrace{F_{4} B_{2} B_{1} T_{x} T_{40}}_{BCD Format}$$

2. M_7 Flip-Flop. In order to punch, type, or punch and type a word, the basic character operation is repeated a number of times dependent on the format.

 M_7 is cycled for each character as follows:

$$I_{1}^{m_{7}} = \underbrace{J_{0}' D_{6}' D_{5}' D_{4} D_{1}' I_{2} N_{11}}_{\text{Initial}} C^{+} \underbrace{D_{5}' T_{x} T_{41a} N_{12}' C}_{\text{Subsequent}}$$

One-Setting

Subsequent One-Settings After the punching, typing, or punching and typing actually begins, the M_7 flip-flop zero-sets.


$$0^{m_{7}} = \underbrace{T_{bs}J_{13}'C}_{''TYW'' \text{ or } ''PNW'' \text{ or } ''PNW'' \text{ or } ''PTW''}$$

3. A-Register. During I_3 of the PNW Command, the A-register recirculates.

$$\begin{bmatrix} 1^{a_{41}} &= A_{1} & M_{0}' & M_{1}' & M_{2}' & M_{3}' & M_{4}' & M_{10}' & P_{0}' & C \\ \end{bmatrix}$$

$$\begin{bmatrix} 0^{a_{41}} &= A_{1}' & M_{0}' & M_{1}' & M_{2}' & M_{3}' & M_{4}' & M_{10}' & P_{0}' & C \end{bmatrix}$$

4. Shifting B into F. Command Format is as follows:



R recirculates by:

$$\begin{bmatrix}
 1^{r}_{41} &= R_{1} M_{0}' M_{1}' M_{2}' M_{3}' M_{4}' M_{9}' I_{3} C \\
 0^{r}_{41} &= R_{1}' M_{0}' M_{1}' M_{2}' M_{3}' M_{4}' M_{9}' I_{3} C$$

B₄₁'s logic is:

The F-Register logic is:

$$\begin{array}{rcl}
 & 1^{f_{1}} = F_{2} S_{x}' T_{x} N_{12}'C + B_{1} S_{x} T_{x} N_{12}'C \\
 & 0^{f_{1}} = F_{2}' S_{x}' T_{x}C + B_{1}' S_{x} T_{x}C + D_{5}' P_{d3} T_{41}C \\
\end{array}$$

$$\begin{array}{rcl}
 & 1^{f_{2}} = F_{3} E_{30}' T_{x} N_{12}'C \\
 & 0^{f_{2}} = F_{3}' T_{x}C + D_{5}' P_{d3} T_{41}C \\
\end{array}$$

$$\begin{array}{rcl}
 & 1^{f_{3}} = B_{1} A_{42}' S_{x}' T_{x} M_{2}' N_{12}'C \\
 & 0^{f_{3}} = B_{1}' A_{42}' T_{x} M_{2}'C + D_{5}' P_{d3} T_{41}C \\
\end{array}$$


$$\begin{array}{rcl}
 & 1^{f_{4}} = Not involved in shifting \\
 & 0^{f_{4}} = Not involved in shifting \\
\end{array}$$

A₄₂'s logic is:

l ^a 42 ⁼	Won't one-set for "command" format
0 ^a 42 =	H ₀ 'I ₂ T ₁ C

R_{c2}'s logic is:

$$\begin{bmatrix} R_{c2} &= M_7 D_6' U_1 C \\ 0^{R_{c2}} &= A_{42}' H_3 H_2 H_1 N_8 C + I_3'C \end{bmatrix}$$



The logic involved is:

$$I^{r}_{41} = M_{r} L_{p1}' D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1}^{C} + K_{0} L_{p1} D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1}^{C}$$

+ $R_{1} M_{0}' M_{1}' M_{2}' M_{3}' M_{4}' M_{9}' I_{3}^{C}$


$$\begin{array}{l} 0^{r}_{41} = M_{r}' L_{p1}' D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{r}^{c+} K_{0}' L_{p1} D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1}^{c} C \\ + R_{1}' M_{0}' M_{1}' M_{2}' M_{3}' M_{4}' M_{9}' I_{3}^{c} C \end{array} \\ \hline \\ \hline \\ 1^{b}_{42} = R_{1} H_{4} R_{c2} N_{12}' C \\ \hline \\ 0^{b}_{42} = R_{1}' I_{4}' R_{c2}^{c} C \end{array} \\ \hline \\ 1^{b}_{41} = B_{1} T_{x}' M_{0}' M_{8}' M_{10}' I_{3}^{c+} F_{1} H_{4}' T_{x}^{c+} F_{1} R_{c2}' T_{x}^{c} C \\ + B_{42} A_{42} R_{c2} H_{4}^{c} T_{x}^{c} \\ \hline \\ 0^{b}_{41} = B_{1}' T_{x}' M_{0}' M_{8}' M_{10}' I_{3}^{c+} F_{1}' H_{4}' T_{x}^{c+} F_{1}' R_{c2}' T_{x}^{c} C \\ + B_{42}' A_{42} R_{c2} H_{4}^{c} T_{x}^{c} \\ \hline \\ 1^{f}_{4} = B_{1} A_{42} M_{2}' N_{12}' S_{x}' T_{x}^{c} \\ \hline \\ 0^{f}_{4} = B_{1}' A_{42} T_{x}^{c} \\ \hline \\ \hline \\ 1^{f}_{1} = B_{1} S_{x} T_{x} N_{12}' C^{+} F_{2} S_{x}' T_{x} N_{12}' C \\ \hline \\ 0^{f}_{1} = B_{1}' S_{x} T_{x} C^{+} F_{2}' S_{x}' T_{x}^{c} \\ \hline \\ 1^{R}_{c2} = M_{7} D_{6}' U_{1}^{c} \\ \hline \\ 0^{R}_{c2} = H_{4} N_{8}^{c+} I_{3}'^{c} \\ \hline \end{array}$$


5. Timing Logic. The following are timing logic operations:

a. H-Counter: The H-Counter is initially cleared by:

$$b_{i} = U_{1}C_{r}A_{0} + i = 1-4$$

The H-Counter here will keep track of the number of times T_x becomes one-set (via N_8).





508-T-6

b.
$$S_x$$
: S_x is one-set by:

$$I_x = I_2C + \underbrace{H_3H_2H_1'N_8F_cF_1'C}_{3 2 1 1 8 c 2 c 1}C$$

Command Format

 $\mathbf{S_x}$ will be one-set during the times that binary characters are being shifted into the F-register.

$$S_{x} \text{ is Zero-set by:}$$

$$\boxed{0^{S_{x}} = H_{2}' H_{1}' N_{8}C}$$
c. T_{x} : $T_{x} \text{ is one-set by:}$

$$1^{t_{x}} = \underbrace{M_{7} D_{6}' U_{1} T_{41a}C}_{\text{Initially}} \underbrace{D_{5}' P_{d3} T_{41a}C}_{\text{Subsequent Characters}}$$

... and zero-set after 1 word-time by:

$$_{0x}^{t} = M_{2}' T_{x} T_{4la}^{t} C$$

6. Sign Conversion. The following are sign conversion operations:

Command Format. In command format the sign (either "+" or "-") is a legitimate output character. Before conversion, the F-register will contain one of the following:

Fl	F ₂	F ₃	F_4	F_5	
1	0	0	0	0	for ''+''
0	0	0	0	0	for ''-''

The conversion should derive one of the following:

	F ₅	F_4	F ₃	F ₂	1
for "+"	1	0	0	0	1
for ''-''	0	0	0	1	1

For the "+" conversion, only the F_5 flip-flop must contain added logic. The following logic of F_5 covers the sign position.

$$1^{f_5} = F_2' F_1 N_8 C$$

N8 here is a conversion timing flip-flop:

$$\frac{1^{n} 8}{0^{n} 8} = \frac{M_{2}' D_{5}' T_{x} T_{41} N_{12}' C}{0^{n} 8} = \frac{N_{8} C}{0}$$

For the "-" conversion, the bits in F_2 and F_1 require modification.

$$\begin{bmatrix} f_{2} &= F_{3}' F_{2}' F_{1}' D_{5}' N_{8}C + F_{4}' F_{2}' F_{1}' D_{5}' N_{8}C \\ \end{bmatrix}$$

$$\begin{bmatrix} f_{1} &= D_{5}' S_{x} H_{1}' N_{8}C \end{bmatrix}$$


For BCD Format. In BCD, the sign is legitimate only if it is "-". "+" signs are not punched out. This allows the programer the ability to program a BCD output longer than 15 characters without the usually meaningless inclusion of sign characters at the start of each word of output.

The "+" sign is used to generate a "FIGS" shift code and, therefore, negates the need of a separate "FIGS" shift before the "+PNW" command.


Before conversion, the "F" register contains one of the following:

Fl	F ₂	F ₃	F ₄	F ₅	
1	0	0	0	0	for "+"
0	0	0	0	0	for "-"

The conversion should derive one of the following:



The logic required for the "+" to "FIGS" conversion is:



Same gate as for "command"

The "-" conversion is identical to that for "command" format:

$$\begin{bmatrix} f_{2} = F_{3}' F_{2}' F_{1}' D_{5}' N_{8} + F_{4}' F_{2}' F_{1}' D_{5}' N_{8} C \\ f_{1} f_{1} = D_{5}' S_{x} H_{1}' N_{8} C \end{bmatrix}$$

"PNW", "TYW", and "PTW" Output Conversion

Character (In ''FIGS'' Shift)	(Be		Bina: Con	-	sion)		(Aft	To ter (elety Conv	-	.on)
	F ₅	\mathbf{F}_4	F ₃	\mathbf{F}_2	\mathbf{F}_1		F ₅	F_4	F ₃	F ₂	Fl
Ø	х	0	0	0	0	-	1	0	1	1	0
1	Х	0	0	0	1		1	0	1	1	1
2	Х	0	0	1	0		1	0	0	1	1
3	Х	0	0	1	1		0	0	0	0	1
4	х	0	1	0	0		0	1	0	1	0
5	Х	0	1	0	1		1	0	0	0	0
6	Х	0	1	1	0		1	0	1	0	1
7	Х	0	1	1	1		0	0	1	1	1
8	X	1	0	0	0		0	0	1	1	0
9	Х	1	0	0	1		1	1	0	0	0
11.11	Х	1	1	0	0		1	1	1	0	0
Carriage	Х	1	0	1	1		0	1	0	0	0
Return											
						1	*1	1	0	1	1 (BCD)
11 + 11	Х	0	0	0	1	1	**1	0	0	0	l (Command)
11_11	Х	0	0	0	0		0	0	0	1	1
"Space"	Х	1	0	1	0		0	0	1	0	0
No Output	Х	1	1	1	1		Cau	ises	Ter	mina	ation of I ₃
											-

Binary-to-Teletype

X Will always be "0" initially and will not be affected by the shifting operations of "F"

* Causes "FIGS" shift

** Causes "+" shift

7. More Code Conversion. Code conversion examples follow:


The Problem

Of course the sign is not the only character that requires conversion for the "PNW", "TYW," and "PTW" commands.

Each character on the figure on the preceding page needs conversion. To derive the required logic, recourse to Veitch diagram techniques will be made.

F₁ Logic

First a four-variable Veitch diagram is constructed locating each character by its binary code:




Secondly, another four-variable Veitch is constructed using the following rules of procedure:

1. Place a l' for each character (as defined on the last Veitch diagram) that requires F_1 to be one-set when going from binary to tele-type coding.

2. Place a "1" for each character that may be one-set in going from binary to teletype coding.

3. Place a 0' for each character that requires ${\tt F}_1$ to be zeroset.

4. Place a "0" for each character that F_1 may be zero-set.



The total conversion logic is shown below with the logic covering the primed 1's and 0's underlined.

$$_{1}f_{1} = \underline{F'_{4}F_{2}}N_{8}D'_{5}C^{*} + \underbrace{D'_{5}H'_{1}S_{x}N_{8}}_{1}C$$


for sign conversion

The zero-set logic is:

$$0^{f_{1}} = \underbrace{F_{3}F'_{2}N_{8a}C}_{Clearing} + \underbrace{F_{4}N_{8a}C}_{Clearing} + \underbrace{D'_{5}P_{d3}T_{41}C}_{Clearing} + \underbrace{N_{12}C}_{Clearing} + \underbrace{D'_{5}P_{d3}T_{41}C}_{Clearing} + \underbrace{N_{12}C}_{Clearing} + \underbrace{D'_{5}P_{d3}T_{41}C}_{Clearing} + \underbrace{N_{12}C}_{Clearing} + \underbrace{N_{12}C}_{$$


F₂ Logic

The same process, as in "b", is used for F₂ logic:




 N_8 (and N_{8a}) here is a conversion timing flip-flop for outputs

$$f_{2} = \underbrace{F'_{4}F'_{3}F'_{2}N_{8}D'_{5}H_{1}C'}_{(H'_{1}S_{x})' \text{ excludes sign positions}} + \underbrace{F'_{3}F'_{2}F'_{1}N_{8}D'_{5}C'}_{(H'_{1}S_{x})' \text{ excludes sign positions}} + \underbrace{F'_{3}F'_{2}F'_{1}N_{8}D'_{5}C'}_{0^{f}_{2} = \underbrace{F'_{3}F_{2}F_{1}N_{8}aC'}_{f_{3}F_{2}F'_{1}N_{8}aC'} \underbrace{F'_{4}F'_{2}F'_{1}N_{8}aC'}_{Clearing} + \underbrace{D'_{5}P_{d3}T_{41}C'}_{Clearing} \\ F_{3} \text{ Logic} \\ F_{1}$$




$$1^{f_{3}} = \underbrace{F'_{4}F'_{3}F'_{2}N_{8}D'_{5}H_{1}C}_{(H'_{1}S_{x})' \text{ excludes sign positions}} \underbrace{F'_{4}F'_{3}F'_{2}N_{8}D'_{5}S'_{x}C}_{(H'_{1}S_{x})' \text{ excludes sign positions}} \underbrace{F'_{4}F'_{1}N_{8}D'_{5}C}_{(H'_{1}S_{x})' \text{ excludes sign positions}}$$

$$0^{f_{3}} = \underbrace{F'_{4}F_{3}F'_{2}}_{Clear}N_{8a}C \underbrace{+D'_{5}P_{d3}T_{41}}_{Clear}C$$





The F_5 flip-flop is, for the "PNW", "TYW", and "PTW" commands, in its zero-set state at the beginning of I_3 and remains so (untouched by octal, binary, or B.C.D. shifts from "B" to "F") before conversion. During binary-to-teletype conversion, F_5 may be set to 1 dependent on the character. Therefore, the following Veitch diagram assumes that F_5 is "0" at the start of the conversion.



508-T-6

SYSTEM CHECKOUT PROCEDURES

GENERAL

Many procedures can be devised for checking or troubleshooting a computing system. But selecting the appropriate procedure can save much time in diagnosing a malfunction and isolating it to the faulty component.

The procedures given in this section, when used wherever possible inconjunction with test routines, will enable detection and isolation of most system malfunctions relatively quickly and easily. Procedures for correcting the malfunctions, if not presented in this section, are given in the Computer Service Manual and Input-Output Service Manual.

COMPUTER

Careful anaysis of the indications of trouble will save time in isolating a computer malfunction, particularly when more than one unit or function is affected. At times an error in the program or routines may be causing the difficulty, though the computer may appear to be at fault. In addition to thorough analysis of the indications of trouble, the proper troubleshooting sequence may also save considerable time. Generally, however, the first steps will include checking the voltage levels and the controls, and running appropriate test routines.

Procedures for checking the voltage levels are given in the Computer Service Manual, for initially testing operation of the controls and running test routines in this and section , respectively, of this manual. These procedures should at least isolate the malfunction to a particular unit.

If the malfunction is in the computer or circuit portions of the other units, most rapid isolation can usually be achieved by using the system tester. This equipment enables flip-flop checks, static and dynamic checks of logic, set-reset control of flip-flops, and application of marginal conditions to voltage levels and clock.

Before making any circuit tests, however, the person performing them should familiarize himself with the circuit characteristics and functions by studying the logic data-flow diagrams and accompanying logic charts in this manual, and the circuit schematic and wire listings in the System Reference Schematics. For example, if the computer fails to execute a command, reference to the diagrams and charts mentioned will aid in isolating the difficulty by enabling testing of the circuitry used by that command. When making tests, the following precautions should be observed:

CAUTION

Boards containing transistors should never be pulled out while power is on. (Logic boards may be removed with power on.) Power to the computer should never be removed except with the switch at the control console. Metal objects, such as a screwdriver, should never be used on boards or wiring while power is on. The computer should never be moved while the memory disk is rotating; allow at least 15 minutes from power turnoff for complete memory deceleration before moving computer.

The following paragraphs outline checkout and troubleshooting procedures on the computer, some using the system tester as indicated (a functional description of the system tester and procedures for operating it are presented in the Test Equipment Service Manual).

Power Turn-On Check

1. Connect variac into outlet and adjust its output to 115 volts as monitored on voltmeter.

2. Connect computer power cable (attached to desk) to variac.

3. Depress Power On-Off switch on control console to On position and note the time elapsed until the Ready indicator lights (Ready indicator should light in 40 ± 10 seconds; Power indicator should light immediately upon depressing Power button).

4. Recheck line voltage with voltmeter to reassure that line voltage is 115 volts.

Power Supply Checks


The following procedures ascertain if power supply voltages are correct and tolerances are within percentage limits.

1. Attach digital voltmeter and note power supply voltages are monitored at System Tester test points (see table following for normal power supply levels and Computer Service Manual for adjustment procedures).

2. Check voltage percent levels at power supply voltmeter on rear of control console by turning voltmeter range switch to each of the positions and observing the reading at each position. Levels must read 100 ± 5 percent and the -100 voltage which should read within ± 10 percent; percent voltage levels may be adjusted at the appropriate potentiometer settings on the control panel network board as outlined below:

	Normal Pow	er Supply And I	Ripple Values	
Level	Value	Adjustable	Tolerance (plus/minus)	Ripple p-p (less than)
-18	-18	yes	2.5%	90 mv
-12	-12	yes	2.5%	60 mv
-6	-6	yes	2.5%	90 mv
+6	+6	yes	2.5%	30 mv
+75	+75	yes	2.5%	400 mv
-3	-2.5	no	0.5V	
+.75	+.75	no	0.15V	
-3B	-2.5	no	0.5V	
+75R	+35	no	10.0V	
-100	-100	no	10.0V	3.5 V
R 39 R 35 0 -18 -12	হ	R 42 R 33 O O LO HI		R 47 R 38 O 0 +75 -3

Table 9. Power Supply Voltages



+.75

R 37

0

-100

R 40

0

263

+50

0

 ± 6

0

R 34 R 36

Location of Potentiometers On Control Panel Network Board

Adjustment	Voltage	Remarks
R 33	Line Trans	High Limit
R 34	+50	Adjusted before adjustment of R 47
R 35	-12	
R 36	±6	Adjust for mean value
R 37	+.75	
R 38	- 3	
R 39	-18	
R 40	-100	Adjustment dependent on voltage level
R 42	Line Trans	Low Limit
R 47	+75	Adjusted after adjustment of R 34

3. Check power supply ripple values with oscilloscope at System Tester test points, with the System Tester Mode switch in static position (see Normal Power Supply Table 8 for proper values).

4. Adjust variac until system is supplied with 108 volts ac as monitored on voltmeter.

5. Turn control pots on control panel network board (R33 and R42) counterclockwise all the way (see figure 36 for location of pots).

6. Depress Error Reset button on control console (Line Transient indicator on control console should extinguish).

7. Slowly turn R42 pot adjustment clockwise until Line Transient indicator lights.

8. Check voltmeter on rear of control console (reading should be ±3 percent of values given above.

9. Adjust variac up to 125 volts ac as monitored on voltmeter.

10. Slowly turn R 33 pot adjustment clockwise until Line Transient indicator lights.

11. Check voltmeter on rear of control console (reading should be ±3 percent of values given in table 8.

12. Readjust variac to 115 volts ac.

Static Computer Flip-Flop Check

This procedure checks for faulty flip-flops and whether they will toggle individually. The procedure can be varied in troubleshooting to the extent that only those flip-flops associated with the suspected malfunction, as indicated by the logic, need be individually one-and zero-set.

1. If not done previously, check to see if voltage levels are correct.

2. Connect System Tester and turn Marginal Test switch to Off position and Mode switch to Static position.

3. If not already done, apply power to computer at control console.

4. Place One-Set-Zero-Set-All switch in One-Set position and observe if all neon indicators on System Tester light (if a neon does not light, assuring that the neon isn't malfunctioning, replace the flip-flop concerned and repeat this step; if the flip-flop is not at fault check the Set lines within the computer).

5. Depress the One-Shot Clock button and observe if all neons remain lighted (if a neon extinguishes replace the flip-flop concerned and repeat this step).

6. Place All switch in Zero-Set position and observe if all neon indicators extinguish (if a neon remains lighted, replace the flip-flop concerned and repeat this step; if the flip-flop is not at fault check the set lines within the computer).

7. Depress the One-Shot Clock button and observe if any neons light (if a neon lights, replace the flip-flop concerned).

8. Place Individual One-Set-Zero-Set switch to 1-Preset position.

9. Depress microswitch of each flip-flop (term) on System Tester, beginning with A_{42} and ending with Z_{ch} and observe if all flip-flops come true by noting if all neon indicators light (indicator should remain lighted); if a neon extinguishes it indicates one of three possible conditions:

a. The flip-flop has 0-set itself, indicating a faulty board.

b. Another flip-flop has triggered the flip-flop indicated by the neon that extinguished, in which case, if (a) is eliminated as the cause set all flip-flops to 0-set state, then 1-set the flip-flop concerned and again 1-set each flip-flop individually, meanwhile observing when the neon for the flip-flop concerned extinguishes. When this neon extinguishes check for the possibility of an improper interconnection between the flip-flops concerned.

c. The neon has burned out.

(Procedures for removing circuit boards are given in the Computer Service Manual).

10. After all neons remain lighted from performing Steps 8 and 9, place Individual switch to 0-Preset position.

11. Depress microswitch of each flip-flop on System Tester, beginning with A_{42} and ending with Z_{ch} , and observe if all flip-flops go false by noting if its neon idicator extinguishes (indicator should remain off); if a neon lights, it indicates one of three possible conditions:

a. The flip-flop has l-set itself, indicating a faulty board.
b. Another flip-flop has triggered the flip-flop that lighted, in which case, if (a) is eliminated as the cause set all flip-flops to l-set state, then 0-set the flip-flop concerned and again 0-set each flip-flop individually, meanwhile observing when the neon for the flip-flop concerned lights. When this neon lights, check for the possibility of an improper interconnection between the flip-flops concerned.

(Procedures for removing circuit boards are given in the Computer Service Manual).

12. Upon completion of Static Computer Flip-Flop Check, turn off power to computer at control console.

One Shot of Logic Check

This check can be used to detect and correct major wiring errors and broken wires. The procedure is:

1. Insert specially wired logic board and attach meter.

2. Zero-set all flip-flops with System tester and set up logical proposition to be tested using System tester with Sl in static position (observe if gate goes true as last term in proposition is set).

3. Check if each term can cause output to go false if it is not as stated in proposition under test.

4. After all of proposition has been checked, ohm out wiring between gate and set inputs to the flip-flop.

Example: one-shot
$$1^{m}_{4} = J_0'D_6D_5'D_4'I_2N_{11}$$

120-9

Zero-set all

Turn D₆ on, (true) J₀ is already off (false) Turn I₂ on, D₅D₄ are already off (false) Turn N₁₁ on, gate should go true. Turn J₀ on, gate goes false. Turn J_0 off, gate goes true. Turn D_6 off, gate goes false. Turn D_6 on, gate goes true. Turn D_5 on, gate goes false. Turn D_5 off, gate goes true. Turn D_4 on, gate goes false. Turn D_4 off, gate goes true. Turn I_2 off, gate goes false. Turn I_2 on, gate goes true. Turn N_{11} off, gate goes true.

Gate is now checked.

Manual Input-Output (Console Keyboard and Visual Readout) Check

Procedures for checking proper operation of the console keyboard and visual readout are given later in this section.

Clock Signal Check

CAUTION

The computer should not be moved while the memory disk is rotating; allow at least 15 minutes from power turnoff for complete memory deceleration before moving computer.

NOTE

See figure 40 for location of computer connectors.

To Check Clock Track Preamplifier Signal

1. Monitor preamplifier signal with oscilloscope at connector J525-11 of computer or through monitor box plugged into J525 (amplitude should be 4.5 ± 0.5 volts peak-to-peak).

2. If necessary, adjust at potentiometer on preamplifier plugged into connectors J439 and J539 of computer.

To Check Computer Clock Duty Cycle

1. Measure clock signal output with oscilloscope at J339-36 and 339-37 (final signal should be as shown in figure 37 or from computer

manual; necessary adjustment should be made according to procedures in the Computer Service Manual).




Figure 37. Clock Signal Waveform

- (1) 1.75 ± 0.15 usec (measured at 10% point of wave shape)
- (2) 4.62 ± 0.5 usec (measured at 10% point of wave shape)
- (3) Rise Time: less than 0.5 usec
- (4) Fall Time: less than 2 usec
- (5) Amplitude: $0 \pm 0.5V$ to $-6.5 \pm 0.5V$
- (6) Jitter: 0.5 usec

Origin Pulse Check

CAUTION

The computer should never be moved while the memory disk is rotating; allow at least 15 minutes from point of turnoff for complete memory deceleration before moving computer.

NOTE

See figure 40 for location of connectors.

To check origin pulse amplitude:

1. Monitor pulse with oscilloscope at connector J525-10 of computer or through monitor box plugged into J525 (origin pulse occurs once every disk revolution; amplitude should be 4.5 ± 0.5 volts peak-to-peak).

2. If necessary, adjust potentiometer on preamplifier board plugged into connectors J438 and J538 of computer.

To check origin pulse shape:

1. With oscilloscope, check origin waveshape as monitored at System Tester X flip-flop output (origin waveshape is available once every disk revolution; wave shape should be as shown in figure 38).

2. If wave shape does not conform to standards given in figure below, memory should be returned to factory for adjustment.

To check origin pulse for noise and crosstalk:

Check for noise and crosstalk (incombination) on base line of origin track on oscilloscope (should be less than 500 millivolts).




Figure 38. Origin Pulse and Waveshape

Sector Counter Signal Check

This procedure checks proper counting of the Sector Counter.

1. Connect System Tester.

2. Place Static-Dynamic switch in Static position.

3. Place One-Set-Zero-Set-All switch in 0-set position (check that all neon indicators are extinguished).

4. Set up any sector configuration (except 00_8 or 77_8) on flip-flops S_6 through S_0 by depressing individual microswitches to achieve binary indication of desired sector.

5. One-set G_0 and T_1 flip-flops (respective indicators should light).

6. Depress One-Shot Clock button (K_s and N_9 indicators should light).

7. Depress One-Shot Clock button (N_1 indicator should light).

8. Depress One-Shot Clock button six times (indicators S_6 through S_1 should light and the preceding one extinguish in succession).

9. Depress One-Shot Clock button (N₁ indicator should extinguish and sector counter should advance one to next sector from that set up in step 4).

Digit Counter Check

This procedure checks correct counting of the Digit Counter.

1. Connect System Tester.

2. Place Static-Dynamic switch in Static position.

3. Place One-Set-Zero-Set-All switch in 0-set position (check that all neon indicators are extinguished).

4. Depress One-Shot Clock button 41 times; indicators should light as follows: T_1 indicator lights on first depression of One-Shot Clock button; then digit (bit) counter indicators P_6 through P_1 should show binary representation of the decimal quantity signifying the number of times the One-Shot Clock button has been depressed through the 39th time; then T_{40} indicator lights on the 40th depression of the One-Shot Clock button; then both T_{41} indicators light on the 41st depression of the One-Shot Clock button.

Memory Signal Check

The following procedures enable checks of amplitude, pulsewidth, noise and crosstalk of all memory channels (additional procedures are given in the Computer Service Manual).

CAUTION

The computer should never be moved while the memory disk is rotating, allow at least 15 minutes from power turnoff for complete memory deceleration before moving computer.

NOTE

See figure 40 for location of connectors.

1. Set location counter to 0000.0.

2. Fill all of channel 00 with the pattern +2514340-7407601.

3. Connect test point at D_0 to ground at System Tester.

4. Select readout location 0077 with Channel and Sector Selector switches on control console.

5. Depress Command Readout button on control console.

6. Observe amplitude with oscilloscope at Connector J550-1 of computer (amplitude excluding strobe should be 4.5 \pm 0.5 volts average peak-to-peak).

7. If necessary, adjust amplitude at read switch plugged into J342 by adjusting the potentiometers (counting downward from the top beginning with 0).

8. Check pulse width at 10 percent of its magnitude (width should be less than 12 microseconds).

9. Disconnect ground from D_0 flip-flop and fill all of channel 00 with -00000000000000.

10. Reconnect D_0 to ground and select readout location 0077 as in Step 4.

11. Observe noise and crosstalk (in combination) with oscilloscope (should be less than 500 millivolts).

12. Disconnect ground from D_o.

13. Enter and verify Fast Memory Fill and One-Channel Zero routine with tape reader (see Test Routine section).

14. Place Sense Switch D up.

15. Depress Start 1 button (memory will load with +2514340-7407601 pattern; routine will halt automatically).

16. Reconnect D_0 to ground.

17. Select readout location 0177 with Channel and Sector Selector switches and depress Command Readout button.

18. Repeat steps 6 through 8.

19. Disconnect ground from D_0 and depress Start 2 button (computer is in a "copy from Y reader" state).

20. Depress numbers 01 on console keyboard and channel 01 will be filled with zero in all sectors through 0177.

21. After routine halts, reconnect D_0 to ground and repeat step 11.


22. Repeat steps 12, 15, 16, 17, 18, 19, 20, and 21 except as follows:

When Testing Channel	Select Readout Location	And Depress Keyboard Numbers
02	0277	02
03	0377	03
04	0477	04
05	0577	05
06	0677	06
07	0777	07

23. To test remaining channels repeat steps 12, 15, 16, 17, 18, 19, 20, and 21 except as follows:

When Testing Channels	Observe Amplitude At	Adjust Amplitude At	Select Corresponding Readout Locations	And Depress Corresponding Keyboard Numbers
10 through 17	J550-2	J343	1077, 1177, etc through 1777	10 through 17
20 through 27	J550-3	J344	2077, 2177, etc through 2777	20 through 27
30 through 37	J550-4	J345	3077, 3177, etc through 3777	30 through 37
40 through 47	J550-5	J346	4077, 4177, etc through 4777	40 through 47
50 through 57	J550-6	J347	5077, 5177, etc through 5777	50 through 57
60 through 67	J550-7	J348	6077, 6177, etc through 6777	60 through 67

508**-**T-6



 $5.0 \pm 0.5 \text{ V}$, loops and registers

Figure 39. Strobe Waveshape for Normal Pulse

Loop and Register Signal Check

The following procedures enable checks of amplitude, pulse width, noise and crosstalk of all loops and registers (additional procedures are given in the Computer Service Manual).

CAUTION

The computer should never be moved while the memory disk is rotating; allow at least 15 minutes from power turnoff for complete memory deceleration before moving computer.

NOTE

See figure 40 for location of connectors.

1. Enter and verify Loop Load routine with tape reader, typewriter, or console keyboard.

2. Depress Start 1 button and allow computer to operate until all loops and registers (except X register) are filled (when computer halts, location counter indicator should read 2525.0).

3. Observe amplitude of loops L and V and registers A, B, R, and Z (C) with oscilloscope at connectors indicated below (amplitude excluding strobe should be 5 ± 0.5 volts peak-to-peak).

Register or Loop	Connector and Pin Number		Read Amplifier Adjustment Locatio n
A	J525-1		J529
B	J525-2	or	J530
R	J525-3	through	J531
Х	J525-4	monitor	J532
Z (C)	J525-5	box	J533
L2a*	J525-6	plugged	J534
L2*	J525-7	into	J535
V2a*	J525-8	J525	J536
V 2*	J525-9		J537

*L and V loops each contain two read heads which transmit signals to separate read amplifiers.

4. If necessary, adjust amplitude at read amplifier board plugged into locations indicated in table in step 3.

. . ..

5. Depress Command button followed by Enter button (this fills X register).

6. Repeat steps 3 and 4 on X register.

7. Zero A register by zero-setting A2 flip-flop with System Tester.

8. Observe noise and crosstalk (in combination) with oscilloscope (should be less than 500 millivolts).

9. If noise and crosstalk exceed 500 millivolts zero-set each register or loop in turn to determine if it is being picked up from any of the other registers or loops; this is accomplished by observing on the oscilloscope if there is a decrease in noise and crosstalk as the zero setting indicates need for head adjustment).

10. Depress Start 1 button to refill registers and loops with pattern in Loop Load routine.

11. Repeat steps 7 through 10 until all registers and loops have been checked for noise and crosstalk, except in step 7 zero-set a different register or loop each time (X register is filled as in Step 5; step 10 is not repeated after the last loop-and-register check has been made).

12. Depress Start 1 button and allow all loops and registers to fill with pattern in Loop Load routine.

13. Fill X register as in step 5.

14. Check pulse width of each register and loop one at a time at 10 percent of its magnitude (width should be less than 10 usec).

J550 M. READ SWITCH READ AMP. SECTION - M.M. SECTION - M.M. 70 - 77 60 - 67 50 - 57 J349 J549 J548 J348 J347 Μ. Mrh BASE Mrg J547 Mrf 40 - 47 30 - 37 J346 J345 J344 J343 J342 MONITOR 69.10 •• J546 Mre DOOR 12 Ar IN .. J545 Mrd 20 - 27 J544 Mrc Ch ALLOND CO 10 - 17 tig in un J543 Mrb viçin in. MAINER 00 - 07 36 J542 \sim Mra 70540010 CLOCK NO. CLOCK NO. 10 CLOCK, ORIGIN, LOOPS AND REGISTERS READ AMPLIFIERS Ν BASE J339 an mananan a J338 and Bruthing DOOR AND THE TOP TOP JITTER ADJ. CLOCK NO. 1 TIMING ADJ. CLOCK NO. J525 -J425 -CLOCK X0 v2 J537 CLOCK BOARDS 536 V2a LOOP MONITOR WRITE ON LOOPS 535 L2 J534 L2a J533 Z2J532 X^2 R2 B2 J531 J530 J529 A3

Figure 40. Location of Computer Connectors Used in Signal Checks

276

508-T-6

System Check Under Marginal Conditions

Adjustments used to establish marginal test conditions of table are as follows:

-18V	Static margin = R12
-6V	Static margin = R14
-12V	Static margin = R5
+6V	Static margin = R13
-12V	Dynamic margin = R10
+6 V	Dynamic margin = R40

R12, R14, R5, R3, R10, R40 located on marginal test board of System Tester.

Clock jitter width = R4 on clock board No. 1 in computer.

Checking the computer under marginal conditions with the System Tester enables the location of beginning malfunctions. Both static and dynamic marginal conditions can be established in varying degrees. In the static mode, the System Tester disables the computer clock and the clock pulse is then initiated at will by depressing the One-Shot Clock switch. The dynamic mode enables running routines under computer clock control, but also with varying marginal conditions. Procedures are as follows:

1. Establish the marginal conditions desired by placing the Static-Dynamic Mode and Marginal Test switches on the System Tester to the appropriate position (see table 9).

2. Establish the marginal conditions necessary for the desired mode and degree of marginal condition by adjusting the potentiometers as specified above.

3. Make the operational check desired.

4. To test computer under most severe marginal conditions:

a. Place Static-Dynamic switch in Dynamic position.

b. Place Marginal Test switch on position five.

c. Enter and verify any test routine.

d. Place Operation switch in Single Step or Continuous position as desired.

Switch Setting		Action				
Mode	Marginal Test				Clock Jitter	
s_1	s ₂	-6	+6	-12	-18	
Static	OFF	None	None	None	None	None
Static	No. 1	None	None	None	Lowered by 10%	None
Static	No. 2	Lowered by 10%	None	None	Lowered by 10%	None
Static	No. 3	Lowered by 10%	None	Raised by 10%	Lowered by 10%	None
Static	No. 4	Lowered by 10%	Raised by 10%	Raised by 10%	Lowered by 10%	None
Static	No. 5	Lowered by 10%	Raised by 10%	Raised by 10%	Lowered by 10%	None
Dynamic	OFF	None	None	None	None	None
Dynamic	No. l	None	None	None	Lowered by 10%	None
Dynamic	No. 2	Lowered by 10%	None	None	Lowered by 10%	None
Dynamic	No. 3	Lowered by 10%	None	Jitter ±10%	Lowered by 10%	None
Dynamic	No. 4	Lowered by 10%	Jitter ±10%	Jitter ±10%	Lowered by 10%	None
Dynamic	No. 5	Lowered by 10%	Jitter ±10%	Jitter ±10%	Lowered by 10%	1. State 1.
						±0.5 usec.

Table 9. Marginal Test Conditions

278

e. Start computer (if computer halts at any place in the routine other than where so directed, the fault will most likely be a component or circuit failure caused by the marginal operating condition).

f. Remove power from computer and replace component or circuit board that failed.

g. Rerun routine used in step c to assure satisfactory operation under this marginal condition.

CONTROL CONSOLE

Normally the control console requires relatively little maintenance, consisting principally of replacing indicator neons and visual readout NIXIE tubes. All controls and indicators, however, should be checked periodically to detect incipient malfunctions if possible and ensure proper operation. Troubleshooting of control console malfunctions will usually involve the visual readout controls and NIXIE tube.

Procedures for checking all controls and indicators are given on the following pages. If a real or beginning malfunction is detected during this preliminary checkout, it can be usually isolated by testing the connections and circuits involved. Detailed procedures for maintenance of the control console are presented in the Input-Output Service Manual.

Controls and Indicators

When power to the computer has been turned on, the neon indicators on the sloping portion of the control panel should initially display the following characteristics. Any indication contrary to that given below should be noted as it will aid in locating a malfunction, if one exists.

Neon	Condition
ON	should be a steady glow
READY	should be a steady glow
FILL SOURCE KEYBOARD	should be a steady glow; if not, depress FILL SOURCE KEYBOARD button.
HIGH TEMP	should be off
INTER-LOCK	should be off
VERIFY ERROR	should be off; if on, depress ERROR RESET button

Neon

Condition

OVERFLOW ERROR	should be off; if on, button	depress ERROR RESET
OUTPUT ERROR	should be off; if on, button	depress ERROR RESET
COMPUTE	should be off	

Fill Modes Controls and Indicators

Checking the fill mode indicators achieves two objectives: (1) a test on correct operation of the keys involved, and (2) verification of correct operation of the indicators. Procedures for checking the controls and indicators used in entering information in command and number fill modes and in setting the location counter are:

Number Fill Mode. Depress "N" key; NUMBER neon should light. Depress "+" key; "D" and "+" neons to left of visual readout should light. Depress CLEAR key to extinguish "D" and "+" neons.

Depress "-" key; "D" and "-" neons to left of visual readout should light.

Command Fill Mode. Depress "C" key; command neon should light.

Depress "+" neons to left of visual readout should light. Depress CLEAR key to extinguish "C" and "+" neons.

Depress "-" key; "C" and "-" neons to left of visual readout should light. Depress CLEAR key to extinguish "C" and "-" neons.

Location Selection. Depress LOCATION key; LOCATION neon and "0" neon to left of visual readout should light. Depress CLEAR key; "0" neon should remain lighted. Select location 00001 by depressing corresponding number keys and ENTER; all LOCATION COUNTER neons should be off except HALF-WORD neon.

Continue check as follows: select location 11110 and ENTER; only number "1" neons in both CHANNEL and SECTOR sections of LOCATION COUNTER should light. Proceed with check by selecting locations 22220, 33330, 44440, 55550, 66660, and 77770, noting LOCATION COUNTER display after each selection by counting (octally) the numbers represented by the neons. For example, when location 55550 is selected, neons 4 and 1 should be lighted in both positions of each of the channel and sector portions of the location counter indicator.

Visual Readout Nixie Tubes and Decimal Number Keys

While the preceding Location Selection check will display the numbers entered on the visual readout, the NIXIE should be further tested. To conduct this further check, depress number 1 key at the keyboard 15 times to fill all 15 NIXIEs, observing that each in turn displays a complete configuration of the number entered. Depress Clear key to clear NIXIEs and enter number 2 in the same manner and making the same observation. Continue by displaying all numbers, including zero and decimal point, in this manner. A test on correct operation of the NIXIE under computer control is given in Section V; procedure for checking operation of the console keyboard is presented later in this section.

Keyboard Fill Source Button and Indicator

Proper functioning of the Keyboard Fill Source button and its indicator is best confirmed by checking them with the System tester. The procedure 1s:

l. Turn " T_0 " flip-flop on System Tester on; Fill Source neon should extinguish.

2. Depress Fill Source button; neon should relight.

Error and Environment Indicators

Because these indicators are the principal sources of information regarding proper operation, they should be tested frequently to assure correct operation. Tests on the Verify, Output, and Overflow Error indicators are performed with the System Tester. The procedure on each test is:

Verify Error Indicator.

l. Set " H_0 " and " J_0 " on System tester to true (l-set) states; Verify Error neon should flash.

2. Set " H_0 " and " J_0 " to false (0-set).

Output Error Indicator.

Set "J13" to true (l-set); Output Error neon should flash.
 Overflow Error Indicator

2. Set "J13" to false (0-set); " J_0 " should be true and Overflow neon should flash.

3. Set " J_{O} " to false (0-set).

l. Release both doors on computer sufficiently to energize Interlock neon.

2. Push in one of interlock switches on computer door (Interlock neon should remain flashing).

3. Release interlock switch and push in other switch (Interlock neon should remain flashing).

4. Close and latch both doors (Interlock neon should extinguish).

Line Transient.

1. Connect and Adjust Variac until system is supplied with 108 V ac as monitored on voltmeter (Line Transient neon should light).

2. Depress Error Reset button (Line Transient neon should extinguish momentarily).

3. Adjust Variac to 115 V ac (Line Transient neon should extinguish).

4. Adjust Variac until system is supplied with 125 V ac as monitored on voltmeter (Line Transient neon should light).

5. Depress Error Reset button (Line Transient neon should extinguish momentarily).

6. Adjust Variac to 115 V ac (Line Transient neon should extinguish).

Compute Indicator and Start and Stop Buttons

Proper operation of the Compute indicator can be determined by running a known program already stored in memory or the following short routine:

L 00000 ENTER

С	+0000030 +0100040 ENTER	(L00000)
	+6000030 +3600030 ENTER	(L00010)
	+57000000000000 ENTER	(L00020)
Ν	+0. ENTER	(L00030)
	+2. ENTER	(L00040)

Depress START 2 button; COMPUTE neon should light and FILL SOURCE neon should extinguish. (The LOCATION COUNTER will display a continuous random lighting during the computation; all other neons should be extinguished except READY and ON. The visual readout will continuously display the changing addition as the computation proceeds.) Depress STOP button; computer will stop computing and COMPUTE neon will extinguish and FILL SOURCE neon will light. (The LOCATION COUNTER neons will display the location the Computer halted when computation was stopped.) Start 1, Start 2, and Start 3 Buttons

Proper functioning of these

buttons can be verified by the following procedure (correct operation of the keyboard in the various fill modes should be determined first to ensure proper entry):

1. Enter the following routine:

Commands		
+0000000 +0000000		
+0000000 +0000000		
+0000000 +0000000		

- 2. Place the Operation switch in Single-Command position.
- 3. Depress Start 1 button (location counter should read 0001.1).
- 4. Depress Start 2 button (location counter should read 0002.1).
- 5. Depress Start 3 button (location counter should read 0003.1).

Octal, Decimal, and Command Readout Buttons

The three readout buttons can be checked by the following procedure (the test can also serve as a check on proper functioning of the rotary switches by following the procedures outlined under comments):

1. Enter the following information:

Location

Information

0000.0

+2443360 -4700760

2. Readout memory location 0000.0 with command button; visual readout should display +244336004700760

3. Readout memory location 0000.0 with octal button; visual readout should display +2443361160174

4. Readout memory location 0000.0 with decimal button; visual readout should display +523789.0

Comments

Operation of the rotary switches can be checked by placing the information in other main memory locations and by transferring it to the loops and registers with the appropriate commands after entry and prior to readout. The information can be copied into any loop location by executing the Copy to L Loop and Copy to V Loop instructions. Execution of a Clear and Add command places the information in the Accumulator and Command register; execution of a Clear and Add command followed by the Exchange A and R instruction places it in the R register; execution of a Clear and Add command followed by a Store A and Exchange A and X instruction places it in the X register.

Single Command Switch

Correct operation of the computer in Single Command operation can be ascertained with the following procedure:

1. Enter the following information:

Location	Commands	
0001.0	+0000000 +0000000	
0002.0	+0000000 +0000000	
0003.0	+0000000 +0000000	

- 2. Place Operation switch in Single-Command position.
- 3. Depress Start 1 button; location counter should read 0001.1.
- Depress Start button; location counter should read 0002.0. Depress Start button; location counter should read 0002.1. Depress Start button; location counter should read 0003.0. Depress Start button; location counter should read 0003.1.

Preset Stop Switch

The Preset Stop switch can be tested with the following procedure:

1. Enter the following routine:

Location	Commands
0001.0	+5700100 -0000000
0010.0	+5700201 -0000000
0020.0	+0000000 +5700010

2. Depress Start 1 button.

3. Set Channel and Sector Selector switches to 0010 and place Preset Stop switch in 1st position to stop the computer after executing the first command in a word; routine should halt and location counter should read 0020.1.

4. Place Preset Stop switch in Off position.

5. Depress Start 1 button.

6. Set Channel and Sector Selector switches to 0020 and place Preset Stop switch in 2nd position to stop the computer after executing the second command in a word; routine should halt and location counter should read 0001.0.

- 7. Place Preset Stop switch in Off position.
- 8. Depress Start 1 button.

9. Set Channel and Sector Selector switches to 0001 and place Preset Stop switch in 2nd position; computer should continue operating.

10. Set Channel and Sector Selector switches to 0020 and place Preset Stop switch in 1st position; computer should continue operating.

Transfer Stop Switch

Proper operation of the Transfer Stop switch can be determined by the following procedure:

1. Enter the following routine:

Commands		
+5700011 +5400020		
+5500021 +5600011		

- 2. Place Transfer Stop switch up (on).
- 3. Depress Start 1 button; location counter should read 0001.1.
- 4. Depress Start button; location counter should read 0002.0.
- 5. Depress Start button; location counter should read 0002.1.
- 6. Depress Start button; location counter should read 0001.1.

Sense Switches B, C, D

Correct operation in both obeying and ignoring the settings of Sense Switches B, C, and D can be determined with the routine and procedures given below (the routine is changed as indicated according to the switch being tested; the procedures remain the same, however, except as stated):

1. Enter one of the following routines, according to the switch being tested (memory locations are the same for each routine):

Location	Commands Switch B	Commands Switch C	Commands Switch D
0001.0	+5400051 +7700051	+5500051 +7700051	+5600051 +7700051
0002.0	+7700000 +5400040	+7700000 +5500040	+7700000 +5600040
0003.0	+7700040 +7700000	+7700040 +7700000	+7700040 +7700000
0004.0	+5400010 +7700010	+5500010 +7700010	+5600010 +7700010
0005.0	+7700000 +5400021	+7700000 +5500021	+7700000 +5600021
0006.0	+7700021 -0000000	+7700021 -0000000	+7700021 -0000000

2. Place Sense Switch B (C or D) up (tests if sense switch transfer instruction is ignored).

3. Place Operation switch in Continuous position.

4. Depress Start 1 button (computer should halt).

5. Read location counter and C register (readouts should be as follows):

Location	C Register	C Register	C Register
<u>Counter</u>	Switch B	Switch C	Switch D
0005.1	+54000511,7700051	+550005117700051	+560005117700051

6. Depress Start button; when computer halts, read out location counter and C register (readouts should be as follows):

Location	C Register	C Register	C Register
Counter	Switch B	Switch C	Switch D
0002.1	+77000210000000	+770002100000000	+77000210000000

7. Start button; when computer halts, read out location counter and C register (readouts should be as follows):

Location	C Register	C Register	C Register
Counter	Switch B	Switch C	Switch D
0004.0	+770004017700000	+770004017700000	+770004017700000

8. Depress Start button; when computer halts, read out location counter and C register (readouts should be as follows):

Location	C Register	C Register	C Register
Counter	Switch B	Switch C	Switch D
0001.0	+540001017700010	+550001017700010	+560001017700010

9. Place Sense Switch B (C or D) down (tests if sense switch transfer instruction is followed).

10. Depress Start 1 button; routine should run continuously, after it has run for a couple of minutes, depress Stop button.

11. Place Transfer Stop switch up (on).

12. Depress Start 1 button; when computer halts, read out location counter and X register (readouts should be as follows):

Location	X Register	X Register	X Register
Counter	Switch B	Switch C	Switch D

13. Set location counter to 0002.1.

14. Depress Start button; when computer halts, read out location counter and X register (readouts should be as follows):

Location	X Register	X Register	X Register
Counter	Switch B	_Switch C	Switch D
0004.0	+000000000000021	+000000000000021	+00000000000021

Typewriter-Actuated Control and Indicators

Most control operations carried on from the control console can also be conducted from the typewriter. The console indicators, however, provide the indication of the control activities performed from the typewriter and the internal computer operations. Proper operation of the typewriter as a control unit as well as correct indication by the console neons can be ascertained by performing the following check procedures:

Turn Compute-Manual switch on punch control panel to Computer position, then depress Fill lever on typewriter; Fill Source neon on control console should extinguish.

Depress Letters key and L key on typewriter; Location neon on control console should light (the Location neon should remain lighted when the Figures key and numeral keys on the typewriter selecting a location are depressed).

Depress Return key on typewriter (this sets the location counter); the Location Counter lights should remain lighted.

Depress Letters key and C key on typewriter; Command neon on control should light (the Command neon should remain lighted when the Figures number keys representing a pair of commands, and the Return keys are depressed; the Location Counter neons should step up to show the next location).

Depress the Letters key and N key; Number neon on control console should light (the Number neon should remain lighted when the Figures, plus, number keys representing a number, decimal point, and the Return keys on the typewriter are depressed; the Location Counter neons should step up to the next location when the decimal point and Return keys are depressed during mixed number input and when the Return key is depressed on integer or fraction input).

If a routine is stored in the computer, set the Location Counter to the location at which the routine begins and depress the S key on the typewriter; the Compute neon on the control console should light and remain so until the computer stops or is halted. To stop computation manually from the typewriter, depress the H key; the Compute neon on the control console should extinguish.

INPUT-OUTPUT UNITS

Typewriter

When checking or troubleshooting the typewriter, proper functioning of controls should be determined before attempting to locate the cause of incorrect operation, unless the area of malfunction is definitely established from a report of the difficulty.

Proper functioning of the various typewriter controls can be readily checked by operating them and observing the corresponding action. All controls and their functions are given in the Input-Output Service Manual; observing the performance of the functions will serve as a satisfactory preliminary check on operation of the controls and usually isolate the malfunction. More extensive checking, however, may be necessary on such malfunctions as weak impression, improper tab operation or carriage action, and main power faults. Weak impression may also be caused by weak drive output in the decoder and mechanical drive units, in which case all circuits and components associated with typing under computer control may require checking. Improper tab operation or carriage return may require checking the circuits carrying the signals from the computer, signal decoding, and the mechanical action involved in tab and carriage return operations. A routine to test typing with tab operation under computer control is given in the Test Routine Section. Main power faults will necessitate testing of the power supply circuits for faulty connections and components.

Incorrect entry and recording of information, or non-entry and non-recording, can usually be traced to malfunctions in the coder or decoder assemblies, respectively. The source of the trouble may, however, also be located in the power assembly supplying mechanical drive to the coder and decoder or in the circuitry transmitting the signals to and from the computer. Procedures for isolating these malfunctions are given in the Input-Output Service Manual.

Preliminary checking of the typewriter for correct entry of information into the computer involves principally a comparison of the characters recorded from the computer with those entered. This can be accomplished by running the test routine given in Section . Correct entry of numbers in command and number formats can also be verified by displaying the contents of a memory location into which this information has been entered from the typewriter. Proper input of alphanumeric characters can be verified by entering the information and then recording it with the typewriter or punch under computer control, or by entering information in a specific sequence and then reading it out in command format. A procedure for manually entering alphanumeric characters from the typewriter and reading them out in command format on the visual readout is outlined below. A routine for testing alphanumeric input from the typewriter under computer control is given in Section Before checking for accuracy of input, proper operation of the typewriter in the various input modes should be confirmed by performing the steps outlined under Typewriter Actuated Indications and Control.

Depress Fill key on typewriter, then the characters L 00100, followed by Carriage Return.

Depress the following keys in the sequence indicated:

RYRYRYRY	Carriage Return
01234567	Carriage Return
89ZAMXLC	Carriage Return
NSHDFGKV	Carriage Return

Read out the following memory locations on the visual readout, using the Command readout button (the display should read as indicated):

Location	Information Displayed
0010.0	-525252 1 0 525252 1
0011.0	+327460 1 0 520523 1
0012.0	-330421 1 1
0013.0	-605504 1 0 672377 0

Initial checkout of the typewriter for correct recording of output consists mainly of comparing the information transmitted from the computer with that typed or typewriter action performed. This is most easily accomplished with test routines in which the output as it should be recorded is known. These test routines are given in the Test Routine Section. Correct output can also be checked by entering information in a specific memory location and then entering and executing one of the Type commands. These diagnostic checks are especially useful when the source of the malfunction is in the computer output circuitry rather than the typewriter. Malfunctions of incorrect decoding and recording by the typewriter are usually detected by the echo-checking circuits. These circuits verify the output with the signals sent from the computer. Any discrepancy causes the computer and typewriter to halt and the Output Error indicator on the control console to light. The character recorded incorrectly can be determined by comparing its configuration with that displayed by the output register indicator on the punch. Output errors can be isolated by troubleshooting computer and typewriter circuits and components associated with this function.

Console Keyboard and Visual Readout

Console Keyboard

Should preliminary checkout of the various control console indicators and controls indicate a malfunction in the keyboard, the fault can be further isolated by the following procedure:

1. Enter the following routine from the console keyboard (correct entry of each pair of commands can be verified by reading out the Accumulator before depressing the Enter button and the memory location into which it was placed after depressing the Enter button):

Location	Commands
0001.0	+3600050 +7700020
0002.0	+3600060 +7700030
0003.0	+3600070 +7700040
0004.0	+3600100 +7700010

2. Enter the following numbers in Number Fill mode (correct keying of numbers can be verified by observing display on visual readout before depressing Clear or Enter button):

Location	Numbers	
0005.0	+8192	Depress Clear button
0006.0	-00048828125	Depress Enter button
0007.0	+15722656250	Depress Enter button
0010.0	-590864	Depress Enter button

3. Depress Start 1 button.

4. Read-out location 0002.0; display should be +00 00000 0 01 00000 (in command format).

5. Depress Start button.

6. Read out location 0003.0; display (in command format) should be -00 02000 0 00 00000.

7. Depress Start button.

8. Read out location 0004.0, display (in command format) should be +12 04000 0 00 00000.

9. Depress Start button.

10. Read out location 0001.0; display (in command format) should be 00 00000 1 10 10100.

(The routine should repeat if the Start button continues to be depressed).

Visual Readout

If the control console checkout procedures indicate a malfunction in the visual readout, the fault can be further isolated by running the NIXIE Tube Test routine given in the Test Routine section. This test should define the tube assembly or its associated circuitry causing the difficulty. The exact source of the malfunction can then be determined by examining the circuit connections and components used by the malfunctioning tube assembly. Neon indicator faults can be readily traced by examining these circuits. If a fault within the computer appears to be the cause of the malfunction, it can be confirmed by entering known information into a specific memory location and then reading it out on both the visual readout and typewriter or punch.

Photoelectric Paper Tape Reader

Unless a malfunction in the paper tape reader is definitely known from an explanation of the trouble, it is often to advantage to first check the d-c voltages, then the controls and mechanical operation. Application of power to the reader upon turning on the Power On-Off circuit breaker and Motor switches can usually be checked simply by observing if the capstan rotates. If the capstan is not rotating, the trouble can be isolated by checking for circuit continuity. If the capstan rotates, and d-c voltages are correct, the exciter lamps and the photodiode window on the reader head should be checked to determine that the lamps are not blackened or burned out and that the window is clean. Also check the AGC board signals and adjustments. Proper functioning of the remaining switches and indicators can be determined with the following procedures:

Fill Button and Indicator

Insert any program tape into reader and depress Fill button. If tape fails to pass through reader head, check idler roller for extreme wear, switch and circuits for faulty connections and components, and insufficient pressure against capstan drum. The Fill indicator should light upon depressing the Fill button and extinguish when tape movement stops.

Verify Button and Indicator

Enter any program tape through reader, then re-enter same tape but by depressing Verify instead of Fill button. If tape fails to pass through reader, check switch and circuits for faulty connections and components. The Verify indicator should light upon depressing the Verify button and extinguish when tape movement stops.

Stop Switch

Enter any program tape through reader; before tape reaches end depress Stop switch. If tape fails to halt, check switch and circuit connections and control components.

Tape Advance Switch

Insert endless program tape in reader and depress Fill switch. After a short length of tape has passed through the reader, depress Stop switch, then the Tape Advance switch. If the tape fails to start at any point other than the beginning of the tape and to stop at slit at starting point, check switch and circuits for faulty connections and components.

Mechanical actions of the tape reader requiring checkout are usually indicated by faulty feeding of tape past the reader head. Indications include tape slippage on starting tape movement and excessive tape movement after a stop has been initiated. Cause of excessive tape slippage on starting can be determined by checking the idler roller for excessive wear, the solenoid engaging the idler roller for malfunction, the tape pressure spring for weakness, and the movement of the locking handle for faulty closing. If the tape only accelerates slowly, the drive belt between motor and capstan should be checked for slippage. Excessive tape movement after a stop has been given can be diagnosed by checking the solenoid engaging the idler roller for abnormal delay in action, and the brake for faulty braking action.

Incorrect reading by the tape reader can best be confirmed and the cause isolated by running test routines. The routines testing operation and correct reading of the tape reader are given in the Test Routine section. Correct reading may also be ascertained by entering a tape of known content, then displaying the contents of the memory locations into which the information was entered and comparing the readout with the information in the tape. If recording in memory is faulty, one work at a time may be entered and displayed in the accumulator.

Paper Tape Punch

Most punch malfunctions are attributable to failures of mechanical parts or wear to a degree requiring readjustment. But unless these conditions are definitely known to be the cause of the malfunction, it is advisable to first check the controls and test-run a tape to note any improper operation.

Proper application of power to the punch upon turning on the Power On-Off circuit breaker and Motor switches can be readily ascertained. If the punch remains inoperative, checking the power supply circuits will locate the fault. Proper functioning of the other switches and indicators can be determined by following the procedures given below:

Computer-Manual Punch Switch

In Computer position, place information in memory, then attempt to punch it into a blank tape with any of the Punch instructions. To test Manual position, strike a key on the typewriter. Though failure of the punch to respond in either instance may be caused by a malfunction elsewhere, the switch circuits should be tested before conducting other checkout or troubleshooting procedures. (See also Punch-External Switch below.)

Punch-External Switch

Unless the system includes a plotter or other external output device, only the Punch position need be checked. This switch should be in the Punch position when the Computer-Manual Punch Switch is tested Because failure of the punch to operate may be caused by malfunction in either switch, the Punch position should be tested simultaneously with the two positions of the Computer-Manual Punch switch.

Tape Advance Switch

Place a section of blank tape in punch and depress Tape Advance button. If tape fails to advance, check connections and circuits associated with tape advance process.

Output Register Indicator

Because this indicator must always display the correct code transmitted from the computer to an output unit, it should be checked frequently to assure correct functioning. To test the indicator, enter a program which will transmit a series of the same character to the punch at a time, the first series consisting of a character with a hole punched in only one channel, the second series of a character punching in only another channel, and continuing until a series has been punched in all channels. (This procedure may be repeated, if desired, with a program containing series of characters punching in combinations of channels.) Observe the output register indicator while the punch is recording, if further checking is necessary to determine correct output, visually inspect tape punched. If the indicator malfunctions, inspect neons, connections, and circuits to output register. If further checking is necessary, use the System Tester to monitor the output register.

Tape punch mechanical malfunctions are usually due to misadjustment caused by usage and consequent wear and misalignment. Procedures for disassembly and adjustment are given in the Input-Output Service Manual. Indications of maladjustment include improper tape feeding, poor quality punching, and double punching. A test to confirm existence of double punching is given in the test routines. Incorrect punching, if not definitely known, can best be detected and the cause located by running the test routines presented in the Test Routine section. Malfunctions can be further isolated and the cause determined by checking circuits and components; procedures for accomplishing this are given in the Input-Output manual.

TAPE PREPARATION PROCESS

With Computer Off

Determining correct operation of the typewriter and tape punch as a tape preparation system can be accomplished with the following procedure:

1. Turn on power at desk circuit breaker switch, typewriter, and tape punch.

2. Place blank tape in punch and turn Compute-Manual switch to Manual position.

3. Depress each typewriter character and function key having a teletype code equivalent in Letters Shift and Figure Shift modes (any sequence of key depression is satisfactory but one should be selected that will permit easy comparison between character typed and punched).

4. Visually inspect tape to determine if character configurations punched correspond to character typed and if configuration punched is legitimate code.

If the test above indicates a malfunction, the source can be isolated by following the checkout and troubleshooting procedures for each unit and by checking the connections, circuits, and components associated with the tape preparation process.

With Computer Operating

Proper functioning of the typewriter and tape punch in tape preparation while the computer is operating can be determined with the following procedure (perform check with computer off as given above before testing with computer operating):

1. Enter any routine that will operate in a loop and start computer.

2. After computer has operated for a few seconds, depress Stop button.

3. Turn Compute-Manual switch on tape punch to Manual position.

4. Depress Start button on computer.

5. Turn Power switch on punch to on.

6. Depress Tape Advance button on punch and hold for a few seconds (computer operation should not be affected).

7. Depress following keys on typewriter in succession: FIGS 1 2 3 4 5 6 7 8 9 0 - s \$! & HALT '() + / :; ?, . LINEFEED BLANK TAB RETURN (computer operation should not be affected).

8. Depress Letters Shift key followed by keys listed in Step 7 except FIGS (computer operation should not be affected).

9. Turn Punch-External switch to External position.

10. Depress typewriter keys as in Steps 7 and 8 (punch should not operate and computer operation should not be affected.

If computer operation should be affected, check circuits from typewriter to computer for wrong or faulty connections and malfunctions.

295

TEST ROUTINES

The test routines are a quick, effective means of determining proper operation of all or a part of a computing system. Frequently, it also can aid materially in locating a malfunction, particularly when the routine provides indication of the area of malfunction or records information which can be compared with known, correct results.

Most test routines check only a portion of a system. This is because (1) a routine testing operation of a system completely would require considerable time to run and (2) usually the unit at fault is known. Thus, while a few routines check the system extensively, the majority test one unit such as the memory or several units in combination such as the typewriter and tape punch.

Selecting the most appropriate routine to locate a malfunction requires a complete understanding of the theory of operation of the system. For example, if the punch records the wrong character the error could be caused by faulty execution of the Punch Character command rather than the punch recording incorrectly. Consequently the Type Character, Type/Punch Character, and Punch Character test routines might locate the difficulty more quickly than the Input-Output and Memory Test routine.

Interpreting a routine halt caused by a computer malfunction necessitates detailed knowledge of the system logic. When the logic is understood, the malfunction can usually be readily isolated to a particular circuit or component, particularly if the System tester is used in conjunction with the test routine to check the flip-flops and gates involved in the halt.

The test routines in this section, together with those among the tests in Section IV, enable a relatively easy check of the entire system both in preventive maintenance and trouble shooting. Test tapes are available for all except the very short routines. These, as well as the long routines if the tape reader is inoperative, can be readily entered from the typewriter or console keyboard. Operating instructions are included with each routine.

COMMAND TEST ROUTINE

Purpose

To check execution of all computer commands under marginal or normal operating conditions. (Operation as described in Steps 1 through 5 below tests all commands except input-output and HTR, TMI, TPL, TOV, TSB, TSC, and TSD; operation as described in Steps 6 through 8 tests the transfer commands mentioned.)

Operating Instructions

1. If routine is to be run under marginal conditions, connect System Tester and set marginal test switch on System Tester to 5; if routine is to be run under normal operating conditions, operate computer without System Tester connected.

2. Enter and verify Command Test routine with tape reader.

3. Place all Sense switches on Control Console in down position.

4. Depress Start 1 button. (Visual readout will display on right side of readout the number of times the routine has run successfully (see comments following 8).

5. After routine has run the desired number of times, depress Stop button.

6. Set location counter to 2077.0

7. Depress Start button. (Routine should halt at location 2101.1 and display +0000000-0000510.)

8. Continue as indicated below:

Operation	Correct Result
Depress Start button	Routine halts at location 2103.1 and displays +0000000-0000530
Depress Start button	Routine halts at location 2104.0 and displays +0000000-0000540
Depress Start button	Routine halts at location 2104.1 and displays +0000000-0000550

5-2

Operation

Depress Start button

Depress Start button

Place Sense Switch B up; depress Start button

Keep Sense Switch B up; depress Start button

Keep Sense Switch B up; depress Start button

Place Sense Switches B and C up; depress Start button

Keep Sense Switches B and C up; depress Start button

Keep Sense Switches B and C up; depress Start button

Place Sense Switches B, C, and D up; depress Start button

Keep Sense Switches B, C, and D up; depress Start button

Keep Sense Switches B, C, and D up; depress Start button

Correct Result

Routine halts at location 2105.0 and displays +0000000-0000560

Routine halts at location 2102.0 and displays +0000000-0000520

Routine halts at location 2103.1 and displays +0000000-0000530

Routine halts at location 2104.1 and displays +0000000-0000550

Routine halts at location 2105.0 and displays +0000000-0000560

Routine halts at location 2101.1 and displays +0000000-0000510

Routine halts at location 2103.1 and displays +0000000-0000530

Routine halts at location 2105.0 and displays +0000000-0000560

Routine halts at location 2102.0 and displays +0000000-0000520

Routine halts at location 2103.1 and displays +0000000-0000530

Routine halts at location 2101.1 and displays +0000000-0000510

COMMENTS

If the routine halts, the location counter will be reset to the location from which the transfer command came. The command on which the malfunction occurred will be found two locations prior to that indicated; this command can be displayed on the visual readout by selecting the proper location with the rotary selector switches and depressing the command readout button. This routine can be used in its entirety or in two separate portions: Steps 1, 2, 3, 6, 7, and 8.

The command test routine printout is shown on the subsequent pages.

		1	
1 00000	+2525250+2525250	1 00/00	
L00000	+2525250+2525250	L00600	+0004220+0305220
1.	+0003000+6004000	1.	+5000620+5702100
2.	+0305000+5000031		
		2.	+0003010+2203000
ર.	+5702100+0003000	2.	+2501220+0205220
3.		3.	+3504230+0305230 +5000650+5702100
	+0103000+6004010	- 4.	+5000550+5702100
5.	+0305010+5000061	F	12001210723025700
2		·	+000+2+0+030 32+0
5.	+5702100+0203000	5.	+0004240+0305240 +5000670+5702100
7.	+6004020+0305020		
100100		7.	TUUUJUIUT2303000
L00100	+5000110+5702100	L00700	+7504250+0305250
1.	+3003000+0403000		· 5000720.5702100
		. š e	+3000 20+3 102100
2.	+3504030+0305030	2.	+0004263+0305260
2.	+5000140+5702100		50007005702100
3.		2.3.4	+7000 40+7102100
4.	+0074040+0305040	4.	+0003200+2503200
5.	+5000160+5702100	÷.	6001070.0205270
· •		2.	+0004210+0303210
ь.	+3003000+0503020	5	+5000770+5702100
7.	+3504050+0305050	, j	
		7.	+0003000+3303000
L00200	+5000210+5702100	L01000	
1.	+3004060+5305060		
	+000+000+03030000	1.	+5001020+5702100
2.	+5000230+5702100	2.	+0003000+4000170
	5102000000000		
3. 4.	+3403050+6603005	3.	+6004310+0305310 +5001050+5702100
4.	+3504070+0305070	4.	+5001050+5702100
5	5000060 5702100		
2•	+500260+5702100	5.	+0003000+4100170
5.	+0004100+0305100	6.	+6004320+0305320 +5001100+5702100
	5000200 5702100		
.7.	+5000300+5702100	7.	+5001100+5/02100
L00300	+3003000+0703170	L01100	+1504330+6004340 +0305340+5001121
	+3504110+0305110	LOTIO	
1.	+5004110+0500110		+0305340+5001121
2.	+5000330+5702100	2.	+5702100+0004330
2	1000112010205120		
· • Ç •	+0004120+0305120	3.	+03053-0+5001141
3. 4.	+5000350+5702100	4.	+0305320+5001141 +570210+3003000 +3504350+4300000 +3504370+0305370
			
5.	+0003000+1103000	5.	+3504350+4300000
6.	+3504130+0305130	5	+350k370+0305370
7	+5000400+5702100		
	+7000407+7702100	7.	
L00400	+6004140+6305140	L01200	
	5000100.5702100	LUILU	
1.	+5000420+5702100	1.	+5001220+5/02100
2.	+0003000+1303000	2.	+0004360+0305360 +5001220+5702100 +0004400+0305400 +5001260+5702100 +4403220+3504410 +0305410+5001301
	+6004150+0305150 +5000450+5702100 +1504160+6004170		
3.	+0004150+0305150	3. 4.	+500 240+5 (02100
4.	+5000450+5702100	П	$\tau v v v r r v v v r v v r v v r v v v v $
<u> </u>	1501150.5001170		
5.	+1504100+0004110	5.	+5001260+5702100
6.	+0004160+0305160 +5000500+5702100 +6004170+0305170	5	11110220122401110
~			
7.	+3000300+3102100	7.	+0305410+5001301
L00500	+0004170+0305170) +5702100+6004420
	E000520 E702100	L01300	
1.	+5000520+5702100	1.	, +Ó305420+5001 321
2.	+0003010+2003000	2	$\pm 5702100\pm 2002000$
~ ~ ~		2 3 4	+5702100+3003000
• ک	+6004200+0305200	<u>ସ</u>	+4500000+3504430
ц.,	+5000550+5702100	ที่	+0305430+5001351
	100000000000000000000000000000000000000	4 ,	
2•	+6003610+2103000	5.	+5702100+0004440
2. 34. 56.	+3504210+0305210	5	+0305440+5001371
	ED00600.5702100		
7.	+5000600+5702100	7	+5702100+6403400
-			

Command Test Routine Printout (Cont)

1.01400	+6503500+0003500	L02200	+6504300+6504400
1.	+0303400+5001421		+6504500+6504600
2.	+5702100+0003510	1. 2. 3.	+6504700+6510500 +6503700+5700010
3.	+6303410+5001441	3.	+6503700+5700010
3.	+5702100+0003520	4	+6667400-0210300
5.	+6303420+5001461	5.	+000000-0000321
5.	+5702100+6003530	5.	+0000000-1161571
7.	+6303430+5001501	7.	-000000-0000000
L01500	+5702100+0003540	L02300	-000000-0000000
-1.	+6303440+5001521	1. 2. 3. 4.	-0000000-0000000
2.	+5702100+0003550	2.	-000000-000000
3.	+0303450+5001541	3.	-000000-000000
4.	+5702100+0003560	4.	-0000000-0000000
5.	+0303460+5001561	5.	-000000-000000
Б.	+5702100+0003570	б.	-000000-000000
L01600	+0303470+5001601	. 7.	-0000000-0000000
L01600	+5702100+6603600	L02400	-000000-0000000
1.	+6703700+0003700	1.	-0000000-0000000
2.	+0303600+5001631	2.	-000000-0000000
3. 4.	+5702100+0003710	3.	-0000000-0000000
4.	+0303610+5001651	4.	-0000000-0000000
5.	+5702100+0003720	5.	-000000-0000000
6.	+0303620+5001671		-0000000-0000000
L01700	+5702100+0003730	7.	-0000000-0000000
L01700	+0303630+5001711	L02500	-000000-0000000
1.	+5702100+0003740	1. 2.	-0000000-0000000
2.	+0303640+5001731	2.	-0000000-0000000
3 • 4	+5702100+0003750	3. 4.	-000000-000000
4.	+0303650+5001751	4.	-0000000-0000000
5.	+5702100+0003760	5.	-0000000-0000000
6.	+0303660+5001771	<u>6</u> .	-0000000-0000000
7. L02000	+5702100+0003770	7. L02600	-0000000-0000000
	+0303670+5002011		-000000-0000000
1.	+5702100+0002040	1.	0000000- -00000 00
2.	+0102050+6002040	2.	-0000000-0000000
2. 3. 4.	+3602040+5702160	3. 4.	~000000-0000000
4.	-000000-000000	••	-0000000-0000000
5.	+0000000-0000010	5.	-0000000-000000 -0000000-0000000
D .	+0000000-0000350 +0000000-0000370		-0000000-0000000
7. LO2100	+0.00000-0000370	7.	-000000-000000
	+1502240+6002250 +4300000+6002260	L02700	-0000000-000000
1.	+1300000+0002200	2	-0000000-000000
2. 3. 4.	+0002250+4202151 +4000010+4100010	1. 2. 3. 4.	-0000000-0000000
.	+4202141+360000	? •	-0000000-0000000
7°	+5300000+7700000	T.	-0000000-0000000
5.	+90030+90000000000000000000000000000000	5.	-0000000-0000000
	+6402300+6504000 +6504100+6504200	7.	-0000000-0000000
7.	10,0110010,01200	1•	

Command Test Routine Printout (Cont)

L03000	+0012250+6567651	L03600	-3134650+3464310
1.	+0000000-0001000	1. 2.	+4642711-4752631
2.	+6010000+3610000	2.	+4565540+6654450
3.	+0000000+5710000	3.	+1233211-3321121
3.	+ 0000010+60000 0	3.	+7533571+3357751
	-000000-000000	5	+1533511+3351151
5.	-0000000-0000000	5.	+6244260-4426620
	-0000000-000000	7	
102170		100700	+7511571+1157751
L03100	-0000000-0000000	L03700	-0000000-00000000
1.	-0000000-0000000	1.	-000000-0000000
2.	-0000000-0000000	1. 2. 3. 4.	-0000000-0000000
3.	-0000000-0000000	3.	-000000-000000
4 .	~000000-000000 0	4.	-000000-000000
5.	-0000000-0000000	5.	-000000-000000
5.	-0000000-0000000	5.	-0000000-0000000
7.	+0010170-0000000	. 7.	-0000000-0000000
L03200	+0000000-1161000	L04000	-000000-000000
1.	-5263431+0370170		-0000000-0000000
2.	+2420000-000000	1. 2.	-0000000-0000000
	+0000000-0000120	2	-0000000-0000000
3.		3. 4.	
4. E	-0000000-0000000		-0000000-0000000
5.	-0000000-0000000	5.	-0000000-0000000
	-0000000-0000000		-0000000-0000000
7.	-0000000-0000000	7 .	-0000000-0000000
L03300	-000000-0000000	L04100	-000000()-0000000
1.	-000000-000000	1. 2.	-000000()-0000000
2.	-000000-000000	2.	-000000()-0000000
3. 4.	~00 000 00~0 00000	3.	-000000()-0000000
4.	000000-000000	3.	-000000()-0000000
5.	-000000-0000000	5.	-000000()-0000000
6.	-0000000-0000000	Б.	-000000()-0000000
	-000000-0000000		-00000000-0000000
7. 103400	+1235210-7325010	L04200	-0000000-0000000
	+4502640+7124761	1.	-00000000-0000000
2.	+7563241+6321761	2.	-0000000-0000000
2	+657/120-57/6210	2	-000000()-0000000
3.	+6574130-5746210 +1524361-3736351 +3514340+5321721 +6401650-7503450 +6324511+6417510	3.	-000000()-0000000
	+172+301-3(303)1		
5.	+3514340+5321721	5.	-000000()-0000000
0.	+6401650-7503450		-000000()-0000000
7 •	+6324511+6417510	7.	-000000()-0000000
L03500	+1/37/10-/3/27010	L04300	-0000000-0000000
1.	+4502640+7124761	1.	-0000000-0000000
2.	17567201126721761	2.	-0000000-00000000000000000000000000000
3.	+6574130-5746210	3.	-0000000)-00000 00
1. 2. 3. 4.	+1524361-3736351	2. 3. 4.	-00000000-00000 00
5.	+3514340+5321721	5.	-000000-0000000
5. 7.	+1505241+0521701 +16574130-5746210 +1524361-3736351 +3514340+5321721 +6401650-7503450 +6324511+6417510	5.	-0000000-0000000
7.	+6324511+6417510	7.	-000000()-0000000
• •		• -	

Command Test Routine Printout (Cont)

L04400	-000000-0000000	1.05200	+0000000-05:4231
1.	-0000000-0000000	1.	+0000000-0614240
2.	-000000-000000	2.	+000000-0614240
	-000000-0000000		+000000-0614231
3. 4.	-000000-0000000	3. 4.	+0010200+2306551
	-000000-0000000		+0000000-0614241
5.	-0000000-0000000	5. 6.	+0000000-0614241
	-000000-00000000	7.	+0001440-000000
7. L04500	-0700000-0000000	L05300	+0012250+555 7651
1.	-000000-0000000	1.	+0000000-0512561
2.	-000000-0000000	2.	+5353571-5400000
3. 4.	-000000-000000	3. 4.	+0000000-0000000
4.	-0000000-0000000	4.	+0000000-0001070
5.	-0000000-0000000	5.	+0012250+6567651
	-000000-0000000		
7. 104600	-000000-000000000000000000000000000000	7. 1051;00	+0000000-0001000
1.	-000000-000000 -000000-0000000	1.05%00	+0012250+6567651 +4400000-0000000
2.	-0000000-0000000	2.	+0000000-000000
	-0000000-00000000		+5125651+3726000
3. 4	-0000000-0000000	3.	+0000000-0000740
5.	-000000-000000		-000000-000000
5.	-000000-000000	5.	-000000-0000000
. 7.	-000000-0000000	7.	+7022440+0374220
L04700	-000000-000000	•	
1.	-000000-0000000		
2.	-000000-0000000	L20770	+3021100+4300000
3. 4.	-000000-0000000	L21000	+3521100+3621100
4.	-000000-000000	1.	+5121200+5221210
5.	-0000000-0000000	2.	+0021120+0121130
	-0000000-0000000	3.	+5321220+54212 30 +5521240+5621250
7.	-0000000-0000000 +0012250+6567651	5.	+5720770-0000000
L05000	+0024521+5357530	• (+)120110-0000000
2.	-0012250+6557651	L21100	+000000-00000000
	-0012250+6567651 +5125651+3724000	1.	-000000-0000000
3. 4.	+0000000-0000741	2.	+7000000-0000000
	+6676471-4340000	3.	+7000000-0000000
5.	-0000000+5707040 -5125651+3724000		
7.	-5125651+3724000	L21200	+3621300+7721011
L05100	+0000000-0000741	1.	+3621310+7721020
1.	+5243261+4000000	2.	+3621320+7721031
2.	+0000000-1161671	7. 1	+3621330+7721040
3 -	+0000011-5321471		+3621340+7721041
2 m 4 m 6	+0000011-5321471 +2321130-5123341 +0000011-5321471	5.	+3621350+7721050
2.	+000011-55214/1	L21300	+0000000-0000510
0. 7	+0000000-0000000 +0000000-0000440		+0000000-0000520
7.		2.	+0000000-000530
		3	+0000000-0000540
		3. 4.	+0000000-000550
		5.	+0000000-0000550
		*	-

TRANSFER COMMANDS TEST ROUTINE

Purpose

To test correct operation of computer in following and ignoring all transfer commands.

Operating Instructions

1. Enter and verify Transfer Commands Test routine with tape reader.

2. Place Operation switch in Continuous position.

3. Place Sense Switch B up and Sense Switches C and D down.

4. Depress Start 3 button (first routine loop stops automatically; loop can be repeated by again depressing Start 3 button - see Comments).

5. Place Sense Switches B, C, and D down.

6. Depress Start button (second routine loop routine runs continuously for a period of time, then automatically enters third routine loop; third loop runs continuously for a period of time, then halts automatically - see Comments).

7. Place Sense Switches B, C, and D up.

8. Depress Start button (fourth routine loop runs continuously for a period of time, then automatically enters fifth routine loop; after routine has run in fifth loop for a short while, halt computer by depressing Stop button - see Comments).

Comments

First routine loop tests the HTR command; computer should halt at location 0003.0 and display seven decimal points on visual readout; error in operation is indicated by display on visual readout of +0000000-0000040 or any operating sequence other than as specified.

Second routine loop tests TRA command; visual readout display should continuously change, starting at +400000-0000000 and counting down to +0010000-0000000; error is indicated by any operating sequence other than as specified or any of the halts and displays as given below:

7
000141
000151
000200
000230

Third Routine Loop Tests The Following:

Transfer on TSB, TSC, TSD with sense switches in down position. Transfer on TMI with a negative number in the accumulator. Transfer ignored on TPL with a negative number in the accumulator Transfer ignored on TOV. Transfer to Trapping Mode on a negative command.

Visual readout display should continuously change, starting at -4000000-0000000 and counting down to -0010000-0000000; after displaying last number computer should halt at location 0041.0; error is indicated by any operating sequence other than as specified or any of the halts and displays as given below:

Halt at Location	Display	Significance
0027.1	+0001000+7700271	Ignoring TSB command instead of executing it
0031.0	+0001000+7700310	Ignoring TSC command instead of executing it
0032.1	+0001000+7700321	Ignoring TSD command instead of executing it
0036.1	+0001000+7700361	Ignoring TMI command instead of executing it
0035.1	+0001000+7700351	Executing TPL command instead of ignoring it
0035.0	+0001000+7700350	Executing TOV command instead of ignoring it
0026.1	+0000000-0000261	Ignoring negative sign of command instead of entering Trapping Mode

Fourth Routine Loop Tests The Following:

Ignoring TSB, TSC, TSD with sense switches in up position. Ignoring TMI and TZE with a positive, non-zero number inaccumulator

Transfer on TPL with a positive, non-zero number in accumulator.

Visual readout display should continuously change, starting at -0000000-0000000 and counting to +7770000-0000000; after displaying last number, computer should automatically enter fifth routine loop; error is indicated by any operating sequence other than as specified or any of the halts and displays as given below:

Halt at Location	Display	Significance
0041.0	+0001000+7700410	Executing TSB command instead of ignoring it
0041.1	+0001000+7700411	Executing TSC command instead of ignoring it
0042.0	+0001000+7700420	Executing TSD command instead of ignoring it
0043.0	+0001000+7700430	Executing TMI command instead of ignoring it
0045.0	+0001000+7700450	Executing TZE command instead of ignoring it
0045.1	+0001000+7700451	Ignoring TPL command instead of executing it

Fifth Routine Loop Tests The Following:

Transfer on TOV when overflow occurs. Transfer on TZE with a zero in the accumulator.

Overflow error indicator on control console should flash on and off; visual readout should display a positive zero; error is indicated by any operating sequence other than as specified or any of the halts and displays as given below:

Halt at Location	Display	Significance
0051.0	+0001000+7700510	Ignoring TOV command instead of executing it
0053.1	+0001000+7700531	Ignoring TZE command instead of executing it

L00000 1. 2. 3.	+1501000+4200071 +0300600+5000060 +3600070+5700070 +5400100+3600611 +7700030+3600620 +7700030+7700030
3. 5. 6. 7. L00100	
1. 2. 3.	+0001000+7700000 +0000650+6001010 +0001010+5700130 +3600720+7700111 +1501000+0100640 +4200151+3601010
5. 6. 7. L00200	+0001000+5700171 +3600730+7700151 +7700151+0300630 +5700211+3600740 +7700200+6001010
5. L00200 1. 2. 3. 4. 5.	+5700110+3600750
5. 7. LOO300 1. 2.	+7700230+000000 -000000-000000 +0200650-3600600 +5700260+5400310 +1501000+5700001 +5500321+1501000 +5700001+5500340
34 540	+1501000+5700001 +3601000+5100630 +5300000+5200000 +5000401+5100261
7. L00400 1. 2. 3.	+1501000+5700001 +7700371+7700410 +5400000+5500000 +5600000+0100630 +5300471+5100000
2. 3. 4. 5. 7.	+500000+0100830 +5300471+5100000 +5001030+3601030 +5000000+5200410 +1501000+5700001 -0000000+0000760

L00500	+0100650+0100650
1.	+5300521+1501000
2.	+5700001+6001040
	+3601040+5000500
3.	
4.	+1501000+5700001
5.	-000000-000000
6.	-0000000-0000000
.7.	-000000-000000
L00600	+0000000-0000261
1.	+6314630-6317000
2.	+0000000-0000040
3.	+0010000-0000000
4.	+0000000-000060
5.	+4000000-0000000
5.	-000000-0000000
7.	-000000-000000
L00700	-000000-000000
1.	-000000-0000000
2.	+0000000-0000111
	+0000000-0000151
3.	
	+000000-0000200
5.	+0000000-0000230
	+000000-000000
7.	-000000-0000000

X

508-T-6

307

GENERAL MACHINE TEST ROUTINE I

PURPOSE

To test for proper execution of miscellaneous commands in RECOMP II instruction repertoire, particularly the logic commands.

OPERATING INSTRUCTIONS

1. Enter and verify General Machine Test Routine 1 with tape reader.

2. Prepare typewriter for operation.

3. Depress Start 3 button (computer should operate about ten minutes, then halt at location 0004.0 - see Comments).

4. When last display is observed, depress Stop button on control console.

COMMENTS

Following numbers should be displayed in order as computer executes program:

```
+2525250+2525250
-0025250-0025250
+0000000-0000000
+0000000-0001650
+2525250+2525250
+2525250+2525240
+2525250+2525200
etc, losing one bit at a time and ending at
+0000000-0000000
```

Error is indicated by typeout of first location of the test which failed or any operating sequence other than as specified.

The General Machine Test Routine I Printout is shown on the subsequent pages.

32 pages

1 00000	1502770.2202700	100600	1000000.6000700
L00000	+1503770+3303700	L00600	+4000000+6402700
1.	+0303710+5200031	1.	+0077600+0302700
2.	+0103710+5703000	2.	+5000630-3000000
3.	+5700040+7700031	3. 4.	+0000610+0100730
4.	+0002700+6004000	4.	+6000610+0300740
5.	+0004000+6004010	5.	+5100610+4000000
6.	+4000000+0304010	6.	+0000750+6000610
7.	+4000000+3604010	7•	+6504000+6404000
L00100	+5000110-3000000	L00700	+0000670+0100760
1.	+0000050+0100150	1.	+6000670+0300770
2.	+6000050+4200061	2.	+5100610+5701000
3.	+4200071+0300160	3. 4.	+0000010-0000010
4.	+5100050+5700200	ч.	+0077700-0000000
5.	+0000010-0000010	5.	+0077600+0302700
5.	+0004771-0000000	5.	+0000100-0000100
7.	-0000000-0000000	7.	+6512000-0000000
L00200	+0002700+6004000	L01000	+4000000+6602700
1.	+0004000+1504010	1.	+0077700+0302700
2.	+1500330+0304010	2.	+5001030-3000000
	+5000241-3000000	3	+0001010+0101130
3. 4.	+4000000+3604010	3. 4.	+6001010+0301140
	+0000210+0100310	5.	+5101010+4000000
5.	+6000210+4200221	5.	+0001150+6001010
7.	+4200241+0300320	7.	+6704000+6604000
L00300	+5100210+5700400	L01100	+0001070+0101160
1.	+0000010-0000010	1.	+6001070+0301170
2.	+0004770-0000000	2.	+5101010+5701200
3.	-000000-0000000	2	+0000010-0000010
3. 4.	-0000000-0000000	3. 4.	+0100000-0000000
	-0000000-0000000		+0077700+0302700
5.	-0000000-0000000	5.	+0000100-0000100
. 7.	-0077771-0077771		+6712000-0000000
L00400	+3300360+6004000	7.	
1.	+0000400+0100550	L01200	+3002700+3504000 +3004000+0302700
2.	+4200401+0300570	1.	
2.	+5100400+0002700	2.	+5001230-3000000
3.	+2200270+6002100	3.	+4300000+0302710
	+3300370+6004000 +0004000+4204011		+5001250-3000000
5.	+0004000+4204011	5.	+0001210+0101300
	+4204010+0304011		+6001210+0301310
7.	+5000500-3000000		+5101210+5701400
L00500	+3604010+0000460	L01300	+0000020-0000000
1.	+4200450+0100550	1.	+3004770-0000000
2.	+6000460+4200500	2. 3. 4.	
3.	+4200451+0300560	ي ٠	-000000-0000000
. 4 •	+5100450+5700600	4.	-0000000-0000000
5.		5.	-000000-0000000
	+4204770-0000000		-000000-0000000
7.	+3300370+6004770	7.	-000000-0000000

General Machine Test Routine I Printout (Cont)


·L01400	+3002700+4300000	L02200	+0002700+3302420
1.	+4300000+0302700	1.	+6004000+0002700
2.	+5001430-3000000		+4000010+4100010
2	+4300000+0302710	2. 3. 50	+0304000+5002241
3.	++500000+0502710	л• Д	-3000000+3604000
T •	+5001450-3000000 +6004000+3604000	т. Б	-30000+300+000
5.		2.	+0002400+0302430 +6002400+5202211
9 •	+0001510+0301520 +6001510+5201400		+0002400+3202211 +0002410+6002400
		7.	
L01500	+0001520+5701650	L02300	+0002220+0102440
1. 2. 3. 4.	+7700000-0000000	1.	+6002220+6002340
2.	+0100000-0000000	2.	+0302450+5202500
۲ ۰	-000000-0000000	2. 3.	+0002420+4000000
4.	-0000000-0000000	₩ •	+4000010+4100010
5.	-0000000-0000000	5.	+6002420+5702200
	-000000-0000000		-000000-000000
L01600	-000000-0000000	7.	-0000000-0000000
	+1577700+6004000	L02400	+7700000-0000000
1.	+0301660+5001621	1.	+7700000-0000000
2. 3. 4.	-3000000+3604000	2. 3. 4.	+7777771+7777770
3.	+0001670+0301700	3.	+0100000-0000000
4.	+6001670+4000000	4.	+0000010-0000010
5.	+5201600+5702000	5.	+4000540-0000000
6.	+0000000-0001650		-0000000-0000000
7.	+7700000-0000000	7.	-000000-0000000
L01700	+0100000-0000000	L02500	+3002700+4500000
1.	-000000-0000000	1.	+3504000+4000010
2. 3. 4.	-0000000-0000000	2.	+4500000+4300000
3.	-000000-0000000	3.	+0304010+0102650
4.	-0000000-0000000	4.	+5002550-300000
5.	-0000000-0000000	5.	+4300000+0304000
6.	-000000-0000000	- 6 .	+4000000+4000010
7.	-000000-000000	.7.	+5002600-3000000
L02000	+0002070+3302700	L02600	+0002510+0102660
1.	+3302700+0302700	1.	+6002510+4202561
2.	+5002030-3000000	2.	+4000010+4202651
3.	+3302700+5002041	3.	+4100010+03026 70
4.	-300000+0002100	ч	+5102500+7700040
	+0302110+6002100	5.	+000000-000000
5.	+5202000+5702200	5.	+0000000-0000010
7.	+777771+7777771	7.	+3504000+4000470
L02100	+770000-000000	L02700	+2525250+2525250
1.	+010000-00000000000	1.	+2525250+2525250
2.	-000000-0000000	2.	+2525250+2525250
3.	-000000-000000	3.	+2525250+2525250
4.	-000000-0000000	2. 3. 4.	+2525250+2525250
5	-000000-0000000	5	+2525250+2525250
2. 3. 4. 5.	-0000000-000000	5. 6.	+2525250+2525250
7.	-0000000-0000000	7.	+2525250+2525250
. I ∎		I • 1	

General Machine Test Routine I Printout (Cont)

L03000	+4000030+0103720	L03600	+000001+7777771
LUJUUU	1120201110002720		+0000001+7777771
	+4203041+0003730	1.	+000000-000001
2.	+5703200+7200060	2.	+6004100+0077620
3.	+7200140+7200040	3. 4.	+6004110+0077630
4.	+4000000+0000000	4.	+6004120+0077640
5.	+5703200+0003040	5.	+6004130+0077650
5.	+0103740+4203041	5.	+6004140+0077660
7.	+3303740+5003101	7.	+6004150+0077670
L03100	+5703041+0003750	L03700	+0000000-0077600
1	+5702200+7200160		
	+5703200+7200160		+000000-0002410
2.	+7200040+0003041	2.	+000000-0013000
3.	+400000+0103760	3.	-0370250-5302420
4.	+4203151+4000000	4.	+000000-0000010
5.	+40000000+1213361	5. 6.	-0200221+0044540
5.	+7703160-0000000	б.	+0000000-0000261
7.	+7703160-0000000	7.	-0200221+0044540
L03200	+1503770+0103610	1.	
	+4203321+0003770		
2.			
2.	+4000120+4100010		
3.	+4203250+3303600		
4.	+4100050+4000000		
5.	+7200040+5003261		
6.	+5703230+0003770		
7.	+4100010+4203311		
L03300	+4100170+4203310	L13000	-0054140-2000000
1.	+7202221+7211300		-000000-0000000
2,	+4000000+5703111	2.	-0050761-2054140
້ວ້			
3.	+6003210+6403021	3 • 4	
4.	+0003330+0103430	4.	-0054011-2000000
5.	+6003330+5703111	5.	-000000-0000000
6.	+3677600+7703000	6.	-2164110+5547620
. 7•	+3677600+7703021	7.	-0163310-200000
L03400	+0000010-0000010	L13100	-0164170+5547620
1.	+0077071-0077071	- 1.	-0163370-2000000
2.	+0000010-000000	2.	-0151300-2000000
3.	+0000000-0000010		-000000-0000000
3. 4.		3.	
7. E	+6004160+5703171	4 •	-0350650-2000000
5.	+3677610+7703060	5.	-0000000-0000000
	+3604200+7703000		-0050761-2017270
	+0077610+5777610	7.	-0240660+5011000
L03500	+907,7071-0077971	L13200	-0017300-2000000
1.	+6004100+0077620	1.	-000000-0000000
2.	+6004110+0077630	2.	-0032421+5547620
2. 3. 4.	+6004120+0077640	2	-0034421-2000000
4]	+6004130+0077650	3. 4.	-0153160-2000000
5	+6004140+0077660	ς Γ	-0000000-0000000
5.	+6004150+0077670	5.	-0000000-0000000
7.	+6004160+5703171	7.	-000000-0000000

311

General Machine Test Routine I Printout (Cont)



GENERAL MACHINE TEST II

Purpose

To test for proper operation of all arithmetical commands.

Operating Instructions

Explanations of the arithmetic routines located in the memory are discussed in the following table.

GENERAL MACHINE TEST II

Sense Switch	Remarks
В	Up; display.
В	Down; type.
С	Up; leapfrog.
С	Down; New constants after running 12 tests.
Location	Remarks
00000	Beginning of type-out linkage.
00010	Initializing: depress START 1.
00020	Type-out linkage.
through	
00070	
00200	Pseudo-random constants generator:
	Constants are generated by routine in location
	0034-0045, and modified and stored by location
	0012-0031, given proper format to prevent over-
	flow, i.e., constants used in square root tests are positive.
00320	If SENSE switch "B" is down, constants will be
00320	typed out. (L00331 is exit.)
00340	Constants generator: constants are stored as
	follows:
	Fixed point, for tests other than square root (test 8),
	L7770 and 7771 (i.e. two constants).

	Floating point, except square root: L7772 and 7773 (mantissa and exponent, first constant); L7774 and 7775 (mantissa and exponent, second constant).
	Square root, always positive. Fixed point, L7654;
00460	floating point, L7655 and 7656. Types out constants in command format and
through	initializes the alphanumeric type-out loop for
00570	labeling constants.
and	
00740	
through	
00760	DCD labels used to identify to staring ender the set
00600 through	BCD labels used to identify tests in error type-out or display.
00730	of display.
01000	Test 1: Note that tests are "leapfrogged" through
through	the memory, so that this test will subsequently be
01070	located at location 02000, 03000, 04000, etc, to
	74000, afterwhich it will be returned to 01000.
01100	Test 2: Also note that in all fixed point tests the
through 01170	accumulator should contain a + or - zero immediately before the command " +5077000." If not, the pro-
01110	gram jumps to 77030 and types or displays the
	error.
01200	Test 3
through	
01270	
01300 through	Test 4
through 01370	
01400	Test 5
through	
01470	
01500	Test 6
through	
01570	
01600	Instruction beginning at L76520 will cause a jump to Test 7, which begins at sector 00 of the next channel.
01610	Contains labels to be typed out in alpha for the
through	constants generator routine.
01760	

Test 9. Tests 9 through 12 are floating point tests. In these cases it is possible to obtain a "1" in bit position 1, instead of a zero, due to normalization of round-off. If this occurs, the program will test the mantissa; anything but a normalized "1" will cause indication of a mantissa error. If it is a normalized "1," the exponent will be tested. It should differ from the exponent of the first floating point constant by exactly 45_8 or 37_{10} as a result of denormalization and normalization. Different values will cause the indication of floating point exponent errors. Test 10

Test 12

Test 11

Test 7

Test 8

Jump to L7600, which links to the constants generator when SENSE switch "C" is down and to the leapfrog loop when that switch is up. If "C" is up, jump to constants generator. If not, continue through leapfrog.

76000

This page intentionally left blank

General Machine Test Routine II Printout

001101 de .			
L00000	+1577670+5700020	L00600	+5241571+0000000
Lunn			
1.	+5700111-0000000	1.	
2,	+6577600+6400000	2.	+5242571+000000 +5243571+000000 +5244571+0000000
3.	+5777631+4277651	3.	+5244571+0000000
4.	+3300050+5077651	3.	+5245571+0000000
5	+4277660+0000001	5	+5246571+0000000
<u>z</u> •		5.	152)17571.000000
0.	+4000240+4277261		+5247571+0000000
7.	+0077650+5777240	7.	+5250571+0000000
L 0010 0	+3377540+0376710	L00700	+5251571+000000
1.	+4200331+5700340	1.	+5020571+0000000
2.	+6077700+5700340	2. 3. 4.	+5021571+0000000
2	+6077710-0177700	2	+5022571+000000
	+6077710+0177700	.	+5022571+0000000
4.	+5300150+5700160	4.	-3001710+1276550
5.	+0377710+6077710	5.	-3001730+1276560
6.	+5700340+4500000	6.	+7200370+5700330
7.	+6077720+5700340	7.	+0000000-000000
L00200	+3376640+6077730	L01000	+0077700+0177710
		_	
	+5700340+4500000	1.	+0377710+0377700
2.	+60777,40+5700340	2.	+5077000+6077600
3.	+3376640+6077750	3. 4.	+0000600+5777030
Ц.	~5 700 340+60 7 6540	Ľ,	+0010000+Ó010000
5	+5200261+0276540	5	+0010000+0010000
z°		5° 6.	
Q .	+6076540+5700340		+0000600+5777030
7:	+6076550+5200310		+0000600+5777030
L00300	+0276550+6076550	L01100	+0277700+0177700
-1.	+0077730+6076560	1.	+5077000+6077600
2.	+5400460+7200370	2.	+0000610+5777030
2	+7200100+5701000	3.	+0000610+5777030
3.		4 .	
4.	+1577650+0100770		+0000610+5777030
2.	+4200451+0076570	5.	+0000610+5777030
6.	+1176600+3376610	6.	+0000610+5777030
7.	+6076620+0076600	7.	+0000610+5777030
L00400	+6076570+4300000	L01200	+0077700+1177710
1	+4100250+0176620	1.	+6077760+2277710
2.	+6077630+6076600	2.	+0377700+5077000
3.	+3376650+5000450	3.	+6077600+0000620
4.	+0077630+5700451	4.	+5777030-0000000
5.	+0277630+5700311	5.	+5777030-000000
6	-3001610-3001630	5.	+5777030-000000
~	+1277700-3001650	~ •	15777020-000000
7.		7 .	+5777030-000000
L00500	+1277710-3001670	L01300	+0077700+1377710
1.	-3001710+1277720	1.	+0377760+3376670
2.	-3001730+1277730	2.	+5077000+6077600
2	-3001670-3001710	2. 3. 4.	+0000630+5777030
3.	+1277740-2001720	ר יי איי	+0000630+5777030
T.	+1277740-3001730 +1277750-3001750	۳۰ 	
5.	+12///JU-JUUI/JU	5.	+0000630+5777030
	-3001630+1276540		+0000630+5777030
7.	-3001630+1276540 -3001670+5700740	7.	+0000630+5777030
•		• -	

î...,

313

General Machine Test Routine II Printout (Cont)

L01400	+0077700+1177710	L02200	+3077720+0477720
1.	+2377710+0377700		+0677720+0677720
2.	+5077000+6077600	2.	+5077000+3577620
3.	+0000640+5777030	2. 3. 4.	+0000700+5777340
3.	+0000640+5777030	л. Д	+0000700+5777340
	+0000640+5777030		+0000700+5777340
5.	+0000640+5777030	5.	+0000700+5777340
7.	+0000640+5777030	7.	+0000700+5777340
L01500	+0077700+1177710	L02300	+3477720+0477720
1.	+2077710+6077770	1.	+5077000+3577620
2.	+3076670+0077760	2.	+0000710+5777340
3.	+2277710+0377770	2. 3. 4.	+0000710+5777340
3. 4.	+5077000+6077600	4	+0000710+5777340
5.	+0000650+5777030	5.	+0000710+5777340
6.	+0000650+5777030	2.	+0000710+5777340
.7.	+0000650+5777030	. 7.	+0000710+5777340
L01600	+5776520-000000	L02400	+3077720+0777740
1.	-000171-7303021	1.	+0577740+0677720
2.	-0000171-7303021 -0000100-1544021	2. 3. 4.	+5077000+3577620
3. 4.	-0000040-6467220	3.	+0000720+5777340
4.	-0000130+0332040	4	+0000720+5777340
5.	-0000171-4332040	5.	+0000720+5777340
6.	-000000-0000000	5.	+0000720+5777340
	-0000171-4154500		+0000720+5777340
L01700	-0000020+3206640	L02500	+4476550+3577760
1.	-0000171+6033151		+0777760+0676550
2.	-0000040-0000000	1. 2. 3. 4.	+5077000+3577620
3 • 4	-0000171-4332171	3.	+0000730+5777340
	-0000001+6666640	4.	+0000730+5777340
5.	-0000171-4055620	5.	+0000730+5777340
	-0000050+4304020	6.	+000730+5777340
	+5777000+0000000	.7•	+0009730+5777340
L02000	+0077700+1177710	L0260 0	+5776000-0000000
1.	+2177710+6077770	1.	-0000171+6033020
2.	+3076670+0077760	2.	-0000000-0000000
3.	+2377710+0377770	3.	-0000171-0755420
4.	+5077000+6077600		-000000-0000000
5. 6.	+0000660+5777030	5.	+4514010+2446550
<u>0</u> .	+0000600+5777030	6.	+6272540+6063460
7.	+0000600+5777030	7.	+0370730+0104620
L02100	+2576540+6077770	L02700	+0513711-5406270
1.	+1377770+0376540	1.	+0672420-7263110
2.	+3376670+5077000	C •	+1116021+7104130
5 .	+6077600+0000670	2. 3. 4.	+1422561-4132710
т• 5	+5777030+000000	4• E	+2030760-5443660
1. 2. 3. 56.	+0000700+5777340 +0000700+5777340	5.	+2566500-7332350
7.	+0000700+5777340		+3510651=4443210
{ •		7.	+4666341+3331530

General Machine Test Routine II Printout (Cont)

00.0101			
L76000	+1577600+5500100	L76700	+000000-0000000
		1.	+0000000-0001000
1.	400 100 100 331 1740	^	
1. 2.	+0377550+5176070	2.	+0000700-0000000
3.	+0076070+0376660	3. 4.	-0000171-7240660
ריי ד <u>ר</u>	1127607140076120	ű,	-0000060-0626620
4.	+0076070+3377540 +0377550+5176070 +0076070+0376660 +4276071+0076130		
5.	+03/0000+42/0131	5.	-0000171+0301070
5.	+9277560+6077570	6.	-0000120-1541000
~		7.	-0000120-1541000 +6457521+1601530
	+6402000+6503000	177000	15777012277120
7. L76100	+0076070+0176450	L77000	+1577770+3377130 +0176450+4277021 +3677770+5702500
1.	+6076070+3376720 +5076130+5776070 +6401000+6502000	1. 2.	+0176450+4277021
2.	+5076120+5776070	2.	→ 3677770+5702500
<u> </u>		2	157761022277120
3.	+6401000+6502000	3. 4.	+1577610+3377130 +0176450+4277111
3.	+0076130+0176450 +6076130+3376720 +5076170+5776130 +0077570+5276240 +0076070+0376660 +4276070+0376660	4.	+01/0420442//111
5	4607612042276720	5.	+547140+0077610
5.		K .	+8144150+6044610
0.	+50/01/045//0130		- 26 776 8 8 - 7777 100
. 7.	+0077570+5276240		+3677611+7777100
L76200	+0076070+0276660	L77100	+3677600+7777111
LICEN			+7200100+5777500
1.	+42 100 10+00 10130	1. 2.	100002045217000
2.	4U11000U7421011U	٤.	+1000030+6317000
3.	+0077560+6077570 +0076130+3376460	3. 4.	+0000000-0077700
• ب		ų.	-3077170-3077210 +1277611+1277600
4.	+00 101 30+ 33 10400	Ē	197761141977600
5.	+4000240+4200331	5.	418/1011412/1000
6	+0076130+3376470	6.	+7200370+5777110
		7.	-0000171-0522540
].	41001040071030	177200	-0000050-2063020
L76300	+0076130+3376500	L77200	
	+0177630+Ö176510	1.	-0000100-0454020
2.	+0076130+3376480 +4000240+4200331 +0076130+3376470 +4100010+6077630 +0076130+3376500 +0177630+0176510 +6077630+0076070 +3376470+4100010	2.	+0000371+7777771
2.		2	+0000000+5700001
3.	+33/04/044/00010	ភ <u></u> ្ល	
3.	+3376470+4100010 +6077640+0076070 +3376500+0177640 +0176510+6077640 +3677631+5476410 +7700331+5702000 -3076730+1277631 -3076750+1277641 +5700321-0000000 +4276401+5776401 +0000100-0000100	2. 3. 4.	+6477600+5777250
5	+2376500+0177640	5. 6.	+0100770+4277231
5.		Б.	400000000×3000000
	401/0710400//040		110001011277200
7.	+3677631+5476410	7.	+4100010+4277300
L76400	+7700331+5702000	L77300	+7200331+4100050
210100			+3377220+5077321
1.		2.	+5777271+4300001
2.	-3076750+1277641	<u>د</u> ،	
۲,	+5700321-0000000	3.	+50(1231+5)(11210
3.	127610125776401	3° 4°	+5077231+5777270 +1577660+3377130
			+0176450+4277501
5.		5.	2077620,2277170
6.	+0077000-0000000	0.	+3077620+3377470
. 7.	+007000-0000000	7.	+5077420+6077600
	+0007000-0000000		1503712016077600
L76500	4000/000-0000000	L77400	+5077420+6077600
1.	+5000531-000000 +1577600+3377540 +0176710+5776440 +6723150+5377721	1.	+0077660∻5777703 0
2.	+1577600+3377540	2	+430000+0177520
2. 3. 4.	117671015776EUO	2. 3. 4.	
ၣႋ		్ల నిం	+0377730+5077501
4.	+0 (23150+23) ((21	4.	+6077600+0077530
5.	+5522311-6663471	5.	+5477530+0077660
6	-0000000-000020	£°	15777020-000000
	· 55 17970 . 96 11760	0.	+5777030-000000
. 7.	+5547170+1644760	7.	+3777771+7777771
L76600	+0050040-5327741	L77500	+400000+5702300
	+000000+77777771	-11,500	-3002610+5777410
1.			
2.	+0000000-532,7741	۷.	+000000-0000221
રુ	+3105231-0024020	3.	-3002630+5777451
3.	+000000-0000371	2. 3. 4.	40000000−00770 00
T O		5	+000000-0076000
5.	+0000100-0000000	5.	
	+0074000-0074000	0.	+0075000-0075000
7.	+7777771+77777770	7.	+777771+1777771
1.			

TYPE CHARACTER AND PUNCH/TYPE CHARACTER TEST ROUTINE

Purpose

To check proper operation of typewriter and punch under computer control with Type Character and Punch and Type Character commands.

Operating Instructions

1. Fill and verify Fill Memory with Random Numbers routine.

2. Set location counter to 7757.0 and depress Start button and allow routine entered in Step 1 to run until it stops.

3. Fill and verify Type Character and Punch/Type Character Test routine.

4. Place Sense Switch B up.

5. Prepare typewriter for operation and depress Letters Shift key on typewriter.

6. Turn Computer-Manual switch on punch control panel to Computer position.

7. Depress Start 1 button (unless there is a malfunction, the computer halts automatically after the typewriter has typed and performed all functions from code 00 through 37_8 , with 16 operations of each character in Letters Shift mode).

8. Depress Figures Shift key on typewriter..

9. Depress Start 1 button (unless there is a malfunction, the computer halts automatically after the typewriter has typed and performed all functions from code 00 through 37_8 , with 16 operations of each code, in Figures Shift mode).

10. Prepare punch for operation.

11. Place Sense Switch C up.

12. Depress Start 2 button (unless there is a malfunction, the computer halts after the typewriter and punch have recorded all characters and functions from code 00 through 37_8 , with 16 operations of each code).

13. Remove punched tape from punch and visually check to confirm that all codes have been punched correctly and in proper sequence.

Comments

To cause the typewriter to continue typing, place Sense Switch B down; to cause the typewriter and punch to continue typing and punching, place Sense Switch C down.


The octal character of each character is displayed on the visual readout as the character is typed and punched.

Type Character and Punch/Type Character Test Routine

L00010 2.	+5710440-0000000 +5710510-0000000		L10500 1. 2. 3.	+6010070+5710560 +0010430+6010200 +6010210+6010220 +6010230+6010240 +6010250+6010260 +6010270+5710600
L10000	+7200000+7200000		34.	+6010250+6010260
1.	+7200000+7200000		2°	+0010400+4210370
2.	+7200000+7200000		7.	+4210371+5710000
3.	+7200000+7200000 +7200000+7200000		L10600	+0010400+4210410
	+7200000+7200000	·.		+4210411+5710200
5.	+7200000+7200000		2.	+0010000+0310650
7.	+7200000+7200000		3.	+0010000+0310650 +5010640+5710000
L10100	+7200100+0010370			+7700010-0000000
1.	+6010000+6010010	''C''	UP 5	+7200400+7200400
2.	+6010020+6010030	TO I	HALT 6.	+5510200+530000 +0010200+0310720 +5010710+5710200
3.	+6010040+6010050		7.	+0010200+0310720
3. 4.	+6010060+6010070		L10700	+5010710+5710200
5.	+0110400+6010370		1.	+7700020-0000000
5.	+3510003+5410500	''B'' UP	2.	+7600400+7600400
7.	+5710620-000000	TO HALT		
L10200	+7600000+7600000			
1.	+7600000+7600000			
2.	+7600000+7600000			
3.	+7600000+7600000			
	+7600000+7600000		L 77570	f6L 1000f6677700
5.	+7600000+7600000		L 77600	£5477640 / 5577670
	+7600000+7600000		1.	<i>4</i> 7200000 <i>4</i> 0077610
7.	+7600000+7600000 +7200100+0010410		2.	4017772044277610
L10300	+6010200+6010210		3.	<i>4</i> 3677610 <i>4</i> 5777610
2.	+6010220+6010230		4.	£760000 £0077640
3.	+6010240+6010250		5.	4017772044277640
3.	+6010260+6010270		6.	+3677640+5777640
	+0110400+6010410		7.	4740000040077670
5.	+3610200+5710660		L77700	4017772044277670
. 7•	+7200010+7200010		1.	<i>4</i> 3677670 / 5777670
L10400	+0000010-0000010		2.	400000100000000
1.	+7600010+7600010			
2.	+7200000+7200000			
2.34	+7600000+7600000			
4.	+0010420+6010000			
<u>2</u> •	+6010010+6010020			
0 • 7	+6010030+6010040 +6010050+6010060			
7.				

Fill Memory With Random Numbers Test Routine Printout

START: L 77570



318

TYPE CHARACTER, TYPE/PUNCH, CHARACTER, AND PUNCH CHARACTER CONSECUTIVELY TEST ROUTINE

Purpose

To check operation of the typewriter and punch under computer control with Type Character, Type and Punch Character, and Punch Character commands.

Operating Instructions

1. Fill and verify the Type Character, Type and Punch Character, and Punch Character Consecutively Test routine.

2. Prepare typewriter for operation and depress Letters Shift key on typewriter.

3. Place Sense Switches B and C up (causes typing only).

4. Set location counter to 7757.0.

5. Depress Start button (unless there is a malfunction, the routine will continue to run until stopped manually; the routine should be allowed to run at least one minute).

6. Prepare punch for operation.

7. Set location counter to 7760.0.

8. Place Sense Switch B down (causes typing and punching).

9. Depress Start button (unless there is a malfunction, the routine will run until stopped manually; the routine should be allowed to run at least one minute).

10. Remove punched tape from punch and visually inspect to determine if punched correctly (see Comments below).

11. Place Sense Switches B up and C down (causes punching only).

12. Set location counter to 7760.0.

13. Depress Start button (unless there is a malfunction, the routine will run until stopped manually; the routine should be allowed to run at least one minute).

14. Remove punched tape from punch and visually inspect to determine if punched correctly (see Comments below).

Comments

On type only, the typewriter should record the following:

EA SIU DRJNFCKTZLWHYPQOBG./;EA SIU DRJNFCKTZLWHYPQOBG./;EA SIU etc.

508-T-6

On punch and type, the same will be recorded as on type only (the binary configurations in the tape corresponding to the octal numbers 00, 01, 02, etc. through 36, except 33 and 37 which are not punched).

On punch only, the same will be recorded by the punch as on punch and type.

Type, Punch/Type, Punch Characters Consecutively Test Routine Printout

+6477600+6677700
+5477640+5577670
+7200000+0077610
+0177720+4277610
+3677610+5777610
+7600000+0077640
+0177720+4277640
+3677640+5777640
+7400000+0077670
+0177720+4277670
+3677670+5777670
+00000100000000

TAB TEST AND TYPE WORD WITH TAB TEST ROUTINE

Purpose

To check the tab operation of the typewriter under computer control with the Type Word command.

Operating Instructions

1. Prepare typewriter for operation and set Tab Over-ride switch on typewriter to permit tabulating.

2. Set tabs on typewriter to cause three tab operations, the first of 30 to 40 spaces from the left-hand margin and the remaining two any place before the right-hand margin and carriage return.

3. Enter and verify Tab Test and Type Word with Tab Test routine.

4. Depress Start 3 button.

5. After typewriter has completed approximately 12 operations of three tabs and a carriage return each, depress Stop button on computer.

6. Set tabs on typewriter to cause three tabulations across the page, each sufficiently long to contain one computer word in command format (16 characters).

7. Depress Start 2 button.

8. After several minutes of operations, depress Stop button.

Comments

In Step 7 typewriter records whatever is in memory, beginning with channel 00, in three columns across the page, then performs a carriage return and repeats the procedure, each time from different memory locations.

Tab Test And Type Word With Tab Test Routine Printout

LOC. 1100: START TAB TEST	алан жа	
LOC. 12000: START TYPE WORD WITH TAB.	L12000 +7200330+120000	5
L00020 +5712000-0000000 3. +5711000-0000000	L12000 +7200330+1200000 1. +7200100+1200010 2. +7200100+1200020 3. +7200370+7200100 4. +0012000+0112110)
	5. +4212001+0012010 6. +0112110+4212011)
L11000 +7200330+7200100 1. +7200100+7200100 2. +7200370+7200100	7. +0012020+0112110 L12100 +4212021+5712120 1. +000000-0000030))))

+7200370+7200100 ۲. +5711000-0000000 3.

ALPHA DUMP TEST ROUTINE

Purpose

To check operation of the tape punch by recording the contents of specified locations in memory in alphanumeric format under computer control.

2.

Operating Instructions

- 1. Enter and verify Alpha Dump Test routine.
- 2. Set location counter to 5000.0.

+3612020+5712000

3. Enter following command from control console keyboard:

+000000+0050000 or +00XXXX0+00YYYY0
where X = beginning location from which dump is to be made
 Y = location (plus 1) at which dump is to end
(X and Y locations can be 0000 to 5000g and 5042g to 7756g).

4. Turn Compute-Manual switch on punch to Manual position.

5. Depress Tape Advance button on punch until at least 18 inches of leader have been punched.

6. Typewriter punch the following:

L 00000 Carriage Return F

7. Turn Compute-Manual switch to Compute position.

8. Check to make certain location counter is set at 5001.0.

9. If display is desired, place Sense Switch C up (see Comments below).

10. Depress Start button (routine runs until it halts automatically).

11. Depress Tape Advance button to run off at least 12 inches of leader and remove tape from punch.

12. Near end of punched information, cut out 15 sprocket holes with small knife.

13. Glue ends of tape together, with three sprocket holes over lapping.

14. Place tape in reader and depress Verify button on reader.

15. Set location counter to 2000.0.

16. Fill location 2000.0 with zeros from console keyboard.

17. Re-run tape in Verify mode (Verification process should stop and Verify Error neon on control console should light when verification attempt fails at location 2000.0).

Comments

Console readout display indicates location being dumped in first address portion of readout panel.

START L50010 Alpha Dump Test	Routine L50100	+0050000+6050320
IN 1.50000 FILL THE FOLLOWING:	1.	+4000160+5177621 +0150310+4277700
+ 00 N N N N 0 + 00 Y Y Y Y 0	3.	+4277731+0050320 +4100010+4277730
N = START DUMP AT LOCATION	5.	+4277751+4000050 +4277720+4277751
Y = END DUMP LOCATION PLUS 1	7. L50200	+4000050+4277710 +7400000+4277741
SENSE SWITCH C:	1.	+7400000+0077500 +7400000+0150300
UP = DISPLAY 1.7700	3. 4.	+7400000+7400000 +4277500+7400000
	5.	+5300200+7400000 +5300010+7400000
DOWN NO DISPLAY	7. 150300	+7400100+5750041 +0000010-0000000
L50000 +0050000+0050410 1. +0050000+4250100	1. 2.	+0000200-0000000 +7400000+7750000
2. +4100240+4250070 3. +6450100+6650200	3 • 4•	+3677600+5777600 +7400000+7400000
4. +5777600+0077600	5.	+7400000+7400000 +7400000+7400000
5. +0350070+5050340 6. +5577600+5750330 7. +0050410+5050320	7 ∙ L⊡0400	+7400000+7400000 +7400000+7750000
COMMAND MEMORY DUMP (PUNCH) TEST		

COMMAND MEMORY DUMP (PUNCH) TEST ROUTINE

Purpose


To check operation of punch by recording contents of memory on paper tape in command format under computer control.

Operating Instructions

- 1. Enter Command Memory Dump (Punch) Test routine.
- 2. Set location counter to 7757.0.

3. Depress Start button (routine will halt computer after three channels of information have been punched).

4. Remove punched tape and verify through reader.



ENTER NUMBERS THROUGH PHOTOREADER TEST ROUTINE

Purpose

To check proper entry of numbers with paper tape reader and correct type-out of the same numbers in both command and decimal formats.

Operating Instructions

1. Fill and verify Enter Numbers Through Photoreader Test routine.

2. Fill and verify Type Word (Command and Decimal) Test routine.

3. Depress Start button (typewriter should type out results as listed below).

Enter Numbers Through Photo-Reader Test Routine Printout

L70000

N+12345678901。 +98765432109。 +23456789。 +144。 +275 -.52678975 +654389. +2 -76555 +1. +2. +12. -123. +123° +123% +12345。 +0.

TYPED RESULTS OF WHICH SHOULD BE:

+0133761.24070321 +1337670=0712261 +0000130=5730121 +0000000=0001100 +2146311=3146311 =4155561+0554071 +0000000+1770321 +1463141+1463150 =6077540+2665350 +0000000=00000010 +0000000=0000010 +0000000=0000010 +0000000=0000751 +0000000=0011510 +0000000=0140341

.80000008

16.000013

DOUBLE-PUNCHING TEST ROUTINE

Purpose

To test operation of punch against double-punching with Punch Character and Punch and Type Character commands.

Operating Instructions

1. Enter Double-Punching Test routine from control console keyboard:

L 40000 Enter

C +7400000+7400370 Enter

- +5740000+0000000 Enter
- 2. Set location counter to 40000.
- 3. Depress Start button.

4. After routine has run approximately three minutes, depress Stop button.

5. Inspect tape for double punches (see Comments below).

6. Change routine as follows:

- L 40000 Enter
- C +7600000+7600370 Enter

7. Depress Start button.

8. After routine has run approximately three minutes, depress Stop button.

9. Inspect tape for double punches (see Comments below).

Comments

With both the punch character and punch and type character commands, the punch should record a blank code (sprocket hole only) followed by a Letters Shift code (sprocket hole and five character code holes), then continue to repeat this configuration (blank, Letters Shift, blank, Letters Shift, etc.).

INPUT-OUTPUT AND MEMORY TEST ROUTINE

Purpose

To (1) check operation of paper tape reader, tape punch, and typewriter, and (2) simultaneously check the memory for incorrect recording and reading and memory changing information.

5-18

Operating Instructions

1. Enter and verify Input-Output and Memory Test routine.

2. Punch leader sufficiently long to loop back to and insert in photoreader (leave tape slack).

3. Turn Compute-Manual switch on punch to Compute position.

4. Set location counter to 2516.0.

5. Depress Start button (routine runs until malfunction occurs or it has operated through entire memory).

Comments

Routine causes punching leader of first 17 words of routine; after these have been punched and typed, routine causes reading and verification of one word at a time, each reading and verification being followed by typing and punching of another word.

During the typing and punching of the first 17 words, the visual readout displays the location being recorded on the right side of the readout; when reading and verification commences, the visual readout displays the location just verified in the first half command portion of the readout. If the routine stops after reading a word and the Compute neon is extinguished, either (1) the reader has failed in verifying the information punched, or (2) the reader has malfunctioned by permitting too many locations to pass through the reader, or (3) the reader did not read the proper character. If the routine halts and the Compute neon remains lighted, the typewriter or tape punch malfunctioned.

Input-Output and Memory Test Routine Printout

L65000	+7200330+7200100 +7400160+1600000
2.3.4.5.	+7400050+0065040 +7400000+0165030 +5365030+0065010 +0165140+4265011
6. 7.	+3665010+3365150 +5065001+7365100

L00010 +5765160-0000000

+030000+5065111
+7765111+0065100
+0165140+4265100
+3665100+5765001
+0000010-0000010
+000000-0077600
+0065200+4265011
+4265100+5 7 65000
+000000-000000

Type Word:

Command and Decimal Routine Printout

+6477600+6677700 +7200330+1260000 +7200100+1260001 +7200370+7200100 +0077600+0177700 +4277601+0077610 +0177700+4277611 +0377710+5077720 +5777600-0000000 +000000-000010 +7200100+1260201 +7777600-0000000 L77570 L77600 1. 2. 3. 4. 5. 7. L77700 1.2.

MEMORY TEST ROUTINE

Purpose

To check accuracy of writing and reading processes by writing various patterns in each sector and verifying the readout from each.

Operating Instructions

1. Enter and verify Memory Test routine.

2. Place Sense Switch B up (causes typewriter to print Memory OK. if routine runs successfully).

3. Depress Start 1 button (unless there is a malfunction, routine will halt automatically).

Comments

Malfunction causes computer to stop after displaying number of faulty location on console visual readout.

L00000 C+3600620+7700101 +0000600+6000620 +0000620+4200030 +6077170+0100610 +6000620+0300630 +5100020+0000620 +030010+4200070 +0300170+5000101 -0000000+0000620 +3600070+5200061 +4100500+6600300 +5777600-0000000 +5255250-0000000 +6701000+0077600 +670000000000000 +67000000000000000000000000000000000000	
+5000400+5700140 +6777600+0077600 +0000100-0000000 -5263431+0370170 -5263431+0370170	
-5263431+0370170	

Memory Test Routine Printout

NIXIE TUBE TEST ROUTINE

Purpose

To check accuracy of readout of the Nixie tubes under computer control with the Display command.

Operating Instructions

1. Set location counter to 7757.0.

2. Enter and verify Nixie Tube Test routine.

3. Place Transfer Stop switch up.

4. Set location counter to 7757.0.

5. Depress Start button once (all Nixie tubes should display numeral 0).

6. Depress Start button twice (all Nixie tubes should display numeral 1).

7. Repeat Step 6 to display, in order, each numeral through 9.

8. Depress Start button six times (all decimal point indicators should light).

9. Place Transfer Stop switch down.

10. Depress Stop button once after routine has run approximately one minute.

Comments

Permitting routine to run continously checks whether continuous operation will cause an indicator to malfunction after warm-up.

Nixie Tube Test Routine Printout

L	7757.0	+6477600+0000000
	7760.0	+4100500+6077650
	7761.0	+6077660+3677651
	7762.0	+0077650+0177640
	7763.0	+5377600+5777601
	7764.0	+0421040+0421040

READ TAPE TEST ROUTINE

Purpose

To determine correct reading of tape under computer control with the RDZ command.

Operating Instructions

1. Prepare a tape as follows:

- a. C+7654321+7654321 Carriage Return -6543211+7351240 Carriage Return
- b. 12 sprocket holes (for sufficient memory access time)
- c. N +8192.
- d. 12 sprocket holes (for sufficient memory access time)

e. L 00011 Carriage Return

f. S

g. 12 sprocket holes (for sufficient tape leader to allow proper starting and stopping of reader)

h. FABCDEFGH Carriage Return

i. IJKLMNOPQ Carriage Return

j. 12 sprocket holes (for sufficient memory access time)

k. L 00111 Carriage Return

1. S

2. Enter the program given in the routine printout via the tape reader, typewriter, or console keyboard.

3. Splice tape prepared in (1) above to form a continuous loop sufficiently long to easily fit around reader head; place loop to read start of tape first.

4. Place Operation switch in Continuous position.

5. Depress Start 1 button (first length of tape should feed, then stop and immediately resume).

6. If tape runs through successfully several times, depress Halt button.

Comments

Computer should not halt nor display during test; if either occurs, the information read improperly can be determined by comparing the contents of memory locations 0050, 0051, 0052, 0060, and 0061 with the information on the tape.

Read Tape Test Routine Printout

L00010 2. 3.	+7300500+0000500 +0300170+5000040 +3600500+7700040
4. 5.	+0000510+0300200 +5000061+3600510
6.	+7700061+0000520
7.	+0300210+5000110
L00100	+3600520+7700110
1.	+7300600+0000600
2.	+0300220+5000140
3.	+3600600+7700140
-4.	+0000610+0300230
5.	+5000161+3600610
б.	+7700010+5700010
7.	+7654321+7654321
L00200	<u>-6543211+7351240</u>
1.	+000000-010000
2.	-1713441-0556520
3.	-3133710+6146130

COMPUTER-CONTROLLED TYPEWRITER INPUT TEST ROUTINE

Purpose

To check proper operation of typewriter on computer-controlled input with the **RDY** command.

Operating Instructions

1. Enter the program given in the routine printout via the tape reader or control console.

2. Place Operation switch in Continuous position.

3. Depress Start 1 button (compute indicator should flash on and off).

- 4. Depress the following keys on the typewriter:
 - a. C+7654321+7654321 Carriage Return
 - b. -6543211+7351240 Carriage Return
 - c. N+8192.
 - d. L00011 Carriage Return

e. S (Compute indicator should flash on and off; if visual readout displays anything, typewriter has entered information improperly and should be checked.)

5. After Compute indicator extinguished and if no display was obtained, depress the following keys on the typewriter:

- a. FABCDEFGH Carriage Return
- b. IJKLMNOPQ Carriage Return
- c. L00111 Carriage Return
- d. S (Compute indicator should flash on and off; if visual readout displays anything, typewriter has entered improperly and should be checked.)

Computer-Controlled Typewriter Input Test Routine Printout

00010	+7100500+0000500	00120	+0300220+5000140
00020	+0300170+5000040	00130	+3600600+\$000140
00030	+3600500+7700041	00140	+0000610+0300230
00040	+0000510+0300200	00150	+5000161+3600610
00050	+5000061+3600510	00160	+7700010+5700010
00060	+7700061+0000520	00170	+7654321+7654321
00070	+0300210+5000110	00200	-6543211 * 7351240
00100	+3600520+3200110	00210	+000000-0100000
00110	+7100600+0000600	00220	-1713 441-0556520
00110		00230	-3133710+6146130

COMPUTER-CONTROLLED TYPEWRITER ALPHANUMERIC INPUT TEST ROUTINE

Purpose

To check accuracy of input of alphanumeric information from typewriter under computer control with the **RDY** command.

Operating Instructions

1. Enter the routine given in the routine printout with the tape reader or from the control console.

2. Depress Start 1 button (routine should halt immediately).

3. Depress following typewriter keys (DO NOT DEPRESS TYPE-WRITER FILL SWITCH):

Carriage Return Carriage Return Carriage Return Letter Shift THIS (pause)

Space IS space RECO (pause: Place Sense Switch B up)

MP Period Carriage Return Blank Blank Blank Blank (After depressing the last Blank the computer should immediately begin typing the message entered: THIS IS RECOMP. and then Carriage Return).

4. Depress Halt button on control console.

Computer-Controlled Typewriter Alphanumeric Input Test Routine

L03060 7. L03100 1. 2. 3.	+6403100+4100500 +5777600-0000000 +7177600+6020000 +0077600+0177630 +6077600+5777600 +000000-0000010	L50200 1. 2. 3. 4. 5.	+7200000+4277710 +7200000+0077600 +7200000+0150300 +720000+7200000 +4277600+7200000 +4277600+7200000
L50000 1. 2. 3. 4. 5. 6.	+0020000-0000000 +0050000+4250100 +6450100+6650200 +5777600-0000000 +5777600-0000000 +5777600-0000000 +5777600-0000000 +5777600-0000000	5. 7. 1. 2. 3. 4. 5.	+3677600+7200000 +5477000+5750330 +0000010-0000000 +0000200-0000000 -1737040+7400000 +0077600+4250340 +0020150+5050360 +5777600-0000000 +7750010-0000000
L50100 1. 2. 3. 4. 5.	+0020000+6050320 +4000160+5177621 +0150310+4277700 +4277731+0050320 +4100010+4277730 +4277761+400050 +4277720+4277751		

7.

+4000050+4277741

PUNCH WORD TEST ROUTINE

PURPOSE

To test operation of punch under computer control with PNW command in command and binary-command and binary-coded-decimal formats.

OPERATING INSTRUCTIONS

1. Enter the following routine with tape reader, typewriter, or console keyboard:

Location	Commands
0001.0	+7200330+1400030
0002.0	+1400041+5700010
0003.0	+7654321+7654321
0004.0	-0022150-2547000
0005.0	+4234671-7400000

2. Prepare punch for operation.

3. Place Operation switch in continuous position.

4. Depress Start 1 button (see Comments).

5. After routine has run desired number of times, depress stop button.

Comments

The following tape should be punched each time the routine runs:

Start of Tape	
Diarit of Tape	••• •••••• •••• ••
	* * * * * * * * * * * * * * * * * * * *
	• • • • • • •
	• •• ••• •• •• •• ••

PUNCH AND TYPE WORD TEST ROUTINE

Purpose

To test operation of typewriter and punch under computer control with **PTW** command in command and binary-coded-decimal formats.

OPERATING INSTRUCTIONS

1. Enter the following routine with the tape reader, typewriter, or console keyboard;

Location		Commands
0001.0		+7200370+7200100
0002.0		+7200330+1600040
0003.0	12	+1600051+5700010
0004.0		+7654321+7654321
0005.0		-0022150-2547000
0006.0	·	+4234021-4760000

2. Prepare typewriter and punch for operation.

3. Place Operation switch in Continuous position.

4. Depress Start 1 button (see Comments):

5. After routine has run desired number of times depress Stop button.

Comments

The following information should be typed each time the routine runs:

+7654321+7654321-0123456789.0

The following tape should be punched each time the routine runs:

Start of Tape

TRAPPING MODE TEST ROUTINE

Purpose

To test correct operation of the Trapping Mode from various memory locations.

Operating Instructions

1. Enter the following routine with the tape reader, typewriter, or console keyboard:

Location	Commands
0000.0	+7700000-0000000
	The above command in loca-
	tion 0000.0 must always
	accompany either of the com-
	mands below entered from
	any other location
0001.0	+000000-000000
0002.0	-0000000+0000000
Any other	The commands at 0001.0 or
	0002.0

2. Place Operation switch in Continuous position.

3. Depress Start 1 button (computer should halt and location counter should read 0000.0).

4. Depress Start 2 button (computer should halt and location counter should read 0000.0).

5. If any other location is selected, set location counter to location in which it is desired to place the pair of commands at 0001.0 or 0002,0 and enter the pair chosen.

6. Set location counter to location chosen in Step 5.

7. Depress Start button to start routine at location chosen in Step 5. (computer should halt and location counter should read 0000.0).

LOOP LOAD ROUTINE

Purpose


To fill L and V loops and A, B, C, and R registers with pattern in memory locations 0003.0 through 0013.0 of this routine for checking loops and registers for amplitude, crosstalk and noise, and pulse width.

Operating Instructions

1. Enter and verify Loop Load routine with tape reader, typewriter, or console keyboard.

2. Depress Start 1 button (computer halts automatically).

Loop Load Routine Printout



FAST MEMORY FILL AND ONE CHANNEL ZERO ROUTINE

Purpose

To fill main memory with pattern in memory locations 0040.0 through 0047.0 of this routine and load any channel selected (except 00) with all zeros for checking memory for amplitude, crosstalk and noise, and pulse width.

Operating Instructions

See instructions for checking main memory in Section IV.

Fast Memory Fill and One-Channel Zero Routine Printout

1.00000	+5600020+7700010	L00600	+5241571+000000
1.	+5700262-0100 00	1.	+5242571+000000
2.	+7177610+4100120	2.	+5243571+0000000
3° 4°	+4200101+4100500	3. 4.	+5244571+0000000
4.	+7177610+3300220		~52455 71+0000000
5. 6.	+4100070+0300100	5.	+5246571+0000000
	+4200101+0300210		+5247571+000000
L00100	+4200161+3600100	1.00700	+5250571+0000000 +5251571+0000000
	+0000100+0100150	L00700 1.	+5020571+0000000
2.	+4200101+0000100	2.	+5021571+000000
	+5700170+0000000	ે વે ડે	∻5021571+000000 ÷5022571+0000000
3° 4°		3.	-3001710+1276550
	01(0000-0000)10	2.	-3001730+1276560
5.	+0000140+6000000	5,	+7202370+5700330
7.	+0300160+5000201	7.	+000000-00000
L00200	+5700100+7700010	r01000	+6157741+7556460
	+000000-0001000		
2.	+0070000-0000031		
3° 4°	+5777030+0077700	TO 7530	
40	+117720+2377720	IU ZERU	A CHANNEL:
5.	+0377700+5077000 +6400300+6600400		
7.	+5777600-0000000	DEPRESS	START 2. STRIKE TWO KEYBOARD
L00300	+0077670+6077610	CHARACT	ERS OF THE CHANNEL DESIRED TO
1.	+6701000+0177660	BE ZERO	ED. (FROM CHANNEL 9100 AND UP.)
2。	+6077610+0377650		
3.4	+5000000+0077610		
4.	+5777610-0000000	TO LOAD	MEMORY WITH PATTERN:
5.	+6777600+0177660		
	+0000100-00000000		START I AND MEMORY WILL LOAD
7.	+6701000+0177660		TTERN FOUND IN LOCATIONS 00400
L00400	+2514340=7407601	THRU 00	4 (U •
2.	+2514340-7407601 +2514340-7407601		
້	+2514340-7407601		
3° 4°	+2514340-7407601 +2514340-7407601 +2514340-7407601 +2514340-7407601 +2514340-7407601 +2514340-7407601 +1277710-3001670 -3001710+1277720		
5° 6° 7°	+2514340-7407601		
6.	+2514340-7407601		• • • • • • • • • • • • • • • • • • •
7.	+2514340-7407601		
1.00500	+1277710-3001670		
].	-3001710+1277720		
2.	-3001730+1277730 -3001670-3001710 +1277740-3001730		
<u>ې</u> ،			
4°	TIC ((40 - 300) (30		
1. 2. 3. 5. 7.	+1277750-3001750 -3001630+1276540 -3001670+5700740		
7.	-2001670-5700740		
(•			

APPENDIX I. DEFINITION OF LOGIC TERMS

FUNCTIONAL COMPONENT LISTING

Code	Name
E 0	Add-Subtract Indicator Flip-Flop
E 1-3	Input Sequence Counter
E 20	"Number Fill" State Flip-Flop
E 30	"Number Fill" State Flip-Flop
E 40	"Number Fill" State Flip-Flop
E pl-p5 & E'pl-p5	"Punch" Echo Signals
E tl-t5 & E'tl-t5	"Type" Echo Signals
F 0	Fill Order Counter Flip-Flop
F 1	Input-Output Register
F 2	Input-Output Register
F 3	Input-Output Register
F 4	Input-Output Register
F 5	Input-Output Register
F c1, c2	Format Control Flip-Flop
G 0	Half-Word Indication Flip-Flop
G 1, 2	Location Counter Logic
G 3-10	Location Counter Logic
G 11,12	Location Counter Logic
H 0	Transfer of Control-Verify Input Flip-Flop
H 1-4	Readout Control
H c	"Stop Compute" Button
I 1	State Flip-Flop
I 2, 3	State Flip-Flop
I 4	State Flip-Flop
I 5	Input Buffer Fill Flip-Flop
J 0	Overflow and Error Flip-Flop
J 1-6	Sector Agreement Signals for Readout
J 7-12	Channel Set Signals for Readout
J 13	Output Error Flip-Flop
K 0	Loop Read Flip-Flop
K 1-5	Input Channel Switches 1 through 5
K a	Computation Carry Flip-Flop
K f	Keyboard Fill Button
K g	Order Counter Carry Flip-Flop
K p5	Photoreader Input Channels 1 thru 5
K q	Computation Cycle Counter Carry Flip-Flop
K s	Sector Counter Carry Flip-Flop

Code	Name
L 1-2	L-Memory Loop
L 2a	L-Loop 4-Word Read Flip-Flop
L 41	L-Memory Loop
Lb	Fill "Location" Button
Lpl	Loop-Memory Selection Flip-Flop
L p2	L-V Loop Selection Flip-Flop
L r4	L-Loop Read Amplifier Output from 4-word Read
	Head
L r8	L-Loop Read Amplifier Output from 8-word Read Head
L w	L-Loop Write Amplifier Input
M 0-2	Operation-Type Flip-Flops
M 3-5	Operation-Type Flip-Flops
M 6-10	Operation-Type Flip-Flops
M d	Display Selection Switch Setting for Memory
M r	Memory Read Flip-Flop
M ra	Memory Read Power Amplifier
M rb	Memory Read Power Amplifier
M rc	Memory Read Power Amplifier
M rd	Memory Read Power Amplifier
M re	Memory Read Power Amplifier
M rf	Memory Read Power Amplifier
M rg	Memory Read Power Amplifier
M rh	Memory Read Power Amplifier
M r0-r63	Memory Read Amplifier Outputs from Channels 0 to 63 respectively
M s	Memory Sync Flip-Flop
M wl	Main Memory Write Flip-Flop
M w2	Main Memory Write Flip-Flop
N 0	Fill Decimal Number Flip-Flop
N 1	Sector Counter Timing Flip-Flop
N 2	Operation Code Timing Flip-Flop
N 4	Location Counter Timing Flip-Flop
N 5	Channel Register Timing Flip-Flop
N 6	Output Timing Flip-Flop
N 7	PS Order Flip-Flop
N 8	Readout Control
N 8a	Readout Timing Flip-Flop
N 9	Sector Counter Timing Flip-Flop
N 11	State Change Flip-Flop
N 12	State Change Flip-Flop
Nb	Fill "Numbers" Button

Code	Name
O 0	Fill Orders Flip-Flop
O 1	Fill Orders Flip-Flop
O f	Octal Setting of Format Switch
P0	Legitimate Code Flip-Flop
P 1-6	Digit Counter
P d3	Delay Flip-Flop
P m	Delay Flip-Flop
P ma	Delay Flip-Flop
Q 0	Computation Cycle Counter
Q 1-6	Computation Cycle Counter
R 1-2	R-Register
R 40	R-Register
R 41	R-Register
R 42	R-Register
R 43	R-Register
R b	Readout Activation Button
R cl-c4	Readout Timing Flip-Flops
Rd	Display Selection Switch Setting for R-Register
R gm	Mechanical Tape Reader <u>On</u> Button
R gp	Photoelectric Tape Reader <u>On</u> Button
R sm	Mechanical Tape Reader Off Button
R sp	Photoelectric Reader <u>Off</u> Button
R r	R-Register Read Amplifier Output
R w	R-Register Write Amplifier Inputs
S	Sum Flip-Flop
S 0	Memory Read Sector Selection Flip-Flop
S 1-6	Sector Counter
S 7	Loop Read Sector Selection Flip-Flop
S 8	Loop Write Sector Selection Flip-Flop
S 11	Memory Write Sector Selection Flip-Flop
Sc	"Start Compute" Button
Sp	Preset Stop Switch On
S sB	Sense Switch for TSB Command
SsC	Sense Switch for TSC Command
S sD	Sense Switch for TSD Command
S x	Readout Timing Flip-Flop
S ul -3	Set-up Buttons 1-3
S0	"Single Order" Positions of Operation Switch
S0'	"Continuous" Position of Operation Switch

Code

Name

Т 0	Tape Reader On Flip-Flop
Т 1	Sync Bit Time Flip-Flop
Т 2	Least significant bit time flip-flop
T 40	Most significant bit time flip-flop
T 41, 41a	Sign Bit Time Flip-Flops
Τd	Initial Time Delay and Error Reset Button
Тg	Typewriter <u>On</u> Button
T s	Typewriter Off Button
Тр	"Punch" Echo Timing Pulse
Τt	"Type" Echo Timing Pulse
Тх	Readout Timing Flip-Flop
TPP	Tape Punch Pulse Flip-Flop
TPP k	Tape Punch Pulse for Keyboard
TPP p	Tape Punch Pulse for Punch
TPP rm	Tape Punch Pulse for Mechanical Reader
TPP rp	Tape Punch Pulse for Photoelectric Reader
TPP t	Tape Punch Pulse for Typewriter
TPP 5	Input Sampling Signal = (TPP) P ₅
U 1-2	Computation Word Time Flip-Flops
U 41	Last Divide Word Time Flip-Flop
	• •
V 1-2	V-Memory Loop
V 2a	V-loop 4-word Read Flip-Flop
V 41	V-Memory Loop
V gm	Mechanical Tape Reader "Verify" Button
V gp	Photoelectric Reader "Verify" Button
V r4	V-Loop Read Amplifier Output from 4-word Read
	Head
Vr8	V-Loop Read Amplifier Output from 8-word Read
	Head
V w	V-Loop Write Amplifier Input
	د
W 0-63	Memory Write Amplifiers
X 0	Origin Flip-Flop
X 1,2	X-Register
X 9	Punch Flip-Flop
X 10	Type Flip-Flop
X 20	Blinker Flip-Flop
X 40	X-Register
X 41	X-Register
X or	Origin Pulse Amplifier

343

Code	Name
X d	X-Register Display Selection Switch Setting
X r	X-Register Read Amplifier Output
Xw	X-Register Write Amplifier Input
Y 0-12	"Preset Stop" Bit Agreement Signals
Z 1,2	Order Register
Z 41	Order Register
Z ch	Input Zeroing-Keyboard Stop Flip-Flop
Z d	Display Selection Switch Setting for Instruction Register
Z r	Z-Register Read Amplifier Output
Zw	Z-Register Write Amplifier Input

DEFINITION OF FUNCTIONAL COMPONENTS

A Inhibit Fill Flip-Flop:

(a) Used in decimal fill to prevent decimal point from being interpreted as an ENTER code following a plus or minus sign:*

(b) Prevents an ENTER code after a decimal point from turning on I_5 a second time. I_5 is first turned on by a decimal point code, and places the number in the X-register for storage in memory. It is the habit of programers to hit the ENTER button at the end of a fill process. The ENTER button would ordinarily turn on I_5 a second time if not prevented by A_0 . Turning on I_5 a second time would put random information into the X-register instead of the number to be filled.

*Decimal point normally ENTERS in decimal fill but will only enter if N_0 is true (fill decimal number flip-flop). A plus or minus sign turns on A_0 . A_0 prevents I_1 from turning on. Therefore A_0 prevents the decimal point code from entering information into the memory when the decimal point code follows a plus or minus sign.

A_{1, 2, 3, 39, 40, 41}

These six flip-flops form the two ends of the accumulator register; the remaining 35 bits of information which constitute a word are stored on the memory disk. With appropriate timing this register shifts from the high-numbered to low-numbered end. Information is entered into the accumulator register via A_1 and the output is taken from A_1 . This register is used to hold intermediate and final results of all arithmetic operations.

A₄₂ Logical Function of Flip-Flops and Registers

A flip-flop used as an auxiliary to the A-register and utilized for certain operations as follows:

During left-shift operation it is added to the A-register:

$$1^{a}_{42} = A_{1}M_{4}D_{2}'T_{41a}'C$$

During floating multiply while adding exponents, A_2 recirculates to A_{42} :

$$1^{a}_{42} = A_{2} M_{10} C$$

 $0^{a}_{42} = A_{2}' M_{10} C$

During square root operation it copies the sum flip-flop:

$$1^{a}_{42} = 5 M_{2} C$$

Stores sign bit in decimal fill:

$$1^{a}_{42} = F_{3}' F_{1} N_{0} P_{0} E_{2}' E_{1}^{C}$$

Store address; sets N_7 to select first or second address to be stored; A_{42} , RIGHT, second address; A_{42} ' LEFT, first address. copies G_0 information from Z-register:

$$a_{1}a_{42} = Z_{1}I_{2}I_{4}N_{9}C$$

Determines decimal command readout.

A Delay Flip-Flop (Alphanumeric Input)

Used in alphanumeric fill for read-Y (typewriter) and read-Z (photoreader) instructions:

Allows alphanumeric input 1 to 8 five-bit characters from keyboard:

$$a_{1n} = M_7 D_6 D_3' D_1 L_{p1} C$$

 A_n is also one-set by an F code from typewriter or tape reader when alphanumeric fill is desired from this source:

$$\mathbf{a}_{n} = \mathbf{F}_{5}' \mathbf{F}_{4} \mathbf{F}_{3} \mathbf{F}_{2}' \mathbf{F}_{1} \mathbf{C}_{t} \mathbf{C}$$

A₊ Delay Flip-Flop

This flip-flop is one-set for alphanumeric fill. After 8 characters have been struck, it remains one-set while the format is changed to command fill in order to enter the information (the alphanumeric flip-flop, A_n , is zero-set to receive the enter code). This flip-flop then functions to reset the input format to alphanumeric.

^B1, 2, 40, 41

These four flip-flops form the two ends of the B-register while the remaining 37 bits of information which constitute a word are stored on the memory disk. With appropriate timing this register shifts one bit at a time from the high-numbered end to the low-numbered end. Information is entered into this register via B_{41} and the output is taken from B_1 . This register is used to hold the operand and/or intermediate results of arithmetic operations.

^B42

This flip-flop is used in division to hold the sign of the quotient. It is used as an extension of the B-register during floating-multiply, floating-division, and square root.

B_ Photoreader Clutch-Brake Flip-Flop

This flip-flop is used to energize and de-energize the solenoid on the photoreader; hence the use of this flip-flop is to engage the clutch or apply the brake to the tape in the photoreader.

C₁ - C₆ Channel Register Flip-Flops

This register consists of a series of flip-flops. Its purpose is to indicate which one of the 64 channels in memory to read from or write into.

C_i Clock Jitter Flip-Flop

This flip-flop is used to delay the clock pulse by as much as 25 percent of the clock pulse width during marginal testing. The effect of this flip-flop is to provide an uneven clock pulse rate for the marginal testing. C_r Input Counter Reset Flip-Flop

This flip-flop is used to set the H-counter to a count of 0001 and the E-counter to a count of 100 during input and output operation.

C_{+} Code Conversion Time Flip-Flop

Because the typewriter and photoreader accept standard teletype code, it is necessary to convert the teletype code to the binary representation which is used internally in this machine. This flip-flop provides the one-bit timing for the necessary conversion.

D₀ Memory Read Gating Flip-Flop

This flip-flop is used to gate a command pair from memory into the Z-register. D_0 is one-set if S_0' is true at T_{41} . D_0 remains on for one complete word time (bit times 1 through 41) after which T_{41} resets it to zero.

D₁ - D₆ Operational Code Register

This register consists of a series of flip-flops $D_1 - D_6$. Its purpose is to hold the command that is to be executed. By means of the binary configuration in this register, gates are set up in the computer to allow the operation desired.

D₁₀ Loop Gating Flip-Flop

 D_{10} allows the command pair read from the loop into K_0 to be gated into the Z-register as required. D_0 is one-set for a loop address if S7' indicates that the desired word will appear under one of the read heads during the next word time. D_{10} remains on for one complete word time (bit times 1-41) at which time T_{41} resets it to zero.

D₁₁ Memory Write Gating Flip-Flop

This flip-flop is used to gate information into the memory write flipflops. From there it enters the memory write amplifiers and is written into memory. D_{11} comes on only when sector agreement has occurred and stays on for one word time after which T_{40} resets it to zero.

E₀ Add-Subtract Indicator Flip-Flop

This flip-flop is used to establish whether absolute addition or absolute subtraction is required when addition or subtraction is to be performed; that is, whether to add or subtract the two quantities algebraically.

E₁₋₃ Input Sequence Counter

This counter counts the number of times the P_0 flip-flop is one-set, hence this counter counts the number of legitimate characters being entered.

E 20 Number Fill State Flip-Flop

During number fill it becomes necessary to multiply the contents of the R-register by ten. This flip-flop provides the necessary timing to accomplish this multiplication.

E₃₀ Number Fill State Flip-Flop

This flip-flop provides the timing logic for adding the contents of the F-register to the contents of the R-register during number fill. This flip-flop also provides the timing for clearing the F-register.

E₄₀ Number Fill State Flip-Flop

This flip-flop provides the timing logic for multiplying the contents of the B-register by ten during number fill. This flip-flop also includes the timing for copying the contents of the R-register into the A-register. Another function of this flip-flop is to reset the Ecounter to 010.


F₀ Fill Order Counter Flip-Flop

This flip-flop is used to establish the input format to receive a location and set the location counter.

F₁ - F₅ Input-Output Register

These five flip-flops constitute the input-output register.

(a) During input mode three sources provide information: typewriter, photoreader, and keyboard. The first two devices generate a teletype or Baudot code (see figure) which is accepted by the input register flip-flops F_1 , F_2 , F_3 , F_4 , F_5 . They are set in accordance with the Baudot code sent to them. At a certain bit time later the state of these flip-flops is changed by the following equations to effect a translation to a corresponding binary code used internally in the computer.



The translation process from Baudot to binary is accomplished by specifically turning on or off F flip-flops as required for the translation with a configuration of the F flip-flops initially set by the teletype code input in combination with C_t (code conversion time flip-flop) (figure). In terms of the computer time base the F flip-flops are first set by the incoming information in Baudot code.

The F flip-flops are again set in a translation process to a binary configuration corresponding to the particular Baudot character (for internal logic of the computer which functions by use of the binary code).

F_{c1}, F_{c2} format control flip-flop

The four possible combinations of these two flip-flops is used to determine the format of the information to be output.

G₀ Half-Word Indicator Flip-Flop

This flip-flop is used to specify the first or second command depending on whether it is zero-set or one-set, respectively. When referring to a location which contains data (in contrast to a command), a zero is used to indicate the data is in command format and a one is used to indicate the data is in BCD format and occupies the location specified plus the following sector (two successive words).

G₁ - G₁₂ Location Counter

The location counter must contain the desired memory location to read from or write into. $G_7 - G_{12}$ determines the memory channel; $G_1 - G_6$ determines the sector.

H_o Transfer of Control-Verify Input Flip-Flop

During the verify mode of operation this flip-flop is initially set to zero and then a comparison is made between the information previously recorded in memory and the information currently being read by the photoreader. Disagreement results in setting this flip-flop which activates the verify error light. This flip-flop is also used to reset the location counter (K_g and G_o) when a transfer of control is indicated.

H₁₋₄ Readout Control Flip-Flop

This four-flip-flop counter counts the number of characters shifted through the output register by counting the times the N₈ flip-flop is one-set (which is once per character).

I Computer State Flip-Flop

This flip-flop is utilized for timing. During the time I_1 is true, the desired command pair is located and transferred from the memory to the Z-register. Since a full word was taken from memory, this function is not necessary for the second command in a pair.

I₂ Computer State Flip-Flop

This flip-flop is utilized for timing. During the time I_2 is true, the word information referred to by the address of the command is located and transferred from memory to the B-register.

I₂ Computer State Flip-Flop

This flip-flop is utilized for timing. During the time I₃ is true, the operation designated by the command is executed. Also at this time the location counter is augmented to its succeeding value unless a transfer-of-control command is encountered.

I_{A} Computer State Flip-Flop

This flip-flop is utilized for timing. I_4 becomes true if the computer encounters a stop command or error. Therefore, I_4 is known as the noncompute flip-flop. During I_4 input-output operations such as computer fill, verify, or readout may be performed.

I₅ Computer State Flip-Flop

This flip-flop is utilized for timing. When a word has been filled into the accumulator and the ENTER button is depressed, I_5 becomes true and allows A₁ through A₄₁ to be copied into X₁ through X₄₁, and then the word enters the memory.

During floating square root, I_5 becomes true if the exponent does not have to be denormalized. If I_5 does not become true, then the exponent needs denormalizing.

J Overflow Error Flip-Flop

This flip-flop is one-set when a number exceeding the capacity of the machine is called for; that is, when an attempt is made to enter too large a number or when the results of an arithmetic operation exceed absolute one. This flip-flop activates the overflow error light.

J₁₃ Output Error Flip-Flop

During output operations the computer directs a signal to the output device which in turn transmits to the computer a signal signifying the character being output. If the two signals are not identical, this flip-flop is set to activate the output error light.

K₀ Loop Read Flip-Flop

This flip-flop copies bit by bit the information being gated from the loop memory and acts as a buffer between the loop memory and the register to which the information is being transferred.

K Computation Carry Flip-Flop

This flip-flop is used in the logic to determine whether a carry or borrow arithmetic condition has been made in addition and subtraction.

K_{σ} Carry Flip-Flop for Location Counter

This flip-flop comes on at bit time 2 and stays on until a zero is shifted into G_1 during N_4 timing. This is done to provide the one input to the counter, counting it up to the next location.

K Carry Flip-Flop for Computation Cycle Counter

This flip-flop injects the "one" which makes the Q-counter a one-input adder. It serves also to inject the zero to the Q-counter the first word time following the execution of a command or arithmetic operation.

K_ Carry Flip-Flop for Sector Counter

This flip-flop comes on at bit time 2 and stays on until a zero is shifted into S_1 during N_1 timing. This is done to provide the one input to the sector counter.

L_{1, 2, 41} L-Loop Memory Flip-Flops

These flip-flops are used to delay the information by three bit times in the recirculation path to compensate for the difference in spacing between the write head and the two read heads. L_2 acts as a buffer between the memory and the K₀ flip-flop.

L L-Loop 4-Word Read Flip-Flop

This flip-flop is used as a buffer between the four-word read head and the K_0 flip-flop.

L Loop-Memory Selection Flip-Flop

This flip-flop selects whether the information will be gated out of the main memory or from one of the high-speed loops.

L_{p2}L-V-Loop Selection Flip-Flop

If the high-speed loop memory is indicated, this flip-flop is used to determine whether the L-loop or V-loop is indicated.

M_0 Operation-Type Flip-Flop

This flip-flop is used to specify the 00, 01, 02, and 03 code commands. It is used to decrease the number of inputs to "and" gates in the logic.

M₁ Operation-Type Flip-Flop

This flip-flop is used to specify the command codes 10 through 17 inclusive.

M₂ Operation-Type Flip-Flop

This flip-flop is used to specify the command codes 20 through 27 inclusive.

M₂ Operation-Type Flip-Flop

This flip-flop is used to specify the command codes 30 through 37 inclusive.

M_A Operation-Type Flip-Flop

This flip-flop is used to specify the command codes 40 through 47 inclusive.

M₅ Operation-Type Flip-Flop

This flip-flop is used to specify the command codes 50 through 57 inclusive.

 M_{L} Operation-Type Flip-Flop

This flip-flop is used to specify the command codes 60 through 67.

M₇ Operation-Type Flip-Flop

This flip-flop is used to specify the command codes 70 through 77.

 M_{o} Operation-Type Flip-Flop

This flip-flop is used to specify the command codes 04, 06, 44, and 46.

M_o Operation-Type Flip-Flop

This flip-flop is used to specify the command codes 05 and 07.

M₁₀ Operation-Type Flip-Flop

This flip-flop identifies the operation of adding or subtracting the exponents and storing the resultant exponent in the X-register during floating multiplication and division. This operation takes place in two word times.

M Memory Read Flip-Flop

This flip-flop is used to copy the information being gated from main memory. It acts as a buffer between the main memory and the register to which the information is being directed.

M_{wl} Main Memory Write Flip-Flop

This flip-flop is used to write a binary "0" in main memory when it is zero-set.

M_{w2} Main Memory Write Flip-Flop

This flip-flop is used to write a binary "1" in main memory when it is zero-set.

No Fill Decimal Number Flip-Flop

This flip-flop establishes the input format so that the computer will accept a decimal integer and transform it to a four-place binary equivalent.

N₁ Sector Counter Timing Flip-Flop

This flip-flop comes on at bit times 3 or 23 and stays on through bit times 8 or 28 respectively, depending on the half-word indicated. During this time it allows the sector counter to shift and augment one count. It is also a timing gate interval for N5 and sector selector flip-flops. N, Operation Code Timing Flip-Flop

This flip-flop comes on at bit times 14 or 34 and stays on through bit times 19 or 39 respectively, depending on the half-word indicated. During these times it allows the operational code register to receive new information from the order register and to shift out the old.

 N_A Location Counter Timing Flip-Flop

This flip-flop comes on at bit times 3 or 23 and stays on through bit times 14 or 34 respectively depending on the half-word indicated. During these times it allows shifting and recirculating of the location counter.

N_c Channel Register Timing Flip-Flop

This flip-flop comes on at bit times 7 or 27 and stays on through bit times 14 or 34 respectively, depending on the half-word indicated. During this time it allows the channel register to receive new information from the location counter and to shift out the old. It is also a gate for the operation code timing flip-flop N₂.

N₄ Output Timing Flip-Flop

This flip-flop comes on at bit times 3 or 23 and stays on through bit times 7 or 27 respectively, depending on the half-word indicated. During these times it allows shifting of the input and output register $(F_1 - F_5)$.

N₇ Partial Substitution Order Flip-Flop

This flip-flop is used for the three one-word store commands, STO (store word), STA (store address), and SAX (store contents of the accumulator and exchange contents of the A- and X-registers). The use of this flip-flop is to provide the timing necessary to gate the information from A_2 to B_1 from which it is gated into memory.

N_o Readout Control Flip-Flop

This flip-flop provides conversion timing in the output register to convert from the internal representation of the computer to the teletype code. In turn, this flip-flop provides the input to the H-counter; that is, the H-counter counts the number of times the Ng flip-flop is one-set. N_{8a} Readout Timing Flip-Flop

This flip-flop is similar to N_8 except that it is used in BCD format output. (In BCD, the sign is legitimate only if it is minus. Plus signs are not punched or typed. The plus sign is used to generate a figs shift code.)

N₉ Sector Counter Timing Flip-Flop (Intermediate Timing Flip-Flop)

This flip-flop is turned on at bit times 2 or 22 depending on which half of the word is indicated. It is used as a timing gate interval for N_1 , N_4 , and N_6 timing flip-flops.

N₁₁ State Change Flip-Flop

This flip-flop is used to terminate the I₂, command interpretation state. The logic one-sets this flip-flop when the necessary interpretation of the command to be executed has been completed. This flip-flop becomes one-set during the last bit time of a word time. The following word time, it zero-sets both itself and the I₂ flip-flop which terminates the command interpretation state.

N₁₂ State Change Flip-Flop

This flip-flop is used to terminate the I₃, command execution state. During the last bit time of the last word time in the execution of an arithmetic operation or command, this flip-flop is one-set. The following bit time, as with N_{11} , it zero-sets both itself and the I₃ flipflop simultaneously which terminates the command execution state.

O₀ Fill Orders (Command Fill) Flip-Flop

This flip-flop is used in conjunction with logic to establish the command format-type of input; that is, the first character which is entered is treated as the sign which is a binary bit, the next six characters are converted to octal, the next character is treated as the half-word indicator and fills as a binary bit, the next character is treated as the sign of the second command and enters as a binary bit, the next six characters are filled as octal information, and finally the last character is the half-word indicator of the second command filling the last binary bit.

O₁ Fill Orders Flip-Flop

When this flip-flop is one-set, the input information accepted by the computer is an octal character. When this flip-flop is zero-set, the computer accepts only binary information.

P₀ Legitimate Code Flip-Flop

This flip-flop is set for one word time if the character being input is a legitimate character for the format selected.

P₁ - P₆ Young Digit Counter

This counter is used to count the number of binary bits in each word. This counter identifies each of the 41 bits within a given word and furnishes appropriate signals for timing control.

P_{d3} Delay Flip-Flop

This flip-flop provides a delay for determining whether the character being input is legitimate. During output operation this flip-flop indicates termination of the command and clears the F (output) register.

P Delay Flip-Flop

This flip-flop is used to reset the Q-counter to zero during inputoutput operation, other than alphanumeric.

Pma Delay Flip-Flop

Operation of this flip-flop is similar to that of P_m except this flip-flop is used during alphanumeric input-output.

Q_0 Computation Cycle Counter Flip-Flop

This flip-flop is used during floating addition and subtraction to determine the sign of the exponent and whether or not the exponent is zero.

Q₁ - Q₆ Computation Cycle Counter Flip-Flop

These six flip-flops constitute a one-input adder which counts the word times during the execution of commands in order that the operation being performed will be terminated at the proper time. R_{1, 2, 40, 41, 42, 43} R-Register Flip-Flops

These flip-flops form the two ends of the R-register while the remainder of the register is contained on the memory disk. R_{42} and R_{43} are not normally part of this register, but act to extend the register under special conditions.

R_{c1-c4} Readout Timing Flip-Flops

 R_{c1} is used to initiate a readout. R_{c2} is used in timing the shifting of information from the R-register and the B-register. R_{c3} is used in shifting the information into the nixies. R_{c4} is used to clear the previous display in the nixies.

S Sum-Difference Flip-Flop

During addition and subtraction, this flip-flop creates the sum or difference.

S₀ Memory Read Sector Selection Flip. Flop

This flip-flop is one-set, if during sector comparison, sector agreement is not reached. At the end of each word, T_{41} zero-sets S_0 . Therefore, if the next word provides us with sector agreement, S_0 remains zero-set. This provides D_0 or K_0 with the necessary terms to start gating information from memory.

S₁ - S₆ Sector Counter

This counter is used to count the number of word sectors of which there are 64 per revolution, always indicating the sector address of the next word to pass under a given read head. Such a counter is sometimes called a one-input adder.

S₇ - S₉ Loop Read Sector Selection Flip-Flop

These two flip-flops are used to determine whether the 4-word or 8-word read head is to be used for reading from the loops. The configuration of these flip-flops is dependent upon the sector comparison.

S₁₁ Memory Write Sector Selection Flip-Flop

This flip-flop is one-set, if during sector comparison, sector agreement is not reached. At the end of each word T_{41} zero-sets S_{11} .

Therefore, if the next word provides sector agreement, S_{11} remains zero-set, indicating that the desired sector is the next to appear under the write head.

S Readout Timing Flip-Flop

This flip-flop is used to determine whether to shift a binary bit (when it is one-set) or whether to shift an octal character (when it is zeroset) during output operation.

T₀ Tape Reader "On" Flip-Flop

This flip-flop is used to indicate to the computer that the photoelectric tape reader is turned on.

^T1, 2, 40, 41, 41a ^{Digit} Time Flip-Flop

These flip-flops are used throughout the computer logic as a timing reference. The digit counter could be used, but to save on logic terms the T flip-flops were used. They provide a term to represent the beginning (T_1) and a term to represent the end (T_{41}) of each word.

T Readout Timing Flip-Flop

During the time this flip-flop is one-set, information is shifted into the F (output) register. When this flip-flop is false during output, information is copied into the nixies.

TPP Tape Punch Pulse Flip-Flop

This flip-flop is used to indicate to the computer that either the punch or typewriter is in the process of punching or typing.

U₁, U₂, U₄₁ Computation Cycle Time Flip-Flops

During the execution of commands certain word times appear in numerous logic gates. U_1 and U_2 represent the first and second word times, respectively, of the execution of commands because of the importance of these word times. U_{41} is used to represent the last word time during the execution of a command.

V_{1, 2, 2a, 41} V-Loop Flip-Flops

Identical to the L-flip-flops of the same number

X₀ Origin Flip-Flop

This flip-flop is used to initialize the Young digit counter and the sector counter. It also provides us with a reference point on the memory disk. $1X_0 = X_{0r}$

X₁ - X₄₁ Register

This register has several uses. First, it is used as a buffer register for information coming from an input device. Second, it is used for the exponent portion of a floating-point number when the number is coming from memory.

X_o Punch Flip-Flop

This flip-flop is for initializing. When the punch coding solenoids have copied the output register $(F_1 - F_5) \times_9$ becomes true. This activates the punch clutch magnet and initializes the mechanics of punching.

X₁₀ Type Flip-Flop

This flip-flop is for initializing. When the typewriter coding solenoids have copied the output register $(F_1 - F_5) X_{10}$ becomes true. This activates the typewriter clutch magnet and initializes the mechanics of typing.

X₂₀ Blinker Flip-Flop

This flip-flop is used to blink the error-trouble indicator lights.

X₀, Origin Pulse Amplifier

 X_{or} is the amplifier used to amplify the origin pulse from the memory disk, and supply a signal to the origin flip-flop X_0 .

Z₁ - Z₄₁ Order Register

This register is comprised of 41 bit positions, 38 of which are contained on the memory disk. The other 3 are held in flip-flop's Z_1 , Z_2 , and Z_{41} . A read and write head is used as a recirculating register. Its purpose is to excerpt from memory the selected command word.

Z_{ch} Input Zeroing-Keyboard Stop Flip-Flop

This flip-flop is used to zero the F output register after each character is entered. This flip-flop is one-set by the E-counter in order to accomplish this purpose.

APPENDIX II. LOGIC EQUATIONS

INDEX FOR RECOMP II LOGICAL EQUATIONS

Code	Name	Page
A 0	Inhibit Fill Flip-Flop	477
A 1-3	A Register	400-3
A 39	A Register	403
A 40	A Register	404
A 41	A Register	405-8
A 42	A Register	409
Ad	A Register Display Selection Switch Setting	
A n	Delay Flip-Flops	456
A r	A Register Read Power Amplifier Output	403
A t	Delay Flip-Flops	457
A w	A Register Write Amplifier Input	403
В 1-2	B Register	410
в 40	B Register	411
B 41	B Register	412-4
В 42	B Register	415-6
Вс	Photoreader Clutch-Brake Flip-Flop	478
B r	B Register Read Power Amplifier Output	410
Βw	B Register Write Amplifier Input	411
C 1	Channel Register	371
C 2,3,4	Channel Register	372-3
C 5,6	Channel Register	373-4
Сb	Fill Commands Button	
Cf	Command Setting of Format Switch	
Сј	Clock Jitter Flip-Flop	496
Cr	Input Counter Reset Flip-Flop	477
C t	Code Conversion Time Flip-Flop	479
D 0	Memory Read Gating Flip-Flop	390
D 1, 2	Operation Code Register	375-6
D 3, 4, 5	Operation Code Register	377 -8
D 6	Operation Code Register	378
D 10	Loop Gating Flip-Flop	391
D 11	Memory Write Gating Flip-Flop	391
D f	Decimal Setting of Format Switch	
Dr	Reader Delay Flip-Flop	448

Code	Name	Page
E 0 E 1-3 E 20 E 30 E 40 E pl-p5 and	Add-Subtract Indicator Flip-Flop Input Sequence Counter "Number Fill" State Flip-Flop "Number Fill" State Flip-Flop "Number Fill" State Flip-Flop	444-5 474-5 476 476 476
E'pl-p5 E'll-t5 and E'tl-t5	"Punch" Echo Signals "Type" Echo Signals	
F 0 F 1 F 2 F 3 F 4 F 5 F cl, c2	Fill Order Counter Flip-Flop Input-Output Register Input-Output Register Input-Output Register Input-Output Register Input-Output Register Format Control Flip-Flop	460 462-3 464-5 466-7 468-9 470-1 472
G 0 G 1, 2 G 3-10 G 11, 12	Half-Word Indication Flip-Flop Location Counter Logic Location Counter Logic Location Counter Logic	451 385 385-6 386-7
H 0 H 1-4 H c	Transfer of Control-Verify Input Flip-Flop Readout Control STOP COMPUTE Button	446 452
I 1 I 2,3 I 4 I 5	State Flip-Flop State Flip-Flop State Flip-Flop Input Buffer Fill Flip-Flop	436 437 438 457
J 0 J 1-6 J 7-12 J 13	Overflow and Error Flip-Flop Sector Agreement Signals for Readout Channel Set Signals for Readout Output Error Flip-Flop	447 449-0
K 0 K 1-5 K a K f	Loop Read Flip-Flop Input Channel Switches 1 through 5 Computation Carry Flip-Flop KEYBOARD FILL button	435 443

Code	Name	Page
Кg	Order Counter Carry Flip-Flop	387
K pl-p5	Photoreader Input Channels 1 through 5	
Kq	Computation Cycle Counter Carry Flip-Flop	383
Ks	Sector Counter Carry Flip-Flop	370
L 1-2	L Memory Loop	428
L 2a	L Loop 4-Word Read Flip-Flop	428
L 41	L Memory Loop	429-0
Lb	Fill "Location" Button	
L pl	Loop-Memory Selection Flip-Flop	431
L p2	L-V Loop Selection Flip-Flop	431
Lr4	L Loop Read Amplifier Output from 4-Word Read Head	429
L r8	L Loop Read Amplifier Output from 8-Word Read Head	429
L w	L Loop Write Amplifier Input	429
M 0-2	Operation Type Flip-Flops	395-6
M 3-5	Operation Type Flip-Flops	3 96 - 7
M 6-10	Operation Type Flip-Flops	398-9
M d	Display Selection Switch Setting for Memory	
M r	Memory Read Flip-Flop	496 -7
M ra	Memory Read Power Amplifier	492
M rb	Memory Read Power Amplifier	492
M rc	Memory Read Power Amplifier	493
M rd	Memory Read Power Amplifier	493
M re	Memory Read Power Amplifier	<u>494</u>
M rf	Memory Read Power Amplifier	494
M rg	Memory Read Power Amplifier	495
M rh	Memory Read Power Amplifier	495
M r0-r63	Memory Read Amplifier Outputs from Channels 0-63 Respectively	
M s	Memory Sync Flip-Flop	496
M wl	Main Memory Write Flip-Flop	479
M w2	Main Memory Write Flip-Flop	480
N 0	Fill Decimal Number Flip-Flop	458
N 1	Sector Counter Timing Flip-Flop	370
N 2	Operation Code Timing Flip-Flop	379
N 4	Location Counter Timing Flip-Flop	388
N 5	Channel Register Timing Flip-Flop	374

Code	Name	Page
N 6	Output Timing Flip-Flop	392
N 7	PS Order Flip-Flop	451
N 8	Readout Control	453
N 8a	Readout Timing Flip-Flop	455
N 9	Sector Counter Timing Flip-Flop	370
N 11	State Change Flip-Flop	439
N 12	State Change Flip-Flop	440-1
N b	Fill NUMBERS Button	
O 0	Fill Orders Flip-Flop	459
O 1	Fill Orders Flip-Flop	459
O f	Octal Setting of Format Switch	·
P 0	Legitimate Code Flip-Flop	461
P 1-6	Digit Counter	366 - 7
P d3	Delay Flip-Flop	456
P m	Delay Flip-Flop	456
P ma	Delay Flip-Flop	457
Q 0	Computation Cycle Counter	384
Q 1-6	Computation Cycle Counter	380 - 3
R 1-2	R Register	417-8
R 40	R Register	419
R 41	R Register	420-2
R 42	R Register	424
R 43	R Register	424
R b	Readout Activation Button	
R cl-c4	Readout Timing Flip-Flops	453-4
R d	Display Selection Switch Setting for R Register	
R gm	Mechanical Tape Reader ON Button	
R gp	Photoelectric Tape Reader ON Button	
R sm	Mechanical Tape Reader OFF Button	
R sp	Photoelectric Reader OFF Button	
R r	R Register Read Amplifier Output	419
R w	R Register Write Amplifier Inputs	419
S	Sum Flip-Flop	442
S 0	Memory Read Sector Selection Flip-Flop	389
S 1-6	Sector Counter	368-9
S 7	Loop Read Sector Selection Flip-Flop	389

Code	Name	Page
S 8	Loop Write Sector Selection Flip-Flop	390
S 11	Memory Write Sector Selection Flip-Flop	390
Sc	START COMPUTE Button	
S p	Preset Stop Switch ON	
S sA	Sense Switch for SPA Command	`
S sB	Sense Switch for SPB Command	
S sC	Sense Switch for SPC Command	
S sD	Sense Switch for SPD Command	
S x	Readout Timing Flip-Flop	455
S ul-3	Setup Buttons 1-3	
SO	"single Order" Position of Operation Switch	
SO ¹	"Continuous" Position of Operation Switch	
ТО	Tape Reader ON Flip-Flop	478
T 1	Sync Bit Time Flip-Flop	393
Τ 2	LS Bit Time Flip-Flop	393
T 40	MS Bit Time Flip-Flop	393
T41, 41a	Sign Bit Time Flip-Flops	393
Τd	Initial Time Delay and Error Reset Button	
Тg	Typewriter ON Button	
T s	Typewriter OFF Button	
Тр	"Punch" Echo Timing Pulse	
Τt	"Type" Echo Timing Pulse	
Тх	Readout Timing Flip-Flop	454
TPP	Tape Punch Pulse Flip-Flop	455
TPP k	Tape Punch Fulse for Keyboard	
TPP p	Tape Punch Pulse for Punch	
TPP rm	Tape Punch Pulse for Mechanical Reader	
TPP rp	Tape Punch Pulse for Photoelectric Reader	
TPP t	Tape Punch Pulse for Typewriter	
TPP 5	Input Sampling Signal = $(TPP)P_5$	204
U -12	Computation Word Time Flip-Flop	394
U 41	Last Divide Word Time Flip-Flop	394
V 1-2	V Memory Loop	432
V 2a	V Loop 4-Word Read Flip-Flop	432
V 41	V Memory Loop	433-4
V gm	Mechanical Tape Reader VERIFY Button	
V gp	Photoelectric Reader VERIFY Button	
V r4	V Loop Read Amplifier Output from 4-Word	432
	Read Head	

365b

Code	Name	Page
V r8	V Loop Read Amplifier Output from 8-Word Read Head	432
V w	V Loop Write Amplifier Input	432
W 0-63	Memory Write Amplifiers	481-491
X 0	Origin Flip-Flop	366
X 1, 2	X Register	425
X 9	Punch Flip-Flop	392
X 10	Type Flip-Flop	392
X 20	Blinker Flip-Flop	456
X 40	X Register	425
X 41	X Register	426-8
X or	Origin Pulse Amplifier	366
X d	X Register Display Selection Switch Setting	
X r	X Register Read Amplifier Output	425
Xw	X Register Write Amplifier Input	425
Y 0-12	"Preset Stop" Bit Agreement Signals	
Z 1, 2	Order Register	379
Z 41	Order Register	380
Z ch	Input Zeroing-Keyboard Stop Flip-Flop	473
Zd	Display Selection Switch Setting for	
Zr	Instruction Register	379
	Z Register Read Amplifier Output	379
Zw	Z Register Write Amplifier Input	517

This page intentionally left blank

RECOMP II LOGIC EQUATIONS

CIRCUIT BOARD LOCATION

ORIGIN FLIP-FLOPS

$$X_{o} \qquad X_{o} = X_{or}$$
$$x_{o} = X_{or}$$

XOR ORIGIN PULSE AMPLIFIER

YOUNG DIGIT COUNTER

$$P_{1} = P_{5}'P_{1}'X_{0}'$$

$$+ P_{6}'P_{5}P_{4}'P_{3}'X_{0}'$$

$$563-9$$

$$_{0}P_{1} = P_{5}P_{1}$$
 463-34
+ X 463-34

$$P_{2} = P_{1} \times \frac{1}{6}$$

$$P_{2} = P_{1}'$$

$$+ X_{0}$$

$$461-18$$

$$461-19$$

$$460-19$$

YOUN	IG DIGIT COUNTER (Cont)	
P₃	$_{1P_3} = P_2$	264-19
	$oP_3 = P_2'$	263-19
P4	$_{1P4} = P_3 X_o'$	265-18
	$_{0}P_{4} = P_{3}'$	263-34
	+ X •	263-34
P5	$P_{s} = P_{4} X_{o}^{\dagger}$	261-18
	$oP_5 = P_4'$	260-34
	+ X o	260 - 34
P	$1P_6 = P_6'P_5 P_4'P_3'P_2'$	159-9
	$oP_{c} = T_{41}$	259-19

SECTOR COUNTER

- $S_1 = S_2 N_1$ 402-18
 - $s_1 = S_2' N_1$ 202-18 + X₀ 202-19

$$S_2 | S_2 = S_3 N_1$$
 203-18
 $S_2 = S_3 N_1$ 403-34

$$S_{3} = S_{4} N_{1}$$
 404-18

$$s_3 = S_4 N,$$
 204-18
+X₀ 204-19

SECT	DR COUNTER (Cont)	
S4	$ls_4 = S_5 N_1$	405-18
	$_{0}S_{4} = 5_{5}'N_{1}$	206-34
	+ X o	206 - 34
S₅	$155 = 56N_{1}$	208-18
	$055 = 56N_{1}$	408-18
	+ X o	409-19
S	$15_{6} = S_{1}K_{5}N_{1}$	222-12
	$+S_{i}K_{s}N_{i}$	222-12
	$_{0}S_{6} = S_{1}K_{S}N_{1}$	418-12
	+SIKSNI	418-12
	+ X 。	420-19

SECTOR COUNTER (Cont)

$$K_{s} = T_{1}$$
 210-19
 $ok_{s} = S_{1}^{'}N_{1}$ 210-18

SECTOR COUNTER TIMING FLIP-FLOPS

$$N_{1}$$
 $n_{1} = N_{q}$ 411-19

$$on_1 = P_2 P_3$$
 410-18

$$N_{q} = G_{0} T_{1}$$

$$+ G_{0}' P_{5} P_{4}' P_{3}' P_{2}' P_{6}'$$

$$I09-9$$

$$on_a = N_q \qquad 208-19$$

CHANNEL REGISTER

$$C_{1} \quad _{1}c_{1} = C_{2} N_{5} \qquad 206-12$$

$$+ J_{7} R_{c_{1}} D_{3}' \qquad 206-12$$

$$+ M_{8} U_{1}' R_{41} X_{41} I_{5}' T_{2}' \qquad 103-9$$

$$+ M_{8} U_{1}' R_{41} X_{41} T_{2}' I_{5}' \qquad 104-9$$

$$c_{1} = C_{2} N_{5}$$

$$+R_{b} I_{4}$$

$$+M_{8} T_{41}$$

$$+M_{8} U_{1} C_{2} T_{40}$$

$$+M_{8} U_{1} C_{3} T_{40}$$

$$+M_{8} U_{1} Q_{0} Q_{1} T_{40}$$

$$+M_{8} U_{1} Q_{0} Q_{1} T_{40}$$

$$506-9$$

CHANNEL REGISTER (Cont)

$$C_{2} = C_{3} N_{5}$$

$$+ J_{8} R_{c_{1}} D_{3}^{'}$$

$$+ A_{2} M_{8} U_{1}^{'}$$

$$+ M_{0}$$

$$+ M_{0}$$

$$+ C_{2} = C_{3}^{'} N_{5}$$

$$+ R_{b} I_{4}$$

$$+ M_{8} T_{41}$$

$$+ M_{6} T_{41}$$

$$+ M_{5} T_{41}$$

$$C_{3} = C_{4} N_{5} + J_{q} R_{c1} D_{3}^{'} + B_{2} M_{8} U_{1}^{'} + B_{2} M_{8} U_{1}^{'} + C_{10} + C_{10$$

CHANNEL REGISTER (Cont)

$$C_{4} = C_{5} N_{5}$$

$$+ J_{10} R_{c1} D_{3}$$

$$+ M_{8} U_{1}' T_{1}$$

$$263-10$$

$$264-12$$

$$264-12$$

$${}_{0}C_{4} = C_{5}' N_{5} \qquad 264-34 \\ + R_{b} I_{4} \qquad 264-34 \\ + M_{8}Q_{2} X_{1}' T_{1}' U_{1}' \qquad 164-25 \\ + M_{8}Q_{2}' X_{1} T_{1}' U_{1}' \qquad 164-25 \\ + M_{8}T_{41} \qquad 268-34$$

$$C_5 = C_6 N_5$$
 477-18
+ $J_{11} R_{c1} D_3^{+}$ 477-10

$$_{0}C_{5} = C_{6}N_{5}$$
 277-34
+ $R_{b}I_{4}$ 277-34

CHANNEL REGISTER (Cont)

$$C_{6} \ _{1}c_{6} = G_{1} I_{1} N_{5}$$

$$+ Z_{1} I_{2} N_{5}$$

$$+ J_{12} R_{c1} D_{3}^{'}$$

$$c_{6} = G_{1}^{'} I_{1} N_{5}$$

$$+ Z_{1}^{'} I_{2} N_{5}$$

$$+ R_{b} I_{4}$$

$$265 - 12$$

$$265 - 12$$

$$265 - 12$$

$$265 - 12$$

$$264 - 10$$

CHANNEL REGISTER TIMING FLIP-FLOPS

$$N_5 = D_0 D_{10} D_{11} R_{c1} I_3 N_1 P_5$$
 174-18
ons = $P_5 P_4 P_3$ 276-10

OPERATION CODE REGISTER

D,	$d_1 = D_2 N_2$	214-34
	+NoCr	214-34
	+ M8 U1 C1 T41	215-27
	+ M10	214-19
	$+ I_5 I_2 T_{41}$	215-27
	+ B42 I2 I4 T40	411 - 24
	$od_1 = D_2' N_2$	413-34
	+Rci	+12-34
	+ N12	412-34
	$+MqM_4$	413-34
	+ M6 D6'	411-34

OPERATION CODE REGISTER (Cont)

$$D_{2} \quad |d_{2} = D_{3} N_{2} \qquad 478-34 \\ + R_{c1} \qquad 478-34 \\ + B_{42} I_{4}' I_{2} T_{40} \qquad 568-25 \\ od_{2} = D_{3}' N_{2} \qquad 477-34 \\ + M_{4} D_{3}' T_{41a} \qquad 475-27 \\ + N_{0} C_{\lambda}' \qquad 477-34 \\ + M_{0} \qquad 475-27 \\ + M_{1} U_{2} \qquad 476-10 \\ \end{array}$$

OPERATION CODE REGISTER (Cont)

$$D_{3} \quad _{1}d_{3} = D_{4} N_{2}$$

$$+ M_{3} D_{2}'$$

$$+ M_{3} D_{2}'$$

$$+ J_{0} I_{2} I_{4}' T_{40}$$

$$+ J_{0} I_{2} I_{4} I_{3}$$

$$+ J_{0} I_{2} I_{4} I_{3}$$

$$+ U_{2} N_{4} M_{1}'$$

$$+ U_{2} N_{4} M_{1}'$$

$$+ M_{1} T_{41}$$

$$209 - 34$$

$$212 - 34$$

$$+ I_{4}$$

$$+ M_{10} D_{2} U_{2} T_{41}$$

$$+ M_{10} D_{2} U_{2} U_{2$$

508-T-6

OPERATION CODE REGISTER (Cont)	
$D_5 = 1d_5 = D_6 N_2 B_{42}$	266-12
+ I 4	266-12
$+ M_2 T_X$	264-18
$od_5 = D_6 N_2$	466-18
+ Bq2 I4 I2	566 - 9
$D_6 1d_6 = Z_2 N_2$	474-18
$+ B_{42} I_{4} I_{2} T_{40}$	468 - 27
$od_6 = Z_2 N_2$	475-34
+ I ₄ P _{d3}	475-34
+ Rci	475-19
+ N 12	475-19
+ I5 T41a	475-18

OPERATION CODE TIMING FLIP-FLOPS

$$N_2 = I_2 I_4 N_5 P_4 P_2 P_1'$$
 554-9

$$on_2 = P_2 P_1$$
 454-24

ORDER REGISTER

$$Z_{1} , z_{1} = Z_{2} M_{5}' + 68-34 + 68-34 + Z_{2} B_{42} + 268-34 + 68-34 + 279-19 + M_{5} B_{42} + 279-19 + 276-18 Z_{2} + Z_{2} = Z_{1} Z_{2} = Z_{1}$$

$$oZ_2 = Z_{\Lambda}$$
 533

$$Z_W = Z_{41}$$

 $Z_W = Z_{41}$
 $Z_W = Z_{41}$
 $Z_W = Z_{41}$

ORDER REGISTER (Cont)

$$Z_{41} = M_{\pi} D_{0} I_{1}$$

$$+ Z_{1} I_{1}'$$

$$+ K_{0} D_{10} I_{1}$$

$$230-12$$

$$230-12$$

$$230-12$$

$$o Z_{41} = M_{\pi}' D_{o} I_{1}$$

+ $Z_{1}' I_{1}'$
+ $K_{o}' D_{10} I_{1}$
231-12
231-12
231-12

COMPUTATION CYCLE COUNTER

COMPUTATION CYCLE COUNTER (Cont)

$$Q_2 = Q_3 N_1 M_8'$$

+ $Q_1' M_8 T_{40}$ 418-27

$$0Q_2 = Q_3 N_1 M_8$$
 418-10

$$+ I_5 T_{41}$$
 420-18

$$Q_3 = Q_4 N_1 M_8$$
 115-25

$$+M_8I_5U_1C_2T_{40}$$
 (15-25)

$$0_{3} = Q_{4} N_{1} M_{8}$$
 212-10

508-T-6

COMPUTATION CYCLE COUNTER (Cont)

$$a_{4} = Q_{5}' N_{1} M_{8}'$$

+ $M_{8} Q_{5}' U_{2} T_{41}$ 104-25

NOTE: * Gates In Parentheses Are Redundant

COMPUTATION CYCLE COUNTER (Cont)

$$Q_{i} = Q_{i} K_{q} I_{3} P_{m} N_{i}$$
 112-25

$$K_{q} = K_{q} = T_{1} M_{0}^{*} M_{4}^{*} M_{10}^{*}$$

+ $T_{1} M_{0}^{*} M_{q}^{*}$ 457-27
457-27

$$okq = Q_1 N_1$$
 457-18

COMPUTATION CYCLE COUNTER (Cont)

ORDER COUNTER LOGIC

$$G_1 191 = G_2 N_4 263-18$$

.

.

• •

.

$$g_1 = G_2 N_4$$
 463-18

$$G_2 \quad 192 = G_3 \ N_4$$
 259-10

$$+F_5 F_4 F_3 F_2 I_4 P_{d3} T_{410} T_0'$$
 159-18

$$092 = G_3 N_4$$
 460-10

$$G_3 \quad 193 = G_4 N_4$$
 273-18

$$093 = G_4 N_4$$
 413-18

$$G_4 = G_5 N_4$$
 272-18
 $0g_4 = G_5 N_4$ 472-18

$$G_{5} = G_{6} N_{4}$$

~

385

ORDER COUNTER LOGIC (Cont)

- $G_{6} = G_{7} N_{4}$ 270-18
 - $096 = G_7 N_4$ 470-18
- $G_7 \quad 19_7 = G_8 \, N_4$ 269-18 $o g_7 = G_8' \, N_4$ 469-18
- $G_8 \quad 198 = G_9 \quad N_4 \qquad 453-18$ $og_8 = G_9 \quad N_4 \qquad 452-18$
- $G_{q} = G_{10} N_{4}$ $G_{q} = G_{10} N_{4}$ $G_{q} = G_{10} N_{4}$ $G_{q} = G_{10} N_{4}$ $G_{q} = G_{10} N_{4}$
- $G_{10} \quad 19_{10} = G_{11} \quad N_4 \qquad 259-18$ $o g_{10} = G_{11} \quad N_4 \qquad 459-18$
- $G_{11} \quad Ig_{11} = G_{12} \quad N_4 \qquad 254 18$ $og_{11} = G_{12} \quad N_4 \qquad 253 - 18$

ORDER COUNTER LOGIC (Cont)

$$+G_{1}K_{2}U_{1}N_{4}$$
 420-27

$$+Z_1 U_2 N_4$$
 420-27

$$+G_1K_2F_0U_1N_4 \rightarrow U_b$$
 $521-18$

$$0g_{12} = G_1 K_g F_0 U_1 N_4$$
 118-9

$$+ I_4 (S_{u1} + S_{u2} + S_{u3})$$
 220-18

$$K_{g} K_{g} = D_{II} I_{I} T_{I}$$

$$+ G_{o} I_{3} I_{4} U_{I} T_{I}$$

$$+ M_{2} J_{o} H_{o} I_{2} I_{4} T_{I}$$

$$+ (T_{o} D_{II} I_{1} T_{I})$$

$$+ (T_{o} D_{II} I_{1} T_{I})$$

$$+ (T_{o} D_{II} I_{1} T_{I})$$

$$o kg = G_1 N_4$$
 258-34
+ T410 258-34

ORDER COUNTER LOGIC (Cont)

$$N_{4} = H_{0} I_{4} U_{2} N_{q}$$

$$= I_{3} M_{8} M_{q} U_{1} T_{2}$$

$$= I_{3} M_{8} M_{q} U_{1} T_{2}$$

$$= F_{5} F_{0} I_{1} T_{1}$$

$$= H_{2} H_{0} I_{2} I_{4} T_{2}$$

$$= I_{1} N_{q} F_{0}$$

$$= I_{4} (S_{u1} + S_{u2} + S_{u3})$$

$$= H_{7} M_{q} T_{2}$$

$$= H_{1} H_{1} H_{q} T_{2}$$

$$on_{4} = P_{5} P_{4} P_{3}$$

216-10

508-T-6

SECTOR SELECTION FLIP-FLOPS

$$S_0 = G_1 S_1 I_2 I_3 N_1$$
 117-25

$$+G_{1}S_{1}I_{2}I_{3}N_{1}$$
 118-25

$$+Z_1S_1I_1I_4N_1$$
 117-25
+ $Z_1S_1I_1I_4N_1$ 118-25

$$+ I_2 R_{c1} T_1$$
 217-10

$$_{0}S_{0} = T_{41}$$
 218-19
+ $E_{3} J_{3} J_{2} J_{1} R_{c1} I_{2} T_{2}$ 117-18

$$S_{7} I_{57} = S_{0} D_{10}' M_{3}' N_{1} P_{4} P_{1}'$$

$$+ I_{4} I_{2}'$$

$$+ D_{6} D_{5} I_{2} T_{40}$$

$$S_{7} = T_{410}$$

$$273 - 19$$

SECTOR SELECTION FLIP-FLOPS (Cont)

$$S_{8} = S_{0} D_{10} M_{3} N_{1} P_{2}$$

$$I = I_{1} P_{2}$$

$$S_{8} = S_{1} T_{41}$$

$$+ I_{1} D_{10} T_{41}$$

$$+ N_{12}$$

$$I = I_{1} P_{10} P_{2}$$

$$I = I_{1} P$$

MEMORY READ GATING FLIP-FLOPS

$$D_{0} | d_{0} = S_{0} L_{P1} I_{1} I_{4} T_{41}$$

$$fi = 5i + D_{3} S_{0} L_{P1} I_{2} T_{41}$$

$$fi = 5i + D_{1} S_{0} L_{P1} I_{2} T_{41}$$

$$fi = 5i + S_{0} L_{P1} H_{0} I_{1} T_{41}$$

$$fi = 5i + D_{0} D_{4} S_{0} L_{P1} I_{2} T_{41}$$

$$fi = 5i + D_{0} D_{4} S_{0} L_{P1} I_{2} T_{41}$$

$$fi = 5i + 25$$

$$od_0 = D_0 T_{41}$$
 414-18

LOOP GATING FLIP-FLOPS

$$D_{10}$$
 $Id_{10} = S_7 L_{P_1} D_{10} I_3 D_3 T_{41}$ 503-18

$$+ S_{7} L_{PI} D_{10} I_{3} D_{4} T_{41}$$

$$+ I_{3} M_{0} D_{5} T_{1}$$

$$+ J_{10} T_{41}$$

$$+ J_{10}$$

MEMORY WRITE GATING FLIP-FLOPS

$$D_{11} \quad Id_{11} = S_{11} F_0 H_0 I_1 I_4 T_{40} \qquad 116-9$$

$$+ S_{11} D_6 D_5 D_4 D_3 D_1 I_2 T_{40}$$
 115-18

$$+ S_{11} M_6 D_3 T_{40}$$
 212-24

+
$$S_{11}$$
 H_o D₆ D₅ D₄ D₁ I₂ T₄₀ 116-18

$$d_{11} = D_{11} I_1 T_{40}$$

+ $D_{11} M_6 D_3 T_{40}$ 217-27
217-27

$$+M_3 U_2 T_{40}$$
 217-12

OUTPUT TIMING FLIP-FLOPS

$$N_6 = N_7 D_1 U_1 N_9 D_6$$
 520-9
on_6 = P_2 P_1 421-18

PUNCH FLIP-FLOPS

$$X_q = M_1 D_3 X_{10} Q_5 (TPP)' T_{41}$$
 105-9
 $o X_q = (TPP_p)$ 205-34
 $+ T_d$ 205-34

TYPE FLIP-FLOPS

$$X_{10} = M_7 D_2 D_1 Q_5 (TPP) T_{41} = 507-9$$

$$0 \times 10 = (TPP_t) = 409-34$$

$$+ T_d = 409-34$$

.

DIGIT	TIME FLIP-FLOPS	
T _I	$t_1 = T_{410}$	267-19
	$ot_1 = T_1$	467-1 9
T_2	$t_2 = T_1$	478-18
	$ot_2 = T_2$	478-19
T40	$t_{40} = P_6 P_5 P_3 P_2 P_1$	564-9
	$_{0}t_{40} = T_{40}$	463-19

T q 1	$ t_{41} = _{40}$	415-19
	$ot_{41} = T_{41}$	215-18
T41a	$1 \pm 41a = T_{40}$	266-19
	$at_{41a} = T_{41a}$	265-19

COMPUTATION CYCLE TIME FLIP-FLOPS

$$U_{1} \quad _{1}u_{1} = I_{3}' \qquad 272 - 19 \\ + M_{8} U_{1}'C_{1}'T_{41a} \qquad 273 - 27 \\ + M_{0} U_{2} T_{41a} \qquad 273 - 27 \\ + M_{1} M_{2}'U_{2} T_{41a} \qquad 173 - 25 \\ + M_{1} M_{2} U_{2} T_{41a} \qquad 173 - 25 \\ - M_{1} B_{42} Q_{6} T_{41a} \qquad 173 - 25 \\ o u_{1} = I_{3} U_{1} I_{5}'T_{41a} \qquad 272 - 24 \\ U_{2} \quad _{1}u_{2} = I_{3} U_{1} T_{41} I_{5}' N_{12}' A_{1}' \qquad 508 - 9 \\ o u_{2} = U_{2} T_{41} \qquad 409 - 18 \\ U_{41} \quad _{1}u_{41} = M_{2} D_{1}' Q_{6} Q_{4} Q_{1}'T_{41a} \qquad 576 - 18 \\ + M_{2} D_{1} Q_{6} Q_{4} Q_{1} T_{41a} \qquad 576 - 18 \\ - M_{2} D_{1} Q_{1} Q$$

OPERATION TYPE FLIP-FLOPS

$$M_{0} = J_{0} D_{0} D_{5} D_{4} D_{3} I_{2} N_{11} \qquad 151-18$$

$$om_0 = N_{12}$$
 452-19

$$M_{1} = J_{0} D_{6} D_{5} D_{4} D_{1} I_{2} N_{11}$$
 167-18

$$+ M_{10} D_2 U_2 I_{41a}$$
 267-24

$$om_1 = N_{12}$$
 267-12

$$+ N_7 T_{41a}$$
 263-18

395

OPERATION TYPE FLIP-FLOPS (Cont)

$$M_{2} | m_{2} = J_{0} D_{6} D_{5} D_{4} I_{2} I_{4} N_{11} \qquad 554-18$$

$$0 m_2 = T_d$$
 455-34

$$M_{3} | m_{3} = J_{0}' D_{6} D_{5} D_{4} I_{2} N_{11}$$

$$+ R_{c1} I_{2} N_{11}$$

$$om_{3} = N_{12}$$

$$+ T_{d}$$

$$513-18$$

$$413-10$$

$$213-34$$

OPER	ATION TYPE FLIP-FLOPS (Cont)	
M4	$m_4 = J_0 D_6 D_5 D_4 I_2 N_{11}$	120-9
	$+D_{5}D_{4}D_{3}I_{2}N_{11}J_{0}$	121-9
	+ Mo M8 U2 T41	220-24
	+ Mq B42 96 T41	219-24
	$0 m_4 = N_{12}$	222-34
	$+ M_4 D_2 D_3 T_{41}$	222-27
	+ T _d	222-34
	+ M& Mo Q5 U2 T41	119-18
	+ Mo Mo U, C, T41	122-9
	$+M_{9}U_{2}T_{41}$	222-10
	+ Is T41	222-27
M₅	$_{1}m_{5} = J_{0}' D_{6} D_{5}' D_{4} I_{2} N_{11}$	169-18
	$0m_{5} = N_{12}$	270-19
	+ T _d	269-19
	$+D_{3}U_{2}T_{40}$	274-10

OPERATION TYPE FLIP-FLOPS (Cont)

$$M_{6} | m_{6} = J_{0}' D_{6} D_{5} D_{4}' I_{2} N_{11}$$

$$+ M_{4} D_{3}' D_{2} D_{1}' T_{410}$$

$$+ M_{1} N_{7} T_{410}$$

$$o m_{6} = N_{12}$$

$$+ I_{4}$$

$$467 - 34$$

$$M_{7} \ _{1}m_{7} = J_{0} D_{6} D_{5} D_{4} I_{2} N_{11}$$

$$+ J_{0} D_{6} D_{5} D_{4} D_{1} I_{2} N_{11}$$

$$+ D_{5} T_{X} T_{41a} N_{12}$$

$$+ J_{13} I_{4}$$

$$o m_{7} = N_{12}$$

$$+ I_{4}$$

$$254-34$$

$$M_{8} \ _{1}m_{8} = D_{5}' D_{3} D_{4}' D_{1}' I_{2} N_{11} J_{0}' \qquad 514-18$$

$$o m_{8} = M_{0} U_{2} T_{41} \qquad 414-12$$

$$+ I_{5} T_{41} \qquad 414-12$$

$$+ T_{d} \qquad 422-19$$

OPERATION TYPE FLIP-FLOPS (Cont)

$$M_{q} = M_{q} = D_{6} D_{5} D_{3} D_{1} I_{2} N_{11} J_{0} D_{4}$$

$$+ M_{7} D_{6} U_{1}$$

$$478-10$$

$$om_q = B_{42}Q_6T_{41a}$$
 475-12

$$+ M_1 U_2$$
 + 15-12

.

$$M_{10} \quad Im_{10} = M_{9} M_{4} U_{2} T_{41a}$$

$$om_{10} = M_{10} U_{2} T_{41a}$$

$$+ T_{d}$$

$$459-24$$

$$459-10$$

$$459-19$$

A REGISTER

0^al (Next Page)

A REGISTER (Cont)

$a_1 = A_2 I_3 E_{30}$	202-27
+ A 2 I 3 M2 M10	202 - 24
+ A2 M2 E30 U41	202-27
$+ A_{3} D_{1} U_{41}$	202-10
+ R2 D1 U41	102-25
+ No Po T41 E2	102 - 25
+ F; E30	203-34
$+ I_2 T_{41}$	203-34
- R2 M10	202-34
$+ U_{41} T_{41}$	202-34
+ M, T41	205-18

A REGISTER (Cont)			
A_{2} $a_{2} = A_{3}$	53 E20 E40		416-27
+ A	3 I 3 M2		4 16-27
+ A	$_{3} M_{2} T_{41}$		417-27
+ R.	12 M2 D2 U41	Г ₄₁	517-9
+ A	3 U41		417-18
+ R	E20 I4		417-12
+ B	E 40 T41		417-27
+ A	3 E40 T41		417-12
$a_{2} = A_{3}$	I3 E20 E40		218-27
+ A	3 I3 M2		218-27
+ A	3 M2 T41		219-12
+ A	3 U41		218-18
+ R	E20 I4		219-!2
+ B	E40 T41		218-12
+ A	3 E40 T41		218-12

A REGISTER (Cont)

$$A_{3} = A_{r}$$
 529
 $a_{3} = A_{r}$ 529

$$A_{W} = A_{39}$$

 $A_{W} = A_{39}$
 $A_{M} = A_{39}$
 A_{39}
 A_{39}

$$A_{39} | A_{39} = A_{40} M_1'$$
 226-34
+ $A_{40} U_1$ 226-34

$$a_{39} = A_{40} M_1^{\prime}$$
 225-34

+ 5' M, U, T, 225-24

A REGISTER (Cont)

A 41	$A_{41} = A_1 I_3 P_0$	279-27
	+ B, M. D.	277-27
, ,	+ S M. $J_{c}^{\dagger} U_{2} T_{1}$	179-25
	+ 5' M. J. U2 T1	179-25
	$+ R_{43} M_1 U_2 T_1$	278-27
	+ S M2 TX U41 T	177-25
	+ R41 U41 T1	278-27
	+ R42 D' U41	279-12
	$+A_1B_1M_3D_3D_1$	177-25
	$+B_1M_3D_2D_1$	277-27
	$+ R_1 M_3 D_3 D_1$	279-24
	$+A,M_3D_2D_1$	279-27
	+ $A_1 M_4 D_2 U_1$	278 - 24
	+ A, M4 U1 T412	276-27

1^a41 (Cont Next Page)

A REGISTER (Cont)

1 ^{a} 41 (Cont)	
+ A2 M4 D, U, T, T40 T412	178-18
+ A 42 M4 D, U, T412	179-9
$+A_1M_4D_3D_2D_1$	178-25
$+R_1M_4D_3D_2D_1$	178-25
+ U_{41} T _X + $H_1 D_3 U_1 X_1$	279-34 275-24
+ F, N, P. T'	277-24
+ R42 E40 T410	279-12
+ A 42 E 40 T410	276-27
$+A_{+2}M_{2}T_{X}U_{1}U_{41}'$	176-25
$+ A_1 M_4 D_3 U_1$	176-25
+ A42 M10	279-18
+ A, M. M. M2 M3 M4 M10 P0	179-18
0 ^a 41 (Next Page)	

0

$$a_{41} = A'_{1} I'_{3} P'_{0}$$
 $479 - 12$ $+ B'_{1} M_{0} D'_{1}$ $479 - 27$ $+ M_{2} E_{20} U_{41} T_{1}$ $478 - 27$ $+ M'_{2} E_{20} U_{41} T_{1}$ $578 - 25$ $+ R'_{41} U_{41} T_{1}$ $479 - 12$ $+ R'_{42} D'_{1} U_{41}$ $478 - 12$ $+ R'_{42} M_{3} D_{3} D_{1}$ $577 - 25$ $+ A'_{1} M_{3} D_{2}$ $477 - 27$ $+ A'_{1} M_{4} D'_{2} U_{1}$ $477 - 27$ $+ A'_{1} M_{4} D'_{1} T_{41a}$ $476 - 27$ $+ M'_{4} D'_{1} T_{1}$ $478 - 12$ $+ U'_{1} M_{4} D'_{1} T_{41a}$ $578 - 25$ $+ A'_{2} M_{4} D_{1} U'_{1} T_{41a}$ $579 - 1$

0^a41 (Cont Next Page)

A REGISTER (Cont)

0^a41 (Cont)

$+ A_{1} M_{4} D_{3} D_{2} D_{1}$	579-25
$+ R_1 M_4 D_3 D_2 D_1$	579-25
+ F' N' P. T'	479-24
+ R42 E40 T41a	477-12
+ A 42 E 40 T410	476 - 27
$+ M_i u_i x_i'$	471-12
$+ A_1' M_4 D_3 U_1$	478-24
+ Mo UITI	478-27
$+ M_1 D_3' T_1$	477-12
+ A42 M10	479-34
+ A1 M0 M1 M2 M3 M4 M10 P0	579-18
+ A42 M2 TX U41	477-24
$+ B_1 M_3 D_2 D_1$	476-24
$+ N_0 P_0 E_2 E_3$	475-24

A REGISTER (Cont)

$$\begin{array}{rcl} A_{42} & _{1}a_{42} = A_{1}M_{4}D_{2}'T_{41a}' & _{158-25} \\ & +F_{3}'F_{1}N_{0}P_{0}E_{2}'E_{1} & _{158-18} \\ & +Z_{1}I_{2}I_{4}'N_{9} & _{158-25} \\ & +A_{2}M_{10} & _{258-12} \\ & +SM_{2} & _{258-12} \\ & +F_{c2}'D_{4}I_{4} & _{258-10} \\ & oa_{42} = A_{1}'M_{4}D_{2}' & _{458-12} \\ & +M_{4}T_{41a} & _{458-34} \\ & +F_{3}'F_{1}'N_{0}P_{0}E_{2}'E_{1} & _{558-18} \\ & +H_{0}'I_{2}T_{1} & _{458-12} \\ & +A_{2}'M_{10} & _{458-34} \\ & +S'M_{2} & _{458-18} \end{array}$$

B REGISTER

$$B_{1} = B_{2} M_{10} N_{7} E_{30}$$

$$+ E_{20}$$

$$+ X_{2} M_{10}$$

$$+ A_{2} N_{7}$$

$$b_{1} = B_{2} M_{10} N_{7} E_{20} E_{30}$$

$$I78-9$$

$$278-19$$

$$278-34$$

$$171-9$$

+
$$E_{30} I_4 T_{410}$$
 277-12
+ $X_2 M_{10}$ 277-12
+ $A_2 N_1$ 278-18

$$B_2 + b_2 = B_{\Lambda}$$
 530
 $b_2 = B_{\Lambda}$ 530

B REGISTER (Cont) Bw 1 bw = B40 obw = B40 B CHANNEL WRITE AMPLIFIER INPUTS B_{40} 1 $b_{40} = B_{41} M_0' M_3'$ 224-27 + \$ M. D. 225-27 $+B_{41}D_3D_2D_1$ 224-27 + B41 M0 D2 D1 225-27 + B+1 M3 D2 226-27 + B41 M3 D3 D2 226-27 0 b 40 = B41 M0 M3 227-27 + 5' M. D. 224-24 + B41 D3 D2 D 227-27 + B41 M0 D2 D1 125-18 + B41 M3 D2 228-27 + B41 M3 D3 D2 228-27

B REGISTER (Cont)

B REGISTER (Cont)

l^b41 (Cont

Cont)	+ B42 M10	261-10
	+ B42 A42 Rc2 H4 Tx	161-25
	+ B, M8 Q4 M0	160-25
	+ B2 M8 Q4 T, T40 T410	160-9
	+ B, M8 Q4 T410	160-25
o 641	$= M_{A} D_{o} I_{2}$	460-27
:	+ K' D10 I2	4 59-27
	+ B, M. M. M. M. I 3 Tx	561-9
	+ B, RciI + Po'Tx	561-25
	$+ N_0 P_0 E_3 E_2 P_1$	561-25

+ B₄₂ N₀ P₀ E₂ + S' E₄₀ T_{41a} + 61-10

+ X | X d I2 Rci 459-27

+ A, A, I₂ R_c, 560-25 $0^{b}41$ (Cont Next Page) 560-25

B REGISTER (Cont)

0^b41 (Cont)

$+R_{1}R_{d}I_{2}R_{cl}$	460-27
+ZiZdI2Rci	460-24
+ F' H4 Tx	461-12
$+ F_1 R_{c2} T_x$	461-12
+ B42 A42 Rc2 H4 Tx	560-25
+ B' M8 Q4 M0	559-25
+ B2 M8 Q4 T410	559- 25
+ B, M8 G4 T41a	461-27
$+M_8Q_4T_1$	461-27
$+M_{8}Q_{4}T_{40}$	460-12
+ B42 M10	460-12

B REGISTER (Cont)

$$B_{42} , b_{42} = A_{40} M_2 M_9 U_1 T_2$$

$$+ R_1 H_4 R_{c2} N_{12}$$

$$+ Z_1' G_0 I_2 P_6' P_5 P_4' P_3' P_2'$$

$$10^{9-25}$$

$$208-24$$

$$10^{-18}$$

$$+ B_2 N_0 P_0 E_2 T_{41}$$
 110-25

+
$$M_{q} Q_{6} Q_{4} Q_{1} T_{41}$$

+ $M_{1} D_{3} U_{1}$
110-24
210-24

0^b42 (Next Page)

B REGISTER (Cont)

$$b_{42} = I_4 R_1 R_{c2}$$

$$+ B_2 N_0 P_0 E_2$$

$$+ B_2 M_{10}$$

$$+ M_4 B_{42} T_{41}$$

$$+ N_{11} I_3 T_{41}$$

$$+ M_1 U_1$$

$$b_{12}$$

$$b_{12} H_{12}$$

R REGISTER

Rı	$r_1 = R_2 I_3 P_0$	269-27
	$+ M_0 T_1$ + $R_2 M_1 U_1$ + $R_2 M_1 T_{410}$	269-34 273-12 270-27
	$+M_2U_1$	270-34
	+ R2 MO MIM2 M10 I3	170-18
	$+R_2 N_0 P_0 E_2$	269-27
	+ E40 T1	269-34
	$+M_{10}T_1$	270 - 34
	+ M2 TX U41 T412	270-27
	+ R42 M2 U41 Tx T1	170-9

0^r1 (Next Page)

$$R_2 = 1 R_2 = R_1$$
 531
 $0 R_2 = R_1$ 531

R REGISTER (Cont)

RA R CHANNEL READ POWER AMPLIFIER OUTPUTS

$$R_{W} = R_{40}$$

 $R_{W} = R_{40}$
 $R_{W} = R_{40}$

R ₄₀	$1 \pi_{40} = R_{41} E_{30} U_{41}$	229-10
	+ S UAI TX Ma	127-25
	+ 5 E 30 I4	127-25
	+ R41 Tx	229-34
	+ R 41 Mg	229-34
	$0r_{40} = R_{41}E_{30}U_{41}$	228-10
	+ 5' U41 Tx Mq	126-25
	+ S' E30 I4	126-25
	$+R_{41}$ T _x	228-18
	+ R41 M9	229-18

R REGISTER (Cont)

$$R_{41} \quad _{1} n_{41} = R_{1} I_{3}' P_{0}' \qquad 267-27$$

$$+ R_{42} M_{0} Q_{3}' \qquad 164-9$$

$$+ A_{2} M_{1} D_{3}' \qquad 265-27$$

$$+ R_{2} M_{1} B_{42}' U_{1}' T_{40}' T_{41a} \qquad 165-9$$

$$+ A_{3} M_{1} B_{42}' T_{40} \qquad 265-27$$

$$+ A_{41} M_{1} B_{42}' T_{41a} \qquad 167-25$$

$$+ R_{42} M_{2} U_{41}' \qquad 163-9$$

$$+ B_{42} T_{x}' U_{41} M_{9}' \qquad 167-25$$

$$+ R_{1} M_{3} D_{3}' \qquad 266-27$$

$$+ M_{\lambda} L_{P1} D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1} \qquad 165-18$$

$$+ K_{0} L_{P1} D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1} \qquad 165-18$$

$$+ A_{1} M_{3} D_{3} D_{1} \qquad 264-24$$

$$+ R_{1} M_{3} D_{2} U_{1}' \qquad 264-27$$

$$+ R_{1} M_{4} D_{3}' D_{2}' \qquad 264-27$$

$$+ R_{1} M_{4} D_{3}' D_{1}' \qquad 264-27$$

l^r41 (Cont Next Page)

R REGISTER (Cont)

1^r41 (Cont)

$+ A_1 M_4 D_3 D_2 D_1$	169-9
+ $R_1 K_a M_4 D_3 T_{41a}$	166-25
+ R, Ka M4 D3 T41a	166-25
$+ E_{0} M_{4} D_{3} T_{410}$	265-24
+ S E ₂₀ I ₄	266-10
+ R42 E40	266-18
$(+R_1M_3I_4)$	264-27
$+ X_1 M_0 Q_3$	263-27
+ Mq M10 B42 X1 M4	165-25
+ R, M, M, M2 M3 M4 M9 I3	164-18
+ X2 TX U41 T40 T41a	165-25
+ $X_1 T_X U_{41} T_{410}$	263-27
$+ R_1 M_1 D_3 U_1$	263-24

0^r41 (Next Page)

$$o h_{41} = R_{1}' I_{3}' P_{0}'$$

$$+ R_{42}' M_{0} G_{3}'$$

$$+ A_{2}' M_{1} D_{3}'$$

$$+ A_{2}' M_{1} D_{3}'$$

$$+ A_{2}' M_{1} B_{42}' U_{1}' T_{40}' T_{41a}'$$

$$+ A_{3}' M_{1}' B_{42}' T_{40}$$

$$+ A_{3}' M_{1}' B_{42}' T_{40}$$

$$+ A_{41}' M_{1} B_{42}' T_{41a}$$

$$+ A_{41}' M_{1} B_{42}' T_{41a}$$

$$+ A_{41}' M_{2} U_{41}'$$

$$+ A_{41}' M_{3} D_{3}'$$

$$+ R_{42}' M_{2} U_{41}'$$

$$+ B_{42}' T_{3}' U_{41} M_{4}'$$

$$+ C_{25}'$$

$$+ R_{1}' M_{3} D_{3}'$$

$$+ K_{0}' L_{P1} D_{6}' D_{4} I_{3} I_{4}' D_{1}' U_{1}$$

$$+ A_{1}' M_{3} D_{3} D_{1}$$

$$+ A_{1}' M_{3} D_{2} U_{1}'$$

$$+ A_{1}' M_{4} D_{3}' D_{2}'$$

0^r41 (Cont Next Page)

R REGISTER (Cont)

$${}^{0^{T}41} (Cont) + X_{1} M_{0} Q_{3} + 463-27$$

$$+ R_{1} M_{4} D_{3} D_{1} D_{1} + R_{1} M_{4} D_{3} D_{2} D_{1} + R_{1} M_{4} D_{3} D_{2} D_{1} + R_{1} M_{4} D_{3} D_{2} D_{1} + R_{1} M_{4} D_{3} T_{41a} + 1665-25$$

$$+ R_{1} K_{a} M_{4} D_{3} T_{41a} + 1665-25 + R_{1} K_{a} M_{4} D_{3} T_{41a} + 1665-24 + R_{0} P_{0} E_{3} E_{2} + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-24 + 1655-25 + 16555-25 + 1655-2555 + 16555-2555-255-25 + 1655-2555-255-2555-255-25 + 16555-2555-255-25-2555-$$

R REGISTER (Cont)

R 12	$1_{R42} = R_2 M_0$	476-12
	+ R43 M2	476-34
	+ R2 E40	476-34
	$o_{A_2} = R_2 M_0$	276-12
	+ R43 M2	276-34
	+ R2 E40	276-34
R43		271-27
	+A, B, I3 M4 T410 TX U	1 171-9
	+ A' B' I3 M4 T410 U	171-25
	+ E Ka UI M4 T41a	171-25
	+ A, Ka U, M4 T412	271-24
	$+ R_2 U_1 T_{41a}$	271-27
	$0 r_{43} = R_2 T_{410}$	471-10
	+ Mi Eo Ka Tala	471-24
	+ A, Ka U, T41a	471-27
	+ T40	471-19

X REGISTER

$$X_1 = X_2$$
 476-19
 $x_1 = X_2$ 477-19

$$X_{2} | X_{2} = X_{r}$$

$$\int 32$$

$$\int 32$$

$$\int 32$$

$$\int 32$$

$$X_{W} = X_{40}$$

 $X_{W} = X_{40}$
 $X_{W} = X_{40}$
 $X_{W} = X_{40}$
 $X_{W} = X_{40}$
 $X_{W} = X_{40}$

$$X_{40} = X_{41} M_{10}$$
 228-34

+ 5 M₁₀ 228-34

$$0 \times 40 = X_{41} M_{10}$$
 227-34

+ 5' M10 227-34

X REGISTER (Cont)

1^x41 (Cont Next Page)

X REGISTER (Cont)	
1 ^x 41 (Cont)	
$+ A_1 M_1 D_3 U_1$	412-24
+ ×, ⊤×	414-34
+ M5 T41	419 - 34
$+ \times_1 I_3' I_5'$	410-29
$x_{41} = M_{r} L_{P1} M_4 U_1 Q_2$	121-25
+ K. LPI M4 UI Q2	120-25
+ X M & C + Q + T + i	121-25
+ X1 M8 C4 Q4 T41	120-25
$+ M_8 Q_2 Q_4 T_{41}$	222-24
+ X; Q4 U, M10	221-24
+ X, Mq M10 M4	122-25
$+ M_{10} U_1$	222-18
+ A' I, Is	221-10
+ X $M_8 M_9 I_5 U_1$ 0 ^x 41 (Cont Next Page)	122-25

X REGISTER (Cont) + G, N4 U, M5 $0^{\mathbf{x}}41$ (Cont) 221-27 + M5 G. T. 221-27 $+ X_{1}' D_{5} I_{5}'$ 223-10 + A' M, D3 U, 223-27 $+ X_{1}' T_{x}$ 223-18 + M5 U, N4 P2 223-24 $+ X'_{1} I'_{3} I'_{5}$ 123-9

L MEMORY LOOP

- $L_1 \quad l_1 = L_2 \qquad 215 19$ $o l_1 = L_2 \qquad 216 - 19$
- $L_2 = L_{RB}$ 535 ol_2 = L_{RB} 535

$$L_{2a} = L_{r4}$$

$$o L_{2a} = L_{r4}$$

Read Head

L Channel Read Power Amplifier Outputs From 8-word L_{r8} Read Head

 L_{r4} L Channel Read Power Amplifier Outputs From 4-word

 $\left\{\begin{array}{c} 1^{1}w = L_{41} \\ 0^{1}w = L_{41} \end{array}\right\}$ L_{w} L Channel Write Amplifier Inputs

$$L_{41} \quad I L_{41} = M_{r} M_{6} D_{3} D_{2} D_{1} T_{1} \qquad 128-9$$

$$+ A_1 M_3 D_3 D_1 L_{P1} L_{P2} T_1$$
 127-18

$$+ L_1 M_3 D_1$$
 228-12

+
$$L_1 D_1 L_{P2}$$
 226-12
+ $L_1 D_3 D_{10}$ 227-12

$$+ L_1 D_3 L_{P_2}$$
 226-12

$$a \mathcal{L}_{41} = M_{\mathcal{L}} M_{6} D_{3} D_{2} D_{1}^{'}$$

$$+ A_{1}^{'} M_{3} D_{3} D_{1} L_{P1} L_{P2}^{'}$$

$$+ A_{1}^{'} M_{3} D_{3} D_{1} L_{P1} L_{P2}^{'}$$

$$+ B_{1}^{'} M_{6} D_{3}^{'} L_{P2}^{'} D_{10}$$

$$+ L_{1}^{'} M_{3}^{'} M_{6}^{'}$$

$$+ L_{1}^{'} M_{3} D_{1}^{'}$$

$$+ L_{1}^{'} M_{3} D_{1}^{'}$$

$$+ L_{1}^{'} D_{2}$$

$$+ L_{1}^{'} D_{1} L_{P1}$$

$$+ L_{1}^{'} D_{1} L_{P2}$$

$$+ L_{1}^{'} D_{3}^{'} L_{P2}$$

$$+ L_{1}^{'} D_{3}^{'} L_{P2}$$

$$+ L_{1}^{'} D_{3}^{'} L_{P2}$$

$$+ T_{1}$$

508-T-6

L MEMORY LOOP (Cont)

$$L_{PI} = D_{0} D_{11} I_{3} R_{c1} T_{1}$$
 570-25

$$+ (V_d + L_d) I_2 R_{c1}$$
 570-25

$$oldsymbol{leq} P_I = G_1 I_1 N_5$$
 270-10
+ Z_1 I_1 N_5 270-12

$$+ M_{d} I_{2} R_{c1}$$
 270-12

$$L_{P2} = L_{P2} = G_1 N_1 P_5 P_2 I_1$$
 112-9

$$+ Z_1 N_1 P_5 P_2 I_1 I_4$$
 112-18

$$ol_{P2} = G_i N_i P_5 I_i$$
 512-25

$$+Z_1 N_1 P_5 I_1 I_4$$
 512-25

508-T-6

V MEMORY LOOP

 $V_1 = V_2$ 413-19 414-19

$$_{0}\vee_{i}=\vee_{2}^{i}$$

537

$$V_{2a} = V_{r4}$$

 $v_{2a} = V_{r4}$

 V_2 $V_2 = V_{LB}$ $v_2 = V_{LB}$

VAB VAB VAB

$$V_{W}$$
 $V_{W} = V_{41}$
 $V_{W} = V_{41}$ $V_{CHANNEL WRITE AMPLIFIER INPUTS$

V MEMORY LOOP (Cont)

$$V_{41} \quad V_{41} = M_{A} M_{6} D_{2} D_{1}^{'} T_{1}^{'}$$

$$+ A_{1} M_{3} D_{3} D_{1} L_{P1} L_{P2} T_{1}^{'}$$

$$+ B_{1} M_{6} D_{3}^{'} L_{P2} D_{10}$$

$$+ V_{1} M_{3}^{'} M_{6}^{'}$$

$$+ V_{1} M_{3} D_{1}^{'}$$

$$+ V_{1} M_{3} D_{1}^{'}$$

$$+ V_{1} M_{6} D_{3} D_{2}^{'}$$

$$+ V_{1} D_{1} L_{P1}^{'}$$

$$+ V_{1} D_{1} L_{P2}^{'}$$

$$+ V_{1} D_{3}^{'} D_{10}^{'}$$

$$+ V_{1} D_{3}^{'} D_{10}^{'}$$

 $+ V_1 D_3 L_{P2}$ 231-10

0^v41 (Next Page)

°,

$${}_{0}V_{41} = M_{R} M_{6} M_{2} D_{1}$$

$${}_{130-25} + A_{1} M_{3} D_{3} L_{P1} L_{P2} D_{1}$$

$${}_{130-9} + B_{1} M_{6} D_{3} L_{P2} D_{10}$$

$${}_{131-9} + V_{1} M_{3} M_{6}$$

$${}_{130-25} + V_{1} M_{3} D_{1}$$

$${}_{131-25} + V_{1} M_{6} D_{3} D_{2}$$

$${}_{131-25} + V_{1} M_{6} D_{3} D_{2}$$

$${}_{131-25} + V_{1} D_{1} L_{P1}$$

$${}_{230-27} + V_{1} D_{1} L_{P2}$$

$${}_{230-27} + V_{1} D_{3} D_{10}$$

$${}_{231-27} + V_{1} D_{3} L_{P2}$$

$${}_{231-27} + V_{1} D_{3} L_{P2}$$

$${}_{231-27} + T_{1}$$

V MEMORY LOOP (Cont)

$$K_0 = L_{2a} L_{P2} S_7 S_8$$
 163-25
+ $L_2 L_{P2} S_8$ 263-12

$$ok_0 = L_{20} L_{P2} S_7 S_8$$
 563-25

STATE FLIP-FLOPS

$$I_{1} \quad i \downarrow_{1} = Z_{cH} G_{o} N_{12} \qquad 472-10$$

$$+ Z_{cH} M_{5} N_{12} \qquad 472-12$$

$$+ N_{o} N_{12} \qquad 472-12$$

$$+ F_{4} F_{3} F_{2} F_{1} N_{o} A_{o} P_{d3} T_{4} \qquad 571-18$$

$$+ F_{5} F_{4} F_{3} F_{2} C_{A} P_{d3} N_{o} A_{n} \qquad 573-18$$

$$+ F_{5} F_{4} F_{2} F_{o} I_{4} P_{d3} \qquad 572-18$$

$$+ F_{5} F_{4} F_{2} I_{4} G_{0} A_{n} P_{d3} \qquad 572-18$$

$$o \downarrow_{1} = I_{1} D_{o} T_{41a} \qquad 272-10$$

$$+ I_{1} D_{10} T_{41a} \qquad 272-27$$

$$+ D_{11} T_{40} \qquad 273-34$$

$$+ I_{1} F_{o} T_{41a} \qquad 272-27$$

+ T_d 273-34

-

STATE FLIP-FLOPS (Cont)

$$oi_2 = I_2 N_{11}$$
 469-12

+
$$T_d$$
 + $(8-19)$
+ $I_2 H_0 T_{41}$ + $(9-12)$

$$I_3 = J_0' I_2 N_{11}$$
 202-12

$$+ I_2 I_4 N_{11}$$
 202-12

$$ois = N_{12}$$
 402-st

+
$$M_7 D_1 U_2 T_{41}$$
 402-24

STATE FLIP-FLOPS (Cont)

$$I_{4} \quad i_{4} = M_{7} D_{i} U_{2} T_{4i} \qquad +05-24 \\ \quad + Z_{CH} N_{12} \qquad 404-12 \\ \quad + J_{0} I_{2} N_{1i} \qquad 404-12 \\ \quad + T_{d} \qquad 404-12 \\ \quad + T_{d} \qquad 405-34 \\ \quad + J_{13} \qquad 405-34 \\ \quad 0i_{4} = F_{5}' F_{4}' F_{2} A_{n}' P_{d3} \qquad 102-9 \\ \quad + E_{3} E_{2} E_{i}' A_{n} A_{t}' P_{0} T_{4i} \qquad 103-18 \end{cases}$$

(

STATE CHANGE FLIP-FLOPS

1 n = B42 T40 I4 N 468-12 473-10 + D. T40 + D10 T40 473-12 + S' D6 D5 D' T40 573-25 + S8 LP1 D4 D3 D1 T40 573-9 + S , D4 D3 D1 T40 573-25 + D6 D3 D2 T40 473-24 + D6 D5 D, T40 472-27 + D6 D4 T40 472-27 + J. T+0 I4 468-12 + Ma Rci T40 473-27 + S , D6 D, T40 473-27 574-18 + D' D4 D3 T40 D. 473-19 0 n 11 = T410

40

STATE CHANGE FLIP-FLOPS (Cont)

STATE CHANGE FLIP-FLOPS (Cont)

.

1 ⁿ 12 (Cont)	+ M6 D3 Q4 T40	474-27
	+ T40 S56 M5 D2 D1 D3	575-9
	+ M6 D3 D10 T40	274-27
	+ M6 D3 D11 T40	574-25
	+ I4' I3 D6 Pd3 T40	574 -25
	+ T40 Ssd M5 D2 D1 D3	574 -9
	+ Tto Ssb M5 D2 D1 D3	174-9
	+ $M_7 D_3 D_2 D_1 T_{40}$	174-25
	+ $M_3 D_2 D_1 T_{40}$	174-25
oni	$_2 = T_{41a}$	275-19
		a section of the sect

SUM FLIP-FLOPS

$$S_{1} S = A_{1} B_{1} R_{1} K_{a}$$

$$+ A_{1} B_{1}' K_{a}'$$

$$+ A_{1} B_{1}' K_{a}'$$

$$+ A_{1} R_{1}' K_{a}'$$

$$+ A_{1} R_{1} K_{a}'$$

$$+ A_{1}' B_{1} R_{1} K_{a}$$

$$+ A_{1}' B_{1}' K_{a}$$

$$+ A_{1}' B_{1}' K_{a}$$

$$+ A_{1}' R_{1}' K_{a}$$

$$+ A_{1} B_{1} R_{1} K_{a}$$

$$+ A_{1} B_{1}' K_{a}$$

$$+ A_{1} B_{1}' K_{a}$$

$$+ A_{1} B_{1}' K_{a}$$

$$+ A_{1} B_{1} R_{1} K_{a}$$

COMPUTATION CARRY FLIP-FLOPS

$$K_{a} \quad _{i} k_{a} = E_{o} A_{i} B_{i} R_{i} M_{4}^{i} T_{4i}^{i} \qquad 512-18$$

$$+ E_{o}^{i} A_{i}^{i} B_{i} R_{i} M_{4}^{i} T_{4i}^{i} \qquad 512-9$$

$$+ R_{43} D_{i} U_{41} T_{1} \qquad 911-27$$

$$+ M_{4} U_{1}^{i} T_{1} \qquad 911-27$$

$$+ M_{4} U_{1}^{i} T_{1} \qquad 911-27$$

$$+ M_{4} U_{1}^{i} T_{1} \qquad 911-27$$

$$+ K_{a} = E_{o} A_{1}^{i} B_{i}^{i} M_{4}^{i} T_{1}^{i} \qquad 911-25$$

$$+ E_{o} A_{1}^{i} B_{i}^{i} M_{4}^{i} \qquad 911-25$$

$$+ E_{o} A_{1} B_{i}^{i} M_{4}^{i} \qquad 911-25$$

$$+ E_{o}^{i} R_{1} M_{4} D_{1} T_{1}^{i} \qquad 912-25$$

$$+ E_{o}^{i} R_{1}^{i} M_{4} D_{1} T_{1}^{i} \qquad 912-25$$

$$+ T_{41} \qquad 212-19$$

$$+ E_{o}^{i} R_{1} M_{4} D_{1}^{i} T_{1}^{i} \qquad 912-25$$

ADD-SUBTRACT INDICATOR FLIP-FLOPS

E。	$1e_0 = K_a M_0 T_{41a}$	155-25
	+ A' Ka M2 U' T410	156-25
	$+M_2 T_X U_2 T_1$	155-25
	+ Qo Mq M4 T40 + U41	258-24 256-19
	+ R41 M4 D3 T1	156-25
	$+N_{s}$	255-19
	+ Q. M. M. T+0	256-24
	+ Mq M2 U2 T412	255-24
	+ K' M10 T410	254-10
	+ M8 Mo T410	252-10

0^e0 (Next Page)

ADD-SUBTRACT INDICATOR FLIP-FLOPS (Cont)

$e_0 = A_{41} B_{41} M_0 D_2 U_1 T_1$	<i>155-1</i> 8
+ A 41 B41 M. D2 U1 T1	555-9
+ A +1 B+1 Mo D2	556-9
+ A41 B41 Mo D2	155-9
$+ M_2 U_1$	456-18
+ A, Ka M2 T41a	455-24
+ R 41 M4 D3 T1	556-25
+ Qo M4 D3 D, T40	556-25
+ X41 R41 M10 D2 U1 T1	555-18
+ X41 R41 M10 D2 U1 T1	156 - 9
+ X41 R41 M10 D2 U, T1	157-9
+ X41 R41 M10 D2 U1 T1	158-9
+F,	257-19

TRANSFER	OF	CONTROL-V	/ERIFY	INPUT	FLIP-FLOPS
----------	----	-----------	--------	-------	------------

Ho $1h_0 = M_4 M_8 M_9 D_3 U_1 T_1 + A_{41} M_5 D_2 U_1 T_1$	557-18 557-9
$+ A_{41} M_{5} D_{2} U_{1} T_{1}$	557-9
$+ A_{41} M_5 U_i D_i^{\dagger} T_i$	557-25
$+(J_{o} M_{5} D_{2} D_{1} T_{1})$	557-25
+ $\vee_{gm} I_4$	458-27
+ $M_7 D_1 T_2$	455-12
$+ M_5 D_3 U_1$	455-12
+ Vgp I4	458-27
$oh_0 = A_1 M_4 T_1'$	257-12
+ A, M 5 D3 D2 D, T, T410	157-18
+ J' T' I4	257-12
$+ I_3 I_4$	257-18
$+ R_{ci} J_{o}^{i}$	257-34
$+ U_2 N_4$	257-34
+ An At	252-1 8
$+ N_{12} I_{4}^{+}$	259-34

ERROR FLIP-FLOPS

$$J_{0} \quad i j_{0} = D_{1} E_{0} K_{a} M_{0} U_{1} T_{41} \qquad 5/8-9$$

$$+ K_{a} M_{2} U_{1} T_{x}' T_{41} \qquad 5/2-25$$

$$+ K_{a} D_{1} U_{41} T_{41} \qquad 5/2-25$$

$$+ X_{2} Z_{2}' H_{0} I_{2} T_{41}' \qquad 5/7-25$$

$$+ X_{2}' Z_{2} H_{0} I_{2} \qquad 5/7-25$$

$$+ R_{b} T_{0} \qquad 418-18$$

$$+ M_{2} E_{30} U_{1} F_{3}' \qquad 418-19$$

$$+ J_{13} + E_{40} T_{41} S \qquad 424-10$$

$$+ D_{6} D_{5}' D_{4} D_{3}' D_{2} D_{1} I_{2} T_{40} \qquad 5/8-16$$

READER DELAY FLIP-FLOPS

$$D_{R} \quad {}_{1} d_{R} = F_{5}' F_{4} F_{3}' F_{2}' F_{0}' A_{0}' P_{m} I_{1} \qquad 173-18$$

$$+ F_{5} F_{3} F_{2}' F_{1}' A_{0}' P_{m} I_{1} \qquad 172-18$$

$$+ F_{5}' F_{4}' F_{3} F_{2}' F_{1} P_{m} I_{1} \qquad 171-18$$

$$+ M_{2} N_{12}' \qquad 271-34$$

$$+ (R_{sm} + R_{sp}) T_{PP} 5 \qquad 271-34$$

$$+ N_{11} J_{0} \qquad 214-18$$

$$+ E_{3} E_{2} E_{1}' P_{ma} A_{t}' P_{d3} \qquad 172-4$$

$$o d_{R} = (R_{gm} + T_{g}) \qquad 473-34$$

$$+ N_{12} \qquad 473-34$$

$$+ N_{12} \qquad 472-34$$

$$+ N_{gp} \qquad 471-34$$

$$+ K_{g} I_{f} \qquad 472-34$$

$$+ T_{0}' \qquad 470-19$$

,		
J_{13}	$j_{13} = F_{t} E_{t}^{\dagger} T_{t}$	251-27
	+ F, KIR Tt	251-27
	+ $F_2 E_{t,2} T_t$	255-27
	+ $F_2' K_{2\kappa} T_t$	255-27
	+ $F_3 E_{t3} T_t$	255-12
	+ $F_3' K_{3K} T_t$	254-12
	+ $F_4 E_{t4} T_t$	254-12
	+ F_4 K _{4K} T _t	254- 27
	+ $F_5 E_{t5} T_t$	254-27
. *	+ F5 KSK Tt	255-12
	$+ F_1 E_{P_1} T_P$	253-12
	+ F' EPI TP	253-12
• • •	$+F_2 E_{P2} T_P$	253-27
ана 1997 — Полона 1997 — Поло	$+F_2E_{P2}T_P$	253-27
	$+F_3E_{P3}T_P$	252-12

l^j13 (Cont Next Page)

OUTPUT ERROR FLIP-FLOPS

OUTPUT ERROR FLIP-FLOPS (Cont)

1^j13 (Cont)

+ F3 Ep3 Tp	252-12
+ F4 EP4 Tp	252-27
+ F4 Ep4 Tp	252-27
+ F5 Eps Tp	251-12
$+F_5'E_{P5}T_p$	251-12

508-T-6

HALF-WORD INDICATOR FLIP-FLOPS 190 = Go I4 N12 Go 216-27 + Z H . I 4 U2 Ng 114-9 + G' M7 I4 216-27 + G1 F. N4 215-10 090= Go I4 N12 215-12 + Z, H. I4 U2 T2 115-9 + G. M. I4 215-12 + G' F. N4 216-12 $+ I_4 (S_{u1} + S_{u2} + S_{u3})$ 216-12

PS ORDER FLIP-FLOPS

$$N_{7} = N_{7} = A_{42} I_{2} N_{11} D_{6} D_{3}^{'}$$

$$= A_{42} M_{4} D_{3}^{'} P_{6}^{'} P_{5} P_{3}^{'} P_{1}^{'}$$

$$= I_{2} N_{11} D_{6} D_{5}$$

$$= I_{2} N_{11} D_{4} D_{3} D_{1}$$

$$= N_{7} = N_{7} T_{41}$$

$$= P_{2} P_{2} M_{4}$$

$$= 2I(-24)$$

READOUT CONTROL

Н,	$h_1 = H_1 R_{c4} N_8$	411-10
	+ R + H, H2 H3 Fo To	510-9
	$oh_1 = H_1 N_8$	411-12
	+ UI Cr A.	411-12
H ₂	$h_2 = H_2' H_1 N_8$	278-10
	$oh_2 = H_2 H_1 N_{\varepsilon}$	278-12
	+ U, Cr Ao	278 - 12
H ₃	$h_3 = H_3 H_2 H_1 N_8$	205-24
	$oh_3 = H_3 H_2 H_1 N_8$	105-25
	+ U, Cr A:	105-25
H4	$h_4 = H_4' H_3 H_2 H_1 N_8$	511-9
	$oh_4 = H_4 H_3 H_2 H_1 N_8$	511-25
	+ U, Cr A.	511-25
	$+N_{12}$	406-19

READOUT CONTROL (Cont)

$$N_{8} n_{8} = M_{2} D_{5} T_{X} T_{41} N_{12} 509-9$$

$$+ (TPP)' R_{c3} T_{40} 410-10$$

$$on_{8} = N_{8} 411-19$$

$$R_{c1} = J_{0}' D_{6}' D_{5} D_{4} D_{2} D_{1}' I_{2} N_{11}$$

$$= R_{b} I_{4}$$

$$= R_{c2}$$

$$= T_{d}$$

$$= T_{d}$$

$$= 516 - 18$$

$$= 516 - 18$$

$$= 516 - 18$$

$$= 516 - 18$$

$$= 516 - 18$$

$$= 516 - 18$$

$$= 516 - 18$$

$$= 516 - 18$$

$$= 516 - 18$$

$$= 516 - 18$$

$$R_{c2} \ _{1} \ _{c2} = R_{c1} \ I_{3} \qquad 214 - 12 \\ + M_{7} \ D_{6}' \ U_{1} \qquad 214 - 12 \\ o \ _{c2} = H_{4} \ N_{8} \qquad 215 - 34 \\ + I_{3}' \qquad 215 - 34 \\ + A_{42}' \ H_{3} \ H_{2} \ H_{1} \ N_{8} \qquad 113 - 9 \\ \end{cases}$$

READOUT TIMING (Cont)

$$R_{c3} | r_{c3} = M_3 T_X T_{41} N_{12}$$
 103-25
+(TPP) $P_m T_0' I_4 F_5$ 103-25

$$ohc3 = (TPP)' R_{c3} T_{40}$$
 205-10

$$R_{c4} = R_{c1} = 219 - 19 + T_o' C_r A_o' I_4 P_{d3} F_5 = 118 - 18$$

$$T_{X} , t_{X} = M_{3} D_{2} D_{1} Q_{1} T_{41a}$$

$$+ M_{7} D_{6}^{'} U_{1} T_{41a}$$

$$+ D_{5}^{'} P_{d3} T_{41a}$$

$$+ D_{6}^{'} D_{5} D_{4}^{'} D_{3} I_{2} N_{11} J_{0}^{'}$$

$$+ I_{5} I_{3} T_{41a}$$

$$+ N_{12}$$

$$+ N_{12}$$

$$553-9$$

$$+ 553-9$$

$$+ 553-9$$

READOUT TIMING (Cont)

$$N_{BA} = M_2 D_5 T_X T_{41} N_{12}$$
 176-9

$$on_{8a} = N_{8a}$$
 276-19

$$S_{x} = H_{3} H_{2} H_{1} N_{8} F_{c2} F_{c1}$$
 III-9

$$_{0}S_{x} = H_{2} H_{1} N_{8}$$
 209-12

TAPE PUNCH PULSE FLIP-FLOPS

$$TPP_{1}t_{PP} = (TPP_{p}) X_{10}' \qquad 457-12 + T_{0} Q_{0} P_{5}' P_{4}' P_{3}' P_{2}' P_{1} \qquad 559-18 + (S_{u} + TPP) I_{4} P_{5}' P_{4}' P_{3}' P_{2}' P_{1} \qquad 556-18 + T_{pPt} X_{9}' I_{4}' \qquad 457-12$$

 $ot_{PP} = (TPP_{AM})'(TPP_{K})'(TPP_{t})'(TPP_{p})' [S_{u1}S_{u2}S_{u3}S_{c}](TPP_{AP})' [S_{u2}S_{u3}S_{c}](TPP_{AP})' [S_{u3}S_{u3}S_{c}](TPP_{AP})' [S_{u3}S_{u3}S_{u3}S_{c}](TPP_{AP})' [S_{u3}S$

DELAY FLIP-FLOPS

.

	$+T_{d}$	274-19
	+ E' E' E' At Po T41	177-18
	$a_n = M_1' T_0'$	275-18
	+ A _t I ₅	474-12
	+ F_5 F_4 F_3 F_2 F_1 C_t	578-9
An	$a_n = M_7 D_6 D_3 D_1 L_{Pl}$	577-9
	$_{0} \times_{20} = \times_{20} \times_{0}$	255-18
X 20	$x_{20} = X_{20} X_{0}$	256 - 18
	$o Pd3 = Pd3 T_{40}$	219-18
	+ (TPP)' Pma T40	415-24
	+Ct	419-19
Pd3	$1P_{d3} = (TPP)' T_0' P_m T_{40}$	+ 18-24
	+ C _t	466 - 3 4
	+ J ₁₃	466-34
	$oPm = P_{d3}$	466-19
Pm	1 Pm = (TPP) J13 An P5 P4 P3 P2 P1	564-18

456

DELAY FLIP-FLOPS (Cont)

$$\begin{array}{rcl} A_t & _{1a_t} = (A_n \ P_m) & & 455 - 18 \\ & + \ F_5' \ F_4 \ F_3 \ F_2' \ F_1 \ C_T & & 552 - 9 \\ & oa_t = A_n' \ P_{d3} \ T_{40} & & 457 - 19 \end{array}$$

$$P_{ma} = (TPP) A_n P_5' P_4' P_3' P_2' P_1 577-18$$

$$Pma = P_{d3}$$
 474-34
+ $F_5'F_4'F_3'F_2'F_1'A_2'Q_0$ 563-18

INPUT BUFFER FILL FLIP-FLOPS

$$I_{5} I_{5} = F_{0}'T_{1} I_{1} P_{d3} F_{4} F_{3} F_{1}'A_{N}$$

$$+ M_{3}'I_{4} N_{12}$$

$$+ M_{3}'I_{4} N_{12}$$

$$+ M_{3}' L_{P1}' M_{8} D_{6} T_{2}$$

$$+ K_{0}' L_{P1} M_{8} D_{6} T_{2}$$

$$+ K_{0}' L_{P1} M_{8} D_{6} T_{2}$$

$$+ M_{8} D_{6} I_{5}' T_{41a}$$

$$571-25$$

$$271-10$$

FILL DECIMAL NUMBER FLIP-FLOPS

$$N_{o} = F_{5} F_{4} F_{3} F_{2} F_{1} C_{t}$$

$$+ N_{b} C_{\lambda} M_{3} I_{4}$$

$$416-24$$

$$n_0 = L_b$$
 416-34
+ F_ F' F' F' F' F' P'' 515-18

+
$$F_5 F_4 F_3 F_2 F_1 T_0 P_m$$
 515-18
+ C_b 416-34

+
$$F_5$$
 F_4 F_3 F_2 F_1 P_m 515-9
+ I_4 417-34

+
$$M_3$$
 417-34
+ $F_5'F_4F_3F_2'F_1P_m$ 519-9

•

FILL ORDERS FLIP-FLOPS

$$O_{0} \qquad O_{0} = F_{5}'F_{4}F_{3}F_{2}F_{1}'C_{t} \qquad 560-9 \\ + C_{b}C_{n}'M_{3}'I_{4} \qquad 559-9$$

$$00_{2} = L_{b}$$
 461-34

$$+ F_5 F_4 F_3 F_2 P_m T_0 F_1 561-18$$

$$+ N_{h}$$
 $+ C_{1-34}$
+ $E_{r} E_{2} E_{2} E_{2} P_{m}$ $560-10$

$$+ Ia$$
 460-24

$$O_{1} = N_{0}' P_{0} E_{3} O_{1}' F_{4}' = 574-25$$

$$+ O_{1}' N_{0}' P_{0} E_{2} F_{4}' = 576-25$$

$$+ A_{n} P_{0} O_{1}' = 475-10$$

$$276-24$$

FILL ORDER COUNTER FLIP-FLOP

Fo

$$\begin{array}{rcl}
 1f_{o} = F_{5} F_{4} F_{3} F_{2} F_{1} C_{t} & 152 - 18 \\
 + M_{7} I_{4} A_{n} & 254 - 24 \\
 + L_{b} C_{\lambda} M_{3} I_{4} T_{1} & 152 - 9 \\
 + E_{o} M_{3} N_{12} & 253 - 10 \\
 + M_{5} N_{12} Z_{cH} & 251 - 10 \\
 of_{o} = F_{5} F_{4} F_{3} P_{m} & 452 - 27 \\
 + N_{b} & 452 - 34 \\
 + I_{4} N_{12} & 453 - 34 \\
 + M_{3} N_{12} & 453 - 34 \\
 + C_{b} & 452 - 34 \\
 + C_{b} & 452 - 34 \\
 \end{array}$$

CIRCUIT BOARD

LEGITIMATE CODE FLIP-FLOP

$$P_{0} \quad P_{0} = F_{0} F_{5} F_{4} P_{d3} \qquad 270-24$$

$$+ O_{0} F_{5} F_{4} P_{d3} \qquad 169-25$$

$$+ O_{0} F_{5} F_{3} F_{2} P_{d3} \qquad 169-25$$

$$+ N_{0} F_{5} F_{4} P_{d3} T_{41a} \qquad 169-25$$

$$+ N_{0} F_{5} F_{3} P_{d3} \qquad 269-24$$

$$+ P_{d3} F_{1} F_{2} F_{5} N_{0} \qquad 170-25$$

$$+ A_{n} P_{d5} P_{ma} \qquad 271-12$$

$$oP_{0} = N_{0} P_{0} T_{41a} \qquad 470-12$$

$$+ P_{0} E_{2} T_{41a} \qquad 470-12$$

508-T-6

INPUT-OUTPUT REGISTER

$$F_{1} \quad {}_{1}f_{1} = K_{1} \quad I_{4} \quad (TPP)P_{5} \qquad 408-12 \\ + F_{5} \quad F_{3}^{1} \quad F_{2}^{'} \quad C_{t} \qquad 507-25 \\ + A_{1} \quad N_{0}^{'} \quad O_{1}^{'} \quad P_{0} \quad T_{1}^{'} \qquad 508-18 \\ + \quad F_{2} \quad O_{1} \qquad 408-34 \\ + \quad F_{2} \quad E_{30} \qquad 407-27 \\ + \quad B_{1} \quad S_{X} \quad T_{X} \quad N_{12}^{'} \qquad 507-25 \\ + \quad F_{2} \quad S_{X}^{'} \quad T_{X} \quad N_{12}^{'} \qquad 408-27 \\ + \quad F_{2} \quad S_{X}^{'} \quad T_{X} \quad N_{12}^{'} \qquad 408-27 \\ + \quad D_{5}^{'} \quad S_{X} \quad N_{8} \quad H_{1}^{'} \qquad 408-27 \\ + \quad D_{5}^{'} \quad S_{X} \quad N_{8} \quad H_{1}^{'} \qquad 408-27 \\ + \quad F_{4}^{'} \quad F_{2} \quad N_{8} \quad D_{5}^{'} \qquad 407-24 \\ + \quad F_{4}^{'} \quad F_{2} \quad N_{8} \quad D_{5}^{'} \qquad 408-10 \\ + \quad S_{U3} \quad I_{4} \qquad 407-18 \\ \end{array}$$

0^fl (Next Page)

,

INPUT-OUTPUT REGISTER (Cont)

$_{o}f_{1} = F_{3}'F_{2}C_{t}$	
	207-27
$+F_{4}'F_{3}F_{2}'C_{t}$	207-27
+ A, N, O, P. T'	107-9
$+ F_{2}' O_{1}$	208-12
$+ F_{2}' E_{30}$	208-12
+ $B_i S_x T_x$	208 -10
+ $F_2' S_X' T_X$	209-27
$+ F_{2}' N_{6}$	207-34
+ Z _{CH} I3	207-34
$+ M_3 N_8$	208-34
+ D5 P0' Pd3 T40	208-27
+ N12	207-19
+ D5 Pd3 T41	208-27
+ F3 F2 N82	209-27
$+ F_4 N_{8a}$	208-34

INPUT-OUTPUT REGISTER (Cont)

$$F_{2} \quad _{1}f_{2} = K_{2} \quad I_{4} \underbrace{(TPP)P_{5}}_{F_{2}} \qquad 403-12$$

$$+ F_{5} \quad F_{2} \quad C_{t} \qquad 403-27$$

$$+ F_{4} \quad F_{2} \quad F_{1} \quad C_{t} \qquad 403-27$$

$$+ F_{3} \quad O_{1} \qquad 404-34$$

$$+ F_{3} \quad E_{30} \quad M_{2}^{1} \qquad 404-27$$

$$+ F_{3} \quad E_{30} \quad T_{X} \quad N_{12}^{1} \qquad 404-27$$

$$+ F_{3} \quad R_{4} \qquad 404-27$$

$$+ F_{3} \quad N_{4} \qquad 404-34$$

$$+ \quad S_{c} \quad I_{4} \qquad 403-12$$

$$+ F_{4} \quad F_{3} \quad F_{2}^{1} \quad N_{8} \quad D_{5}^{1} \quad F_{1}^{1} \qquad 502-18$$

$$+ \quad F_{3}^{1} \quad F_{1}^{1} \quad N_{8} \quad D_{5}^{1} \quad F_{2}^{1} \qquad 504-25$$

$$+ \quad F_{4}^{1} \quad F_{3}^{1} \quad F_{2}^{1} \quad N_{8} \quad D_{5}^{1} \qquad 504-25$$

$$+ \quad F_{4}^{1} \quad F_{3}^{1} \quad F_{2}^{1} \quad N_{8} \quad D_{5}^{1} \qquad 504-25$$

$$+ \quad F_{4} \quad (S_{u_{1}} + S_{u_{2}} + S_{u_{3}}) \qquad 504-25$$

$$+ \quad N_{8a} \quad A_{42} \quad S_{X} \quad F_{1} \qquad 404-24$$

 $0^{t}2$ (Nex ige)

INPUT-OUTP	UT REGISTER (Cont)	
ofz	$= F_2 F_1 C_t$,203-27
	$+ F_4 F_1 C_t$	204-27
	$+F_5F_3F_2C_t$	204-27
	$+ F_{3}' O_{1}$	204-34
	$+ F_{3} E_{30}$	204-34
	+ F_3 T _X	204-12
	+ F3' N6	204-12
	+ N ₁₂	203-19
	+ ZCH I3	205-12
	+ M3 N8	206-10
	+ D5 Po Pd3 T40	205-27
	+ D5 Pd3 T41	205-27
	$+F_3'F_2F_1N_{BA}$	203-27
	$+ F_3 F_2 F_1 N_{Ba}$	206 - 27
	+ M2 E30	205-12
	$+N_{Ba}F_2F_4$	206-27

INPUT-OUTPUT REGISTER (Cont)

$$F_{3} = K_{3} I_{4} (\underline{TPP}) P_{5}$$

$$F_{3} = K_{3} I_{4} (\underline{TPP}) P_{5}$$

$$F_{5} I_{4} C_{1}$$

$$F_{5} F_{4} C_{1}$$

$$F_{5} F_{4} C_{1}$$

$$F_{4} F_{5} F_{2} F_{1} C_{1}$$

$$F_{4} F_{5} F_{2} F_{1} C_{1}$$

$$F_{4} F_{5} C_{1} C_{1}$$

$$F_{4} F_{5} C_{2} C_{1} C_{1}$$

$$F_{4} F_{2} C_{2} C_{2} C_{1} C_{2}$$

$$F_{4} F_{5} F_{2} C_{1} C_{1} C_{1} C_{2}$$

$$F_{4} F_{5} F_{2} C_{1} C_{1} C_{1} C_{2}$$

$$F_{4} F_{5} F_{2} C_{1} C_{1} C_{1} C_{2} C_{2} C_{1} C_{2$$

INPUT-OUTPUT REGISTER (Cont)

0

$$f_{3} = F_{5} F_{2} C_{t} + 09 - 27$$

$$+ F_{5}' F_{4}' F_{1}' C_{t} + 09 - 27$$

$$+ A_{1}' A_{n}' O_{1} + 09 - 27$$

$$+ A_{1}' A_{n}' O_{1} + 09 - 12$$

$$+ F_{4}' E_{30} N_{0} + 09 - 10$$

$$+ B_{1}' A_{42}' T_{X} M_{2}' + 508 - 25$$

$$+ N_{12} + 10 - 19$$

$$+ F_{4}' A_{42} M_{2}' T_{X} + 508 - 25$$

$$+ F_{4}' N_{6} + 09 - 12$$

$$+ Z_{cH} I_{3}' + 10 - 34$$

$$+ M_{3} N_{8} + 10 - 34$$

$$+ D_{5} P_{0}' P_{d3} T_{40} + 10 - 27$$

$$+ D_{5}' P_{d3} T_{41} + 10 - 27$$

$$+ F_{4}' F_{3} F_{2}' N_{80} + 509 - 25$$

$$+ B_{2}' M_{2} T_{X} + 509 - 25$$

$$+ F_{4}' A_{n} O_{1} + 07 - 10$$

467

INPUT-OUTPUT REGISTER (Cont)

$$F_{4} = K_{4} I_{4} (\underline{TPP}) P_{5}$$

$$F_{5} F_{3} F_{2} F_{1} C_{t}$$

$$F_{5} F_{4} F_{1} C_{t}$$

$$F_{5} F_{4} F_{1} C_{t}$$

$$F_{5} F_{4} F_{1} C_{t}$$

$$F_{5} F_{4} F_{3} F_{2} C_{t}$$

$$F_{5} F_{4} F_{3} F_{2} C_{t}$$

$$F_{5} N_{6}$$

$$F_{5} N_{6}$$

$$F_{5} N_{6}$$

$$F_{5} P_{2} F_{1} N_{8} D_{5}$$

$$F_{5} O_{1} A_{N}$$

$$F_{5} O_{1} A_{N}$$

$$F_{5} N_{6} Z07-10$$

$$F_{5} C_{1} C_{1} C_{1} C_{1} C_{1} C_{1} C_{1}$$

0^f4 (Next Page)

INPUT-OUTPUT REGISTER (Cont)

$of_4 = F_4 F_2 C_t$		407-12
+ E 30		407-19
+ B, A42 Tx		406-12
+ F5 N6		407-34
+ ZCH I3		407-34
+ M3 N8		407-12
+ D5 Po' Po3 T40		406-27
+ D5 Pd3 T41		406-27
+ N12		408-19
+ F' F' NBA		406-12
$+ F_{\overline{s}}^{+} O_{t}$		406-18
$+ A_o P_{d3} F_3 T_o$	408-24	

469

INPUT-OUTPUT REGISTER (Cont)

$$F_{5} = K_{5} I_{4} (\underline{TPP}) P_{5}$$

$$+ F_{4}' F_{3}' F_{1} C_{t}$$

$$+ F_{4}' F_{3} F_{2} C_{t}$$

$$+ F_{4}' F_{3} F_{2} C_{t}$$

$$+ F_{5}' F_{4} F_{3}' F_{1}' C_{t}$$

$$+ F_{5}' F_{4} F_{3}' F_{1}' C_{t}$$

$$+ F_{4}' F_{3}' F_{2}' N_{8} H_{1}$$

$$+ F_{2} F_{1}' N_{8} F_{4}'$$

$$+ F_{2}' F_{1} N_{8}$$

$$+ F_{4}' F_{3}' F_{2}' N_{8} S_{x}'$$

0^f5 (Next Page)

INPUT-OUTPUT REGISTER (Cort)

$of_5 = F_4 F_3' F_1 C_t$	521-9
$+F_4F_3F_2C_t$	522-9
$+ F_4' F_3 F_2' F_1' C_t$	522-25
+ F_5 F_3 F_2 F_1 C_t	522-25
+ Z, N.	422-34
+ N 12	423-19
+ Pd3 T40	421-27
+ Z _{CH} I ₃	422-34
+ D5 Pd3 T41	421-27
$+ A, O, A_N$	522-18

471

FORMAT CONTROL FLIP-FLOP

$$F_{c1} \quad if_{c1} = O_{f} \qquad 403 - 11$$

$$e_{fr1} = A_{42} T_{x} D_{1}^{'} \qquad 404 - 10$$

$$f_{cf} \qquad 405 - 10$$

$$f_{c2} = A_{42} T_{x} D_{1}^{'} \qquad 402 - 10$$

$$F_{c2} \quad if_{c2} = A_{42} T_{x} D_{1}^{'} \qquad 456 - 10$$

$$f_{c1} \qquad 456 - 34$$

$$f_{c2} = A_{42} T_{x} D_{1}^{'} \qquad 456 - 12$$

$$f_{c2} = A_{42} T_{x} D_{1}^{'} \qquad 456 - 12$$

INPUT ZEROING-KEYBOARD STOP FLIP-FLOP

$$Z_{CH} = N_{0}' P_{0} T_{41}$$

$$+ P_{0} E_{2}' T_{41}$$

$$+ P_{0} E_{2}' T_{41}$$

$$+ N_{3} I_{4}$$

$$+ T_{d} I_{4}$$

$$+ (S0 + H_{c}) I_{4}' T_{41}$$

$$+ E_{3} Y_{8} Y_{1} Y_{0} I_{3} U_{1} T_{2} Y_{2}$$

$$+ M_{5} S_{50}$$

$$0 Z_{CH} = J_{13}$$

$$+ Z_{CH} I_{3}' T_{41}'$$

$$2 II-10$$

$$2 I2-12$$

$$III-18$$

$$2 I4-18$$

$$2 09-19$$

$$2 I0-10$$

INPUT SEQUENCE COUNTER

$$E_{1} \quad _{1}e_{1} = E_{1}' P_{0} T_{410} \qquad \qquad 469-70$$

$$+ C_{A}' \qquad \qquad 469-70$$

$$+ A_{0}P_{3}F_{4}F_{3} \qquad \qquad 469-70$$

$$+ A_{0}P_{3}F_{4}F_{3} \qquad \qquad 469-70$$

$$+ A_{0}P_{3}F_{4}F_{3} \qquad \qquad 269-72$$

$$+ N_{0}E_{3}E_{1} \qquad \qquad 269-72$$

$$+ F_{0}E_{3}' T_{40} \qquad \qquad 266-24$$

$$E_{2} \quad _{1}e_{2} = E_{2}' E_{1} P_{0}T_{41} \qquad \qquad 415-27$$

$$+ N_{0}E_{3}E_{1} \qquad \qquad 415-27$$

$$+ N_{0}E_{3}E_{1} \qquad \qquad 415-27$$

$$+ N_{0}E_{3}E_{1} \qquad \qquad 415-27$$

$$+ S_{P}Y_{12}Y_{11}Y_{10}Y_{4}A_{n}'I_{4}'T_{41} \qquad 577-78$$

$$+ Z_{2}A_{n}U_{2}N_{1}P_{4}'P_{3}' \qquad 574-9$$

$$oe_{2} = E_{2}E_{1}P_{0}T_{41} \qquad \qquad 774-9$$

$$oe_{2} = E_{2}E_{1}P_{0}T_{41} \qquad \qquad 714-25$$

$$+ C_{A}'I_{2}' \qquad \qquad 216-78$$

$$+ P_{d3}N_{0}F_{3}F_{4}F_{5} \qquad \qquad 716-25$$

.

INPUT SEQUENCE COUNTER (Cont)

$$E_{3} = E_{3} = E_{3} = E_{2} = E_{1} P_{0} T_{41}$$

$$+ F_{0} = E_{3} = T_{40} = E_{1} R_{c1}$$

$$+ F_{0} = F_{3} = T_{40} = E_{1} R_{c1}$$

$$+ F_{2} = Y_{7} Y_{4} Y_{5} = Y_{4} Y_{3} T_{1} = I_{4}$$

$$+ J_{6} = J_{5} = J_{4} = I_{2} R_{c1} T_{1}$$

$$+ J_{6} = J_{5} = J_{4} = I_{2} R_{c1} T_{1}$$

$$+ J_{6} = J_{5} = J_{4} = I_{2} R_{c1} T_{1}$$

$$+ J_{6} = J_{5} = J_{4} = I_{2} R_{c1} T_{1}$$

$$+ Z_2' A_n U_2 N_1 P_5' P_3$$
 114-18

$$S_{3} = E_{3} E_{2} E_{1} P_{0} T_{41}$$

$$= N_{0} E_{3} E_{1}$$

$$= N_{0} E_{3} E_{1}$$

$$= I_{2} R_{c1} T_{41}$$

$$= C_{1} I_{2} T_{1}$$

$$= I_{2} T_{1}$$

$$= I_{2} T_{1}$$

$$= I_{2} T_{1}$$

$$= I_{2} T_{1}$$

"NUMBER FILL" STATE FLIP-FLOPS

$$E_{20} = N_0 F_5 F_4 E_2 P_{d3}$$

$$+ N_0 F_5 F_3 E_2 P_{d3}$$

$$+ M_2 T_X U_{41}$$

$$+ M_2 T_X U_{41}$$

$$+ N_{12}$$

$$= E_{20} T_{41a} I_4$$

$$+ N_{12}$$

$$= K_{12} + K_{12}$$

$$E_{30} = E_{20} T_{41a} N_0$$

$$+ M_2 E_{20} U_{41} T_{40}$$

$$e_{30} = I_4 E_{30} T_{41a}$$

$$+ M_2 T_1$$

$$+ M_2 T_1$$

$$+ Q_6 Q_4 Q_1 T_{41a}$$

$$E_{40} = E_{30} N_0 T_{41a}$$

$$E_{40} = E_{40} T_{41a}$$

$$E_{40} = E_{40} T_{41a}$$

$$E_{50} T_{41a}$$

$$E_{50} T_{50} = E_{50} T_{50}$$

INPUT COUNTER RESET FLIP-FLOPS

- C_r $C_r = F_o T_2'$ 454-18
 - + 00 T2 454-34
 - $+ N_0 T_2'$ 454 - 34

$$_{0}C_{L} = A_{N}F_{4}F_{3}P_{d3}T_{2}$$
 555-25
+ $F_{0}O_{0}N_{0}A_{n}I_{3}$ 555-25

INHIBIT FILL FLIP-FLOP

Ao
$$1a_0 = N_0 F_5 F_4 F_3 F_2 F_1 P_{d3} T_1$$
 161-18
+ $F_5 F_4 F_3 F_2 N_0 P_{d3} T_1$ 160-18

$$a_0 = F_5 P_{d3} T_{410}$$
 260-10

+ Rb 261-19 + 71 258-19

TAPE READER "ON" FLIP-FLOPS

$$T_{o} = (R_{gm} + T_{g}) I_{4}$$

$$+ \bigvee_{gm} I_{4}$$

$$+ \bigvee_{gm} I_{4}$$

$$+ M_{1} D_{3}' I_{4}$$

$$+ R_{gp} I_{4}$$

$$+ \bigvee_{gp} I_{4}$$

$$+ \bigvee_{gp} I_{4}$$

$$+ f_{5} F_{4}' F_{3} F_{2}' F_{1}' C_{t}$$

$$+ I_{4}'$$

$$+ T_{d}$$

$$+ (R_{sm} + R_{sp})$$

$$+ \sum_{k=1}^{2} (K_{k} + K_{k}) + K_{k}$$

PHOTOREADER CLUTCH-BRAKE FLIP-FLOPS

$$B_{c} = T_{o} Q_{o} D_{h}$$

$$b_{c} = T_{o}'$$

$$b_{c} = T_{o}'$$

$$+ Q_{o}'$$

$$+ D_{h}$$

$$221-34$$

$$221-34$$

CODE CONVERSION TIME FLIP-FLOP

$$C_t$$
, $C_t = (TPP)' T_0 P_m P_6 P_3 P_5 P_2' P_1'$ 113-18

$$oC_t = C_t$$
 213-19

MAIN MEMORY WRITE FLIP-FLOPS

$$M_{W1} \quad _{1} m_{W1} = A_{2} M_{3} T_{41}' \qquad 222-10$$

$$+ B_{2} M_{6} D_{3}' T_{41}' \qquad 227-24$$

$$+ L_{2} M_{6} D_{2} D_{1} T_{41}' \qquad 126-9$$

$$+ V_{2} M_{6} D_{2} D_{1} T_{41}' \qquad 127-9$$

$$+ X_{2} I_{1} T_{41}' \qquad 227-10$$

$$+ D_{11}' \qquad 227-19$$

$$o m_{W1} = A_{2}' M_{3} D_{11} \qquad 224-10$$

$$+ B_{2}' M_{6} D_{3}' D_{11} \qquad 224-24$$

$$+ L_{2}' M_{6} D_{2}' D_{1} D_{11} \qquad 124-9$$

$$+ V_{2}' M_{6} D_{2} D_{1} D_{11} \qquad 125-9$$

$$+ X_{2}' I_{1} D_{11} \qquad 225-10$$

$$+ D_{11} T_{41} \qquad 227-18$$

479

MAIN MEMORY WRITE FLIP-FLOPS (Cont)

$$M_{w2} \ I \ m_{w2} = A_2' \ M_3$$

$$+ B_2' \ M_6 \ D_3'$$

$$+ L_2' \ M_6 \ D_2' \ D_1$$

$$+ L_2' \ M_6 \ D_2 \ D_1$$

$$+ X_2' \ I_1$$

$$+ X_2' \ I_1$$

$$+ X_2' \ I_1$$

$$+ T_{41}$$

$$230 - 34$$

$$+ T_{41}$$

$$230 - 34$$

$$+ T_{41}$$

$$230 - 14$$

$$230 - 24$$

$$+ B_2 \ M_6 \ D_3' \ D_{11} \ T_{41}$$

$$130 - 18$$

$$+ L_2 \ M_6 \ D_2' \ D_1 \ D_{11} \ T_{41}$$

$$128 - 18$$

$$+ V_2 \ M_6 \ D_2 \ D_1 \ D_{11} \ T_{41}$$

$$124 - 18$$

$$+ X_2 \ I_1 \ D_{11} \ T_{41}$$

$$231 - 24$$

MEMORY WRITE AMPLIFIERS

508-T-6

481

$${}_{1}W_{12} = (C_{6}'C_{5}'C_{4}C_{3}C_{2}'C_{1}')M_{w2}'$$

$${}_{0}W_{12} = (")M_{w1}'$$

$${}_{1}W_{13} = (C_{6}'C_{5}'C_{4}C_{3}C_{2}'C_{1})M_{w2}'$$

$${}_{0}W_{13} = (")M_{w1}'$$

$${}_{1}W_{14} = (C_{6}'C_{5}'C_{4}C_{3}C_{2}C_{1}')M_{w2}'$$

$${}_{0}W_{14} = (")M_{w1}'$$

$${}_{1}W_{15} = (C_{6}'C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}'$$

$${}_{0}W_{15} = (")M_{w1}'$$

$${}_{1}W_{16} = (C_{6}'C_{5}C_{4}'C_{3}C_{2}C_{1}')M_{w2}'$$

$${}_{0}W_{15} = (")M_{w1}'$$

$${}_{1}W_{16} = (C_{6}'C_{5}C_{4}'C_{3}C_{2}C_{1}')M_{w2}'$$

$${}_{0}W_{16} = (")M_{w1}'$$

508-T-6

$$W_{18} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$W_{18} = () M_{w1}$$

$$W_{19} = () M_{w1}$$

$$W_{19} = () M_{w1}$$

$$W_{19} = () M_{w1}$$

$$W_{20} = () M_{w1}$$

$$W_{21} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$M_{w1}$$

$$W_{21} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$M_{w1}$$

$$W_{22} = () M_{w1}$$

$$W_{22} = () M_{w1}$$

$$M_{w1}$$

$$W_{22} = () M_{w1}$$

$$M_{w1}$$

$$M_{w$$

508-T-6

$$W_{36} = (C_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$W_{36} = (M_{w1})M_{w1}$$

$$W_{37} = (C_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$W_{37} = (M_{w1})M_{w1}$$

$$W_{38} = (C_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$W_{38} = (C_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$W_{38} = (C_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$W_{38} = (M_{w1})M_{w1}$$

$$W_{39} = (M_{w1})M_{w1}$$

$$W_{40} = (C_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$W_{40} = (M_{w1})M_{w1}$$

$$W_{41} = (C_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$W_{41} = (C_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$M_{w1}$$

$$W_{42} = (C_6 C_5' C_4 C_3' C_2 C_1') M_{w2}'$$

$$W_{42} = () M_{w1}''$$

$$W_{43} = (C_6 C_5' C_4 C_3 C_2 C_1) M_{w2}'$$

$$W_{43} = () M_{w1}''$$

$$W_{43} = (C_6 C_5' C_4 C_3 C_2 C_1') M_{w2}''$$

$$W_{44} = (C_6 C_5' C_4 C_3 C_2 C_1') M_{w2}''$$

$$W_{45} = (C_6 C_5' C_4 C_3 C_2 C_1') M_{w2}''$$

$$W_{45} = (C_6 C_5' C_4 C_3 C_2 C_1') M_{w2}''$$

$$W_{45} = (C_6 C_5' C_4 C_3 C_2 C_1') M_{w2}''$$

$$W_{45} = (C_6 C_5' C_4 C_3 C_2 C_1') M_{w2}''$$

$$W_{45} = (C_6 C_5' C_4 C_3 C_2 C_1') M_{w2}''$$

$$W_{46} = () M_{w1}'''$$

$$W_{47} = (C_6 C_5' C_4 C_3 C_2 C_1') M_{w2}''$$

$$W_{47} = (C_6 C_5' C_4 C_3 C_2 C_1') M_{w2}''$$

508-T-6

489

$$W_{54} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$W_{54} = (U_{1}) M_{w1}$$

$$W_{55} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$W_{55} = (U_{1}) M_{w1}$$

$$W_{55} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$W_{56} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$W_{57} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$W_{57} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$W_{57} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w1}$$

$$W_{58} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$W_{58} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$W_{58} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$W_{58} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$W_{58} = (C_{6} C_{5} C_{4} C_{3} C_{2} C_{1}) M_{w2}$$

$$W_{59} = (U_{1}) M_{w1}$$

$$W_{60} = (C_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$W_{60} = (U_{1})M_{w1}$$

$$W_{61} = (C_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$W_{61} = (U_{1})M_{w1}$$

$$W_{62} = (C_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$W_{62} = (U_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$W_{63} = (C_{6}C_{5}C_{4}C_{3}C_{2}C_{1})M_{w2}$$

$$M_{w1}$$

MEMORY READ POWER AMPLIFIERS

Mra

$$IM_{Ra} = \left[(C_{3}'C_{2}'C_{1}')M_{R0} + (C_{3}'C_{2}'C_{1})M_{R1} + (C_{3}'C_{2}C_{1}')M_{R2} + (C_{3}'C_{2}C_{1}')M_{R3} + (C_{3}C_{2}'C_{1}')M_{R4} + (C_{3}C_{2}C_{1}')M_{R5} + (C_{3}C_{2}C_{1}')M_{R6} + (C_{3}C_{2}C_{1}')M_{R1} \right] M_{s}'$$

$$om_{Ra} = \left[(C_{3}'C_{2}'C_{1}')M_{R0}' + (C_{3}'C_{2}'C_{1}')M_{R1}' + (C_{3}'C_{2}C_{1}')M_{R2}' + (C_{3}'C_{2}C_{1}')M_{R2}' + (C_{3}'C_{2}C_{1}')M_{R3}' + (C_{3}C_{2}C_{1}')M_{R5}' + (C_{3}C_{2}C_{1$$

Mrb

$${}_{1}m_{\Lambda b} = \left[(C_{3}'C_{2}'C_{1}')M_{\Lambda 8} + (C_{3}'C_{2}'C_{1})M_{\Lambda 4} + (C_{3}'C_{2}C_{1}')M_{\Lambda 10} \right. \\ \left. + (C_{3}'C_{2}C_{1})M_{\Lambda 11} + (C_{3}C_{2}'C_{1}')M_{\Lambda 12} + (C_{3}C_{2}'C_{1})M_{\Lambda 13} \right. \\ \left. + (C_{3}C_{2}C_{1}')M_{\Lambda 14} + (C_{3}C_{2}C_{1})M_{\Lambda 15} \right] M_{5}' \\ {}_{0}m_{\Lambda b} = \left[(C_{3}'C_{2}'C_{1}')M_{\Lambda 8} + (C_{3}'C_{2}C_{1})M_{\Lambda 1}' + (C_{3}'C_{2}C_{1}')M_{\Lambda 10} \right. \\ \left. + (C_{3}'C_{2}C_{1})M_{\Lambda 11}' + (C_{3}C_{2}C_{1}')M_{\Lambda 12} + (C_{3}C_{2}C_{1}')M_{\Lambda 10} \right. \\ \left. + (C_{3}C_{2}C_{1}')M_{\Lambda 11}' + (C_{3}C_{2}C_{1}')M_{\Lambda 15}' + M_{5} \right]$$

M_{rc}

$$m_{\Lambda C} = \left[(C_{3} C_{2} C_{1}) M_{\Lambda 14} + (C_{3} C_{2} C_{1}) M_{\Lambda 17} + (C_{3} C_{2} C_{1}) M_{\Lambda 18} \right. \\ \left. + (C_{3} C_{2} C_{1}) M_{\Lambda 19} + (C_{3} C_{2} C_{1}) M_{\Lambda 20} + (C_{3} C_{2} C_{1}) M_{\Lambda 21} \right. \\ \left. + (C_{3} C_{2} C_{1}) M_{\Lambda 22} + (C_{3} C_{2} C_{1}) M_{\Lambda 23} \right] M_{s}^{1}$$

$$\left. + (C_{3} C_{2} C_{1}) M_{\Lambda 16} + (C_{3} C_{2} C_{1}) M_{\Lambda 17} + (C_{3} C_{2} C_{1}) M_{\Lambda 18} \right. \\ \left. + (C_{3} C_{2} C_{1}) M_{\Lambda 19} + (C_{3} C_{2} C_{1}) M_{\Lambda 20} + (C_{3} C_{2} C_{1}) M_{\Lambda 21} \right. \\ \left. + (C_{3} C_{2} C_{1}) M_{\Lambda 19} + (C_{3} C_{2} C_{1}) M_{\Lambda 20} + (C_{3} C_{2} C_{1}) M_{\Lambda 21} \right] \right]$$

Mrd

$$\begin{split} & m_{\Lambda d} = \left[\left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 24} + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 25} + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 24} \right. \\ & \left. + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 27} + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 28} + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 29} \right. \\ & \left. + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 30} + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 31} \right] M_{c}^{'} \\ & o m_{\Lambda d} = \left[\left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 24} + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 25} + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 26} \right. \\ & \left. + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 27} + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 28} + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 29} \right. \\ & \left. + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 27} \right] + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 29} + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 29} \right. \\ & \left. + \left(C_{3}^{'} C_{2}^{'} C_{i}^{'} \right) M_{\Lambda 30} \right] \right]$$

MEMORY READ POWER AMPLIFIERS (Cont)

Mre

$$I_{m_{R}e} = \left[(C_{3}'C_{2}'C_{1}')M_{\Lambda 32} + (C_{3}'C_{2}'C_{1})M_{\Lambda 33} + (C_{3}'C_{2}C_{1}')M_{\Lambda 34} + (C_{3}'C_{2}C_{1}')M_{\Lambda 35} + (C_{3}C_{2}'C_{1}')M_{\Lambda 37} + (C_{3}C_{2}C_{1}')M_{\Lambda 37} + (C_{3}C_{2}C_{1}')M_{\Lambda 38} + (C_{3}C_{2}C_{1}')M_{\Lambda 39} \right] M_{s}'$$

$$o_{m_{R}e} = \left[(C_{3}'C_{2}C_{1}')M_{\Lambda 32}' + (C_{3}'C_{2}C_{1}')M_{\Lambda 33} + (C_{3}'C_{2}C_{1}')M_{\Lambda 34} + (C_{3}'C_{2}C_{1}')M_{\Lambda 35}' + (C_{3}C_{2}C_{1}')M_{\Lambda 36}' + (C_{3}C_{2}C_{1}')M_{\Lambda 37} + (C_{3}C_{2}C_{1}')M_{\Lambda 37}' + (C_{3}C_{2}C_{1}')M_{\Lambda 38} + (C_{3}C_{2}C_{1}')M_{\Lambda 37}' + (C_{3}C_{2}C_{1}')M_{\Lambda 38}' + (C_{3}C_{2}C_{1}')M_{\Lambda 37}' + (C_{3}C_{2}C_{1}')M_{\Lambda 37}' + (C_{3}C_{2}C_{1}')M_{\Lambda 37}' + (C_{3}C_{2}C_{1}')M_{\Lambda 38}' + (C_{3}C_{2}C_{1}')M_{\Lambda 37}' + (C_{3}C_{2}C_{1}')M_{\Lambda 37}' + (C_{3}C_{2}C_{1}')M_{\Lambda 37}' + (C_{3}C_{2}C_{1}')M_{\Lambda 38}' + (C_{3}C_{2}C_{1}')M_{\Lambda 37}' + (C_{3}C_{2}C_{1}')M_{\Lambda 3$$

 M_{rf}

$$m_{\mathcal{R}f} = \left[\left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}40} + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}41} + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}42} \right. \\ \left. + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}43} + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}44} + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}45} \right. \\ \left. + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}46} + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}41} \right] M_{5}^{'} \right]$$

$$m_{\mathcal{R}f} = \left[\left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}40} + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}41} + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}42} \right. \\ \left. + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}43} + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}44} + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}45} \right. \\ \left. + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}45} + \left(C_{3}^{'} C_{2}^{'} C_{1}^{'} \right) M_{\mathcal{A}47} + M_{5} \right]$$

Mrg

$$m_{\Lambda g} = \left[(C_{3} C_{2} C_{1}) M_{\Lambda + 8} + (C_{3} C_{2} C_{1}) M_{\Lambda + 4} + (C_{3} C_{2} C_{1}) M_{\Lambda 50} \right. \\ \left. + (C_{3} C_{2} C_{1}) M_{\Lambda 51} + (C_{3} C_{2} C_{1}) M_{\Lambda 52} + (C_{3} C_{2} C_{1}) M_{\Lambda 53} \right. \\ \left. + (C_{3} C_{2} C_{1}) M_{\Lambda 54} + (C_{3} C_{2} C_{1}) M_{\Lambda 55} \right] M_{5}^{\prime} \\ o m_{\Lambda g} = \left[(C_{3} C_{2} C_{1}) M_{\Lambda + 48} + (C_{3} C_{2} C_{1}) M_{\Lambda + 49} + (C_{3} C_{2} C_{1}) M_{\Lambda 55} \right. \\ \left. + (C_{3} C_{2} C_{1}) M_{\Lambda 51} + (C_{3} C_{2} C_{1}) M_{\Lambda 52} + (C_{3} C_{2} C_{1}) M_{\Lambda 55} \right] \right]$$

Mrh

$$\begin{split} \mathbf{m}_{nh} &= \left[\left(C_{3}^{+} C_{2}^{+} C_{1}^{+} \right) M_{\Lambda 56}^{+} + \left(C_{3}^{+} C_{2}^{+} C_{1}^{+} \right) M_{\Lambda 51}^{+} + \left(C_{3}^{+} C_{2}^{-} C_{1}^{+} \right) M_{\Lambda 60}^{+} + \left(C_{3}^{+} C_{2}^{-} C_{1}^{+} \right) M_{\Lambda 61}^{+} + \left(C_{3}^{+} C_{2}^{-} C_{1}^{+} \right) M_{\Lambda 62}^{+} + \left(C_{3}^{+} C_{2}^{-} C_{1}^{+} \right) M_{\Lambda 63}^{+} \right] M_{5}^{+} \\ \mathbf{o}_{nh} &= \left[\left(C_{3}^{+} C_{2}^{+} C_{1}^{+} \right) M_{\Lambda 56}^{+} + \left(C_{3}^{+} C_{2}^{+} C_{1}^{+} \right) M_{\Lambda 51}^{+} + \left(C_{3}^{+} C_{2}^{-} C_{1}^{+} \right) M_{\Lambda 58}^{+} \right. \\ &+ \left(C_{3}^{+} C_{2}^{-} C_{1}^{+} \right) M_{\Lambda 51}^{+} + \left(C_{3}^{+} C_{2}^{+} C_{1}^{+} \right) M_{\Lambda 60}^{+} + \left(C_{3}^{+} C_{2}^{-} C_{1}^{+} \right) M_{\Lambda 61}^{+} \\ &+ \left(C_{3}^{+} C_{2}^{-} C_{1}^{+} \right) M_{\Lambda 62}^{+} + \left(C_{3}^{+} C_{2}^{-} C_{1}^{+} \right) M_{\Lambda 63}^{+} + M_{5} \right] \end{split}$$

508-T-6

495

CIRCUIT BOARD LOCATION

MEMORY SYNCHRONIZATION FLIP-FLOP

Ms	$m_s = T_{40}$	458-19
	$oms = T_{41a}$	456 - 19

CLOCK JITTER FLIP-FLOP

1

Cj
$$_{1}$$
 cj = Cj 421-19
o cj = Cj 220-19

MEMORY READ FLIP-FLOP

$$M_{\pi} \quad M_{\pi} = C_{6}^{\prime} C_{5}^{\prime} C_{4}^{\prime} M_{\pi a} \qquad 154-25$$

$$+ C_{6}^{\prime} C_{5}^{\prime} C_{4} M_{\pi b} \qquad 154-25$$

$$+ C_{6}^{\prime} C_{5} C_{4}^{\prime} M_{\pi c} \qquad 153-25$$

$$+ C_{6} C_{5} C_{4} M_{\pi d} \qquad 153-25$$

$$+ C_{6} C_{5}^{\prime} C_{4}^{\prime} M_{\pi e} \qquad 152-25$$

$$+ C_{6} C_{5}^{\prime} C_{4} M_{\pi f} \qquad 152-25$$

$$+ C_{6} C_{5} C_{4} M_{\pi g} \qquad 252-24$$

$$+ C_{6} C_{5} C_{4} M_{\pi h} \qquad 153-7$$

)^mr (Next Page,

CIRCUIT BOARD LOCATION

MEMORY READ FLIP-FLOP (Cont)

$$om_{r} = C_{6}' C_{5}' C_{4}' M_{ra}'$$

+ $C_{6}' C_{5}' C_{4} M_{rb}'$
+ $C_{6}' C_{5}' C_{4} M_{rb}'$
+ $C_{6}' C_{5}' C_{4} M_{rb}'$

$$+ C_6 C_5 C_4 M_{RC}$$
 552-9

+
$$C_{6}$$
 C_{5} C_{4} M_{Ad}
+ C_{6} C_{5} C_{4} M_{Ae}
+ C_{6} C_{5} C_{4} M_{Ae}
+ C_{6} C_{5} C_{4} M_{Af}
+ C_{6} C_{5} C_{4} M_{Af}

APPENDIX III. CIRCUIT BOARD CHARTS

COMPUTER CONNECTOR SIGNAL CHART

The computer connector signal chart represents each cable receptacle, plug receptacle, and terminal board located in the computer assembly, excluding the signal circuit board receptacles and the power circuit board receptacles in the power supply assembly. The signal found at each pin of these receptacles is identified. (See figure .)

Each square represents a pin or a jack on the receptacle, and the letter designation or the combination letter and number designation within individual squares represents the signal or voltage found at that pin or jack. These designations are those used for the computer logic equations, or are defined in the computer wire list.

CIRCUIT BOARD CONNECTOR SIGNAL CHARTS

Six circuit board connector signal charts are required to represent each plug-in circuit board receptacle mounted on the two side castings of the computer assembly. Again, the signal charts also identify each signal found at each pin or jack of these receptacles, with individual squares representing individual pins or jacks. Each connector signal chart illustrates one complete row of 40 connectors. There are six such rows of connectors, three on each side casting; thus, there are six charts. (See figures 41 through 47.)

Two of the rows of connectors on each side casting are made up of double-receptacle connectors, and one is made up of single-receptacle connectors. Therefore, there are actually five rows of receptacles on each side: number designations 101-140 through 501-540 (side No. 1) and 141-180 through 541-580 (side No. 2). Thus, a 3-digit number specifies exactly one receptacle. For example, receptacle 129 specifies the top receptacle in the twenty-ninth position of side No. 1.

The layout of each signal chart is discussed in the following paragraphs. 100-200 SERIES-SIDE NO. 1

This chart is arranged to facilitate signal checking of the logic network boards plugged into receptacles 102 and 202 through 131 and 231. All the pins on the particular board are represented by one horizontal row of squares. The pin numbers for each logic network board are printed at the top of the chart and grouped into individual gates on the boards. The output pin numbers are raised above the input pin numbers for each gate. The number at the top of each gate grouping indicates the number of diodes used in that gate.

The second part of this chart illustrates the signals found at each pin of the eight write switches plugged into side No. 1.

300 SERIES-SIDE NO. 1

This chart is arranged to facilitate signal checking of the flipflop boards plugged into side No. 1. As for all other signal charts, one horizontal row of squares represents all the pins on a particular circuit board. The pin numbers along the top of the chart are grouped into four sets of input-output signals (four flip-flops on a board) and one set of voltages. Also the signal found at each pin of the write amplifier circuit boards and the clock power amplifier boards is shown.

400-500 SERIES-SIDE NO. 1

This chart is arranged similarly to the 100-200 series chart for side No. 1. This arrangement facilitates signal checking of the logic network boards plugged into 402 and 502 through 424 and 524. Also, the signals found at each pin of 3 computer network boards and the 11 nonmain memory read amplifier boards are illustrated.

100-200 SERIES-SIDE NO. 2


This chart is arranged similarly to the 100-200 series chart for side No. 1. This arrangement facilitates signal checking of the logic network boards plugged into 151 and 251 through 179 and 279. Also, the signals found at each pin of the other three computer network boards are illustrated.

300 SERIES-SIDE NO. 2

This chart is arranged similarly to the 300 series chart for side No. 1. This arrangement facilitates signal checking of the flip-flop boards plugged into side No. 2. Also, the signals found at each pin of the eight read switching circuit boards are illustrated.

400-500 SERIES-SIDE NO. 2

This chart is arranged similarly to the 100-200 series chart for side No. 1. This arrangement facilitates signal checking of the logic network boards plugged into 452 and 552 through 479 and 579 (except that receptacles 462 and 562 comprise a spare connector).




10	1							
RM	RAM	27 M	REM	Re M	RI M		2 M	<u>ष</u> ्
HO Set			FC2	FC2	X20	X20 SET	Mź	18
05		ź	ÊT M		N E	302	29	34
	- if						<u></u>	

/	Y١	2	Y	3	Y	4	Y	5	Y	Y6	1	Y	8	Y	•
18	11	н	ı'	н	2	H	2'	н	3	14	ΗЗ	4	H	4′	H
34	Só	c	н	Ь	L			ь	с		Ь	N			,
			_	_											

1												
5+	50+	6	+.75	F	3	-6	-	12	-1	8	-100	/
			T			Τ		Γ		Bu G	ND /	18
	- 1	8R		116	NE - 2	SW3	s	42	sm	'n	GN P Chiş	3

_	_			_		_		_			_						
ď,	Е 3-Я			81	£	0	R	2	९। इन्य	2	1	5	. n	M	e M	1	
80	F	8.e	PW GN	e	+	6	+	6	P	VR VD	_	-	P			8	
				_						CL GA	K	GA CA	ID RS	-1	8	39	2
																•	

+75 +75 -100 -100 -18 -18 6ND C AC AC AC AC AC AC AC AWR 18	(H-3 CH-	1111	~ /		8-258-1 3 3	/
	6 +75 + C AC A	75 -100 10 AC	-100 -18 AC AC	2 -18 - 18 - 18	AND I	8
END CHRS 34					6ND CHRS	34



NOTE: + MO to +M63 should read MRO to MR63 - MO to - M63 should read MRO GND to MR63 GND on PII, PI3, PI5, PI8

RC1-182 A

Figure 41. Computer Connector Signal Chart

(101 THROUGH 140) -(201 THROUGH 240)

100-200 PLUG SERIES

RC1-188A

			021(120			
			-			
9 7 6	6 5		4 4	4 3	3 3	2
18 9 25 25	24	27 4 27	10	12 12 3	4 34 18	19 PIN
1 14 2 15 3 16 4 17 5 6 19 7 20 8 21 22 10 23 11 24 12 1	3 20 21 1 22 2 23 3	25 5 26 6 6 7 28	8 29 9 30 31 11	32 13 14 33 15	16 17 35 36 37	NUMBERS
						1
$2 -18F_5F_4F_3F_2N_0A_0B_3T_4I_1i_3 F_5F_4F_2A_NB_3O_4 N_0P_0T_4I_2O_1 O_1P_2$	1 U41 A/I M/M/a 2 3 2 1001	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	A3 D1 U41 01 J012 N11	13 312 4 NII R2 10	1 0 1 41 T41 52 N1 51 X0	512
3 4 $E_3 E_2 E_1 A_W A_T P_0 T_{41} G_4 R_{41} M_8 U_1 X_4 T_2 I_5 C_1 M_3 T_X U_2 T_4 C_3 C_3 P_m T_4 P_$	δII4 F5 TB	$\begin{array}{c c} F_{3}F_{1} & N_{B}AF_{2} & f_{2} \\ \hline & & & \\ \hline \\ \hline$			$\frac{a}{0} \frac{1}{2} \frac{1}{2} \frac{1}{4} \frac{5}{3} \frac{1}{1} \frac{5}{2} \frac{1}{12} \frac{1}{12}$	2 5 2 3
4 $ $		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Q/N M/Q F/T 5 8 04 3 X	$\begin{array}{c} \hline \\ \hline $	2 62 F3 E30 S4 N1 53 X0	534
5	ŕ ^{A/} H ₃ H ₂ H ₁ N ₈ h ₃	D5 0 T40 Pd3 62 62 62 PD3 D5 T41	TP RC TAO CZ ZCLIA	f f M E TPPX 02 02 2 30 P0	9 09 Td MI TAI 01 TAI	511 5
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	3 F4 F2 F5 N8A A42 Sx F1 F4	$F_3F_2F_1N_8f_2$ $f_2N_{8A}F_2F_4$	$\frac{M_3N_8}{3} \frac{f_2}{62} \frac{J_7R_{c_1}D_3}{J_7R_{c_1}D_3}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$E_{30}F_{4}f_{3}$	6
17 1 1 1 1 1 1 1 1 1		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	F 5 0, A 1 4 TPP K4 I4	$\begin{array}{c c} C & C & C & N_{5} \\ \hline C & 1 & C & N_{5} \\ \hline f & f & f & F_{5} \\ \hline f & f & f & F_{5} \\ \hline f & f & f & F_{2} \\ \hline f & f & f & F_{2} \\ \hline f & f & f & F_{2} \\ \hline \end{array} \begin{array}{c} S & S_{5} \\ \hline S_{5} \hline \hline S_{5} \\ \hline S_{5} \hline \hline S_{5} \\ \hline S_{5} \hline \hline S_{5} \\ \hline S_{5} \hline \hline S_$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$2 \mathbf{f}_1 7$
8 B A42 X 2 12 X 3 B F4 F3 F2 B 5 1 3 F4 F5 F2 F7 C F 3 F3 B2 h	$\frac{1}{2} \frac{T}{X} \frac{N_{12}}{N_{12}} = \frac{R}{1} \frac{H}{4} \frac{R_{c_2} N_{12}}{R_{142}}$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\frac{B_1'S_XT_Xf_1}{XXO1}$	$\begin{array}{c} f \\ f \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 2 \\ 3 \\ 3 \\ 8 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1$	$\begin{array}{c} 1 \\ \hline 6 \\ 1 \\ \hline 6 \\ 1 \\ \hline 6 \\ 1 \\ \hline 1 \\ 3 \\ \hline 1 \\ 1 \\$	Ng 8
$9 \qquad M_1 M_9 Q_6 Q_3 Q_2 Q_1 T_{41} F_{42} G_0 F_5 F_4 F_7 F_7 F_7 F_7 G_1 G_1 G_1 G_2 F_2 F_4 F_4 G_1 G_1 G_1 G_1 G_1 G_1 G_1 G_1 G_1 G_1$	$\begin{pmatrix} H'_{0}I_{2}T_{1} \\ B_{42}I_{4}I_{2} \\ I_{3} \end{pmatrix}$	TXSXF201 61F2F3 Ng	SUII4F3H2HIN8	SX SX M2 GND	1 M T41 60T Ng J13	2c 9
$ 0 \mathbb{Z}[\Theta_0[\mathbf{I}_2] \mathbb{P}'_2] \mathbb{P}'_2[\mathbb{P}'_2[\mathbb{P}'_2] \mathbb{P}'_2[\mathbb{P}'_2] \mathbb{P}'_3] = \mathbb{P}'_2[\mathbb{P}'_3] \mathbb{P}'_3[\mathbb{P}'_3] P$	M D U b	1 A2 X NO FA T 2 F 2 F 2 FA NG	$\frac{S_{U_1} I_4 F_3}{Z_{ch} I_3 I_4 I_5 Z_{ch} I_5 I_4 I_5 Z_{ch} I_5 I_4 I_5 Z_{ch} I_5 I_4 I_5 I_4 I_5 I_6 I_7 I_7 I_7 I_7 I_7 I_7 I_7 I_7 I_7 I_7$	f 3 f 3 C I 4 GND	42 42 I4 Rc1 SIN KS T1	N 9 B X 2 B K IO I S IO
$\frac{11}{18} \frac{7}{8} \frac{7}{2} \frac{7}{1} \frac{7}{9} \frac{1}{3} \frac{1}{1} \frac{7}{2} \frac{7}{12} \frac{1}{6} \frac{1}{1} \frac{1}{3} \frac{1}{2} \frac{1}{1} \frac{1}{8} \frac{1}{8} \frac{1}{1} \frac{1}{8} \frac{1}{8} \frac{1}{1} \frac{1}{8} \frac{1}{1} \frac$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	No o 4 tch H, HN O	f F F A ANO, M3 I AZ	$c_{h} \stackrel{7}{}_{c_{h}} \stackrel{T}{}_{d} \stackrel{I}{}_{4} \stackrel{D}{}_{4} \stackrel{N_{2}}{}_{2} \stackrel{d}{}_{13} \stackrel{I}{}_{2}$	Sx 11
12	M4D1T1 M7U2N403	A'BRKS SKAB	$\frac{N_{0}'P_{0}T_{41}Z_{ch}}{Q_{4}'N_{1}M_{8}'Q_{3}} = \frac{R_{1}'R_{N}'O_{1}}{P_{0}E_{2}'T_{41}}$	Za Za II Tu DIN	3 03 I4 Vd I4 1 P2 T41	1Ka 12
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	K _a B ₁ R ₁ A ₁ S S A ₁ R ₁ K _a	$\begin{array}{c c} Q_{4}^{2} N_{1} M_{8}^{2} Q_{3} \\ M_{6} D_{6}^{2} & \sigma_{3}^{2} \end{array} \xrightarrow{P_{0}} E_{2}^{2} T_{41} \\ \hline M_{6} D_{6}^{2} & \sigma_{3}^{2} \end{array}$	Q3 03 10 T41 N12	$\frac{3}{73} \begin{array}{ c c c c c c c c } \hline 3 & \hline 3 & \hline 1 & \hline 1 & \hline 0 & \hline 0 & \hline 1 & \hline 0 $	C+ 13
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\frac{1}{1} \frac{1}{1} \frac{1}$	Ka B1 R1 A1 S S A1 R1 Ka Ka B1 R1 A1 S S A1 R1 Ka Ka B1 R1 Ka S Ka R1	Q6 N, M/ 85 M7 D6 U1	$\frac{1}{1} \frac{1}{1} \frac{1}{1} \frac{1}{2} \frac{1}{1} \frac{1}$	1 d NoCr Msss 2ch Mic	$ \begin{bmatrix} 1 \\ 5 \\ $
$15 \begin{array}{ c c c c c c c c c c c c c c c c c c c$		M ₈ U'CIT4Id d d T4IISI3	IG F N 9 16 T'N.	9 9 G My I4 H4 N8	r_{12} r_{22} r_{3} r_{41} r_{41} r_{41} r_{41} r_{41} r_{41}	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$P_{0}T_{41}$ $P_{4}P_{3}P_{2}M_{4}N_{7}$		PEPAPS DA GIFONA	90 90 14 Sub Rb I4 C	2 02 M8 T41 C / I 2 02 L2	LOGIC
			$\frac{3}{1_2} \frac{4}{R_{C_1}} \frac{3}{1_1} \frac{5}{1_0} \frac{4}{N_3} \frac{1}{U_2} \frac{4}{T_{40}}$		$\begin{array}{c c} \hline \\ \hline $	
$18 \qquad \qquad$	$\frac{1}{1} \frac{1}{1} \frac{1}{4} \frac{1}{1} \frac{1}{2} \frac{1}{1} \frac{1}{1} \frac{1}{2} \frac{1}{1} \frac{1}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	N7 T4, D7 B1 E40 T41	a A / E A TA	A Un a TAI	5 18
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$3E_1T_{40}R_{c1}M_9B_{42}Q_6T_{41}M_4$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	A 1 F 0 N 4 8 12 A 3 M 2 T 41	a R'E IA	A 3 U41 9 2 T41 Pd 140 Pd 2 Rc	1 C 19
$\frac{19}{20} = \frac{M_8}{42} \frac{M_6}{D_2} \frac{M_6}{P_2} \frac{M_2}{P_3} \frac{1}{P_3} \frac{1}{P_1} \frac{M_4}{P_1} \frac{M_4}{P_2} \frac{1}{P_2} \frac{1}{P_1} \frac{1}{P_1} \frac{M_1}{P_2} \frac{1}{P_2} \frac{1}{P_2} \frac{1}{P_1} \frac{1}{P_1} \frac{1}{P_1} \frac{1}{P_2} \frac{1}{P_2} \frac{1}{P_1} \frac{1}{P_1} \frac{1}{P_1} \frac{1}{P_1} \frac{1}{P_2} \frac{1}{P_1} \frac{1}{P_1} \frac{1}{P_1} \frac{1}{P_1} \frac{1}{P_1} \frac{1}{P_2} \frac{1}{P_1} \frac{1}{P_1}$	3 = 140 c1 9 42 6 41 4 A φ_{A} T ₄ M ₀ M M ₀ U T ₄ M	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$5 / M_0 U_2 Q_{40} A_{41} M_1 T_{41}$	an an K M, U/		6120
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\frac{1}{2} = \frac{1}{2} = \frac{1}$	Sc 21
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	4 4 4 0 1 4 1001	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$M_9 U_2 T_{41} M_4 S_1 K_5 N_1$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		22
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	6 5 1 5 5 7 8 2 4 4 04	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Y D5 I X 1 D			23
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} 1 & 5 & 5 & 6 & 4 \\ \hline A & M & D & m_{33} \\ 2 & 3 & 11 & 0 \\ \end{array} \begin{array}{c} L & I & D & L_{P} \\ 1 & I & I & 2 \\ \end{array}$			24
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	6 3 2 /0 0 0 040 D' M. S/ U/T/ a	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c} L_{41} & L_{1} & D_{3} & L_{7} \\ \hline L_{41} & L_{1} & D_{3} & P_{2} \\ \hline L_{41} & L_{1} & D_{7} & D_{7} \\ \hline L_{41} & L_{1} & D_{7} & D_{7} \\ \hline L_{41} & L_{1} & D_{1} & D_{1} \\ \hline L_{41}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	25
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	3 1 1 1 039 T B M D D M	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	041 041 1 3 10 40 1 0		26
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	30 - 4 $- 2 - 6 - 3 - 11 - 6 - 11 - 7 - 7 - 7 - 7 - 7 - 7 - 7 - 7 -$	$\begin{array}{c c} B_{4}^{\prime}D_{3} & D_{2}^{\prime}M_{3} & b_{40} \\ \hline B_{4}^{\prime}D_{3} & 2_{3}^{\prime}A_{0} \\ \hline D_{4}^{\prime}D_{$	$ \begin{array}{c c} A & M & T & A \\ 2 & M & T & A \\ 2 & 1 & T & A \\ 1 & T & T & A \\ 2 & 1 & T & A \\ 1 & T & A \\ 2 & 1 & T & A \\ 1 & 1 & 1 \\ 1 & $	$\begin{array}{c c} L_{1} & L_{1} & L_{1} & D_{3} & L_{1} \\ \hline L_{2} & L_{1} & D_{3} & L_{1} \\ \hline L_{2} & L_{1} & L_{1} & D_{3} & D_{2} \\ \hline L_{4} & L_{1} & L_{1} & D_{3} & D_{2} \\ \hline L_{41} & L_{41} & L_{1} & D_{3} & L_{2} \\ \hline L_{41} & L_{41} & L_{1} & D_{3} & D_{10} \\ \hline L_{41} & L_{41} & L_{1} & D_{3} & D_{10} \\ \hline L_{41} & L_{41} & L_{1} & D_{3} & D_{10} \\ \hline L_{41} & L_{41} & L_{1} & D_{3} & D_{10} \\ \hline L_{41} & L_{41} & L_{1} & D_{3} & D_{10} \\ \hline L_{41} & L_{41} & L_{1} & D_{3} & D_{10} \\ \hline L_{41} & L_{41} & L_{1} & D_{10} & D_{10} \\ \hline L_{41} & L_{41} & L_{1} & D_{10} & D_{10} \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 27
$\frac{27}{28} + \frac{1}{28} + \frac{1}{28}$	$\begin{array}{c c} B & B & B \\ \hline & B & B \\ \hline & B & C \\ \hline & B & C \\ \hline & C & C$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\frac{X_{2}I_{1}T_{41}I_{1}}{R_{41}E_{50}U_{1}U_{1}U_{1}} = \frac{D_{1}L_{2}}{L_{1}U_{1}}$	141 141 1 3 10 41 10 0 L L L M D X M X	40 0 40 10 11 41 0 1 11	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	3 10 2 6 2 1 1 2 11 2	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	41 30 41 040 -1 3 6		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	28
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	6 5 2 0 2 6 2 1 2		$\begin{array}{c c} R_{41} & E_{30} & U_{41} & I_{40} \\ \hline B_{2} & M_{6} & D_{2} & m_{1} \\ \hline B_{2} & M_{6} & D_{3} & 1_{2} \\ \hline \end{array} \qquad \qquad$	V_{41} $V_{41}V_1$ D_1 LP_2 $R_{41}T_X$ r	$\frac{40}{40} \frac{1}{100} \frac{1}$	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{pmatrix} D_2 D_1' \\ 2 \\ 1 \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ - \\ -$	$\frac{V_1 L_p}{1} \frac{D_1 V_1}{1} \frac{V_4 I}{0} \frac{V_4 L_p}{1} \frac{V_1 L_p}{2}$	$B_2 M_6 D_7 M_2 M_7 D_0 I_1$	$\begin{bmatrix} \mathbf{z} \\ 4 \end{bmatrix} \begin{bmatrix} \mathbf{z} \\ 4 \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ 0 \end{bmatrix} \begin{bmatrix} 0 \end{bmatrix} \begin{bmatrix} 1 \\ 1 \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ 2 \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ 3 \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ 1 \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ \mathbf{k} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ \mathbf{k} \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ \mathbf{k} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ \mathbf{k} \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ \mathbf{k} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ \mathbf{k} \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ \mathbf{k} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ \mathbf{k} \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ \mathbf{k} \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ \mathbf{k} \end{bmatrix} \end{bmatrix} \begin{bmatrix} \mathbf{k} \\ $	$\frac{1}{2} \frac{1}{2} \frac{1}$	1 30
$31 - 48 = 4 \cdot 1 \cdot 1 \cdot 1 \cdot 1 \cdot 1 \cdot 3 \cdot 3 \cdot 1 \cdot 1 \cdot 1$	$\begin{array}{c} C \\ C $	V 1 D 10 D 3 041 041 D 3 V 1 LP2	V D J LP2 41 MY DO I	Z41 KOD10 I 1	Z 1 I 1 Z41 T1	V41 31
				7 17 35 10 36 10 37		
17 19 23 16 5 22 7 6 8 9 12 25 13 24 10 11 2 15 1 14 3 4 18 20 2	1 20 23 27 32 33 1 4 28	13 34 5 6 8 7 11 30 12	31 9 10 21 22 2	3 17 35 18 36 19 37	25 15	16 PIN NUMBERS
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	7 + 3 + 0 + 1 + 2 + 3 + 4 + 5 + 6	+7 -18-38 GUD	GND 2 2 1 3 3 C C C C C C C C C C C C C C C C C C		32
33 10 10 12 3-8 -9 10 11 -17 -13 14 15 16 6 5 4 4 72 34 10 10 10 10 10 11 -17 -13 14 15 16 6 5 5 4 4 72 34 10 10 10 10 10 10 10 10 10 17 17 13 14 15 11 6 6 5 5 4 4 72 34 16 17 16 17 16 19 22 -23 16 6 5 5 4 4 73		$C_{\omega}^{-1} = \frac{1}{7} = \frac{1}{8} + \frac{1}{8} + \frac{1}{9} + \frac{1}{10} = \frac{1}{11} + \frac{1}{12} + \frac{1}{13} + \frac{1}{14}$	W Mut +15 2			2 33
$34 \qquad \qquad$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	W M3 +23 2			34
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} C \\ C \\ 2 \\ 2 \\ 2 \\ 1 \\ 1 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	35 36 37 38 39 4 5 6	2 7 8+32+33+34 +35+36+37+38	W Mu +39 2			36 WRITE SWITCHES
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	43 44 45 46 47 4 5 CW		47 MJ	$\begin{array}{c} c c c c c c c c c c c c c c c c c c $	Te c	37
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$					38
$\frac{39}{56} \frac{57}{58} \frac{57}{58} \frac{53}{3} \frac{56}{57} \frac{56}{58} \frac{59}{57} \frac{56}{58} \frac{59}{59} \frac{59}{607} \frac{50}{607} \frac{50}{60} 5$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} C_{u_{1}} C_{u_{1}} U_{u_{1}} U_{u_{1$	W Mu -18 - 3 GND			
						40
PLUG NUMBERS	· · · · · · · · · · · · · · · · · · ·					PLUG RC1-1 NUMBERS
						NUNIDERS

Figure 42. Circuit Board Connector Signal Chart No. 1

			PLUG SERIES (301	THROUGH 340)		
		оитрит set мрит мрит оитрит	Ser MADUT MADUT OUTPUT OUTPUT	4 SET INPUTINIPUT OUTPUT	VOLTAGE LEVELS	37 NUMBERS
	24 22 21 7 8	4 5 10 9 6 2728 2526	6 29 11 34 3031 3233	16 36 17 13 14 18 19	6ND 6ND -6 +6 -12 COCK 222 1 2 3 35 15 12 20	37 1 1
	2 Si 141 81 Si Si 3 Sz 12 82 Sz Sz	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Se 2 Sé 3
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1 33 1 3 0 3 33 53 53 53 53 4 R3 1 3 0 3 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\begin{array}{c c} S_2 & 2 \\ S_2' & 3 \\ \hline S_3 & 4 \\ S_3' & 5 \end{array}$
	6	H'3 H'3 C1 1-1 61 C1 C1 C1 C1				6
	7 8 Sz 1 5 05 Sz	55 55 Fa Fa 54 F4 F4 F4 F4 F4 K5 K5 N9 10 59 N9 N9 N9 N9	$ \frac{1}{2} \begin{array}{c} U_2 \end{array} \\ \frac{1}{2} \end{array} \\ \frac{1}{2} \begin{array}{c} 2u \\ 0z \end{array} \\ \frac{1}{2} \begin{array}{c} U_2 \end{array} \\ \frac{1}{2} \\ \frac{1}$	F, F, J, F, F, F, F, F		7 54 8
Sd074-d, 2/907	9 KS KS OA KS KS	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	X10 X10 010 X10 X10 X10 X10 NA 12 A NA NA NA NA		54 8 Rej 9 H/ 10
74 - 7990	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	H, K, K, H, H, H, H, Ka Ka Ca Ka Ka Ka		H, 11 Hg 12
	$\frac{12}{13} \underbrace{\binom{12}{2}}_{\binom{1}{2}} \underbrace{\binom{1}{3}}_{\binom{1}{2}} \underbrace{\binom{3}{3}}_{\binom{1}{3}} \underbrace{\binom{3}{3}} \underbrace{\binom{3}{3}} \underbrace{\binom{3}{3}}_{\binom{1}{3}} \underbrace{\binom{3}{3}} \underbrace{\binom{3}{3$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		H4 13
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 Q5 125 025 Q5 Q5 Q5 1 T41 41 041 T41 T41 T41	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rei Mg	0, 14 G'o 15
	16 Go 10 80 Go Go 17 D11 411 011 D11 D11	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 No 10 000 No	E2 12 00 E2 E2 E2 E2 E2 Jo 10 00 Jo Jo Jo Jo		Go 16 Tab 17
-	$\begin{array}{c} 17 \\ 17 \\ 17 \\ 18 \\ 50 \\ 19 \\ 19 \\ 19 \\ 19 \\ 19 \\ 19 \\ 19 \\ 1$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} M_{g} \\ R_{d3} \\ I_{4} \\ I_{4} \\ I_{4} \\ I_{5} \\ I_{4} \\ I_{5} $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	$\frac{20B_c}{21F_s} \frac{f}{f_s} \frac{f}{f_s} \frac{f}{f_s} \frac{f}{f_s} \frac{f}{f_s} \frac{F_s}{F_s} \frac{F_s}{F_s}$	N' N' Red / 4 04 Red Red Red Red Red Red Red Red Se / 6 06 Se	$\begin{array}{cccccccccccccccccccccccccccccccccccc$			$\frac{2}{\rho_{1}}$ $\frac{20}{21}$
	22	F5 F5 M4 / 4 04 M4 M4 M4 M				22
	23					23
	25					25 26 27
	27					27
	29					29
	26 5 1 2324	67 11 31 27 8 9 323	3 35 19 13 15 16 17 18	FF1 FF2 FF3 COCK -1B GAU 25 10 34 2930 2021 Zai Bao Lai 4 4 4 Xao Rao Lai 4 4 4 MW V41 MW 4 4 4	GAID +6 -12 22 36 37 14 12 28 3	2 PIN NUMBERS
WRITE AMPLIFIER	26 5 1 2324 30 Z41 741 841 Z41 31 X40 740 840 X40 X40 32 X40 740 840 X40 X40 32 X40 740 840 X40 X40	6 7 11 31 27 8 9 32 3 <i>Zán Zán Bao Pao Cae Bao Bao Bao Bao Bao Bao Bao Bao Bao Bao</i>	3 35 19 13 15 16 17 18 <i>Lau Lau Lau Lau Lau Lau Lau Lau Lau Lau </i>	FFI FF2 FF3 Clock -18 Grub 25 10 34 2930 2021 Zai Bao Lai 4 4 Xao Rao Lai 4 4 May Vai May 4 4		30
FLIP-FLOPS	$\frac{51}{40} \frac{740}{100} \frac{540}{100} \frac{740}{100} \frac{740}$	$\frac{M_{u1}}{M_{u1}} \frac{M_{u1}}{M_{u1}} \frac{V_{41}}{V_{41}} \frac{V_{41}}{V_{41}} \frac{V_{1}}{V_{41}} \frac{V_{41}}{V_{41}} \frac{V_{41}}{V$		MW V41 MW + +		32
	34					34
	35					35 36 37
	37					
	1 2 3 4 5 38 Cy 22 39 +6 72 +26 -72 +26 -72 -2 -2 -72 -72 -2 -72 -72 -2 -72 -72 -72 -72 -72 -72 -72 -72 -72	6 7 8 9 10 11 12 13 14 +6	15 16 17 18 19 2021 <i>ze c c</i> -6	22 23 24 25 26 27 28	29 30 31 32 33 34 35	36 37 { PIN NUMBERS
CLOCK NO.I POWER AMP CLOCK NO.Z POWER AMP	39+6					c c 39
ari	PLUG UMBERS					PLUG NUMBERS
	·····	· · · · · · · · · · · · · · · · · · ·				RC1-187

Figure 43. Circuit Board Connector Signal Chart No. 2

50**3**

(50I THROUGH 540) 500 -

400-500 PLUG SERIES

			SIDE*I		
9 7 6	6 5	5 1 4		4 3 3 3	3 2
	1 1 - 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	27 4 27	10 12 12	34 34	18 I9 PIN NUMBERS
I I4 2 I5 3 I6 4 I7 5 6 I9 7 20 8 21 22 IO 23 II 24	12 13 20 21 1 22 2 23 3 2	25 5 26 6 6 7	28 8 29 9 30 31 11 32	13 14 33 15 16 17 35	36 37 NUMBERS
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} a & U_1 E_1 & M & A \\ \hline 1 & 1 & 41 & 30 & 2 & 2 \\ \hline 2 & A & T & M & M & T & 1 \\ \hline \end{array} \begin{array}{c} M & A & M & M & T \\ \hline 1 & 1 & 41 & 30 & 2 & 2 \\ \hline \end{array} \begin{array}{c} M & A & M & M & T \\ \hline 1 & 1 & 41 & 30 & 2 \\ \hline \end{array} \begin{array}{c} M & A & M & M & T \\ \hline \end{array} \begin{array}{c} M & T & M & M & T \\ \hline \end{array} \begin{array}{c} M & T & M & M & T \\ \hline \end{array} \begin{array}{c} M & T & M & M & T \\ \hline \end{array} \begin{array}{c} M & T & M & M & T \\ \hline \end{array} \begin{array}{c} M & T & M & M & T \\ \hline \end{array} \begin{array}{c} M & T & M & M & T \\ \hline \end{array} \begin{array}{c} M & T & M & M & T \\ \hline \end{array} \begin{array}{c} M & T & M & M & T \\ \hline \end{array} \begin{array}{c} M & T & M & M & T \\ \hline \end{array} \begin{array}{c} M & T & M & M & T \\ \hline \end{array} \begin{array}{c} M & T & M & M \\ \hline \end{array} \begin{array}{c} M & T & M & M \\ \hline \end{array} \begin{array}{c} M & T & M & M \\ \hline \end{array} \begin{array}{c} M & T & M & M \\ \hline \end{array} \begin{array}{c} M & T & M & M \\ \hline \end{array} \begin{array}{c} M & T & M & M \\ \hline \end{array} \begin{array}{c} M & T & M & M \\ \hline \end{array} \begin{array}{c} M & T & M & M \\ \hline \end{array} \begin{array}{c} M & T & M & M \\ \hline \end{array} \begin{array}{c} M & T & M & M \\ \hline \end{array} \begin{array}{c} M & T & M \\ \hline \end{array} \begin{array}{c} M & T & M \\ \hline \end{array} \begin{array}{c} M & T & M \\ \hline \end{array} \begin{array}{c} M & T & M \\ \hline \end{array} \begin{array}{c} M & T & M \\ \hline \end{array} \begin{array}{c} M & T & M \\ \hline \end{array} \end{array} \begin{array}{c} M & T & M \\ \hline \end{array} \end{array} $	$R_2 D_1 T_4 U_1 a_1 a_1 U_1 A_1 a_1 U_1 A_1 a_1 U_1 A_1 a$	$\frac{1}{3} \frac{D}{1} \frac{1}{4} \frac{R}{c^2} \frac{U}{1} \frac{f}{c_1} \frac{R}{c_2} \frac{M}{1} \frac{a}{c_1} \frac{F}{c_1}$		$\frac{N_1}{1}$ $\frac{J_{13}}{0}$ $\frac{J_2}{0}$ LOGIC
$3 4 57 LP_1 D_1 O_1 J_3 T_4 D_1 d_1 d_1 D_2 d_1 d_1 D_3 T_4 T_4 T_4 D_3 d_1 d_1 d_1 d_1 d_1 d_1 d_1 d_1 d_1 d_1$	$\begin{array}{c} a & A \\ 1 & 1 & 2 \\ \hline & 3 & 2 \\ \hline & & 2 \\ \hline & & 5 \\ \hline & & & 5 \\ \hline & & & 5 \\ \hline & & & & 5 \\ \hline & & & & & 5 \\ \hline & & & & & & 5 \\ \hline & & & & & & & 5 \\ \hline & & & & & & & & 5 \\ \hline & & & & & & & & & 5 \\ \hline & & & & & & & & & & 5 \\ \hline & & & & & & & & & & & 5 \\ \hline & & & & & & & & & & & & & & 5 \\ \hline & & & & & & & & & & & & & & & & & &$	$F_4 F_1 C_7 F_2 f_2 F_1 F_2 f_2 F_2 F_1 F_2 F_1 F_2 F_2 F_1 F_2 F_2 F_1 F_2 F_2 F_2 F_1 F_2 F_2 F_2 F_2 F_2 F_2 F_2 F_2 F_2 F_2$	$ \begin{array}{c} 5^{C} \mathbf{t} \\ \hline \\ M(\mathbf{b} \mathbf{T} \mathbf{D}) (\mathbf{f} \mathbf{t} \mathbf{t}) \\ \hline \end{array} $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\frac{1}{41000} \circ f(c) 3$
4 $56 L_{P_1} D_1 0 M_6 T_4 D_3 d_0 F_4 F_3 F_2 N_8 D_5 S_X f_2 F_2 F_3 F_1 N_8 D_5 F_2 F_3 F_2 N_8 D_5 F_2 F_2 N_8 D_5 N_8 D_5 F_2 N_8 D_5 N_8 D_5 F_2 N_8 D_5 F_2 N_8 D_5 F_2 N_8 D_5 N_8 D_5 F_2 N_8 D_5 F_2 N_8 D_5 N_8 D_5 F_2 N_8 D_5 N_8 D$	$ \begin{array}{c c} f_2 & S_{4} & I_4 \\ \hline 0 & 0 & 1 \\ \hline 0 & 0 & 1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline$	$\frac{1}{30} \times \frac{12}{12} + \frac{1}{3} + \frac{1}{3} + \frac{1}{2} + \frac{1}{12} + \frac{1}{3} + $	$ \begin{array}{c c} M_{1}' & A_{2} T_{X} D_{1}' f_{C_{1}}' & J_{O} I_{Z} N_{11} I_{1} 4 & I_{4} I_{C_{h}} I_{C_{h}} \\ O D_{Z} & I_{1} I_{1} I_{A} & I_{A} I_{C_{h}} I_{A} \\ I_{A} I_{C_{h}} I_{A} & I_{A} I_{C_{h}} I_{A} \\ I_{A} I_{C_{h}} I_{A} & I_{A} I_{C_{h}} I_{A} \\ I_{A} I_{C_{h}} I_{A} \\ I_{A} I_{C_{h}} I_{A} \\ I_{A} I_{C_{h}} I_{A} \\ I_{A} I_{A} I_{A} I_{A} I_{A} \\ I_{A} \\ I_{A} I_{A} \\ I_{A$		$\frac{N_1}{1} \frac{s}{3} \frac{c_f f_{c_1} 4}{c_{c_1} 4}$
$\frac{5}{6} \frac{5 \cdot [L_{P_1} D_{D} (J_3^{-1} J_4^{-1} D_1^{-1} J_4^{-1} J_4^{-1$	$\begin{array}{c c} \varphi_{4} \varphi_{5} N_{1} M_{8}^{\prime} & M_{7} D_{1} U_{2} T_{4} I_{1} 4 \\ \hline S_{5} S_{5} N_{1} & M_{8} & M_{7} D_{1} U_{2} T_{4} I_{1} I_{4} \end{array}$		$\frac{R_{c_4}N_{o}}{1} = \frac{R_{c_4}N_{o}}{R_{c_4}} $		$N_{14} J_{0}_{11} $
	$\begin{array}{c c} S & S & N_1 \\ \hline H & S & N_1 \\ \hline H & S & T & N' \\ \hline F & B & S & T & N' \\ \hline \end{array} \begin{array}{c} M_8 & U' & C' & T & C \\ \hline M_8 & U' & C' & T & C \\ \hline M_8 & U' & C' & T & C \\ \hline M_8 & U' & C' & T & C \\ \hline \end{array}$	$\begin{array}{c} P \neq T_4 P_d + F_4 P_d \\ S \neq 0 & 40 \\ F \neq 0 & 5 \\ F = 0 \\ F = 0 & 5 \\ F = 0 & 5 \\ F $	5 T41 B'_{42} T 5 4 6 4 5 3	$\begin{array}{c c} F & UB \\ I \\ A \\ C \\ C$	$ \begin{array}{c} 0 \\ 1 \\ $
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$F_4 N_8 D_5 F_2 F_1 F_1 F_1 F_2 F_3$		$\frac{V_{B}}{V_{B}} = \frac{F_{S} V_{G} f_{4}}{F_{S} V_{G} o_{4}} + \frac{f_{4} Z_{C} I_{5}}{o_{4} \sigma_{4}} + \frac{S_{U}}{\sigma_{5}}$	$\frac{1}{1} \frac{4}{11} \frac{1}{11} \frac{1}{300} \frac{1}{64} \frac{7}{7}$
$\frac{8}{9} \frac{0_1^{\prime}A_1^{\prime}N_0^{\prime}P_0}{1} \frac{T_1^{\prime}P_1^{\prime}A_1^{\prime}T_3^{\prime}U_1^{\prime}T_3^{\prime}U_1^{\prime}T_3^{\prime}U_2^{\prime}}{P_2^{\prime}M_2^{\prime}T_3^{\prime}U_2^{\prime}} \frac{F_4^{\prime}A_2^{\prime}T_3^{\prime}M_2^{\prime}T_3^{\prime}}{F_4^{\prime}F_3^{\prime}F_2^{\prime}N_8^{\prime}f_3^{\prime}}$		$3 \times T$ $N \times F$ f F f F P $F_2 N$ $X \times 12$ 2 1 1 1 1 1 2 C E			
	$\begin{array}{c c} f_{3} B_{2} M_{2} T_{X} \\ \hline B_{1} T_{1} P_{2} R_{2} \end{array}$	$F_{5}F_{4}F_{1}C_{1}C_{1}F_{0}F_{0}F_{0}F_{0}C_{1}F_{0}F_{0}F_{0}F_{0}F_{0}F_{0}F_{0}F_{0$	$ 5F_{2} F_{4} F_{3} N_{0} + 3 A_{N} + 1 + 1 + 3 + 4 + 3 + 4 + 3 + 4 + 3 + 4 + 3 + 4 + 3 + 4 + 3 + 4 + 3 + 4 + 3 + 4 + 3 + 4 + 4$	$\begin{array}{c c} N \\ \hline 6 \\ \hline 7 \\ 7 \\$	$\begin{array}{c c} T_{41} & u_2 \\ \hline T_{41} & o_2 \\ \hline T_{41} & o_3 \\$
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c} P & T & 40 \\ \hline & 5 & P & 0 \\ \hline & 5 & P & 0 \\ \hline & 43 & P & 0 \\ \hline & 43 & P & 0 \\ \hline & 43 & P & 0 \\ \hline & 41 & T & 1 \\ \hline & & 1 & 0 \\ \hline & 1 & $	$ \begin{array}{c} 5 \hline 5 \hline 4 1 \\ 4 \hline 1 \\ 4 \hline 1 \\ 4 \hline 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1$	$\begin{array}{c c} I_{3}T_{41} & Z_{c_{h}} I_{3}f_{03} & f_{03}M_{3}N_{8} \\ N_{8} & G_{N_{D}} & O_{1}M_{6}D_{6} \\ \end{array}$	$ \begin{array}{c} P_{3} & 0 \\ \hline P_{3} & 0 \\ \hline N_{8} & 0 \\ \hline N_{8} & 0 \\ \hline R & 0 \\ \hline \end{array} \begin{array}{c} N_{12} & 0 \\ \hline N_{9} & 0 \\ \hline N_{9} & 1 \\ \hline 1 \\ \hline \end{array} $
			IKIT T. OMX, TIQ QO	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	M b N b 12 10 042 12
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		A/B R KAS SKAA		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		Bika Ais SAiR	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c} \mathbf{I}_{4} & \mathbf{P}_{2} \\ \hline \mathbf{I}_{41} & \mathbf{O}_{2} \\ \hline \mathbf{I}_{41} & \mathbf{O}_{2} \\ \hline \end{array} \\ \end{array} \\ \begin{array}{c} \mathbf{V}_{2} & \mathbf{V}_{1} \\ \mathbf{V}_{1} & \mathbf{V}_{2} \\ \mathbf{V}_{1} & \mathbf{V}_{1} \\ \mathbf{V}_{2} & \mathbf{V}_{1} \\ \mathbf{V}_{1} & \mathbf{V}_{1} \\ \mathbf{V}_{2} & \mathbf{V}_{1} \\ \mathbf{V}_{1} & \mathbf{V}_{2} \\ \mathbf{V}_{1} & \mathbf{V}_{1} \\ \mathbf{V}_{1} \\ \mathbf{V}_{1} & \mathbf{V}_{1} \\ $
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\frac{41}{N_5} \qquad \frac{1}{R_{c2}} \frac{1}{0} \frac{1}{0} \frac{1}{141} \frac{1}{15} \frac{1}{41} \frac{1}{0} \frac{1}{5} \frac{1}{141} \frac{1}{5} \frac{1}{5} \frac{1}{41} \frac{1}{161} \frac{1}{5} \frac{1}{161} \frac{1}{$	
$\frac{10}{16} \frac{1}{3} \frac{4}{9} \frac{3}{2} \frac{1}{10} \frac{10}{10} \frac{100}{100} \frac{5}{100} \frac{1}{2} \frac{1}{10} \frac{100}{100} \frac{100}{1$		$\begin{bmatrix} 2 & 0 & 4 \\ 1 & 1 & 2 \\ 1 & 2 & 0 & 4 \\ 2 & 0 & 4 & 0 \\ \end{bmatrix}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	T ₄₁ 28 ^N ^N ^C 8	$M_{01}c_{2}$ N S 16
$\frac{10}{17} S_{P} Y_{12} Y_{11} Y_{10} Y_{9} A_{N} I 4 I_{41} I_{2} \qquad R_{42} M_{2} D_{2} U_{41} I_{41} I_{1} I_{2} \qquad X_{2} Z_{2} H_{0} I_{2} T_{41} I_{1} J_{0}$		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\frac{1}{3} \frac{1}{12} \frac{1}{9} \frac{1}{12} 1$		$\frac{M_{O_{1}}c_{2}}{U_{4} _{1}2} + \frac{N_{1}c_{5}}{T_{1}} = \frac{16}{17}$
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		$\begin{array}{c c} B_1 E_{40} T_{41} q_2 \\ \hline \\ C_{41} T_1 U M_8 q_1 \\ \hline \\ C_{41} T_1 U M_8 q_2 \\ \hline \\ C_{41} T_1 $	1 T40 Q3N1 M8 02 S1K5N1 56 36 51	4041 400 00 3 3 Ke U R	To J o J J J 18
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			$\begin{array}{c c} 1 & 1 & 0 \\ 1 & 1 & 1 & 0 \\ 1 & 1 & 0 \\ 1 & 1 & 0 \\ 1 & 1 & 0 \\ 1 & 1 & 0 \\ 1 & 1 & 0 \\ 1 & 1 & 0 \\ 1 & 1 & 0 \\ 1 & 1 \\ 1 & 0 \\ 1 & 1 \\ 1 & 0$		$S_{u_{c_{1}}}^{u_{c_{1}}}$ (1)
$20 \qquad \qquad$			$\begin{array}{c c c c c c c c c c c c c c c c c c c $		T41 02 006 20
21 $G_1 K_9 F_0 U_1 N_4 Su_6 I_{12} F_4 F_3 F_1 C_1 F_5 U_1 X_1 M_8 M_9 I_5 X_4 I_7 I_7 I_7 I_7 I_7 I_7 I_7 I_7 I_7 I_7$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	D' TAI Pdafa Fa Fa Pda TA	$\begin{array}{c c} \hline & A_1 & I_1 & I_5 & A_1 \\ \hline & A_1 & I_1 & I_5 & A_1 & A_4 & D_1 & U_4 & A_4 \\ \hline & & & & & & & & & & & & \\ \hline & & & &$		$P_{106} C_{J} C_{J} C_{J} 21$
21 $G_1 K_3 F_6 U_1 N_4 S U_6 I_{9_2}$ $F_4 F_3 F_1 C_4 F_5 U_1 X_1 M_8 M_9 I_5 X_{141}$ 22 $F_4 F_3 F_2 C_4 F_5 F_4 F_3 F_2 C_4 F_5 F_4 F_3 F_2 C_4 F_5 F_4 F_3 F_2 F_4 F_3 F_2 F_4 F_5 F_4 F_5 F_4 F_5 F_6 F_6 F_6 F_6 F_6 F_6 F_6 F_6 F_6 F_6$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	12T1 Zch I 365 65 Z 146	T d log 22
23-18 $E_3 E_2 E_1 P_0 T_4 P_3 F_5 F_4 F_3 F_1 C_7 F_5 F_4 F_5 F_5 F_4 F_5 F_4 F_5 F_5 F_4 F_5 F_5 F_4 F_5 F_5 F_4 F_5 F_5 F_5 F_5 F_5 F_5 F_5 F_5 F_5 F_5$	$\frac{55}{5} \frac{F_5}{F_4} \frac{F_3}{F_2} \frac{F_2}{N_8} \frac{F_1}{H_1} \frac{F_1}{S} \frac{F_1}{H_2} \frac{F_3}{H_1} \frac{F_2}{H_1} \frac{F_1}{H_1} \frac{F_1}{H_$	4F3F+F+Fs FsF+F	$\begin{array}{c c} 1 \\ 1 \\ 1 \\ 1 \\ 2 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\$	$\frac{I_{2}T_{1}}{I_{4}T_{5}^{PP}} = \frac{Z_{C}L_{3}F_{5}F_{5}F_{5}F_{5}Z_{1}}{R_{1}O_{1}F_{5}F_{5}Z_{1}N_{6}}$	N 1265 23
	F4F2F1N8f5				LOGIC
25 A3 B2 R2 X2 Z2 42A 42 V2A V2 X0 C PA PA	TI TI TI TI I AI 041 140	L L B X	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		TEST RECEPTACLE
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	23242512345678	9 10 11 12 13 14 15 16 17	18 19 2021 22 23 24 25 26 27 28	29 30 31 32 33 34 35 36 37	
26 I4 -18 Jo Ho X20-100 - 3 TPP F1 X10 F1 P5 TO NE NE JI JI YE F1 K18 K11		+6 GND SUZ SU3 SU1 SU3 J	J_{I} $S_{C} A_{I} X_{N} K_{IK} - 12 M_{4} S_{1} S_{U_{6}}$	TBS SU6 SU2 SYNC J 5 T41 SU6	26 NETWORK
27 $F_{c_2} - 18 J_0$ $X_{20} - 3 T_t F_1$ $X_{10} F_2' T_{PE} T_t F_{c_1} J_{35} J_{20}$ $H_0 J_{26} F_2 K_{19} K_{12}$	F2 I4 Z, B, GOK2 S5 GND K2 4	+6 GND Sp Hc J	$\frac{1}{2} J_{\lambda} S_{U_1} B_1' Z_{I_N}' K_{2K} - \frac{12}{12} I_4 S_1' R_B R_B$	LD Sync J 6 RB	1 27 4
28 TH-18 TO 90 100-3 K16F3 X10F3 F5 K16 2024 31 HO NE F3 K20K13	$F_{3} = \frac{5_{\gamma_{N_{c}}}R_{j_{N}}}{5_{\gamma_{N_{c}}}R_{j_{N}}} + \frac{1}{3}\frac{K_{3}}{R_{P}}S_{6} GNDK_{3} +$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	IEI SUIDI K UN CI	VD VD LO KILF'S F4 VD	28 NETWORK
	GND C +6	A3 A3	43 SET -12 PA GND C' GND -6	-18 A 3 A 3	29 READ A MPL
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		B2 B2	B2 B2 SET PA	4 B ₂ ' B ₂ '	30
		R2 R2	R2 SET PA		31
		X2 X2	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} & & & & & & \\ \hline & & & & \\ \hline & & & & \\ \hline & & & &$	32
	┥┝╾┼╾╫╾┼╾┥┝╴┦┤╸╴┼╶┥┝	72 22			33
34 UT4 UT4	│ │ 	L24 L24	SET PA		34
35 LTBLTB					35
36 vr4vr4	┥┝╾┼╾┽╌╢╸┽╌┼╴┥┝╸┵┼┼╴┼┈┽┿┥┝	V2A V2A			36
37 Vrs Vrs	╽╎─┼─┼─╢─┼╌┼╼╢┝─┼╽┼╸┼╶┤┼╢╎	V2 V2	V2 V2 SET PA		37
38 yõr kõr 39 cr	╽┝╾┼╾┽╴╢╌┽╌┽╴┥┝╶┥╹┥╌┥╸┥┪	xo xo		-18 X ó X ó	38
	GND +6	╶┼┽┽┽┨╎┥╎┼┼	-12 GND C' GND -6	-18	39 READ AMPL
					PLUG NUMBERS RC1-184A
PLUG NUMBERS					PLUG NUMBERS RC1-184A
					NUMBERS

Figure 44. Circuit Board Connector Signal Chart No. 3

100-200 PLUG SERIES-SIDE #2

(141 THROUGH 180) 100 ~ _−200 ((241 THROUGH 280)	
------------------	----------------------------	-------------------	--

							:
	9		$\begin{bmatrix} & & & \\ & & & & \\ & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & $	5 5	1 4 4 4 4 27 4 1		
	1 14 2 15 3 16 4 17 5 6 1	9 25 25 9 7 20 8 21 22 10 23 11 24		2 23 3 25 5 26 6		10 12 12 34 34 30 31 11 32 13 14 33 15 16 17 35 36	18 19 PIN 37 NUMBERS
		╶┨╌┫╴┨╶┨╴┨╴┫	╉╾╉╼╢╴╊╾╂╼┨╞═┫				
	79-18 A 1 MO M/ M2 M3 M4 10 Po 1 41 A42 1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	$\frac{79}{78} - \frac{18}{18} \frac{A_1}{2} \frac{M_0}{M_4} \frac{M_1}{M_2} \frac{M_3}{2} \frac{M_4}{3} \frac{M_0}{M_1} \frac{P_0}{P_0} \frac{a_4}{141} + \frac{A_{42}}{B_2} \frac{A_{42}}{A_{42}} + \frac{A_{42}}{A_{42}} \frac{A_{42}}{A_{43}} + \frac{A_{42}}{A_{43}} \frac{A_{43}}{A_{43}} + \frac{A_{43}}{A_{43}} A_{$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\frac{ S'M_0 J_0 U_2 T_1 }{ R_1 M_4 D_3' D_2 D_1 } = \frac{ R_1 R_1 }{ R_1 R_1 R_1 }$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 E b 78
	$ 77 E_3 E_2' E_1' R_T P_0 T_{41} A_1 B_2' $	$\frac{1}{10}$ $\frac{1}{7}$ $\frac{1}{20}$ $\frac{1}{30}$ $\frac{1}{10}$	$\begin{bmatrix} A \\ B \end{bmatrix} \begin{bmatrix} M \\ 3 \end{bmatrix} \begin{bmatrix} D \\ 3 \end{bmatrix} \begin{bmatrix} F \\ 1 \end{bmatrix}$	$\begin{array}{c} H_{0}' P_{0} T_{1}' d_{1} \\ O T_{1}' d_{1} \\ H_{1} \\ H_{3} \\ D_{2}' D_{1}' \\ D_{1}' D_{1}' \\ D_{1}' D_{2}' \\ D_{1}' D_{1}' \\ D_{2}' D_{1}' \\ D_{1}' D_{2}' \\ D_{2}' D_{1}' \\ D_{2}' D_{2}' \\ D_{2}' D_{1}' \\ D_{2}' D_{2}' \\ D_{2}' D_{2}' \\ D_{2}' D_{2}' \\ D_{2}' D_{2}' \\ D_{2}' \\ D_{2}' D_{2}' \\ D_{2}' \\$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\frac{1}{4}$ $\frac{R_{c_1}}{14}$ $\frac{1}{14}$ $\frac{77}{7}$
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$1 \frac{A_{42}M_2}{E} \frac{T_X U_1 U_{41}}{E}$		$\begin{bmatrix} 1 \\ 4 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c} z \\ \overline{A} \\ \overline{A} \\ \overline{A} \\ \overline{D} \\ \overline{A} \\ \overline{D} \\ \overline{A} \\ \overline{C} $
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\frac{1}{2} \frac{1}{2} \frac{1}{4} \frac{1}{4} \frac{1}{40} \frac{1}{1} \frac{1}{112} \frac{1}{$	$2 \begin{bmatrix} 74 \\ 2 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 7 \\ 2 \end{bmatrix} \begin{bmatrix} 2 \\ 1 \end{bmatrix} \begin{bmatrix} 7 \\ 2 \end{bmatrix} \begin{bmatrix}$	$ \begin{array}{c c} M_1 & D_3 & U_1 & L_4 \\ \hline M_1 & D_3 & U_1 & L_4 \\ \hline D_1 & D_3 & T_{40} & T_{40} \\ \hline D_1 & D_3 & T_{40} & T_{40} \\ \hline D_5 & T_2 & T_{40} & T_{40} \\ \hline D_5 & T_2 & T_{40} & T_{40} \\ \hline \end{array} $	$\frac{112}{10} \frac{112}{10} \frac{112}{10} \frac{40}{10} \frac{11}{10} \frac{112}{10} $		$\frac{1}{2} \frac{1}{2} \frac{1}$
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\frac{1}{2} \frac{1}{2} \frac{1}$	$1 \frac{3}{9} \frac{2}{942} \frac{1}{40} \frac{40}{9} \frac{3}{9} \frac{1}{9} \frac{1}{9$	$D_{1} I_{2} T_{40} S_{7} M_{2} U_{1}^{\prime} C_{1}^{\prime} T_{41}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} 0 \\ \hline S \\ \hline T \\ \hline T \\ \hline R_2 \\ \hline M_1 \\ \hline U_1 \\ \hline I_1 \\ \hline I_1 \\ \hline G_4 \\ \hline M_2 \\ \hline D_{11} \\ \hline 40 \\ \hline S \\ \hline I_1 \\ \hline J \hline J$	$\frac{1}{4} \begin{bmatrix} a & b & b \\ a & b \end{bmatrix} = \begin{bmatrix} a & b \\ a & b \end{bmatrix} = \begin{bmatrix} a & b \\ a & b \end{bmatrix}$
	72 $F_5 F_3 F_2 F_1 A_0 P_m I_1 q_r E_3 E_1$	$\frac{1}{2} \frac{E_{1}}{E_{1}} \frac{P_{m}}{A} \frac{R_{1}}{T} \frac{P_{3}}{P_{3}} \frac{P_{1}}{R} \frac{P_{1}}{P_{1}} \frac{P_{1}}{Q} \frac{1}{K_{0}} \frac{1}{Q} \frac{1}{N_{1}} \frac{Q}{V_{0}} \frac{1}{K_{0}} $			i i T_{41} I F_{0} I D_{0} T_{41}	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
	71 $F_5 F_4 F_3 F_2 F_1 P_m I_1 d_r A_1 F_2$	-11-31-11 411 X 143 144a 0 a 11 14 145 14	$\frac{P_{1}}{P_{1}} = \frac{P_{1}}{P_{1}} = \frac{P_{2}}{P_{1}} = \frac{P_{2}}{P_{2}} = \frac{P_{2}}{P$	K U T410, 43 R2 TX T40 TAV	1143 1 1 43 41 3 3 1 5 41 1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	5 8 06 7 1
	70 V R2 M0 M1 M2 10 I3 1 1 R42 M	$\frac{1}{2} \underbrace{U_{4}}_{1} \underbrace{T_{X}}_{1} \underbrace{T_{1}}_{1} \underbrace{T_{1}}_{1} \underbrace{P_{0}}_{0} \underbrace{F_{5}}_{5} \underbrace{F_{3}}_{5} \underbrace{F_{2}}_{2} \underbrace{P_{3}}_{3} \underbrace{P_{0}}_{10} \underbrace{P_{0}}_{10}$	Pas FIF2F5NO FO	$ \begin{array}{c c} F_{5} F_{4} & P_{0} P_{10} \\ F_{5} F_{4} & P_{0} P_{10} \\ F_{5} F_{3} & P_{0} P_{10} \\ \hline \end{array} \\ \begin{array}{c} M_{10} & M_{10} \\ N_{10} & P_{0} \\ N_{10} & P_{0} \\ N_{10} & P_{0} \\ \hline \end{array} \\ \begin{array}{c} M_{10} & M_{10} \\ N_{10} & P_{0} \\ \hline \end{array} \\ \begin{array}{c} M_{10} & M_{10} \\ N_{10} & P_{0} \\ \hline \end{array} \\ \begin{array}{c} M_{10} & M_{10} \\ \hline \end{array} \\ \end{array} \\ \begin{array}{c} M_{10} & M_{10} \\ \hline \end{array} \\ \end{array} \\ \begin{array}{c} M_{10} & M_{10} \\ \hline \end{array} \\ \end{array} \\ \begin{array}{c} M_{10} & M_{10} \\ \hline \end{array} \\ \end{array} \\ \begin{array}{c} M_{10} & M_{10} \\ \hline \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} M_{10} & M_{10} \\ \hline \end{array} \\ \begin{array}{c} M_{10} & M_{10} \\ \hline \end{array} \\ \end{array} \\$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\frac{1}{10} \frac{1}{10} \frac$	$\begin{array}{c c} & \mathbf{N}_{12} & \mathbf{M}_{5} \\ \hline 1 & 0 \\ 7 \\ 7 \\ 7 \\ 7 \\ 1 \\ 0 \\ 5 \\ 5 \\ 6 \\ 9 \end{array}$
	$69 - 18 J \acute{O}_{\mathcal{C}} D_{\mathcal{C}} D_{\mathcal{C}} D_{\mathcal{C}} I_{2} M_{11} M_{15} A_{1} r$	$M_4 D_2 D_1 D_3 R_1 N_0 F_5 F_4 P_3 T_4 R_0 P_0$	00F5 F4 Pd3 No	5 3 3 10 No Po E2 R2	$\begin{array}{c c} \hline r \\ \hline 1 \\ \hline 2 \\ \hline 3 \\ \hline 0 \\ \hline 1 \\ \hline 0 \hline \hline 0 \\ \hline 0 \\ \hline 0 \hline \hline 0$	$ \begin{array}{c} e \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} N \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 3 \\ 1 \\ \end{array} \\ \begin{array}{c} e \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} e \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} e \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} F \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} e \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} F \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} e \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} F \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} e \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} F \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} e \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 1 \\ 1 \\ \end{array} \\ \begin{array}{c} F \\ 1 \\ 1 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 1 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ \end{array} \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ \end{array} \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ \end{array} \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ \end{array} \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ \end{array} \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} E \\ 0 \\ \end{array} \\ \end{array}$	$\frac{7}{10}$ $\frac{3}{100}$ $\frac{3}{100}$ $\frac{69}{100}$
					$\begin{bmatrix} M_1 & N_7 & T_{41a} \\ \hline 141 & 141 & 141 & 153 & 0 \end{bmatrix} = \begin{bmatrix} M_1 & N_7 & T_{41a} \\ M_1 & B_{42} & T_{41} \\ M_1 & B_{42} & T_{41} \end{bmatrix}$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c} D_{G} D_{5} D_{4} I_{2} N_{11} I_{16} \\ D_{3} D_{2} D_{1} I_{41} \\ D_{3} P_{2} D_{1} P_{41} \\ D_{3} P_{4} P_{41} \\ D_{4} \\ D_$	R' K M D T' Z	$N_{q}H_{M}U_{2}E$ M D U R	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
	$\begin{array}{c c} 66 & M_{r} \ LP_{1} \ D_{d} \ D_{4} \ I_{3} \ I_{4} \ D_{1} \ U_{1} \ I_{41} \\ \hline 65 & K_{o} \ LP_{0} \ D_{d} \ D_{4} \ I_{3} \ I_{4} \ D_{1} \ U_{1} \ I_{41} \\ \hline R_{2} \ R_{2} \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	64 R M/M/M/M/M/M/M/JI3 41 R42	$\begin{array}{c c c c c c c c c c c c c c c c c c c $		M3 D3 D1 41 M4 D3 D1 R1	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{c c} C & J & R_c & D_c \\ \hline C & I & 0 \\ \hline C & I & 0 \\ \hline C & 0 \\$	$\frac{P_{3}}{P_{3}} = \frac{P_{2}}{P_{3}} = \frac{P_{4}}{P_{4}} = \frac{P_{4}}{P$
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\frac{1}{2}$ $\frac{1}{41}$ $\frac{1}{41}$ $\frac{1}{2}$ $$	V2 - P2 S1 S8 R1	M1 D3 U1 141 TX 41 TA1 X	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c} C \\ \hline 1 \\ \hline 4 \\ \hline 2 \\ \hline 2 \\ \hline 8 \\ \hline 8 \\ \hline 1 \\ 0 \\ \hline 1 \\ 0 \\ \hline 2 \\ \hline 2 \\ \hline 8 \\ \hline 1 \\ 0 \\ \hline 2 \\ \hline 2 \\ \hline 8 \\ \hline 1 \\ 0 \\ \hline 2 \\ \hline 2 \\ \hline 8 \\ \hline 7 \\ \hline 9 \\ \hline$	
	62						
	$\begin{array}{c} 61 - 18 \\ \hline 10 \\ \hline 60 \\ \hline 1 \\ \hline 5 \hline$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\frac{B_{42}}{B_{42}} = \frac{A_{42}}{B_{42}} = \frac{B_{42}}{B_{42}} = B_$	$\begin{array}{c c} A_{d} & I_{2} & R_{c_{1}} & I_{41} \\ \hline X_{d} & I_{2} & R_{c_{1}} & I_{41} \\ \hline Q_{u} & Q_{u} & Q_{u} & T_{u} & Q_{u} \\ \hline Q_{u} & Q_{u} & T_{u} & T_{u} & Q_{u} \\ \hline Q_{u} & Q_{u} & T_{u} & T_{u} & Q_{u} \\ \hline Q_{u} & Q_{u} & T_{u} & Q_{u} \\ \hline Q_{u} & Q_{u} & T_{u} & Q_{u} \\ \hline Q_{u} & Q_{u} & T_{u} & Q_{u} \\ \hline Q_{u} & Q_{u} & T_{u} & Q_{u} \\ \hline Q_{u} & Q_{u} & T_{u} & Q_{u} \\ \hline Q_{u} & Q_{u} & T_{u} & Q_{u} \\ \hline Q_{u} & Q_{u} & T_{u} & Q_{u} \\ \hline Q_{u} & Q_{u} & T_{u} & Q_{u} \\ \hline Q_{u} & Q_{u} Q_{u} & Q_{u}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c} \mathbf{P}_{4} = \mathbf{P}_{4} + \mathbf{P}_{1} + \mathbf{P}_{4} + P$	$\frac{ B_1 _{\mathcal{B}}}{ B_{42} _{\mathcal{O}}} = \frac{ P_0 _{\mathcal{A}}}{ B_{42} _{\mathcal{O}}} = \frac{ P_0 _{\mathcal{A}}}{ P_0 _{\mathcal{A}}} = \frac{ X_1 _{\mathcal{A}}}{ P_$	$\begin{array}{c c} X_{d} I_{2} R_{c_{1}} P_{41} \\ \hline Q_{4} Q_{1} T_{412} C_{30} \\ \hline Q_{4} Q_{1} T_{412} C_{30} \\ \hline Q_{30} \\ \hline Q_{40} Q_{1} \\ \hline Q_{41} Q_{10} \\ \hline Q_{41}$	$\begin{array}{c c} \mathbf{P}_{41} & \mathbf{P}_{41}$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\frac{1}{3}$ $\frac{1}{14}$
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\frac{ B_{42}N_0 P_0 E_2 }{ Z_1 Z_2 Q_0 } = \frac{ Q_0 E_2 }{ Q_0 } =$	$M_0 M_4 T_{40} e_{0.30}$ 2 40 41 20	130 - 130 - 20 - 21 - 0 - 3 - 4 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
	57 A M D' D' D' T' TAI' h X41F	$\frac{1}{24} \boxed{D} \boxed{D} \boxed{U} \boxed{T} \boxed{U} \boxed{T} \boxed{D} \boxed{U} \boxed{T} \boxed{T} \boxed{U} \boxed{T} \boxed{U} \boxed{T} \boxed{T} \boxed{U} \boxed{T} \boxed{T} \boxed{T} \boxed{U} \boxed{T} \boxed{T} \boxed{T} \boxed{T} \boxed{T} \boxed{T} \boxed{T} T$	$\frac{2}{2} \frac{2}{2} \frac{2}{1} \frac{1}{4} \frac{1}{2} \frac{1}{3} \frac{1}{1} \frac{1}{4} \frac{1}{3} \frac{1}{1} \frac{1}{4} \frac{1}$	$D_3 T_1 T_2 Q_0 R_{gp} I_4$	P_{0} $P_{0}I_{4}V_{9p}$ $D_{3}T_{1}$	$ \begin{array}{c c} \hline \\ \hline $	30 Fo 6 57
	56 TPP TPP TPP TPP TPP SU TPP X41	$R_{41}M_{10}D_2U_1T_1e_AK_AM_2U_1T_4I_e_1e_1e_1e_1e_1e_1e_1e_1e_1e_1e_1e_1e_1$	RAI MAD3TI Q	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	20 U41 P 56
	55 A41 B41 O 2 U 1 T 1 60 A1E	$\frac{1}{4} \begin{bmatrix} M & D_2 \\ 0 & 0 \end{bmatrix} = \begin{bmatrix} e \\ 0 & c \\ $	$M_2 T_X U_2 T_1 M_9$	$ \begin{array}{c c} M_2' U_2 T_4 e \\ \hline 2 & 2 & 10 \end{array} \begin{array}{c} F_2 E_2' T_1 \\ \hline 2 & 2 & 1 \end{array} $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c} \bullet & F_{3} = F_{3}^{+} (T + \bigcup_{i=13}^{1} \bigcup_{j=13}^{1} F_{5}^{-} (K_{5_{k}} (T + \bigcup_{i=12}^{1} \bigcap_{i=7}^{1} \bigcap_{i=7}^{1} \prod_{i=12}^{1} \bigcap_{i=7}^{1} (T_{p_{p}} / X_{10}^{-} (X - X_{20} / X_{20$	220 N 5 0 55
	54 $J_0 D_6 D_5 D_4 D_1 I_2 H_1 H_7 O_0$	$\frac{1}{6}$ $\frac{1}{5}$ $\frac{1}{4}$ $\frac{1}{2}$ $\frac{1}{11}$ $$	CGCSC4Mrb	$M_7 A_N I_4 F_0 F_4 K_4 T_t$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c} \mathbf{e} & \mathbf{F} \cdot \mathbf{k}_{3} \\ \mathbf{i} \\ 0 & \mathbf{F} \cdot \mathbf{k}_{3} \\ \mathbf{F} \cdot \mathbf{F}_{1} \\ \mathbf{F}_{0} \\ \mathbf{F}_{1} \\ \mathbf{F}_{2} \\ \mathbf{F}_{2} \\ \mathbf{F}_{1} \\ \mathbf{F}_{2} \\ \mathbf{F}_{2} \\ \mathbf{F}_{2} \\ \mathbf{F}_{1} \\ \mathbf{F}_{2} \\ \mathbf{F}_$	$\begin{array}{c} T \\ 11 \\ 11 \\ 11 \\ 11 \\ 11 \\ 11 \\ 11 \\$
	53 6	$\frac{2}{5}$ C $\frac{4}{5}$ $\frac{1}{5}$ $$	$\frac{C \left(C - C - C - M_{r} - M_{r} - C - C - C - M_{r} - C - C - C - M_{r} - C - C - C - C - C - C - C - C - C - $	$\begin{array}{c c} T \\ T \\ X \\ a \\ 12 \\ 17 \\ c \\ b \\ c \\ c$	113 113 113 P 2 P2 6 M3 12	$ \begin{array}{c c} F_{1} & F_{1} & F_{1} & J_{1} \\ \hline \partial & F_{1} & F_{1} & F_{1} & J_{1} \\ \hline \partial & F_{1} & F_{1} & F_{1} & F_{1} \\ \hline e & F_{3} & Ee_{3}^{+} T_{P} \\ \hline f & F_{1} & F_{2} & F_{3} & F_{2} \\ \hline e & F_{3} & F_{2} & F_{1} \\ \hline f & F_{1} & F_{2} & F_{3} & F_{2} \\ \hline \end{array} $	5 11 SU1 613 5 3
	$52 + F_5 + 4 + 3 + 2 + 7 + C_{+} + F_{+} + C_{+} + F_{+} + C_{+} + F_{+} + C_{+} + F_{+} + C_{+} + C$	$\frac{\frac{1}{2}}{\frac{1}{2}} \frac{1}{2} $	r G 5 4 F	$\begin{array}{c c} C_{5} C_{4}^{\prime} M_{rg} m \\ \hline F_{1} F_{1} F_{1} F_{1} F_{1} \end{array}$	113 13 44 820	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	52 M
	50 50 50 50 50 50 50 50 50 50 50 50 50 5		╋╍┾╍╢╍┾╍┼╍┤┝━╍				50
	1234567890	1 1 12 13 14 15 16 17 18 19 20 21 22 23	24 25 1 2 3 4	56789101112	13 14 15 16 17 18 19 20 21	22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37	
							46 THROUGH 49, SPARES
	45		NE M	Gu SU LI TRATTAR TO			45
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\frac{\Gamma_0 \Gamma_0 \times 2023 30}{0 0} = \frac{7074}{14} \times \frac{14}{14} $	$\begin{array}{c c} & \mathcal{N}E & \mathcal{M}E' \\ 3G & \mathcal{N}E & \mathcal{N}K' \\ \hline & \mathcal{N}K' \\ \hline \end{array}$	GND TPP +6 TPP TPR TP KS GND KS +6 TPK KSKRSK	$E_{P3} = \frac{K_{f}}{T_{P3}} \frac{K_{f}}{K_{f}} = \frac{T_{P3}}{T_{P3}} \frac{M_{R}'}{M_{I}'}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	34 IN II	$\begin{array}{c c} \hline RP & D & TS \\ \hline K & TG \\ \hline F \\ \hline K & TG \\ \hline F $		$\begin{array}{c c c c c c c c c c c c c c c c c c c $	43 NETWORK
	41 13 10 10 10 100 3 168 4 100	4 0 M20 2/ 32 0 28 4 21 14 4		<u>** 70 0 1 1 6 M 7k 76</u>			-1 $+2$ $+2$ $+2$ $+2$ $+2$ $+2$ $+2$ $+2$
_					+		
F NU	PLUG MBERS					$* M_4' T_{4/q} = M_{41}$	PLUG RC

Figure 45. Circuit Board Connector Signal Chart No. 4

4

RC1-185 A

1 2	300 SERIES SIDE * 2 (341 THROUGH 380) 3 4 VO	LTAGE LEVELS
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
1 2 3 4 5 6 7 8 9 10 11 12 13	3 14 15 16 17 18 1920 21 22 23 2425 2627 28 2	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

PLUG NUMBERS

PLUG NUMBERS

Figure 46. Circuit Board Connector Signal Chart No. 5

400-500 PLUG SERIES SIDE #2

(541 through 500) 500 - 400 (441 through 480)	л-
9 7 6 6 5 5 1 4 4 4 4 3 3 3 2 1 14 2 5 1 1 27 4 27 4 10 12 12 34 34 18 19 1 14 2 15 3 6 19 22 10 23 12 23 34 34 18 19 1 14 2 15 3 6 19 7 20 8 21 22 10 23 12 12 34 34 18 19 1 14 2 15 3 6 19 7 20 8 21 22 12 12 30 31 11 32 13 14 33 15 16 17 35 36 37	
$\frac{80}{79} + \frac{8}{10} + \frac{1}{10} + \frac{1}{10}$	80 79 78 77
$\frac{70}{75} \frac{2}{42} \frac{1}{4} \frac{1}{6} \frac{1}{4} \frac{1}{4} \frac{1}{2} \frac{1}{6} \frac{1}{4} \frac{1}{4} \frac{1}{6} \frac{1}{6} \frac{1}{6} \frac{1}{3} \frac{1}{2} \frac{1}{4} \frac{1}{1} \frac$	76 75 74
$\frac{72}{71} + \frac{5}{4} + \frac{2}{4} + \frac{2}{2} + \frac{5}{6} + \frac{3}{4} + \frac{1}{2} + \frac{1}{6} + \frac{1}{4} + \frac{1}{2} + \frac{1}{6} + \frac{1}{4} + \frac{1}{3} + \frac{1}{1} + \frac{1}{6} + $	72 71 70
	68
	63
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	59
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	56 55 54
	5 52 51 50
48 Mrg 4 Mrg	49 48 47 READ AMPL
$\frac{40}{45} \frac{1}{Mr_d} = \frac{1}{Mr_d} \frac{1}{Mr_$	47 READ AMPL 46 45 44 43
$\frac{42}{M_a} \frac{M_a}{GUD} \frac{GUD}{GUD} + 6 \frac{M_a}{a} \frac{M_a}{a} \frac{M_a}{a} \frac{GUD}{GUD} - 6 \frac{-18}{M_a} \frac{M_a}{M_a} \frac{M_a}{M_a} \frac{M_a}{a} M$	

Figure 47. Circuit Board Connector Signal Chart No. 6

1,17

507