

Unclass	1	ſ	1		2
---------	---	---	---	--	---

Shiunty Classification			
DOCUMENT CONT	ROL DATA - R	B. D	
Security classification of title, body of abstract and indexing a	modation must be a		
1 ORIGINATING ACTIVITY / Corputate author)	(. mm	1	CURITY CLASSIFICATION
Air Force Institute of Technology	(AFIT-UZ)		sified
Juright-Fatterson AFD, chio 45433		26. GROUP	
		L	·····
3. REPORT TITLE			
Laboratory Conversion and State De	scriptior	of the D	-17E Computer
4. DESCRIPTIVE NOTES (Type of report and inclusive dates)			
AFIC THOSIS 3- AUTHORIS) (First name, middle initial, last name)			
•			
Douglas J. Allen			
Captain USAF			
6. REPORT DATE	74. TOTAL NO. ()	F PAGES	76. NO. OF PEFS
June 1972	121		17
SE. CONTRACT OR GRANT NO.	S. ORIGINATOR	REPORT NUM	DER(\$)
S. PROJECT NO.	Gir/IIB/7	25-2	
¢.		T NOISI (Any a	ther numbers that may be assigned
	this report)		
d.	İ	•	
10. DISTRIBUT : " STATEMENT	·		
		_	
This document has been approved for	r public r	elease a	nd sale;
its distribution is unlimited.			-
Ameroundetanonthic nologoos Little A TT 10			
Approved for public release; IAW AFR 19			
Keith A. Williams, 1st It., USAF	Air Force	Logistics	Command
Acting D: A A A A A A A A A A A A A A A A A A	•	•	
Acting Director of Information			
13. ABSTRACT	•		
The D-175 computer is a digit	al minicom	puter th	n t is us ed in
the XS1-10 linutenen I rissile fui	Jance syst	ea. Thi	s system has been
- HENR SVALLEDI? JOF FERTILIZATION (C Clalifvi	51 D:270	See Down constant or
	-TEIDE TEA	COMPLET	p for conspol
purpose use is coin; renerated ov a	the linute	roa Corin	uter Isors! Group
- 1015 ICOULT 12 BOOLES SO TOWARD WAY	rt of that	offort	
ECIOPE LEE COnversion process	ie orna	the comm	uton more be
icetes to get ruine usesbility. A:		the comp	
system will allow overation at and	i inclusions Cont aim t		
Fragmentary descriptions of the D-		Cop. retu	res up to 542.
Supplerented in this macro by a	L/B Crevio	usiy ava	iiable sie
supplemented in this report by a de	-scription	using th	he states of
prononu e zalatonance . Line. Suf.	estions o	f educat:	ional applications
plan and a maintenance wide. Sugar and a data input bus are included.	This tie	sis can a	crovide the
	rested in	sicilar	conversion
projects.			
	6		-
DD FORM 1473			
111 FURM 1 A "/"]	1	lasifi [,]	

• ____

LABORATORY CONVERSION AND STATE DESCRIPTION OF THE D-17B COMPUTER

-

 $\mathbf{\hat{P}}$

£

ţ

 \bigcirc

Thesis

GE/EE/72S-2 Douglas J. Allen Captain USAF



Approved for public release: distribution unlimited.

Security C. assistication						L 111	
KEY WORDS		LIN	К А 	LIN	K 8 	ROLE	* C
Minuteman I Computer		1					
D-17B Computer							
Computer Conversion							
Computer Description		Ì				ļ	
Computer Cooling							i
							1
							ł
•							
			Į				
•							
]		l		
	•						
	·						
				İ			
			ļ	1			
•	•						
			1				
	•						
	10					-	

/

•

Alman V.

•

Ę

- - -

ж., -

 \bigcirc

1

1

()

Ł

 \bigcirc

LABORATORY CONVERSION AND STATE DESCRIPTION OF THE D-17B COMPUTER

THESIS

Presented to the Faculty of the School of Engineering of the Air Force Institute of Technology

Air University

in Partial Fulfillment of the Requirements for the Degree of Master of Science

by

Douglas J. Allen, B.S.E.E. Captain USAF Graduate Electrical Engineering June 1972

Approved for public release; distribution unlimited.

٩

 \bigcirc

()

Preface.

I have always admired those people who could ingeniously find a new use for obsolete equipment. When I was given the opportunity to be part of the effort to reuse a computer, I was delighted. This report is the result of my efforts toward the goal of providing documentation about the D-17B computer and the procedure needed to change it from a missile control computer to a laboratory computer.

I would like to thank Dr. Gary B. Lamont and Dr. Frank M. Brown for their tireless efforts in advising the Minuteman computer project. Also, I wish to express my gratitude to Mr. Robert L. Mitchell and to Mr. Dale Wells, systems engineers at Newark Air Force Station, for their technical assistance and for data that they so willingly provided. My sincere appreciation is due Mr. Robert G. Durham for technical help and the AFIT workshop for their excellent craftsmanship.

A special thank you is due my wife and family for their patience, encouragement and assistance in preparing this report.

Douglas J. Allen

Contra and

.

0

۲

\$

0

. 1

100

O

Contents

Page

,

ł

Preface		
List of	Figures	
List of	Tables.	
Abstrac	t	
I.	latroduction:	
	Backgre und	
	Definitions and Problem Analysis	
	Assumptions	
	Subpro ilems	
	Present::tion of Problem Solutions	
II.	Descriptions of the D-178	
	Paysical Descriptions	
	Size and Composition	
	Power Requirements	
	Functional Description	
	Basic Components and Terminology of the D-17B	
	Control Unit	
	Arithmetic Unit	
-	Nemory	
	Inputs	
	Outputs.	
	Computer Word Formats	
	Whole Number Format	
	Split Number Format	
	Instruction Format	
	State Description of the D-17B.	
	Register Transfer Notation	
	State Diagram	
	Assumptions	
	Non-Cempute States	
	Compute States	
	State Description Summary	
	Other Techniques of Describing the D-17B	
	Veitch Diagrams	
111.	Initial Preparation of the D-17B Computer	
	Preparation for Power On	
	Uncrating	
	Free Lead Wire Insulation	
	Defining a Location System	
	Memory Dessicant.	
	Removal of Inertial Reference Platform	
	Preparation of External Plug Connector	
	Conversion of Missile Section to a Computer Stand.	

Ó

1

4

 \bigcirc

١

•

O

k....

<u>Contents</u>

•

.

Page

	Initial Power On Checks
	External Power Supply
	initial Power Application
	Prepara ion of Cooling System
	Cooling System General Description
	Mod. Ration of Computer Base
	Memory Blowers
	· Main Blower Fan
	Computer Checkout
	Tests Using No Control Panel
	System Clock Waveforms
	Tests Using Control Panel
	Bit C zunter Waveforms
	Timir g Flip-flop Waveforms
	Loop Waveforms
	Swmmary
IV.	Applications of the D-17B Computer
	General Purpose Input Bus System
	Educational Uses of the D-17B
	Laboratory Uses of the D-17B
	Data Collection Capabilities of the D-17B
•	Summary
V .	Conclusions and Recommendations
Bibliog	aphy
Append	ix A: List of Terms and Abbreviations
Append	ix B: Construction and Calibration of Temperature-Sensing Equipment
Append	lix C: D-17B Wiring List
Vita	

10. T

C

1

٩

 \bigcirc

•

O

List of Figures

.

Figure		Page
1	Functional Block Diagram of D-17 B Computer	6
2	D-17B Word Format	7
3	Typical D-17B Recirculating Register	8
4	Veitch for Op Code Storage Register. etc	11
5	D-17B Bit Counter	13
6	D-17B Meniory Layout	14
7	D-17B Computer Word Formats	24
8	D-17B Not Compute States	28
9	D-17B Nor Compute Fill-Verify States	29
10	D-17B Compute States	34
11	X-Special Compute States	35
12	Y-Special Compute States	36
13	D-17B Discrete Outputs	56
14	Veitch Diagram of Compute Mode	61
15	Veitch Diagram of Non-Compute Mode	62
16	Location System Used in Checkout Procedures of the D-17B	65
17	D-17B Memory Power Supply Waveform	68
18	D-17B Computer Temperature vs. Ambient Air Temperature	70
19	Air Exhaust Modifications on D-17B Computer Supporting Frame	71
20	D-17B Cooling System Using Electronic Equipment Rack Blower	73
21	D-17B Cooling System Using Two 6-inch Fans	73
22	D-17B System Clock Waveform	75
23	D-17B Bit Counter, B1. Waveform	77
24	D-17B Bit Counter, B ₆ , Waveform	78
25	Tp Timing Pulse Waveforms	79
26	Lx Flip-flop Output Waveform	80
27	D-17B Input Bus Block Diagram	82
28	Temperature Sensing Equipments	. 90

, ,

•

 \bigcirc

£

٠

O

. .

List of Tables

Table		Page
I	General Spi cifications of the D-17B Computer	4
II	D-17B Computer DC Power Supplies, Voltages, and Tolerances	5
III	D-17B Computer Input Locations	16
IV	Character 1 put Codes for the D-17B	19
V	D-17B Ccn puter Output Pin Connections	20
VI	D-17B Digital-to-Analog Voltage Output Locations	21
VII	Register Transfer Notation Used in the State Description of the D-17B Computer	26
VIII	Register Transfer Equations for Noncompute States of D-17B Computer	30
IX	Register Transfer Equations for Compute States of the D-17B Computer	37
х	Logic Equations Used in a State Description of the D-17B Computer	44

•

 \bigcirc

Ô

Abstract_

The D-17B computer is a digital minicomputer that is used in the NSQ-10 Minuteman I missile guidance system. This system has been made available for reutilization by qualifying agencies. Documentation concerning the procedures to convert the computer for general purpose use is being generated by the Minuteman Computer Users' Group. This report is addressed toward part of that effort.

Before the conversion process is begun the computer may be tested to determine useability. An inexpensive forced-air cooling system will allow operation at ambient air temperatures up to 85°F. Fragmentary descriptions of the D-17B previously available are supplemented in this report by a description using the states of control flip-flops. This state description is useful as a study plan and a maintenance guide. Suggestions of educational applications and a data input bus are included. This thesis can provide the information necessary to convert the D-17B to a laboratory computer and it contains data for those interested in similar conversion projects.

I. Introduction

This thesis was undertaken to investigate the conversion of the Minuteman I guidance computer to a general purpose laboratory computer and to provide a state description of the computer. In order to discuss this preolem in more detail, it is necessary to consider the background of this problem and some general definitions of computer classes.

Background

()

The modernization of the Minuteman Intercontinental Ballistic Missile Force has made it necessary for the United States Air Force to declare over 1,000 outdated inertial guidance systems unserviceable. Each of these model NS-10Q guidance systems contains a D-17B computer, power supplies, and the unclassified parts of the stable platform.

These systems are available, for only the shipping costs, to colleges and other qualifying organizations. Unfortunately, written procedures for reutilizing the system were nonexistent and only fragmentary excriptions of the machine were available. Thus, this effort met an early impasse because of the lack of documentation concerning the D-17B.

The Minuteman Computer Users' Group (MCUG) was formed by Dr. Charles Beck at Tulane University for the purpose of consolidating the efforts of potential users of the D-17B. It is intended that the members of this cooperative may share the results of their research and overcome the initial reutilization problems (Ref 7:ii). The Air Force Institute of Technology (AFIT) is a member of the MCUG and it is hoped that this report will be used as part of that effort.

AFIT obtained two NS-10Q Minuteman I guidance systems in June 1971. Since that time, four thesis projects have been undertaken as part of an overall plan to convert a D-17B computer from one of these NS-10Q systems into a useful laboratory computer. One of these projects (Ref 8) developed a control console for the computer. Another project (Ref 13) developed an input/output interface, and a third effort (Ref 9) produced a software simulation for the D-17B. The fourth thesis project is the subject of this report and its purpose and plan of development will be explained in the following paragraph.

Definitions and Problem Analysis

In order to accurately describe the unmedified D-17B computer and the planned modifications, it is necessary to define a general-purpose and special-purpose computer. A general-purpose computer is a computer designed to solve a wide variety of problems. In contrast, a special-purpose computer is designed to solve a specific problem or a restricted class of problems (Ref 4:202). The D-17B computer can be considered to be equally worthy of either title. It was constructed along the

lines of a general-purpose computer, but when used as part of the Minuteman System it functions as a special-purpose machine.

Essentially then, the problem involves changing a special-purpose computer to a generalpurpose computer. The extent and type of modifications depend upon the following assumptions.

Assumptions (omputers similar to the D-17B are commercially available for less than \$10,000. It can be as a need that future users of the D-17B will require minimal conversion expenditures; otherwise, it would be advantageous to purchase a new machine. It is also necessary to assume that the computer and associated power supplies would be used in their present physical package, which is a right circular sylinder, 29 inches in diameter and 20 inches high. These dimensions could be reduced by repackaging the computer, but the cost of such a modification would be prohibitive.

It is assumed that the modified computer will be operated in a laboratory where the temperature of the room can be controlled within the range of 65-85°F. This assumption provides a standard for designing a new cooling system for the computer.

<u>Subproblems</u>. Since the computer was cooled in its original configuration by special equipment associated with the Minuteman Missile, a new cooling system must be designed. This design will be under strict economic limitations and should be as simple as possible

In order to operate the D-i7B computer, the user must know how the machine functions. A major subproblem of this thesis will be to describe the computer in several ways so that each user may choose a description that best suits his application.

A third subproblem will be to develop procedures that will allow future users to determine the operational status of their particular D-17B. These procedures are desirable since they give the user the assurance of knowing that the computer will operate, prior to beginning the conversion process.

Presentation of Problem Solutions

(:)

Chapter II of this report presents five different types of descriptions of the D-17B: A physical description, a functional description, a description of the word format, state descriptions and mode description. Chapter III discusses the initial preparation, checkout, and a cooling system for the computer, and is written for the technician who is faced with installing the D-17B in the laboratory. Chapter IV briefly discusses some applications of the D-17B, and Chapter V presents conclusions and recommendations for future investigation.

Ċ

()

II. Descriptions of D-17B Computer

In this portion of the report the D-17B computer will be described from five basic points of view. These descriptions range from a general overview to a specific analysis. First, a basic physical description will be presented; second, the computer will be described in terms of five functional sections; third, the word format and information mecessary for programming will be briefly discussed; fourth, register transfer will be described using state diagram techniques: and, finally, some alternate descriptive techniques will be covered. General specifications of the computer are listed in Table 1.

Physical Description

<u>Size and Compusition.</u> The D-17B computer occupies one-half of a right polygonal-cylindrical shell. This twelve-sided cylinder is 20 inches high, has a maximum radius of 29 inches and the shell is 6 inches in depth. A power-supply for the complete NS-10Q guidance system is contained in the remainder of the shell. A stable platform, the third major item of the NS-10Q, occupies the cavity formed by the computer and power supplies.

The computer alone weighs 62 pounds and is composed of 76 printed circuits and a rotating disk memory (Ref 11:16).

<u>Power Requirements.</u> If the associated power supply is used with the D-17B, it is necessary to provide 28 VDC, 19-25 amps from an external source. The computer may be operated without the accompanying power supply; however, it is necessary to supply fourteen separate DC voltages as well as 1200 and 400 hz alternating current supplies. These secondary power specifications are listed in Table II. Power consumption for the computer alene is approximately 350 watts (Ref 11:16).

Functional Description

The D-17B may be divided into five basic functional parts: the Control Unit, Arithmetic Unit, Memory, Input, and Output. This division is shown in Figure 1 (Ref 11:TR24).

Basic Components and Terminology of the D-17B. Each functional section of the D-17B is composed of basic components or building blocks that are common to several parts of the computer. These components must be described and common terminology must be defined in order to adequately describe the functional parts of the computer.

The term <u>bit</u> will be used as a shortened form of binary digit. Thus, a bit of information may be stored in a two-state device such as a flip-flop. An extension of this notion leads to an ordered set of binary cells, such as flip-flops, and this ordered set is called a register (Ref 4:15).

TABLE I

General Specifications of D-17B Computer

TYPE

NUMBER SYSTEM

LOGIC LEVELS ----

DATA WORD LENGTH

INSTRUCTION WORD LENGTH

NUMBER OF INSTRUCTIONS

EXECUTION TIME:

CLOCK FREQUENCY

ADDRESSING

MEMORY

INPUT/ OUTPUT

()

Ó

Serial, synchronous Bunary, fixed point, sin plus 2's complement Faise-0 volts: True- -10 volts (Negative logic) 24 bits 11 bits - (split word)

24 bits

39

Varies with each instruction type Add 78.125 micro sec multiply 1015.625 micro sec.

345.6 khz

Direct Addressing Two-address and 3-address instructions

Ferrous-oxide-coated disk 2,727 word (24 bits) capacity 78.125 micro sec. cycle time

48 Digital lines (output) 28 Digital lines (input) 12 Analog lines 3 pulse lines

. .

Information adapted from Ref 2:23

۵

 \bigcirc

٩

•

Ċ

TABLE II

Voltage / Volts	Tole.ance	Ripple MV P-P	Current MA	Locati Plug	.a Pia
-35	45:	10.0	100 ± 20%	J2(31) ²	23
-25	26	10.0	428 ± 207	J2(31)	14
-10	. 26	10.0	3410 ± 20%	J2(31)	20
-5	0.25%	10.0	160 ± 20%	J2(50)	9
-5	26	10.0	1380 ± 20%	J2(31)	24
-3	2 ;;	10.0	520 ± 20%	J2(31)	18
-2.5	0.25%	5.0		P301	9,11
-1.0	· 2%	10.0	500 ± 10%	J2(31)	13
+2	2%	10.0	1855 ± 20%	37	25
+2.5	0.25%	5.0	•	P301	20,22
+5	0.25%	10.0	75 <u>+</u> 20%	J2(50)	20
+6	2%	10.0	185 ± 10%	J2(50)	22
+10	2%	10.0	1060 + 20% -10%	J2(50)	16
+15	2%	10.0	1600 2 20%	J2(50)	9
+25	2%	10.0	650 ± 20%	J2(50)	17
+35	2%	10.0	870 ± 20%	J2(50)	19

D-17E Computer DC Power Supplies, Voltages, and Tolerances

a. Number in parenthesis indicates the number of pins in the plug.

Adapted from Ref 3:99, 16:3-7, 7:6.

•

. ·

GU/20/725-2

 \bigcirc

.

 \bigcirc

Ô

1.00

ŗ



.....

Fig. 1. Functional Block Diagram of Minuteumn Computer (From Lef 11: TH24).

()

:

Ć

The term wors: is used for a group of digits that represent a basic unit of information to the computer (Ref 6:3). A word, then, is the information that may be stored in a register. In the D-17B, the information carrying part of a word is 24 bits in length with three additional bits used for timing as shown in Fig. 2.



Fig. 2. D-17B Word Formats (From Ref 2:16).

A word may be divided into two parts to represent two different numbers. In the D-17B computer this process is called split-word operation. During split-word operation the term <u>right helf-word</u> applies to bits 0 through bit 11 and <u>left half-word</u> applies to bits 14 through 24, as shown in Fig. 2.

A loop is a register composed of flip-flops and bits that are stored on the magnetic disk memory. As the memory disk turns, the information is read into a read flip-flop and written back onto the memory disk by a write flip-flop, as depicted in Fig. 3.

Since loops are special serial registers, both terms loop and register will be used to refer to loops in the description of this computer.

The term word-time is derived from the length of time required to circulate an entire word in a one-word loop. A word time may be further divided into "bit times" since a bit is one-twenty-seventh of a word.

The bits in a word may be coded to form an instruction for the computer. Different parts of the word may be decoded to indicate specific information such as the "address" or memory location to the next instruction. A part of the instruction which is allocated for such a special purpose is called



()

 \bigcirc

Ċ.



7. ·

Fig 3 Typical D-17 B Recirculating Register (From Ref 2:14)

()

Ô

a field. Fields are also commonly used to indicate what operation is to be performed (Op Code) or what addresses of numbers are to be used in the operation (operand). This leads to a method of classifying instruction words-by the number of addresses in the instruction (Ref 10:452).

<u>Control Unit</u>. The primary function of the Control Unit is to interpret machine instructions and direct the execution of these instructions. Therefore, the Instruction Register (1) is one of the major components in the Control Unit (Ref 11:16).

The 1-loop or Instruction Register is composed of one delay flip-flop, I_p , and a read and a write flip-flop, I_x and I_{24} respectively. Twenty-four other bits of this one word register are written on the disk memory. New information may be entered into the 1 loop when the control flip-flop I_c is "one" set; otherwise, the information circulates from the magnetic disk through the 1 flip-flop and is re-written on the disk in a continuous loop.

The l register receives the computer instruction from the memory and holds that instruction for part of the instruction interpretation. Prior to execution, the instruction is read into various buffer registers and the l register is free to receive the next instruction to be executed (Ref 11:16).

The Operation Buffer Register is used to store the instruction operation code prior to execution (see State Description c2). This register consists of flip-flops I_p , O_{b3} , O_{b2} , O_{b1} . During the last word time of execution, the next instruction is serially loaded into the Operation Buffer Register, then parallel-loaded into the Operation Code Storage Register. Flip-flops, O_4 , O_3 , O_2 , O_1 , form the Operation Code Storage Register. Flip-flops, O_4 , O_3 , O_2 , O_1 , form the Operation Code Storage Register which serves primarily to hold the op code during execution (see <u>Word Format</u> for an explanation of the Op Code) (Ref 11:27).

Storage of the operand information is accomplished in a similar manner by the Channel Buffer Register and the Channel Storage Register. During the Instruction Read operation, the operand channel information is fed into the Channel Buffer Register, flip flops C_{b5} through C_{b1} . When the operand sector is found (see memory for discussing sectors), the operand channel is parallel-loaded into the Channel Storage Register, flip-flops C_5 through C_1 . This register then holds the operand channel information during execution of the instruction. Some operations do not require an operand and the Channel Storage flip-flops may be used as additional hardware to execute the instruction. An example of this application is the Character Output operation: four bits of the Accumulator are shifted into the Channel Storage Register to be output to the character output lines (Ref 2:TR-72).

Flag Storing is a special operation, and it is explained in the word format description. In this operation the previous contents of the Accumulator are stored in a channel specified by the instruction. A code for that channel number is loaded into the Flag Code Buffer Register, S_{b3} , S_{b2} , S_{b1} , when the instruction is read. At the first bit time of execution the Flag Code Buffer Register register is

 \bigcirc

 \bigcirc

parallel-loaded into the Flag Code Storage Register (Ref 11:TR45). A set of diagrams showing the codes that may be loaded into these registers is displayed in Fig. 4.

When an operand is read from memory it is loaded into a register of the Control Unit called the Number Register. The Number Register or N-loop consists of three flip-flops, N_p , N_{24} , N_x , and twenty-four bits of memory. The three flip-flops N_p , N_{24} , and N_x are used for delay, writing on the memory disk, and reading, respectively, and a fourth flip-flop, N_c , cor trols the entry of new information into the N-loop (Ref 11:31).

There are four Output Control registers which are a part of the control unit. The composition of these registers will be discussed here, but their functional task will be discussed in the Output functional description. The Discrete Output Register is contained in the Control Unit. It consists of five flip-flops, D₅ through D₁, which, together with a Discrete Output Matrix, control the twenty-eight Discrete Outputs. Digital-to-analog conversion control flip-flops form three registers of eight flip-flops each. The registers are designated V_{1i}, V_{2i}, and V_{3i}, $i = 1, \dots, \delta$. The Binary Output Control Register consists of three flip-flops: G₃, G₂, G₁.

Timing control of the D-17B is achieved using a bit counter that is controlled by the sector track of memory (see "Memory" for a discussion of the sector track). The bit counter is a set of flip-flops that are used to distinguish bit times of the serial operations of the computer. These flip-flops are designated B_1 , B_2 , B_3 , B_4 , B_5 , B_6 , T_p , T_x , T_0 , T_p , T_x , and T_0 are timing flip-flops that are "one" set only at the beginning and ending of words (the use of these flip-flops is apparent in the Word Format discussion). B_1 is used to distinguish between odd and even bit times and B_2 is "one" set and "zero" set at alternating two-word time periods. B_3 is "one" set only during the right and left splitword bit times. B_4 and B_5 are counting flip-flops that support the other flip-flops of the bit counter. B_6 is "zero" set during the first half of the word time and "one" set during the second half (Ref 11:25) The relationship between the B_1 flip-flop and the word times is shown in Fig. 5.

These are the major components of the Control Unit. Interaction of this function and the following functional units will be discussed in the State Description of the D-17B.

<u>Arithmetic Unit.</u> As its name implies, the purpose of the Arithmetic Unit is to perform the calculations as directed by the Control Unit. Each of these Arithmetic operations is explained in the State Description. This unit consists of two one-word registers, the Accumulator and the Lower Accumulator. (Ref 11:17)

The Accumulator holds the results of all arithmetic functions and is an output register for the voltage, binary, and character output operations (Ref 11:17). In addition to 23 bits on the magnetic disk, it is composed of two delay flip-flops, A_p and A_{24} , a write flip-flop, A_{23} , and A_x , a read flip-flop.

GE/IE/723-2

 \mathbf{O}



Fig. 4. Veitch Diagram for Storage Register Codes (From Mef 2:42, 43, 45).

.

()

When the control flip-flop, A_c is "zero" set, the A loop is allowed to circulate and new information may be serially loaded into the Accumulator when A_c is "one" set (Ref 11:30).

The Lower Accumulator, L-loop, is used for rapid access storage, character inputs, and logical operations. It consists of two delay flip-flops, L_x and L_p , one write flip-flop, L_{24} , a read flip-flop, L_0 , and twenty-three bits on the magnetic disk (Ref 11:31).

<u>Memory</u>. Memory in the D-17B is a rotating magnetic disk. Information is transferred to the magnetic disk by stationary read and write heads. This information remains on the disk until new data is recorded. Therefore, this information is in non-volatile storage; that is, the information remains stored even when power is removed from the computer. However, the loops may be considered as volatile storage, because the flip-flops that are part of the loop will be activated in a random state when power is returned to the computer (Ref 11:17).

In order to define specific locations in memory, the disk is divided into 128 radial divisions (sectors) and 21 concentric tracks (channels) as shown in Fig. 6. The sectors are numbered octally from 00 to 177 and channels are numbered in an even octal progression, 00,02, ..., 50. (Channels are numbered evenly because the least significant digit of the octal number used for channel addressing is part of the sector address). The sector numbers are recorded on the memory in a special sector track. S; however, these sectors are numbered one sector out of phase for timing purposes in the computer. Each channel and sector number designate 27 bits (one word) of memory. Twenty of the channels are called "cold storage channels" because the write heads on these channels may be deactivated (Ref 11:17).

In addition to the part of memory defined by the sector and channel divisions there are ten recirculating loops, which are used in input, arithmetic, and rapid storage operations. The A, L.N, and I loops function as part of the Arithmetic and Control Units. Rapid access storage is provided by the U-loop, which is a one-word register consisting of a read flip-flop, U_p , and a write flip-flop, U_x , and twenty-five bits stored on the memory disk.

The F loop, a four-word rapid access storage register, is comprised of F_p , a write flip-flop, F_x , a read flip-flop, and 106 bits on the memory disk. Two other four-word loops, V and R, are used as input loops. The V loop contains a V_p and V_x flip-flop and the R loop uses a R_p and R_x flip-flop for write and read functions respectively.

Rapid access storage of eight words is provided by the F loop which is composed of a read Aip-flop, E_{x} , a write flip-flop, E_{p} , and 214 bits on the rotating disk. A read amplifier, E_{mx} , is provided at the midpoint of this register to allow rapid access to the E loop contents. The H loop is a 16-word

0

 \bigcirc

Ö



Fig. 5 D-17B Bit Counter (From 11:TR22)

...



Fig. 6 D-17B Memory Layout (From Ref 2:11)

Ô

rapid access storage register. Like the other loops, the H_p and H_x ilip-flops are used for writing and reading from the memory disk. An intermediate read amplifier, H_{mx} , is provided at the midpoint of this register to allow rapic access reading (Ref 11:34).

<u>Inputs.</u> In this report, inputs to the D-17B will be discussed in two general classes: control input signals, and data inputs. Control input signals are those signals which would be generated by a control panel or input device to cause the computer to enter a particular state or to accept data. Data inputs are defined as character input signals and discrete input signals. Both classes of inputs, associated common symbols, and plug connections are listed in Table III. In the following discussion of both control and data inputs, voltage ranges and general specifications are given; however, these ranges have not been completely tested on the computer at AFIT. It is known from experiments that these ranges are conservative and that successful operation has been chicved outside the listed ranges. These input voltage levels are adjusted by input circuits in the computer to obtain the level required for machine operation. The adjusted signal is signified by adding a (*) to the standard symbol, thus an adjusted fill signal would be F_{sc}^* .

Discrete Disable, D_{dc} , is a control input signal which deactivates the discrete output signals. The "true" or "1" level is +10v with a worst-case current of 2.2 amps. Typical load is 135 milliamps. False level is -25v with 4.0 microamp load (Ref 1:69).

The control signal Enable Write, E_{wc} , controls the write flip-flops in the memory "cold storage" channels (00-46). "True" for E_{wc} is +35 to +39v into a 120 ohm resistance connected to -30v into a 1 meg ohm impedance (Ref 1:68).

Initiate load or Fill signal, F_{sc} , allows the computer to leave the Manual Halt states and enter the Wait state. "True" or "1" for this signal is -16 to -30v into a 8.2k ohms resistance connected to +25v. The "false" level is +6 to +30v into a resistance of 1 meg ohm.

The Mechanical Reader Input Signal, I_m , is not used in the control console at AFIT. It may be used as one of several commands to enter the Wait state (see State Description). I_m has the same specification as the Fill signal.

The Halt prime or Run, K'_{hc} , input signal allows the computer to enter the compute states. "True" for this signal is -16 to -30v into a 4.1 k ohm resistance connected to 25v and the "false" level is +6 to +30v into 1 meg ohms (Ref 1:63).

 K_k^* and K_{kr}^* are both used as symbols for the halt or run prime signal. It is used to cause the computer to enter the non-compute states. Signal specifications are the same as K_{he}^* (Ref 1:63).

Single-step Prime Input is used to cause the computer to execute only one instruction. Two symbols appear in the literature for this signal, K_{sc}^* and K_{sk}^* . "False" level is +2 to +30v and "true" is -3 to -30v (Ref 1:67).

. .

TABLE III

M

and the second

D-17B Computer Input Locations

Input Name	Inpui Symbol	Plug and Pin Number
Disable Discrete	D _{dc}	J1(100) ^a -23
Enable Write	Ewc	. J1(100) -93
Initiate Load	F _{sc}	J8-24
or Fill Signal		
Gyro Bottom	I _{bc}	J10-22
Mechanica; Input	I _{mc}	J8-17
Character Inputs	Ilc	J7-1
	I _{2c}	J7-2
	I _{3c}	J7-3
•	I _{4c}	J7-4
	-4c I _{Sc}	37-5
	-30	
Halt Prime	K'hc	J7-1 7
Run Prime	к,	J8-16
Master Reset	M _{rc}	J1(106) -90
Sprocket Timing	T _c	J8-38
Sprocket Timing Prime	т _с	· J7-6
Discrete Inputs	XIC	J1(100) -96
Discrete inputs	X2C	JI(100) -97
	X3C	J1(100) -98
	X4C	JI(100) -99
	X5C	J 9-7
	X6C	J10-23
	X7C	J9-2 J9-3
	X8C X9C	19-3 19-4
	XIOC	J9-5
	XIIC	J10-19
	X12C	J3(100) -63
-	X13C	J10-20
•	X14C	J3(100) -48
	X15C	J3(100) -18
	X16C	J3(100) -65
	X17C	J3(100) -66 J10-21
	X18C X19C	J 9-10

 \bigcirc

()

Input Name	input Symbol	Plug and Pin Number
Discrete Inputs (cor.t)	YIC	J10 -1
	Y2C	J10 -2
	Y3C	J10 -3
	Y4C	J10-4
	YSC	. J1(100) -95
	Y6C	J1(100) -94
	Y7C	J3(100) -76
	Y8C	J9-I1
•	Y9C	J 9-12
	Y10C	J9-13
	YIIC	J 9-14
	Y12C	J9- 15
	Y13C	J 9-16
	¥14C	J9-17
	Y15C	J 9-44
	Y16C	J9-4 5
	Y17C	J 9-46
•	Y18C	J9-9
-	¥19C	J3(100) -29
	Y20C	J3(100) -28
	Y21C	J3(100) -17
	¥22C	J3(100) -16
	¥23C	J3(100) -6
	Y24C	J3(100) -5

TABLE III (ront)

2

:

a. Number in parenthesis indicates total number of pins in plug. Information obtained from Ref 5: Fig. 3 and through experiments with D-17B computer.

 \bigcirc

O

()

Master Reset, M_{rc}, is used to set the control flip-flop to a specified set of settings. Signal specifications are similar to the Fill signal specifications.

The Sprocket Timing input signal, T_c , is an input which causes the computer to accept data from the character input lines. "True" level is -3 to -30v and "false" is +20 to +30v. The inverse signal is T_c , however, T_c has the same signal specificatio.is; true is -3 to -30v and false is +20 to +30v.

Input signals lis ed in the above paragraphs are control injuts. Next, the data inputs will be specified. Character nput lines, I_{lc} to I_{5c} provide input acdes for both command and numeric data. These codes are listed in Table IV. Signal specifications for the Character Inputs are the same as the Fill signal (Ref 1:02).

Discrete inputs $X_{lc} - X_{19c}$ and $Y_{lc} - Y_{24}$ are two sets of on-off type signals which may be loaded directly into the Accumulator under program control. A special discrete signal input l_{bc} is available and may be reset under program control. In the original configuration, this signal was used to indicate a gyro malfunction. Signal level requirements for these signals are the same as the Fill signal (Ref 2:46).

<u>Outputs.</u> Four types of output signals will be considered under this functional heading: single character, binary, analog voltage, discrete outputs. Voltage limits and load limits are listed with each of the outputs; however, these limits were extracted from Ref 1:40-59 and were not tested as part of this report. Pin connections for these outputs are listed in Table V and Table VI.

Single characters may be output on output lines S_{c1} through S_{c4} Under program control the four most significant bits of the Accumulator may be shifted to the lines for a period up to 31 word-times as dictated by the program instruction. During the above period a timing signal is supplied on output line S_{c1} and even parity is indicated on line S_{c5} "True" level for the signals is -23.7v through a 1 k ohm resistor and maximum load is 50 milliamps. "False" level is +10.8v through 2 k ohm resistance for loads up to 1.4 milliamps and +25v through a 12 k ohm resistance for loads above 1.4 milliamps. Maximum current from the circuit should be 4 milliamps.

Binary Incremental Outputs were used in controlling the navigational gyros. These outputs are changed by the Binary Output instructions which cause one of three flip-flops to be set according to the sign of the Accumulator. When the BOA instruction is executed, the G_1 flip-flop is "one" set if the Accumulator is negative and "zero" set if the Accumulator is positive. Output line G_{11} is "true" if G_1 is "one" set and line G_{10} is "true" if G_1 is "zero" set. Similarly, the BOB instruction controls outputs G_{20} and G_{21} and the BOC instruction controls the G_{30} and G_{31} output lines. "True" for these outputs is -10v through a 470 ohm resistance requiring load currents less than 15 milliamps.

 \bigcirc

 \bigcirc

٠.

TABLE IV

Character Input Codes for D-17B

			Cincercer tuber				
			Li	ine Codes			
Input		I ₁	i ₂	I ₃	I ₄	Ŀs	T _c
Number ()	0,	0	0	0.	1	1
1	I	1	0	0	0	0	1
	2.	C	1	0	0	0	1
-	3	1	1	0	0	1	1
	4)	0	1	0	0	1
	5	1	0	1	0	1	1
(6	0	1	1	0	1	1
	7 [.]	1	1	1	0	0	1
Comman	d Halt	0	0	0	1	0	1
:	Location	1	0	0	1	1	1
:	Fill	0	1	0	1	1	1
	Verify	1	1	0	1	0	1
-	Compute	0	0	1	.1	1	1
	Enter	1	0	1	1	0	1
	Cicar	0	1	1	1	0	1
	Delete	1	1	1	1	1	1

(Information from Ref 2:37)

...

2

()

 \bigcirc

÷

TABLE V

D-170 CV	upatti output i in connectio	
Output .	Symbols	Pin Connections
Character	SC.	J6-19
Outputs	SC 10	J6-20
output	SC 20	J6-21
	SC 30	J6-22
	5C 40	J6-23
	SC 50	
	SC 10 SC 20 SC 30 SC 40 SC 50 SC 60	J6-24
Binary .	G ₁₀	J10-12
Incremental	Gii	J10-1 3
Outputs	Gao	J10-14
	Ğ	J10 15
	G ²¹	J10-16
	C 30	J10-17
	G10 G11 G20 G21 G30 G31	
Discrete	D01	J10-5
Outputs	D02	J10-6
•	D03	J10-7
	D04	J13-8
	D08	J3(100) -8A.
	D09	J3(106) -9
	D10	J10-31
	D11	J3(100) -64
	D12	J6-3
	D12 D13	J3(100) -89
	D13 D14	J6-5
		J10-30
	D15	
	D16	J3(100) -100
	D17	· J10-29
	D18	J 9-25
	D19	J 9-26
	D20	J 9-23
	D21	J10-32
	D22	J9-28
	D23	J 9-29
•	D24	J3(100) -74
	D25	J 9-30
	D26	J9-31
	D27	J 9-32
	D28	J 9-33
	D29	J 9-34
	D30	39-35
	D31	1 9-36
	W 31	47-JU

D-17B Computer Output Pin Connections

A-Number in parenthesis indicates total number of pins in plug. Information obtained from Ref 5: Fig 3 and through experimentation with D-17B computer.

0

 \bigcirc

Ó

TABLE VI

and the second second

Phase Register	Voitage Output	Associated Output	Pin Connection
Settings	Symbol	Instruction	
P'3 P'2 P'1	No Voltage Output	•	
$P_3 P_2 P_1$	VO ₁₀	VOA	J10 -9
	VO ₂₀	VOB	J10-10
	· VO ₃₀	VOC	J10-11
$P_3 P_2 P_1$	VO ₁₁	VOA	J3(100) ^a -21
or	VO ₂₁	VOB	J3(100) - 10
$P_3 P_2 P_1$	VO ₃₁	VOC	J3(100) -19
$P_{3}^{r} P_{2}^{r} P_{1}^{r}$	VO ₁₂	VOA	J3(100) -46
or	VO ₂₂	VOB	J3(100) -59
$P_{3}^{r} P_{2}^{r} P_{1}^{r}$	VO ₃₂	VOC	J3(100) -52
P [*] ₃ P [*] ₂ P [*] ₁	VO ₁₃	VOA	J3(100) -7"
or	VO ₂₃	VOB	J3(100) -95
P [*] ₃ P [*] ₂ P [*] ₁	VO ₃₃	VOC	J3(100) -87

D-17B Computer Digital-to-Analog Voltage Output Locations

a. Number in parenthesis indicates the total number of pins in the plug. Information obtained from Ref 11:TR70.

"False" voltage level is -1.0v through 470 ohms with load currents less than 30 milliamps.

Three separate digital to analog converters are available in the computer output networks. Voltage values are proportional to the split word contents of the Accumulator. The VOA instruction causes the most significant bits of the split word in A to be transferred to the Voltage Output Register number 1. Flip-flops in this register direct plus and minus 5v to eight different points in a resistor network to produce an output voltage between $\pm 20v$. If bit l_4 is a "1", the right half of the Accumulator will be used for output, otherwise the left half-word will be used to specify the voltage flip-flop settings. Similarly, the VOB and VOC instructions control output register V_{2i} and V_{3i} (i=1, ...,8). The taree voltage outputs may be directed to any one of four sets of output terminals depending on the Phase Register Contents. The setting P_3 , P_2 , P_1 inhibits all voltage outputs; other Phase Register settings and pin locations are shown in Table VI. Symbols for the outputs are VO_{ij} where i is either 1, 2, or 3 corresponding to the VOA, VOB, and VOC instructions respectively. The second subscript, j, refers to one of the four Phase Register settings (Ref 11:TR70). All of the outputs vary between 20v at a maximum load of 4 mill "amps.

Twenty-eight discrete output lines are available and may be turned on and off under program control. Discrete line DO_4 is the only line that may be "on" while another discrete output is on. If DO_4 is on and DO_1 , DO_2 , or DO_3 , is turned, it will remain on. In all other cases, if any discrete output is "on" and another discrete line is activated by program control, the first discrete line will be turned "off" (Ref 9:TR8). The on or "true" voltage level for these outputs is -23.7v through a 1 k ohm resistor with a maximum load of 30 milliamps. "False" is indicated by +10.8v into a 2 k ohm resistance for loads up to 1.4 milliamps and +25v for loads greater than 1.4 milliamps; however, the load must be less than 4 milliamps.

Computer Word Formats

 \bigcirc

()

In this description the word formats of the D-17B will be examined; however, no effort will be made to explain the details necessary for programming. This task has to be accomplished in the Minuteman Computer Users' Group Report MCUG-4-71 (Ref 6).

All words in the D-17B consist of 27 bits, although three bits are used for timing. The remaining 24 bits may be presented in three basically different formats: whole number, split number, and instruction. These formats are shown in Fig. 7, for reference in the following discussions.

<u>Whole Number Format.</u> (Ref 3:24,25) All 24 bits of one word may be used to store one number in the whole number format. The number is in 2's complement form and the twenty-fourth bit position is the sign bit. Bits T_p , T_q , and T_x are the timing bits.

Split Number Format. (Ref 3:24,25) Similarly, two numbers may be stored in one word

of twenty-four bits. Bits T_{24} through T_{14} form the left half-word and Bits T_{11} through T_1 form the right half-word. T_{24} and T_{11} are the respective half-word sign bits and bit positions T_{13} and T_{12} are not used.

Instruction Format. (Ref 3:26-28) Instructions take on two basic forms in the D-17B depending upon the contents of bit position T_{20} . This bit position is the "Fing bit" and is a signal or flag to indicate that the instruction is a flag-store instruction. A flag-stor: instruction will cause the computer to store the contents of the Accumulator in the loop indicated by a code in T_{19} , T_{18} , and T_{17} bit positions of the instruction. First it is necessary to describe the unflugged instruction in order to consider the flagged instruction in more detail.

An unflagged instruction contains five fields: the op code, t'ag (always 0), next instruction sector, operand channel, and operand sector. This format is commonly called both a one and onehalf address and a two address instruction. Either name would seem to be correct since two address are actually present; however, only one-half of one address is explicitly shown. These fields are shown in Fig. 7 and will be given specific symbols in the following sections.

The flagged instruction may be considered a three address instruction since three addresses are actually present. The six programmable fields of the format are: op code, flag (always 1), flag storage location, sector of next instruction, operand channel, and operand sector. One should note that since the address of the next instruction is shortened to four bits in this format, the instruction must be within 16 sectors of this instruction on the memory disk.

State Description of the D-17B

Operation of the D-17B may be described by considering the various configurations that the control flip-flops enter when the machine is executing a program. Thus, a state of the machine is defined by a particular configuration of the control flip-flops. States may be represented on a diagram which depicts the various paths that the machine may cycle through during program execution. This state diagram may be used in conjunction with a description of the information exchange between registers to completely describe the machine operation. The procedure used to formulate this description was essentially to reverse the process of computer design as described by Chu (Ref 10). Any number of different state descriptions may result, depending upon the set of two state elements (flip-flops) that are chosen as control elements of the machine. The control elements used in this particular description were picked by trial and ervor using the following criteria:

 The states of the machine should be closely parallel to the existing descriptions of the computer.

سوب وحوردون الموالية ومروحهم

 \bigcirc

1



Fig. 7 D-17B Computer Word Format (From Ref 2:16,17)

2) The overall state description should be as simple as possible, yet there should be a sufficient number of states to describe all the machine operations.

State Descriptions have the advantage of being a visual description, hence, they are easily understood and are capable of displaying large amounts of information in a concise form. Even more important, the state diagram provides a systematic approach for describing how the computer functions.

<u>Register Transfer Notation.</u> In order to conveniently describe information transfer between registers during each state it is necessary to adopt a type of shorthanc convention to condense the description. The symbols used in this notation are listed in Table VI¹ and are an adaptation of the system used by Chu (Ref 10:378).

State Diagram. In this report the states of the computer have been broken into two major classes or modes, Compute (K) and Non-Compute (K'). This division was selected to allow the reader to easily correlate the state description with descriptions already published. The states in these classes are represented by nodes (circles) and are numbered with an identifying number. Configurations of the major control flip-flops which cause transition between states are listed beside the transition path on the diagram. Associated with each state diagram is a table which lists the states by number and name and the information transfer which occurs during that state. The Non-Compute states are displayed in Figs. 8 and 9 and Table VIII lists the associated register transfer notation. Compute states are shown in Fig. 10, 11, 12, and Table IX lists the register transfer notation. Table X is a list of boolean equations associated with the register transfer statements in Tables VIII and IX.

<u>Assumption.</u> For the purpose of this description, it is assumed that there is a control panel associated with the computer which supplies the input signals listed in Table V (Ref 8 and Ref 13). These inputs are changed to the voltage level required for use inside the computer. After this voltage transformation is completed, the signal is renamed and given a * designation. The "starred" signals are in a direct logical relationship with their generating signal: for example, when T_c is a logical "1." T_c^* is also a logical "1".

Non Compute States. (Ref 11:56 and 15:1.1-2.15)

()

<u>Power on Random State.</u> When power is applied to the D-17B, the controlling flip-flops will become activated in a random state. Depressing the "MASTER RESET" switch causes the computer to enter a Prepare to Operate state where initilization is begun (See Fig. 8).

<u>Prepare to Operate (n1)</u>. In this state the phase register is initialized to an idle mode. F_c is turned off to prevent the computer from entering a special state called fine countdown. The Discrete output control register is initialized to prevent random discrete outputs and various other flip-flop are
O

•

0

O

TABLE VII

1

.

ş

Symbol	Description of Symbol
	Parentheses denote contents of a register.
[]	Square brackets denote a portion of a register.
.o[1] ·	A lower case o in licates the operand address part of the instruction.
ର୍ଣ୍ଣ]	A lower case c indicates the channel cf the operaddress.
s()	A lower case s indicates the sector portion of the operand address.
of[]	Lower case op indicates operation code portion an instruction.
f()	Lower case f indicates the flag field of an instru
sp[]	Lower case sp indicates next instruction sector portion of an instruction.
sf[]	Lower case sf indicates the flag storage location of a flag store instruction.
ι()	Lower case 1 designates the left half-word of a register:
τ[]	Lower case r designates the right half-word of a register.
M(P) M(c,s)	These symbols indicate a word location of mem designated by P or by channel c and sector s.
(M < c,s))	This symbol designates the contents of the above memory word location.
a •	Double arrow indicates the transfer of one regis (or part of a register) to another register.
+	This symbol means arithmetic addition.
-	This symbol means arithmetic subtraction.
x	This symbol means the multiplication operation
:	A colon following a Boolean statement indicate that when the Boolean statement is true the sub sequent operations occur.
→	A single arrow denotes the sequence of operation from one state to another.
1 ^D 2	This symbol indicates that the two state device (flip-flop) D_2 is "one" set. "Zero" setting is expressed with a preceding zero subscript.

TO SHOW TO SHO

 \mathbf{O}

 \bigcirc

 \mathbf{O}

TABLE VII (cont)

Symbol

Definition of Symbol

This symbol indicates the exclusive or operation. This symbol indicates the logical and operation.

....

. . .



/



[]

 \bigcirc

 \bigcirc

TABLE VIII

Register Transfer Equations of the Non Compute States of the D-17B Computer. Note : This table may be used with Table X, the number in parenthesis to the right of the register transfer equation designates the associated equation in Tabk. X. State Na.1.2 Information Transfer State $M_{r}: O \Rightarrow K, J, V_{c}$ $I \Rightarrow R_{c}$ Random S ate Master Res:t M, $\begin{array}{l} \mathsf{O} \Rightarrow \mathsf{P}, \, \mathsf{F}_c \, , \, \mathsf{D}_i \, , \, \mathsf{Q} \, , \, \mathsf{S}_{\mathsf{b}2} \, , \, \mathsf{E}, \\ \mathsf{O}_4 \, , \, \mathsf{O}_1 \end{array}$ nl Prepare to Operate $1 = S_{b3}, D, O_2$ $\begin{array}{c} nl \ T_p : l \Rightarrow j \\ nl \rightarrow n2 \end{array}$ $\begin{array}{c} n2 \quad 10_1 : 1 \Rightarrow 0_1 \\ n2 \Rightarrow n3 \end{array}$ n2 Sync Bit (1) Counter 1 $\begin{array}{c} n_{3} & n_{0}O_{1} : 0 \Rightarrow O_{1} \\ n_{3} & n_{c} : 0 \Rightarrow R_{c} \\ 0 \Rightarrow I_{1} & i = 1, 2, \cdots, 21, 21 \end{array}$ n3 Sync Bit (2) Counter 2 (3) - $1 \Rightarrow I_{22} I_{24}$ n3 \Rightarrow n4 $\begin{array}{c} n4 \quad 10_4 : 1 \Rightarrow 0_4 \\ n4 \rightarrow n5 \end{array}$ <u>n4</u> Manual Halt (4) idle 1 $n4 \quad 10^{-1} : 1 \Rightarrow 0^{-1}$ $n4 \quad 0^{-1} : 1 \Rightarrow 0^{-1}$ $n4 \quad 0^{-1} : 1 \Rightarrow 0^{-1}$ $n4 \quad 0^{-1} : 1 \Rightarrow 0^{-1}$ $n4 \rightarrow n8$ (1) (5) nS Manual Halt n5 04 : 0 =04 (6)(7) **Interlock** $nS \rightarrow n4$ $n_0 0_1 : 0 = 0_1$ (1) nS→n7 n5₀0₂:0 ⇒0₂ (8) n5→nē $nS_{1}V_{c}: 1 \Rightarrow V_{c}$ $nS \rightarrow n9$ (9) пб Manual Halt n6 102 : 1 ≈02 :16 →n5 (10)Prepare to $n6 V_c: 1 \Rightarrow V_c$ $n6 \Rightarrow n9$ Load (11)n7 $n^{7} {}_{0}O_{1} : 1 \Rightarrow O_{1}$ $n^{7} \rightarrow n^{4}$ Manual Halt (2) Idle 2

فللكريد

0

 $\hat{}$

٠

Û

Mandal

TABLE VIII (CONT)

. . . .

State	State Name	Information Transfer	
		$\begin{array}{c} n7 1S_{b2} : 1 \Rightarrow S_{b2} \\ n7 0O_2 : O \Rightarrow O_2 \\ 117 \Rightarrow n8 \end{array}$	(12) (5)
		$n7 \rightarrow n8$ $n7 \frac{1}{1}V_{c} : 1 \Rightarrow V_{c}$ $n7 \rightarrow n9$	(13)
n8	Manual Hal: Prepare to	$n8 T_{x} : O \Rightarrow J$ $n8 T_{D} : 1 \Rightarrow D$	(14)
	Compute	$n8 \frac{1}{1}K : 1 \Rightarrow K$ $n8 \Rightarrow c2$	(15)
n9	Wait	$\begin{array}{c} n9 1R_c : 1 \implies R_c \\ n9 \rightarrow n10 \end{array}$	(16)
		$n9 {}_{0}V_{c} : 0 \Rightarrow V_{c}$ $n9 \rightarrow n8$	(17)
n10	Prepare to	$n10 {}_{O}R_{C} : O \Rightarrow R_{C}$ $n10 \rightarrow n9$	(í8)
	Sample	$n10 \xrightarrow{\text{old}} J : O \xrightarrow{\text{old}} J$ $n10 \xrightarrow{\text{old}} n11$	(19)
nll	Sample	$nl1 _{o}S_{b3} : O \Rightarrow S_{b3}$	(20)
•		$l_i^* \Rightarrow C_{pi}$ $i = 1, \cdots, 4$	
		$15 \Rightarrow S_{03}$	(18)
	•	$\begin{array}{c} \text{nll} \ _{0}\text{R}_{c}: 0 \Rightarrow \text{R}_{c} \\ \text{nll} \Rightarrow \text{nl2} \end{array}$	(18)
n12	Parity Check	$n12 C_{p1} : S_{b3} = S_{b3}$	
		n12 T ₂₀ : 1 \Rightarrow O ₄ n12 O ₄ : C _{pi} \Rightarrow C _{pi-1} i = 2.3.4 C _{pi} \Rightarrow C _{p4}	
		n12 $T_{24} : 0 \Rightarrow 0_4$	
		$\begin{array}{c} n12 \ 1^{C} p5 : 1 \neq C p5 \\ n12 \rightarrow n13 \end{array}$	(21)
n13	Process Code Clear	n13 ${}_{1}L_{c}: 1 \Rightarrow L_{c}$ $0 \Rightarrow L_{i} i = 1, \dots .24$	(22)
		$n13 {}_{0}L_{c}: O \Rightarrow L_{c}'$ $n13 {}_{1}J: 1 \Rightarrow J$	(23) (24)
		$n13 \rightarrow n9$ n13 102 : 1 $\Rightarrow 02$	(25)
		$n13 \frac{102}{0} \cdot 1 = 02$ $n13 \frac{102}{0} \cdot 1 = 02$ $n13 \frac{102}{0} \cdot 1 = 02$ $n13 \rightarrow n7$	(26)
n14	Delete	Nc Action	-

0 •

.

TABLE VIII(CONT)

,

0	State	State Name	Information Transfer	
•	n15	Prepare to Fill	$n15 _{0}O_{3}: 0 \Rightarrow O_{3}$ $n15 _{1}J: 1 \Rightarrow J$ $n15 \rightarrow n9$	(27) (24)
-			$n15 \begin{array}{c} 1O_2 : 1 \Rightarrow O_2 \\ n15 \begin{array}{c} 0V_c : 0 \Rightarrow V_c \\ n15 \rightarrow n7 \end{array}$	(25) (26)
	nl6	Prepare to Verify	ni6 10_3 : 1 $\Rightarrow 0_3$	(52)
			n16 $I_J : 1 \Rightarrow J$ n16 \rightarrow n19	(24)
			ni6 ${}_{1}O_{2} : 1 \Rightarrow O_{2}$ n16 ${}_{0}V_{c} : 0 \Rightarrow V_{c}$ n16 $\rightarrow n7$	(25) (26)
	nl7	Octal Nu mbers	n17 $_{1}L_{c}: 1 \Rightarrow L_{c}$ n17 $_{1}O_{4}: 1 \Rightarrow O_{4}$ $C_{p1} \Rightarrow L_{p}$ $L_{p} \Rightarrow L_{24}$ $L_{0} \Rightarrow L_{x}$	(22) (28)
0	•		$L_{x} \Rightarrow C_{p3}$ $C_{pi} \Rightarrow C_{pi-1} \qquad i = 2,3$	(00)
			n17 ${}_{0}L_{c}: O \Rightarrow L_{c}$ n17 ${}_{j}J: 1 \Rightarrow J$ n17 $\rightarrow n9$	(23) (24)
		-	nl7 $_{1}O_{2}$: 1 \Rightarrow O_{2} nl7 $_{0}V_{c}$: $O \Rightarrow V_{c}$ nl7 \rightarrow n7	(25) (26)
	n18	Location	n18 $I_c : I \Rightarrow I_c$ (L) $\Rightarrow I$	(53)
			ni8 $T_p: O \Rightarrow I_c$ ni8 $I_j: 1 \Rightarrow J$ ni8 $\rightarrow ni9$	(24)
		•	$n18 \rightarrow n1^{e}$ $n18 \stackrel{1}{_{_{_{_{_{_{_{_{_{_{_{_{_{_{_{_{_{_{$	(25)(26)
	n19 fvl	Enter Fill-Verify	n19 ${}_{1}A_{c} \stackrel{!}{:} 1 \Rightarrow A_{c}$ (L) $\Rightarrow A$	(34)
	•••	ldle	n19 $J: I \Rightarrow J$ n19 $\rightarrow n9$	(24)
			nl9 ${}_{1}O_{2} \circ V_{c} : 1 \Rightarrow O_{2} , 0 \Rightarrow V_{c}$ nl9 $\rightarrow n7$	(25)(26)
•			$ fv1 O : O \Rightarrow D fv1 \rightarrow fv2 $	(35)
0	fv2	Fill-Verify Search	fv2 $_1O_{b3}$: S + $i_1 \Rightarrow O_{b3}$ $i = 2, \dots, 7$	(36)

С •

Ο

:

4

.

٠

O

TABLE VIII (CONT)

State	State Name	Information Transfer	
		$(I_i) \Rightarrow C_{bi-7}$ $i = 8, \cdots, 12$	
		$ \begin{array}{cccc} \mathbf{fv2} & 1\mathbf{D} & 1\mathbf{E} \\ \mathbf{fv2} & \mathbf{fv3} \end{array} \end{array} \xrightarrow{\mathbf{fv2}} \begin{array}{c} \mathbf{fv2} & \mathbf{fv3} \end{array} $	
fv3	Fill-Verify Wait 2 Word times	$(C_b) \Rightarrow C$ $(M \langle C \rangle \Rightarrow N$ $fv3_oD : O \Rightarrow D$ $fv3 \rightarrow fv4$	(39)
fv4	Fill-Vcrify Execute	$\mathbf{iv4} \mathbf{i}_{\mathbf{p}} : \mathbf{i} \Rightarrow \mathbf{i}_{\mathbf{p}}$	(41)
		(s [1] +1 ⇒ s [1]	
	•	fv4 _o I _p : O ⇒ I _p	(40)
		$(A) \Rightarrow M \langle o[1] \rangle$	(Fill only)
		$fv4 {}_{0}E {}_{1}D : .0 \Rightarrow E , 1 \Rightarrow D$ fv4 fv1	(42)(43)
-		fv4 $_{1}S_{b2}$: $1 \Rightarrow S_{b2}$ $0 \Rightarrow V_{c}$ $n19 \rightarrow n10$	(44)
n20	Halt	$n20 _{0}V_{c} : O \Rightarrow V_{c}$ $n20 \Rightarrow n21$	(29)
n21	Start Compute	n21 ${}_{1}O_{2} \circ V_{c} : 1 \Rightarrow O_{2} , 0 \Rightarrow V_{c}$ n21 $\Rightarrow n4 \Rightarrow$	(25)(30)
n22	Program Halt	$\begin{array}{c} n22 1D \mathbf{o}E : 1 \implies D, 0 \implies E\\ fv4 \rightarrow fv1 \end{array}$	(14)(31)
		n22 $_1O_2 _0O_4 _1J : 1 \Rightarrow C_2$ $O \Rightarrow O_4$ $1 \Rightarrow J$ n22 \rightarrow n7 or n4	(25) (32) (33)

Information used to construct this table was taken from Ref 7: 55-67 and Ref 14: 1.1 - 2.15.



·* · ··

 \bigcirc

 \bigcirc

Ċ

مكالعث بالكارث بنعامه والمناقعة بالماعت







GE/EE/728-2

O

()

TABLE IX

Register Transfer Equations for the Compute States of the D-17B Computer.

Note: This table may be used with Table χ , the number in parenthesis to the right of the register transfer equation designates the associated equation in Table χ

State	State Name	Information Transfer
cl	Compute	$T_i(l_p \oplus S) : 1 \Rightarrow O_{b3} i = 14, \cdots, 20$
	Instruction Search	$T_i O_{b3}$: $i = 0_{b2}$ i = 4,17,18,24
		$T_i O_{b3}$: 1 = O_{b1} i = 5,18,23,21
		$T_i O_{b3}$: $i \neq I_d$ $i = 16,17$
		$T_{22} O_{b1} : 1 \rightarrow I_d$
		cf $T_0 i_d^* : 0 \Rightarrow D$ c1 $\Rightarrow c2$
c2	Instruction Read -	$T_i (l_p \oplus S) : l = O_{b3} i = 2, \cdots, 8$
-	Number Search	$T_4 O_{b3} : 1 \Rightarrow O_{b2}$
	Jertu	$T_5 O_{b3} : 1 = O_{b1}$
		$T_6 O_{b3} : 1 \Rightarrow S_{b1}$
	•	c2 $T_{13} O_{bi}$: 1 = N _d i = 1,2,3
		c2 $I_d^* T_o : 1 \Rightarrow I_c$ (M (C _p)) $\Rightarrow 1$
		$T_p : O \neq I_c$ (I ₂₄) = I_p
		$(l_i) \Rightarrow O_{bi-20}$ $i = 21, 22, 23$
		$(l_i) \Rightarrow C_{bi-7}$ $i = 8, \cdots, 12$
		c2 I_{20} : 1 = S_{b1} $I_1 = S_{b1}$ i = 17,18,19
		$N_d^r T_p$: c2 • ci i = 4,,10, 12,30,40,,44
		$A_{24}^{*}T_{x}$: $c_{2} \rightarrow c_{1}$
		$c2 I_{c} K_{f}^{**} : O \Rightarrow K$ $c2 \Rightarrow n22$

Richborn and and

đ

0

0

١

0

TABLE DX(CONT)

State	State Name	Information Transfer	
		$c_{2} O_{4} O_{3} O_{2} O_{1} T_{x} A_{24}^{*} : O \neq D$ $c_{2} \neq c_{1}$	
c3	Last Word Time of Execution	c3 $T_p K_r^{**}$: $O \Rightarrow K$ c41 \Rightarrow n22	
c4	Uncondition al Transfer	c4 N' _d T _x : $0 \Rightarrow I_d, 0 \Rightarrow D$ c4 $\Rightarrow c3$ c3 T ₀ : (C _{bi}) \Rightarrow C _{pi} i = 1,2,,5	
ය	Conditr: nal Transf. :	ර T _x A ₂₄ : i ⇒ 0 ₄ ර → c4	
ર્લ	Store	$\begin{array}{c} c6 \ _{1}S_{1} \ _{1}S_{2} \ T_{x} : 1 \Rightarrow S_{1} \ _{1} \Rightarrow S_{2} \\ c6 \ \rightarrow c3 \\ (A) \Rightarrow M \ \langle \ c \ [1] \ . \ s \ [1] \] -2 \end{array}$	(45) (46)
		$c6 E_{wc} : c6 \rightarrow c3$ (A) \approx M (c[1], s[1]-2)	
		$56 T_x C_{b5} C_{b4} C_{b3} C_{b2} C_{b1} : 1 \Rightarrow V_c$ $c6 \Rightarrow c3$ $(A)_i + V_{ki} \Rightarrow V_i i = 1, \dots, 24$	
		$(A)_i + V_{ki} \Rightarrow V_i i = 1, \cdots, 24$	
с7	Clear and Add	$c7 T_{x} : 1 \Rightarrow N_{c}$ $1 \Rightarrow A_{c}$ $c7 \Rightarrow c3$ $(M \langle o[1] \rangle) \Rightarrow A$	
ત્ક	Add	$c8 T_{X} : O \Rightarrow A_{k}$ $c8 \Rightarrow c3$ $(M \langle o[1] \rangle) + (A) \Rightarrow A$	
ය	Subtract .	$c9 T_{x} : 0 \Rightarrow A_{k}$ $c9 \Rightarrow c3$ $(A) - (M \langle o[1] \rangle) \Rightarrow A$	
ci0	Split Add	cl0 T _x : 0 = A _k cl0 \rightarrow c3 c3 $_{1}A_{c}$: 1 \rightarrow A _c (A _i) + (M (o [1])) i = A _i i = 1,2,,11,14,15,,24	(47)
		c3 O'_1 T ₁₂ : $O \neq A_c$ (A _i) $\Rightarrow A_i$ i = 12,13 c3 T _p : $O \neq A_c$.	

C

 \bigcirc

Ö

TABLE IX(CONT)

State	State Name	Information Transfer
c]]	Split Subtract	cl1 T_x : $0 \Rightarrow A_k$ cl1 $\Rightarrow c3$ c3 $_1A_c$: $1 \Rightarrow A_c$ (A _i) - (M (o[1])) i $\Rightarrow A_i$ i = 1,2,,11,14,15, ,24
	. •	c3 O ₁ ' T ₁₂ : O \Rightarrow A _c (A _i) \Rightarrow A _i i = 12,13 c3 T _p : O \Rightarrow A _c
c12	X Special	No Action
c13	Complement	c13 T_x : c13 \rightarrow c3 c3 $_1A_c$: 1 \rightarrow A _c c3 A_c : $A'_x \rightarrow$ A _p 2's Complement of (A) \Rightarrow A (48)
c14	Minus Magnitude	cl4 A'_{24} T_x : $1 \Rightarrow C_{b1}$ cl4 C_{b1} T_o : $1 \Rightarrow C_1$ cl4 - cl3
c15	Logical And To Accumulator	c15 T_x : c15 \rightarrow c3 c3, A_p : $A_i \cdot L_i \rightarrow A_i$ i = 1,, 24 (49)
c16	Enter Fine Countdown	c16 : 1 ⇒F _c
c17	Halt Fine Countdown	$c17: 0 \Rightarrow F_c$
c18	Reset Detector	c18 : $\mathbf{O} \neq \mathbf{D}_{\mathbf{r}}$
c19	Halt and Proceed	$c19 T_{x} : c19 \rightarrow c3$ $c3 _{0}K : 0 \Rightarrow K$ $c3 \rightarrow n22$ (50)
c20	Load Phase Register	$c20 T_x : c20 \rightarrow c3$ $c3 : C_2 \Rightarrow P_2$ $C_1 = P_1$ $I_5 \Rightarrow P_3$
c21	Binary Outpot I	c21 G ₁ : (A _i) + 1 \Rightarrow A _i i = 17, · · · .24 c21 G ₁ : (A _i) - 1 \Rightarrow A _i i = 17, · · · .24 (A ₂₄) \Rightarrow G ₁

(Subscrapping the second

•

O

•

.

С

•

 \bigcirc

•. • •

an the state of the state of the second state

. . . .

.....

.

•

TABLE IX(CONT)

State	State Name	Information Transfer
c22	Binary Output 2	c22 G ₂ : (A _i) + 1 \Rightarrow A _i i = 17,, 24 c22 G ₂ ' : (A _i) - 1 \Rightarrow A _i i = 17,, 24 (A ₂₄) \Rightarrow G ₂
c23	Binary Output 3	c23 G ₃ : (A _i) + 1 \Rightarrow A _i i = 17,,24 c23 G ₃ ': (A _i) - 1 \Rightarrow A _i i = 17,,24 A ₂₄ \Rightarrow G ₃
c24	Discrete Input A	$c24 T_{x} : O \Rightarrow A_{p}$ $c24 \rightarrow c3$ $X_{1}^{*} \Rightarrow A_{i} i = 1, \dots, 19$ $D_{r} \Rightarrow A_{20}$ $F_{c} \Rightarrow A_{21}$ $P_{3} \Rightarrow A_{22}$ $P_{1} \Rightarrow A_{23}$ $P_{2} \Rightarrow A_{24}$
c25	Discrete Input B	$c_{25} T_{x} : 0 \Rightarrow A_{p}$ $c_{25} \Rightarrow c_{3}$ $Y_{i}^{*} \Rightarrow A_{i} i = 1, \cdots, 24$
c26	Discrete Output A	c26 T_{x} : c26 \rightarrow c3 (I_{i}) \Rightarrow D_{i} $i = 1, \dots, 5$
c27	Voltage Output A	$c27 T_{x} : 0 \Rightarrow A_{k}$ $c27 \Rightarrow c3$ $A_{i} \Rightarrow V_{1j}$ $I_{4} : i = 1, \dots, 8$ $I_{4} : i = 17, \dots, 24$ $j = 1, \dots, 8$
c28	Voltage Output B .	$c_{28} T_{x} : 0 \Rightarrow A_{k}$ $c_{28} \Rightarrow c_{3}$ $A_{i} \Rightarrow V_{2j}$ $I_{4} : i = 1, \dots, 8$ $I_{4} : i = 17, \dots, 24$ $j = 1, \dots, 8$
c29	Voltage Output C	c29 $T_x : O \Rightarrow A_k$ c29 \Rightarrow c3 $A_i \Rightarrow V_{3j}$ $I_4 : i = 1, \dots, 8$ $I_4 : i = 17, \dots, 24$ $j = 1, \dots, 8$
c30	Y Special	No Action

0

.

 \bigcirc

.

٠

Ô

ł

TABLE IX (CONT)

/

State	State Name	Information Transfer
c31	Accumulator Left	c31 : $I_i \Rightarrow C_{bi}$ $i = 1, \dots, 5$ c31 (C_b) > 1 : $A_i \Rightarrow A_i + 1$ O $\Rightarrow A_0$
	Shift	$(C_b) - 1 \Rightarrow C_b $ (51)
	. •	$c_{31} = 0 : c_{31} = c_{32}$ $c_{3} = (C_{b}) = 1 : (A_{i}) \Rightarrow A_{i} + 1 i = 1, \dots, 23$ $O \Rightarrow A_{1}$ $c_{32} : L \Rightarrow C_{12} i = 1, \dots, 5$
c32	Accumulater Right Shift	$c32: I_{i} \Rightarrow C_{bi} i = 1, .5$ $c32(C_{b}) > 1: A_{i} \Rightarrow A_{i-1} i = 2, \dots, 24$ $A_{24} \Rightarrow A_{24}$ $(C_{b}) \cdot 1 \Rightarrow C_{b}$
	•	$c32_{0}D: c32 \rightarrow c3 $ $c3(C_{b}) = 1: A_{i} \Rightarrow A_{i-1} i = 2, \cdots, 24$ $A_{24} \Rightarrow A_{24}$ (51)
c33	Split Accumulator Left	$c33 : l_i \Rightarrow C_{bi} i = 1, \dots, 5$ $c33 (C_b) > 1 : A_i \Rightarrow A_{i+1} i = 1, \dots, 10, 14, \dots, 23$ $0 \Rightarrow A_{1,} A_{14}$
	Shift	$(C_b) -1 \Rightarrow C_b$ $c_{33} = 0 : c_{33} \rightarrow c_3 \qquad (51)$ $c_{3} (C_b) = 1 : (A_i) \Rightarrow A_{i+1} i = 1, \cdots, 10, 14, \cdots, 23$ $0 \Rightarrow A_1, A_{24}$
c34	Split Accumulator Right Shift	$c_{34} : I_{i} \Rightarrow C_{b3} i = 1, \dots, 5$ $c_{34} (C_{b}) > 1 : A_{i} \Rightarrow A_{i-1} i = 2, \dots, 11, 15, \dots, 24$ $A_{11} \Rightarrow A_{11}$ $A_{24} \Rightarrow A_{24}$ $(C_{b}) -1 \Rightarrow C_{b}$
		$c_{34} {}_{O}D : c_{34} \rightarrow c_{3}$ (51) $c_{3} (C_{b}) = 1 : (A_{i}) \Rightarrow A_{i-1} i = 2, \cdots, 11, 15, \cdots, 24$ $A_{11} \Rightarrow A_{11}$ $A_{24} \Rightarrow A_{24}$
c35	Split Left Word Left Shift	$c_{35} : \mathbf{l}_{i} \Rightarrow C_{bi} i = 1, 5$ $c_{35} (C_{b}) > 1 : (A_{i}) \Rightarrow A_{i+1} i = 14, \dots, 23$ $Q \Rightarrow A_{14}$
		$c_{35}_{0}D$: $c_{35} \rightarrow c_{3}$ (51) $c_{3}(C_{b}) = 1 : (A_{i}) \Rightarrow A_{i+1} i = 14, \cdots, 23$ $0 \Rightarrow A_{14}$
c36	Split Right	$c_{36} : 1_i \stackrel{\Rightarrow}{=} C_{bi} i = 1,, 5$ $c_{36} (C_b) > 1 : (A_i) \Rightarrow A_{i+1} i = 1,, 10$

0

0

 \mathbf{O}

TABLE IX (CONT)

State	State Name	Information Transfer
	Word Left Shift	$O \Rightarrow A_1$ $c36 _0D : c36 \rightarrow c3$ $c3 (C_b) = 1 : (A_i) \Rightarrow A_{i+1} i = 1, \dots, 10$ $O \Rightarrow A_1$
c37	Split Left Word. Right Shift	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
c38	Split Right Word Right Shift	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
c39	Single Character Output	$c39 : I_{i} \Rightarrow C_{bi} i = 1, \dots, 5$ $c39 \ (C_{b}) > 1 : (A_{i}) = C_{i\cdot20} i = 21, \dots, 24$ $c39 \ (C_{bi}) = 1 : J' \Rightarrow J i = 1, \dots, 4$ $c39 \ _{o}D : c39 \Rightarrow c3 (51)$
c40	Split Compare and Limit	$c40 : A_{11} \Rightarrow C_{b4} A_{24} \Rightarrow J$ $(M \langle o[1] \rangle) \Rightarrow N$ $c40 r [(A)] \rangle r [(N)] : 1 \Rightarrow C_{b3}$ $c40 1 [(A)] \rangle 1 [(N)] : 1 = C_{b1}$ $c40 {}_{o}D : c40 \Rightarrow c3$ $c3 C_{b3} C_{b4} : r [(N)] \Rightarrow r [A]$ $c3 C_{b3} C_{b4} : 2's \text{ complement of}$ $r [(N)] \Rightarrow [A]$
c4)	1 Multiply	c3 C_{b1} J : 2's complement of 1 [(N)] \Rightarrow [A] c41 : (A) \Rightarrow L (M $\langle o[1] \rangle$) \Rightarrow N (L) X (N) \Rightarrow A c41 $_{0}$ D : c41 \Rightarrow c3 (51)

 \bigcirc

3

 \bigcirc

TABLE IX (CONT)

State	State Name	Information Transfer	
c42	Split	c42 : (1 [A]) = r [L]	
	Multiply	$(\mathbf{r} [\mathbf{A}]) \Rightarrow \mathbf{I} [\mathbf{L}]$	
		$ (M \langle o[i] \rangle \Rightarrow N (I[L]) X (r[N]) \Rightarrow r[A] $	
		$(\mathbf{r} [\mathbf{L}]) \times (\mathbf{r} [\mathbf{N}]) \twoheadrightarrow \mathbf{i} [\mathbf{A}]$	
		$c42 _{0}\text{D}$: $c42 \rightarrow c3$	(51
c43	Split Multiply	c43 : $(C_{bi}) + (P_i) - C_{bi}$ i = 1,2,3	
	Modified	l ([A]) ⇒ n [L]	
		r([A])⇒ [L]	
		$(M \langle C_{h,s}[1] \rangle) \Rightarrow N$	
		$(1[L])'X(T[N]) \Rightarrow 1[A]$	
		c43 _o D : c43 → c3	(51)

Information for this table was obtained from Ref 7: 37-54 and Ref 14: 5.1 - 6.13

¢

>

C

.

)

٠

•

 \mathbb{C}

TABLE X

Logic Equations Used in a State Description of the D-17B Computer.

Equation Number

and the second

Equation

(1)	$_{1}O_{1} = K' V_{c}' J O_{1}' S B_{6} B_{3}' B_{5}'$
(2)	$_{0}O_{1} = K' V'_{c} O'_{4} O_{1} S B_{6} B'_{3} B'_{5}$
(3)	$0^{R_{c}} = K' V'_{c} R_{c} J S B_{6} B_{3} B_{5} O_{1}$
(4)	$_{1}O_{4} = K' V_{c} R_{c} J O_{1} O_{2} S T_{24}$
(5)	$_{0}O_{2} = K' V'_{c} R'_{c} J T_{24} O'_{4} S_{b2}' K^{*}_{h}$
(6)	$_{0}O_{4} = K^{*}V_{c}^{*}R_{c}^{*}JO_{2}T_{0}I_{m}$
(7) ·	$_{0}O_{4} = K^{*}V_{c}^{*}R_{c}^{*}!O_{j}T_{0}S_{b2}K_{h}^{*}$
(8)	$_{0}O_{2} = K' V_{c} R_{c} J T_{24} O_{4} O_{2} O_{1}$
(9)	$_{1}V_{c} = K'V_{c}'R_{c}'JT_{x}O_{1}O_{2}F_{s}^{*}$
(10)	$_{1}O_{2} = K' V_{c}' R_{c}' J O_{4}' O_{2}' T'$
(11)	$_{1}V_{c} = K' V_{c}' R_{c}' J T_{x} O_{4}' O_{2}'$
(12)	$_{1}S_{b2} = K' V_{c} R_{c} J S_{b3}$
(13)	$_{1}V_{c} = K \cdot V_{c} R_{c} J T_{x} O_{1} O_{2} F_{s}^{*}$
(14)	$_{1}D = K' V_{c}' J B_{3}$
(15)	$_{1}K = K' V'_{c} R'_{c} J D' T_{:3}$
(16)	$_{1}R_{c} = K^{*}V_{c}JT^{*}T_{11}$
(17)	$_0V_c = K' V_c J R'_c S_{b2} \dot{T}_x$
(18)	$_{0}R_{c} = K' V_{c} T' T_{13}$
(19)	$\theta^{j} = K^{*} V_{c} R_{c} T_{23}$
(20)	$_0S_{b3} = K' J V_c R_c O_4$
(21)	${}_{1}C_{p5} = K' V_{c} B_{6}'$
(22)	$_{1}L_{c} = K' J' V_{c} R'_{c} C_{p5} C_{p4} C_{p3} C_{p2} C'_{p1} T_{0}$
(23)	$_{0}L_{c} = K^{*}T_{24}$
(24)	$I^{J} = K^{*} V_{c} R_{c}^{*} T_{p} C_{p5}$

TABLE X (CONT)

Equation Number	Equation
(25)	$_{1}O_{2} = K' J'$
(76;	$_{0}V_{c} = K' V_{c} R'_{c} J C_{p5} S'_{b3} T_{p}$
(27)	$_{0}O_{3} = K' J' V_{c} R'_{c} C_{p5} C_{p4} C_{p3} C_{p2} C'_{p1} T_{p}$
(28)	$_{0}O_{4} = K^{*}V_{c}R_{c}^{*}JC_{p5}C_{p4}T_{0}$
(29)	$_{0}V_{c} = K' J' V_{c} R'_{c} C_{p5} C_{p4} C'_{p3} C'_{p2} C'_{p1} T_{13}$
(30)	$_{0}V_{c} = K' J R'_{c} V_{c} C_{p5} C_{p4} C_{p3} C'_{p2} C'_{p1} T_{p}$
(31)	$_{0}E = K' V_{c}$
(32)	$_{0}O_{4} = K' J' T_{24}$
(33)	$\mathbf{J} = \mathbf{K}^* \mathbf{V}_c^* \mathbf{R}_c^* \mathbf{K}_r^{**} \mathbf{T}_p$
(34)	$_{1}A_{c} = K' J V_{c} R'_{c} C_{p5} C_{p4} C_{p3} C'_{p2} C_{p1} T_{0}$
(35)	$_{0}D = K' J V_{c} R_{c} C_{p5} C_{p4} C_{p3} C_{p2} C_{p1} T_{p}$
(36)	$_{1}O_{b3} = B_{4} (l'_{p} S + l_{p} S')$
(37)	$_{l}D = N_{d}^{*}D^{*}T_{p}$
(38)	$_{1}E = E' N'_{d} D' T_{p}$
(39)	$_{0}D = K E N_{d} D T_{p}$
(40)	$0^{I_{p}} = A_{k} I_{x} I_{c}^{*} K^{*} T_{px}$
(41)	$1i_p = A_k I_x I_c K T_{px}$
(42)	$_{1}D = E D' T_{p} K' V_{c}$
(43)	$_{0}E = E D' T_{p} K'$
(44)	$_{1}S_{b2} = E D' T_{pxo} A_x N_x K' O_3$
(45)	$_{1}S_{1} = 0_{3}^{2} 0_{2} 0_{1} E Q C_{b5} C_{b4}^{\prime} C_{b3} C_{b2}^{\prime} T_{x}$
(46)	$_{1}S_{2} = 0_{3}^{\circ} O_{2} O_{1} E O' C_{b5} C_{b4}^{\circ} C_{b3} C_{b1}^{\circ} T_{x}$
(47)	$A_{c} = K E O_{4} O_{3}^{\prime} O_{2}^{\prime} O_{1} B_{3}$
(48)	$_{1}A_{c} = K E O_{4} O_{3} O_{2} O_{1} E C_{5} C_{4} C_{3} C_{2} C_{1} A_{x} T_{p} T_{x} T_{0}$
(49)	$_{1}A_{p} = K O_{4} O_{3} O_{2} O_{1} E' C_{5} C_{4} C_{3} C_{2} C_{1} T_{x} A_{x} L_{x}$

 \bigcirc

•

Ċ

45

TABLE X (CONT)

Equation Number

٩

Ô

Equation

(50) $_{0}K = K E O_{4} O_{3}^{*} O_{2}^{*} O_{1}^{*} C_{5}^{*} C_{4} C_{3}^{*} C_{2}^{*} C_{1}^{*} T_{p}$ (51) $_{0}D = K E C_{b5}^{*} C_{b4}^{*} C_{b3}^{*} C_{b2}^{*} N_{d} T_{x}$ (52) $_{1}O_{3} = K^{*} J^{*} V_{c} R_{c}^{*} C_{p5} C_{p4} C_{p3}^{*} C_{p2} C_{p1} T_{p}$ (53) $_{1}I_{c} = C_{p5} C_{p4} C_{p3}^{*} C_{p2}^{*} C_{p1} T_{0}$

.

Information Used to Construct this Table was obtained from Ref 14: 1.1 - 2.15, 5.1 - 6.13 and Ref 19: 5-44 - 5-162.

 \bigcirc

initialized to start the syncronization of the bit counter with the sector track. Control flip-flop O_2 and J are "one" set to allow transition to the Sync Bit Counter 1 state.

<u>Sync Bit Counter 1 (n2).</u> This state is the second state during which synchronization of the Bit Counter and the Sector Track is accomplished. As shown on the state diagram, a transient master reset signal (less than on nemory revolution in duration) will cause the machine to recycle through the Prepare to Compute State. The O_1 flip-flop is "one" set allowing entry into the next state, Sync Bit Counter 2.

Sync Bit Counter 2(n3). In this state the instruction register is loaded with an unconditional jump instruction to chapped 0, sector 0. This instruction will be the first instruction executed unless a new instruction is loaded prior to the computer entering the compute mode.

After complete sync ironization of the bit counter and the sector track, the R_c and O_1 flip-flops are "zero" set allowing transition to the Manual Halt-Idle 1 state.

<u>Manual Halt-Idle 1 (n4)</u>. This state acts as a decision point for state transition. Three separate situations will cause the computer to enter the Manual Halt-Interlock state. If the previous state were n3 or n7, then state n4 was entered at a bit time corresponding to T_x of sector number 0; thus, the O_4 flip-flop will be "one" set prior to the occurrence of any other state-determining transition.

A third situation, which could cause transition from n4 to n5, arises when the computer control switch is placed into "Halt" or "Single Step" during a compute operation. State n4 will be entered from Program Halt and transition will occur to state n5 or n7 depending on the O_1 flip-flop state will be determined by the instruction that was being executed when the compute switch was placed in the Halt or Single Step. State n7 may be the next state entered if the previous state were n5. In this case, n4 was entered at a bit time corresponding to T_1 of sector 177, thus allowing the O_1 flip-flop to be "one" set according to equation (1) Table X.

State n8, Prepare to Compute, will be entered if the "Compute" switch is not in a "Halt" position and S_{b2} is "zero" set. S_{b2} is a flip-flop that is "one" set as the result of a verify or parity error.

<u>Manual Halt-Interlock (n5).</u> If there is no Mechanical Reader Input Signal (1_m^{**}) present or if a "Halt" command is present from the "Compute" Switch or if a Sprocket timing Interlock signal (T^{**}) is present with no Fill Signal, the computer will cycle between states n6 and n5. Similarly, a cycle will exist through n7, n4, and n5 if a Mechanical Reader Input signal is present with no Fill signal (F^{*}). "Wait" state, n9, will be entered if a Fill signal is present. Thus Manual Halt-Interlock, n5, acts as an interlock for the state transition process of the computer.

<u>Manual Halt-Prepare to Load (n6).</u> Prepare to Load state is entered if a device such as a photo reader is used for loading. From this state, transition will be back to n5 if a Sprocket Timing Interlock Signal (T*') is present or to the Wait state, n9, if no T*' signal is present.

<u>Manual Halt-Idic 2 (17)</u>. The Manual Halt - Idle 2 state serves as a timing delay. From this state the computer will enter $n^{\frac{1}{2}}$ if the compute switch is in the "Halt" position and/or a Parity Error has occurred. If no parity or verify errors have occurred, the next state will be n8, the Prepare to Compute State. In the event that a Fill signal (F_x^*) occurs, the next state will be n9.

<u>Prepare to Compute (n8).</u> In the Prepare to Compute State initialization of several flip-flops is accomplished in preparation for entry in the Number Search State of Compute. J must be "one" set allowing the D flip-flop to be "one" set. Then when agreement is reached between sector track and the Number Register, K is "one" set.

<u>Wait (n9).</u> - Flip-flops are initialized to receive the Input Load code in the Wait State. The computer will cycle between this state, n9, and Prepare to Sample. n10. until the Sprocket Timing Interlock signal. T*', has reached steady state. If a verify error occurs the Idle 2 state will be reentered.

<u>Prepare to Sample (n10).</u> The primary purpose of the Prepare to Sample state, n10, is to allow the Sprocket Timing Interlock signal to reach steady state as described above. When this occurs, the computer will remain in the Prepare to Sample state until bit time T_{23} occurs and will then transition to the Sample state, n11.

Sample (n11). During the Sample state the computer will load the information on Input Lines I_1^* through I_5^* . Note that flip-flops C_{p1} through C_{p4} were "zero" set in state n9 and will be "one" set only by an I^* input. At bit time T_{13} the computer will enter the Parity Check state.

<u>Parity Check (n12).</u> Flip-flops S_{03} will toggle on C_{pi} as C_{p1} through C_{p4} complete a circular shift. This circulation will occur on each bit time when the O_4 flip-flop is "one" set. In order to insure circulation for only five bits times the O_4 flip-flop is "one" set on bit time T20 and "zero" set on bit T_{24} . "One" setting the C_{p5} flip-flop will allow a change to one of the Process Code states depending upon the contents of the Input Lines.

<u>Clear (n13).</u> The clear load code causes the Lower Accumulator, L, to be filled with zeroes. "One" setting the L_c flip-flop allows new information to be read into L starting with bit time T_o . Then the C_{p1} flip-flop is copied into the L_p flip-flop at bit times T_1 through T_{24} . At T_{24} the L_p flip-flop is "zero" set preventing new information from being read into the L-loop. If a parity error is indicated by a S_{b3} at bit time T_p , the next mode will be n9; however, if no parity error occurs, the computer will go to state n7, the Want State.

Delete (n15). When the input lines are all "ones" no action is taken by the computer. This

-command can be used as a space in input tape. Five "zeroes" are not used as a Delete command because the $S_{h,3}$ flip-flop would indicate a parity error.

<u>Prepare to Fill (n 15).</u> The Prepare to Fill State is a preparation state for filling the memory. After the Fill command 's processed, the succeeding Load codes will be loaded into memory until "Halt" or "Start Compute" commands are processed. In the event a parity error occurs, the next state will be n7; if no parity error occurs, n9 will be next.

<u>Prepare to Verify</u>. The Prepare to Verify State, n16, is analogous to the Prepare to Fill State. Once the computer cycles through this state (caused by processing a load code $l_5 I_4 I_3 I_2 I_1$) the succeeding load codes will be compared with the contents of memory as specified by the instruction Register. This actual operation will be executed as the result of an Enter command and will therefore be described as part of the Enter state. Exit from this Prepare to Verify is similar to that of the Prepare to Fill state.

Octal Numbers (n17). In this state the octal numbers received from the input lines will be stored in the L register. Any number of octal codes may be loaded, but only eight sets of octal digits may be stored in the Lower Accumulator at one time. Octal Numbers that are shifted out of L are lost. Exit from this state is similar to those of the other Process Code states.

- Location (n18). In this state, n18, the contents of the L register is transferred to the instruction register. This information will contain the memory location, channel and sector number, that will be used to start Fill and Verify operations.

The I_c flip-flop is "one" set at bit time T_0 allowing new information to be written in the I register, then it is "zero" set at bit time T_{24} after L is transferred to I.

Enter (n19). In this state, n17, the contents of the lower accumulator will be loaded first into the accumulator, then into memory if a Prepare to Fiil state had initiated a fill operation. The contents of the Accumulator and memory will be compared if a verify operation had been initiated by the machine when cycling through the Prepare to Verify state. The location of memory involved in the above operation is specified by the Extruction Register. If a parity error is detected, transition will be from n19 to n7, otherwise an error-free operation will allow the computer to go from the Enter state to the Wait state.

At this point it is necessary to define a set of four states that the computer cycles through during a Fill or Verify operation. (A Fill or Verify <u>operation</u> results after the computer has successfully cycled through the Prepare to Fill or Prepare to Verify states and will continue until the Halt or Start compute state is reached.) These four states are called Fill-Verify Idle, fvl; Fill-Verify Number Search, fv2; Fill-Verify Wait 2 Word Times, fv3; and Fill-Verify Execute, fv4. The computer cycles

through these states simultaneously as it passes through the Enter state. A state diagram of this fourstate operation is depicted in Fig. 9. These states will be discussed in conjunction with the Enter state, since they occur simultaneously beginning in the Enter state. The action taken by the computer will vary with the part of memory that is to be filled or verified, thus it is necessary to consider not only the Enter state and the four-state cycle described above, but also the part of the memory involved in this operation.

Fill-Verify Idle (fvl) During the Fill-Verify Idle state the Lower Accumulator is copied into the accumulator. "Zero" setting the D flip-flop causes transition to fv2, the Number Search State. This transition occurs simultaneously with a transition from n19 to n9 states.

<u>Fill-Verify Number 5 earch (fv2).</u> During this state agreement is established between the Sector Track and the operand sector part of the I register. This comparison is made by the O_{b2} flip-flop during bit times T_2 through T_7 . The operand channel part of the I register is copied into the C_p register and channel agreement is established. The D and E flip-flops are "one" set to cause transition to the Wait Two Word Times State.

<u>Fill-Verify Wait Two Word Times (fv3).</u> During the Wait Two Word Times state the Channel Buffer is copied into the Channel Register. The Number Register copies the contents of memory as specified by the Channel Register. "Zero" setting the D flip-flop causes transition to the Fill-Verify Execute State.

<u>Fill-Verify Execute (fv4).</u> For both Fill and Verify operations the operand sector part of the 1 register will be augmented by one in this state. For Fill operations the contents of the Accummulator will be transferred to a memory location as specified by the Operand Address part of the 1 register. After the Fill operation, transition is made to the Fill-Verify Idle State. Verify operations are different in two ways. First, the contents of the Accummulator and the Number Register are compared. If agreement occurs, S_{b2} flip-flop will remain "zeto" set and the next state will be fv1. Disagreement is indicated by S_{b2} "one" setting and the next state will be a Manual Halt state.

East (n20). When the "Halt" code is processed the Halt state will be entered and the V_c flip-flop wall be "zero" set causing a transition to the Program Halt state.

<u>Start Compute (n21).</u> The Start Compute command, when entered on the Input lines, will cause the computer to enter the Manual Halt Idle 1 State before transitioning to the Prepare to Compute and Compute States. If a parity error occurred while processing the code, the computer will not transition from the Manual Halt states.

()

Ĺ

Program Halt (n22). Four separate conditions may cause the computer to enter n22, the Program Halt state: (1) If a "Halt" load code is successfully processed, the computer will enter n7 before returning to Manual Halt Life states. (2) A halt instruction may be executed in the compute states. (3) If the Compute Switc's is not in the "Run" position when a new instruction is found the computer will return to Program Halt state from the "Last Word Time State" of compute. (4) If during the Number Search state of compute the "Compute Switch" is not in "Run" and an instruction search is required to locate a new instruction the computer will enter n22. In all cases the computer prepares to enter one of the Manual Halt Idle states during the Program Halt state. The actual Idle state entered depends upon the state of the O₁ flip-flop which was set by the instruction being executed when state n22 was entered.

If state n22 were entered as the result of processing a Halt command during a fill or verify operation, the D and E flip-flops would be set to cause the computer to simultaneously enter the Idle state of the Fill-Verify operation.

Compute States. Ref (11:25) and (15:5.1 - 6.13)

The Compute States of the D-17B are controlled by seven major control tlip-flops. The K flip-flop, when "one" set, indicates that the computer is in one of the "compute" states. The various states of compute are then controlled by the D and E flip-flop. When the E flip-flop is "one" set an instruction is being executed. The D flip-flop, when "one" set, indicates that an instruction search is in progress and when "zero" set indicates instruction read and/or operand search is in progress. The four flip-flops of the Operand Storage Register, O_4 through O_1 , determine the instruction that will be executed.

<u>Instruction Search (c1).</u> The Instruction Search State as defined in this report will be the state indicated by the flip-flop settings K D E'. It is not necessary for this state to occur with the execution of every instruction.

If a program is optimally coded, a new instruction can be read into the I register during the execution of the present instruction. In this case, the instruction search operation was performed as a result of the forethought of the programmer. Similarly, the Instruction Read-Number Search State may also be avoided by astute programming. In this case the computer would cycle between the two states of Execute without actually performing an instruction or operand search.

fastruction agreement occurs when the memory location addressed by "next instruction" part of I is in a position to be read by the computer. Monitoring for this condition is performed by the buffer flip-flops O_{b1} and O_{b2} . These two flip-flops are monitored by the I_d flip-flop which controls the D flip-flop. When the D flip-flop becomes "zero" set, transition to state c2 occurs.

()

()

Instruction Read-Number Search (c2). Instruction Read-Number Search state, c2, is a dual function state defined by DE' flip-flop conditions. Like the Instruction Search State, this state may not necessairly be realized with the execution of every instruction. One-half of the dual function of the state may be exercised. For example, the next instruction may be found and read during the Execution State and the computer may c 'cle to state c3 for the Number Search function alone.

For number agreement the information in l_p at bit times $T_2 - T_8$ must agree with the Sector track, S. Since the loops are effectively separate channels of 4, 8, 16 word length more than one flip-flop is needed to check agreement for all channel lengths. Flip-flop O_{b2} monitors for agreement for the 4 word loops, O_{b1} monitors for 8 word loops, S_{b1} for 16 word loops and O_{b3} monitors for the full channel length, 128 word: The N_d flip-flop is the primary number agreement monitor and is changed by the above number agreement flip-flops at bit time T_{13} .

Instruction Read is accomplished by setting the desired memory channel into the C_{p5} through C_{p1} flip-flops. When the I_d flip-flop indicates Instruction agreement, the I_c flip-flop is "one" set allowing the new instruction to be read into the I register. Bits I_{24} - I_{21} are read into the Operand Buffer Register, and I_{12} - I_8 are read into the channel buffer register. If the instruction is a flag-store instruction (I_{20} =1) the flag channel information, I_{19} , I_{18} , and I_{17} is read into the Flag Code Buffer Register is loaded with "zerocs."

From this state, c2, transition will be to one of the instruction execution states or to cl in the case of the transfer on minus instruction with a positive accumulator (see state c4 description). If the Compute Switch is not in the "Run" position when the l_c flip-flop is "one" set to read a new instruction, the computer will go to Non Compute Program Halt, n22.

Last Word Time of Execute (c3). The Last Word Time of Execution, c3, will be discussed in conjunction with the execution of each of the instruction states since during this state the operation started in each of the instruction states is completed. For all one-word-time instructions ($O_4 = 1$), the instruction defining state is entered for the first bit time of execution and then the computer transitions to c3 to complete the operation.

This state acts as a decision point for the computer to exit the Compute Mode. If the Compute Switch is not in the "Run" position and a new instruction is found, the computer will go to state n2N Non Compute Program Halt.

<u>Unconditional Transfer (c4).</u> The word format of the D-17B makes no provision for specifying the channel of the next instruction. Thus, there must be a command to change channels of operation. The Unconditional Transfer is a "jump" instruction that is used for this purpose. In this "jump"

 $\widehat{}$

instruction the sector of next instruction field is ignored and the complete operand address serves as the address of the next instruction. The new channel address is contained in the Operand channel portion of the transfer instruction. This information was shifted to the program channel buffer register during the instruction search operation. At bit time T_0 the program Channel Buffer Register is parallel loaded into the Program Channel Register.

Instruction agreement is controlled by the number agreement flip-flop which determines the sector of the new instruct on from bits I_7 through I_1 of the present instruction.

<u>Conditional Transfer (c5).</u> The decision for the Conditional Transfer operation is made in state c2. If bit A_{24} is zero, the accumulator is positive and the computer returns to state c1 to search for the instruction as indicated by sp [1]. A "1" in bit position A_{24} indicates that the accumulator contains a negative number and the computer goes to state c3 and selects the new instruction as indicated by o [1].

<u>Store Accumulator (c6).</u> The Store state must be considered for four different situations; storing in channel 50. storing in channels 00-46, storing in the loops, and flag storing.

Storing in channel 50 or "hot storage writing" is initiated by setting the S_i flip-flop to the channel 50 store code, then the Accumulator is copied directly into channel 50 and in a sector two octalnumbers less than the sector of s [1]. This two-sector difference is accounted for by the fact that the write heads are separated from the read heads by two sectors.

In order to store information in channels 00-46 an EWC signal must be present, enable write switch must be on. For selecting channels 00-46 the computer utilizes a separate selector switch for each channel. This selection is accomplished using the contents of Channel Storage Register. The Accumulator is then stored in the memory address specified by the op [1] minus two sector positions.

Storing in the E, F, H loops is similar to storing in channel 50 except the S_i flip-flops are set by the contents of the channel buffer register.

Storing in the V and R loops may be accomplished if the computer is not in Fine Countdown mode (F_c1) (See state c17). In this case the contents of A is added to the incremental input at the time of execution.

A special case results when the T_{20} bit of any instruction is "1". This "flag", "1" in T_{20} , is used to execute two operations with one instruction. The contents of the Accumulator will be stored in the channel indicated by the contents of bits $I_{19} \cdot I_{17}$. This means that the sector of next instruction field of the instruction being executed is limited to the four bits $I_{16} \cdot I_{13}$ and the next instruction must be within the next 16 sectors. Flag storing is accomplished in the following steps: The Flag store buffer register S_b is loaded with the contents of $I_{19} \cdot I_{17}$ during state c2. During the

()

execution of the instruction the Flag Store Buffer register is parallel-loaded into the flag store register. This information is used to select the proper write heads for writing the Accumulator contents into memory.

<u>Clear and Add (:7).</u> State c? initiates the clear and add operation, in which the contents of memory as specified by the operand address is transferred to the Accumulator. In state c7 the N_c flip-flop is "one" set all wing the selected contents of memory to be read into the Number register. In state c3 the operation is completed, the selected contents of memory is read into the accumulator.

<u>Add (c8)</u>. State c_{1} initiates the add operation in which the memory contents as specified by operand address is acided to the accumulator. The sum is then stored in the accumulator.

<u>Subtract (c9).</u> Subtraction is accomplished by the hardware as addition in the D-17B; however, the carry operation of addition is converted to a borrow operation by a "one" in the O_2 flip-flop.

Split Add (c10). During the split add operation the split word contents of the accumulator is added to the corresponding parts of memory and the sum is stored in the split word portions of the accumulator. At bit times T_{12} and T_{13} the A_c flip-flop is "zero" set allowing the contents of A_{12} and A_{13} to remain unchanged.

<u>Split Subtract (c11)</u>. The split subtract operation is similar to the split add operation, except that the split word contents of memory location specified by o [1] is subtracted from the contents of the Accumulator.

<u>X Special (c12)</u>. No action is performed in the X special state. It serves only as a decision point for the computer to enter a special set of states that require one word time to complete and do not sequire access to the computer memory. The Channel Storage Register contents are used to select the X Special State that will be entered from c12. In this special operation the channel storage register serves as an auxiliary operation-code storage register. Since all the S special operations are one word time instructions, the specific X special state serves to define the operation and much of the actual operation is performed in state c3.

<u>Complement (c13)</u>. The complement operation causes the 2's complement of the Accumulator to be read into the accumulator. The accumulator is circulated and the A_c flip-flop is "one" set by the first "one" in the Accumulator. All succeeding bits of the accumulator are complemented.

<u>Minus Magnitude (c14)</u>. When the computer enters the Minus Magnitude state, c14, the sign of the Accumulator is tested. If the Accumulator is negative no action is taken; if the Accumulator is positive the C_{b1} flip-flop is "one" set and copied into the C_1 flip-flop, thus generating a complement instruction.

()

Logical And to Accumulator (c15). Entering state c15 causes the corresponding bits of the Accumulator and Lower Accumulator to be logically "anded".

Enter Fine Countdown (c16). Entering the Fine Countdown causes the F_c flip-flop to be "one" set. This places the computer into a parallel operation called Fine Countdown. During Fine Countdown the V and U loops form a digital integrator. This operation will continue until the Halt Fine Countdown State is entered.

<u>Halt Fine Countdown (c17)</u>. Entering the Halt Fine Countdown state, c17, causes the Fine Countdown flip-flop, F_{cr} , o be "zero" set.

<u>Reset Detector (c18).</u> When the Reset Detector state is entered, the D_r flip-flop is "zero" set. The D_r flip-flop is "one" set by l_h^* .

Halt and Proceed (c19). Entering state c19, Halt and Proceed causes the computer to enter state c3 and then state n22, Program Halt.

Load Phase Register (c2C). The Load Phase Register special instruction causes C_2 to be loaded into P_2 and C_1 is copied into P_2 . P_3 copies the I_x flip-flop at bit times T_1 through T_5 . State c20 is defined by three of the C flip-flops, C_5 , C_4 , C_3 ; the remaining two C flip-flops may be either "one" or "zero" set. The actual purpose in setting the Phase Register will be discussed in conjunction with states c27.

<u>Binary Output (c21, c22, c23).</u> Binary Incremental Output States may be discussed simultaneously. These states differ only in the sense that state c21 involves output flip-flop G_1 , c22 involves G_2 , and c23 involves G_3 . Only the first state, c21, will be discussed because the discussion is directly applicable to all three states by substituting the proper G_i flip-flop in state c2i, where i = 1.2, or 3.

In state c21 the state of the G,flip-flop is checked, if G_1 equals "1" the first eight bits of A is treated as a word and +1 is added to that word. If G_1 equals "0" a 1 is subtracted from the word formed by the first eight bits of A. After one of the above operations is accomplished the G_1 flip-flop copies the sign bit of A.

<u>Discrete Inputs (c24, c25)</u>. In both discrete input operations a set of twenty-four discrete input lines and flip-flops are sampled and read into the A register. For a Discrete Input A, DIA, operation the discrete input lines X_1 through X_{19} and flip-flops D_r , F_c , P_3 , P_1 , P_2 replace bits A_1 through A_{24} respectively.

During the operation initiated by state c25, DIB the discrete lines Y_1 through Y_{24} replace bits A_1 through A_{24} respectively. The actual information transfer described in these states takes place in state c3; however, the states c24 and c25 serve to define the operation to be performed in state c3.

-8 -14-► 015 88 •04 **×**023 *****037 Ā ŏ 2---H 80 **♦** . ₹ \$04 ₩ • 200 00 **♦** 104 8---+ **?** 1 DISCRETE OUTPUTS T is ŏ--. ō--**₽**03 -7 -**•** ÷ 025 88 4 **≜**01⁄2 **♦** 021 8 8---+ <u>۽</u> 1-18 å--H ٥. 2i0 **↓** 020 ♣ ₽ 054 88 ♠ ₹0 **4** 23 ġ-X 5-8-5 5 38 828 30 3 ž ŝ å δà ż 38 8 8 5 6 8 8 ð . .

Construction of the second

O

 \bigcirc

 \bigcirc

Fig. 13 D-17B Discrete Outputs (From Ref 11:TR48)

()

<u>Discrete Outputs (c:6).</u> The operation initiated by state c2, Discrete Output A, causes the bits I_1 through I_5 to be loaded into the Discrete Output Register, D_1 through D_5 . Thus, the discrete output lines may be changed as depicted in Figure 13.

<u>Voltage Output ($c2^{-}$, c28, c29)</u>. The Voltage Output States are identical in concept. The function of these states varies only in the physical location of the output voltage.

Three Voltage Output Registers are loaded with the split word contents of A. If I_4 is "1" the right half of A is loaded and if I_4 is "O" the left half of A is loaded.

The states c27, c28, :29 determine which set of Voltage-Output flip-flop, Vi_1-V_{18} , (i=1, or 2, or 3) will be loaded from A. If c27, VOA, is entered $V_{11}-V_{28}$ to be loaded; and c29, VOC, causes $V_{31}-V_{38}$ to be loaded with the projer half-word of A.

The Phase Register a so affects the output location of each voltage line. The setting of the Phase Register is necessary to direct the voltage outputs as shown in Table VI.

<u>Y Special State (c30)</u>. The Y Special State, c30, serves only as a decision point for entering specific states c31 through c38. Operations initiated by the Y Special State do not require access to Memory; however, they do require more than one word time to complete.

Accumulator Left Shift (c31). A left shift operation is accomplished in the D-17B by adding an extra flip-flop, A_k - to the A loop for the number of word times equal to the number of shifts required. The number of shifts is specified by I_1 through I_5 . This number is loaded into the Channel Buffer Register and counted down at each word time.

Accumulator Right Shift (c32). State c32 initiates a right shift of the Accumulator. To accomplish this operation the A_p flip-flop is removed from the recirculation loop of the Accumulator. The number of right shifts required is indicated by I_1 through I_5 and the A_p flip-flop remains out of the A loop for that number of word times. If the Accumulator is positive, zeroes are filled into the vacated bits; however, if the Accumulator contains a negative number, 1's replace the bit positions vacated by the right shift.

Split Accumulator Left and Split Accumulator Right Shift (c33, c34). The discussion of states c31 and c32 are directly applicable to the states c33 and c34 respectively. In the split-shift states the left and right half-words of the Accumulator are shifted the same number of bit positions but are treated as separate words.

Split Left Word Left Shift (c35). State c35 initiates an operation which causes the left halfword of the Accumulator to be shifted left by the number of bit positions specified in I_1 through I_5 . The discussion of state c31 is applicable to this state, except that bits A_{14} through A_{24} only are affected.

Split Right Word 1 cft Shift (c36). Bits A_1 through A_{10} only are affected by the Split Right Word Left Shift operation. As implied by the state name, the right hulf-word of the A register is shifted left.

Split Left Word Right Shift (c37). State c37 initiates a right shift of the left half-word of the Accumulator. As in all right shift operations, if the half-word were positive, the bits vacated by the shifting are filled with zeroes and if the half word were negative, 1's are filled into the vacated bit positives.

Split Right Word Right Shift (c.38). State c37 initiates a right shift of the right half-word of the Accurralator. The discussion of c37 is directly applicable to this state except the right half-word is shifted.

Sincle Character Ou put (c39). The operation initiated by state c39 shifts the four most significant bits out of the Accumulator and presents them to the four character output lines. A fifth character output line is used as a parity line. This information is presented on the character output lines for the number of word times specified in s [1].

The Single Character Output operation is accomplished in the following manner. The sector portion of the instruction operand is shifted into the Operand Channel Buffer Register. Each word time this register is decreased by one, thus it is used to terminate the operation after the end of (s [1]) + 1 word times.

During the first word time of the Single Character Output Operation the circulation loop of the Accumulator is extended to include four flip-flop's of the Operand Channel Buffer Register: C_1, C_2 , C_3, C_4 . This causes the four most significant bits of the Accumulator to be left shifted into these C flip-flops. Parity is indicated by the J flip-flop by "zero" setting it at the beginning of the operation and allowing it to toggle as each "1" is shifted into the flip-flop.

The parity (J), and output (C_4, C_3, C_2, C_1) is presented on the output lines S_{c5} through S_{c1} respectively with the occurrence of each S_{cT} timing pulse.

Split Compare and Limit (e12). State e40 initiates the Split Compare and Limit Operation in which the split-word contents of the Accumulator is compared with the corresponding bits of a word in memory. The memory word is specified in the operand of the SCL instruction. If the contents of the memory word is greater than that of A, no changes are made. If the split word portion of A is positive and greater than the corresponding part of the memory word, the split memory word replaces the split-word of A.

If the quantity in memory is less than the corresponding part of A and that half-word of A is negative, the two's complement of the memory half-word replaces the Accumulator half word.

<u>Multiply (e41).</u> The Multiply Operation is initiated by state e41. The operation causes the contents of the Accumulator to be moved to the Lower Accumulator and the product of the Accumulator

and memory contents specified by the MPY operand is placed in the Accumulator.

<u>Split Multiply (c42).</u> State c42 initiates the Split Multiply Operation. This operation is similar to the Multiply operation except the left half-word of A goes into the right half-word of L. The split words of the Accumulator and the memory word specified by o I are multiplied and stored in the respective split words of the Accumulator.

<u>Split Multiply Modified (c43).</u> Split Multiply Modified is an operation which causes the three least significant bits of the Channel Buffer Register to be replaced by the "exclusive or" of those bits and the contents of the Phase register. The operation then proceeds as a Split Multiply operation. Split Multiply Modified commands allow the computer program to vary the effective operand channel address depending upon the Phase register contents.

<u>Multiply Modified (c14)</u>. State c44 initiates the Multiply Modified operation which causes the three least significant bits of the Channel Buffer Register to be changed by an "exclusive or" operation with the Phase Register. After the above modification a multiply operation is accomplished as described in state c41. It is noteworthy that this operation does not change the original multiply instruction in memory.

State Description Summary.

In the above state description of the D-17B the various configurations of control flip-flops were used to define states of the computer. These state definitions are not unique and many other sets of flip-flop combinations may be used to describe the machine operation. For example a state description might be formed using only the K, D, and E flip-flops. The states described in this report were chosen because they could be given names that correlate with other published information about the D-17B. Hopefully, this type of description will be an aid not only in understanding the operations of the machine, but also in maintaining it. For example, the "state" of an inoperable machine may be determined by checking the status of the coutrol flip-flops. Once the state is identified, the malfunctioning circuit may become apparent by considering which flip-flop is preventing normal state transition.

Other Techniques of Describing the D-17B

()

One description of the D-17B that was used in the original documentation describes the machine in terms of modes of operation (Ref 11:25-27, T12, TR15; Ref 16: 5-172 – 5-184). The term mode could be defined as the type of operation that the compater may perform. The machine then has two basic modes, "compute" and non-compute". Compute operations are related to the actual performance of an instruction and the non-compute mode involves operations such as synchronization and reading instructions. These modes are further subdivided by the states of the D and E flip-flops (Ref 11:25).

Harry Michael Constantion of the Con-

En.

 \square

()

The state description in the previous section was patterned using this subdivision of modes (submodes). <u>Veitch Diagrams</u>. These submodes may be conveniently represented on a veitch diagram as shown in Figs. 14 and 15. This typ: of representation has the advantage of being compact; however, it does lack the facility for presenting the detail that is possible using a state description and the associated register transfer equations.



Fig. 14 Veitch Diagram of Compute Mode (From 2:41).

٠

O


0

0

. O /

•

Fig. 15 Veitch Diagram of Non compute Mode (From 16: 5-177).

III. INITIAL PREPARATION OF D-17B COMPUTER

One remarkable specification of the D-17B computer system is a predicted 5.5 years mean time between failure (Ref 7: Table 1). This reliability estimation applies to a packaged control assembly that functioned in a controlled environment. Since many of the protective features of the designed missile environment have been removed, an unpackaged D-17B computer is easily damaged. To prevent damaging the system a well-planned installation procedure should be used.

This part of the report describes a process that could be used to unpack the computer and to determine if it is operable. The process can be divided into three phases: 1) preparation for power on, 2) initial power on, and 3) fabrication of a cooling system.

Preparation for Power On

The D-17B can be uncrated and prepared for the initial power-on checks in four to six days; however, since the system is easily damaged it is not recommended that this step be hastily completed (Ref 7:3).

The tools required for this procedure are: a 7/16 inch socket and rachet drive, a 5/16-inch 12-point socket, an 18-inch speed handle socket drive, an Ampex no. 212-8 screwdriver bit, and electrical insulating tape.

<u>Uncrating.</u> The D-17B computer is shipped in a wooden crate. The top and all four sides of this crate should be removed, allowing access to the truncated cone-shaped computer housing. This black missile section is fastened to the base of the computer by eighteen 7/16-inch hex bolts. A 100-pin umbilical connector may be attached to the side of the missile section. The umbilical connector is 8 inches in diameter and is easily located. It should be disconnected from the missile section first to prevent stressing the wires that attach it to the computer. The 7/16-inch bolts should be removed and stored. When the last bolts are removed from the missile section, the D-17 will drop approximately one-half inch onto the bottom of the shipping crate. This will allow the missile section to be lifted free of the computer. The missile section could be used as a stand for the computer, as will be discussed later. Therefore, it should not be discarded.

<u>Free Lead Wire Insulation</u>. Once the missile section has been removed the computer and power supply sections may be observed. At this time it is advantageous to note that the cables and wire bundles that interconnect the different sections of the computer are easily broken and should be twisted or handled as little as possible.

In order to secure the cables that are on the underside of the circular mounting-frame the computer should be placed between two tables in such a way that the circular mounting-frame partially rests on

()

each table but does not rest on one of the wire bundles. In this position the nine loose wires that were initially part of the missile battery system may be insulated and tica to the mounting frame.

The top of the computer is covered with a white dome (coolie hat) that has a four-inch circular hole in its center. This dome was used in the original system to hold a blower fan. This dome should be removed and the loose leads to the original blower motor should be insulated. Do not discard the dome, as it may be used as part of the new cooling system.

Defining a Locating System. From a top view the D-17B computer system may be described as a rectangular polygon with twelve sides, as shown in Figure 16. On a half of this polygon consists of power supplies and the other half is the actual D-17B computer hardware. These two halves may be distinguished by the following features: the panels covering the power supplies are held in place by bolts with heads that are the shape of a 5/16"-12 point socket, panels covering the computer hardware are attached with screws that have Phillips-type heads (the screws are not true Phillips heads; they are best removed with an Ampex no. 212-8 screwdriver bit). In order to locate each section of the computer, the sections of the computer hardware side will be identified by a number from 1-6 in clockwise fashien. Similarly, the power supply half will be identified by the numbers 7-12 in clockwise fashion.

Using this system, the memory is located at the intersection of sections 1 and 2, and the 100-pin umbilical connector is at the intersection of sections 9 and 10.

<u>Memory Desiccani</u>. The clearances between moving parts of the D-17B memory are in the order of a few microns. To prevent moisture contamination, the memory has been equipped with a dessicating filter that is used when it is operated in the open atmosphere (originally the computer system operated in an inert gas atmosphere). This filter is a plastic circular cylinder approximately three-fourths inch in diameter and three inches long that screws into the front memory cover. The end of the filter may be covered with a plastic cap which should be removed during operation of the memory.

If the indicator paper strip inside the filter is pink, the filter should be replaced or the desiccant may be dried in an oven and re-used. If the filter is removed to dry the desiccant, the filter port in the memory should be taped to lessen the chances of moisture contamination.

<u>Removal of Inertial Reference Platform.</u> The missile guidance gyros were removed when the system was declassified. The remaining parts of the inertial reference platform may be removed, thus allowing full access to the inside of the toroid formed by the D-17B computer and power supply sections. The gyro assembly is electrically connected to the computer through three plugs, J-19, J-20, J-21, that are on the bottom of section 2 (section positions are described in the above paragraph). The plugs should be disconnected.

Viewing the inside of the computer from the top, one may observe three concentric rings of screws

GE/EE/ 73- 2

 \bigcirc

C.



Fig. 16 Location system used in check out procedures for the D-1 78 Computer.

on the computer base. The two outside rings attach a copper-colored heat exchanger to the computer base. The inside ring consists of eighteen screws that attach the inertial reference platform to the computer. These screws are slotted for an Ampex no. 212-8 screwdriver bit (if this tool is not available a Phillips screwdriver may be modified to fit the head). Remove the screws holding the inertial reference platform. Care should be taken to preclude damage to the inside of the computer when these screws are removed. Now the inertial reference platform may be lifted free of the computer base.

Once the inertial reference platform has been removed from the computer, the inside of the computer should be inspected for loose wires or foreign objects that may cause a short-circuit on the exposed circuit-board terminals.

<u>Preparation of External Plug Connectors.</u> It is advantageous at this point in the preparation process to disconnect and secure the external plugs that will be used for input/output and checkout of the computer. These plugs are J1, J2, J3, and J4. Plug J1 is the 100-pin umbilical connector located between sections 9 and 10. In the original system, computer failure was occasionally caused by twisting the wire bundle that is connected to plug J1: therefore, this plug should be secured with a sturdy bracket to the computer mounting base and the computer sides.

Plugs J2 and J4 are circular, approximately one inch in diameter, and are located at the intersection of sections 7 and 8. These plugs are mounted to the frame of the computer base facing downward. To facilitate access to the plug pins, the plugs may be detached from the base and carefully lifted free of the mounting holes.

Plug J3 is a 2.5 inch by 4 inch rectangular plug located on the underside of the computer frame. J3 may be easily located since the wire bundle connecting it to the computer wiring harness is formed directly below the main 100-pin umbilical connector, J1. The wire bundle associated with J3 should be tied to the underside of the computer so that the computer frame does not rest on the wires. J3 should be securely mounted for easy access (one possibility is suggested in the following section).

<u>Conversion of Missile Section to a Computer Stand</u>. The truncated cone-shaped missile section which originally housed the D-17B may be converted to a computer stand. This method offers the advantage of a hollow stand which will allow access to the underside of the computer base. Also plug J3 may be securely mounted in the inch hole in the side of the converted stand.

If the computer housing is to be used as a stand, turn it upside down (sn.all end down). The holes around the larger end of the proposed stand must be reamed in a manner such that the 7/16-inch bolts may be inserted from the outside at a 10 degree downward angle from the horizontal. The computer may then be positioned in the stand and the 7/16 inch hex bolts that were stored during the uncrating process may be used to secure the computer to the new stand.

 \mathbf{C}

Initial Power on Checks

Power may be applied to the computer at this point in the conversion procedure to determine if the memory motor and power supplies are operable.

External Power Supply. Since an internal power supply is part of the navigational system, it is necessary only to supply 28 VDC from an external source to perate the D-17B. This source should be regulated and capable of supplying a 25 amp surge current and 19-20 amps continuously.

Power terminals for the computer are located on the computer mounting frame at section 12. The terminals are numbered E1, E2, E3, and E4 from left to right; thus, E1 is the nearest terminal to the computer memory.

Connect the power supply positive terminal to terminal E2 on the computer mounting frame and connect the negative terminal to E3 (Ref 2:4). (Use connecting wire capable of carrying 25 amps).

<u>Initial Power Application</u>. Power application to the computer system without cooling should be limited to short periods of two minutes or less. In all cases, once power has been turned off, it should remain off for at least 40 seconds. This procedure is recommended to insure that the memory disk has stopped turning prior to reapplication of power. If the disk is turning when power is applied, permanent damage may result (Ref 16:5-70).

• The input current to the computer system should be monitored at least during the initial power check. This initial power check provides the opportunity to check the 28 v, 400 hz, 3-phase power supply which drives the memory motor. A convenient test point for the 400 hz supply is the fan leads on the upper part of the D-17B. These leads are easily located, since they are attached to the inner side of the computer at the intersect ion of sections 11 and 12. Figure 17 shows the wave form of one phase of this three-phase supply on an oscilloscope.

The other secondary direct current power supplies may be checked at this time. The test point locations, voltages, and tolerances are listed in Table II. To avoid damaging the system it is recommended that a meter with a high input impedance, such as an oscilloscope, be used to check these supplies.

When power is applied, the input current should rise quickly to 22-25 amps, then drop to 17-19 amps within five seconds. The hum of the 400 hz power supply should be audible and the sound of the memory motor starting may be heard. If the input current does not drop below 20 amps within five to ten seconds, the memory motor may not be turning. In this case, the windings of the memory motor will be drawing starting value current. If the memory is not turning and the 28 v. 400 hz power supply is operating, power should be removed from the system immediately. It is not recommended that any internal repairs be attempted to a memory without consulting qualified technicians.



68

Ô

Some memory repuir and modification procedures are being prepared by the Minuteman Computer Users' Group. These procedures have not been tested on the computer at AFIT.

Preparation of Cooling System

The navigational system in the Minuteman missile was cooled using a closed circulating air system to cool most of the logac networks, power supplies and memory. A liquid coolant was circulated through the power supply and memory heat sinks and through the circular heat-exchanger on top of the supporting base. Therefore, the liquid coolant served two purposes: it removed heat energy from the enclosed navigational system and it partially cooled the memory and power supplies.

An exclusively air-cooled system is economically advantageous for utilizing the D-17B in the laboratory. The cooling system described in this report requires some minor modifications of the computer supporting base; however, it is constructed utilizing inexpensive fans and will allow continuous computer operation with ambient air temperatures of up to 85° F. (see Fig. 18). A 2 1/2-inch hole saw is the only special equipment used to modify the computer base.

<u>Cooling System General Description</u>. The cooling scheme of this system is to force ambient air through the computer from the top and from the lower side panel covering the memory (sections 1 and 2). Air forced into these two points will exhaust at the bottom of the computer and power supply. The computer base restricts the exhausting air flow, thus, holes must be cut in the base under the sections which require more cooling air.

Modification of Computer Base. Sections 2, 1, 12, and 11 contain the memory and power supplies and require more cooling than the other sections. Exhaust ports should be cut under these sections using the procedures described below.

There are seven main supporting beams on the computer base between the left side of section 2 and the right side of section 11. For descriptive purposes in this topic only, these seven supporting beams will be designated with the letters A through G. Thus, beam A is at the intersection of sections 2 and 3 and beam G is at the intersection of sections 10 and 11, as shown in Fig. 19.

Using a 2 1/2-inch hole saw, cut holes in the side of the computer mounting frame between beams A and B, B and C, C and D (see Fig. 19). These three holes are in the side of the mounting frame directly in front of the memory. Continuously vacuum the filings from this cutting process to prevent them from shorting the electrical components.

From the underside, cut two holes 2 1/2-inches in diameter between each beam A through G. Thus, there will be twelve holes in the bottom of the mounting base: two holes radially aligned between each of the seven beams. Under sections 11 and 12 there is a magnesium supporting brace which may



Fig. 18 D-17B Computer temperature vs. Ambient Air Temperature.

C.



Fig. 19. Air Luchaust Modifications on D-17B Computer Supporting Frame.

Ó

()

hinder the hole cutting process. This brace may be pulled free of the computer base using vice-grip pliers.

Memory-blowers. The side panel covering sections 1 and 2 is divided into two parts. The top half covers the memory read and write amplifiers and the bottom half covers the memory. The densely packed components in the read and write amplifier section prevent sufficient cooling air from reaching the memory from the top of the computer. To alleviate the problem the bottom half of the side panel should be replaced with a metal cover and a blower should be installed in each side of the memory. These fans should have an output of at least 35 cubic feet per minute at zero inclues of water static pressure. Since the memory is the single critical part of the D-17B, it was decided to use two fans for added protection and to prevent dead air flow spots on the memory cooling fins.

Main Blower Fan. A manifold was used to direct cooling air into each section of the D-17B when maintenance was performed on the original system. The use of a manifold was abandoned in this project because manifolds are expensive to construct and require fans capable of high output pressure. A system which allowed the use of a standard fan which is normally used to cool electronic equipment racks was chosen.

To implement this system it is necessary to cover the top of the computer without covering the inlêts to sections that house the electrical components. The white dome (coolie hat) which initially covered the computer top may be used for this purpose. Cover the 3 3/4-inch hole on this dome and place it upside-down (concave side up) on the computer top. Using this arrangement, the dome sits in the cavity formed by the computer and 1-over supply and prevents air from flowing into this cavity.

The next step is to construct a collar to fit around the outside of the twelve-sided polygon formed by the computer and power supply sections. This collar should be at least 6 inches high and may be secured to the computer system using the screws that attach the top of the panels which cover each of the computer sections as shown in Fig. 20.

The final step is to construct a top cover for the computer system that will support the top blower fan. A number of different fans may be used. The fan shown in Fig. 20 is a fan that was originally used to cool an electronic equipment rack. Publications from the Minuteman Computer Users' Group have suggested the use of two 6-inch fans in this top (Ref 12:20). A system of this type, as shown in Fig. 21, was found to be preferable because of the lower noise level. The fans that are used should be carable of an output of at least 350 cubic feet per minute at 0 inches backpressure.

The temperature data and specifications provided in this report came from two separate computer systems and the cooling characteristics were nearly identical. However, since there is a possibility that other cooling systems may be constructed differently than the one described or the cooling characteristics



0

 \bigcirc

Ċ



Fig. 20. D-17B Cooling System Using Electronic Equipment Rack Blower.





of different computers may vary, it is recommended that the memory and power supply temperatures be monitored. A temperature sensing device which may be used for this purpose is shown in Appendix II. This circuit also includes a scheme for monitoring the external 28 VDC power supply.

The memory test point is the side cooling fins and the power supply test point is the heat sink associated with power transistor Q1 on power supply board A-19. This heat sink is located in the center of section 12.

Computer Checkout

Once power has been applied to the D-17B and a cooling system has been developed, checks may be made to determine the status of the logic networks. The checks that are described in this section are divided into two parts: first, tests that require no control panel are discussed; then, a more extended check which requires control and data entry capability is considered. Construction of a control panel and input output devices is covered in AFIT theses GE/EE/72-3 and GE/EE/72; that effort will no be duplicated in this report.

Waveshapes shown in this section were photographed from an operable computer using an oscilloscope with a shielded input cable. An isolation transformer should be used in the oscilloscope power cable to prevent accidentally shorting the D-17B circuits through the ground lead of the scope.

Test point locations are included in Appendix B and are listed alphabetically by functional designation. For example, the system clock is listed under the function "clock" and one suitable test point is plug J3, pin 47.

Tesis Using No Control Panel.

When power is applied to the computer the controlling flip-flops will be activated in a random state (a more complete discussion of states is given in "State Description") and the logic networks are not synchronized with the rotating disk memory. Even though the machine is operating in this undefined state, some indication of its operational status may be determined.

<u>System Clock Waveforms.</u> The system clock may be observed as shown in Fig. 22. The existence of the clock signal indicates that the memory is turning and that information can be read from it. If the clock frequency is 345.6 kHz the memory is turning at the required 6000 revolutions $p \neq min$.

The clock pulse should have the following specification: True level is $-10.7 \pm 1v$; false level measured on the flat portion of the waveform is $-1.8 \pm 0.4v$. At a -3 volt level the pulse width should be 0.52 ± 0.07 micro-seconds and the overshoot above the O volt level should be less than 0.1 micro-seconds wide and less than 1.9v (Ref 16:5-11, 5-12).

<u>Tests Using a Control Panel</u>. More conclusions about the computer's operational status may be made after a control panel has been constructed. A master reset signal, M_r, causes the computer to

(]

(C

O



Fig. 22. D-17B System Clock Waveform.

75

2

()

enter a defined state and synchronization of the computer timing c'reuits and the rotating memory occurs. (A more detailed explanation of this action is covered in the State Description of the machine).

<u>Bit Counter Waveforms.</u> Proper response from the Bit Counters flip-flops, B_1 through B_6 , indicates that synchronization between the rotating disk memory at d the bit counter circuits has occurred. These responses are shown in Fig. 5, and output waveforms for B_1 and B_6 are show in Fig. 23 and Fig. 24. "True" level of the signals is -8 to -10 volts : 1.1 "false" is 0 volts. Since B_6 is "false" or 0 volts during the first half of the 78.12 microsecond word time, it may be used as an external synchronizing pulse for the oscilloscope to establish a time reference for observing the other waveforms.

<u>Timing Flip-flop Waveforms.</u> The states of the bit counter flip-flops determine the states of the timing flip-flops, T_0 , T_x , and T_p . The output waveforms of these fl p-flops are similar: therefore, only T_p is shown in Fig. 25. Note that the "true" level, -10v, occurs every 78.12 microseconds (one word time).

Loop Waveforms. The contents of the loops may be observed by monitoring one flip-flop in the loop. For example, the L register is shown in Fig. 26. This figure was obtained by monitoring the L_x flip-flop and shows a "true" pulse for bit position L_x , L_1 , and L_4 . Using this procedure, the contents of any register may be displayed and further testing of the machine is limited only by the capability of the control console to enter commands in the computer.

Summary

Care should be exercised when uncrating and testing the D-17B computer. Since a power supply is part of the NSQ-10 navigational system, only a 28 VDC external power source is needed to operate the computer. Some preliminary tests may be made without a cooling system to insure that the computer is operable. An inexpensive forced-air cooling system may be constructed from common laboratory cooling fans. After a cooling system is constructed, more detailed testing may be conducted by observing the signal waveshape of the clock, accumulator, and timing pulses.

÷Ö



77

 $(\mathbf{0})$

(())

(i)



/ **]**.



(0)

(O)

(()



1

Fig. 25. D-17B Timing Pulse, Tp, Waveform.

79

(

 \bigcirc

(Ō



Fig. 26. L_X Flip-flop Cutput Waveform.

80

IV. Applications of the D-17B Computer

Applications for any minicomputer are widely varied and determined in detail by the specific user. The D-17B computer applications are presently limited by the size of the memory, speed of execution and lack of software programs. These undesirable features us offset by the fact that the computer is inexpensive, has built-in digital-to-analog converters, and two sets of discrete input lines. Thus, the D-17B is best suited for fixed tasks (and not general purpose computing) where its capabilities can be used to full advantage (Ref 6.35).

In this section some general applications will be presented. These techniques will provide a starting point for more specific applications by future users of the computer.

General Purpose Input Bus System

The discrete inputs may be used to input data from a peripheral bus system. A conceptual block diagram of such a system is shown in Fig. 27. This system uses the discrete Y inputs to input data bits directly into the Accumulator under program control. Obviously, the system could easily be extended to as many as 24 input data bits. An X discrete input is used as a flag line to indicate peripheral teady status and discreted output lines are used to control the peripherals.

Educational Uses of the D-17B

A control panel such as the system described in Ref 8 converts the D-17B into an excellent "hands on" educational computer. This system allows the student to observe the states of computer registers and information transfers between the registers. The contents of memory may be displayed with this system and machine language programming may be taught without the "turn-around time" obstacles that are involved with larger data processing systems.

The input bus system described above may be used as an educational tool by allowing the students to breadboard peripherals and input data to exercise software programs.

Laboratory Uses of the D-17B

In the laboratory, an analog-to-digital converter is a useful input device. One suggested approach for this addition is to use the A/D converters as one of the peripherals of the data bus system described above (Ref 13). This suggestion has merit since the A/D converter could be disconnected easily from the computer for temporary use with other laboratory projects.

Once the ability to input analog data has been achieved, many applications as a laboratory control system become apparent. Even without unalog input capability the system may be used as an open-loop control system. Analog inputs present one convenient way to use the D-17B in a closed-loop control system. As a closed-loop digital control system, the D-17B can be employed in processes such as numerical

 \cap

 $^{\prime})$

Ċ



- ----



control, process monitoring, and electronic component testing (Ref 3:40). Certainly these applications are limited by the speed of the D-17B input operation (approximately 78 micro seconds). However, one must consider that the system proposed in Ref 8 allows for the simultaneous input of two 12bit A/D converters of three 8-bit converters.

Data Collection Capabilities of the D-17B

Several D-17B computers may be used with peripherals such as an A/D converter to perform dedicated tasks such as data collection. Used in this way the limitations of the D-17B may be circumvented for the following reasons:

1) a system of several computers has an advantage for data collection in remote locations since a failure of one system would no result in a total loss (Ref 7:36).

2) Since the D-17B would be performing a dedicated task such as collecting a single type of data, its effective computing speed would be comparable to a more general purpose machine. That is, much of the speed of faster general purpose machines is lost in "housekeeping" tasks and the D-17B instruction repertory is suited for this type of operation (Ref 7:36). As an example, the D-17B can collect new data and store the previous data input with a single flag store operation. Also the character output instruction is ideal for unpacking data since four bits of the accumulator can be output with one instruction (Ref 7:36).

3) Using several computers helps overcome the small memory limitations of the D-17B.

4) Such a system would be inexpensive because A/D converters that are compatible with the D-17B computing speed are available for less than fifty dollars (Ref 13).

Summary

()

 \bigcirc

The D-17B is capable of a wide variety of applications. The user must apply the computer as a dedicated machine to make up for its relatively slow speed, small memory, and present lack of hardware. These limitations are offset because the system is inexpensive, dependable, and has an instruction set which is designed for special applications. (Ref 7:35).

The number of applications can be greatly enhanced by adding a general purpose input bus to the computer. This bus system used in conjunction with inexpensive A/D converters tailors the D-17R for uses in educational, laboratory, and data collection applications.

Ć)

Conclusions and Recommendations

The D-17B computer is a sturdy, reliable minicomputer; how ver, it can be damaged as the result of an improper installation. Since the computer and a power supply are attached to a rigid base, it is recommended that the system be reconfigured as little as possible. If the associated navigational system power supply is utilized, only a 28vDC power supply is needed for D-17B operation. An inexpensive forced-air cooling system can be constructed that is suitable for operation at ambient terr peratures up to 85°F. During the course of this study it was found that this cooling system plan requires only minor modifications to the computer base and is the best approach for cooling the computer at normal room temperatures.

Documentation concerning the software and applications represents a task for future endeavors. This report provides a state description of the machine that should be useful for maintenance as well as a systematic approach for studying the machine. Other documentation is being provided by the Minuteman Computer Users' Group (Ref: 5.6,7,12).

A complete buffered interface system would greatly aid efforts toward future applications of the computer. If the system clock, bit counter flips and all discrete lines were buffered and made available on a patch panel, experiments with other hardware devices could more easily be carried out.

Some of these experiments might entail connecting the D-17B to a TR-48 analog computer for a "mini-hybrid-computer" operation. Initial experiments along this line sould suggest using the D-17B analog outputs to generate a programmed function waveform.

Any number of proposals might be suggested; however, they would simply be a reiteration of minicomputer application that are available on commercial machines. From the experience of this project it would seem that a complete buffered interface would be the key to all these applications within the bounds of the speed restriction and memory capacity of the D-i7B.

()

Bibliography

- 1. Autonetics. EM2817. Anaheim, California: Autonetics, Division of North American Rockwell, Inc.
- 2. Autonetics. <u>Minuteman D-17 Computer Training Data</u>. Anaheim, California: Autonetics, Division of North American Rockwell, Inc. 8 June 1970.
- Autonetics. Part I Preliminary Maintenance Manual of the Minuteman D-17A Computer and Associated Test Equipment, P.O. Memo 71. Anaheim, California: Autonetics, Division of North American Rockwell, Inc., January 1960.
- 4. Bartee, Thomas C.; Lebrow, Irving L.; and Reed, Irving S. <u>Theory and Design of Digital</u> <u>Machines</u>. New York: McGraw Hill Inc., 1962.
- 5. Beck, C.H. Minuteman Computer Users' Group D-17B Computer Documentation, MCUG-1-71. New Orleans, Louisiana: Tulane University, April 1971.
- 6. Beck, C.H. Minuteman Computer Users' Group D-17B Computer Documentation. D-17B Computer Programs, ng Manual, Report MCUG-4-71. New Orleans, Louisiana: Tulane University, September 1971.
- Beck, C.H. <u>Proceedings of the Second Meeting of the Minuteman Computer Users' Group.</u> Systems Laboratory Report No. TSL-3-71. New Orleans, Louisiana: Tulane University 16 Nov 1970.
- Brady, R.C. and Husky, C.D. Design and Fabrication of a Control Console for the Minuteman I D-17B Computer, GE/EE/72-3. Unpublished Thesis. Wright-Patterson Air Force Base, Ohio: Air Force Institute of Technology, March 1972.
- Chatterton, B. Software Simulation of the D-17B Minuteman Computer, GE/EE/72-7. Unpublished Thesis. Wright-Patterson Air Force Base, Ohio: Air Force Institute of Technology, March 1972.
- 10. Chu, Yaohan. Digital Computer Design Fundamentals. New York: McGraw Hill Inc., 1962.
- Hansen, D.D. and Watkins, K.R. <u>A Ricorous Logical Study-With Lab-of the D-17 Digital</u> <u>Computer</u>, ACC-31170P-33 Anaheim, California: Computer and Data Systems Dept. of Autometics Division of North American Rockwell Inc., 30 April 1962.
- 12. Minuteman Computer Users' Group. <u>Proceedings of the Third Meeting of the Minuteman Com-</u> puter Users' Group, Report MCUG-3-71. New Orleans, Louisiana: Tulane University, 19-20 July 1971.
- Schaff, Robert M.; Chatterton, B.; and Allen, Douglas J. <u>Design of Minuteman Computer</u> <u>Peripheral Interface</u>, Unpublished Report, Wright-Patterson Air Force Base, Ohio: Air Force Institute of Technology, March 1972.
- Schaff, Robert M. Development of Input/Output Interface for the D-17B Computer, GE/EE/72-21. Unpublished Thesis. Wright-Patterson Air Force Base, Ohio: Air Force Institute of Technology, March 1972.
- Shoryer, L.O. <u>D-17 Computer Manual</u>, Anaheim, California: Autonetics, Division of North American Rockwell, Inc., 1 Jul 1960.

Į

.

(

 \bigcirc

- 16. USAF Technical Order. <u>Technical Manual Overhaul and Repair General Purpose Computer</u> (Model D-17B), T.O. 11G2-10-5-3-5. Los Angeles, Californua: Air Force Keir Lithographic, 24 November 1964.
- 17. USAF Technical Order. <u>Technical Manual Overhaul Digital Computer Magnetic Memory</u>, T.O. 11G2-10-5-3-6. 10 June 1964.

Appendix A

List of Terms and Abbreviations

A_k : Carry, borrow and misc. flip-flop.

A_p: "A" register extra delay flip-flop.

A_x : "A" register read flip-flop.

A24 : "A" register delay flip-flop.

A_{23w} : "A" register write flip-flop.

B₆, B₅, B₄, B₃, B₂, B₁ : Bil time counter flip flops.

Cb5, Cb4, Cb3, Cb2, Cb1 : Operand channel buffer register and word time counter flip-flops.

C_{p5}, C_{p4}, C_{p3}, C_{p2}, C_{p1} : Program channel register.

 C_5, C_4, C_3, C_2, C_1 : Operand channel storage register and auxiliary operation-code storage register.

D-17B : Designation of the computer used for guidance in the Minuteman I missile.

D_c : Shift control for "Discrete Output" register.

 D_{dc} : Discrete disable signal from a control panel to control the discrete outputs.

D_r: Gyro malfunction indicator flip-flop.

D₅, D₄, D₃, D₂, D₁ : "Discrete Output" register.

D : Control flip-flop.

()

E : Control flip-flop.

E_{inx} : "E" loop intermediate read flip-flop.

 E_x : "E" loop end read flip-flop.

 E_n : "E" loop write flip-flop.

Ewe : Enable write signal - from a control panel - enables "cold storage" write heads in memory.

F_c: Fine-countdown-mode indicator flip-flop.

 F_n : "F" loop write flip-flop.

 F_s : Also F_{xc} in some writings - signal from a control panel that directs the computer to enter the prepare to fill state.

 F_x : "F" loop read flip-flop.

G₃, G₂, G₁ : Binary Outputs flip-flops.

H_p: "II" loop write flip-flop.

Emx : "H" loop intermediate read flip-flop.

H_x : "H" loop end read flip-flop.

I. : "I" register interrupt control flip-flop.

- Id: "Instruction Search" sector disagreement indicator flip-flop.
- I_i: Also l_{ic}, the ith signal input to the computer from an external source for character input. i 1, ..., 5.

Ime : Symbol for a mechanical input signal to the computer, command to enter the Wait State.

In : "I" register extra delay flip-flop.

1. : "I" register read flip-flop.

I24w : "I" register write flip-flop.

J : Control flip-flop.

K : Control flip-flop.

- Kine: Halt not or run signal from a control console directs the computer to enter the compute states.
- K_{kr}: Run not or halt signal from a control console directs the computer to enter the Non-Compute states.
- L. : "L" register interrupt control flip-flops.
- Lo : "L" register delay flip-flop.
- L_n : "L" register extra delay flip-flop.
- Ly : "L" register read flip-flop.

()

Lyaw : "L" register write flip-flop.

Mox : Memory output buffer flip-flop.

- M_{rc} : Also M_r master reset signal from a control console, initiates the computer to the Prepare to Operate state.
- N_e : "N" register interrupt control flip-flop.

N_d: "Number Search" sector disagreement flip-flop.

Nn : "N" register extra delay flip-flop.

N_x : "N" register read flip-flop.

N24w : "N" register write flip-flop.

Ob3, Ob2, Ob1 : Operation-Code-Buffer register.

 O_4, O_3, O_2, O_1 : Operation-code-storage register.

P3, P2, P1 : Phase register.

Q : Special timing flip-flop

R. : "R" loop interrupt control and mode control flip flop.

R_n: "R" loop write flip-flop.

R_x : "R" loop read flip-flop.

S : Information read from the sector track of the D-17B computer memory.

Sb3, Sb2, Sb1 : "Flag-Code" buffer register.

S₃, S₂, S₁ : "Flag-Code" storage register.

 T_c : Sprocket timing signal; used to direct the computer to accept character inputs.

 T_i : Bit times of the computer, i 1, ..., 24.

T₀ : "To Time" indicator filp-flop.

T_p: "T_p Time" indicator flip-flop.

T_x : "T_x Time" indicator flip-flop.

U_D : "U" loop write flip-flop.

U. : "U" loop read flip-flop.

 V_c : "V" loop interrupt control and state control flip-flop.

 V_p : "V" loop write flip-flop.

 V_{χ} : "V" loop read flip-flop.

 \bigcirc

 $V_{38}, V_{37}, ..., V_{31}$: Voltage output register number 3.

V28. V27, ..., V21 : Voltage output register number 2.

V₁₈, V₁₇, ..., V₁₁ : Voltage output register number 1.

OA1: Symbolizes that the flip-flop named A_1 is set to a logical "zero" condition or "zero set".

 $_{1}A_{1}$: Symbolizes that the flip-flop named A_{1} is set to a logical "one" condition or "one set".

A^{*}: The star or asterisk indicates an external signal to the computer that has been changed in voltage level but has the same logical meaning as the symbol with no asterisk.

A': Prime is used to indicate a logical "not" when A is a logical 1, A' is a logical 0.

Flip-flop names and some definitions in this list were taken from Ref 1:110-114.

С

 \bigcirc

C





90

Appendix B

Construction and Calibration of Temperature Sensing Equipment

The temperature sensing device shown here is a modification of a circuit from <u>Popular Electronics</u> magazine, October 1969. In addition, two alarm circuits have been added; one is used to monitor the 28v power supply output and the other alarm is used to monitor the computer temperature. A wiring diagram is provided in Fig. 28 and a parts list is provided on page 93.

Calibration

Temperature. The temperature sensing unit may be calibrated ty using the following procedures:

- Adjust the Balance potentiometer, R8, until the temperature readings are the same when the Selector switch, S1, is in either the "Memory" or "Power Supply" position.
- (2) Adjust the "Low Temp" potentiometer R1 until the present room temperature is indicated on the meter, M1.
- (3) Place the Sensitor, R7, in a high temperature reference oven. (For calibration accurate to within one degree F, hold the sensitor in your hand and use body temperature as the reference.
- (4) With switch S1 in the "Memory" position, adjust the "High Temp" potentiometer,
 R5, until the high reference temperature is indicated on M1.
- (5) Repeat steps (2) and (4) several times until the correct temperatures are indicated on the meter, M1, without adjustment.

<u>Temperature Alarm</u>. The temperature alarm light may be adjusted to come on at any point using the following procedures:

- (1) Switch the selector switch, S1, to the "Power Supply" position. The temperature should indicate the present room temperature. Note this reading and then adjust the low setting potentiometer, R1, until the desired temperature limit is indicated on the meter, M1.
- (2) If the temperature alarm light is on, adjust the "Temperature Limit" potentiometer R12 until the temperature alarm light just goes out.
- (3) If the temperature alarm light is off, adjust R12 until it just comes on.
- (4) Adjust R1 until the present room temperature that was noted in step (1) is indicated on the temperature meter, M1.

-

 \bigcirc

<u>Computer Power Alarm.</u> The power supply alarm can be adjucted to detect an overvoltage of 28.1 volts and an undervoltage of 27.9 volts. Calibration of the power supply alarm circuit is accomplished as follows:

- (1) Adjust the undervoltage potentiometer, R22, (Low Set) for maximum voltage on the center tap. (clockwise).
- (2) Adjust the overvoltage potentiometer, R18, (Hith Set) for minimum voltage on
 the center top (counter clockwise). At this time, the Power Supply alarm light, B2, should be off.
- (3) Adjust R22 until the Power Supply Alarm light just comes on, then back off the potentiometer until the light just goes out.
- (4) Repeat step (3) for R18.

GE/EE	172S-2
-------	--------

......

- the second spectra physics of a later management

0 ·

• -

		Parts List for Temperature Sensing Network
A1, A2, A3	•	SN72558, operational amplifier
B1, B2	•	6v, 40 milliamp bulb
Cl	•	400u farad, 15v electrolytic capacitor
C2, C3	•	10u farad. 15v capacitor
DI	•	1N4735, 6.2v. 1-watt zener diode
D2	•.	1N4001 diode
G1, G2, G3	•	S7400 quad-dual input nand gates
MI	•	0-1 milliamp meter, 50 ohm max resistance (a 100 ohm meter may be used by removing R-17 and hooking the input to A1 on the plus side of M1)
RJ	•	1,000 ohm potentiometer
R2		150 ohm, 1/2 watt resistor
R 3	•	100 ohm, 1/2 watt resistor
R4, Ró	•	470 ohm, 1/2 watt resistor
RS	•	500 ohm potentiometet
R7, R9	•	100 ohm, 10% Sensistor
R8.	•	50 ohm potentiometer
R10	•	100 ohm, 1/2 watt resistor
R11, R14, R15, R16, R19, R20	-	10 k ohm, 1/4 watt resistor
R12	•	200 ohm potentiometer
R13	•	15 k ohm, 1/2 watt r: "or
R17	•	47 ohm, 1/2 watt resistor
R17, R22	•	10 k ohm potentiometer
R21	•	4700 ohm, 1/2 watt resistor
R23, R24, R25	-	10 meg ohm, 1/4 watt resistor
R26, R27, R28	•	3900 ohm, 1/4 wait resistor
SI	•	Single pull single throw switch
TI	•	Filament transformer, 6.3 volt secondary

0

Appendix C

١

Windowski ber an a

1.44

O

С

Wiring list for the D-17B computer (From Ref 16:3-5 to 3-41)

,

0

C)	

)	

-

O

Symbol	In Recupiacly and Terminal Column	In Function Column
-	Indicates connector pin letter with har wer letter, for example, /A anguitien X, /R alguitien X, etc.	Indicates prince, for example MIGW/ indicates that this is the prime adde of MIGW, and 7 PXU/-Indicates that this in any other time then TPXO time.
•	Suparates receptucto number from pla humo- tur	Ladicates a minus when preceding a trun of thatest to, tot eminine . IV51 maint
		Indicates primary AND gate output when following a term of that acters. for example virks, GB53s, etc.
•		Routing and the then applicable to DITD, Jart No. 1949-401-21, -101, 2.4 -111
4 6		Renting and function applicable to DITB, Part No. 24599-501-11, -41, -61, and -81 only
:		Reacting and function not applicable to 1)17D, Part No. 54549-401-101 and -111

In Parat: a Column	Routing and face of a wet a pelle able to	A di contro di c	Butharts by a second of a second second	Reductors in the second s	Inclusion of the second s	Polyate serves a served	Bella des en 4 de concession de la concessión de la conces	but a set of the set o	Polity is a second of second	Indiana a company and a company	Red ate C + otherall	Indiants of the state of the st	for the second s	
In Receptor to and Is runnal Column														
	•		:	<u>.</u>						ນີ້ ບໍ່		N		

.



10

Terra of a standard and

95

Punction	**************************************	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	*******
fo Re. orianto and Termunit Yo			
Frum Recepta le and Terrismal No			



.

 \bigcirc

.

Tuncture	<u> </u>
Recepturite and Termiturit No.	
Recent to and for entries and	*************************************

 Puritur	<u> </u>
To eviate and formers to and	
Reun Received to and Connect to and	

 \mathbf{O}

Ο

All and the second

• ~~

....

Function	23	2	<u>}</u>	2	2	2	23	::	<u>></u> >	?	2?	 2	22		22	2	ţ	??	77	??	??	??	2	??	?!	23	Ļ	??				?	??	??	??	2
To Receptants and Terminal No.	1 - U 4 4 (1.12.			·····		14 14 14	A			14-14-1			1 - 4 4 V			1		11-1-14	14-14-1				12-4645
From Receptule and Terminal Ne																	4 : 	; ;											•			•				
Fmurthus				2		>		A	Í		3					??		146.				***	2				Ę									
Te Receptor to and Terminal No								1.1.1.							-1	*****											44-4-50	1416 - 7 1412 - 7								
Yrom Receptation Terrinal No.	A - 414L					2-1-1			•••••	- 1						**			•••			**					1111							1.4.4		
Tues then						-			~ ~	- 101-							 		2.1	 			(?							 						
To Receptanto and Feenwal No	11-101							2/-11-1				41-61-1	•																	• • • •			4 + 1,4 + 1 1,4 + 1,4 + 1			1 - 1 - 1
Recorded and Territral 40	2.25			3 <u>-</u>								 : · ·				17				2												1			• • • • •	
Punction	<i>::</i>											 					 	<u>.</u>		 							•			 						
Fo Borghta lo of 4 Formital 52	ない																																			
Read and the second											· •. • •			• •			 	_		 -	_					5							••		• :	2

-

Я
Function .	44/4	A1.A -						:															4.4		//			~~~										C41-74		c i		4×2×4	
Revented And Terrutual No	61-11-1 7 - 11-1					1.11. 1		11									•													•												*****	
Her starts and	• :				-		-				:		:			•	•				-									<u>د</u>													
1 un lits	23		:23	ĭ			4C /	-	=	; ;	4		:	;						÷	4:	: 1	4		L 4					3	-	:2:	::		 ::								40/4
Respired and Lossing Ru	: ::							1 1 4 - 1 2		*****			4	* 5 .	14.44				•												:						111. 0			· · · · · · · · · · · · · · · · · · ·			
Trum				••••							;;;								:	;										•							:,			:: ::			
Purch 16		1			2				ć		-		?	73	2		1	1	1	i (??		;]	1	1	11		2						 	GFa		::		é . 17			-
To He. True and Terricut Xu								• • • • •						•••			2.2.			•••													:	>	•	• • • •							,
Fram Horardo Para Franks ()						•						-		:		; ;-	:									•								/ ` ;;;		, ;							
401, mm,/	Ĩ			0u						:::														Ŧ		ī	-			-											Ě		-
Recents to end												•															_					•••••						• •		*1.1.			× ••••
	ł		÷	· · · ·	•		• •		•	:				•	[Reb		2 2				_			n .01									•••		•	•		••	•	•	•	•

O

С

ţ

	Terminal N.		Received to and	Reception to and Fair real Va		Prespirate and Forminal Nu	ts Nevrynaete and Terninal Na	Partite -	Revenues to and Terminal Na	En Ner eptar le and Te rinimal Ne	Fuerties
		ē	14. 4	•••••	1						
		Ē								- 1 - 1 - 1	:::
											::
					ŧ						Q
•		Ţ				66.41.1					
	11.15	(11)			::	47 · 17 ·	.1.:47	:			
								:;			έ. ξ.:
										•	1040
;;;	41.0401	i									-114
•.		_	· · ·	••••				•			
•••											
•		??						:			
::			:							• • •	
. •						• • • •		:		: ; /	1
			-			*		 :			Ĩ
	_		:								
			•	• • • •				•••		11 1 1	
			•				· · · · · · · · · · · · · · · · · · ·				;; 2:
	_										;
			-					•			
_					• • •			;;			į
					•157						iž
		2	:		د اره ا						
-		<u>.</u>						•			
				•				:			55
				•••	~ :	t					
			;;	••••	•			::			Ξ
	~~		· • •		•		;;;				
,											
		>>	_					 :			Ē
••								::			
,.										1.14.11	e
•••		1						:	£		Ē
•						ż	÷	:	1.44		
::											ÈÈ
•											
											E
• •											
								:		*****	E
	•					1910-25					220

C

ŧ

To the set of the set	ra Ire	Form Rotopeulo and Terr (mi) No	te Record to and Terminal No	Yuntun	Frem Receptucto and Torninal No	To Rovernation and Forminal No	Prentlun	Frem Necesitive and Tecentral No	fe Recordend Torninal Ko	Practice .
				55		61-9/9/ 1-9/9/		A/-1447		ž
• •	•••			55						ź
;				с:			::			
••				:::			:::			Ē
•	<u>.</u>			::			22			-
÷				:5			2	;	•	1.74
•••);;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	Pr - (2 +					.2			•124
				2			2	-		0.04
						, to to t	2			-
							0		•	6120
				22				2		100
				2			c (. [50
••••	; ;			÷					• [• • • • • •	0.04
		• • •		:			c	N- II		12.0
	::				11.11	() - ₁ / - ¹	2			
	:			:2:			22			
•	••••			::			2	75 · 117	,,,,,,,,	6 <i>1</i> .10
	2			·?:			22	10- 11-		P524
;;;;							:23	ar. 11		0623
				20						1624
					1		è			
				È	91+2441	i6-0777	Į			
• • • • •	5				2444-10	41-444	240			•19u
• • • • • •	રે	•	-	0	_			11 ···	a 42 in	./33
	6-12-1			C::					• ••!•	****
		2	_				[10.240	
							ie i			
			_			14 . B 4 4	į			1.40
			_		** · · · · ·		į	11. IL	4 · • 3 • • ·	6450
								1	01.1.Cor	•1.4
			fr	:::			2		~	1123
		C (5			;	••• 117		2614
		P		22						
•										
	:::					10.000				
	:		2							
• • • •	· · · · ·						or i			•
	;;								Ĩ	
				23			222			•••
				22			ž			1
• • •	:	•••		22			ž	••••		• • • •
	• • •			2			ž			
	-				_					

.

0

Madaus? .

_	
\frown	
~	

C

								:	T ant its	Fran		Fun live
	Press and		1	Received to and	Recented No.		Terminal No.	Recenter to and Formula No		No. optarty and ris anal 4w	i	
					:	-12						23
								44.22	22.64			2
					21.444				2			:
		67.47 a.										
				:	46-4441		•					
	:: :'				Pre2: 19	-12		21-102	mig	r		:
										•		
				•••	19-194							::
					******				-			
						2110			2			
	:			-		412			22			
	•	<	2			214	N - 11 -		i		•	
	:						B1 - 1 - 1 - 1	* ••••	010		•	:
	•								100	-		
		*2 * 5 * *			14-1-4	2:3						:
						•						::
	•				*****	2010	!	12-1-14	2116			:::
		-				:			12	****	•	-
	•									2		
		-	1	<					2			
	•		216-1						23	;	4	:
									22			10.4
			2623						ž			. 40
	•					~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			÷			-
		•	-			184			[7			:
	•		\$ 3C 4Q					2 -6141	346			~
			ź			•••••••••••••••••••••••••••••••••••••••			22		•	<
	_	11-1-1				•			•			
			•••									
			194									
	_				• • • • •							::
				.	11111	2114		· · · · · · · · · · · · · · · · · · ·	•••			::
	~ • •	•••••	¥	1.100					•			
				t. t	22-225	244	41-12-1	46-414				23
			ē			•14						2
			110			- 145		****	:			
				.								•••
		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	•14			120						::
10111 0116 Juli 10 004 Juli 10 004 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Juli 10 Jul	· · · ·	44-644	214	· ·	*****	2564						
				14-144	• • • • •	*		11.11.11	0627			
	•	41.100			11-4441							
	• • • • •	61.644										

Coloradore de las

Pue tue	Ę		•	ŝ	1	•				•		• •		.:		• •	•		•	. :	• :		••••	::	. :		.:	.:	::		.:		::	:	•	•		• :	÷	::			•	•	
To Receptor to and Terminut No		• • • • • •	1 1 V.								;;		: -				-		;																										
Frem Marine and Versions and Versions and Nev.	11.01.11																											•																	
P um time	492	413	<u> </u>			ţ	Ş	í	ç.		4	-			1				<u>.</u>			;;				•	<u>.</u>			•					•			•	:						
Ta Novembrie and Forminal Xe	444. A.Y																																						-						
Paum Noroprosla and Torminal Pu	41-104						60-E04													44																									
Yumiten	5	5.5	[]					£		• • •		£	53	1		į		-		Ş	Ş	<u> </u>					-			ę:	ç			ç		ş		5			Ş	::			
Ro. optacto and Torrative and																					1 C 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1 C 1 C	(****																							
Rougherlo and Torning No.								-		:	÷	1	•••	•	</td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>•••</td> <td></td> <td></td> <td></td> <td></td> <td>•••</td> <td></td> <td>::</td> <td>=</td> <td></td> <td>•••</td> <td>•</td> <td>••</td> <td>23</td> <td></td> <td></td> <td></td> <td>::</td> <td>•</td> <td>• 4</td> <td>Ş</td> <td></td> <td></td>								•••					•••		::	=		•••	•	••	23				::	•	• 4	Ş		
Ĩ	•					:						:	•	:	:	:										•	Ę	. :	ŝ	::	<	£ :	-	5		;;	5		: :		 - :	<b>£</b> :	. :		;
Received and			-				• • •								•																•											•			
Received and Territoria	• •										•	:	•	:	•							ila		fr		;	<b>y</b> . : :	(													::		•		

ş

Forn Bereperito and Lee	Re-spin-te-sub formulation	Farm 11.44	A sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to the sum to th	tu Nor optas lo and Tossissal Nu	A we have	Permit of Se	Ta Receptor to and Territical Na	-	Promine and		Kine Y
	1				ţ				::	•	
		:			ŞŞ						1
:;					;:	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;			:	:	:.
		÷.			55	• • •		5	- 1 - 1		::
								23			22
		:	:::		•				•	•	
•					Şţ				;	•	:
		÷			Ę	••••		3			•
•	•••					:	•••••			. 2	•:
••				4.6 ; 1 ; 1		;;	• •••	210		•	-
•				*• ; • 11	ŧ,		•	1		•	.:
		. :			; ;			ī	;	•	-
•					<u>e</u>			11			
	•		::		Ţ			1		•	
			• :	  	::	:	•			• •	•
	:		::		:: ::		Г	11			::
•			;;				_	1	:	:	:
		'	-		įł			ì	•		:
•••				• • •	114-1			1			:::
:-					•	_		•			
•		• •		•• - : : :	ļį						::
				• • : : : : : :		-		?			•.:
• •		•	-		şţ			11			
.•			:		ŝ			11			
					Į			f			
		. :			1			11	:		:
		::		またかた	1010						:=
		. •	•		<u>.</u>			Ì		1.12	÷
		:			32					•	1.1.4
•		::			c					•	¥.1
>-;					11					•	:
:::								: : :			
• •					2010						
-:		::			1110						
.::								23	2 . 1		~::
:::			Ę		223						2
::		;;			~			2	2011-1		•••
	4								-		

O

Ο

1	22	11	:	:		::	::	::		223		1			5	101	•••	19461	•	· ·	1	Ì	111			• 5	;	ÿ	51	ţ	1000	166.0	***	•5.5	#00#/	
Receptorie und Technical No	• • • • • • • • • • • • • • • • • • •		*# 10f			د . 72 11		**				- : ; ·	3 			· · · · ·			A -11 M			1	1-41	17 · # 4 1			> - 2 - 2		1 -0210				* • • • • • • •	11-11-5		
Recently and Terrint No	<b>E</b>		•	<i>;</i>					;							•		11-12-0		• • • •				;				••••	10.41.	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;			N · · · ·		1 -1-22	
7.milus		;:				•				;; ;;						 :						:	-	:	<u> </u>	?		_					•			
tereputete zad Terminal Na	4/-() Y	••••					× · 1/ ×	** * * * *										41 + 46 4C						~	1-005	21.812					• • • • • • •		• • • • •	• • • • • • • • • • • • • • • • • • •		
Poun Poundatio and Torminal Na								<b>d</b> /	1						· · · · ·			19 / 11	21-26-1			: :			21-11		69-14 V.									
Purclas						274		La L		: :			•••					 -														•••				
Tar opticity and Territual No	• • • • • •	:: ]]											· · · · · · · · · · · · · · · · · · ·	•				• • • • •	•••							• · • • •	4									
Parments and Tearriers So	;					•	:	:	:		•	:	• • •	-										:			;;;									
Press i lua	•• 111		1147		•			:			•		-	:	<u>}</u>					:	200	<b>4</b> •1.1				. :	2			•	23			2	2	
fa No. optical or d futi-ismel 4a			11 · · · ·					• • • • • •	• 1 • 2 • •		•		• • •		;;				• • • •		••••		•			-					•2-1				· · · / • • ·	
1 1 0, 1 1 1 0, 0 1 0 0	:	•	:		1			•	:::		•	•	:	;		Rb	epi est	0	100 V0			ro				0	–	}			•		•	,		•

C

	;;	;;	,	;;	 ;;;	19457	7							1			· · · ·							;	<b>;</b> ;;					::	1.672	¥	;;	į	11
Receptor to and Ferminal No			• 67	•	 	•			• :	•								• • • • •							2 - 40k 41 6 4 - 6 4 4 1	· · · · ·				1-1-1		A 10- 1			
Pound to and Terminal No	=				 16 June 1	4 . 47.4					2+ ~				• • • • •	12-2-11		17-1211	2.4.1						2 - 4641				41.004				14-1017	2	1-12V
	•: ( •			1			14(2	8128	****1	10160	100/0			1467			•2.71	1.1.1.2	***			1011	106.	••••	:;;	1001	20062		;;	1214		7/1-			Jeit a
Recently and Fearing the		** *!*						• • • • • • •						• • • • •			4 - 1 I W	-4-61-1	200114			• • • • • • • • • • • • • • • • • • • •	( · · ) · · ·	¥ ¥	6 - 111	r-11+r .	11-11-1	01-5446		8 -1641					10-010
Frun Receptorie and Fourinal Su	1001 /n	C1-1-/W	14-1-1A		:	• • • • • • • • • • • • • • • • • • • •				11-1-24							****	1 -1-2-	•1-1 /•						16-dr 20		• \$ = 4 3 4 4			¥1 + 1 € 11		•••••	46.6269		
Prime il en	): ;;	2.1.		•::•			;;		, · · · ,			• • • • •			4					;;			;;;	;			•.4.	• • •	(2.57	;•:/n			1467		
Records to and Terminal No									-1		• • • • • •	1 - 14		r	•		· ·		• • • • •		~~~~		• • • • • • •				14	21-254	11-11		• - • 4 • (	* ****	1.124.		
fran Marstrate ve Termust 4:			22 1.15									¢* + .	. : :	A	· · · · · ·		*****		*:		• • • • • •						6 m	*****	• • • • •	****	· · · · · ·				
с. 1 1 1 1 2 1	¥ 3	•	• ·. • 3			•	••••			;			;;	;	:			:	• •			;	• • • •		<u>)</u>	;	:;	****		, ;	;;		20.10	•••	Ģ
To decourt to and to - 11 df Yo		• ?	•••			•••••	• ••••		• • • • •		• •	•			•										:	••••				••••		••••	•	•••	
Received with	e	•			•			~					 	R.5								<b>y.</b>		C			•••				••••		••••••		

O

٦,

Property and Inversely and	Re. tyles is and rescination	1	Receptable and Terminal No	Recorded to and Formation Me	Pura live	Prema Receptation and Terninal No	To Recontacto and Terminal No	Paulta	Freeseries and Formula Nu.	Tarophisto and Toriviust Na	Turnitum
		;		1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-		1 -22.1	* -609;	;	8	11.12	
	× -164.	••••									
10.6:20	1014. 0	••••		67-87V							ì
					: 28			;;;		てんち	220
• • • • • • • •			.1	P4-14-2	J			;;;;		A/ - 9/ 51	ŧ
	• • • • •	¥***		14.20. AU							
•	11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-			-						:
		12		11.55			El-1(+)			• :	:
		473				:					;
	e14 e.								¥ - · · ·		:
::		• • • • • •			: ;				- 1		
:	* * *				. :			-			2
****	• • •						21-11-1	::			
?		• • •			::	£				• :	
* * *	41.41.41						1.11.	Ş			
									:		;
						A & • • /		Ş			; :
	• • • • • •				::	••••		Ş			
				1.77.64		' :				2.2 1.2 7 :	: :
				*****	U 14						
		23						ļ			: :
						· - 22 - 7	~~~~	ļ			; .
			M . 6 . 1			••••••	1 . F C 41	;			-
		•••;		11.464			11.01.11	2	• • • • • •		••••
	A14. J							;;			
						2.00		53	;		
								;			::
		1941	~				01-174	2			•
		:									;
_								3			ļ
P							D0 - 11 - 1	:	· · · · · ·		;
								••••		1474-24	;
(		>	-		ļ						3
<u> </u>				10-01 11	-						;
			· · · · ·	1.72. 6	.;		21・11-4	:		<b>( ) , ( )</b>	;;
											;;
•											
••••					÷.		N 1.	;			4
ŧ							81-96-1J				.,
•		:									2:1
					-						; ;
•••		:		N 6. M				Ţ			
•	•••••	:				:	1				
	1.1.1.4										
		?	42.25.1	11 × 1 × 1	144						;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
. •								;			
•								::			•
		:						:			
14.74.54											

Õ

0

Prem Presidente And Fremunal Pia	Rowins to and Formula to	Prunctions	Verning No.	Racoptacity and Periodical S	F. excited
		e	1/-w. ³	-	:
				••	
		ŧ	•		• >
V124	*****	:			
		ž		-	
		ŻŻ	•••	•	
		23	1		:
		22	-	•••	]:
		2		•	2
•				•••	::
<i>.</i>		e			
• •		i		•	33
10					:
	,				? :
• • •					• ?
			•••		
	•••••		• • •		
					::
					:
		22	a1		:
		ì			E
	× • 11 • 1	2	5		11
			1		
			: :	:	2
					<i>e</i> :
		:			: 2 :
		2			.;;
			17-U-11	16 .	2
	· • • • •	2			2
			2-2-1		33
			2-44		3
			11-6264		ŧ
· · · · · · ·		:	41.676a	11.1.1	Ì
		22	5		;
		•			;;
21-00-1	*****				::
					;

				_	_	_	_	_	_	_	_			 		_	_				-					 					-		~	_					
Yuuriha	53		52	23		23		27	10	??		27	-	•		• •	:::	ĉ	~;	•	2	22			5	 ::	22		72	27	1	3	10	/11		0	ő	 :	12
Receptor to 146 Technical Nu.															•												••••										4 · · · · · ·		
Received Sur										: .		-		•		::				-	:::																		
T una tira	41.54	· · / Icom	į	÷	ŧ	•		;=		-			į	 -					-					-				: :				•			• 5 • • •			 :23	
Revenues and formulation		20.000									1.1.1	•1 1.1					•									_	-		-					11	1	2 . 64.92			
																				Reb	29 25	10	d	2	d	 10		PJ	•		ပ 								
	•					•		•••						•••	:		• • •			: :					::		•		•	••		:::::				:			

Ο

ŗ

Ô

107

.

Birrow a st

Personal Part	Ro. opt. to and format No	4 1 1	Formation and Torminal Na	2	N N N N N N N N N N N N N N N N N N N	Press Receptaries and Terminal No	Nocopiscia and Torminal No		Totoptation and Formula 14	Recognite and Terminal No	
•••		22	£1-1541	· · · ·		× -614/	01-01vr	ļ			
		2			519 5613						
		;;				1 - 1 - 1		407	:		
		5			•		1 - 66.57	77		<	
•			11000						.1		
										•	
								3	17-17- 		
		5:	11-11-11	• ••••							
,		;	1		0.1					•	
•			2-4-2	e eter				2		:	
• •					0.14	7110.0	41-914	-			
- ;		;;;			.:	•111-r	•	÷		:;	
						> • • • •	4 -4140				
						*: ±	• • • • • • • •	>			
								~?			
1		• • •			5						
								**			
	_	••					11-11-1	à			
		>>	<u> </u>	21-477	:		11-1622	À			
	-		7 5	• - • • • •		11111		-			
			P1-1-14	· · · · ·	:	21111	14.4192	Ş			
		<u> </u>	10-11-C	3.25.4	:	12-11-1	42-414	474			
<b>&gt;y</b> .	_		arrien	****	16.0.1	11-21	11-11-4				
	-						11.74-74				
/							¥1.944	1		1.1.11.1	
, 		3									
							1/~1.v	2			
•,						V2-V1	A14.19	0.1			
		2				14-21-1	11-414				
••	11			• • •		2111	14.414				
:					7 <del>-</del>	14-24	1414 - 44	÷.,			
		;;			•••		1414- 2	242			
		;;				1 - 1 -	1414- 1	?			
•		Ţ					14-4141				
•			P.00.4	11-010							
			41		101		77.44 5	40 47			
				•							

Ares, Jack and Territari No.	To Recepture and Teeninal So	Pumetium	Frein Reventer aud f. eminal 1: 2	Recepturite and Transmed No	Autor V
1		li		1-174	ij
		 :::::		****	
					::::
		<u>.</u>	• •	• .	¥.
	¥. 11.	•			
					: •
					• •
				:: :: :,	
					·
				* *	::
		 ;;;			
:: :::::::::::::::::::::::::::::::::::				:::::::::::::::::::::::::::::::::::::::	
	:,;				::
				0.11	
					: :
\$2-\$250		: : :			
	2	;			
		;;			
					Ţ
					::
• • • • •					: 3
0		•			37
		i		4	;
		•			33
		.,			
14-64-6		 ;	124341	1181.1	
			P>. 3.4		111
			1 -122.	2 - 40%	;
		;;?	••••	シン・ロイチン	Ņ
1111-0	41-14.5			2 .8697	::
41-1445				61-1-47	-

.

Fuartics			 • <u>.</u> .	÷: :	 <u></u>	
To Rev opticele and Torminal No	•	17-66 51	1777 Y	 2 2	 <b>~~:</b> *: *: *: *: *: *: *: *: *: *: *: *: *:	-7442 (tt 24 64546 442 44 4444 44
Press Rocapitatio and Forminal No	· • • • • • • • • • • • • • • • • • • •	\$/				

Tues the	conserver >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
Ta Roveptarile and Tamatual Ye	
7,	Reproduced from copy.
Your Starts	

0

Ο

**Tunklim** To Receptor to and Forminal No Troin Terepitade and Terminal No Turning and To Neceptacly and Terminal No ٦j Recorded and Torrural No. Puerle To Receptors and Torminal No Trem and Terminal No. Punk lion To Receptor to and forminal No Restaule and Tanked Sc 

Ô

(A BA

Ó

 $\bigcirc$ 

Reading to the		F untilen	Reception and Reception and Recention No.	To Receptate and Terminal No	Turkiten	Frum Recognation and Forminal Na.	To Receptorie and Forminal No	Precision	From Leceptarle and Terminal No	To Receitatio and Terminal No	Prest line
		:	4 	باسامه	۰۲ ۲			÷		11-16V.	\$
	• • • •	:	01-21.01		110		11-00%	;;		21-14-1	<b>°</b> .
			11-010		Ľ.	41-161-	A46- 4			41-6475	2
	• ••••	;	æ.	n -(++.	• 1 •	** *	J446-]4	::			
			vi. v		3116	13	F - 40 4				DAC
,				11-44-17						• • • • •	545
			11-61-15	81+5+5	:					*****	
-			•••	46-94-5					•••••	1 14- 7	1110
				42-4346	:	4 • 01.	A -144			1. 4. S. 4.	47.10
			.   ,13	11-9-11		- 22 - 4		÷	;;	1	
		11	-		:	•	a   - * * * *			たたさ	E.
	, .			66-6445	ž	16-11×"	7 - 4 4 4 C	÷	:	4 -4540	CA1
		ī		*****	:		91-444C	2:64		e 1 - e 7 e -	•••
•			•••				1 - 4 4 M			******	120
****		:	-		:	yl	61-2440	;;		** -4640	ŧ
• •	•••	;;	10 - 21	86-945			4478	;;		64-4545	(r=1
			4 - 11 X		:		10-144C	:			
				44-3447	÷		41.444	4			
			21.61.4	11/-544	:	•					
	:	:			:	· · · ·	41-5957	;			
•		:	• • • • •		:		******	÷			
• • • • •	:::	::	•	1 4 - Y - Y - Y		••••	3 -1+Y	;	; ;		
		1354		[ / • • • • • • •	:			?			
			1 - 64	26		H		:		<b>.</b>	<b>;</b>
			+ · · · · · ·	1444- E	-1.			•	<b>11</b>	V -1471	<b>1</b>
	-			4 8 + 4 + 4°	;;;;			. 1		1.17. U	<b>16</b> 20
****			1 -11 -1		:			;		•1-01 Vr	or 1
•			41- 61	• • • • • • •	::		14444	:	(1	14-61.11	630
		÷		10030 V		*** •	~~~~~	:	(In)	4.7-1	630
	•	*:		-1-1-1-			1 · · · ·	:		J4 10- 4	420
:		;					11144	:	14-14-16	81-48 Fr	100
		77					11-114	:		11-11-41	£
	· · · ·	;					10-10-2	:		51-65 41	260
		3.1.	2				11.11.11			418- 7	306
									11.116		en I
		y•1.	÷.					: :	11-11-1	11-22-47	240
				11-97-	-						

ð

E O

O

O

Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres and Acres	511-2- 	Prem No et store or o ferri verb Xe	To Rovertavle and Soon und No	T the	Pran Receptor lo and Forminul 7:0	Ta Rocepta, le aut Tetrinaal Ne	Prunci liuri	Press Necestarie and Farminal Na	To Recorded and Toumund No	Tim T
1			11-11-7			******	****	11-11	10-06-0	1(0)
	•	-		\$			IL AL	1.26- 4	11-1216	• • • •
	•			240	1				11-15-0	1509
	-			C.45	41-44-47	しゅーしゅすい			41-3147	121
	÷				46-16-1	· · • • •	\$1.10			5
	÷	· ·			21-21-2		0110			
		• • • • •		í	111-11	21.01.1	• •			<u>:</u>
	•?		* 11.7	ł					* 714	•2
			11 - 11 - 11	Impe						: :
•	•				\$1.41.01		: .			<u>.</u>
	. :			•	• • • • • • •		Į			ž
		:			-1-14-1	81.26 J	6 10	1 .11.1		<u>.</u>
	?	; .	•1 •••	1.0			0.40	1.90.01	11 - 12 - 12	11.1
	<b>•</b> .			4.00			OPER		14 4 Jan 14	•.
	-	:		151						-
	:				1 111		ç	1	front of	
		•	·····		****	1 - 7i 4	1	A		<u>/</u>
	f		• • • •	810	44-14	**-+8.	120	1.11.10	4	•
: :::: : : :		!	1 - 1/2	:		*****			· · · · · ·	×
	:	:							1 - 1 - 1	A 11
			• • • • •	2.4			[ ]		*** ***	
,		· · ·		• 7.5			-	11-25-1	4 - 12.4	11
• • •			11-11	ŗ			•		515. 2	•
····	•	-	•	· · · ·		1	142	1.12.		~ .
			۰	11.	*****	11.111	~~~	*	e/-eff fr	191
•	:		• ; •	e ing				47-41	*****	
	•		91.5.4	11.0			2	A1-01-21	• • • • •	•
									15	1
	-						1	1 - 11		2
		:	•		• • • • •		•	1.1.1		1
•		:				10.44	4 L	× · • • · · ·		
		:	•	••••		-		41-91 2		-
••••••									*****	<b>e</b> i ;
	••••			124.			2011	*** ***	• • • • • • • •	•2.1
		-			• • • •		î	41-41 al		.:
	-	:			••••	• • • • • • •	11	14.14.1		
•		•	:			4 - 46 4	: :		10.014	:
		: 	·, ·	<		11- 12 11	1			
	•	•	*1							
	•••		* * *					1	*****	-

Reproduced from coby.

Punction

Puscilan

To Receptu le and Toeninal No

Receptorie and Terminal No Terminal No. Terminal No. Nata - C Nata - C Pasa - C Pasa - C Pasa - C

Torrest Real Providence Promotion Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence Providence

•

N.N. Same

 $\mathbf{O}$ 

7	To Perentich and Lorental No	* werline	Verm Nergiteile auf Terminal So	To Received the Territoria	Pression
•	•••••	~ 1		;	1111
• • • •				• • • •	: (AI
	* ***	I		•••	14.4
• • • • •	• • • • •	4		•••••	-1.11
	• • • •	2		•	.1.1
• • • • •	•••••				•IAI
•		1.			1 1 1
• ••••	• • • • •			• • • • • • •	•141
	• • • • •				:/*1
		22	61-4-5V	• • • • • • • •	1421
	*****			• • • •	14.241
*****	******	1	11-11-1		
	11-67-	ī		• • • • • • •	1424
		:			
	£ * • • • • •	101	·····		
		2			1.1
****	•••••••	ł	1	***.**	1.11
	!	:	1471		::
See. 1 .	****	•	*1	1	1/1-
• • •		:	******	••••	
•	*****	:		• ••••	;
	• • • • •	11		•	•••
•	• ••••				14.1
• • •			******	• • • • • • •	:
• • •	*				:
•••••	• •••	2		141401	
	10-11-	2	1		-
		:			i
••	•••••	::	·····	• ••••	
	• • • • •			· · · · · · ·	~
	• ••••				
	•/-•6•	•2			
			** **	1 14	



## GE/EE/72S-2

 $\bigcirc$ 

 $\bigcirc$ 

## VITA

Douglas J. Allen was born on 21 June 1941 in Brandenburg, Kentucky. He graduated from high achool in Brandenburg i 1 1959. He attended the University of Circinnati until 1961 as a student in chemical engineering. In 1961 he joined the United States Air Force and received a commission and navigational flying rating through the Aviation Cadet program. He served in the Strategic Air Command as a B-52 Electronic Warfare Officer until 1968. He attended the Air Force Institute of Technology and received the degree of Bachelor of Science in Electrical Engine zing in 1971.

Permanent Address:

4716 Vine St. St. B4 mard, Ohio 45217

This thesis was typed by Mrs. Sally Clemans.