

----- CONFIDENTIAL -----

----- CONFIDENTIAL -----

TURBO MAC : HARDWARE MEMORY MAP

Burrell Smith and Brian Howard

17 October 1984

----- CONFIDENTIAL -----

----- CONFIDENTIAL -----

Page 1	1. INTRODUCTION
Page 2	2. THE TURBO MAC ADDRESS SPACE (Overview)
Page 3	2.1 More Detailed Map of Turbo Mac Address Space
Page 5	2.2 Address Line Decoding
Page 7	3. RAM
	3.1 Address Decoding to Activate RAMs
Page 8	3.2 Further RAM Address Decoding
Page 9	3.3 Some Useful RAM Addresses
Page 10	3.4 Use of RAM by Hardware
	3.4.1 Map of RAM on Power-Up
Page 11	3.4.2 Normal Map of RAM
Page 12	3.5 Use of RAM by System and Application Software
Page 13	3.6 Hardware Exception Vectors
Page 14	4. ROM
	4.1 Address Decoding to Activate ROMs
	4.2 Some Useful ROM Addresses
Page 15	5. AMU
	5.1 Address Decoding to Activate AMU
Page 16	5.2 Further AMU Address Decoding
	5.3 Some Useful AMU Addresses
Page 17	5.4 Information About AMU Registers
	5.4.1 DMA Address Registers
Page 19	5.4.2 DMA Control Register
Page 20	6. DMU
Page 21	6.1 Address Decoding to Activate DMU
	6.2 Further DMU Address Decoding
	6.3 Some Useful DMU Addresses
Page 22	7. RANDOM LOGIC CONTROL (VDX0, VDX1 and MISC)
	7.1 Address Decoding to Activate Random Logic Control
Page 23	7.2 Some Useful Random Logic Control Addresses

Page 24	8. SCC
	8.1 Address Decoding to Activate SCC
Page 25	8.2 Further SCC Address Decoding
	8.3 Some Useful SCC Addresses
Page 26	9. IWM
	9.1 Address Decoding to Activate IWM
Page 27	9.2 Further IWM Address Decoding
	9.3 Some Useful IWM Addresses
Page 28	10. VIA
	10.1 Address Decoding to Activate VIA
Page 29	10.2 Further VIA Address Decoding
	10.3 Some Useful VIA Addresses
Page 30	10.4 Turbo-Mac-Specific Information about VIA Registers
	10.4.1 Port A Input, Output, and Data Direction Registers
	10.4.2 Port B Input, Output, and Data Direction Registers
Page 31	10.4.3 Control Registers
	10.4.4 Interrupt Flag and Enable Registers
Page 32	11. AUTO-VECTOR "READ" ADDRESSES
Page 33	12. SOME USEFUL DECODING EQUATIONS

Previous Document Versions: 19-Sep-84, 10-Sep-1984.

1. INTRODUCTION

The principle portions of Turbo Mac's address space consist of volatile read/write memory (RAM) and permanent read-only memory (ROM). In addition to RAM and ROM, several input/output functions are also selected using address lines, so that they appear to occupy portions of the Turbo Mac "memory". These include the 6522 Versatile Interface Adapter (VIA), the 8530 Serial Communications Chip (SCC), the disk interface chip (IWM), the Address Management Unit (AMU), the Data Management Unit (DMU), and the Random Logic Control.

When the Turbo Mac is first turned on, ROM appears at the bottom (lowest addresses) portion of the address space. This is useful for the ROM-stored software which starts the system running. After startup, the OVERLAY signal from the VIA is changed to a low (zero), mapping RAM into its normal place at the bottom of the address space.

Selection of RAM, ROM, or other devices is done by from two to seven of the highest-order address lines, A23-A17. The VIA and IWM also use the four address lines A12-A9 for further internal decoding and register selection, while the SCC uses the three lowest-order address lines A2-A0 for internal decoding. When selecting certain AMU registers, the information on address lines A12-A1 or A8-A1 is used as data for the selected register. When selecting the DMU, address line A2 determines how the DMU control register is used.

2. THE TURBO MAC ADDRESS SPACE (Overview)

Map on Power-Up (OVERLAY = 1)

Normal Map (OVERLAY = 0)

		\$100 0000		
		\$F0 0000		
VIA		\$E0 0000	VIA	
IWM		\$D0 0000	IWM	
MISC ENABLE		\$C8 0000	MISC ENABLE	
VDX0 and 1 ENABLE		\$C0 0000	VDX0 and 1 ENABLE	
SCC WRITE		\$B0 0000	SCC WRITE	
VDX1 ENABLE		\$A8 0000	VDX1 ENABLE	
VDX0 ENABLE		\$A0 0000	VDX0 ENABLE	
SCC READ		\$90 0000	SCC READ	
		\$70 0000		
RAM Row 2 (512 K bytes)		\$68 0000		
RAM Row 1 (512 K bytes)		\$60 0000		
DMU SELECT		\$5C 0000		
		\$45 0000		
AMU registers on writes	Duplicate ROM image on reads	\$42 0000	ROM (128K bytes) on reads	
		\$40 0000		
		\$10 0000		
		\$08 0000	RAM Row 2 (512 K bytes)	
		\$02 0000	RAM Row 1 (512 K bytes)	
AMU Reset on writes	ROM (128K bytes) on reads	\$00 0000		



2.1 More Detailed Map of Turbo Mac Address Space (two pages)

Map on Power-Up (OVERLAY = 1)		Normal Map (OVERLAY = 0)	
: (Auto-Vector : \$100 0000		: (Auto-Vector : \$100 0000	
: No Read) : \$FF FFF0		: No Read) : \$FF FFF0	
: device assigned :		: device assigned :	
: :		: :	
: \$F0 0000 :		: \$F0 0000 :	
VIA (A0=0) (A9-12 select 16 registers)	\$E0 0000	VIA (A0=0) (A9-12 select 16 registers)	\$E0 0000
IWM (A0=1) (A10-12 select 8 register bits; A9 sets bit value)	\$D0 0000	IWM (A0=1) (A10-12 select 8 register bits; A9 sets bit value)	\$D0 0000
MISC ENABLE	\$C8 0000	MISC ENABLE	\$C8 0000
VDX1 AND VDX0 ENABLE	\$C0 0000	VDX1 AND VDX0 ENABLE	\$C0 0000
SCC WRITE (A0=1) (A1=Ch.A/B, A2=Data/Ctrl)	\$B0 0000	SCC WRITE (A0=1) (A1=Ch.A/B, A2=Data/Ctrl)	\$B0 0000
VDX1 ENABLE	\$A8 0000	VDX1 ENABLE	\$A8 0000
VDX0 ENABLE	\$A0 0000	VDX0 ENABLE	\$A0 0000
SCC RESET (A0=1)	\$90 0000	SCC RESET (A0=1)	\$90 0000
SCC READ (A0=0)		SCC READ (A0=0)	
: No device assigned :		: No device assigned :	
: :		: :	
: \$80 0000 :		: \$80 0000 :	

Map on Power-Up (OVERLAY = 1)			Normal Map (OVERLAY = 0)	
		\$80 0000		
Reserved (RAM images)				
		\$70 0000		
RAM Row 2 (512 K bytes)				
		\$68 0000		
RAM Row 1 (512 K bytes)			No device assigned	
		\$60 0000		
DMU SELECT (Word: A0=0)				
(A2 = Execute/Write)		\$5C 0000		
No device assigned				
		\$50 0000		
Reserved on reads (7 ROM images)		\$45 0000	Reserved on reads (7 ROM images)	
AMU REGISTERS on writes		\$42 0000		
A18-16 select reg.0-4; A8-1 or A12-1=data	Duplicate ROM image on reads	\$40 0000	ROM (128K bytes) on reads	
No device assigned			Reserved (RAM images)	
		\$10 0000		
Reserved on reads (seven ROM images)		\$08 0000	RAM Row 2 (512 K bytes)	
		\$02 0000	RAM Row 1 (512 K bytes)	
AMU RESET on writes	ROM (128K bytes) on reads	\$00 0000		

Device Selected	Address Lines																Ch.								
	(Blank = Don't Care, x = Further Decoding)																Data/	Cmd A/B							
	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SCC Read	1	0	0	1																			x	x	0
SCC Reset (Anytime)	1	0	0	1																			x	x	1
SCC Write (Anytime)	1	0	1	1																			x	x	1
VDX0 Enable (Anytime)	1	0	1	0	0																				
VDX1 Enable (Anytime)	1	0	1	0	1																				
VDX0 & 1 En (Anytime)	1	1	0	0	0																				
MISC Enable (Anytime)	1	1	0	0	1																				
IWM (Anytime)	1	1	0	1					IWM Reg. Bit	0..7	Bit	Value												1	
									<----->																
									x	x	x	x													
VIA (Anytime)	1	1	1	0					VIA Reg. 0..15	0..15														0	
									<----->																
									x	x	x	x													
Number of Bytes Decoded:	1	8	4	2	1	5	2	1	6	3	1	8	4	2	1	5	2	1	6	3	1	8	4	2	
	6	M	M	M	M	1	5	2	4	2	6	8	K	K	K	1	5	2	4	2	6				
	M				2	6	8	K	K	K	K				2	6	8								
					K	K	K																		

3. RAM



3.1 Address Decoding to Activate RAMs

When RAM Addressed	Address Lines				Address Range
	A23	A22	A21	A20	
Startup: OVERLAY=1	0	1	1	x	\$60 0000 - \$7F FFFF
Normal: OVERLAY=0	0	0	x	x	\$00 0000 - \$3F FFFF

(Note: x indicates "don't care": either 1 or 0)

3.2 Further RAM Address Decoding

The following table details RAM's use of address lines A19-A0:

System Memory		Address Lines																			
		19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
512K	Vid	x	C1	C0	C8	C6	C5	C4	C3	C2	R8	R7	R0	R6	R5	R4	R3	R2	R1	C7	B
	DMA	x	C1	C0	C7	C6	C5	C4	C3	C2	R8	R7	R0	R6	R5	R4	R3	R2	R1	C8	B
1 M	Vid	C8	C1	C0	W	C6	C5	C4	C3	C2	R8	R7	R0	R6	R5	R4	R3	R2	R1	C7	B
	DMA	C8	C1	C0	C7	C6	C5	C4	C3	C2	R8	R7	R0	R6	R5	R4	R3	R2	R1	W	B

Note 1: Rn = row address, bit n; Cn = column address, bit n;
 W = bank (RAM Row #0 or Row #1); B = byte (even or odd);
 x = don't care (ignored by decoding hardware).

Note 2: Vid = CPU references to top 128K bytes of memory;
 DMA = CPU references to all remaining memory, and any DMA.

The following table organizes the same information in order of RAM addresses:

RAM Row Address	CPU or DMA Address	RAM Column Address	CPU or DMA Address
RA 0	A 8	CA 0	A 17
RA 1	A 2	CA 1	A 18
RA 2	A 3	CA 2	A 11
RA 3	A 4	CA 3	A 12
RA 4	A 5	CA 4	A 13
RA 5	A 6	CA 5	A 14
RA 6	A 7	CA 6	A 15
RA 7	A 9	CA 7	A1 (Vid) / A16 (DMA)
RA 8	A 10	CA 8	A16 (Vid) / A1 (DMA) if 512 K, or A19 if 1 M Byte System

Note 2, above, explains "Vid" and "DMA"

3.3 Some Useful RAM Addresses

RAM Size :	512K bytes (one row)	1 M bytes (two rows)	
Normal Addresses : (OVERLAY = 0)	\$00 0000 - \$07 FFFF	\$00 0000 - \$0F FFFF	
Startup Addresses : (OVERLAY = 1)	\$60 0000 - \$67 FFFF	\$60 0000 - \$6F FFFF	
Video Screen : (OVERLAY = 0)	(Top) - (Bottom)	(Top) - (Bottom)	
Page 1	\$07 A700 - \$07 FC7F	\$0F A700 - \$0F FC7F	(Each
Page 2	\$07 2700 - \$07 7C7F	\$0F 2700 - \$0F 7C7F	page:
Page 3	(not available)	\$0E A700 - \$0E FC7F	\$5580
Page 4	(not available)	\$0E 2700 - \$0E 7C7F	bytes)
Video Screen, Page 1, during startup : (OVERLAY = 1)	\$67 A700 - \$67 FC7F	\$6F A700 - \$6F FC7F	(\$5580 bytes)
Sound Buffer : (OVERLAY = 0) (Note: Sound = high bytes, only)	\$07 FD00 - \$07 FFE3	\$0F FD00 - \$0F FFE3	(\$2E4 bytes)

3.4 Use of RAM by Hardware

3.4.1 Map of RAM on Power-Up (OVERLAY = 1)

Map of RAM		System Memory (Bytes)	
		512 K	1 M
Startup Locations : OVERLAY=1			
		\$68 0000	\$70 0000
		\$67 FFE4	\$6F FFE4
	Disk PWM (A0=1); Sound (A0=0)	\$67 FD00	\$6F FD00
		\$67 FC80	\$6F FC80
	(bottom)		
	Video Screen Page 1		
	(top)	\$67 A700	\$6F A700
		\$67 7C80	\$6F 7C80
	(bottom)		
	Video Screen Page 2		
	(top)	\$67 2700	\$6F 2700
			\$6E FC80
	(bottom)		
	Video Screen Page 3	(Page 3 not available)	\$6E A700
	(top)		
			\$6E 7C80
	(bottom)		
	Video Screen Page 4	(Page 4 not available)	\$6E 2700
	(top)		
:	:		
:	:		
		(Note)	
		\$60 0000	\$60 0000

Note: the hardware exception vectors are always at \$000000-\$0000FF. This places them in the ROM address space during startup (OVERLAY = 1).

3.4.2 Normal Map of RAM (OVERLAY = 0)

Map of RAM		System Memory (Bytes)	
		512 K	1 M
Normal Locations : OVERLAY=0		\$08 0000	\$10 0000
		\$07 FFE4	\$0F FFE4
Disk PWM (A0=1); Sound (A0=0)		\$07 FD00	\$0F FD00
		\$07 FC80	\$0F FC80
(bottom)			
Video Screen	Page 1	\$07 A700	\$0F A700
(top)			
		\$07 7C80	\$0F 7C80
(bottom)			
Video Screen	Page 2	\$07 2700	\$0F 2700
(top)			
			\$0E FC80
(bottom)		(Page 3	
Video Screen	Page 3	not	\$0E A700
(top)		available)	
			\$0E 7C80
(bottom)		(Page 4	
Video Screen	Page 4	not	\$0E 2700
(top)		available)	
:	:		
:	:		
		\$00 0100	\$00 0100
Hardware Exception Vectors		\$00 0000	\$00 0000

3.5 Use of RAM by System and Application Software


(Shown for a typical application, using page 1 video screen only.)

Map of RAM	System Memory Size (bytes)	
	512 K	1 M
	\$08 0000	\$10 0000
	\$07 FFE4	\$0F FFE4
Disk-Speed and Sound Buffer	\$07 FD00	\$0F FD00
	\$07 FC80	\$0F FC80
(bottom)		
Video Screen Page 1		
(top)	\$07 A700	\$0F A700
Application Jump Table		
Application Globals		
Application Stack		
Application Heap		
	\$ 00 4B00	\$ 00 4B00 (Typical)
System Heap	\$ 00 0B00	\$ 00 0B00
Operating System Globals	\$ 00 0100	\$ 00 0100
Hardware Exception Vectors	\$ 00 0000	\$ 00 0000

3.6 Hardware Exception Vectors (in RAM if OVERLAY = 0)

Reset: Initial SSP	\$00 0000
Reset: Initial PC	\$00 0004
Bus Error	\$00 0008
Address Error	\$00 000C
Illegal Instruction	\$00 0010
Divide by Zero	\$00 0014
CHK Instruction	\$00 0018
TRAPV Instruction	\$00 001C
Privilege Violation	\$00 0020
Trace	\$00 0024
Line 1010 Emulator	\$00 0028
Line 1111 Emulator	\$00 002C
(Unassigned: Reserved)	\$00 0030 - \$00 003B
Uninitialized Interrupt	\$00 003C
(Unassigned: Reserved)	\$00 004C - \$00 005F
Spurious Interrupt	\$00 0060
VIA Interrupt Auto-Vector	\$00 0064
SCC Interrupt Auto-Vector	\$00 0068
VIA+SCC (temp.) Auto-Vector	\$00 006C
Interrupt Switch Auto-Vector	\$00 0070
Int.Sw.+VIA Auto-Vector	\$00 0074
Int.Sw.+SCC Auto-Vector	\$00 0078
Int.Sw.+VIA+SCC Auto-Vector	\$00 007C
TRAP Instruction Vectors	\$00 0080 - \$00 00BF
(Unassigned: Reserved)	\$00 00C0 - \$00 00FF

4. ROM



4.1 Address Decoding to Activate ROMs

Note: ROM is activated whenever A20=0 and ROMEN*=0.

When ROM Addressed	Address Lines				Address Range
	A23	A22	A21	A20	
Startup: OVERLAY=1	0	0	0	0	\$00 0000 - \$0F FFFF
Anytime: OVERLAY=1 or 0	0	1	0	0	\$40 0000 - \$4F FFFF


Note: Do not write to ROM. With OVERLAY=1, writing to ROM at \$000000-\$0FFFFF will reset the AMU. With OVERLAY=1 or 0, writing to ROM at \$400000-\$44FFFF will change the contents of the AMU registers.

4.2 Some Useful ROM Addresses

Note: these addresses are for a system with 128K bytes of ROM.

Startup ROM Addresses (OVERLAY = 1)	\$00 0000 - \$01 FFFF or \$40 0000 - \$41 FFFF (duplicate ROM image)
Normal ROM Addresses	\$40 0000 - \$41 FFFF

5. AMU



5.1 Address Decoding to Activate AMU

Device Addressed	Address Lines							Address Range
	A23	A22	A21	A20	A19	A18	A17	
AMU Reset (Writes; OVERLAY=1)	0	0	0	0	0	0	0	\$00 0000 - \$01 FFFF
AMU Registers (Writes; OVERLAY=1)	0	1	0	0	0			\$40 0000 - \$47 FFFF
AMU's DMU Select (OVERLAY=1)	0	1	0	1	1	1		\$5C 0000 - \$5F FFFF

Note: an attempt to read from the AMU Reset or AMU Registers memory area will not affect the AMU. Instead, ROM data will be read.

5.2 Further AMU Address Decoding

When writing to the AMU registers, the following address lines are also used:

A18-A16	Select one of the AMU registers, 0..4
A12-A1	Data for AMU registers 0 and 2
A8-A1	Data for AMU registers 1, 3 and 4

When enabling the DMU Select line, address line A2 is also used:

A2 = 0	Write a word of data into the DMU Control Register
A2 = 1	Execute the contents of the DMU Control Register as a command

The DMU Control Register is 16 bits wide, so word writes should be used (A0=0).

5.3 Some Useful AMU Addresses

<u>To Accomplish This Function:</u>	<u>Set OVERLAY=1 and Write to This Address:</u>
Reset the AMU	\$00 0000
Write into DMU Control Register	\$5C 0000
Execute Contents of DMU Control Register	\$5C 0004
Set DMA Start-Address of \$0v wxyz	
For DMA Channel 0 :	(\$40 w'xyz)-2 and then \$41 00vw''
For DMA Channel 1 :	(\$42 w'xyz)-2 and then \$43 00vw''

(Note: if hex digit \$w = msb bit2 bit1 lsb in binary,
then \$w'' = msb bit2 bit1 0 in binary and \$w' = 0 0 0 lsb.)

Maximum DMA Address Range	
For 512 K Byte System :	\$00 0000 - \$05 FFFF
For 1 M Byte System :	\$00 0000 - \$0D FFFF

Set the DMA Control Register	
For 512 K Byte System:	Ch.0 and 1 Read \$44 0022
	Ch.0 Write \$44 0020
	Ch.1 Write \$44 0002
For 1 M Byte System:	Ch.0 and 1 Read \$44 0122
	Ch.0 Write \$44 0120
	Ch.1 Write \$44 0102

5.4 Information About AMU Registers

5.4.1 DMA Address Registers

Each DMA channel has an address counter which determines the source or destination address for the next 16-bit DMA transfer over that channel. The programmer sets the starting address into this counter by writing to two AMU registers: one sets bits 12...1 of the address and the other sets bits 20...13. Thereafter, the address counter automatically increments its address by one 16-bit word on each DMAACK* for that channel.

When writing to the start-address registers, the register is selected by the high-order address lines, and the data for setting the register is contained in the low-order address lines. These low-order address lines are mapped into DMA start-address bits as follows:

<u>CPU Hex Address</u>	<u>CPU Address Lines</u>	<u>Low-Order DMA Address Lines</u>	<u>DMA Hex Starting Address</u>	<u>High-Order DMA Address Lines</u>
Digit 0	[A0 A1 A2 A3]	(ignored: DMA A0=0) DMA A1 DMA A2 DMA A3	Digit 0	: (ignored) DMA A13 DMA A14 DMA A15
Digit 1	[A4 A5 A6 A7]	DMA A4 DMA A5 DMA A6 DMA A7	Digit 1	Digit 3 (hi bits)
Digit 2	[A8 A9 A10 A11]	DMA A8 DMA A9 DMA A10 DMA A11	Digit 2	Digit 4 Digit 5
Digit 3	[A12 A13 A14 A15]	DMA A12 (ignored) (ignored) (ignored)	Digit 3 (lsb)	DMA A16 DMA A17 DMA A18 DMA A19 DMA A20 (must be 0) (ignored: DMA A21=0) (ignored: DMA A22=0) (ignored: DMA A23=0)

Thus, to set a hex DMA starting address of $\$0v\ wxyz$, you must write (with OVERLAY=1) to two AMU registers, at the following addresses:

$(\$40\ w'xyz) - 2$ and then $\$41\ 00vw''$ (DMA Channel 0)
 or
 $(\$42\ w'xyz) - 2$ and then $\$43\ 00vw''$ (DMA Channel 1)

where, if hex digit $\$w$ can be expressed as the four-bit binary number $msb\ bit2\ bit1\ lsb$, then $\$w'' = msb\ bit2\ bit1\ 0$ in binary and $\$w' = 0\ 0\ 0\ lsb$.

It is fairly important to write to the two DMA start-address registers in the manner shown, because the written data is clocked into the counters by the DMA clock. Writing any new value to the lower-bits register when the carry flag from the lower-bits counter was previously set (DMA A1..A12 were all 1's) will advance the upper-bits counter by 1 (at DMA A13: DMA address increases by 8K bytes). Writing to the upper-bits register will always advance the lower-bits counter by 1 (at DMA A1: lower-bits address portion increases by 2, but without carrying into the upper-bits address portion). The solution is to subtract 2 from the "correct" lower-bits address portion and write the result into the lower-bits register. Then, when you write into the upper-bits register, the lower-bits address portion will automatically be increased by 2, to become the "correct" address again.

The top 128K bytes of RAM are mapped differently from the rest of RAM memory, for the benefit of the video screens. This mapping is not convenient for DMA transfers, and the programmer should restrict DMA's to the portion of RAM memory below the top 128K bytes.

5.4.2 DMA Control Register

By writing to the AMU's DMA Control Register, the programmer can set various operating parameters.

<u>AMU Register Number</u>	<u>Register Name</u>	<u>Description</u>	<u>Address Range for Writes</u>
4	DMACTL	DMA Control Register (Values of A8-A1 set bits)	\$44 0000 - \$44 01FE

The bits in the DMA Control Register are assigned as follows:

<u>Address Line</u>	<u>DMA Ctrl. Reg. Bit</u>	<u>AMU Signal Name</u>	<u>(Comment)</u>
8	7	TWOROWS	(1 = two rows of DRAMs installed)
7	6		(Reserved)
6	5		(Reserved)
5	4	DMA1R/W	(1 = DMA Channel 1 set for reading)
4	3		(Reserved)
3	2		(Reserved)
2	1		(Reserved)
1	0	DMA0R/W	(1 = DMA Channel 0 set for reading)

Note: for a DMA channel, "reading" means a DMA transfer from a peripheral into the Mac; writing means a DMA transfer from the Mac to a peripheral.

The correct hexadecimal address for writing to the DMA Control Register may be determined as follows:

\$44 0xyz

where the hexadecimal digits x, y, and z are determined as follows:

x: Memory Size

0 = 512K bytes
1 = 1 M bytes


y: DMA Ch.1 R/W

0 = Write
2 = Read

z: DMA Ch.0 R/W

0 = Write
2 = Read

6. DMU



6.1 Address Decoding to Activate DMU

Device Addressed	Address Lines						Address Range
	A23	A22	A21	A20	A19	A18	
DMU Select (OVERLAY=1)	0	1	0	1	1	1	\$5C 0000 - \$5C FFFF

6.2 Further DMU Address Decoding

When interacting with the DMU control register, address line A2 is also used:

- A2 = 0 The DMU control register is selected for writing.
- A2 = 1 The contents of the DMU control register are to
be executed as a command.


The DMU control register is 16 bits wide, so word writes should be used (A0=0)

6.3 Some Useful DMU Addresses

Write into DMU Control Register	\$5C 0000
Execute the Contents of the DMU Control Register	\$5C 0004

7. RANDOM LOGIC CONTROLS (VDX0EN*, VDX1EN* and MISCEN*)

These signals are generated by the Off-Chip Decode PAL (OCD).




7.1 Address Decoding to Activate Random Logic Controls

Device Addressed	Address Lines					Address Range	(Comments)
	A23	A22	A21	A20	A19		
VDX0 Enable (VDX0EN*=0)	1	1	0	0	0	\$C0 0000 - \$CF FFFF,	(Enables both VDX0 & VDX1)
	1	0	1	0	0	\$A0 0000 - \$A7 FFFF	
VDX1 Enable (VDX1EN*=0)	1	1	0	0	0	\$C0 0000 - \$C7 FFFF,	(Enables both VDX0 & VDX1)
	1	0	1	0	1	\$A8 0000 - \$AF FFFF	
MISC Enable (MISCEN*=0)	1	1	0	0	1	\$C8 0000 - \$CF FFFF	

7.2 Some Useful Random Logic Control Addresses

Enable VDX0	\$A0 0000] Video Expansion
Enable VDX1	\$A8 0000	
Enable Both VDX0 and VDX1	\$C0 0000	
Enable MISC	\$C8 0000	Miscellaneous Expansion

8. SCC



8.1 Address Decoding to Activate SCC

Device Addressed	Address Lines				Address Range
	A23	A22	A21	A20	
SCC Read (SCCEN*=0, SCCRD*=0)	1	0	0	1	\$90 0000 - \$9F FFFF
SCC Write (SCCEN*=0, SCCRD*=1)	1	0	1	1	\$B0 0000 - \$BF FFFF

8.2 Further SCC Address Decoding

	<u>A2</u>	<u>A1</u>	<u>A0</u>
LDS* = 0	x	x	1
LDS* = 1	x	x	0
Channel A	x	1	x
Channel B	x	0	x
Data Register	1	x	x
Control Register	0	x	x


(Note: x indicates "don't care": either 1 or 0)

- READ** The SCC uses the upper byte of the data bus, so use even (A0=0)
 Byte Read: SCC READ addresses when reading the SCC. This sets LDS* high
 A0 = 0 and the CPU reads data from D8-D15.
- RESET** A byte access to any odd (A0=1) SCC READ address sets LDS*
 Byte Read: and SCCRD* both low. This resets the SCC.
 A0 = 1
- WRITE** When writing to the SCC, you must use odd SCC WRITE addresses
 Byte Write: (A0=1), even though the SCC is on the upper byte of the data
 A0 = 1 bus. This sets LDS* low, and the CPU writes the same byte
 of data to D0-D7 and D8-D15, using a special feature of the
 68000 CPU: a write to the lower byte of the data bus also
 places the same data on the upper byte of the data bus.

8.3 Some Useful SCC Addresses

Channel A: Write to data register	\$BF FFFF
Read from data register	\$9F FFFE
Channel B: Write to data register	\$BF FFFD
Read from data register	\$9F FFFC
Channel A: Write to control register specified in Write Register 0	\$BF FFFB
Channel A: Read from control register specified in Write Register 0	\$9F FFFA
Channel B: Write to control register specified in Write Register 0	\$BF FFF9
Channel B: Read from control register specified in Write Register 0	\$9F FFF8
Reset SCC	\$9F FFFF

9. IWM



9.1 Address Decoding to Activate IWM

Device Addressed	Address Lines				Address Range
	A23	A22	A21	A20	
IWM (IWM*=0)	1	1	0	1	\$D0 0000 - \$DF FFFF

9.2 Further IWM Address Decoding


A12 }
 A11 } These three lines select one of the
 A10 } eight bits in the IWM State Register.
 A9 ----- When DEV* (IWM*) goes low, the IWM State
 Register bit selected by A12-A10 is set
 to the "value" (1 or 0) on line A9.
 A0 = 1 The IWM uses the lower byte of the data bus,
 so use A0 = 1 .

9.3 Some Useful IWM Addresses

These are addresses which use A12-A9 to set individual bits in the IWM State Register.

State Register Bit	IWM Function	Turbo Mac Address	
0	Phase 0: Low	\$DF E1FF	} (Disk drive control information)
	High	\$DF E3FF	
1	Phase 1: Low	\$DF E5FF	
	High	\$DF E7FF	
2	Phase 2: Low	\$DF E9FF	
	High	\$DF EBFF	
3	Phase 3: Low	\$DF EDFD	
	High	\$DF EFFF	
4	Motor: Off	\$DF F1FF	(Disables all drives)
	On	\$DF F3FF	(Enables selected drive)
5	Select: Drive 1	\$DF F5FF	(Selects internal drive)
	Drive 2	\$DF F7FF	(Selects external drive)
6	Disk Q6: Low	\$DF F9FF	} (IWM mode selects; called L6 and L7 in IWM document)
	High	\$DF FBFF	
7	Disk Q7: Low	\$DF FDFD	
	High	\$DF FFFF	

10. VIA



VIA (6522)

10.1 Address Decoding to Activate VIA

Device Addressed	Address Lines				Address Range
	A23	A22	A21	A20	
VIA (VMA*=0, A20*=1)	1	1	1	0	\$E0 0000 - \$EF FFFF

10.2 Further VIA Address Decoding

A12	}	These four lines select one of 16 VIA registers.
A11		
A10		
A9		

A0 = 0 The VIA uses the upper byte of
the data bus, so use A0 = 0 .

10.3 Some Useful VIA Addresses

These are addresses which use A12-A9 to select individual VIA registers.

Input or Output Register A	\$EF FFFE	(Do NOT use I-O Register A with Handshake: \$EFE3FE)
Input or Output Register B	\$EF E1FE	
Data Direction Register A	\$EF E7FE	(0-bits indicate inputs, while 1's are outputs)
Data Direction Register B	\$EF E5FE	
Timer 1 Counter: Low Byte	\$EF E9FE	(Associated with PB7)
High Byte	\$EF EBF E	
Timer 1 Latch: Low Byte	\$EF E9FE	
High Byte	\$EF EBF E	
Timer 2 Counter: Low Byte	\$EF F1FE	(Down-counter; may be associated with PB6)
High Byte	\$EF F3FE	
Shift Register	\$EF F5FE	(Shifts data into or out of VIA on CB2, clocked by Ph 2, Timer 2, or CB1)
Auxiliary Control Register	\$EF F7FE	
Peripheral Control Register	\$EF F9FE	
Interrupt Flag Register	\$EF FBF E	
Interrupt Enable Register	\$EF FDF E	

10.4 Turbo-Mac-Specific Information about VIA Registers

10.4.1 Port A Input, Output, and Data Direction Registers

Port A I-O Reg. <u>Bit</u>	VIA Line <u>Name</u>	Port A Data <u>Direction</u>	Computer Signal <u>Name</u>	<u>(Comments)</u>
7	PA7	<---- Input	<---- SCC.W-REQ*	(SCC, channel A OR B)
6	PA6	----> Output	---->	(not assigned)
5	PA5	----> Output	----> MDSEL	(Disk mode select)
4	PA4	----> Output	----> OVERLAY	(1 = ROM in low-memory)
3	PA3	----> Output	---->	(not assigned)
2	PA2	----> Output	----> SV2	(Sound volume: MSB)
1	PA1	----> Output	----> SV1	(Sound volume)
0	PA0	----> Output	----> SV0	(Sound volume: LSB)

Port A Data Direction Byte: \$7F

10.4.2 Port B Input, Output, and Data Direction Registers

Port B I-O Reg. <u>Bit</u>	VIA Line <u>Name</u>	Port B Data <u>Direction</u>	Computer Signal <u>Name</u>	<u>(Comments)</u>
7 (Tmr1)	PB7	----> Output	-----> SND.RES	(Hardware sound timer)
6 (Tmr2)	PB6	<---- Input	<----- H4	(1 = horizontal blanking)
5	PB5	<---- Input	<----- MSE.Y2	(Mouse Y2)
4	PB4	<---- Input	<----- MSE.X2	(Mouse X2)
3	PB3	<---- Input	<----- MSE.SW*	(0 = mouse switch pressed)
2	PB2	----> Output	-----> RTC*	(Enables real-time clock)
1	PB1	----> Output	-----> RTC.CLK	(Timer for clock data)
0	PB0	<---- In or Out	<--> RTC.DATA	(Data to or from clock)

Port B Data Direction Byte,
 when data is coming in from clock: \$86
 when data is going out to clock: \$87

10.4.3 Control Registers

<u>Peripheral Control Register Bit</u>	<u>VIA Line Controlled</u>	<u>Computer Signal or Interrupt Controlled</u>	<u>(Comments)</u>
7	----- CB2 <----->	KBD.DATA	(Data to or from keyboard)
6			
5	----- CB1 <----->	KBD.SCLK	(Clock for keyboard data)
4			
3	----- CA2 <----->	ONESEC	(1-second clock interrupt)
2			
1	----- CA1 <----->	VSYNC*	(∅ = video vertical blanking)
∅			

10.4.4 Interrupt Flag and Enable Registers

<u>Interrupt Flag Reg. Bit</u>	<u>VIA Function Flagged</u>	<u>Computer Signal Flagged</u>	<u>(Comments)</u>
7	IRQ* (any enabled VIA interrupts)	Also sets VIA IRQ*	(CPU interrupt IPL∅*)
6	Timer 1 (PB7)	SND.RES	(Hardware sound timer)
5	Timer 2		
4	CB1	KBD.SCLK	(Clock for keyboard data)
3	CB2	KBD.DATA	(Data to or from keyboard)
2	Shift Register	Eight bits of KBD.DATA Shifted	
1	CA1	VSYNC*	(Video vertical blanking)
∅	CA2	ONESEC	(1-second clock interrupt)

The Interrupt Enable Register is arranged just like the Interrupt Flag Register except that bit 7 is "Set/Clear":

<u>Bit 7 Value</u>	<u>Meaning of Values In Bits 6 Through ∅</u>
1	Each 1 enables the corresponding interrupt
∅	Each ∅ enables the corresponding interrupt

11. AUTO-VECTOR "READ" ADDRESSES

When servicing an interrupt, the CPU "reads" an address in the range \$FFFFFF0 - \$FFFFFFF. The exact address consists of ones on all address lines, except that address lines A3-A1 are determined by the three interrupt lines IPL2*-0*:

<u>Interrupting Device</u>	<u>Interrupt Line</u>	<u>Address Line</u>			<u>Address "Read"</u>
		<u>A3</u>	<u>A2</u>	<u>A1</u>	
VIA	IPL0*	0	0	1	\$FF FFF3
SCC	IPL1*	0	1	0	\$FF FFF5
VIA + SCC (Transient: Retry)	IPL1*+0*	0	1	1	\$FF FFF7
Interrupt Switch	IPL2*	1	0	0	\$FF FFF9
Int. + VIA	IPL2*+0*	1	0	1	\$FF FFFB
Int. + SCC	IPL2*+1*	1	1	0	\$FF FFFD
Int. + SCC + VIA	IPL2*+1*+0*	1	1	1	\$FF FFFF

No device is activated, and any data "read" is ignored. The only response of the system is that device OCD sets the signal VPA* low. This in turn causes the CPU to set VMA* low and to jump through the appropriate auto-vector location in low memory.

When any address in the range \$E00000-\$FFFFFF is accessed, the OCD sets VPA* low, and the CPU responds by setting VMA* low. However, the CPU does not do an auto-vector jump unless the address was "read" by the CPU in servicing an interrupt.

12. SOME USEFUL DECODING EQUATIONS

Note: while some device functions are selected by address lines directly, others are selected by Turbo Mac signals which are internally decoded as follows:

RAMEN* = 0 when OVERLAY=1 and A23=0 and A22=1 and A21=1
 or when OVERLAY=0 and A23=0 and A22=0

RAMR/W* = 0 when ASEL1=0 and ASEL0=0 and DMA0R/W*=0 (DMA Ch.0 write)
 or when ASEL1=0 and ASEL0=1 and DMA1R/W*=0 (DMA Ch.1 write)
 or when ASEL1=1 and ASEL0=0 and R/W*=0 (CPU write)

Device on Bus	Bus Multiplexor Signals (in AMU)	
	ASEL1	ASEL0
DMA Ch. 0	0	0
DMA Ch. 1	0	1
CPU	1	0
Video	1	1

RAM245EN0* = 0 when RAS0*=0 and VID/MU*=0 (and stays low for CAS0L,H*=0)
 or when DMUSEL*=0

RAM245EN1* = 0 when RAS1*=0 and VID/MU*=0 (and stays low for CAS1L,H*=0)
 or when DMUSEL*=0

ROMEN* = 0 when OVERLAY=1 and AS*=0 and R/W*=1
 and A23=0 and A22=0 and A21=0 and A20=0
 or when AS*=0 and R/W*=1 and A23=0 and A22=1 and A21=0 and A20=0

VDX0EN* = 0 when AS*=0 and A23=1 and A22=0 and A21=1 and A20=0 and A19=0
 or when AS*=0 and A23=1 and A22=1 and A21=0 and A20=0 and A19=0

VDX1EN* = 0 when AS*=0 and A23=1 and A22=0 and A21=1 and A20=0 and A19=1
 or when AS*=0 and A23=1 and A22=1 and A21=0 and A20=0 and A19=0

MISCEN* = 0 when AS*=0 and A23=1 and A22=1 and A21=0 and A20=0 and A19=1

DMUSEL* = 0 when MUSS=0 and AS*=0 and A23=0 and A22=1 and A21=0
 and A20=1 and A19=1 and A18=1

SCC EN* = 0 when ASD*=0 and A23=1 and A22=0 and A20=1

SCC RD* = 0 when AS*=0 and A23=1 and A22=0 and A21=0 and A20=1

IWM* = 0 when AS*=0 and A23=1 and A22=1 and A21=0 and A20=1

VPA* = 0 when AS*=0 and A23=1 and A22=1 and A21=1

VMA* = 0 when VPA*=0

A20* = 0 when A20=1