

## TECHNICAL MANUAL FOR

## AM-410

## DISK DRIVE CONTROLLER CIRCUIT BDARD SET

## Alphacro <br> TECHNICAL MANUAL FDR <br> AM-410 <br> DISK DRIVE CDNTRDLLER CIRCUIT BDARD SET



Manufactured By
ALPHA MICROSYSTEMS
17881 SKY PARK NDRTH
IRVINE, CALIFDRNIA 92714

PROPRIETARY NOTICE
This document and the information herein disclosed is the proprietary property of ALPHA MICRO, 17881 Sky Park North, Irvine, California 92714. Any person or entity to whom this document is furnished or having possession thereof, by acceptance, assumes custody thereof and agrees that the document is given in confidence and will not be copied or reproduced in whole or in part, nor used or revealed to any person in any manner except to meet the purposes for which it was delivered. Additional rights and obligations regarding this document and its contents may be defined by a separate written agreement with ALPHA MICROSYSTEMS, and if so, such separate written agreement shall be controlling.

## USER COMMENTS

FROM: NAM $\qquad$


NOTE: Use this form to communicate any errors, suggested changes, or general comments about this document.

If necessary, call us at:
(714) 957-6076

DOCUMENT: TITLE/NUMBER/REVISION

COMMENTS:

Paragraph Page
SECTION 1 GENERAL DESCRIPTION
1.0 Introduction ..... 1-1
1.1 Circuit Board Description ..... 1-1
1.2 Application ..... 1-1
SECTION 2 OPERATING DATA
2.0 Introduction ..... 2-1
2.1 Capabilities and Specifications ..... 2-1
2.2 Installation and Start-Up ..... 2-4
2.2.1 Installation ..... 2-4
2.2.2 System Start-Up. ..... 2-8
2.3 Interface Description ..... 2-9
2.3.1 S-100 Bus Interface ..... 2-9
2.3.2 Disk Drive Interface ..... 2-9
2.4 User Options ..... 2-14
2.4.1 Address Code ..... 2-14
2.4 .2 Interrupt Lines. ..... 2-14
2.4 .3 Boot Option ..... 2-14
2.4 .4 AM-100 Preparation ..... 2-14
SECTION 3 PROGRAMMING
3.0 Introduction ..... 3-1
3.1 Unique Software Considerations ..... 3-1
3.2 Addressing ..... 3-2
3.3 Initialization ..... 3-2
3.4 Command Register ..... 3-2
3.5 Status Register ..... 3-3
3.6 Interrupt Mode ..... 3-3
3.7 Handshake Sequence ..... 3-3
3.8 DMA Buffer ..... 3-7
3.8 .1 DMA Buffer Operation for Disk Write. ..... 3-10
Paragraph Page
SECTION 3 PROGRAMMING (Continued)
3.8.2 DMA Buffer Operation for Disk Read ..... 3-10
3.8.3 Physical Address ..... 3-11
3.9 Restore Command ..... 3-11
3.10 Status Check ..... 3-12
SECTION 4 FUNCTIONAL THEORY OF OPERATION
4.0 Introduction ..... 4-1
4.1 Circuit Board Operation ..... 4-1
4.1 .1 Power-Up Reset ..... 4-24
4.1.2 Addressing ..... 4-24
4.1.3 CPU Output ..... 4-24
4.1.3.1 Command Data ..... 4-25
4.1.3.2 Command Types ..... 4-25
4.1.3.3 Output Data ..... 4-30
4.1.4 CPU Input ..... 4-30
4.1.4.1 Status Register ..... 4-30
4.1.4.2 Status Word Formats ..... 4-31
4.1.4.3 Input Data Register. ..... 4-31
4.1.5 Boot Load Procedure. ..... 4-31
4.1.6 Interrupts ..... 4-33
4.1.7 Byte Clock Counter ..... 4-34
4.1.8 Disk Transfer Logic. ..... 4-34
4.1.9 Sector Counter ..... 4-34
4.1.10 Output to Disk Drive ..... 4-35
4.1.10.1 Data Write Logic ..... 4-35
4.1.10.2 Disk Drive Controls. ..... 4-36
4.1.11 Input From Disk Drive ..... 4-36
4.1.12 AM-410 Board Set Operations and Timing ..... 4-37
4.1.12.1 Data Transfer Operations ..... 4-37
4.1.12.2 Disk Transfer Operations ..... 4-38
4.1.12.3 Disk Read C1ocks ..... 4-39
ParagraphSECTION 4 FUNCTIONAL THEORY OF OPERATION(Continued)
4.1.12.4 Disk Write Clocks ..... 4-40
4.1.12.5 Sector Beginning Format Operations ..... 4-40
4.1.12.6 Sector End Format Operations ..... 4-42
4.1.12.7 DMA Transfer Operations ..... 4-43
4.2 Circuit Module Description ..... 4-44
4.2.1 CPU Microprocessor (AM-410-1, U10, U21) ..... 4-44
4.2.1.1 Instruction Op-Code Fetch ..... 4-49
4.2.1.2 Memory Read or Write Cycles. ..... 4-50
4.2.1.3 Input or Output Cycles ..... 4-51
4.2.1.4 Interrupt Request/Acknowledge Cyc1e ..... 4-51
4.2.1.5 CPU Instruction Set ..... 4-52
4.2.2 DMA Address Generator (AM-410-1, U10, U21) ..... 4-57
4.2.2.1 Architecture ..... 4-58
4.2.2.2 Control Modes ..... 4-62
4.2.2.3 Instructions ..... 4-63
4.2.3 Cyc1ic Redundancy Check (CRC) Generator/ Checker (AM-410-1, U15) ..... 4-65
4.2.4 Dual D Positive-Edge-Triggered F1ip-F1ops With Preset and C1ear (AM-410-2, U37, U40, U44) ..... 4-68
4.2.5 Dual J-K Negative-Edge-Triggered Flip-Flops With Preset and Clear (AM-410-1, U17). ..... 4-68
4.2.6 Decoder (AM-410-1, U25, U26; AM-410-2, U7, U42)4-69
4.2.7 Decoder/Demultiplexer (AM-410-1, U30) ..... 4-70
4.2.8 Data Selector/Multiplexer (AM-410-1, U13). ..... 4-71
4.2.9 Quad 2-Line to 1 -Line Data Selector/Multiplex-er (AM-410-2, U23, U43)4-72
4.2.10 Quad Inverting Two-Line to One-Line Data
Selector/Multiplexer (AM-410-1, U18, U19) ..... 4-73
4.2.11 Four-Bit Binary Counter with Asynchronous Clear (AM-410-2, U34) ..... 4-74

| Paragraph | Page |
| :---: | :---: |
|  | SECTION 4 FUNCTIONAL THEORY OF OPERATION (Continued) |
| 4.2 .12 | Four-Bit Binary Counter with Synchronous <br> C1ear (AM-410-2, U41). . . . . . . . . . . 4-77 |
| 4.2 .13 | Eight-Bit Serial In/Parallel Out Shift Register (AM-410-2, U31) . . . . . . . . . . . . 4-80 |
| 4.2 .14 | Eight-Bit Paralle1 In/Serial Out Shift Register (AM-410-2, U25) • . . . . . . . . . . . 4-81 |
| 4.2 .15 | Quad D F1ip-F1ops with C1ear (AM-410-2, U13, U19) . . . . . . . . . . . . . . . . . . . . . 4-8 |
| 4.2 .16 | Inverting Tri-State Buffer (AM-410-1, U34) . . 4-84 |
| 4.2 .17 | Octal D-Type F1ip-F1op with C1ear (AM-410-1, <br> U35) • . . . . . . . . . . . . . . . . . . . 4-85 |
| 4.2 .18 | Tri-State Hex Buffers (AM-410-1, U28; AM-410-2, U33) • • . . . . . . . . . . . . . . . . . . 4-86 |
| 4.2 .19 | Octa1 D-Type Transparant Latch (AM-410-1, U39) 4-87 |
| 4.2 .20 | $\begin{aligned} & \text { Tri-State D F1ip-F1ops (AM-410-1, U37, U38, } \\ & \mathrm{U} 40 \text {; AM-410-2, U8, U12, U14, U18, U20, U24, } \end{aligned}$ |
|  | U30) • . . . . . . . . . . . . . . . . . . . . 4-88 |
| 4.2 .21 | Dual 4-Bit Binary Counter (AM-410-2, U32). . . 4-89 |
| 4.2 .22 | 1024 x 4 Bit Static Random Access Memory (AM-410-1, U41, U42) . . . . . . . . . . . . . 4-90 |
| 4.2 .23 | Bus Comparator (AM-410-1, U27; AM-410-2, U26). 4-91 |
| 4.2 .24 | Tri-State Octal Buffers (AM-410-1, U36; |
|  | AM-410-2, U6). . . . . . . . . . . . . . . 4-92 |
| 4.2 .25 | Tri-State Inverting Octal Buffers (AM-410-2 |
|  | U36) • • . . . . . . . . . . . . . . . . . . 4-9 |
| 4.2 .26 | Bidirectional Transceiver (AM-410-1, U43). . . 4-9 |

Paragraph Page
SECTION 5 MAINTENANCE AND TROUBLESHOOTING
5.0 Introduction ..... 5-1
5.1 Circuit Board Checkout ..... 5-1
5.2 Warranty Procedures ..... 5-2
5.3 Troubleshooting Procedures ..... 5-2
5.3.1 Communications and Memory Test ..... 5-4
5.3.2 Positioning Test ..... 5-5
5.3 .3 Data Transfer Test ..... 5-6
5.3.4 Interrupt Circuitry Test ..... 5-8
5.3.5 All Tests ..... 5-8
5.3.6 Alignment Test ..... 5-8
5.3.7 Test Modifications ..... 5-9
5.4 Cartridge Module Drive (CMD) Alignment Pro- cedure ..... 5-9
5.4.1 Equipment Required ..... 5-11
5.4 .2 General CMD Alignment Principles ..... 5-12
5.4 .3 Initial Head Alignment Procedures ..... 5-16
5.4 .4 Cartridge Data Head Alignment Procedure ..... 5-29
5.4.5 Cartridge Servo Head Alignment Procedure ..... 5-30
5.4.6 Fixed Disk Module Data Read/Write Head Alignment Procedure ..... 5-30
5.4.7 Fixed Module Servo Head Alignment Procedure. ..... 5-32
5.5 Preventive Maintenance ..... 5-34
5.5.1 Prefilter and Absolute Filter Removal and Replacement ..... 5-36
5.5.2 Actuator Assembly Inspection and Cleaning with Fixed Disk Module Still in the Drive ..... 5-38
5.5.3 Power Supply Check ..... 5-38

## LIST OF ILLUSTRATIONS

Figure Page
1-1 AM-410 Simp1ified B1ock Diagram ..... 1-3
2-1 Disk Drive Interface Cabling ..... 2-5
2-2 Location of Jumpers for User Options. ..... 2-15
3-1 AM-410 Commands ..... 3-4
3-2 AM-410 Status Words ..... 3-5
3-3 DMA Buffer Operation. ..... 3-6
3-4 Handshake Sequence. ..... 3-8
3-5 DMA Transfer Sequence ..... 3-9
4-1 AM-410-1 Functional B1ock Diagram ..... 4-3
4-2 AM-410-2 Functiona1 B1ock Diagram ..... 4-5
4-3 Status Word Formats ..... 4-32
4-4 Data Transfer Timing. ..... 4-37
4-5 Disk Transfer Timing. ..... 4-38
4-6 BYTCLK-BYTENB Timing. ..... 4-39
4-7 Disk Write Timing ..... 4-40
4-8 Sector Beginning Timing ..... 4-41
4-9 Sector End Format Timing. ..... 4-42
4-10 DMA Transfer Timing ..... 4-43
4-11 CPU Block Diagram ..... 4-45
4-12 CPU Registers ..... 4-45
4-13 CPU Pin Configuration ..... 4-45
4-14 DMA Address Generator Connections ..... 4-5 8
4-15 DMA Address Generator Block Diagram ..... 4-59
4-16 Control Register Format Definition ..... 4-60
4-17 CRC Checker Connections ..... 4-66
4-18 CRC Equivalent Circuit for $X^{16}+x^{15}+x^{2}+1$ ..... 4-67
4-19 CRC Check Word Generation ..... 4-67
4-20 Dual D F1ip-F1op Connections ..... 4-68
4-21 J-K F1ip-F1op Connections ..... 4-68
4-22 Decoder Connections ..... 4-69
4-23 Decoder/Demultiplexer Connections ..... 4-70
4-24 Data Selector/Multiplexer Logic and Connections ..... 4-71
4-25 Quad 2-Line to 1 -Line Data Selector/Multiplexer Connections ..... 4-72
4-26
Quad Inverting 2-Line to 1 -Line Data Selector/ Multiplexer Connections ..... 4-73
4-27 Binary Counter with Asynchronous Clear Logic and Connections ..... 4-75
4-28 Binary Counter with Synchronous Clear Logic and Connections ..... 4-78
4-29 Eight-Bit Shift Register Logic and Connections. ..... 4-80
4-30 Eight-Bit Parallel-In/Serial-Out Shift Register Logic and Connections ..... 4-81
4-31 Quad D F1ip-Flops with Clear, Logic and Connec- tions ..... 4-83
4-32 Inverting Tri-State Buffer Logic and Connections. ..... 4-84
4-33 Octal D-Type F1ip-Flop with Clear, Logic and Connections ..... 4-85
4-34 Tri-State Hex Buffer Logic and Connections. ..... 4-86
4-35 Transparent Latch Logic and Connections ..... 4-87
4-36 Tri-State D F1ip-Flop Connections ..... 4-88
4-37 Four-Bit Binary Counter Connections ..... 4-89
4-38 RAM Connections ..... 4-90
4-39 Bus Comparator Connections ..... 4-91
4-40 Tri-State Octal Buffer Logic and Connections. ..... 4-92
4-41 Tri-State Inverting Octal Buffers Logic and Con- nections ..... 4-93
4-42 Bidirectional Transceiver Logic and Connections ..... 4-94
Figure ..... Page
5-1 Head/Arm Removal and Replacement and Alignment ..... 5-13
5-2 Head Alignment Block Diagram ..... 5-15
5-3 Guard-Band Waveform Pattern ..... 5-22
5-4 Balanced Dibit Pattern ..... 5-22
5-5 Carriage Locking Tool-Head Alignment Position ..... 5-24
5-6 Filter Removal and Replacement ..... 5-37
Table Page
2-1 AM-410 Specifications ..... 2-2
2-2 S-100 Bus Interface Signals List. ..... 2-6
2-3 Disk Drive Interface Signals List ..... 2-10
4-1 AM-410 Signals List ..... 4-7
4-2 S-100 Bus Interface Signal Descriptions ..... 4-10
4-3 Disk Drive Interface Signal Descriptions. ..... 4-13
4-4 Tag Bus Decode ..... 4-20
4-5 Non-Disk Command Bits ..... 4-23
4-6 Non-Disk Command Formats ..... 4-24
4-7 Disk Command Bits ..... 4-25
4-8 Disk Command Codes ..... 4-26
4-9 CPU Signal List ..... 4-43
4-10 CPU Instruction Set ..... 4-50
4-11 DMA Register Instructions ..... 4-60
4-12 CRC Polynomial Select Codes ..... 4-64
5-1 Maintenance Index and Schedule ..... 5-34
5-2 Maintenance Materials ..... 5-35
6-1 AM-410-1 Component Cross-Reference List ..... 6-1
6-2 AM-410-2 Component Cross-Reference List ..... 6-2

## SECTION 1

GENERAL DESCRIPTION
1.0 INTRODUCT ION.

This manual provides operating and maintenance instructions for the AM-410 Disk Drive Controller circuit board set manufactured by Alpha Microsystems Inc., located in Irvine, California. Circuit board description, operating and usage instructions, programming, theory of operation, and maintenance instructions are included to provide the user with the information necessary to utilize this circuit board to its full capability.

### 1.1 CIRCUIT BOARD DESCRIPTION.

The AM-410 Disk Drive Controller circuit board set provides data processing, control and interface capability between a standard S-100 Bus system and one to four CDC 9448 (Phoenix) hard disk drives. A CPU microprocessor, a DMA address generator, a Random Access Memory (RAM) with associated control logic provide the sophisticated data processing necessary for control of up to four 90 -megabyte disk drives. A 2 K Read Only Memory (ROM) is contained on the boards to provide a bootstrap load program and also to contain the microcode necessary for the CPU module operation.

A simplified block diagram of the circuit board is shown in Figure 1-1. For a complete detailed description of circuit board operation, see Section 4 of this manual. For programming requirements, see Section 3 of this manual.

### 1.2 APPLICATION.

This circuit board set provides the data processing and interface capability necessary for operation of up to four CDC 9448 (Phoenix) hard disk drives. This single spindle drive has a formatted capacity of 90 million bytes. Data is transferred
at an average rate of 9.67 MHz between the controller and drives. See Section 2 of this manual for wiring instructions and system interface information. For complete information on the disk drive, see the Control Data Corporation 9448 Hardware Maintenance Manual.


Figure 1-1. AM-410 Simp1ified Block Diagram

## SECTION 2 <br> OPERATING DATA

### 2.0 INTRODUCTION.

This section contains information on the use of the AM-410 Disk Controller circuit board set. Capabilities, specifications, interface wiring, and user option descriptions are provided for the successful integration of the AM-410 into the user's system.

### 2.1 CAPABILITIES AND SPECIFICATIONS.

This circuit board set operates from the standard S-100. Bus structure to interface with the CDC 9448 (Phoenix) hard disk drive with 90 megabyte formatted capacity (including 15 megabyte removable cartridge). The two-board set can interface with up to four disk drives. Detailed specifications are contained in Table 2-1.

Table 2-1. AM-410 Specifications

| PARAMETER | SPECIFICATIONS |
| :---: | :---: |
| CPU Interface | Standard S-100 Bus |
| Drives per Controller | 1-4 |
| Printed Circuit Boards | 2 |
| Data Transfer Modes | Programmed Multi-Level Interrupts, Full Sector Block Transfers. |
| ```Data Transfer - Controller to Disk``` | Serial |
| Data Transfer - Controller to Computer | 8-bit bytes Paralle1 |
| Data Transfer Format | 512 bytes per sector, plus CRC and sentinel check bytes. |
| On-Board Buffer | 1024 bytes |
| Error checking | CRC Error Code |
| Input Power | +8 volts dc @2.5 amps, -16 volts dc @0.45 amps |
| Interconnections | Two mounting slots of an S-100 bus chassis. One 60-pin cable to first drive (100 feet maximum cumulative length on four drives). Four 26-pin radial cables with one cable to each drive (50 feet maximum individual length). |

Table 2-1 (Cont.). AM-410 SPECIFICATIONS

| PARAMETER | SPECIFICATIONS |
| :---: | :---: |
| Dimensions | $5 \frac{1}{4}{ }^{\prime \prime} \times 10^{\prime \prime}(13.3 \mathrm{~cm} \mathrm{x} 25.4 \mathrm{~cm})$ |
| Environment (operating) |  |
| Temperature <br> Humidity | $60^{\circ}$ to $90^{\circ} \mathrm{F}\left(16^{\circ}\right.$ to $\left.32^{\circ} \mathrm{C}\right)$ <br> $10 \%$ to $80 \%$ (non-condensing) |

### 2.2 INSTALLATION AND START-UP.

When the AM-410 circuit board set is received, it is ready for use. No adjustment or calibration is required for operation. The hardware requirements for installation and use are described in this section and the software requirements are described in Section 3.

### 2.2.1 INSTALLATION.

First ensure that the proper power wiring is available and that the correct voltages are connected to the disk drive and to the various pins of the circuit board as shown in Table 2-2. Connect the cables to the disk drives and connect the cable between the two circuit boards as shown in Figure 2-1.

NOTE
When installing the radial cables (gray), be sure that it is inserted correctly as there are no guides for this connector. Card one in the disk drive may be removed for easier access. In the Phoenix, pin one is up; and on the $A M-410$, pin one is to the edge. The cable plugs into the face of the board.

Normally the standard grounding is adequate. If desired, a ground wire may be added between the lower right rear of the Phoenix to the back of the CPU chassis.

## CAUTION

Use extreme care when closing the deck or the card cage to be sure that the cables near the card cage at the power supply are not pinched.


Figure 2-1. Disk Drive Interface Cab1ing

Table 2-2. S-100 Bus Interface Signals List

| MNEMONIC | NAME | PIN |
| :---: | :---: | :---: |
| A0 | Address 0 | 79 |
| A1 | Address 1 | 80 |
| A 2 | Address 2 | 81 |
| A3 | Address 3 | 31 |
| A 4 | Address 4 | 30 |
| A 5 | Address 5 | 29 |
| A6 | Address 6 | 82 |
| A 7 | Address 7 | 83 |
| A8 | Address 8 | 84 |
| A9 | Address 9 | 34 |
| A10 | Address 10 | 37 |
| A11 | Address 11 | 87 |
| A12 | Address 12 | 33 |
| A13 | Address 13 | 85 |
| A14 | Address 14 | 86 |
| A15 | Address 15 | 32 |
| DATAIN 0 | Input Data Bit 0 | 95 |
| DATAIN 1 | Input Data Bit 1 | 94 |
| DATAIN 2 | Input Data Bit 2 | 41 |
| DATAIN 3 | Input Data Bit 3 | 42 |
| DATAIN 4 | Input Data Bit 4 | 91 |
| DATAIN 5 | Input Data Bit 5 | 92 |
| DATAIN 6 | Input Data Bit 6 | 93 |
| DATAIN 7 | Input Data Bit 7 | 43 |

Table 2-2 (Cont.). S-100 Bus Interface Signals List

| MNEMONIC | NAME | PIN |
| :---: | :---: | :---: |
| DATAOUT 0 <br> DATAOUT 1 <br> DATAOUT 2 <br> DATAOUT 3 <br> DATAOUT 4 <br> DATAOUT 5 <br> DATAOUT 6 <br> DATAOUT 7 | Output Data Bit 0 Output Data Bit 1 Output Data Bit 2 Output Data Bit 3 Output Data Bit 4 Output Data Bit 5 Output Data Bit 6 Output Data Bit 7 | $\begin{aligned} & 36 \\ & 35 \\ & 88 \\ & 89 \\ & 38 \\ & 39 \\ & 40 \\ & 90 \end{aligned}$ |
| PDBIN | Data Bus in | 78 |
| PHANTOM | Phantom | 67 |
| $\overline{\text { PWR }}$ | Write Strobe | 77 |
| $\overline{\text { PRESET }}$ | Reset | 75 |
| SINP | I/O Input Cycle | 46 |
| SOUT | I/O Output Cycle | 45 |
| $\overline{\mathrm{VI} 0}$ $\overline{\mathrm{VI} 1}$ $\overline{\mathrm{VI} 2}$ $\overline{\mathrm{VI} 3}$ $\overline{\mathrm{VI} 4}$ $\overline{\mathrm{VI} 5}$ $\overline{\mathrm{VI} 6}$ $\overline{\mathrm{VI} 7}$ | Interrupt 0 <br> Interrupt 1 <br> Interrupt 2 <br> Interrupt 3 <br> Interrupt 4 <br> Interrupt 5 <br> Interrupt 6 <br> Interrupt 7 | $\begin{array}{r} 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \end{array}$ |
| $+8 \mathrm{VDC}$ | +8VDC | 1, 51 |
| GND | Ground | 50, 100 |

NOTE
When inserting the disk cartridge, make sure that all four of the steel carrier pins go into the white rails. If a cartridge cannot be removed, this may be the problem and the loading mechanism must be removed to remove the cartridge.

### 2.2.2 SYSTEM START-UP.

Cycle up the Phoenix drive using the START/STOP switch on the front panel as described in the Phoenix manual. Normally the AC switch on the back of the Phoenix drives should never be turned off. The CPU box may be turned off and on safely while the Phoenix is cycled down. The RESET button should be held down whenever the CPU box power is switched to avoid false FAULTS.

When the Phoenix disk drive is first received, it must be purged (AC blower on, front panel switch in the STOP position) with the cartridge in place for at least two hours. All new cartridges should be purged for at least one hour before using. In general, purging is required anytime the drive has been opened or the AC blower has been turned off.

On board one inside the Phoenix, the two switches are normally switched away from each other and the red LED is on. With the AM-410, it is possible to have both switches forward. In this position, power fail protection is better but the Phoenix may be more sensitive to power fluctuations.

The DIP switch on the Phoenix servo board selects the sectoring and should have 1,3 , and 6 off.

### 2.3 INTERFACE DESCRIPTION.

The AM-410 Disk Controller Circuit board set provides interface capability between the standard S-100 Bus and CDC 9448 (Phoenix) disk drives.

### 2.3.1 S-100 BUS INTERFACE.

The AM-410 circuit board set is fully $\mathrm{S}-100$ bus compatible. The board and its associated disk drives are addressed through the address lines and data is transferred through the standard data in and data out ports. The $\mathrm{S}-100$ bus connections are made via the bottom edge connector and are listed in Table 2-2. For a complete description of these signals and their operation in the AM-410, see Section 4 of this manual.

### 2.3.2 DISK DRIVE INTERFACE.

One AM-410 Circuit Board set accommodates a maximum of four Phoenix disk drives. Interface connections are made through two cables for each drive. One cable connects to all four drives in a daisy chain ( 30 twisted pair conductors) and the other cable connects from the AM-410 directly to each disk drive (26 conductor flat ribbon cable called radial cable). Pin one on the daisy chain cable is identified by a light brown and dark brown pair of wires along one edge. Connect pin one of the cable to pin one of the connector on both the drive and the AM-410. Terminate only the last drive in sequence on the daisy chain cable using the terminator card as described in the Phoenix manual.

For further information and drive preparation, see the Control Data Manual on the 9448 Cartridge Module Drive. Interface cabling is shown in Figure $2-1$ and all interface signals are listed in Table 2-3. For further information on operation of the AM-410 interface, see Section 4 of this manual.

Table 2-3. Disk Drive Interface Signals List

| SI GNAL | NAME | AM-410-2 <br> INPUT/ <br> OUTPUT | PIN |
| :---: | :---: | :---: | :---: |
| AMDETECT | Address Mark Found | Out | $\begin{aligned} & +P 1-50 \\ & -P 1-20 \end{aligned}$ |
| Bit 0 | Tag Bus Bit 0 | Out | $\begin{aligned} & +P 1-34 \\ & -P 1-4 \end{aligned}$ |
| Bit 1 | Tag Bus Bit 1 | Out | $\begin{aligned} & +P 1-35 \\ & -P 1-5 \end{aligned}$ |
| Bit 2 | Tag Bus Bit 2 | Out | $\begin{aligned} & + \text { P1-36 } \\ & -P 1-6 \end{aligned}$ |
| Bit 3 | Tag Bus Bit 3 | Out | $\begin{aligned} & +P 1-37 \\ & -P 1-7 \end{aligned}$ |
| Bit 4 | Tag Bus Bit 4 | Out | $\begin{aligned} & +\mathrm{P} 1-38 \\ & -\mathrm{P} 1-8 \end{aligned}$ |
| Bit 5 | Tag Bus Bit 5 | Out | $\begin{aligned} & + \text { P1-39 } \\ & - \text { P1-9 } \end{aligned}$ |
| Bit 6 | Tag Bus Bit 6 | Out | $\begin{aligned} & +P 1-40 \\ & -P 1-10 \end{aligned}$ |
| Bit 7 | Tag Bus Bit 7 | Out | $\begin{aligned} & +\mathrm{P} 1-41 \\ & -\mathrm{P} 1-11 \end{aligned}$ |

Table 2-3 (Cont.). Disk Drive Interface Signals List

| S I GNAL | NAME | AM-410-2 <br> INPUT/ <br> OUTPUT | PIN |
| :---: | :---: | :---: | :---: |
| Bit 8 | Tag Bus Bit 8 | Out | $\begin{aligned} & +P 1-42 \\ & -P 1-12 \end{aligned}$ |
| Bit 9 | Tag Bus Bit 9 | Out | $\begin{aligned} & +\mathrm{P} 1-43 \\ & -\mathrm{P} 1-13 \end{aligned}$ |
| DATA CLK | Read Clock | In | $\begin{aligned} & \mathrm{P} 2-\mathrm{P} 5 \\ & +\quad 17 \\ & -\quad 5 \\ & \text { GND } 4 \end{aligned}$ |
| FAULT | Fault | In | $\begin{aligned} & +P 1-45 \\ & -P 1-15 \end{aligned}$ |
| INDEX | Disk Index | In | $\begin{aligned} & +P 1-48 \\ & -P 1-18 \end{aligned}$ |
| ONCYL | On Cylinder | In | $\begin{aligned} & +P 1-47 \\ & -P 1-17 \end{aligned}$ |
| OPEN CABLE DETECTOR | Open Cable Detector | Out | $\begin{aligned} & +P 1-44 \\ & -P 1-14 \end{aligned}$ |
| POWER SEQ HOLD POWER SEQ PICK | Power Sequence Hold <br> Power Sequence Pick | Out <br> Out | $\begin{aligned} & \text { P1-59 } \\ & \text { P1-29 } \end{aligned}$ |
| READ DATA | Read Data | In | $\begin{aligned} & \text { P2-P } 5 \\ & +\quad 16 \\ & -\quad 3 \\ & \text { GND } 15 \end{aligned}$ |

Table 2-3 (Cont.). Disk Drive Interface Signals List

| SIGNAL | NAME | AM- 410-2 <br> INPUT/ <br> OUTPUT | PIN |
| :---: | :---: | :---: | :---: |
| SECTOR | Sector Pulse | In | $\begin{aligned} & +\mathrm{P} 1-55 \\ & -\mathrm{P} 1-25 \end{aligned}$ |
| SEEK END | Seek Operation End | In | $\begin{aligned} & \text { P2-P5 } \\ & +23 \\ & -10 \\ & \text { GND } 21 \end{aligned}$ |
| SEEKERR | Seek Error | In | $\begin{aligned} & +\mathrm{P} 1-46 \\ & -\mathrm{P} 1-16 \end{aligned}$ |
| SERVO CLK | Servo Clock | In | $\begin{aligned} & \text { P2-P5 } \\ & +\quad 14 \\ & -\quad 2 \\ & \text { GND } 1 \end{aligned}$ |
| TAG 1 (CYL) | Tag 1 (Cy1inder Address) | Out | $\begin{aligned} & +\mathrm{P} 1-31 \\ & -\mathrm{P} 1-1 \end{aligned}$ |
| TAG 2 (HEAD) | Tag 2 (Head/Vol. Select) | Out | $\begin{aligned} & +P 1-32 \\ & -P 1-2 \end{aligned}$ |
| TAG 3 (CMD) | Tag 3 (Control <br> Select) | Out | $\begin{aligned} & +\mathrm{P} 1-33 \\ & -\mathrm{P} 1-3 \end{aligned}$ |
| UNIT SELECT BUS 0 | Unit Select Bit $2^{0}$ | Out | $\begin{aligned} & +\mathrm{P} 1-53 \\ & -\mathrm{P} 1-23 \end{aligned}$ |

Table 2-3 (Cont.). Disk Drive Interface Signals List

| S I GNAL | NAME | AM-410-2 <br> INPUT / OUTPUT | PIN |
| :---: | :---: | :---: | :---: |
| UNIT SELECT BUS 1 | Unit Select Bit $2^{1}$ | Out | $\begin{aligned} & +\mathrm{P} 1-54 \\ & -\mathrm{P} 1-24 \end{aligned}$ |
| UNIT SELECT BUS 2 | Unit Select Bit $2^{2}$ | Out | $\begin{aligned} & +P 1-56 \\ & -P 1-26 \end{aligned}$ |
| UNIT SELECT BUS 3 | Unit Select Bit $2^{3}$ | Out | $\begin{aligned} & +\mathrm{P} 1-57 \\ & -\mathrm{P} 1-27 \end{aligned}$ |
| $\begin{aligned} & \text { UNIT SELECT } \\ & \text { TAG } \end{aligned}$ | Unit Select Tag | Out | $\begin{aligned} & +P 1-52 \\ & -P 1-22 \end{aligned}$ |
| UREADY | Unit Ready | In | $\begin{aligned} & + \text { P1-49 } \\ & -\mathrm{P} 1-19 \end{aligned}$ |
| WRITE CLK | Write Clock | Out | $\begin{aligned} & \mathrm{P} 2-\mathrm{P} 5 \\ & +\quad 19 \\ & -\quad 6 \\ & \text { GND } 7 \end{aligned}$ |
| WRITE DATA | Write Data | Out | $\begin{aligned} & \text { P2-P5 } \\ & +\quad 20 \\ & -\quad 8 \\ & \text { GND } 18 \end{aligned}$ |
| WRPROT | Write Protected | In | $\begin{aligned} & +\mathrm{P} 1-58 \\ & -\mathrm{P} 1-28 \end{aligned}$ |

### 2.4 USER OPTIONS.

Some features of the AM-410 can be changed by selection of jumpers at the user's option. Location of the jumper pads is shown in Figure 2-2.

### 2.4.1 ADDRESS CODE.

Circuit board addressing can be selected at the user's option for any address block (in increments of four) on the address lines AD2-AD7. The standard address (DO Hex) is contained in etch when the circuit board is manufactured. To change the address, cut the desired etch and leave open for pull up or jumper to ground to generate the desired board address.

### 2.4.2 INTERRUPT LINES.

Interrupt compatibility for any $\mathrm{S}-100$ bus system is provided with jumpers to any of the vectored interrupt lines VIO-VI7. Attach the jumper wire from the pad located as shown in Figure 2-2 to the desired interrupt line. The standard interrupt line is VI2 which is contained in etch. Cut this jumper to change the interrupt.

### 2.4.3 BOOT OPTION.

The AM-410 contains a bootstrap loader program contained in an internal PROM that the user may utilize. If the user decides to boot from another source, the boot feature must be disabled with a jumper block as shown in Figure 2-2. When using the AM-410 subsystem with the AM-100/T CPU, always disable the boot feature.

### 2.4.4 AM-100 PREPARATION.

If the A1pha Micro AM-100 CPU is used in the system, the interrupt jumper must be added on the CPU board set at VI2 for compatibility with the AM-410.


INTERRUPT JUMPER


Figure 2-2. Location of Jumpers for User Options

## SECTION 3

## PROGRAMMING

3.0 INTRODUCTION.

This section describes the programming requirements for the AM-410 circuit board. Circuit board addressing, bootstrap loader, and AM-410 internal programming are described for complete system compatibility.

When the AM-410 circuit board is received, it is ready for use with the CDC 9448 (Phoenix) disk drive as described in Section 2 of this manual. The bootstrap loader and the microcode contained in internal firmware is designed only for this disk drive.

### 3.1 UNIQUE SOFTWARE CONSIDERATIONS.

One of the most important differences between the Storage Module family of drives and conventional drives is that the software must accept media flaws. The track and bit densities are so great with these high capacity memory disks that it is impossibie to manufacture platters with no media flaws. Therefore, software consideration is made for these faulty blocks.

The technique used to detect and flag these blocks writes to every block and reads from every block and flags the bit map of any blocks that are faulty. To accommodate this technique, a new program called "CRT410" is included and a1so new versions of old programs.

NOTE
Because of media flaws that are inherent to the Storage Module family, it is not possible to copy physical records to physical records.

### 3.2 ADDRESSING.

The AM-410 and associated disk drives are addressed through the S-100 bus address lines. The circuit board address is jumper selectable by the jumpers connected to U27. Pull-ups to either +5 V or ground jumpers select the board address on S-100 bus address 1 ines AD2-AD7. Address DO (Hex) is etched in the board to occupy I/O ports D0 and D1 (Hex).

### 3.3 INITIALIZATION.

On initial power-up or reset, the AM-410 goes into a dormant state waiting for initialization. With the boot option enabled, the phantom signal is activated, disabling any phantom controlled memory. The S-100 bus is enabled to access the bootstrap loader contained in the AM- 410 PROM.

The $2 \mathrm{~K} \times 8$ PROM (U31) contains both the bootstrap routine and the controller microcode. The microcode resides in the first 1 K bytes, and the bootstrap routine resides in the second 1 K bytes of this PROM. The current bootstrap routine is written in AM-100 code. However, other user codes may be used.

NOTE
If the user code contained in the AM-410
PROM is changed from the current boot routine, the microcode in the first 1 K of memory must be duplicated exactly.

Initialization of the AM-410 is accomplished by writing a zero byte into the AM-410 command register during system initialization. The on board CPU finishes initialization of the disk controller and releases the Phantom signal.

### 3.4 COMMAND REGISTER.

The command register receives AM- 410 commands from the S-100 bus. It is accessed by writing to the selected address.

The legal base addresses are in multiples of four from the first address FF00 (Hex) to FFFC (Hex) in increments of four. A software handshake sequence must be used for the command transfer (see paragraph 3.7). FFDO (Hex) is the base address when it is shipped from the factory.

There are two basic types of commands used for operation of the AM-410 system; non-disk commands and disk commands. Both types are described in Figure 3-1.

### 3.5 STATUS REGISTER.

The status register is used to determine the current status of the AM-410 controller. It is accessed from the $\mathrm{S}-100$ bus by reading from the user selected base address of the circuit board FFDO (Hex). The format of the status register is described in Figure 3-2.

### 3.6 INTERRUPT MODE.

The interrupt mode in the AM-410 can be selected by both disk and non-disk commands. If the interrupt mode is selected, the interrupt occurs at the completion of the current AM-410 command. The interrupt must be cleared by the user by setting bit $6=1$ of any non-disk command.

### 3.7 HANDSHAKE SEQUENCE.

A handshaking type interaction is required between the AM-410 circuit board and the CPU any time a command is sent to the AM-410. This handshaking is a software operation that uses bit 7 of the Status Register. Handshake operations proceed in the following sequence:

1. A command is sent from the $S-100$ bus to the Command Register.
2. The system software waits for bit 7 of the Status Register to become a 1 to guarantee that the AM-410 has received the command.

NON-DISK COMMANDS:


DISK COMMANDS:

$1=\operatorname{SEEK}$
TRACK

Figure 3-1. AM-410 Commands

| $D 7$ | $D 6$ | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CR |  |  |  |  |  |  |  |
| DISK ERROR CODES $\longrightarrow$ |  |  |  |  |  |  |  |

05 (HEX) = DISK NOT READY
OB (HEX) = DISK WRITE PROTECTED
OF (HEX) = DISK FAULT (THE CODE FOR THE FAULT IS LOCATED IN THE DATA REGISTER (BASE ADDRESS +1).

DATA REGISTER BITS FOR DISK FAULTS ONLY

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DN | CR | WP | AM | UR | OC | SE | FL |

```
DN = DONE. INDICATES THE STATUS OF THE DMA TRANSFER (ALWAYS CLEARED).
\(C R=\) CRC ERROR. INDICATES A CRC ERROR HAS OCCURRED.
\(W P=\) WRITE PROTECT. INDICATES THAT THE DISK IS PROTECTED (ALWAYS CLEARED).
\(A M=\) ADDRESS MARK. NOT USED (ALWAYS CLEARED).
UR \(=\) UNIT READY (ALWAYS CLEARED).
OL \(=\) ON CYLINDER. INDICATES THAT THE DRIVE DID NOT ARRIVE ON CYLINDER IN TIME
SE \(=\) SEEK ERROR. INDICATES THAT AN INVALID CYLINDER NUMBER WAS ISSUED TO THE DRIVE.
\(F L=\) FAULT. A DRIVE FAULT HAS OCCURRED (SEE DRIVE MANUAL).
```

Figure 3-2. AM-410 Status Words


Figure 3-3. DMA Buffer Operation
3. The system software writes a zero into the Command Register to clear the previous command.
4. The system software waits until bit 7 of the Status Register becomes a 0 indicating that the Command Register has been cleared and the command has been executed.

This completes the handshake operation and the program continues.
3.8 DMA BUFFER.

The DMA buffer is the 1 K RAM in the AM-410. A11 data transfers to or from the disk memory must pass through this buffer and are handled by the DMA logic.

The DMA buffer is accessed by addressing the AM-410 base address plus one and all data between the AM-410 and the S-100 bus must pass through this single port. No DMA type operations occur between the AM-410 and system memory because they are handled on a programmed basis only. The microcode initializes the buffer and sets the DMA channels for proper operation as shown in Figure 3-3. The Handshake sequence is shown in Figure 3-4, and the data transfer sequence is shown in Figure 3-5.

The starting location within the buffer is determined by bits 4 and 5 of non-disk commands. The RAM base address (D5 0 , D4=0) points to the first location in the DMA buffer. The first eight locations of this buffer are used to store information regarding retry count, drive select, and track/sector/head select.

The data buffer address ( $\mathrm{D} 5=0, \mathrm{D} 4=1$ ) points to the start of 512 data bytes within the buffer and begins at the ninth byte. The user pointer address ( $D 5=1, \mathrm{D} 4=0$ ) points to a location within the DMA buffer which may be loaded by the user to point to other buffer memory locations for data transfer or the start of user defined microcode. The actual location is the last two bytes of the 1 K RAM used for the DMA buffer. The user


Figure 3-4. Handshake Sequence


Figure 3-5. DMA Transfer Sequence
pointer ( $\mathrm{D} 5=1, \mathrm{D} 4=1$ ) is used to make indirect data transfers or jumps to microcode using the user pointer.
3.8.1 DMA BUFFER OPERATION FOR DISK WRITE.

Transferring data to the DMA buffer and then performing disk write operations takes place as follows:

1. Send DMA write command 06 (Hex) to the AM- 410 command register and perform a handshake.
2. Send retry count to AM-410 DMA buffer (normally 8).
3. Send disk unit Number (0-3) to DMA buffer.
4. Write physical address plus two bytes of zeros ( 6 bytes total), sector, head, cylinder (2 bytes).
5. Send data ( $0-512$ bytes) to DMA buffer.
6. Send disk write command 19 (Hex), or 99 (Hex) for interrupt, to AM-410 command register and perform a handshake.
7. Read AM-410 status register and check for zero condition indicating no error.
8. Continue with next command if no errors are detected.

### 3.8.2 DMA BUFFER OPERATION FOR DISK READ.

Transferring data from the disk into the DMA buffer and then reading the DMA buffer is performed as follows:

1. Send a DMA write command 06 (Hex) to the AM- 410 command register and perform a handshake.
2. Write retry count into the DMA buffer.
3. Write disk unit number (0-3) into the DMA buffer.
4. Write physical address plus two bytes of zeros (six bytes total), sector, head, cylinder (2 bytes).
5. Write disk read command 15 (Hex), or 95 (Hex) for interrupt, to the AM-410 command register and perform a handshake.
6. Read AM-410 status register and check for zero
condition indicating that no errors have occurred. 7. Assuming that no errors occurred during the disk read, send the DMA read command 12 (Hex), or 92 (Hex) for interrupts to the AM- 410 command register and perform the normal handshake.
7. Read one byte of data from the DMA buffer and discard it (the first byte is always invalid data).
8. Read the valid data ( 1 to 512 bytes) from the DMA buffer.

### 3.8.3 PHYSICAL ADDRESS.

The term physical address refers to a four byte block pointing to the cylinder/sector/head within the drive. The user enters these four bytes in the following order:

1. Sector (1 byte)
2. Head (1 byte)
3. Cylinder (2 bytes)

A valid sector number is between zero and the maximum number of sectors around a disk track. A valid head number is between zero and the maximum number of heads in the drive. A valid cylinder number is a two byte number between zero and the maximum number of cylinders within a drive. The valid numbers for the CDC Phoenix drive are:

1. Sectors 0-35
2. Heads 0-5
3. Cylinders 0-807

### 3.9 RESTORE COMMAND.

The restore command is used to reset the disk logic and force the disk head to return to track zero. The user may force a restore command with a disk command 3 (Hex), or the microcode will exercise the restore command on its own following certain errors.

If a disk fault occurs, the microcode attempts one restore and then checks the fault status again. If the fault still exists, the microcode aborts the command operation and reports an error to the CPU.
3.10 STATUS CHECK.

The Read and Write Status check commands are used to access specific status information from the disk drive.

The Write Status check command is used to determine if the currently addressed disk is write protected. It does not attempt to actually write any data. If the addressed disk is write protected, error code $O B$ (Hex) is placed in the status register.

The Read Status check command (if SEEK bit 4 is on) seeks for the currently addressed track and then returns. Data is not read from the disk. If an error occurred, an error code is placed in the status register.

## SECTION 4 <br> FUNCTIONAL THEORY OF OPERATION

### 4.0 INTRODUCTION.

The AM-410 Disk Controller circuit board set contains integrated circuit elements for the data processing necessary for the performance of the functions described in Sections 1, 2 and 3 of this manual. This section describes the functional theory of operation of the circuit board set and also provides information for each of the integrated circuit elements.
4.1 CIRCUIT BOARD OPERATION.

This circuit board set (two circuit board assemblies) provides control and interface capability between the S-100 bus and the CDC 9448 (Phoenix) hard disk drive. The functional block diagrams of the circuit boards are shown in Figures 4-1 and 4-2. The circuit board schematics, parts lists, and component cross-reference lists are contained in Section 6 of this manual. Table 4-1 contains a list of the signals used in these circuit boards with descriptions of their functions. For S-100 Bus interface signals, see Table 4-2. For disk drive interface signals, see Table 4-3.

The two-board set consists of the AM-410-1 and AM-410-2 circuit board assemblies connected together at the top edge with a ribbon cable as described in Section 2. The AM-410-1 board primarily contains the CPU microprocessor and the DMA Address Generator module with registers and control logic for the S-100 bus interface. The AM-410-2 board primarily contains control logic for disk operation with receivers and drivers for disk drive interface. Referencing between Figures 4-1 and 4-2 uses the notation for AM-410-1 and AM-410-2 inputs and outputs which refers to connections between Figures 4-1 and 4-2.



Table 4-1. AM-410 Signals List

| SI GNAL | NAME | SCHEM PAGE OF SOURCE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| AB0-AB15 | Address Bus | AM-410-1 SH1 | 16 Bit Tri-state address bus. Provides addressing for memory, data exchanges and I/O device exchanges. |
| $\overline{\text { BACK }}$ | Bus Acknow1edge | AM-410-1 SH1 | CPU module output indicating that the CPU module address bus, data bus, and tri-state control bus signals have been set to their high impedance state. |
| $\overline{\text { BOOT }}$ | Bootstrap <br> Load | AM-410-1 SH1 | Generated when the bootstrap program has been selected. Enables the ROM, Address Buffer, and Input Data Register. |
| $\overline{\text { BREQ }}$ | Bus Request | AM-410-1 SH1 | CPU module input requesting that the CPU module set its address bus, data bus, and tri-state control bus to the high impedance state. |
| $\frac{\text { BYTCLK }}{\text { BYTCLK }}$ | Byte Clock | AM-410-2 SH1 | Generated by the Byte Clock Counter at the end of each byte of data written or read. Used to control the Shift/Load of the write data shift register and the disk transfer logic. |
| $\overline{\text { BYTENB }}$ | Byte Enable | AM-410-2 SH1 | Byte clock counter output at the same frequency as $\overline{B Y T C L K}$ but twice the duration. Used by the disk transfer logic and disk data control logic. |
| $\overline{\text { CMDWRT }}$ | Command Write | AM-410-1 SH1 | Output of the Command Decoder to clock command data into the Write Command Register and set up the initiate logic. |
| CRCERR | CRC Error | AM-410-1 SH2 | Output of the CRC checking module indicating an error in the data. |
| CRCLR | CRC C1ear | AM-410-1 SH2 | Master reset input to the CRC checking module. |
| $\overline{\mathrm{CSO}}$ | Chip Select | AM-410-1 SH1 | Output of the process select decoder and is one of the signals that enables the RAM. |
| CWEN | Check Word Enable | AM-410-1 SH2 | Generates the enable signal to the CRC checker allowing the check word to be generated and written onto the disk. |
| DATA CLK | Data Clock <br> (Read Clock) | AM-410-2 SH1 | This clock defines the beginning of the data cell. It is derived internally to the disk drive and is synchronous with the detected data. |

Table 4-1 (Cont.). AM-410 Signals List

| SI GNAL | NAME | SCHEM PAGE OF SOURCE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\overline{\text { DATRD }}$ | Data Read | AM-410-1 SH1 | Command Decoder output to enable the Input Data Register and to generate S-100 transfer signals. |
| $\overline{\text { DATWRT }}$ | Data Write | AM-410-1 SH1 | Command Decoder output to enable the Output Data Register and to generate S-100 transfer signals. |
| DENB | DMA Enable | AM-410-1 SH2 | Provides clock input to the DMA Address Generator modules. DMA enable begins each cycle of the DMA. |
| DMASEL | DMA Select | AM-410-1 SH1 | Output of the process select decoder to enable the selected DMA address generator. Used to write data into or read data from the DMA address generator. |
| $\frac{\text { DMAX }}{\text { DMAX }}$ | DMA Access Grant | AM-410-1 SH2 | Indicates that the on-board CPU is off the busses and that control of those busses may now pass to the DMA logic. |
| DISK | Disk Command | AM-410-1 SH2 | Output of the Command Register to set up a disk operation with DMA Access Grant signal. |
| DONE | Process <br> Command | AM-410-1 SH2 | Output of the DMA Address Generator indicating completion of the current operation. |
| D0-D7 | Data Bus Bits $0-7$ | AM-410-1 SH1 | Internal eight-bit tri-state data bus. |
| GO | GO | AM-410-1 SH2 | Start command output from Command Register. Initiates the transfer of bus control from the on-board CPU to the DMA logic. |
| GODSK | Go Disk | AM-410-1 SH2 | Initiates disk operations under DMA logic control. |
| $\frac{\text { IDXSEC }}{\text { IDXSEC }}$ | Sector Reset | AM-410-2 SH2 | Reset command to byte clock counter to reset count to beginning of each sector. |

Table 4-1 (Cont.). AM-410 Signals List

| SI GNAL | NAME | SCHEM PAGE of SOURCE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| INDEX | Disk Index | AM-410-2 SH2 | Index pulse from disk drive. Occurs once per revolution of the disk to define the beginning of sector zero. |
| $\frac{\text { INIT }}{\text { INIT }}$ | Initialize | AM-410-1 SH1 | Internal reset signal generated from S-100 Bus $\overline{\text { PRESET }}$ signal. |
| $\overline{\text { IOSEL }}$ | I/O Select | AM-410-1 SH1 | Generated from either Read or Write output from the CPU microprocessor when address lines A14 and A15 from the internal address bus are both one. |
| I0, I1 | Instruction Codes | AM-410-1 SH2 | Instruction code inputs to the DMA Address Generator from the Command Register. |
| $\begin{aligned} & \text { I2LO } \\ & \text { I2HI } \end{aligned}$ | Instruction Codes | AM-410-1 SH2 | Instruction code to either the upper eight bits or lower eight bits of the DMA Address generator from the command register. |
| $\overline{\text { JAM6 }}$ | Preset Six | AM-410-2 SH3 | Presets byte clock counter to a count of six to synchronize the read timing. |
| $\overline{\mathrm{KILL}}$ | Terminate | AM-410-1 SH2 | Terminates the operation in process. |
| $\overline{\text { MEMEN }}$ | Memory Enable | AM-410-1 SH2 | Enables the RAM for read or write operations. |
| $\overline{\text { MEMWR }}$ | Memory Write | AM-410-1 SH2 | Controls read or write operations of the RAM. Low = write, High = read. |
| OG | Output Gate | AM-410-1 SH2 | Allows transfer of data into or out of the disk drive. |
| RDDAT | Read Data | AM- 410-2 SH1 | The data recovered from the disk in NRZ form. |
| $\overline{\text { RDDATA STB }}$ | Read Data Strobe | AM-410-1 SH2 | Generated by the Disk Data Control logic to transfer a byte of read data from the buffer register to the data bus DB0-DB7. |
| RDGATE | Read Transfer <br> Gate | AM-410-2 SH2 | Instructs the disk drive to gate the read data onto the interface. It occurs for any disk transfer cycle (read or write). |

Table 4-1 (Cont.). AM-410 Signals List

| SIGNAL | NAME | SCHEM PAGE OF SOURCE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| RDGT | Read Gate | AM-410-1 SH2 | Same as RDGATE but only during a read disk transfer (gated by $\overline{\mathrm{RD}} / \mathrm{WR}$ ). |
| $\overline{\mathrm{RD}} / \mathrm{WR}$ | Read/Write | AM-410-2 SH1 | Generated from bit 4 of command word to set either disk Read or Write processing. |
| $\overline{\mathrm{RD} 0}-\overline{\mathrm{RD} 3}$ | $\begin{aligned} & \text { Read } 0- \\ & \text { Read } 3 \end{aligned}$ | AM-410-1 SH1 | Read select outputs from the Read/Write decoder to enable read operations. |
| $\overline{\text { ROMSEL }}$ | ROM Select | AM-410-1 SH1 | Generates the output enable of the ROM. |
| $\overline{\mathrm{RX1}}$ | Output Data Transfer | AM-410-1 SH2 | Output from the S-100 Bus Transfer logic to transfer data from the Output Data Register to the Internal data bus $D B 0-D B 7$ (logical $O R$ of $R D 1$ and the read pulse from the DMA logic). |
| SA11 | S-100 Address <br> Bit 11 | AM-410-1 SH1 | Buffered S-100 address bit 11. |
| $\frac{\mathrm{SDREQ}}{\mathrm{SDREQ}}$ | S-100 Data Request | AM-410-1 SH2 | Generated from $\overline{\text { DATWRT }}$ or $\overline{\text { DATRD }}$ for S-100 Bus data transfers. |
| SECEQU | Sector Equal | AM-410-2 SH3 | Pulse output of the Sector Counter and Control logic when the sector counter is equal to the sector latch indicating that the requested sector is under the read/write head. |
| SECTOR | Sector Pulse | AM-410-2 SH2 | Sector pulse that occurs at the beginning of each disk sector except sector zero which is marked by the INDEX pulse. |
| SEEKEND | $\begin{aligned} & \text { Seek Opera- } \\ & \text { tion End } \end{aligned}$ | AM-410-2 SH1 | Not used. |
| SELCLK | Selected Clock | AM-410-2 SH1 | Either servo clock or data clock depending on state of read/write command. |
| SELDAT | Selected Data | AM-410-2 SH1 | Either read data or write data depending on state of read/write command. |

Table 4-1 (Cont.). AM-410 Signals List

| SI GNAL | NAME | SCHEM PAGE OF SOURCE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| SERVO CLK | Servo Clock | AM-410-2 SH1 | Input from disk drive. Phase-locked 9.677 MHz clock generated from the servo track dibits. Used for synchronization during write disk operations. |
| $\overline{\text { STATIN }}$ | Status In | AM-410-1 SH1 | Output of the command decoder to enable the Status Register. |
| S100 | S-100 Select | AM-410-1 SH2 | Command Register output to enable an S-100 bus data transfer. |
| US0-US3 | $\begin{aligned} & \text { Unit Select } \\ & 0-3 \end{aligned}$ | AM-410-2 SH1 | Binary coded select lines to select disk drives 0-3. |
| $\overline{W R}$ | Write | AM-410-1 SH1 | Generated from on-board CPU Write (ZWR) signal. |
| WRDAT | Write Data | AM- 410-2 SH1 | Serial write data from the shift register into the CRC generator. |
| WRDATA STB | Write Data Strobe | AM-410-1 SH2 | Generated by the Disk Data Control logic to clock the write data from the data bus DB0-DB7 into the write buffer register. |
| WRGATE | Write Transfer Gate | AM-410-2 SH2 | Instructs the drive to write data onto the selected surface. It occurs for both read and write disk transfer cycles. |
| WRGT | Write Gate | AM-410-1 SH2 | Same as WRGATE but only during a write disk transfer (gated by $\overline{\mathrm{RD}} / \mathrm{WR}$ ) . |
| WRITE DATA | Disk Write <br> Data | AM-410-1 SH2 | Disk write data from the CRC checker logic applied to the write data drivers. |
| $\overline{\text { WRRD }}$ | Write-Read | AM-410-1 SH1 | Read pulse or write pulse from the on board CPU. |
| $\begin{aligned} & \text { WR0-WR3 } \\ & \text { WR8-WRF } \end{aligned}$ | Write0-Write3 Write8-WriteF | AM-410-1 SH1 | Write select outputs from the Read/Write decoder that enable write operations to selected latches. |
| $\overline{\text { WX1 }}$ | Write 1 | AM-410-1 SH2 | The logical OR of WR1 and the write pulse from the DMA logic. |

Table 4-1 (Cont.). AM-410 Signa1s List

| SI GNAL | NAME | SCHEM PAGE OF SOURCE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{XFER}}$ | Transfer | AM-410-1 SH2 | Generated from DMAX AND S-100 to strobe the S-100 Transfer Logic to transfer data from the Input and Output Data Registers to the internal data bus. |
| X512 | Times 512 | AM-410-2 SH1 | Used by the DMA logic to indicate when all data has been written or read and that CRC data is next. |
| $\overline{\mathrm{ZWR}}$ | CPU Write | AM-410-1 SH1 | Indicates that the CPU Module holds valid data to be stored in the addressed memory. |
| 4 MHZ | 4 MHz Clock | AM-410-1 SH1 | $4 \mathrm{MHz} \mathrm{clock} \mathrm{from} \mathrm{oscillator} \mathrm{U9}$. |
| $\emptyset 2 \mathrm{ENB}$ | S-100 Transfer | AM-410-1 SH2 | Clock signal for every cycle of the S-100 data transfer. |

Table 4-2. S-100 Bus Interface Signal Descriptions

| MNEMONIC | NAME | PIN | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| A0 | Address 0 | 79 | 16 Bits of S-100 |
| A1 | Address 1 | 80 | Addressing. |
| A 2 | Address 2 | 81 |  |
| A3 | Address 3 | 31 |  |
| A4 | Address 4 | 30 |  |
| A5 | Address 5 | 29 |  |
| A6 | Address 6 | 82 |  |
| A7 | Address 7 | 83 |  |
| A8 | Address 8 | 84 |  |
| A9 | Address 9 | 34 |  |
| A10 | Address 10 | 37 |  |
| A11 | Address 11 | 87 |  |
| A12 | Address 12 | 33 |  |
| A13 | Address 13 | 85 |  |
| A14 | Address 14 | 86 |  |
| A15 | Address 15 | 32 |  |
| DATAIN 0 | Input Data Bit 0 | 95 | Data Input Port. |
| DATAIN 1 | Input Data Bit 1 | 94 | Bus Master Input from |
| DATAIN 2 | Input Data Bit 2 | 41 | Slaves. |
| DATAIN 3 | Input Data Bit 3 | 42 |  |
| DATAIN 4 | Input Data Bit 4 | 91 |  |
| DATAIN 5 | Input Data Bit 5 | 92 |  |
| DATAIN 6 | Input Data Bit 6 | 93 |  |
| DATAIN 7 | Input Data Bit 7 | 43 |  |
| DATAOUT 0 | Output Data Bit 0 | 36 | Data Output Port. |
| DATAOUT 1 | Output Data Bit 1 | 35 | Bus Master Output to |
| DATAOUT 2 | Output Data Bit 2 | 88 | Slaves. |
| DATAOUT 3 | Output Data Bit 3 | 89 |  |
| DATAOUT 4 | Output Data Bit 4 | 38 |  |
| DATAOUT 5 | Output Data Bit 5 | 39 |  |
| DATAOUT 6 | Output Data Bit 6 | 40 |  |
| DATAOUT 7 | Output Data Bit 7 | 90 |  |

Table 4-2 (Cont.). S-100 Bus Interface Signal Descriptions

| MNEMONIC | NAME | PIN | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| PDBIN | Data Bus In | 78 | Read enable. Used by bus master to request addressed slave to place data on input port. |
| $\overline{\text { PHANTOM }}$ | Phantom | 67 | Disables phantom controlled memories when asserted. |
| PWR | Write Strobe | 77 | Write strobe generated by bus masters as write command to slaves. |
| $\overline{\text { PRESET }}$ | Reset | 75 | AM-410 reset input from bus. |
| SINP | I/O Input Cycle | 46 | AM-410 I/O signal indicating I/O input operation. |
| SMEMR | Memory Cycle Input Status Line | 47 | Current bus cycle is a bus master input from a memory address. |
| SOUT | I/O Output Cycle | 45 | AM-410 I/O signal indicating I/O output operation. |
| $\overline{\mathrm{VI} 0}$ $\overline{\mathrm{VI} 1}$ $\overline{\mathrm{VI} 2}$ $\overline{\mathrm{VI} 3}$ $\overline{\mathrm{VI} 4}$ $\overline{\mathrm{VI} 5}$ $\overline{\mathrm{VI} 6}$ $\overline{\mathrm{VI} 7}$ | Interrupt 0 <br> Interrupt 1 <br> Interrupt 2 <br> Interrupt 3 <br> Interrupt 4 <br> Interrupt 5 <br> Interrupt 6 <br> Interrupt 7 | $\begin{array}{r} 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \end{array}$ | Jumper selected interrupts. <br> Used for both interrupt <br> requests and DMA requests. <br> Normal configuration: VI6 used for DMA request. |

Table 4-2 (Cont.). S-100 Bus Interface Signal Descriptions

| MNEMONIC | NAME | PIN | DESCRIPTION |
| :--- | :--- | :--- | :--- |
| +8 VDC | +8 VDC | 1, <br> 51 | +8 V power. |
| GND | Ground | 50, <br> 100 | System Ground. |
| -16 VDC | -16 VDC | 52 | -16 V power. |

Table 4-3. Disk Drive Interface Signal Descriptions

| SIGNAL | NAME | AM-410-2 <br> INPUT/ <br> OUTPUT | PIN | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| AMDETECT | Address Mark Found | Out | $\begin{aligned} & +P 1-50 \\ & -P 1-20 \end{aligned}$ | Pulse sent following recognition of at least 16 missing transitions and the first zero of the zeros pattern. |
| Bit 0 | Tag Bus Bit 0 | Out | $\begin{aligned} & +\mathrm{P} 1-34 \\ & -\mathrm{P} 1-4 \end{aligned}$ | Cylinder head address command and control 1ines. See Table 4-4 for tag bus decode |
| Bit 1 | Tag Bus Bit 1 | Out | $\begin{aligned} & +\mathrm{P} 1-35 \\ & -\mathrm{P} 1-5 \end{aligned}$ |  |
| Bit 2 | Tag Bus Bit 2 | Out | $\begin{aligned} & +\mathrm{P} 1-36 \\ & -\mathrm{P} 1-6 \end{aligned}$ |  |
| Bit 3 | Tag Bus Bit 3 | Out | $\begin{aligned} & +P 1-37 \\ & -P 1-7 \end{aligned}$ |  |
| Bit 4 | Tag Bus Bit 4 | Out | $\begin{aligned} & + \text { P1-38 } \\ & -P 1-8 \end{aligned}$ |  |
| Bit 5 | Tag Bus Bit 5 | Out | $\begin{aligned} & +P 1-39 \\ & -P 1-9 \end{aligned}$ |  |

Table 4-3 (Cont.). Disk Drive Interface Signal Descriptions

| SIGNAL | NAME | AM-410-2 <br> INPUT/ <br> OUTPUT | PIN | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| Bit 6 | Tag Bus Bit 6 | Out | $\begin{aligned} & +\mathrm{P} 1-40 \\ & -\mathrm{P} 1-10 \end{aligned}$ |  |
| Bit 7 | Tag Bus Bit 7 | Out | $\begin{aligned} & +\mathrm{P} 1-41 \\ & -\mathrm{P} 1-11 \end{aligned}$ |  |
| Bit 8 | Tag Bus Bit 8 | Out | $\begin{aligned} & +P 1-42 \\ & -P 1-12 \end{aligned}$ |  |
| Bit 9 | Tag Bus Bit 9 | Out | $\begin{aligned} & +P 1-43 \\ & -P 1-13 \end{aligned}$ |  |
| DATA CLK | Read Clock | In | $\begin{array}{lr} \mathrm{P} 2-\mathrm{P} 5 \\ + & 17 \\ - & 5 \\ \text { GND } & 4 \end{array}$ | This clock defines the beginning of the data cell. It is derived internally to the disk drive and is synchronous with the detected data. |
| FAULT | Fault | In | $\begin{aligned} & +\mathrm{P} 1-45 \\ & -\mathrm{P} 1-15 \end{aligned}$ | This line when active indicates that a fault condition exists within the disk drive. See Disk Drive manual for further information. |

Table 4-3 (Cont.). Disk Drive Interface Signal Descriptions

| SIGNAL | NAME | AM-410-2 <br> INPUT/ <br> OUTPUT | PIN | DESCRIPTION |
| :--- | :--- | :--- | :--- | :--- |

Table 4-3 (Cont.). Disk Drive Interface Signal Descriptions

| SIGNAL | NAME | AM- 410-2 <br> INPUT/ OUTPUT | PIN | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| POWER SEQ HOLD | Power Sequence Hold | Out | P1-59 | Power sequencing levels. Ground on these two will cause the first drive in sequence |
| POWER SEQ PICK | Power Sequence Pick | Out | P1-29 | to begin its spindle start sequence. Once the first is up to speed, the PICK signal is transferred to the next active drive which starts up and sends the PICK signal on, and so forth until all the drive units are up to speed. Individual units may be started and stopped manually once the start sequencing is completed. All units power down the spindles when ground on SEQUENCE HOLD is removed. |
| READ DATA | Read Data | In | $\begin{aligned} & \text { P2-P } 5 \\ & +\quad 16 \\ & -\quad 3 \\ & \text { GND } 15 \end{aligned}$ | This line transmits the recovered data from the disk in NRZ form. |
| SECTOR | Sector Pulse | In | $\begin{aligned} & +\mathrm{P} 1-55 \\ & -\mathrm{P} 1-25 \end{aligned}$ | Pulse derived from the servo track which divides each track into sectors. Up to 127 sector pulses are available per cylinder depending on the setting of sector switches in the drive. Sector to controller is gated off during volume change and RTZ. |

Table 4-3 (Cont.). Disk Drive Interface Signal Descriptions

| SIGNAL | NAME | AM-410-2 <br> INPUT/ <br> OUTPUT | PIN | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| SEEK END | Seek Operation End | In | $\begin{array}{lr} \mathrm{P} 2-\mathrm{P} 5 \\ + & 23 \\ -\quad 10 \\ \text { GND } \quad 21 \end{array}$ | This line combines the ON CYLINDER or SEEK ERROR signals indicating that a seek operation has terminated. This is redundant and not used by the AM-410. |
| SEEKERR | Seek Error | In | $\begin{aligned} & +P 1-46 \\ & -P 1-16 \end{aligned}$ | When this line is active, a Seek Error has occurred. The error may only be cleared by performing an RTZ. Seek Error means that the carriage was unable to complete a move within the specified time or that it moved to a position outside the recording field or received an illegal track address. |
| SERVO CLK | Servo C1k | In | $\begin{aligned} & \text { P2-P5 } \\ & +\quad 14 \\ & -\quad 2 \\ & \text { GND } 1 \end{aligned}$ | Phase-locked 9.677 MHz clock generated from the servo track dibits. |
| TAG 1 (CYL) | Tag 1 <br> (Cylinder <br> Address) | Out | $\begin{aligned} & +P 1-31 \\ & -P 1-1 \end{aligned}$ | This line when active indicates to the device that the information on the ten bus lines (Bits 0-9) represents a binary coded cylinder address number. See Table 4-4. |

Table 4-3 (Cont.). Disk Drive Interface Signal Descriptions

| SIGNAL | NAME | AM-410-2 <br> INPUT/ <br> OUTPUT | PIN | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| TAG 2 (HEAD) | Tag 2 (Head/ <br> Vo1. Select) | Out | $\begin{aligned} & + \text { P1- } 32 \\ & - \text { P1- } 2 \end{aligned}$ | This line when active indicates that Head/ Volume select information is coded on bus lines BIT 0-2 (head) and Bit 4 (volume). TAG 2 must precede TAG 1 when a volume change is made. See Table 4-4. |
| TAG 3 (CMD) | Tag 3 (Control Select) | Out | $\begin{aligned} & + \text { P1-33 } \\ & - \text { P1-3 } \end{aligned}$ | This line when active indicates to the device that the ten Bus lines contain control signals. Table 4-4 lists these control signals. |
| Unit Select <br> Bus 0 | Unit Select Bit $2^{0}$ | Out | $\begin{aligned} & +P 1-53 \\ & -P 1-23 \end{aligned}$ | These lines are binary coded to select the logical number of 1 of 16 devices. The lines |
| Unit Select Bus 1 | Unit Select Bit $2^{1}$ | Out | $\begin{aligned} & +P 1-54 \\ & -P 1-24 \end{aligned}$ | coded on three lines coming from a logic plug on the disk drive. |
| Unit Select <br> Bus 2 | Unit Select Bit $2^{2}$ | Out | $\begin{aligned} & +P 1-56 \\ & -P 1-26 \end{aligned}$ |  |
| Unit Select Bus 3 | Unit Select Bit $2^{3}$ | Out | $\begin{aligned} & +P 1-57 \\ & -P 1-27 \end{aligned}$ |  |

Table 4-3 (Cont.). Disk Drive Interface Signal Descriptions

| SIGNAL | NAME | AM-410-2 <br> INPUT/ <br> OUTPUT | PIN | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| UNIT SELECT <br> TAG | $\begin{aligned} & \text { Unit Select } \\ & \text { Tag } \end{aligned}$ | Out | $\begin{aligned} & +P 1-52 \\ & -P 1-22 \end{aligned}$ | This signal gates the desired logic number (coded on the UNIT SELECT $2^{\mathrm{X}}$ lines) into the logic number compare circuit. |
| UREADY | Unit Ready | In | $\begin{aligned} & + \text { P1-49 } \\ & - \text { P1-19 } \end{aligned}$ | When active and the device is selected, this line indicates that the device is up to speed, the heads are positioned over the recording tracks and no fault condition exists within the device. |
| WRITE CLK | Write Clock | Out | $\begin{aligned} & \text { P2-P } 5 \\ & +\quad 19 \\ & -\quad 6 \\ & \text { GND } 7 \end{aligned}$ | Clock signal that synchronizes the NRZ write data signal in the disk drive. |
| WRITE DATA | Write Data | Out | $\begin{array}{lr} \text { P2-P5 } \\ + & 20 \\ - & 8 \\ \text { GND } & 18 \end{array}$ | Data that is to be recorded on the disk pack. |
| WRPROT | Write <br> Protected | In | $\begin{aligned} & +P 1-58 \\ & -P 1-28 \end{aligned}$ | When active, this line indicates that the write protect function in the drive is active. The Write Protected Indicator on the operator panel will also be illuminated when write protect function is active. |

Table 4-4. TAG Bus Decode

|  | TAG 1 | TAG 2 | TAG 3 |
| :---: | :---: | :---: | :---: |
| BUS | CYLINDER ADDRESS | HEAD/VOLUME SELECT | CONTROL SELECT |
| $\begin{aligned} & \text { BIT } 0 \\ & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 8 \\ & 9 \end{aligned}$ | $\begin{aligned} & 2^{0} \\ & 2^{1} \\ & 2^{2} \\ & 2^{3} \\ & 2^{4} \\ & 2^{5} \\ & 2^{6} \\ & 2^{7} \\ & 2^{8} \\ & 2^{9} \end{aligned}$ | $\begin{aligned} & 2^{0} \\ & 2^{1} \\ & 2^{2} \\ & 2^{4} * \end{aligned}$ | ```WRITE GATE READ GATE SERVO OFFSET PLUS SERVO OFFSET MINUS FAULT CLEAR AM ENABLE RTZ DATA STROBE EARLY DATA STROBE LATE``` |

* This BIT is volume address which is stored within the drive. The stored volume address and "TAG 1 " result in a volume select if the cylinder address is valid. Refer to disk drive manual for timing. A zero denotes the removable cartridge and a one denotes the fixed disks.

The major processing components of this board set are the CPU microprocessor (U11) and the DMA Address Generator (U10 and U21). The ROM (U31) contains the bootstrap load routine and also contain the microcode necessary for operation of the microprocessors.

### 4.1.1 POWER-UP RESET.

On initial power-up, the circuit board is in a dormant state waiting for initialization. The $\overline{\text { PRESET }}$ signal from the S-100 Bus sets the INIT flip-flop U14 to activate the $\overline{\text { PHANTOM }}$ signal to disable any memory under phantom control and to enable the bootstrap gate. $\overline{\text { INIT }}$ generally resets logic on the circuit board to initial conditions.

### 4.1.2 ADDRESSING.

Address data is received from the $\mathrm{S}-100$ Bus on address 1ines AD0-AD15. This address data is transferred to the internal address bus during boot loading for use by the controllers and memories within the circuit board and is also used for direct addressing of the circuit board. Buffers on $U 28$ and $U 36$ gate the data to the internal bus when enabled by bootstrap signal B00T .

Address lines AD2-AD7 are wired directly to comparator U 27 for circuit board addressing. The other inputs come from circuit board etch or jumper wires to either +5 V pull ups or ground to produce the desired address. The output of the comparator U27 is asserted when the data from the address lines compare with the address of the $\mathrm{AM}-410-1$. This generates read and write signals from decoder U26. The address in etch is DO (Hex) and other addresses can be selected as described in Section 2.
4.1.3 CPU OUTPUT.

CPU output data is transmitted to the AM-410-1 for circuit board control and data transfer by the $\mathrm{S}-100$ Bus data and control
lines. Data is received by the AM-410-1 by the Output Data

Register U37 and the Write Command Register U38. The input to these data registers comes from the $S-100$ Bus data lines DO0-DO7; and the output, when enabled, goes to internal data bus DB0-DB7.
4.1.3.1 COMMAND DATA.

Data from the $\mathrm{S}-100$ Bus data lines is clocked into the Write Command Register by Command Write signal $\overline{\text { CMDWRT }}$ from the Command Decoder U26. This takes place when address lines AD0 and AD1 are zero and $I / O$ output signal SOUT from the $S-100$ Bus is asserted. Signal $\overline{\text { CMDWRT }}$ also resets the INIT flip-flop U14 and resets the initiate logic.

When the CPU microprocessor issues a write command ( $\overline{Z W R}$ ) and address lines $A B 14$ and $A B 15$ from the internal address bus are both one, $\overline{\text { IOSEL }}$ is asserted to enable the Read/Write decoder U25. Signal $\overline{Z W R}$ is also applied to buffer U28 to generate $\overline{W R}$ which is an input to the Read/Write decoder. When address bits ABO and AB 1 from the internal bus are zero, the $\overline{\mathrm{RDO}}$ output from the Read/Write decoder transfers the contents of the write command register to the internal data bus.

### 4.1.3.2 COMMAND TYPES.

The non-disk commands issued to the AM-410-1 are used for control and operation of the logic internal to the circuit board. The bit functions are listed in Table 4-5 and the commands are listed in Table 4-6. Disk Commands are used to control the disk drive and access status information from the drive. Disk command bit functions are listed in Table 4-7, and disk command codes are listed in Table 4-8.

Table 4-5. Non-Disk Command Bits


Table 4-6. Non-Disk Command Formats

| $$ | FUNCTION |
| :---: | :---: |
| $\begin{array}{llllllll} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \mathrm{X} & \mathrm{X} & 0 & 0 & 0 & 1 & 1 & 0 \\ \mathrm{X} & \mathrm{X} & 0 & 1 & 0 & 1 & 1 & 0 \end{array}$ | ```Initialization/Boot Load Write data to DMA buffer (RAM Base) Write data to DMA buffer (Data Base)``` |
| $\begin{array}{llllllll} \mathrm{X} & \mathrm{X} & 0 & 0 & 0 & 0 & 1 & 0 \\ \mathrm{X} & \mathrm{X} & 0 & 1 & 0 & 0 & 1 & 0 \end{array}$ | Read data from DMA buffer (RAM Base) <br> Read data from DMA buffer (Data Base) |
| $\begin{array}{llllllll} 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ \mathrm{X} & 1 & \mathrm{X} & \mathrm{X} & \mathrm{X} & \mathrm{X} & 1 & 0 \end{array}$ | ```Clear Interrupt (Clear On1y) Clear Interrupt (P1us some other non- disk command)``` |
| $\begin{array}{llllllll}\mathrm{X} & \mathrm{X} & 1 & 0 & 0 & 1 & 1 & 0\end{array}$ | Write user microcode pointer |
| $\begin{array}{lllllllll}\mathrm{X} & \mathrm{X} & 1 & 1 & 0 & 1 & 1 & 0\end{array}$ | Indirect load via user pointer |
| $\begin{array}{llllllllll}\mathrm{X} & \mathrm{X} & 1 & 1 & 1 & 0 & 1 & 0\end{array}$ | Execute from users microcode pointer |
| $\begin{array}{lllllllll}\mathrm{X} & \mathrm{X} & 1 & 1 & 0 & 0 & 1 & 0\end{array}$ | Indirect read via user pointer |
| $\begin{array}{llllllll}\mathrm{X} & \mathrm{X} & 1 & 0 & 0 & 0 & 1 & 0\end{array}$ | Read user microcode pointer |

Table 4-7. Disk Command Bits

| BIT | NAME | FUNCTION |
| :--- | :--- | :--- |
| 0 | DSK | Always 1 for disk type commands |
| 1 |  | Command function comprised of bits 1, 2, <br> 2 |
| and 3 taken as a whole (see Table 4-8). |  |  |
| 3 | R/W* | $0=$ read $\quad$ 1=write |
| 4 | SK | Seek |
| 5 | - | Not used |
| 7 | - | Not used |
| 7 | Interrupt enable | $0=$ disable |

* See Table 4-8

Table 4-8. Disk Command Codes

| B ITS |  |  | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 3 \\ & R / W \end{aligned}$ | 2 | 1 |  |
| 0 | 0 | 0 | Read Status Check |
| 0 | 0 | 1 | Restore to Cylinder Zero |
| 0 | 1 | 0 | Read Record |
| 0 | 1 | 1 | Read Record |
| 1 | 0 | 0 | Write Record |
| 1 | 0 | 1 | Write Status Check |

4.1.3.3 OUTPUT DATA.

The output data from the CPU to the AM-410-1 transfers from the S-100 Bus data lines to the internal data bus through the Output Data Register U37. The input to the Output Data Register comes from the $\mathrm{S}-100$ Bus data lines DO0-DO7; and the output, when enabled, goes to the internal AM-410 data bus DB0-DB7.

Data from the S-100 Bus data lines is clocked into the Output Data Register by data write signal $\overline{\text { DATWRT. This is generated }}$ by the Command Decoder when the board is addressed and address 1ines $A D 0=1$ and $A D 1=0$ and $I / O$ output signals SOUT and $\overline{P W R}$ from the S-100 Bus are asserted. Signal DATWRT also sets flip-flops in the S-100 transfer logic to generate $\overline{\mathrm{RX1}}$ to transfer the data from the Output Data Register to the internal bus during internal S-100 type DMA cycles.

### 4.1.4 CPU INPUT.

CPU input data is transmitted from the AM-410-1 by the S-100 Bus data and control 1ines. It is transmitted from the AM-410-1 by the Status Register (U40) and the Input Data Register (U39).

### 4.1.4.1 STATUS REGISTER.

The Status Register is used to determine the current status of AM-410 board set operations and to indicate disk drive faults. The input to the Status Register comes from the internal data bus DB0-DB7; and the output, when enabled, goes to the S-100 Bus data lines DIO-DI7.

Data from the internal data bus is clocked into the Status Register by signal $\overline{W R O}$ from the Read/Write Decoder (U25). This occurs when the lines AD0, $A D 1, A D 3$ and $\overline{W R}$ are all low. The contents of the Status Register are transferred to the $\mathrm{S}-100$ Bus data lines by the $\overline{\text { STATIN }}$ signal from the Command Decoder. This signal is issued when $A B O=0, A B 1=0$, PDBIN is true (high) and $\overline{P W R}$ is false (high).

### 4.1.4.2 STATUS WORD FORMATS.

Status words contain information regarding the operation of the AM-410 board set and associated disk drives. Status word information and formats are contained in Figure 4-3. Bit 7 is the Command Received (CR) bit ( $1=$ Received, $0=$ Cleared).

When the status word is received by the CPU, the data is checked for any of the four codes shown at the top of Figure 4-3. If the disk error code is found, the disk error status is accessed from the data register. Bit definitions for disk faults are shown in Figure 4-3.

### 4.1.4.3 INPUT DATA REGISTER.

The Input Data Register (U39) controls the transfer of data from the internal data bus to the S-100 Bus data lines. The inputs to this register come from internal data bus DB0-DB7 and the output; when enabled, goes to the $S-100$ Bus data lines DI0-DI7.

Data from the internal bus is clocked into the register when either $\overline{I N I T}$ or $\overline{W X 1}$ are True. Signal $\overline{I N I T}$ controls the register during a boot data transfer and Write transfer 1 ( $\overline{W X 1}$ ) signal comes from the S-100 Bus transfer logic. Signal $\overline{W X 1}$ is generated in the same way as $\overline{\mathrm{RX1}}$ described in paragraph 4.1.3.3 except $\overline{\mathrm{RD}} / W \mathrm{R}$ input to the $\mathrm{S}-100$ transfer logic is in the Write state. Data is placed on the $S-100$ Bus data lines when in the bootstrap mode by $\overline{\mathrm{BOOT}}$ or by the $\overline{\mathrm{DATRD}}$ output of the Command decoder. Signal $\overline{\text { DATRD }}$ is issued when the board is addressed and $A D 0=1, A D 1=0$, Read Enable PDBIN is true (high) and Write Strobe $\overline{\text { PWR }}$ is false (high).

### 4.1.5 BOOT LOAD PROCEDURE.

The AM-410-1 contains a bootstrap load routine stored in the ROM on U31. The microcode for internal AM-410-1 microprocessor operation is also contained in the first 1 K of ROM memory. The bootstrap program is contained in the second 1 K of ROM memory.

| BIT |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $7 *$ | 6 | 5 | 4 | 3 | 2 | 1 | 0 | FUNCTION |
| CR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Status OK - Function Complete |
| CR | 0 | 0 | 0 | 0 | 1 | 0 | 1 | Disk Not Ready |
| CR | 0 | 0 | 0 | 1 | 0 | 1 | 1 | Write Protected |
| CR | 0 | 0 | 0 | 1 | 1 | 1 | 1 | Disk Error - See Below |

* $\mathrm{CR}=$ Command Received, $0=$ Cleared, $1=$ Received

DATA REGISTER BITS FOR DISK FAULTS

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DN | CR | WP | AM | UR | OC | SE | FL |

DN = DONE. INDICATES THE STATUS OF THE DMA TRANSFER (ALWAYS CLEARED).
$C R=$ CRC ERROR. INDICATES A CRC ERROR HAS OCCURRED.
$W P=$ WRITE PROTECT. INDICATES THAT THE DISK IS PROTECTED (ALWAYS CLEARED).
$A M=$ ADDRESS MARK. NOT USED (ALWAYS CLEARED).
$U R=$ UNIT READY (ALWAYS CLEARED).
OL $=$ ON CYLINDER. INDICATES THAT THE DRIVE DID NOT ARRIVEON CYLINDER IN TIME
SE $=$ SEEK ERROR. INDICATES THAT AN INVALID CYLINDER NUMBER WAS ISSUED TO THE DRIVE.
$F L=$ FAULT. A DRIVE FAULT HAS OCCURRED ISEE DRIVE MANUAL).

Figure 4-3. Status Word Formats

NOTE
If the user code is changed from the current boot routine, the microcode in the first 1 K of memory must be duplicated exact1y.

The CPU reads the bootstrap load program by addressing the AM-410 board set and reading from F400 (Hex) up. This address, combined with SMEMR from the S-100 bus and a high INIT signal which takes place on initial start-up, generates the $\overline{\mathrm{BOOT}}$ signal. If the optional jumper is in the NO $\overline{\mathrm{BOOT}}$ position, one input to the BOOT AND gate is connected to ground, disabling the bootstrap feature.

The $\overline{B O O T}$ signal enables the ROM (U31), the Address Buffer (U28 and U36), and the Input Data Register (U39). The $\overline{\text { INIT }}$ signal enables the clock input to the Input Data Register and since it is a transparent latch type register, the bootstrap program transfers from the ROM to the system.

### 4.1.6 INTERRUPTS.

The interrupt mode can be selected for AM-410 board set operation when the software program sets bit 7 in either disk or non-disk commands. When the interrupt mode is selected, the interrupt occurs at the completion of the current AM-410 command. This is taken from the internal data bus by the command register (U35) and connected to the S-100 Bus vectored interrupt lines. Any one of the seven interrupt lines ( $\overline{\mathrm{VIO}}-\overline{\mathrm{VI7}}$ ) may be selected by a jumper as shown in Section 2.

The interrupt mode may be cleared by the software program so that the interrupts do not occur. The program clears the interrupt mode by setting bit 6 in any non-disk command to a one (see Table 4-5).

### 4.1.7 BYTE CLOCK COUNTER.

The byte clock counter controls the shift registers for serial-to-parallel and parallel-to-serial conversion of read and write operations respectively. It consists of counters on U34 and U41 with associated select and gating logic.

Signal $\overline{R D} / W R$ selects the necessary clocks and data for either read or write disk operations. During read operations, f1ipflops on $U 40$ detect the first bit (sentine1) and presets the byte counter (U41) to a count of 6 ( $\overline{J A M 6}$ ). This counter then counts the selected clock pulses until a full byte is loaded into shift register U31. The counter output is gated count 7) to generate the clock to load the shift register data into buffer register U 30 for transfer through the internal data bus to the RAM. Write operations are similar except the counter dutput $\overline{\text { BYTCLK }}$ controls the shift/load control to write shift register U25.

### 4.1.8 DISK TRANSFER LOGIC.

The disk transfer logic consists of a ROM (U33), a counter to sequence the ROM (U23 and U24), an input MUX (U13) and a D f1ip-flop register to buffer the ROM output (U32): This logic is common to both disk read and disk write, DMA transfer operations.

Signal $\overline{B Y T E N B}$, that occurs once for each byte of data transferred, provides the clock input to the ROM sequence counter. Sequencing the ROM through its program controls the transfer of data from the disk to RAM and RAM to disk.

### 4.1.9 SECTOR COUNTER.

The sector counter logic enables the controller to read or write data in a specific sector on the selected disk. Signal $\overline{W R E}$ clocks the data from the data bus DB0-DB7 into register U20. At the disk index, signal INDEX resets counter U32 to zero
and it then counts disk sector pulses (SECTOR) and provides its counter output to comparator U26. The other input to the comparator is the selected sector number stored in register U20. When the sector count equals the selected count, the compare output of the comparator generates sector equal signal (SECEQU) to the disk transfer logic on the AM-410 circuit board.

### 4.1.10 OUTPUT TO DISK DRIVE.

This circuit board set transfers disk drive controls and write data to the disk drives through shift registers and control logic located on the AM-410-2 circuit board. See Table 4-3 for a complete list of the signals between the AM-410-2 and the disk drive. All wiring is listed with a description of each signal.

### 4.1.10.1 DATA WRITE LOGIC.

The data write logic provides the clock and data outputs necessary for the disk drive write circuitry. Serial write data (WRDAT), from the write shift register on the AM-410-2 board, is sent to the CRC logic (U15) for error checking. For a description of the operation of the CRC module, see paragraph 4.2.3.

The selected clock and selected data (SELCLK and SELDAT) provide the data and clock inputs to the CRC module. Since this is a write operation, write data and servo clock are selected. The output of the CRC logic is WRITE DATA that is app1ied to drivers U10, U16, U22 and U28 to operate the selected write head. The SERVO CLK is inverted and applied to a delay to compensate for the propagation delays inherent in the write data path. The write clock is then applied to drivers in the same manner as the write data for operation of the selected disk drive.
4.1.10.2 DISK DRIVE CONTROLS.

Control and selection commands for the disk drives are 1isted with their descriptions in Table 4-3. This control data is taken through the data bus DB0-DB7 and stored in latches U13, U18 and U19. These latches are controlled by the control decoder from address bits $A B 0-A B 3$. The unit select data is also taken from the data bus and stored in the unit select buffer U12. The decoder 442 then selects read/ write pairs of drivers/receivers for disk operation via the unit select codes and also provides unit select outputs to the daisy-chain cable through driver U11. The other control outputs are also driven through drivers U1-U3 and U17 to the daisy-chain cable.

### 4.1.11 INPUT FROM DISK DRIVE.

This circuit board set reads disk data and receives clock and status data from the disk drive through shift registers and controls located on the AM-410-2 circuit board. See Table 4-3 for a complete list of the signals between the AM-410-2 and the disk drive. All wiring is listed with a description of each signal.

Write data and clocks are received from the selected drive through line receivers U9, U15, U21 and U27. Selection of the desired receiver occurs with the selection of the output drivers as described in the preceding paragraphs.

Seria1 READ DATA and DATA CLK are applied to shift register for serial-to-parallel conversion. The data is then clocked into the register ( U 30 ) at the end of each 8 -bit byte by BYTCLK, the output of the byte clock counter. The read data strobe $\overline{\text { RDATASTB }}$ from the disk data control logic (U18) transfers that byte of data to the data bus $D B 0-D B 7$ and into the RAM (U41 and U42).
4.1.12 AM-410 BOARD SET OPERATIONS AND TIMING.

The following paragraphs describe the timing and sequence of operations of the AM-410 board set. The numbers in parenthesis refer to the numbers on the associated timing diagram.

### 4.1.12.1 DATA TRANSFER OPERATIONS.

The system CPU issues a command to the AM-410 to perform a data transfer type of operation (data to or from the disk, or data to or from the S-100 bus). The on-board CPU sets up the board for the kind of transfer requested (disk or $\mathrm{S}-100$ ), sets the direction of transfer (read data into the board or write data out from the board) via the $\overline{\mathrm{RD}} / W \mathrm{R}$ bit, and sets up the DMA chips with their required address and word counts. The CPU then issues a GO command as shown in Figure 4-4. When the GO line goes high, it sets flip-flop U5, which causes $\overline{B R E Q}$ to be asserted (1). When $\overline{B R E Q}$ (Bus Request) is asserted, the on-board CPU will, at its earliest convenience, take itself off the data and address busses and issue a $\overline{\mathrm{BACK}}$ (Bus Acknowledge) signal (2). Since $\overline{\mathrm{BACK}}$ indicates that the on-board CPU is tri-stated, the DMA circuitry can now use the data and address busses. The DMA circuit then does its job of transferring the data. When the last byte of data is transferred, a DONE signal is issued by the DMA logic. The issuance of DONE causes $\overline{B R E Q}$ to drop (3), thereby allowing the on-board CPU to reactivate itself (4), which then shuts off the GO signal (5).


Figure 4-4. Data Transfer Timing

### 4.1.12.2 DISK TRANSFER OPERATIONS.

When the AM-410 has been issued a disk transfer command (read or write a sector), the on-board CPU checks the disk drive for error conditions and, if possible, corrects the condition. If no error exists, or it is corrected, the on-board CPU issues a GODSK command, as shown in Figure 4-5. (GODSK is the logical AND of signals GO, DISK and the CPU being tri-stated--DMAX). GODSK causes the micro-engine (U13, U23, U24, U32, U33) to start up. The micro-engine then waits for the SECEQU (Sector Equals Requested Count) pulse. At this point, the micro-engine begins its sector format function, which causes the timing signals RDGATE, WRGATE, OG, CRCLR, CWEN (Read Gate, Write Gate, Output Gate, CRC Clear, Check Word Enable) to be issued at the appropriate time. The micro-engine is sequenced by the BYTCLK/ $\overline{B Y T E N B}$ (Byte Clock, Byte Enable) signals, which are derived from the drive itself.


Figure 4-5. Disk Transfer Timing

### 4.1.12.3 DISK READ CLOCKS.

The BYTCLK, $\overline{B Y T E N B}$ timing, as shown in Figure 4-6, is based on the two signals SERVO CLOCK and READ CLOCK, both of which are received from the drive. The SERVO CLOCK signal is used for write timing while the READ CLOCK signal is used during a disk read function. Both BYTCLK and BYTENB are derived from a counter U41. The counter counts the rising edge of either SERVO CLOCK or READ CLOCK depending on the state of the $\overline{\mathrm{RD}} / \mathrm{WR}$ signal at U 43 . When this count equals 7 , BYTCLK and BYTENB are issued. When the count equals 0 (the next state) BYTCLK is dropped but $\overline{B Y T E N B}$ remains high. This causes $\overline{B Y T E N B}$ to be twice as long as BYTCLK, but they both indicate when the last bit of a byte has been read or written.


Figure 4-6. BYTCLK-BYTENB Timing

### 4.1.12.4 DISK WRITE CLOCKS.

The SERVO CLOCK from the drive is delayed and then transmitted as the WRITE CLOCK to the drive. The delay is set to equal the propagation delay of the CRC circuit. The WRITE CLOCK signal and the WRITE DATA signal must have the relationship shown in Figure 4-7. The rising edge of WRITE CLOCK must occur in the middle of the data cell of both the undelayed WRDATA and the CRC check word as it is issued from the CRC generator.


Figure 4-7. Disk Write Timing

### 4.1.12.5 SECTOR BEGINNING FORMAT OPERATIONS.

This timing shows in greater detail (see Figure 4-8) the relationship between the various sector format signals, as created by the microengine, at the beginning of the sector. Note that the microengine has no idea of the direction of transfer, and therefore issues timing signals for both the read and write transfers. When the sector counter equals the requested sector number, a SECEQU (Sector Equal) pu1se is issued. At the next byte, the WRGATE (Write Gate) signal goes high and the CRCLR (CRC Clear) signal is dropped. One byte later the RDGATE (Read Gate) signal goes high. Twelve bytes after read gate, OG (Output Gate) is raised. This signal enables the transfer of data to/ from the RAM. This twelfth byte is a special byte. During a
write, a "sentine1" bit is written, while during a read, the BYTCLK is disabled until the sentinel bit is detected. The sentinel bit is the indicator of the physical beginning of the sector. It is written out on the twelfth byte so that during a read, when the absolute timing from the sector pulse to the first bit of data is not known, the data bit cells can be synchronized. This means that the sentinel bit is written so that during a read the byte is synchronized such that bit 0 is interpreted as bit 0 and not as any other bit.


Figure 4-8. Sector Beginning Timing
4.1.12.6 SECTOR END FORMAT OPERATIONS.

This timing shows (see Figure 4-9) in greater detail the relationship between the sector format signals at the end of a sector. After 512 bytes of data have been transferred into RAM (one per BYTCLK/ $\overline{\text { BYTENB }}$ ) the CWEN (Check Word Enable) signal goes high causing the CRC generator to output the current check word if a write is occurring. During a read, the CWEN signal is ignored and the check word is entered into the serial data stream to be checked by the CRC chip. At the end of this time the CRC generator will issue a CRCERR (CRC Error) signal if an error in receiving occurred. A transmit CRC error is impossible. OG (Output Gate) drops at the end of the CRC field, shutting off further data transfers to RAM. RDGATE (Read Gate) is dropped after $O G$ to insure that no glitches enter into the serial data stream, and WRGATE (Write Gate) drops several bytes later to insure that the data stream after the CRC check word is zero. A short while later, the next sector pulse, defining the next sector, occurs and SECEQU also drops. The DONE signa1 will have occurred coincident with the falling edge of OG causing the DMA cycle to end and return bus control back to the on-board CPU.


Figure 4-9. Sector End Format Timing

### 4.1.12.7 DMA TRANSFER OPERATIONS.

The whole process of transferring data to or from the RAM, to or from the board, is done as a DMA cycle. The CPU sets up the board for the transfer, sets the DMA address and word counts, sets the read/write bit for transfer into or out of the AM-410, and then sets the GO bit and either the DISK bit or the S-100 bit. These three bits, (DISK, S-100 and $\overline{\mathrm{RD}} / \mathrm{WR}$ ) cause the DMA cycle to follow the correct path. The IC's U18 and U19 steer the DMA logic to provide the requested transfer. U18 is used for a disk type transfer, while U19 is used for the S-100 type transfer. For any of the four types of transfers, RAM to $S-100, S-100$ to RAM, RAM to disk, or disk to RAM, the process is to set the three bits in the registers ( $\overline{\mathrm{RD}} / \mathrm{WR}$, DISK, or $\mathrm{S}-100$ ) and issue a GO command. The DMA hardware takes care of the rest of the process. Each byte is transferred into or out of RAM via one of two signals: BYTENB or $\emptyset 2 E N B$ (phase 2 Enable). BYTENB is used for a disk type transfer, and $\emptyset 2 E N B$ is used for the $S-100$ type transfers. Each signal was designed to be no less than 200 ns , or the access time of the RAMs. To this end the signal $\emptyset 2 E N B$ is one whole cycle of the 4 MHz master clock. When the system CPU reads from or writes to the AM-410 data ports, a DATRD (Data Read) or DATWRT (Data Write) pulse occurs. These signals are OR'ed to cause a SDREQ (S-100 DMA Request) which forces JK flip-flop U17 to toggle, creating $\emptyset 2 E N B$.


Figure 4-10. DMA Transfer Timing

### 4.2 CIRCUIT MODULE DESCRIPTION.

This section describes the operation of the individual circuit packages (DIPS) contained on the AM-410 circuit board. Most of the processing is handled by the CPU and DMA address generator modules, so these are described in detail. The control logic and interface modules are also described with logic and connection diagrams for each one.

### 4.2.1 CPU MICROPROCESSOR (AM-410-1, U11).

 The CPU microprocessor is a single DIP module that handles the data processing of the AM-410 circuit board.Figure 4-11 is a block diagram of the CPU, and Figure 4-12 details the internal register configuration which contains 208 bits of Read/ Write memory that are accessible to the programmer. The registers include two sets of six general purpose registers that may be used individually as 8 -bit registers or as 16 -bit register pairs. There are also two sets of accumulator and flag registers. The programmer has access to either set of main or alternate registers through a group of exchange instructions. This alternate set allows foreground/background mode of operation or may be reserved for very fast Interrupt response. Each CPU also contains a 16 -bit stack pointer which permits simp1e implementation of multiple leve1 interrupts, un1imited subroutine nesting and simplification of many types of data handling.

The two 16 -bit index registers allow tabular data manipulation and easy implementation of relocatable code. The Refresh register provides for automatic, totally transparent refresh of external dynamic memories. The $I$ register is used in a powerful interrupt response mode to form the upper 8 bits of a pointer to an interrupt service address table, while the interrupting device supplies the lower 8 bits of the pointer. An indirect call is then made to this service address.


Figure 4-11. CPU Block Diagram


Figure 4-12. CPU Registers

Figure 4-13 shows the CPU pin in figuration and Table 4-9 contains a list of the CPU signals.


Figure 4-13. CPU Pin Configuration

Table 4-9. CPU Signal List

| SIGNAL | PIN | FUNCTION |
| :---: | :--- | :--- |
| AD-A15 <br> ADDRESS BUS |  | Tri-state output, active high. <br> A0-A15 constitute a 16-bit address <br> bus. The address bus provides the <br> address for memory up to 64K bytes) <br> data exchanges and for I/O device <br> data exchanges. |
| D0-D7 |  |  |
| DATA BUS |  |  |

Table 4-9 (Cont.). CPU Signal List

| SIGNAL | PIN | FUNCTION |
| :---: | :---: | :---: |
|  |  | interrupt response vector can be placed on the data bus. |
| $\overline{\mathrm{RD}}$ MEMORY READ | 21 | Tri-state output, active low. $\overline{\mathrm{RD}}$ indicates that the CPU wants to read data from memory or an $I / O$ device. The addressed $I / O$ device or memory should use this signal to gate data onto the CPU data bus. |
| $\overline{\mathrm{WR}}$ MEMORY WRITE | 22 | Tri-state output, active low. $\overline{\mathrm{WR}}$ indicates that the CPU data bus holds valid data to be stored in the addressed memory or $I / O$ device. |
| $\overline{\mathrm{RFSH}}$ <br> REFRESH | 28 | Output, active low. $\overline{\mathrm{RFSH}}$ indicates that the lower 7 bits of the address bus contain a refresh address for dynamic memories and the current $\overline{M R E Q}$ signal should be used to do a refresh read to all dynamic memories. |
| $\overline{\text { HALT }}$ <br> HALT STATE | 18 | Output, active low. $\overline{\text { HALT }}$ indicates that the CPU has executed a $\overline{H A L T}$ software instruction and is awaiting either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOP's to maintain memory refresh activity. |

Table 4-9 (Cont.). CPU Signal List

| SIGNAL | PIN | FUNCTION |
| :---: | :---: | :---: |
| $\overline{\mathrm{WAIT}}$ <br> WAIT | 24 | Input, active low. $\overline{\text { WAIT }}$ indicates to the CPU that the addressed memory or $1 / 0$ devices are not ready for a data transfer. The CPU continues to enter wait states for as long as this signal is active. |
| $\overline{\mathrm{INT}}$ <br> INTERRUPT REQUEST | 16 | Input, active low. The Interrupt Request signal is generated by $\mathrm{I} / 0$ devices. A request will be honored at the end of the current instruction if the internal software controlled interrupt enable flip-flop (IFF) is enabled. |
| $\overline{\text { NMI }}$ <br> NON MASKABLE <br> INTERRUPT | 17 | Input, active low. The non-maskable interrupt request line has a higher priority than $\overline{\mathrm{INT}}$ and is always recognized at the end of the current instruction, independent of the status of the interrupt enable flipflop. $\overline{\text { NMI }}$ automatically forces the CPU to restart to location 0066 H . |
| $\overline{\text { RESET }}$ | 26 | Input, active low. $\overline{\text { RESET }}$ initializes the CPU as follows: reset interrupt enable flip-flop, clear $P C$ and registers $I$ and $R$ and set interrupt to 8080 A mode. During reset time, the address and data bus go to a high impedance state |

Table 4-9 (Cont.). CPU Signal List

| SI GNAL | PIN | FUNCTION |
| :---: | :---: | :---: |
|  |  | and all control output signals go to the inactive state. |
| $\begin{aligned} & \overline{\text { BUSRQ }} \\ & \text { BUS REQUEST } \end{aligned}$ | 25 | Input, active low. The bus request signal has a higher priority than $\overline{\text { NMI }}$ and is always recognized at the end of the current machine cycle and is used to request the CPU address bus, data bus and tri-state output control signals to go to a high impedance state so that other devices can control these busses. |
| $\begin{aligned} & \overline{\text { BUSAK }} \\ & \text { BUS ACKNOWLEDGE } \end{aligned}$ | 23 | Output, active low. Bus acknowledges is used to indicate to the requesting device that the CPU address bus, data bus and tri-state control bus signals have been set to their high impedance state and the external device can now control these signals. |

### 4.2.1.1 INSTRUCTION OP-CODE FETCH.

The program counter content ( PC ) is placed on the address bus immediately at the start of the cycle. One half clock time later $\overline{M R E Q}$ goes active. The falling edge of $\overline{\mathrm{MREQ}}$ can be used directly as a chip enable to dynamic memories. $\overline{\mathrm{RD}}$ when active indicates that the memory data should be enabled onto the CPU data bus. The CPU samples data with the rising edge of the clock state T3. Clock states T3 and $T 4$ of a fetch cycle are used to refresh dynamic memories while the CPU is internally decoding and executing the instruction. The
refresh control signal $\overline{\operatorname{RFSH}}$ indicates that a refresh read of all dynamic memories should be accomplished.

4.2.1.2 MEMORY READ OR WRITE CYCLES.

Illustrated here is the timing of memory read or write cycles other than an OP code fetch (M1 cycle). The $\overline{M R E Q}$ and $\overline{R D}$ signals are used exactly as in the fetch cycle. In the case of a memory write cycle, the $\overline{M R E Q}$ also becomes active when the address bus is stable so that it can be used directly as a chip enable for dynamic memories. The $\overline{W R}$ line is active when data on the data bus is stable so that it can be used directly as a $R / W$ pulse to virtually any type of semiconductor memory.


### 4.2.1.3 INPUT OR OUTPUT CYCLES.

Illustrated here is the timing for an $I / O$ read or $I / O$ write operation. Notice that during $I / O$ operations a single wait state is automatically inserted (Tw*). The reason for this is that during I/O operations this extra state allows sufficient time for an I/O port to decode its address and activate the $\overline{\mathrm{WAIT}}$ line if a wait is required.


### 4.2.1.4 INTERRUPT REQUEST/ACKNOWLEDGE CYCLE.

The interrupt signal is sampled by the CPU with the rising edge of the last clock at the end of any instruction. When an interrupt is accepted, a special M1 cycle is generated. During this M1 cycle, the $\overline{I O R Q}$ signal becomes active (instead of $\overline{M R E Q}$ ) to indicate that the interrupting device can place an 8-bit vector on the data bus. Two wait states (Tw*) are automatically added to this cycle so that a ripple priority interrupt scheme, such as the one used in the peripheral controllers, can be easily implemented.


The following is a summary of the CPU instruction set showing the assembly language mnemonic and the symbolic operation performed by the instruction. The instructions are divided into the following categories:
8-bit loads
16-bit loads
Exchanges
Memory Block Moves
Memory Block Searches
8 -bit arithmetic and logic
Miscellaneous Group
Rotates and Shifts
Bit Set, Reset and Test
Input and Output
Jumps
16-bit arithmetic RestartsCalls
General purpose Accumulator Returns
\& F1ag Operations
In Table 4-10, the following terminology is used:

d $\equiv$ any 8 -bit destination register or memory location
dd $\equiv$ any 16 -bit destination register or memory location
e $\equiv 8$-bit signed 2 's complement displacement used in relative jumps and indexed addressing
L $\equiv 8$ special call locations in page zero. In decimal notation these are $0,8,16,24,32,40,48$ and 56
n $\equiv$ any 8 -bit binary number
nn $\equiv$ any 16 -bit binary number
r $\equiv$ any 8 -bit general purpose register (A, B, C, D, E, H , or L)
s $\equiv$ any 8 -bit source register or memory location
$s_{b} \quad \equiv$ a bit in a specific 8 -bit register or memory location
ss $\equiv$ any 16 -bit source register or memory location subscript "L" $\equiv$ the low order 8 bits of a 16 -bit register subscript " H " $\equiv$ the high order 8 bits of a 16 -bit register
() $\equiv$ the contents within the () are to be used as a pointer to a memory location or $\mathrm{I} / \mathrm{O}$ port number
8 -bit registers are A, B, C, D, E, H, L, I and R 16-bit register pairs are $\mathrm{AF}, \mathrm{BC}, \mathrm{DE}$ and HL
16-bit registers are SP, PC, IX and IY
Addressing Modes implemented include combinations of

| the following: | Immediate | Indexed |
| :--- | :--- | :--- |
|  | Immediate extended | Register |
|  | Modified Page Zero | Implied |
|  | Relative | Register Indirect |
|  | Extended | Bit |

Table 4-10. CPU Instruction Set

|  | Mnemonic | Symbolic Operation | Comments |
| :---: | :---: | :---: | :---: |
| 8-BIT LOADS | $\begin{aligned} & \text { LD r. } \mathrm{s} \\ & \text { LD d. r } \\ & \text { LD d. } \mathrm{n} \\ & \text { LD A. } \mathrm{s} \\ & \text { LD d. A } \end{aligned}$ | $\begin{aligned} & \mathrm{r} \leftarrow \mathrm{~s} \\ & \mathrm{~d} \leftarrow \mathrm{r} \\ & \mathrm{~d} \leftarrow \mathrm{n} \\ & \mathrm{~A} \leftarrow \mathrm{~S} \\ & \mathrm{~d} \leftarrow \mathrm{~A} \end{aligned}$ | $\begin{aligned} & s \equiv r \cdot n \cdot(H L) . \\ & (I X+e) \cdot(I Y+e) \\ & d \equiv(H L) \cdot r \\ & (I X+e) \cdot(I Y+e) \\ & d \equiv(H L) . \\ & (I X+e) \cdot(I Y+e) \\ & s \equiv(B C) \cdot(D E) . \\ & (m n) \cdot I, R \\ & d \equiv(B C),(D E) . \\ & (m n) \cdot I, R \end{aligned}$ |
| 16-BIT LOADS | LD dd. nn <br> LD dd. (nn) <br> LD (nn), ss <br> LD SP. ss <br> PUSH ss <br> POP dd | $\begin{aligned} & \mathrm{dd} \leftarrow \mathrm{nn} \\ & \mathrm{dd} \leftarrow(\mathrm{nn}) \\ & (\mathrm{nn}) \leftarrow \mathrm{ss} \\ & \mathrm{SP} \leftarrow \mathrm{ss} \\ & (\mathrm{SP}-1) \leftarrow \mathrm{ss}_{\mathrm{H}} ;(\mathrm{SP}-2) \leftarrow \mathrm{ss}_{\mathrm{L}} \\ & \mathrm{dd}_{\mathrm{L}} \leftarrow(\mathrm{SP}): \mathrm{dd}_{\mathrm{H}} \leftarrow(\mathrm{SP}+1) \end{aligned}$ | $\begin{aligned} & \mathrm{dd} \equiv \mathrm{BC}, \mathrm{DE}, \\ & \mathrm{HL}, \mathrm{SP}, \mathrm{IX}, \mathrm{IY} \\ & \mathrm{dd} \equiv \mathrm{BC}, \mathrm{DE}, \\ & \mathrm{HL}, \mathrm{SP}, \mathrm{IX}, \mathrm{IY} \\ & \mathrm{ss} \equiv \mathrm{BC}, \mathrm{DE}, \\ & \mathrm{HL}, \mathrm{SP}, \mathrm{IX}, \mathrm{IY} \\ & \mathrm{ss}=\mathrm{HL}, \mathrm{IX}, \mathrm{IY} \\ & \mathrm{ss}=\mathrm{BC}, \mathrm{DE}, \\ & \mathrm{HL}, \mathrm{AF}, \mathrm{IX}, \mathrm{IY} \\ & \mathrm{dd}=\mathrm{BC}, \mathrm{DE}, \\ & \mathrm{HL}, \mathrm{AF}, \mathrm{IX}, \mathrm{IY} \end{aligned}$ |
| EXCHANGES | EX DE. HL <br> EXAF, AF' <br> EXX <br> EX (SP). ss |  | ss $\equiv \mathrm{HL}$, IX, IY |
| MEMORY BLOCK MOVES | LDI <br> LDIR <br> LDD <br> LDDR | $\begin{aligned} & (\mathrm{DE}) \leftarrow(\mathrm{HL}) \cdot \mathrm{DE} \leftarrow \mathrm{DE}+1 \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1, \mathrm{BC} \leftarrow \mathrm{BC}-1 \\ & (\mathrm{DE}) \leftarrow(\mathrm{HL}) \cdot \mathrm{DE} \leftarrow \mathrm{DE}+1 \\ & \mathrm{HL} \leftarrow \mathrm{HL}+1, \mathrm{BC} \leftarrow \mathrm{BC}-1 \\ & \text { Repeat until } \mathrm{BC}=0 \\ & (\mathrm{DE}) \leftarrow(\mathrm{HL}), \mathrm{DE} \leftarrow \mathrm{DE}-1 \\ & \mathrm{HL} \leftarrow \mathrm{HL}-1, \mathrm{BC} \leftarrow \mathrm{BC}-1 \\ & (\mathrm{DE}) \leftarrow(\mathrm{HL}), \mathrm{DE} \leftarrow \mathrm{DE}-1 \\ & \mathrm{HL} \leftarrow \mathrm{HL}-1, \mathrm{BC} \leftarrow \mathrm{BC}-1 \\ & \text { Repeat until } \mathrm{BC}=0 \end{aligned}$ |  |

Table 4-10 (Cont.). CPU Instruction Set

| MEMORY BLOCK SEARCHES | Mnemonic | Symbolic Operation | Comments |
| :---: | :---: | :---: | :---: |
|  | CPI <br> CPIR <br> CPD <br> CPDR | $\begin{aligned} & A-(H L), H L \leftarrow H L+1 \\ & B C \leftarrow B C-1 \\ & A-(H L), H L \leftarrow H L+1 \\ & B C \leftarrow B C-1, \text { Repeat } \\ & \text { until } B C=0 \text { or } A=(H L) \\ & A-(H L), H L \leftarrow H L-1 \\ & B C \leftarrow B C-1 \\ & A-(H L), H L \leftarrow H L-1 \\ & B C \leftarrow B C-1, \text { Repeat } \\ & \text { until } B C=0 \text { or } A=(H L) \end{aligned}$ | $\begin{aligned} & A-(H L) \text { sets } \\ & \text { the flags only. } \\ & \text { A is not affected } \end{aligned}$ |
| 8-BIT ALU | ADD s ADC s SUB s SBC s AND s OR s XOR s CP s INC d DEC d | $\begin{aligned} & A \leftarrow A+s \\ & A \leftarrow A+s+C Y \\ & A \leftarrow A-s \\ & A \leftarrow A-s-C Y \\ & A \leftarrow A \wedge s \\ & A \leftarrow A \vee s \\ & A \leftarrow A \oplus s \\ & A-s \\ & d \leftarrow d+1 \\ & d \leftarrow d-1 \end{aligned}$ | CY is the carry flag $\begin{aligned} & s \equiv r, n,(H L) \\ & (I X+e),(I Y+e) \\ & s=r, n(H L) \\ & (I X+e),(I Y+e) \\ & d=r,(H L) \\ & (I X+e),(I Y+e) \end{aligned}$ |
| 16-BIT ARITHMETIC | ADD HL, ss ADC HL, ss SBC HL, ss ADD IX. ss ADD IY. ss INC dd DEC dd | $\begin{aligned} & \mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{ss} \\ & \mathrm{HL} \leftarrow \mathrm{HL}+\mathrm{ss}+\mathrm{CY} \\ & \mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{ss}-\mathrm{CY} \\ & \mathrm{IX} \leftarrow \mathrm{IX}+\mathrm{ss} \\ & I \mathrm{Y} \leftarrow \mathrm{IY}+\mathrm{ss} \\ & \mathrm{dd} \leftarrow \mathrm{dd}+\mathrm{I} \\ & \mathrm{dd} \leftarrow \mathrm{dd}-\mathrm{I} \end{aligned}$ | $\left\{\begin{array}{l} \left\{\begin{array}{l} \text { ss } \equiv \mathrm{BC}, \mathrm{DE} \\ \mathrm{HL}, \mathrm{SP} \end{array}\right. \\ \mathrm{ss} \equiv \mathrm{BC}, \mathrm{DE}, \\ \mathrm{IX}, \mathrm{SP} \\ \mathrm{ss} \equiv \mathrm{BC}, \mathrm{DE} \\ \mathrm{IY}, \mathrm{SP} \\ \mathrm{dd} \equiv \mathrm{BC}, \mathrm{DE} \\ \mathrm{HL}, \mathrm{SP}, \mathrm{IX}, \mathrm{IY} \\ \mathrm{dd} \equiv \mathrm{BC}, \mathrm{DE} \\ \mathrm{HL}, \mathrm{SP}, \mathrm{IX}, \mathrm{IY} \end{array}\right.$ |
| GP ACC. AND FLAG | $\begin{aligned} & \hline \text { DAA } \\ & \\ & \text { CPL } \\ & \text { NEG } \\ & \text { CCF } \\ & \text { SCF } \end{aligned}$ | Converts A contents into packed BCD following add or subtract. $\begin{aligned} & \mathrm{A} \leftarrow \overline{\mathrm{~A}} \\ & \mathrm{~A} \leftarrow 00-\mathrm{A} \\ & \mathrm{CY} \leftarrow \overline{\mathrm{CY}} \\ & \mathrm{CY} \leftarrow 1 \end{aligned}$ | Operands must be in packed BCD format |

Table 4-10 (Cont.). CPU Instruction Set

|  | Mnemonic | Symbolic Operation | Comments |
| :---: | :---: | :---: | :---: |
| MISCELLANEOUS | $\begin{aligned} & \text { NOP } \\ & \text { HALT } \\ & \text { DI } \\ & \text { EI } \\ & \text { IM } 0 \\ & \text { IM I } \\ & \text { IM } 2 \end{aligned}$ | No operation <br> Halt CPU <br> Disable Interrupts <br> Enable Interrupts <br> Set interrupt mode 0 <br> Set interrupt mode 1 <br> Set interrupt mode ? | 8080A mode Call to 0038 H Indirect Call |
| ROTATES AND SHIFTS | RLC s <br> RL s <br> RRC s <br> RR s <br> SLA s <br> SRA s <br> SRL s <br> RLD <br> RRD |  | $\begin{aligned} & \mathrm{s} \equiv \mathrm{r} .(\mathrm{HL}) \\ & (I \mathrm{X}+\mathrm{e}),(\mathrm{IY}+\mathrm{e}) \end{aligned}$ |
| BITS S, R, AND T | BIT b.s <br> SET b, s <br> RES b, s | $\begin{aligned} & \mathrm{Z} \leftarrow \overline{s_{b}} \\ & \mathrm{~s}_{\mathrm{b}} \leftarrow 1 \\ & \mathrm{~s}_{\mathrm{b}} \leftarrow 0 \end{aligned}$ | $\begin{aligned} & \mathrm{Z} \text { is zero flag } \\ & \mathrm{s} \equiv \mathrm{r},(\mathrm{HL}) \\ & (\mathrm{IX}+\mathrm{e}),(\mathrm{IY}+\mathrm{e}) \end{aligned}$ |
| INPUT AND OUTPUT | IN A, (n) IN r, (C) INI INIR <br> IND <br> INDR | $\begin{aligned} & A \leftarrow(n) \\ & r \leftarrow(C) \\ & (H L) \leftarrow(C), H L \leftarrow H L+1 \\ & B \leftarrow B-1 \\ & (H L) \leftarrow(C), H L \leftarrow H L+1 \\ & B \leftarrow B-1 \\ & \text { Repeat until } B=0 \\ & (H L) \leftarrow(C), H L \leftarrow H L-1 \\ & B \leftarrow B-1 \\ & (H L) \leftarrow(C), H L \leftarrow H L-1 \\ & B \leftarrow B-1 \\ & \text { Repeat until } B=0 \end{aligned}$ | Set flags |

Table 4-10 (Cont.). CPU Instruction Set

| INPUT AND OUTPUT | Mnemonic | Symbolic Operation | Comments |
| :---: | :---: | :---: | :---: |
|  | OUT(n). A OUT(C), r OUTI OTIR OUTD OTDR | $\begin{aligned} & (\mathrm{n}) \leftarrow A \\ & (\mathrm{C}) \leftarrow \mathrm{r} \\ & (\mathrm{C}) \leftarrow(\mathrm{HL}), \mathrm{HL} \leftarrow \mathrm{HL}+1 \\ & \mathrm{~B} \leftarrow \mathrm{~B}-1 \\ & (\mathrm{C}) \leftarrow(\mathrm{HL}), \mathrm{HL} \leftarrow \mathrm{HL}+1 \\ & \mathrm{~B} \leftarrow \mathrm{~B}-1 \\ & \text { Repeat until } \mathrm{B}=0 \\ & (\mathrm{C}) \leftarrow(\mathrm{HL}) . \mathrm{HL} \leftarrow \mathrm{HL}-1 \\ & \mathrm{~B} \leftarrow \mathrm{~B}-1 \\ & (\mathrm{C}) \leftarrow(\mathrm{HL}) . \mathrm{HL} \leftarrow \mathrm{HL}-1 \\ & \mathrm{~B} \leftarrow \mathrm{~B}-1 \\ & \text { Repeat until } B=0 \end{aligned}$ |  |
| JUMPS | JP nn <br> JP cc. nn <br> JRe <br> JR kk.e <br> JP (ss) <br> DJNZ e | $\mathrm{PC} \leftarrow \mathrm{nn}$ <br> If condition cc is true <br> $\mathrm{PC} \leftarrow \mathrm{nn}$, else continue $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{e}$ <br> If condition kk is true $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{e}$, else continue $\begin{aligned} & \mathrm{PC} \leftarrow \mathrm{ss} \\ & \mathrm{~B} \leftarrow \mathrm{~B}-1 \text {, if } \mathrm{B}=0 \\ & \text { continue, else } \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{e} \end{aligned}$ | $\begin{aligned} & \mathrm{cc} \begin{cases}\mathrm{NZ} & \mathrm{PO} \\ \mathrm{Z} & \mathrm{PE} \\ \mathrm{NC} & \mathrm{P} \\ \mathrm{C} & \mathrm{M}\end{cases} \\ & \mathrm{kk} \begin{cases}\mathrm{NZ} & \mathrm{NC} \\ \mathrm{Z} & \mathrm{C}\end{cases} \\ & \mathrm{ss}=\mathrm{HL}, \mathrm{IX}, \mathrm{IY} \end{aligned}$ |
| CALLS | CALL mn <br> CALL ce.nn | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow \mathrm{PC}_{\mathrm{H}} \\ & (\mathrm{SP}-2) \leftarrow \mathrm{PC}_{\mathrm{L}} \cdot \mathrm{PC} \leftarrow \mathrm{nn} \end{aligned}$ <br> If condition cc is false continue, else same as CALL nn | cc $\begin{cases}N Z & P O \\ Z & P E \\ N C & P \\ C & M\end{cases}$ |
| RESTARTS | RST L | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow \mathrm{PC}_{\mathrm{H}} \\ & \left(\mathrm{SP}_{-2)} \leftarrow \mathrm{PC}_{\mathrm{L}}, \mathrm{PC}_{\mathrm{H}} \leftarrow 0\right. \\ & \mathrm{PC}_{\mathrm{L}} \leftarrow \mathrm{~L} \end{aligned}$ |  |
| RETURNS | RET <br> RET cc <br> RETI <br> RETN | $\begin{aligned} & \mathrm{PC}_{\mathrm{L}} \leftarrow(\mathrm{SP}), \\ & \mathrm{PC}_{\mathrm{H}} \leftarrow(\mathbf{S P}+1) \end{aligned}$ <br> If condition cc is false continue, else same as RET <br> Return from interrupt, same as RET <br> Return from nonmaskable interrupt | $\cdots \begin{cases}N Z & P O \\ Z & P E \\ N C & P \\ C & M\end{cases}$ |

### 4.2.2 DMA ADDRESS GENERATOR (AM-410-1, U10, U21).

This device is a high-speed, eight-bit wide direct memory access address generator slice that can be cascaded to form larger addresses. Device connections are shown in Figure 4-14.

The primary function of the device is to generate sequential memory addresses for use in the sequential transfer of data to or from a memory. It also maintains a data word count and generates a DONE signal when a programmable terminal count has been reached. The device is designed for use in peripheral controllers with DMA capability or in any other system which transfers data to or from sequential locations of a memory.

The device can be programmed to increment or decrement the memory address in any of four control modes and executes eight different instructions. The initial address and word count are saved internally so that they can be restored later in order to repeat the data transfer operation.

Logic Symbol


Connection Diagram
Top View


Figure 4-14. DMA Address Generator Connections

### 4.2.2.1 ARCHITECTURE.

As shown in Figure 4-15, the device consists of the following:

- A three-bit Control Register.
- An eight-bit Address Counter with input multiplexer.
- An eight-bit Address Register.
- An eight-bit Word Counter with input multiplexer.
- An eight-bit Word Count Register.
- Transfer complete circuitry.
- An eight-bit wide data multiplexer with three-state output buffers.
- Three-state address output buffers with external output enable control.
- An instruction decoder.


Figure 4-15. DMA Address Generator Block Diagram

Control Register. Under instruction control, the Control Register can be loaded or read from the bidirectional DATA lines D0-D7. Control Register bits 0 and 1 determine the Control Mode, and bit 2 determines whether the Address Counter increments or decrements. Figure 4-16 defines the Control Register format.

\section*{Control Register <br> | $\mathrm{CR}_{2}$ | $\mathrm{CR}_{1}$ | $\mathrm{CR}_{0}$ |
| :--- | :--- | :--- |}


| CR $_{\mathbf{1}}$ | CR $_{\mathbf{0}}$ | Control Mode <br> Number | Control <br> Mode Type | Word <br> Counter | Done <br> Output Signal |
| :---: | :---: | :---: | :--- | :--- | :--- |
| L | L | 0 | Word Count Equals One | Decrement | HIGH when Word Counter = 1 |
| L | H | 1 | Word Count Compare | Increment | HIGH when Word Counter + 1 equals Word Count Register |
| H | L | 2 | Address Compare | Hold | HIGH when Word Counter = Address Counter |
| H | H | 3 | Word Counter Carry out | Increment | Always LOW. |

$H=$ HIGH
$L=$ LOWW

| $\mathbf{C R}_{2}$ | Address Counter |
| :---: | :--- |
| $\mathbf{L}$ | Increment |
| $H$ | Decrement |

Figure 4-16. Control Register Format Definition

Address Counter. The Address Counter, which provides the current memory address, is an eight-bit, binary, up/down counter with full look-ahead carry generation. The Address Carry input ( $\overline{\mathrm{ACI}}$ ) and Address Carry Output ( $\overline{\mathrm{ACO}}$ ) allow cascading to accommodate larger addresses. Under instruction control, the Address Counter can be enabled, disabled, and loaded from the DATA inputs, D0-D7, or the Address Register. When enabled and the $\overline{A C I}$ input is LOW, the Address Counter increments/decrements on the LOW to HIGH transition of the CLOCK input, CP. The Address Counter output can be enabled onto the three-state ADDRESS outputs A0-A7 under control of the Output Enable input, $\overline{\mathrm{OEA}}$.

Address Register. The eight-bit Address Register saves the initial address so that it can be restored later in order to repeat a transfer operation. When the LOAD ADDRESS instruction is executed, the Address Register and Address Counter are simultaneously loaded from the DATA inputs, D0-D7.

Word Counter and Word Count Register. The Word Counter and Word Count Register, which maintain and save a word count, are similar in structure and operation to the Address Counter and Address Register, with the exception that the Word Counter increments in Control Modes 1 and 3, decrements in Control Mode 0 , and is disabled in Control Mode 2. The LOAD WORD COUNT instruction simultaneously loads the Word Counter and Word Count Register.

Transfer Complete Circuitry. The Transfer Complete Circuitry is a combinational logic network which detects the completion of the data transfer operation in three Control Modes and generates the DONE output signal. The DONE signal is an opencollector output, which can be dot-anded between chips.

Data Multiplexer. The Data Multiplexer is an eight-bit wide, 3-input multiplexer which allows the Address Counter, Word Counter, and Control Register to be read at the DATA lines, D0-D7. The Data Multiplexer and three-state Data output buffers are instruction controlled.

Address Output Buffers. The three-state Address Output Buffers allow the Address Counter output to be enabled onto the ADDRESS lines, A0-A7, under external control. When the Output Enable input, OEA, is LOW, the Address output buffers are enabled; when OEA is HIGH, the ADDRESS lines are in the high-impedance state. The address and Data Output Buffers can sink 24 mA output current over the commercial operating range.

Instruction Decoder. The Instruction Decoder generates required internal control signals as a function of the INSTRUCTION inputs, I0-I2 and Control Register bits 0 and 1.

Clock. The CLOCK input, CP is used to clock the Address Register, Address Counter, Word Count Register, Word Counter, and Control Register, all on the LOW to HIGH transition of the CP signal.
4.2.2.2 CONTROL MODES.

Control Mode 0 - Word Count Equals One Mode. In this mode, the number of data words to be transferred is initially loaded into the Word Counter and Word Count Register. When the Word Counter is enabled and the Word Counter Carry-in, WCI, is LOW, the Word Counter decrements on the LOW to HIGH transition of the CLOCK input, CP. The DONE signal is generated during the last word transfer; i.e., when the Word Counter equals one.

Control Mode 1 - Word Count Compare Mode. Initially, the number of data words to be transferred is loaded into the Word Count Register and the Word Counter is cleared. When the Word Counter is enabled and the WCI input is LOW, the Word Counter increments on the LOW to HIGH transition of the CLOCK input, CP. In this mode, the Word Counter always indicates the number of data words that have been transferred. The Transfer Complete Circuitry compares the Word Counter with the Word Count Register and generates the DONE signal during the last word transfer; i.e., when the Word Counter plus one equals the Word Count Register.

Contro1 Mode 2 - Address Compare Mode. In this mode, only an initial and final memory address need be specified. The initial Memory Address is loaded into the Address Register and Address Counter and the final memory address is loaded into the Word Count Register and Word Counter. The Word Counter is always disabled in this mode and serves as a holding register for the final memory address. When the Address Counter is enabled and the ACI input is LOW, the Address Counter increments or decrements (depending on Control Register bit 2) on the LOW to HIGH transition of the CLOCK input, CP. The Transfer Complete Circuitry compares the Address Counter with the Word Counter and generates the DONE signal during the last word transfer; i.e., when the Address Counter equals the Word Counter.

Control Mode 3 - Word Counter Carry Out Mode. For this mode of operation, the user can load the Word Count Register and Word Counter with the two's complement of the number of data words to be transferred. When the Word Counter is enabled and the WCI input is LOW, the Word Counter increments on the LOW to HIGH transition of the CLOCK input, CP. A Word Counter Carry Out signal, WCO, indicates the last data word is being transferred. The DONE signal is not required in this mode and, therefore, is always LOW.

### 4.2.2.3. INSTRUCTIONS.

The instruction set consists of eight instructions. Six instructions load and read the Address Counter, Word Counter and Control Register; one instruction enables the Address and Word counters; and one instruction reinitializes the Address and Word Counters. The function of the REINITIALIZE COUNTERS, LOAD WORD COUNT, and ENABLE COUNTERS instructions varies with the Control Mode being utilized. Table 4-11 defines the instructions as a function of instruction inputs $\mathrm{IO}-\mathrm{I} 2$ and the four Control Modes.

Table 4-11. DMA Register Instructions

| $l_{2} \quad I_{1} \quad l_{0}$ | Octal Code | Function | Mnemonic | Control Mode | Word Reg. | Word Counter | Address Reg. | Address Counter | Control Registor | $\begin{aligned} & \text { Data } \\ & D_{0}-D_{7} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L L L | 0 | $\begin{aligned} & \text { WRITE } \\ & \text { CONTROL } \\ & \text { REGISTER } \end{aligned}$ | WRCR | 0, 1, 2, 3 | HOLD | HOLD | HOLD | HOLD | $\mathrm{D}_{0} \cdot \mathrm{D}_{2} \rightarrow \mathrm{CR}$ | INPUT |
| L L H | 1 | READ CONTROL REGISTER | ROCR | 0.1.2, 3 | HOLD | HOLD | HOLD | HOLD | HOLO | $\underset{\substack{C R \rightarrow D_{0}-D_{2} \\ \text { (Note }}}{ }$ |
| L H L | 2 | $\begin{aligned} & \text { READ } \\ & \text { WORD } \\ & \text { COUNTER } \end{aligned}$ | ROWC | 0, 1, 2, 3 | HOLD | HOLD | HOLD | HOLD | HOLO | WC $\rightarrow$ D |
| L H H | 3 | READ ADDRESS COUNTER | RDAC | 0, 1, 2, 3 | HOLD | HOLD | HOLD | HOLD | HOLD | $\mathrm{AC} \rightarrow \mathrm{O}$ |
| H L L | 4 | REINITIALIZE COUNTERS | REIN | 0,2,3 | HOLO | WCR $\rightarrow$ WC | HOLO | $\overrightarrow{A R} \rightarrow A C$ | HOLO | 2 |
|  |  |  |  | 1 | HOLD | ZERO $\rightarrow$ WC | HOLO | $A R \rightarrow A C$ | HOLD | $z$ |
| H L H | 5 | LOAD ADDRESS | LDAD | 0, 1, 2, 3 | HOLD | HOLO | $\mathrm{D} \rightarrow \mathrm{AR}$ | $D \rightarrow A C$ | HOLD | INPUT |
| H L | 6 | $\begin{aligned} & \text { LOAD } \\ & \text { WORD } \\ & \text { COUNT } \end{aligned}$ | LDWC | 0, 2, 3 | D $\rightarrow$ W | $\mathrm{D} \rightarrow$ WC | HOLD | HOLD | HOLD | INPUT |
|  |  |  |  | 1 | D $\rightarrow$ WR | ZERO $\rightarrow$ WC | HOLD | HOLD | HOLO | INPUT |
| H H H | 7 | ENABLE COUNTERS | ENCT | 0, 1, 3 | HOLD | ENABLE COUNT | HOLD | ENABLE COUNT | HOLD | $z$ |
|  |  |  |  | 2 | HOLD | HOLD | HOLD | enable COUNT | HOLD | z |

$$
\begin{array}{ll}
C R=\text { Control Reg. } & \text { WCR = Word Count Reg. } \\
A R=\text { Address Reg. } & \text { WC }=\text { Word Counter } \\
A C=\text { Address Counter } & D=\overline{D a t a}
\end{array}
$$

$$
\begin{aligned}
& L=\text { LOW } \\
& H=\text { HIGH } \\
& Z=\text { High Impedance }
\end{aligned}
$$

Note 1:
Data Bits $\mathrm{D}_{3}-\mathrm{D}_{7}$ are high during this instruction.

The WRITE CONTROL REGISTER instruction writes DATA input D0-D2 into the Control Register; DATA inputs D3-D7 are "don't care" inputs for this instruction. The READ CONTROL REGISTER instruction gates the Control Register outputs to DATA 1ines, D0-D2. DATA 1ines D3-D7 are in the HIGH state during this instruction.

The Word Counter can be read using the READ WORD COUNTER instruction, which gates the Word Counter outputs to DATA lines DO-D7. The LOAD WORD COUNT instruction is Control Mode dependent. In Control Modes 0, 2, and 3, DATA inputs D0-D7 are written into both the Word Count Register and Word Counter. In Control Mode 1, DATA inputs D0-D7 are written into the Word Count Register and the Word Counter is cleared.

The READ ADDRESS COUNTER instruction gates the Address Counter outputs to DATA 1ines D0-D7, and the LOAD ADDRESS instruction writes DATA inputs D0-D7 into both the Address Register and Address Counter.

In Control Modes 0,1 , and 3 , the ENABLE COUNTERS instruction enables both the Address and Word Counters; in Control Mode 2, the Address Counter is enabled and the Word Counter holds its contents. When enabled and the carry input is active, the counters increment on the LOW to HIGH transition of the CLOCK input, CP. Thus, with this instruction applied, counting can be controlled by the carry inputs.

The REINITIALIZE COUNTERS instruction also is Control Mode dependent. In Control Modes 0,2 , and 3, the contents of the Address Register and Word Count Register are transferred to the respective Address Counter and Word Counter; in Control Mode 1 , the content of the Address Register is transferred to the Address Counter and the Word Counter is cleared. The REINITIALIZE COUNTERS instruction allows a data transfer operation to be repeated without reloading the address and word count from the DATA lines.
4.2.3 CYCLIC REDUNDANCY CHECK (CRC) GENERATOR/CHECKER (AM-410-1, U15).
Cyclic Redundancy Check (CRC) Generator/Checker is a 16-bit programmable device which operates on serial data streams and provides a means of detecting transmission errors. Cyclic encoding and decoding schemes for error detection are based on polynomial manipulation in modulo arithmetic. For encoding, the data stream (message polynomial) is divided by a selected polynomial. This division results in a remainder which is appended to the message as check bits. For error checking, the bit stream containing both data and check bits is divided by the same selected polynomial. If there are no detectable errors, this division results in a zero remainder. Although it is possible to choose many generating polynomials of a given degree, standards exist that specify a small number of useful polynomials. This device implements the polynomials listed in Table 4-12 by applying the appropriate logic levels to the select pins SO, S1 and S2. The CRC connections are shown in Figure 4-17.

The device consists of a 16 -bit register, a Read Only Memory (ROM) and associated control circuitry as shown in the Block Diagram. The polynomial control code presented at inputs SO , S1 and S2 is decoded by the ROM, selecting the desired polynomial by establishing shift mode operation on the register with Exclusive OR gates at appropriate inputs. To generate the check bits, the data stream is entered via the Data Inputs (D), using the HIGH to LOW transition of the Clock Input (CP). This data is gated with the most significant Output ( $Q$ ) of the register, and controls the Exculsive OR gates (Figure 4-18). The Check Word Enable (CWE) must be held HIGH while the data is being entered. After the last data bit is entered, the CWE is brought LOW and the check bits are shifted out of the register and appended to the data bits using external gating (Figure 4-19).

To check an incoming message for errors, both the data and check bits are entered through the D Input with the CWE Input held high. The device is not in the data path, but only monitors the message. The Error Output becomes valid after the last check bit has been entered into the device by a HIGH to LOW transition of $\overline{\mathrm{CP}}$. If no detectable errors have occurred during the data transmission, the resultant internal register bits are all LOW and the Error Output (ER) is LOW. If a detectable error has occurred, ER is HIGH; ER remains valid until the next HIGH to LOW transition of $\overline{\mathrm{CP}}$ or until the device has been preset or reset.

A HIGH on the Master Reset Input (MR) asynchronously clears the register. A LOW on the Preset Input ( $\bar{P}$ ) asynchronously sets the entire register if the control code inputs specify a 16 -bit polynomial; in the case of 12 or 8 -bit check polynomials, only the most significant 12 or 8 register bits are set, and the remaining bits are cleared.


CONNECTION DIAGRAM DIP (TOP VIEW)


Piris 6 and 9 not connected.

## NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

## PIN NAMES

| $S_{0}-S_{2}$ | Polynomial Select Inputs |
| :--- | :--- |
| $\bar{D}$ | Data Input |
| $\overline{C P}$ | Clock Operates on HIGH:to- |
|  | LOW Transition) Input |
| $\overline{C W E}$ | Check Word Enable Input |
| $\bar{P}$ | Pleset (Active LOW) Input |
| $M R$ | Mastet Reset (Active HIGH) Input |
| $\mathbf{O}$ | Data Output (Note b) |
| $E R$ | $E l l u r$ Output (Note b) |

BLOCK DIAGRAM


$$
\begin{aligned}
& V_{C U}=\operatorname{Fin} 14 \\
& \text { GND }=\operatorname{Pin} 7
\end{aligned}
$$

Figure 4-17. CRC Checker Connections

Table 4-12. CRC Polynomial Select Codes

| SELECT CODE |  |  | POLYNOMIAL | REMARKS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ |  |  |
| L | L | L | $x^{16}+x^{15}+x^{2+1}$ | Cac 16 |
| L | L | H | $x^{16}+{ }^{14}+x+1$ | crc-16 reverse |
| L | H | L | $x^{16+x^{15}+x^{13}+x^{7}+x^{4}+x^{2}+x^{1}+1}$ |  |
| L | H | H | $x^{12}+x^{11}+x^{3}+x^{2}+x+1$ | cric 12 |
| H | L | L | $x^{8}+x^{7}+x^{5}+x^{4}+x+1$ |  |
| H | L | H | $x^{8+1}$ | LRC 8 |
| H | H | L | $x^{16+x^{12}+x^{5}+1}$ | CHCCCOTt |
| H | H | H | $x^{16}+x^{11}+x^{4}+1$ | CRCOCIT REVFRS* |



Figure 4-18. CRC Equivalent Circuit For $X^{16}+X^{15}+X^{2}+1$


NOTES

2. 9401 must be reset or preset before each computation.
3. CRC check bits ate aceneated and appended to data bits.

Figure 4-19.

truth table

| INPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PR | CLR | CLK | D | 0 | $\overline{0}$ |
| $L$ | H | X | x | H | $L$ |
| H | L | X | X | 1 | H |
| L | 1 | x | X | ${ }^{*}$ | $\mathrm{H}^{+}$ |
| H | H | $\uparrow$ | H | H | L |
| H | H | $\uparrow$ | 1 | L | H |
| H | H | L | X | 00 | OO |

Notes. $\Omega$ = high-tewil pulse; dote inputs mould be hold constent while clock is high; dete is trandferred to output on the falling ecpe of the pulse.
$\mathbf{O O}=$ the level of $\mathbf{Q}$ before the indicated input conditions were establiathed.
TOGGLE: Esch output chenges to the complement of its provious lovel on eech active transition (pulse) of the clock. -This configuration is nonsteble, thet is, it will not persist whon prevet and cleer inputs return to their inactive (high) level

Figure 4-20. Dual D F1ip-F1op Connections
4.2.5 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR (AM-410-1, U17).
For device logic and connections, see Figure 4-21.


TRUTH TABLE

| INPUTS |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PR | CLR | CLK | $J$ | K | 0 | $\overline{\mathbf{0}}$ |
| $L$ | H | X | $x$ | X | H | L |
| H | L | - $x$ | $x$ | $x$ | L | H |
| L | L | $x$ | X | X | $\mathrm{H}^{*}$ | $\mathrm{H}^{*}$ |
| H | H | $\downarrow$ | L | L. | 00 | $\overline{0} 0$ |
| H | H | $\downarrow$ | H | $L$ | H | L |
| H | H | $\downarrow$ | 1 | H | $L$ | H |
| H | H | $\downarrow$ | H | H | TOG | GLE |
| H | H | H | X | $\times$ | 00 | Ōo |

Notes. $\mathbf{O 0} \mathbf{=}$ the level of $\mathbf{Q}$ before the indicated input conditione were established.
TOGGLE: Each output changes to the complement of its previous lovel on esch active trensition of the clock
-This configuration is nonstable; that is, it will not persist when proset and cleer inputs roturn to meir inective (hiad) level.
Figure 4-21. J-K F1ip-F1op Connections
4.2.6 DECODER (AM-410-1, U25, U26; AM-410-2, U7, U42). These are Schottky-clamped circuits designed for memory-decoding or data-routing applications requiring very short propagation delay times. This DIP decodes one of eight lines based on the conditions at the three binary select inputs and the three enable inputs. For logic and connections, see Figure 4-22.

Connection and Logic Diagram


Truth Table

| INPUTS |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EMABLE |  | SELECT |  |  |  |  |  |  |  |  |  |  |
| 01 | ac | C | B | A | Yo | V1 | V2 | V3 | V 4 | Y5 | Y6 | $\mathrm{V7}$ |
| x | H | $x$ | $x$ | $x$ | H | H | H | H | H | H | H | H |
| L | $\times$ | x | x | $x$ | H | H | H | H | H | H | H | H |
| H | $L$ | L | $L$ | $L$ | $L$ | H | H | H | H | H | H | H |
| H | $L$ | L | 1 | H | H | L | H | H | H | H | H | H |
| H | $L$ | L | H | L | H | H | L | H | H | H | H | H |
| H | $L$ | $L$ | H | H | H | H | H | 1 | H | H | H | H |
| H | $L$ | H | L | $L$ | H | H | H | H | L | H | H | H |
| H | $L$ | H | L | H | H | H | H | H | H | L | H | H |
| H | $L$ | H | H | L | H | H | - H | H | H | H | $L$ | H |
| H | L | H | H | H | H | H | H | H | H | H | H | L |

- $\mathbf{G 2}=\mathbf{~ G 2 A}+\mathbf{6 2 8}$
$H=$ hinh level, $L=$ fow hevel $X=$ don't cere

Figure 4-22. Decoder Connections
4.2.7 DECODER/DEMULTIPLEXER (AM-410-1, U30).

These Schottky-clamped circuits are designed to be used in high performance memory decoding or data routing applications requiring very short propagation delay times. This device contains two separate two-line to four-line decoders in one package. The active-low enable input can be used as a data line in demultiplexing applications. The device features fully buffered inputs, presenting only one normalized load to its driving circuit. All inputs are clamped with high performance Schottky diodes to suppress line-ringing. For logic and connections, see Figure 4-23.


Figure 4-23. Decoder/Demultiplexer Connections
4.2.8 DATA SELECTOR/MULTIPLEXER (AM-410-1, U13).

This data selector/multiplexer contains full on-chip decoding to select one of eight data sources. A strobe input must be at a low logic level to enable the device. A high level at the strobe forces the $W$ output high and the $Y$ output low. See Figure 4-24 for logic and connections.

Connection Diagram


Logic Diagram


Truth Table

| IMPUTS |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SELECT |  |  | stnoes |  |  |
| c | $B$ | $A$ | 5 | $\gamma$ | W |
| x | x | x | H | L | H |
| L | $L$ | L | 1 | D0 | $\overline{\text { D }}$ |
| L | $L$ | H | 1 | D1 | $\overline{\mathrm{D} 1}$ |
| $L$ | H | L | 1 | D2 | $\overline{\text { D2 }}$ |
| L | H | H | 1 | D3 | $\overline{0}$ |
| H | $L$ | 1 | 1 | Da | $\overline{04}$ |
| H | L | H | 1 | D6 | $\overline{\text { D5 }}$ |
| H | H | L | $L$ | D6 | $\overline{0}$ |
| H | H | H | 1 | 07 | $\overline{07}$ |

$H$ - Mish Lewl, L = Low Lewd, X = Don't Cere
$\bar{E}, \bar{E} 1 \ldots \overline{E 15}$ - the complement of the lovel of the
rompective Einput
D0, 01 . . . D7 $=$ the level of the reppective $D$ input


Figure 4-24. Data Selector/Multiplexer Logic and Connections
4.2.9 QUAD TWO-LINE TO ONE-LINE DATA SELECTOR/MULTIPLEXER (AM-410-2, U23, U43).
This data selector/multiplexer contains drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A four-bit word is selected from one of two sources and is routed to the four inputs. For logic and connections see Figure 4-25.


Truth Table

| muputs |  |  |  | OUTMUT Y |
| :---: | :---: | :---: | :---: | :---: |
| Stroat | SELECT. |  | - |  |
| H | x | x | x | L |
| L | $L$ |  | $x$ | L |
| 1 | 1 | H | x | H |
| 1 | H | x | L | 1 |
| $L$ | H | $\times$ | H | H |

$H$ = Hish Lewal, $L$ = Low Lovel, $X$ = Don't Cerv

Figure 4-25. Quad 2-Line to 1-1ine
Data Selector/Mu1tiplexer Connections
4.2.10 QUAD INVERTING TWO-LINE TO ONE-LINE DATA SELECTOR/ MULTIPLEXER (AM-410-1, U18, U19).
This data selector/multiplexer contains inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A four-bit word is selected from one of two sources and is routed to the four inputs. For logic and connections see Figure 4-26.

Connection Diagram


Logic Diagram


Truth Table

| munts |  |  |  | OUTPUT Y |
| :---: | :---: | :---: | :---: | :---: |
| stmose | select | A | - |  |
| H | x | x | x | H |
| L | $L$ | 1 | x | H |
| L | 1 | H | X | L |
| 1 | H | x | L | H |
| $L$ | H | X | H | 1 |

$H$ = High Lowl, $L$ = Low Lewd, X = Don't Cere

Figure 4-26. Quad Inverting 2-Line to 1-Line Data Selector/Multiplexer Connections

### 4.2.11 FOUR-BIT BINARY COUNTER WITH ASYNCHRONOUS CLEAR (AM-410-2, U34).

This device is a synchronous, presettable, 4-bit binary counter featuring an internal carry look-ahead for applications in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the positive-going edge of the clock.

The counter is fully programmable; that is, the outputs may be preset to either level. Presetting is synchronous with the clock, and takes place regardless of the levels of the count enable inputs. A LOW level on the Parallel Enable ( $\overline{P E}$ ) input disables the counter and causes the data at the $D_{n}$ inputs to be loaded into the counter on the next LOW-to-HIGH transition of the clock. The reset (clear) function is asynchronous. A LOW level on the Master Reset ( $\overline{\mathrm{MR}}$ ) input sets all four of the flip-flop outputs LOW, regardless of the levels of the CP, $\overline{P E}$, CET, and CEP inputs.

The carry look-ahead circuitry provides for cascading counters for $n$-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two Count Enable inputs (CET - CEP) and a Terminal Count (TC) output. Both count enable inputs must be HIGH to count. The CET input is fed forward to enable the TC output. The TC output thus enabled, will produce a HIGH output pulse with a duration approximately equal to the HIGH level portion of the $Q_{0}$ output. This HIGH level TC pulse is used to enable successive cascading stages. For logic, connections, and timing, see Figure 4-27.

PIN CONFIGURATION



## LOGIC DIAGRAM

$V_{C C}=P_{\text {in }} 16$

$\begin{aligned} \text { GNC } & =\operatorname{Pin} 8 \\ 1 & =\operatorname{Pin} \text { numbers }\end{aligned}$

Figure 4-27 (SH1 of 2). Binary Counter with Asynchronous Clear Logic and Connections

MODE SELECT - FUNCTION TABLE

| OPERATING MODE | INPUTS |  |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\text { MR }}$ | CP | CEP | CET | $\overline{\mathbf{P E}}$ | $\mathrm{D}_{n}$ | $\mathbf{O}_{\boldsymbol{n}}$ | TC |
| Reset (Clear) | L | X | X | x | X | X | L | L |
| Parallel Load | H | 1 | X | X | 1 | 1 | L | L |
|  | H | 1 | X | $x$ | 1 | h | H | (b) |
| Count | H | 1 | h | h | h(d) | X | count | (b) |
| Hold (do nothing) | H | X | I(c) | X | h(d) | X | $Q_{n}$ | (b) |
|  | H | X | X | I(c) | h(d) | X | $q_{n}$ | L |

$H=$ HHGH voltage level steady state
$L=$ LOW voltage level steady state
$h=$ HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition
$=$ LOW voltage level one setup time prior to the LOW-to-HIGH clock transition
$x=$ Don't care.
$q=$ Lower case letters indicate the state of the referenced output prior to the LOW-to HIGH clock transition
$t=$ LOW-to-HIGH clock transition
NOTES
(b) The TC output is HIOH when CET is HIGH and the counter is at Terminal Count (HWHH for "161")
(c) The HIGH-to-LOW transition of CEP or CET on the 54/74161 should only occur while CP is HIGH for conventional operation
(d) The LOW-to-HIGH tranaition of $\overline{\text { PE }}$ on the $54 / 74161$ should only occur while CP is HIGH for conventional operation

TYPICAL CLEAR, PRESET, COUNT AND INHIBIT SEQUENCES


Figure 4-27 (SH2 of 2). Binary Counter with Asynchronous Clear Logic and Connections
4.2.12 FOUR-BIT BINARY COUNTER WITH SYNCHRONOÚS CLEAR (AM-410-2, U41).
This device is a synchronous presettable 4-bit binary counter featuring an internal carry look-ahead for applications in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the positive-going edge of the clock.

The counter is fully programmable; that is, the outputs may be preset to either level. Presetting is synchronous with the clock, and takes place regardless of the levels of the count enable inputs. A LOW level on the Parallel Enable ( $\overline{P E}$ ) input disables the counter and causes the data at the $D_{n}$ inputs to be loaded into the counter on the next LOW-to-HIGH transition of the clock. The reset (clear) function is synchronous with the clock. The Synchronous Reset ( $\overline{\mathrm{SR}}$ ), when LOW one setup time before the LOW-to-HIGH transition of the clock, overrides the CEP, CET, and $\overline{\text { PE }}$ inputs, and causes the outputs to go LOW coincident with the positive clock transition.

The carry look-ahead circuitry provides for cascading counters for n -bit synchronous applications without additional gating. Instrumental in accomplishing this function are two Count Enable inputs (CET - CEP) and a Terminal Count (TC) output. Both count enable inputs must be HIGH to count. The CET input is fed forward to enable the TC output. The TC output thus enabled will produce a HIGH output pulse with a duration approximately equal to the HIGH level portion of the $Q_{0}$ output. This HIGH level TC pulse is used to enable successive cascaded stages. For logic connections and timing, see Figure 4-28.

LOGIC SYMBOL


PIN CONFIGURATION


LOGIC DIAGRAM


Figure 4-28 (SH1 of 2). Binary Counter with Synchronous Clear Logic and Connections

MODE SELECT - FUNCTION TABLE

| OPERATING MODE | INPUTS |  |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{S R}}$ | CP | CEP | CET | $\overline{\text { PE }}$ | $\mathrm{D}_{\mathrm{n}}$ | $0_{n}$ | TC |
| Reset (Clear) | 1 | 1 | $X$ | X | X | $\times$ | L | L |
| Parallel Load | $\begin{aligned} & \hline h(d) \\ & h(d) \end{aligned}$ | $1$ | $\begin{aligned} & \hline X \\ & X \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { I } \\ & h \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { L } \\ & \text { (b) } \end{aligned}$ |
| Count | h(d) | 1 | h | h | h(d) | X | count | (b) |
| Hold (do nothing) | $\begin{aligned} & h(d) \\ & h(d) \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{gathered} I(c) \\ X \end{gathered}$ | $\begin{gathered} x \\ I(c) \end{gathered}$ | $\begin{aligned} & h(d) \\ & h(d) \end{aligned}$ | X <br>  | $\begin{aligned} & q_{n} \\ & q_{n} \end{aligned}$ | (b) <br> L |

$H=$ HGH voltage level steady state.
$L=$ LOW voltage level steady state.
$h=$ HWGH voltage level one eetup time prior to the LOW-to-HWGH clock transition
$I=$ LOW voltage level one setup time prior to the LOW-to-HIGH clock transition
$x=$ Don't care
$q=$ Lower case letters indicate the state of the referenced output prior to the LOW•to HWGH clock transition
$t=$ LOW - to-HIGH clock transition
NOTES
(b) The TC output is $H$ WGH when CET is HWGH and the counter is at Terminal Count (HWWH for "163")
(c) The AWGH-10-LOW transition of CEP or CET on the 54/74183 should only occur while CP is HIGH for conventional operation
(d) The LOW to HIGH transition of $\overline{P E}$ or $\overline{S R}$ on the 5474163 should only occur white CP is HIGH ior conventional operation

TYPICAL CLEAR, PRESET, COUNT AND INHIBIT SEQUENCES

(1) Cleer outputs to zero

(2) Preeet to binary twelve
(3) Count to thirteen, fourteen, fifteen, zero, one, and two
(4) Inhibit

Figure 4-28 (SH2 of 2). Binary Counter
with Synchronous Clear Logic and Connections
4.2.13 EIGHT-BIT SERIAL IN/PARALLEL OUT SHIFT REGISTER (AM-410-2, U31).
This 8-bit shift register features gated serial inputs and an asynchronous clear. A low logic level at either input inhibits entry of the new data, and resets the first flip-flop to the low level at the next clock pulse, thus providing complete control over incoming data. A high logic level on either input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects. For logic and connections see Figure 4-29.

Connection Diagram


Timing Diagram


## Logic Diagram



Figure 4-29. Eight-Bit Shift Register Logic and Connections
4.2.14 EIGHT BIT PARALLEL IN/SERIAL OUT SHIFT REGISTER (AM-410-2, U25).
This parallel-in or serial-in, serial-out shift register features gated clock inputs and an overriding clear input. The load mode is established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high level edge of the clock pulse through a two-input NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free-running, and the register can be stopped on command with the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero. For logic and connections see Figure 4-30.

Connection Diagram


Truth Table

| INPUTS |  |  |  |  |  | INTERNAL OUTPUTS |  | OUTPUT $\mathrm{O}_{\mathrm{H}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLEAR | $\begin{aligned} & \text { SHIFT/ } \\ & \text { LOAD } \end{aligned}$ | Clock inhibit | CLOCK | SERIAL | parallel |  |  |  |
|  |  |  |  |  | A...H | $\mathbf{O}_{\mathbf{A}}$ | $\mathrm{O}_{8}$ |  |
| L | X | x | X | x | x | L | L | L |
| H | $\times$ | L | L | x | $\times$ | $\mathrm{a}_{\mathrm{AO}}$ | $\mathrm{O}_{80}$ | $\mathrm{a}_{\mathrm{no}}$ |
| H | 1 | L | 1 | x | a... $h$ | a |  | $n$ |
| H | H | L | $\dagger$ | H | $x$ | H | $\mathrm{a}_{\text {An }}$ | $\mathrm{a}_{\mathrm{G}}$ |
| H | H | L | , | L | x | L | $\mathrm{o}_{\text {an }}$ | $\mathrm{a}_{\mathrm{G}}$ |
| H | x | H | , | x | x | $\mathrm{o}_{\text {a }}$ | $\mathrm{o}_{\text {во }}$ | $\mathrm{a}_{\mathrm{HO}}$ |

$H=$ High Level (steady state). L = Low Level (steady state)
$X=$ Don't Care (any input, including transitions)
$t=$ Transition from low to high level
a $. . . h=$ The level of steedy-state input at inputs $A$ through $H$, respectively.
$\mathrm{a}_{A O}, \mathrm{a}_{\mathrm{BO}}, \mathrm{a}_{\mathrm{HO}}=$ The level of $\mathrm{a}_{\mathbf{A}}, \mathrm{a}_{\mathbf{B}}$ or $\mathrm{a}_{H}$, respectively, before the indicated steady ${ }^{\text {state input conditions were establishod. }}$
$a_{A n}, a_{G n}=$ The level of $a_{A}$ or $a_{G}$. respectively, before the most recent $\dagger$ transition of the clock

Figure 4-30. Eight-Bit Paralle1 In/Serial Out Shift Register Logic and Connections (Sheet 1 of 2)

## Logic Diagram



Timing Diagram


Figure 4-30. Eight-Bit Parallel In/Serial Out Shift Register Logic and Connections (Sheet 2 of 2)
4.2.15 QUAD D FLIP-FLOPS WITH CLEAR (AM-410-2, U13, U19). These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. They feature a direct clear input and complementary outputs from each flip-f1op. Information at the $D$ inputs meeting the setup time requirements is transferred to the $Q$ outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the $D$ input signal has no effect at the output. For logic and connections see Figure 4-31.

Connection Diagram


Logic Diagram


Truth Table

| IMPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| CLEAR | CLOCK | D | 0 | $\overline{\mathbf{a}}^{\text {+ }}$ |
| 1 | x | $\times$ | L | H |
| H | $\dagger$ | H | H | L |
| H | $\dagger$ | L | L | H |
| H | 1 | $\times$ | $\alpha_{0}$ | $\overline{\mathbf{a}}_{0}$ |

$H=$ High Level (steady state)
$L$ = Low Level (steady state)
X = Don't Care
$t=$ Transition from low to high level
$\mathbf{Q}_{\mathbf{0}}=$ The level of $\mathbf{Q}$ before the indicated steedy-state inpur conditions were eatablished.
$t-175$, LS175, ond S175 onlv

Figure 4-31. Quad D F1ip-F1ops With C1ear, Logic and Connections

### 4.2.16 INVERTING TRI-STATE BUFFER (AM-410-1, U34).

 For logic and connections see Figure 4-32.Connection Diagram


## Figure 4-32. Inverting Tri-State Buffer Logic and Connections

4.2.17 OCTAL D-TYPE FLIP-FLOP WITH CLEAR (AM-410-1, U35). These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input.

Information at the $D$ inputs meeting the setup time requirements is transferred to the $Q$ outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the $D$ input signal has no effect at the output. For logic and connections see Figure 4-33.

Connection Diagram


Truth Table
(EACH FLIP-FLOP)

| INPUTS |  | OUTPUT |  |
| :---: | :---: | :---: | :---: |
| CLEAR | CLOCK | D | Q |
| L | X | X | L |
| H | $\uparrow$ | H | H |
| H | $\uparrow$ | L | L |
| H | L | $X$ | $Q_{0}$ |

Logic Diagram


Figure 4-33. Octal D-Type Flip-F1op With Clear, Logic And Connections

### 4.2.18 TRI-STATE HEX BUFFERS (AM-410-1, U28; AM-410-2, U33).

 For logic and connections see Figure 4-34.Logic and Connections


Truth Table

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\bar{G}$ | $A$ | $Y$ |
| $H$ | $X$ | $Z$ |
| $L$ | $H$ | $H$ |
| $L$ | $L$ | $L$ |

Figure 4-34. Tri-State Hex Buffer Logic And Connections

### 4.2.19 OCTAL D-TYPE TRANSPARANT LATCH (AM-410-1, U39).

This 8-bit register is a transparent D-type latch with threestate outputs. While the enable (G) is high, the Q outputs follow the data (D) inputs. When the enable is low, the output will be latched at the level of the data that was set up. For logic and connections, see Figure 4-35.

Connection Diagram
(TOP VIEW)

function table

| OUTPUT <br> CONTROL | ENABLE <br> G | D | OUTPUT |
| :---: | :---: | :---: | :---: |
| L | H | H | H |
| L | H | L | L |
| L | L | X | Q O $^{\text {H }}$ |
| H | X | Z |  |

Logic Diagram


Figure 4-35. Transparent Latch Logic and Connections
4.2.20 TRI-STATE D FLIP-FLOPS (AM-410-1, U37, U38, U40;

AM-410-2, U8, U12, U14, U18, U20, U24, U30).
These 3-bit registers contain D-Type flip-flops with totem-pole tri-state outputs capable of driving highly capacitive or low impedance loads. When the output control is taken to a high logic level, the outputs go into the high impedance state. When a low logic level is applied to the output control, data at the $D$ inputs are loaded into their respective flip-flops on the next positive-going transition of the clock. For logic and connections see Figure 4-36.

Connection Diagram


Truth Table

| OUTPUT <br> CONTROL | CLOCK | D | OUTPUT |
| :---: | :---: | :---: | :---: |
| L | $\uparrow$ | H | H |
| L | $\uparrow$ | L | L |
| L | L | X | $O_{0}$ |
| H | $X$ | $X$ | $Z$ |

Logic Diagram


Figure 4-36. Tri-State D F1ip-F1op Connections
4.2.21 DUAL 4-BIT BINARY COUNTER (AM-410-2, U32).

These devices contain eight master-slave flip-flops and additional gating to implement two individual four bit counters in a single package, each with a clear and clock input.
Parallel outputs are available from each counter so that any submultiple of the input count frequency is available. For logic and connections see Figure 4-37.

Connection Diagram
(TOP VIEW)


Logic Diagram


Truth Table

| COUNT SEQUENCE <br> (EACH COUNTER) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| COUNT | OUTPUT |  |  |  |
|  | 0 | $0_{c}$ | $0_{8}$ | $0_{A}$ |
| 0 | L | L | L | L |
| 1 | L | L | $L$ | H |
| 2 | $L$ | $L$ | H | L |
| 3 | L | L | H | H |
| 4 | L | H | $L$ | L |
| 5 | $L$ | H | L | H |
| 6 | L | H | H | L |
| 7 | L | H | H | H |
| 8 | H | L | L | L |
| 9 | H | L | $L$ | H |
| 10 | H | L | H | L |
| 11 | H | L | H | H |
| 12 | H | H | L | L |
| 13 | H | H | L | H |
| 14 | H | H | H | L |
| 15 | H | H | H | H |

Figure 4-37. Four-Bit Binary Counter Connections
4.2.22 1024 X 4 BIT STATIC RANDOM ACCESS MEMORY (AM-410-1, U41, U42).

This device is a 4096-bit static Random Access Memory organized as 1024 words by 4 bits and requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided and a separate chip select (CS) lead allows easy selection of an individual package. For logic and connections, see Figure 4-38.

LOGIC SYMBOL


| $A_{0}-A_{2}$ | ADDRESS INPUTS | $V_{C C}$ POWER ( +5 V ) |
| :--- | :--- | :--- |
| WE | WRITE ENABLE | GND GROUND |
| CS | CHIP SELECT |  |
| $1 / O_{1}-1 / O_{4}$ | DATA INPUT/OUTPUT |  |

Figure 4-38. RAM Connections

WAVEFORMS

## READ CYCLE ${ }^{(1)}$



NOTES:
(3) $\overline{W E}$ is high for a Reed Cycle.
(4) If the $\overline{\mathrm{CS}}$ low transition occurs simultaneously with the $\overline{W E}$ low transition, the output buffers rema in in a high impedance state.
(5) $\bar{W} E$ must be high during all address transitions.

## WRITE CYCLE


4.2.23 BUS COMPARATOR (AM-410-1, U27; AM-410-2, U26).

This device compares two binary words of two to six bits in length and indicates matching (bit-for-bit) of the two words. Inputs for one word are TTL inputs, whereas inputs of the second word are high impedance receivers driven by a terminated data bus. The output has a latch that is strobe controlled. The transfer of information to the output occurs when the STROBE input goes from a logical 1 to a logical 0 state. Inputs may be changed while the $\overline{S T R O B E}$ is at the logical 1 level, without affecting the state of the output. For logic and connections, see Figure 4-39.

Logic Diagram


Connection Diagram


Truth Table

| CONDITION | STROBE | OUTPUT |  |
| :---: | :---: | :---: | :---: |
|  |  | $D_{121 / 8131}$ | $D M 71 / 8138$ |
| $T=B . T \neq B$ |  | $Q_{N-1} \cdot$ | $Q_{N-1} \cdot$ |
| $T=B$ | $L$ | $L$ | $H$ |
| $T \neq B$ | $L$ | $H$ | $L$ |

-Latched in previous state

Figure 4-39. Bus Comparator Connections
4.2.24 TRI-STATE OCTAL BUFFERS (AM-410-1, U36; AM-410-2, U6). This device provides eight, two-input buffers and employs Schottky TTL technology. One of the two inputs to each buffer is used as a control line to gate the output into the high impedance state, while the other input passes the data through the buffer with no inversion. Four buffers are enabled from one common line and the other four are enabled from another common line. The outputs are placed in the tri-state condition by applying a high logic level to the enable pins. For logic and connections, see Figure 4-40.

Logic and Connections


## Truth Tab1e



Figure 4-40. Tri-State Octal Buffer Logic and Connections
4.2.25 TRI-STATE INVERTING OCTAL BUFFERS (AM-410-2, U36). This device provides eight, two-input buffers and employs Schottky TTL technology. One of the two inputs to each buffer is used as a control line to gate the output into the high impedance state, while the other input passes the data through the buffer with a logical inversion. Four buffers are enabled from one common line and the other four are enabled from another common line. The outputs are placed in the tri-state condition by applying a high logic level to the enable pins. For logic and connections, see Figure 4-41.

Logic and Connections


Truth Table

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\overline{\mathbf{G}}$ | $\mathbf{A}$ | $\mathbf{Y}$ |
| $\mathbf{H}$ | $\mathbf{X}$ | $\mathbf{Z}$ |
| $\mathbf{L}$ | $\mathbf{H}$ | $\mathbf{L}$ |
| $\mathbf{L}$ | L | $\mathbf{H}$ |

Figure 4-41. Tri-State Inverting
Octal Buffers Logic and Connections
4.2:26 BIDIRECTIONAL TRANSCEIVER (AM-410-1, U43). This device is a Schottky device that provides bidirectional drive for bus oriented microprocessor systems. Transmit/ $\overline{\text { Receive }}$ inputs determine the direction of logic signals through the device. The Chip Disable input disables both A and B ports by placing them in a tri-state condition. For logic and connections, see Figure 4-42.

## Logic and Connection Diagrams



Logic Table

| Inputs |  | Resulting Conditions |  |
| :---: | :---: | :---: | :---: |
| Chip Disable | Transmit/Recēive | A Port | B Port |
| 0 | 0 | OUT | IN |
| 0 | 1 | IN | OUT |
| 1 | $x$ | TRISTATE | TRISTATE |

$x$ - Don't Care

Figure 4-42. Bidirectional Transceiver Logic and Connections

SECTION 5
MAINTENANCE AND TROUBLESHOOTING

### 5.0 INTRODUCTION.

The AM-410 circuit board set performs to full capability with a minimum of maintenance. This section describes maintenance and troubleshooting procedures and procedures for handing warranty returns.

### 5.1 CIRCUIT BOARD CHECKOUT.

The AM-410 circuit board set was fully tested before it left Alpha Microsystems and will operate satisfactorily in the system if the hardware and software requirements of Sections Two and Three of this manual are met. Should a problem arise, use the following procedures to identify and locate the fault.

1. Check all cables for proper seating of connectors. The daisy chain cable terminator in the Phoenix (the second plug in the Phoenix card one) can be inserted one row off. Ensure that it is installed correctly.
2. Check each of the wires at the cable connectors to ensure that each wire is properly seated in its groove.
3. Check the gray radial cable to ensure that the edge wires (not the ground plane) are not frayed and making only intermittent contact.
4. Check the cables at the bottom of the card cage to ensure that they have not become loose during shipping.
5. Check the circuit boards for proper seating in the slot.
6. Check the Hash totals on the latest operating system.
7. Check all power connections for correct voltages.
8. Check jumper options to ensure correctness of application. These include boot jumper and interrupt jumper on AM-100.
9. Verify that the fault is in the $A M-410$ and not either in the system or in the peripherals. This can best be accomplished with substitution of a known good circuit board.
10. Perform the diagnostic tests included with the circuit board as described in paragraph 5.3.

### 5.2 WARRANTY PROCEDURES.

This circuit board is covered by warranty issued by Alpha Microsystems Inc., Irvine, California. Complete details of the warranty are included with the circuit board. Should a problem arise with this circuit board, call your dealer or the Alpha Micro International Support Services Group for information.

### 5.3 TROUBLESHOOTING PROCEDURES.

Diagnostic testing software is included with the AM-410 circuit board set and should be used for troubleshooting and to verify proper operation. The diagnostic consists of a main program with a series of overlays to perform the specific tests. The test routines are as follows:

1. Communications and Memory Test - MEM410.OVR
2. Positioning Test - POS410.OVR
3. Data Transfer Test - DAT410.OVR
4. Interrupt Circuitry Test - INT410.OVR
5. A11 Tests
6. Alignment Test - ALN410.OVR

Each of these tests may be run independently or all tests run consecutively. To select the desired test, query the main menu and enter the number of the desired test.

These tests exercise the abilities of the AM-410 to receive and execute non-disk commands and move data back and forth to the RAM buffer. With the completion of all four phases of testing, over 521,000 transfers have taken place between the $S-100$ Bus and the AM-410 circuit board set. The test results are as follows:

1. If test one fails, it displays an error message and aborts the test.
2. If test two fails, it displays an error message and continues.
3. If test three fails, it displays an error message and continues.
4. As test four runs, it displays a running tally of the number of passes and total error count. If the error count reaches 32,000 , the test aborts and an error message is displayed.

This diagnostic is a stand alone test and does not require a resident disk driver. Because of this restriction, it must be the only thing accessing the $\mathrm{AM}-410$ and disk drive.

### 5.3.1 COMMUNICATIONS AND MEMORY TEST.

The Communications and Memory Test consists of the five subtests listed below which are displayed in the menu.

1. Communications Test
2. Write 00 Byte Test
3. Write FF Byte Test
4. Write incrementing Byte Test
5. Run All Tests

To run the Communications and Memory Test, select choice one in the AM-410 main menu. The Communications and Memory Test menu is then displayed for selection of the desired testing. The five subtests are described in the following paragraphs.

Communications Test. This subtest attempts to communicate with the AM-410 and aborts if unsuccessful.

Write 00 Byte Test. This subtest writes a zero byte to the first location of AM-410 RAM.

Write FF Byte Test. This subtest writes an FF byte to the first location of AM-410 RAM.

Write Incrementing Byte Test. This subtest writes an incrementing byte pattern into the AM-410 RAM starting at zero and incrementing through for 255 passes. At completion of this test, every byte has been exercised with every bit pattern. The last two locations of RAM are not written to since the on-board CPU is in a call and writing here would destroy the stack.

This test checks the RAM addressing circuitry and DMA circuitry since a total of 521,220 reads and writes are
made to the AM-410.

Run All Tests. This runs all the above tests.

### 5.3.2 POSITIONING TEST.

This test exercises the disk positioning circuitry and the ability of the disk drive to respond in the proper manner to both legal and illegal commands. To run this test, select the positioning test from the main menu and the menu for this test will be displayed. The Positioning Test consists of the following subtests which are displayed in the menu:

1. Restore the Drive
2. Test Illegal Cylinder
3. Sequential Seek to All Cylinders
4. Random Seek (Timed)
5. Alternating Seeks
6. Overlapped Seeks
7. A11 Tests

Each test can be run independently or all tests run consecutively (choice 7). All of the tests provide an error message that gives the type of AM-410 error associated with the failure. For All Tests, the default time for test four is ten minutes.

Restore the Drive Test. This subtest performs RESTORE on the user selected drive.

Test Illegal Cylinder. This subtest forces an illegal cylinder condition and reports the failure of the drive.

Sequential Seek to All Cylinders Test. This subtest seeks forward to the maximum cylinder and back to cylinder zero and reports all normal disk errors.

Random Seek (Timed). This subtest performs random seeks for a user specified time period in minutes of not greater than 20 hours.

Alternating Seeks Test. This subtest seeks from cylinder zero to the maximum cylinder, decrementing by one each time until maximum cylinder reaches zero and then seeks back out incrementing by one.

Overlapping Seeks Test. This subtest seeks between two counts; one decrementing and the other incrementing.

All Tests. This mode runs all tests sequentially. The Random Seek Test runs for ten minutes.

This test inquires for the drive number in a range of 0-23. The low drive number is the cartridge in each group of drive numbers. $0-5$ is unit zero, $6-11$ is unit $1,12-17$ is unit 2 , and $18-23$ is unit 3 .

### 5.3.3 DATA TRANSFER TEST.

This test exercises the AM-410 and disk drive read/write circuitry. Testing begins with simple read/write tests and progresses to more complex operations. The Data Transfer test consists of the following subtests which are displayed in the menu:

1. Read/Write Test
2. Head Select Test
3. Sequential Write Test
4. Random Write/Read Test
5. Worst Case Peak Shift Data
6. Worst Case One Bit Shift Data
7. High Amp1itude, Low Frequency Data
8. Low Amplitude, High Frequency Data
9. A11 Tests

Each test can be run independently or all tests run consecutively (choice 9). All of the tests provide an error message which gives the type of error encountered. In All Tests, the default time to run tests four through eight is ten minutes.

Read/Write Test. This subtest writes and reads to cylinder zero, sector zero of a user selected disk.

Head Select Test. This subtest reads data from every head of a selected unit to verify that data can be read.

Sequential Write Test. This test writes cylinder number to sector zero of each cylinder, restores and reads to verify operation.

Random Write/Read Test. This subtest seeks to a random cylinder and sector on a user selected drive and writes random data. Another random write/read sequence is performed and then the test returns to the last one to verify the data, then returns to the second cylinder and sector to verify the data. The test runs for a user selected time period.

Worst Case Peak Shift Data Test. This subtest performs the same testing as the Random Write/Read test except it uses the data pattern 1463 octal.

Worst Case One Bit Shift Data Test. This subtest performs the same testing as the Random Write/Read Test except it uses the data pattern 34716 octal.

High Amplitude, Low Frequency Data Test. This subtest performs the same testing as the Random Write/Read test except it uses all zeros as data.

Low Amp1itude, High Frequency Data Test. This subtest performs the same testing as the Random Write/Read test except it uses 17777 octal as data.

All Tests. This selection runs all tests in sequence. A11 timed tests default in ten minutes.
5.3.4 INTERRUPT CIRCUITRY TEST.

This is a test of the AM-410 interrupt circuitry. A non-disk command generates an interrupt and the test checks for proper handling of the interrupt. Test four in the main menu selects this test and a RETURN must be typed before the test will proceed. Test results are either a pass or fail response.

### 5.3.5 ALL TESTS.

This selection runs all tests in sequence. The drive number must be entered for the test to proceed and all timed tests are set to default in ten minutes.

### 5.3.6 ALIGNMENT TEST.

This test simulates the use of a field test unit for use as an alignment aid. The two functions performed are as follows:

1. Allows the user to seek between two cylinders on a user selected device.
2. Seeks to a user selected cylinder on a user selected drive and turns on read gate.

See paragraph 5.4 for complete alignment procedures.

### 5.3.7 TEST MODIFICATIONS.

Some of the parameters of this program may be changed at the user's option. These parameters with their offsets from the program base are described in the following paragraphs. All offsets are in octal.

PORT. Base + 4. Set to 177720 (octal) for standard interface.

TIMDEL. Base +14 . This is the number of real time clock pulses of wait time before abortion of a command sequence to the AM-410 when there is no acknowledgment. This is normally set to 60 decimal.

TIMER. Base + 16. This is the number of minutes to run timed tests in All Tests mode. The timer works properly for 50 or 60 Hz systems. It is normally set to ten decimal.

VEC. Base + 20. Interrupt vector of board under test. Normally set to two decimal.
5.4 CARTRIDGE MODULE DRIVE (CMD) ALIGNMENT PROCEDURE. This section describes the procedure which should be used to align the heads of the Cardridge Module Drive (CMD) and describes the operation of some of the equipment used. For additional information on the CMD, refer to the Control Data Corp. hardware maintenance manual no. 75888415.

CAUTION
The maintenance manual specifically instructs field personnel to utilize correct tools and procedures when performing "Head Arm Alignment." The following steps should be taken to prevent any further head arm or alignment tool damage due to unfamiliarity.
A. Read and understand the "Head Arm Alignment" procedure as explained in the maintenance manual.
B. Use only the specified alignment tool and calibrated torque screwdriver/bit.
C. Ensure the alignment tool is clean and free of damage.
D. Ensure the head mounting screws are tightened to the specified torque requirement. (Damage to the tool or head arm can occur if adjustment is attempted on a head that has been tightened in excess.)
E. When inserting the adjustment tool, locate the head arm slot with the tip of the tool prior to applying any turning force.
F. When turning the adjustment tool, enough inward force should be applied on the tool to prevent the tip of tool from disengaging from the adjustment slot.

NOTE
"Rounding-out" of the head arm adjustment slot prevents further adjustment of that particular head and may ultimately require replacement. Steps D, E and F are especially intended to prevent "Rounding-out" of the head arm adjustment slot and/or damage to the adjustment tool.

Any change in initial position of the fixed disk module servo head affects the alignment of all the fixed disk module data heads. Since there are no alignment tracks on or available to the fixed disk module data heads, the heads are not normally adjusted. However, should it be necessary to align one or
more of the fixed disk module heads after the initial alignment, a procedure is given at the end of this section which describes the means of realignment of a fixed disk module servo or data head, though it is more involved than the normal procedure.

Head alignment on the CMD requires an alignment extender PWA to adapt the CMD Head Alignment PWA (AZPV) for use with the CMD electronics module. The AZPV Head Alignment PWA operates as described in the following paragraphs.

The specific procedures contained in the following paragraphs are as follows:
A. Initial Head Alignment Procedure.
B. Cartridge Read/Write Data Head Alignment Procedure.
C. Cartridge Servo Head Alignment Procedure.
D. Fixed Disk Module Data Read/Write Head Alignment Procedure.
E. Fixed Disk Module Servo Head Alignment Procedure.
5.4.1 EQUIPMENT REQUIRED.
A. CE Cartridge (P/N 76204400)
B. AM-410 A1ignment Software
C. Extender Board (P/N 75886001)
D. Alignment Board (P/N 54285300)
E. Cable 8-Pin (P/N 77612337)
F. Cable-Head Alignment (P/N 75882394)G. Oscilloscope-Techtronix 465 or EquivalentH. DVM (Used as a nullmeter)
I. Head Alignment Too1 (P/N 75893963)
J. Torque Wrench with Hex Bit
5.4.2 GENERAL CMD ALIGNMENT PRINCIPLES.
NOTE
Each CMD is aligned at the factory andshould not need any additional alignmentat the customer site. Due to the differ-ences in CE cartridges, thermal stabilityand mechanical tolerances, it is possibleto exceed the standards of this procedurewhen checking alignment with a differentCE cartridge--in other words, one otherthan the one with which the originalalignment was made. The only time align-ment would become necessary is if datarecovery becomes a problem (data errorsor seek errors). Alignment should thenbe accomplished as per this procedure tominimize these accumulative differences.
In general, the head alignment is accomplished on all headsby first mechanically aligning each of the fixed disk moduleheads when the module is first installed. Figure 5-1 showshow the oblong slot in the side of the head arm is "eyeba11"aligned in the center of the round hole 5 in the carriage.An RTZ command then positions the fixed servo head on trackzero, and with that carriage position as a reference, the


- SHOWN ON FIRST HEAD/ARM FOR ILLUSTRATIVE PURPOSES ONLY. actually, CAble is on this side FOR HEAD/ARM $0,0,1,2,3,4$ OR 0, 1, 2, 3, 4, 5 (READ/WRITE HEADS).
Figure 5-1. Head/Arm Removal and Replacement and Alignment
cartridge head is aligned. If only the two cartridge heads need to be aligned, the fixed servo head is positioned to track zero and the cartridge servo head aligned. Once the cartridge servo head is aligned, it is used as a reference for aligning the cartridge data head. Once this alignment is made, only the cartridge heads are normally aligned after that.

The Head Alignment Printed Wiring Assembly (PWA) (called AZPV hereafter) develops an alignment voltage derived from a voltage the Servo and Read/Write Preamplifiers produce from read head signals. When reading from a CE cartridge, the voltage from the AZPV PWA will be proportional to the distance that the cartridge servo (or data) head is offset from the track centerline. The drive actuator should have been positioned to the track zero centerline as defined by the fixed disk module servo head when aligning the cartridge servo head, or to the centerline as defined by the cartridge servo head when aligning the data head. Measure the voltage proportional to the offset produced by the AZPV PWA as shown in Figure 5-2.

There are three toggle switches on the AZPV PWA which control the AZPV PWA operation. These are shown in Figure 5-2, and their operation is described below:

S1. This switch changes the polarity of the alignment voltage produced on the AZPV. This switch is used when null meter readings are taken for the purpose of calculating the offset of the head being aligned.

S2. This switch selects the head output which will be used as an input to AZPV. Position $S$ selects the tracking servo head as an input to the AZPV.


Figure 5-2. Head Alignment Block Diagram
(The tracking servo head is the one selected by S 1 on the Head Alignment Extender PWA.) Position $R / W$ selects whichever of the cartridge heads (servo or data) have been selected by the BUS OUT interface lines or by the $S 1$ on the Servo Fine PWA located in EM6.

S3. This switch selects the sensitivity range of the AZPV. In the X. 1 position, the alignment voltage is attenuated by a factor of 10 . Head alignment error cannot be accurately measured with S 3 in this position. In the $X 1$ position, the alignment voltage is not attenuated and the head alignment error can be accurately measured.

## NOTE

Head alignment is required on a new drive before leaving the factory, when a used drive has a fixed disk module replaced, and when any of the drive servo or data heads are replaced. If a head replacement is required because of contact between the disk and the head, the disk module involved should also be replaced, as a new head would not fly over a damaged disk.

### 5.4.3 INITIAL HEAD ALIGNMENT PROCEDURES.

The following is a description of the initial head alignment procedure; that is, the procedure to be used when aligning the heads for the first time on a new unit or when the fixed disk module is replaced.

1. Operate the START switch to the STOP position to stop the drive motor. Wait until the drive motor has stopped (when the READY indicator has stopped blinking).
2. Set AC circuit breaker on the rear of the unit to OFF position.
3. Install the CE cartridge ( $\mathrm{P} / \mathrm{N} 76204400$ ) and activate the write protect switches located on the operator control panel.
4. Remove the case cover assembly.
5. Install the AZPV Head Alignment PWA (P/N 54226509) into the Head Alignment Extender PWA (see Figure 5-2) and install the entire assembly in the electronics module location EM4.
6. Install the two head alignment cables between the Head Alignment Extender PWA, the Servo-Fine PWA (located in EM6), and the Read/Write Preamp PWA as illustrated in Figure 5-2.

NOTE
Make sure the arrow on the connector head lines up with pin 1 of both connectors, J1 and J 2 on the Head Alignment Extender PWA, and J2 on the Head A1ignment Extender PWA and the Servo-Fine PWA.
7. Set switch S 1 on the Head Extender PWA to FXD position.
8. Connect the null meter leads to test points $Z$ and $X$ on the AZPV PWA (red wire to +).
9. Refer to the AM-410 Diagnostic Documentation (Alignment Section). Also, ensure that the diagnostic software is on the systems disk.
10. Connect oscilloscope to ground and dibit test points (marked READ SIGNAL) on the Head Alignment PWA AZPV.
11. Remove screws which secure the electronics module to the hinge bracket and carefully lift the module directly up and slowly swing it out to the side and leave it in the rest position.

## CAUTION

Use only head alignment tool \#75893963 (7 in Figure 5-1). Use of a different tool can cause permanent damage to head/arm and carriage.
12. Inspect head adjustment tool for damage (nicks, scratches, etc.) at adjustment end. End should have a polished surface where it enters the carriage. Polish end with crocus cloth if aluminum deposits are present and wipe clean. Do not use emery cloth, sandpaper, paper, or files which can permanently damage tool and subsequently damage heads and carriage holes. Do not use a defective tool. Repair or replace tool if damage exists.

NOTE
Use care when using the head alignment tool (refer to Figure 5-1). The tool should slip easily through the alignment hole (in the carriage) and into the slot in the head/arm. When adjusting the head, the tool should turn freely in the hole. If anything more than a small amount of force is required to adjust the head/arm,
the tool is probably binding in the hole (in the carriage).
13. Center the alignment slot of all heads (read/ write, data and servo) associated with the fixed disk module (see 5 in Figure 5-1).

NOTE
While torqueing the head clamping screws (see 3 in Figure 5-1), use only a straight Allen wrench and keep it as perfectly aligned as possible with head mounting screw. If care is not taken during this operation, head/arm may be pushed out of alignment.
14. Torque all fixed pack head clamping screws to $12 \pm \frac{1}{2}$ lb-in ( 1.26 to 1.38 Nm ) while observing the centering (see Figure 5-1).
15. Torque the head clamping screws of the removable cartridge heads to $4 \pm \frac{1}{2} 1 b-i n(0.40$ to 0.51 Nm$)$.
16. Set AC power circuit breaker to $O N$.
17. Press START switch to start drive motor and load heads.
18. Perform thermal stabilization: Allow drive to run with heads loaded for a minimum of 60 minutes. If head/arm alignment check is being performed on more than one drive, the CE disk pack needs only a 15 minute purge per drive after head/arm alignment check has been performed on the preceding drive (provided drive under test has been running for 60 minutes immediately preceding check).

## CAUTION

Make certain that no electrical conductors, such as the carriage locking tool, head alignment tool, screw driver, or other such tools, come in contact with the heat sinks mounted on top of the voice coil actuator.
19. Insure the following switches are set in the positions given:
a. S1 of Servo-Fine in SERVO position.
b. S1 of Head A1ignment Extender PWA in FIXED position.
c. S1 of AZPV PWA in $N$ position.
d. S2 of AZPV PWA in RW position.
e. S3 of AZPV PWA in X1 position.

NOTE
A11 AZPV PWA switches are positioned toward the rear of the drive.
20. On the system terminal, type "410" and a carriage return. Select the alignment section (\#6). Issue a restore command (\#1). This command is necessary to initialize the servo on track 0 of the fixed pack.

CAUTION

Whenever the heads are adjusted and the clamping screws are turned while the heads are flying, extreme care should be taken

$$
\begin{aligned}
& \text { so as not to move the carriage assembly in } \\
& \text { a lateral direction (right angles to the } \\
& \text { normal direction of head movement). The } \\
& \text { resultant force can rotate the carriage } \\
& \text { assembly and cause severe damage to the } \\
& \text { heads and disks. This motion can be pre- } \\
& \text { vented by applying sufficient counter force } \\
& \text { on the opposite side of the carriage as } \\
& \text { shown by the large arrow in Figure } 5-1 .
\end{aligned}
$$

21. Assuming the head alignment tool is to be manipulated with the right hand, place the left hand with the side of the pointer finger against the carriage assembly on the opposite side from where the head alignment tool is inserted. Apply pressure with the left hand only when the right hand applies pressure and then try to apply equal pressure with both hands (see Step 22 below).
22. Using a head alignment tool (P/N 75893963), move the cartridge servo head toward the rear of the drive until the outer guard band is reached. The outer guard band can be located by observing the waveform shape on the oscilloscope (see Figure 5-3). The waveform shape and amplitude remains constant throughout the guard band.
23. Once the guard band has been located, use the tool to move the cartridge servo head toward the disk center until cylinder zero is reached. This can be determined by the meter reading of null (centered) and a scope waveform as shown in Figure 5-4. Remove the head alignment tool.

## OSCILLOSCOPE SETTINGS

LOGIC GROUND TO SCOPE GROUND VOLTS/DIV
$\mathrm{CH} 1-0.5 \mathrm{~V}$
CH 2 - NOT USED
TIME/DIV
A-0.5 ws
B - NOT USED
TRIGGERING
A - INTERNAL POSITIVE
B - NOT USED
PROBE CONNECTIONS (USE XIO PROBE)
CH I TO FTU DIBITS JACK


CH 2 NOT USED

Figure 5-3. Guard-Band Waveform Pattern
OSCILLOSCOPE SETTINGS
LOGIC GND TO SCOPE GND VOLTS DIV
$\mathrm{CH} 1-0.2 \mathrm{~V}$
CH 2 - NOT USED
TIME DIV

$$
A=0.5 \mathrm{us}
$$

B - NOT USED
TRIGGERING
A - INTERNAL POSITIVE
B - NOT USED
PROBE CONNECTIONS (USE XIO PROBE)
CH I TO FTU DIBITS JACK
CH 2 - NOT USED


Figure 5-4. Balanced Dibit Pattern

NOTE
Steps 22 and 23 should be repeated
to insure that cylinder zero is captured.
24. Perform a seek to cylinder 404. Null meter should be set to its least sensitive range.
25. Install Carriage Locking Tool (P/N 75891573). See Figure 5-5. Allow drive temperature to stabilize for 5 minutes at this cy1inder.
26. Calculate the offset using the following procedure:
a. Oscilloscope waveform should be similar to Figure 5-4.
b. Set null meter to its least sensitive range (switch S3 of AZPV PWA must be on X1).
c. Move S1 of AZPV PWA to "P" and record meter reading.
d. Calculate the offset as described below: (P) - (N) = OFFSET

P is the meter reading with POS/NEG switch in the POS position.
$N$ is the meter reading with the POS/NEG switch in the NEG position.

Meter readings to the right of zero are positive.

Meter readings to the left of zero are negative.
(4)

(B)
(A) Carriage lock pin(1) in head alignment position
(B) Carriage lock pin (1) in operating position

Figure 5-5. Carriage Locking Tool-Head A1ignment Position

```
EXAMPLE 1: P = +20, N = +15; (P) - (N) =
(20) - (15) = 5
```

EXAMPLE 2: $\mathrm{P}=+20, \mathrm{~N}=-15$; $(\mathrm{P})-(\mathrm{N})=$
$(20)-(-15)=35$
EXAMPLE 3: $\mathrm{P}=-20, \mathrm{~N}=+15$; $(\mathrm{P})-(\mathrm{N})=$
$(-20)-(+15)=-35$
27. Insert the head alignment tool again and, remembering to offset any force applied by the tool hand with the other hand, adjust the cartridge servo head position to obtain a calculated offset of less than $\pm 50 \mathrm{mV}$.
28. Torque the servo head clamping screw to $12 \pm \frac{1}{2} 1 b-i n$ ( 1.26 to 1.38 Nm ).
29. Re-calculate the offset and make any minor (only) adjustment required if the offset calculates to be greater than $\pm 50 \mathrm{mV}$. A minor (but only minor) adjustment can be made after the clamping screw has been tightened.
30. Remove the carriage locking tool, being careful to keep hands out of the way of the carriage in case it should retract.
31. Perform a seek to cylinder 8. Allow drive to stabilize five minutes at this cylinder.
32. Calculate the offset as above. Record the offset calculated for later reference.
33. Seek to cylinder 800. Allow drive to stabilize for five minutes at this cy1inder.
34. Calculate the offset as in steps above and record the offset for later reference.

NOTE
Oscilloscope waveforms at cylinders 8 and 800 should be similar to Figure 5-4. Calculated offset should be less than $\pm 350 \mathrm{mV}$. If either cylinder offset is greater than $\pm 350 \mathrm{mV}$, repeat steps 23 through 33. Minor conpensatory adjustments can be made at cylinder 404 in an attempt to effect the offset at cylinders 8 and 800. However, the final calculated offset cannot exceed $\pm 100 \mathrm{mV}$ at cylinder 404.
35. Set the following switches to the positions given:
a. S1 of Servo Fine to DATA.
b. S1 of Head Alignment Extender PWA to NORMAL.
c. S1 of AZPV PWA to N.
d. S2 of AZPV PWA TO R/W.
e. S3 of AZPV PWA to X1.
36. Command RTZ. This ensures that the drive will servo on the cartridge servo and select data head 0 .
37. Repeat steps 24 through 30 for the cartridge data head.
38. Command an alternate seek between cylinders 257 and 512 for a minimum of 30 seconds.
39. Check the cartridge servo head alignment. To do this, set the following switches to the positions given:
a. S1 of the Servo Fine PWA to SERVO.
b. S1 of the Head Alignment Extender PWA to FXD.
c. S1 of AZPV to $N$.
d. S2 of AZPV to R/W.
e. S3 of AZPV to X1.
40. Seek to cylinder 404 and allow drive to stabilize five minutes. Then calculate the offset as in step 26 for the cartridge servo head. If the calculated offset is greater than $\pm 100 \mathrm{mV}$, repeat steps 24 through 34 and then 38 and 39.
41. Check the cartridge data head alignment. To do this, set the following switches to the positions given and perform the other operations as specified:
a. S1 of the Servo Fine PWA to DATA.
b. S1 of the Head A1ignment Extender PWA to NORM.
c. Select head 0 (i.e., issue RTZ command).
42. Seek to cylinder 404, allow drive to stabilize five minutes and calculate the offset for the cartridge data head as described in step 26. If the calculated offset exceeds $\pm 100 \mathrm{mV}$, repeat steps 35 through 40.
43. When head alignment is completed, press the STOP/START switch to stop the drive and wait until the spindle drive motor has stopped.
44. Remove the CE cartridge and install the cartridge into its protective cover.
45. Write Protect switches on the operator panel can be released if desired.
46. Set the AC circuit breaker (rear of drive) to the OFF position.
47. Remove the head alignment kit from:
a. Drive.
b. Meter.
c. AZPV PWA and Extender PWA.
d. Cable from $R / W$ preamp PWA to Servo Fine PWA.
e. Cable from extender PWA to Servo Fine PWA.
48. Return the Electronics Module to its normal position and install locking screws.

## CAUTION

Use extreme caution when setting the Electronics Module down into its normal position. Cables that are in the close proximity of the Electronics Module will be damaged if caution is not used.
49. Store the carriage locking tool in its normal operating position as shown in Figure 5-5.
50. Install the drive cover assembly.

### 5.4.4 CARTRIDGE DATA HEAD ALIGNMENT PROCEDURE.

The procedure for aligning a newly replaced cartridge data read/write head is given in the following paragraphs.

## CAUTION

Use only head alignment tool $\mathrm{P} / \mathrm{N} 75893963$. (7 in Figure 5-1.) Use of a different tool can cause permanent damage to head/arm carriage. Inspect head adjustment tool for damage (nicked, scratched, etc.) at adjustment end. End should have a polished surface where it enters carriage. Polish end with crocus cloth if aluminum deposits are present and wipe clean. Do not use emery cloth, sandpaper, or files which can permanently damage tool, and subsequently damage heads and carriage holes. Do not use a defective tool. Repair or replace tool if damage exists. Use care when using the head alignment tool 7 (refer to Figure 5-1). The tool should slip easily through the alignment hole in the carriage and into the slot in the head/arm. When adjusting the head, the tool should turn freely in the hole. If anything more than a small amount of force is required to adjust the head/arm, the tool is probably binding in the hole in the carriage.

1. Refer to paragraph 5.4.3, INITIAL HEAD ALIGNMENT PROCEDURE, in performing the following steps for the CARTRIDGE DATA HEAD.
a. Perform steps 1 through 11.
b. Perform steps 14 through 17.
c. Perform steps 35 through ..... 38.
d. Perform steps 40 through ..... 48.
5.4.5 CARTRIDGE SERVO HEAD ALIGNMENT PROCEDURE.
The procedure for aligning a newly replaced cartridge servohead is given in the following paragraphs.
2. Refer to paragraph 5.4.3, INITIAL HEAD ALIGNMENTPROCEDURE, in performing the following steps forthe CARTRIDGE SERVO HEAD.
a. Perform steps 1 through 11.
b. Perform steps 14 through ..... 48.
5.4.6 FIXED DISK MODULE DATA READ/WRITE HEAD ALIGNMENTPROCEDURE.The procedure for aligning a newly replaced fixed disk moduledata read/write head is given in the following paragraphs.

NOTE
In order to recover data when changing a fixed disk module data read/write head, the host system must be utilized in order to read the formatted surface involved.

1. Allow the drive to stabilize by running with the heads loaded for a minimum of 15 minutes.
2. Seek to and attempt to read from the replaced head at cylinder 404 (a continuous loop read and error print-out is desired).
3. Install the carriage locking tool in the head alignment position as shown in Figure 5-5.
4. Connect an oscilloscope so as to be able to look at the read analog differential voltage across TP1 and TP2 of the read/write preamp PWA. Move the newly replaced head slowly in the forward and reverse directions with the head alignment tool while watching the read voltage and listening to the error print out. Adjust initially for maximum read voltage. Continue adjusting until no error is printed.
5. Torque the head clamping screw to $12 \pm \frac{1}{2} 1 b-i n$ (1.26 to 1.38 Nm ) and readjust the head for zero error printout if necessary.
6. Repeat the fine tune adjustment step with the head alignment tool until the drive will read error free.
7. Remove the head alignment tool.
8. Remove carriage locking tool being careful to keep hands out of the way of the carriage in case it should retract. It should be noted that the above procedure is designed to recover as much of the customer data as possible. The error rate performance cannot be guaranteed
over the range of environmental extremes normally specified for the drive. Therefore, it is recommended that all of the data be recovered from and be rewritten on the surface covered by the newly replaced head.
9. Operate the STOP/START switch to the STOP position and wait for the drive to stop turning.
10. Set the AC circuit breaker to OFF.
11. Install case cover assembly.
12. Turn on AC circuit breaker and start the drive.
5.4.7 FIXED MODULE SERVO HEAD ALIGNMENT PROCEDURE. The procedure for aligning a newly replaced fixed servo head is given in the following paragraphs.
13. The fixed disk module servo head clamping screw should have been torqued to $4 \pm \frac{1}{2} 1 b-i n(0.4$ Nm) when installed.
14. Plug the cartridge servo head connector into J3 (bottom header) of the Servo Preamp PWA.
15. Plug the fixed disk module servo head connector into J1 (the top header).
16. Refer to paragraph 5.4.3, INITIAL ALIGNMENT PROCEDURE, in performing the following steps.
17. Perform steps 5 through 11 for the fixed disk module servo head.
18. Perform steps 15 through 34 for the fixed diskmodule servo head.
19. Perform steps 38,39 and 41 for the fixed diskmodule servo head.
NOTE Make sure adjustment is on the fixed disk module servo head.
20. Set CB1 to the OFF position.
21. Plug the Cartridge servo head connector into header J1 of the Servo Preamp PWA.
22. Plug the fixed disk module servo head connector into header J3 of the Servo Preamp PWA.
NOTE
It is recommended that the data on thefixed disk module be recovered and refor-matted subsequent to completion of thealignment procedure involving a fixedpack servo.
23. Set $A C$ circuit breaker to the $O N$ position.
24. Start the Drive.
25. Recover and reformat the fixed disk module data.
26. Stop the Drive.
27. Perform steps 44 through ..... 48.

### 5.5 PREVENTIVE MAINTENANCE.

The CMD is designed to require minimal preventive maintenance. The preventive maintenance index provided in Table 5-1 is meant to be used only as a general guideline. The preventive maintenance index consists of seven levels based on a calendar period or on hours of operation (whichever comes first). For corrective maintenance of the CMD, refer to the Control Data Corp. hardware maintenance manual 75888415.

## CAUTION

No electrical or electronic component/ assembly should be removed and/or replaced when the AC power is applied to the unit. Anytime the AC power is ON, the DC voltages are present on the electronics.

I/O cables should absolutely NOT be removed or replaced when AC power is applied to the unit.

Table 5-1. Maintenance Index and Schedule

| PREVENTIVE MAINTENANCE | PARA. | SCHEDULE |
| :--- | :--- | :--- |
| Pre-Filter Removal and Replacement | 5.5 .1 | $4 *$ |
| Inspect Actuator As sembly (Disks in) | 5.5 .2 | 4 |
| Check Power Supply Outputs | 5.5 .3 | 4 |
| Absolute Filter Removal and Replacement | 5.5 .1 | $6 *$ |

Table 5-1 (Cont.). Maintenance Index and Schedule

## DEFINITION OF SCHEDULE

Level 0 - Daily, depending on conditions stated
Level 1 - Weekly or 150 hours (no preventive maintenance scheduled)
Leve1 2 - Monthly or 500 hours (no preventive maintenance scheduled)
Leve1 3 - Quarterly or 1500 hours
Leve1 4 - Semi-annually or 3000 hours (no preventive maintenance scheduled)

Leve1 5 - Annually or 6000 hours
Leve1 6 - 9,000 hours

* Maximum times. Preventive maintenance may be required more frequently depending on dust contamination level of operation area.

The materials used in the procedures of this section are listed in Table 5-2.

Table 5-2. Maintenance Materials

| MATERIAL | SOURCE |
| :--- | :--- |
| Gauze Lint-Free | Control Data 12209713 |
| Media Cleaning Solution | Control Data 95033502 |
| Tongue Depressors | Commercially availab1e |
| Dust Remover, Super Dry |  |
| Computer Card | Control Data 95047800 |

5.5.1 PREFILTER AND ABSOLUTE FILTER REMOVAL AND REPLACEMENT. Refer to Figure 5-6 for the following procedure.

1. Remove the front panel (1) mounting screws (2) which are accessed through the front panel air inlet slot at each side, and at the back of the inlet hole.
2. Remove the front panel.
3. The prefilter (3) is secured at the right and left edges by a bracket (5) at each edge. Remove the screw (4) holding each bracket and remove the brackets. Remove the prefilter (3).
4. The prefilter can be cleaned or replaced. To clean the prefilter agitate it in a mild detergent solution. Blow in the reverse direction with a low pressure nozzle until dry.
5. Reinstall the prefilter by reversing steps 1,2 and 3.
6. Remove top cover and raise deck per procedure given in CMD hardware maintenance manual.
7. To remove the absolute filter (6) lift it at its rear end enough to allow it to be pulled toward the rear of the unit. This should free the front end from the hole in the manifold. Lift the filter out of the unit. Replace the filter with movements the reverse of those required for removal.
8. Lower the deck, install Front Panel and replace the top cover per the procedure in the hardware maintenance manual.
9. Restore power to the unit. Allow blower to purge the unit for 10 minutes.
10. Restore drive to normal operating condition.


Figure 5-6. Filter Removal and Replacement
5.5.2 ACTUATOR ASSEMBLY INSPECTION AND CLEANING WITH FIXED DISK MODULE STILL IN THE DRIVE.

1. Set AC POWER circuit breaker to OFF.
2. Remove top cover per hardware maintenance manual.
3. Remove disk cartridge disk module.
4. WITHOUT LOADING THE HEADS, inspect entire actuator for presence of dust and other foreign materials. Pay particular attention to the rail surfaces of the carriage and bearing assembly, but do not load heads. The heads may be moved up to $\frac{1}{2}$ inch ( 12 mm ) toward the spindle in order to inspect the rail and bearings.
5. Use lint-free gauze dampened with media cleaning solution (not soaked) to remove deposits or attracted particles.
6. Push the carriage back into the fully retracted position.
7. Restore drive to normal operating condition.
5.5.3 POWER SUPPLY CHECK.

Power supply outputs can be checked at EM pins called out by wire list in hardware maintenance manual.

## SECTION 6

SCHEMATIC AND PARTS LIST

Table 6-1. AM-410-1 Component Cross-Reference List

| REF <br> DESIG | MFG. <br> TYPE NO. | $\begin{aligned} & \text { PAR. } \\ & \text { NO. } \end{aligned}$ | REF <br> DESIG | MFG <br> TYPE NO. | $\begin{aligned} & \text { PAR } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| U1 | 74LS0 4 | - | U24 | 74LS163 | 4.2 .12 |
| U2 | 74LS02 | - | U25 | 74LS138 | 4.2 .6 |
| U3 | 74S00 | - | U26 | 74LS138 | 4.2 .6 |
| U4 | 74LS08 | - | U27 | 8131 | 4.2 .23 |
| U5 | 74LS74 | 4.2.4 | U28 | 74LS367 | 4.2 .18 |
| U6 | 74LS08 | - | U29 | 74LS30 | - |
| U7 | 74LS11 | - | U30 | 74LS139 | 4.2 .7 |
| U8 | 74LS00 | - | U31 | DWB-00412-00 | - |
| U9 | 4 MHz Osc. | - | U32 | 74S374 | 4.2 .20 |
| U10 | 2940 | 4.2.2 | U33 | DWB-00413-00 | - |
| U11 | Z 80 | 4.2.1 | U34 | 74 LS 240 | 4.2 .16 |
|  |  |  | U35 | 74LS273 | 4.2 .17 |
| U13 | $74 \mathrm{LS151}$ | 4.2.8 | U36 | 81LS9 7 | - |
| U14 | 74LS 74 | 4.2 .4 | U37 | 74LS374 | 4.2.20 |
| U15 | 9401 | 4.2 .3 | U3 8 | 74LS374 | 4.2 .20 |
| U16 | 74LS32 | - | U39 | 74LS373 | 4.2 .19 |
| U17 | 74LS112 | 4.2 .5 | U40 | 74LS374 | 4.2.20 |
| U18 | 74 LS 158 | 4.2 .10 | U41 | 2114 | 4.2 .22 |
| U19 | 74LS158 | 4.2 .10 | U42 | 2114 | 4.2 .22 |
| U20 | 74LS08 | - | U4 3 | 8304 | - |
| U21 | 2940 | 4.2 .2 | U44 | 7805 | - |
| U22 | 75452 | - | U4 5 | 7805 | - |
| U23 | 74LS163 | 4.2 .12 | U4 6 | 7805 | - |

Table 6-2. AM-410-2 Component Cross-Reference List

| $\begin{aligned} & \text { REF } \\ & \text { DESIG } \end{aligned}$ | MFG <br> TYPE NO. | $\begin{aligned} & \text { PAR. } \\ & \text { NO. } \end{aligned}$ | REF <br> DESIG | MFG <br> TYPE NO. | $\begin{aligned} & \text { PAR } \\ & \text { NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| U1 | 3453 | - | U24 | 74LS374 | 4.2 .20 |
| U2 | 3453 | - | U25 | 745166 | 4.2 .14 |
| U3 | 3453 | - | U26 | 8131 | 4.2 .23 |
| U4 | 3450 | - | U27 | 3450 | - |
| U5 | 3450 | - | U28 | 3453 | - |
| U6 | 81LS9 7 | - | U29 | 74 LS2 7 | - |
| U7 | 74LS138 | 4.2 .6 | U30 | 74LS374 | 4.2.20 |
| U8 | 74LS3 74 | 4.2 .20 | U31 | 74LS164 | 4.2 .13 |
| U9 | 3450 | - | U32 | 74LS393 | 4.2 .21 |
| U10 | 3453 | - | U33 | 745367 | 4.2 .18 |
| U11 | 3453 | - | U34 | 74LS161 | 4.2.11 |
| U12 | 74LS374 | 4.2 .20 | U35 | 74 LS 11 | - |
| U13 | 74LS175 | 4.2 .15 | U36 | 81LS9 8 | - |
| U14 | 74LS374 | 4.2 .20 | U37 | 74LS74 | 4.2.4 |
| U15 | 3450 | - | U3 8 | 74LS0 2 | - |
| U16 | 3453 | - |  |  |  |
| U17 | 3453 | - | U40 | 74LS74 | 4.2.4 |
| U18 | 74LS374 | 4.2 .20 | U41 | 74 LS 163 | 4.2.12 |
| U19 | 74LS175 | 4.2 .15 |  |  |  |
| U20 | 74LS3 74 | 4.2 .20 | U4 3 | 74LS157 | 4.2 .9 |
| U21 | 3450 | - | U44 | 74LS74 | 4.2.4 |
| U22 | 3453 | - | U4 5 | 7805 | - |
| U23 | 74 LS 157 | 4.2.9 | U46 | 7805 | - |
|  |  |  | U4 7 | 7905 | - |






FART NUMEER
DESCRTPTION QTY

| 1. | [WF-00410-01 | FGB STOFAGE MODIIEE CONT AM-4JO | 1. |
| :---: | :---: | :---: | :---: |
| 2 | HIIM-00097-00 |  | 3 |
| 3 | H[15-00532-01 | SEFEW 6-32 $\times .250$ | 3 |
| 4 | HTN-00632-0! | NUT HEX 6-32 STL SH FATTEXN | 3 |
| 5 | HIW-00632-01 | WASHEF LDCK $6-32$ | 3 |
| 6 | [CL-07805-00 | YCFEGULATOR + O | 3 |
| 7 | CNS-00008-00 | GDCKET E FIN ITF | $\pm$ |
| 8 | CNS-00014-00 | SOCKET 14 FIN ITF | 14 |
| 9 | CNS-00016-00 | SOCKET LG FiN ITF | 11 |
| 1.0 | CNS-00018-00 | SOCKET 10 FGH OH | 2 |
| 11. | CNS-00020-00 | GOXET 20 FIN OF | 10 |
| 1.2 | CNS-00024-00 | SUCKET 24 FIN ITF | 1. |
| 13 | CNS-00020-00 | SDEKET 28 FIN ITF | 2 |
| 1.4 | 6MS-00040-00 | SOCKET 40 FIN ITF | 1 |
| 15 | TC1-07400-01 | IC DUAR 2 TNFUT MANT GATE | 1. |
| 16 | IC1-07402-01 | IC QUAE 2 INFUT MOR GATE | 1. |
| 17 | IC1-07408-01 | IC DUAL 2 INFUT AND EATE | 1 |
| 18 | TC1-07430-01 | IG 3 INFUT NANE GATE © | 1 |
| 17 | IC1-07432-01 | IC DUAL 2 INFUT DF GATE | 1. |
| 20 | IC1-07474-01 | IC IUNAL II FITFFLOF | 2 |
| 21 | 161-08131-00 | IC COMFAFIATOF S BIT | 1. |
| 22 | IC1-03157-01 | IC EUFFEF DCTAL | 1. |
| 23 | IC1-74240-01 | IC OCTAL BUS IARTUEF INUEFTING | $\pm$ |
| 24 | 51-74112-01. | IC LUAL J-K NEGATIUE FLTFFI, OF | 1. |
| 25 | [ $01-74138-0]$ | IG IECOMEF 3 TO 8 LTNE | 2 |
| 26 | [01-74139-01. | IC IECOLEF 2 TO 4 LIME TUAB | 1 |
| 27 | TCI-74151-01 | IC 8 INFUT MULTIFLEXER | 1. |
| 28 | [C1-74273-01. | IC OCTAL \# FEGTSTER NGESET | 1 |
| 29 | IC1-74367-00 | IC HEX EUFFEG | 1 |
| 30 | 961-74374-01. | IQ DCTAL 9 FLFFLOF | 3 |
| 31. | 1C1-74374-02 | IC DCTAL II ETFELDF | 1. |
| 32 | ICM-02114-04 | FAM IK X \& EIT STATEC | 2 |
| 33 | ITWE-00412-00 | ASSY FFOM SMILLOE | 1. |
| 34 | ICS-00080-00 | IC MECFOFFOCESGOE Z-80 | 1. |
| 35 | 165-02940-00 | TC LMA ALMFESG EENEFATOF: | 2 |
| 86 | IC6-09401.-00 | TC GENERATOF CFC | L |
| 37 | FS2-00102-00 | FESTSTDF 1.80 | 4 |


| 38 | F92-00331-00 | FESISTDF 3.30 DHM $1 \% 44$ E\% CAE | . |
| :---: | :---: | :---: | :---: |
| 37 | 732-00471-00 | FESTSTOR 40 O DHM 1/4W $3 \%$ CAF |  |
| 40 | C6F-001.56-01. | CAFACITDF 15 DF OH | 7 |
| 41 | CFN-00103-91 | GAFACITOF . UL UF | 20 |
| 42 | EC1-74373-01 | IC DCTAL $\because$ FLFFGOF |  |
| 4.3 | 201-75452-00 | IC IUAL NANII FOWEF IFFIUEF |  |
| 44 | IC1-05304-00 | IC TFANSCEIVEF DCTAL |  |
| 45 | TE1-74163-01 | IC SYNCHEONDUS EOUNTEF |  |
| 46 | EWE-00413-00 | ASSY FFOM FOOM4.0 |  |
| 47 | [C1-07+11-01 | IC TFIFLE $\because$ INFUT ANI GATE |  |
| 48 | IC1-74153-01. | IL RUA以 2 TO 1 EATA SELECTR |  |
| 47 | 505-00005-00 | IE DSCILLATOF \& \#iz |  |
| 50 | ESN-00008-00 | FES FAEK B FIN SIF 1 |  |
| $E 1$ | CHF-00003-01 | HEADEFI 34 FIN W/0 EJC RT ANGLE |  |
| 52 | IC1-074) | IC DUAE 2 IMFUT ANE GATE |  |
| $\pm 3$ | 51-07404-01 | IC HEX INVEETES |  |
| 54 | IC1-07400-02 | TC EUAE 2 INFUT NAND BATE |  |
| Ef | HOM-OCOOZ-0\% | EUS EAF FC MDINNT \% FOSTTIOY |  |
| E | HHM-00003-11 | SUS EAF: FC MOINT 11 FOSITIUN |  |
| 37 | HEM-00012-00 | THERMAL EFEASE |  |
| 58 | CNF-00004-21 | HEALEE S FIN STEAIGHT |  |
| 37 | CXA-0000 -00 | CONN FEEEFTAGLE SHORTGNG QCOMT ELE |  |
| 60 | WhL-00410-XX | LOGIC STOFAEE MOYULE COUT AM-410 |  |

REU.EOO

## $14 \operatorname{IEc} 1.979$

Desermpton assi gtofage motule cont am-ayl
FART NUMBER DESCETFTION QTY

1 IWF-00411-XX * $\quad$ * $\#$ RECORI NOT FOUND $* *: *$
2 CNF-00006-11 HEAUEF 26 FIN TIEL FOW STRALSHT A
3 CNF-00003-01 HEALIER 34 FIN W/O EJC FT ANBLE 1
4 CNF-00005-01 HEADIER 60 FTN WO EJC FT ANGLE 1
5 CNS-D0014-00 SOEKET 14 FIN IIF B
$\therefore$ CNS-D0016-00 GOCKET LS FIN TIE 26
7 CNS-00020-00 SOCKET 20 FTN THF 7
3 CFN-00103-01 CAFACTTOF .OL UF 21
9 CFF-00150-01 CAFACITOE 15 UF 204 4
10 TC1-07402-0! IC QUAU 2 TNFUT NOE GATE 1
11 IC1-07411-0: IC TRIFLE 3 INFUT AND GATE
12 TOI-97427-01 IC TRTFLE 3 INFUT NOR GATE I
13 IC1-07474-01 IC DUAL II FLIFLOF 3
14 ICI-DEI31-00 IC COMFARATOF 6 BIT 1
15 TeI-OEIG7-01 IC EUFFER DCTAL 1
16 ICI-08.9G-01 TC TNWERTEF OCTAL 1
17 TCI-7A3E-01 IC TECODEF 3 TO LINE 2
18 IC1-74157-01 IU BUAG 2 TO 1 IATA SEEBCTOR 2
19 19
*** DELETEI FART *** o
20 IC1--74161-01
IC SYNCHRONOUS 4 EIT COUNTEF
$201-74163-01$
IC SYNCHRONOUS COUNTER
IC 9 BIT SER IN FAFI OUT SR 1
IC 8 BIT FAF: IN SER DUT SR 1
IC QUALI FLIFFLOF 2
IC HEX EUFFEF . J.
IC OCTAL I FLIFFiGOF 5
IC DUAL 4 BIT BINABY GOUNTEE 1
TC RUAD LINE RECEIVEE 6
IC DUAD LINE DRTVEF
IC REGULATOR + 5u
IC BEGULATOF - 5 y TO-3
HEAT SINK 1.4 WI . 5 HT 1.800L 2
THERMAL GREABE 0
NUT HEX $6-32$ STL SM FATTERN \&
SCRE4 6-32 X . 250 4
WASHER LOCK 6-32 4
\#\#\# DELETEM FAFT \#\#\# O

FAFT NUMEEF
QESERIFTION
BTY

| 38 | FSN-00006-00 | FES FACK $10 F T N$ STF SS | OHM | 2 |
| :---: | :---: | :---: | :---: | :---: |
| 39 | Thi-00411-x | LOGTC STORAGE MOIULE COMT | AM-411. | 9) |
| 40 | FSN-00011-00 | FES FACK 8 FIN SIF É | DHM | 5 |
| 41 | FSこ-00222-00 | FESISTOE 2.2 K 1,4\% $3 \%$ | EAE | 2 |
| 42 | F62-00472-00 | RESESTOF 4.7 K \# 4 W S\% | CAri | 2 |
| 43 | TEN-03504-00 | TFIANSISTOF NFN |  | 2 |




17881 Sky Park North Irvine, California 92714

