## How to maintain the CONSUL-580 and the MRD-380

## ADDS

Applied Digital Data Systems, Inc. 100 Marcus Boulevard, Hauppauge, N.Y., 11787

# HOW TO MAINTAIN THE CONSUL 580 \& MRD 380 

## ADDS

Applied Digital Data Systems, Inc., 100 Marcus Blvd., Hauppauge, New York, 11787

## TABLE OF CONTENTS

1. INTRODUCTION
2. THEORY OF OPERATION
3. GLOSSARY OF SIGNAL NAMES
4. UNIT TEST PROCEDURE
5. PHYSICAL ACCESS FOR TEST AND REPAIR
6. TROUBLE - SHOOTING CHART
7. POWER SUPPLY SUBASSEMBLY
8. T.V. MONITOR SUBASSEMBLY
9. KEYBOARD SUBASSEMBLY
10. P.C. BOARDS - SCHEMATIC AND ASSEMBLY DRAWINGS
11. WIRELIST AND HARNESS LIST
APPENDIX A - T.V. DISPLAY GENERATION

This manual is intended for use by personnel who must perform fault diagnosis and repair of the Consul 580. The reader should be familiar with ADDS publication number 58-3000, How to Use the Consul 580, which presents complete operating instructions and interface information. Before proceeding with the theory of operation, salient terminal features are described below.

### 1.1 Genera1 Description

The Consul 580 is a low cost TTY compatible CRT display terminal. It is designed for users who wish to take advantage of a CRT's silent operation, fast transmission speed and inherent reliability. It is a self-contained desktop unit.

The 580 displays data in format of 24 lines with 80 characters per line - making a total of 1920 characters. Data is displayed as black characters on a white background. Communication with the data processing system or minicomputer takes place in a manner identical to that used by teletypewriters; a character at a time on a conversational basis.

A rack-mountable version of the 580 is available; it is designated the MRD-380 Series. This equipment consists of:

- An electronics package which consists of the terminal electronics (same P.C. cards as the 580) in a chassis suitable for mounting in standard 19" RETMA racks. Vertical panel height is 5-1/4 inches.
- A separate keyboard, in its own housing, which plugs into the 380 electronics package.
- A TV monitor which connects via 75-Ohm coaxial cable to the electronics package.


### 1.2 Summary of Terminal Features

EIA and Current Loop Interfaces
An EIA RS232C voltage interface and a 20 milliampere current loop interface are standard; both are operational over the full speed range of the terminal - up to 9600 baud.

## Five Transmission Speeds

Transmission rates of $110,300,1200,2400$ or 9600 baud are
selectable by means of a switch on the rear panel of the 580.

Selection of Half and Full Dup1ex
The operator's FULL DUP switch permits selection of full or half duplex operation.

## Automatic Line Feed Selection

A switch labeled AUTO LF allows the operator to inhibit or enable an automatic internal Line Feed after receipt of a Carriage Return code.

## Ro11 Mode Selection

The operator of a 580 can inhibit or enable the upward scrolling of data through use of the ROLL switch. Depressing this switch enables data to scroll upward if the cursor is in the bottom line and a Cursor Down or Line Feed command is received from the keyboard or CPU.

## Cursor Control

Cursor controls to position the cursor up, down, forward, backward and home are available. Home is the lower left corner of the screen when the 580 is scrolling data. When scrolling is inhibited, home is the upper left corner of the screen.

## Printer Interface

A printer interface allows attachment of any serial EIA printer. The operator can control the flow of data to the printer by using the PRINT ON and PRINT OFF keys on the 580 keyboard.

## Audible A1arm

The BEL code causes an audible alarm in the 580 to be activated.

## Remote Control

Remote control commands for the 580 are available to perform Carriage Return and Line Feed operations, erase the screen and move the cursor up, down, forward, backward and home. In addition, the CPU can lock and unlock the keyboard, activate the audible alarm and turn the printer interface on and off.

## Cursor Addressing

The computer can address the cursor to any given position on the screen. Addressing is provided by two command codes:
a Vertical Address command and a Horizontal Address command. Each of these commands is followed by a character that determines the desired cursor position.
(This page intentionally left blank)

## 2. THEORY OF OPERATION

This section presents a block diagram overview of the 580 electronics, followed by a detailed circuit description at the chip level.

Diagrams which should be referenced when reading more than one page of the manual are designed as "fold-out" drawings to aid in following the discussion. An alphabetical Glossary of signal names is presented in Section 3 of this manual for convenience in following circuit descriptions.

Note: Units delivered before January 15, 1974 differ in certain respects from units delivered after that date. Section 10 of this manual contains schematic drawings for both versions of the terminal. In areas where difference exist they are clearly called out in the circuit description. If any doubt exists about which version you have, put the terminal in Half-Duplex mode and press Control-G on the keyboard. If an audible alarm sounds you have the more recent version.

### 2.1 General Summary

The Consul 580 electronics package is made up of three basic blocks, the Front End, the Memory and Control Logic and the Video Generator. Each block comprises one printed circuit card.

### 2.1.1 Front End

The Front End block contains the Serial to Parallel Converter, EIA level shifters, TTY current loop converters, keyboard interface, the control decoding logic, the baud rate clock, and the RS232C control logic.

### 2.1.2 Memory and Control Logic

This block contains the Display Buffer memory, the one line Refresh Buffer memory, cursor generation logic, scroll logic, and the logic necessary to control access to the Display Buffer memory.

### 2.1.3 Video Generator

The Video Generator contains the master oscillator counters for controlling all video signals, the video amplifier and mixer, sync and blanking generator, Memory -timing generator, character generator, Display Buffer address register, and the Address comparison circuitry for memory input.

### 2.2 Overall Block Diagram Description - (Figure 2.1, page 2-5/6)

The block diagram shows the three major sections divided by dashed lines.

### 2.2.1 Front End

2.2.1.1 Input Data Path

Input data to the Front End can be either current loop or EIA serial data. The serial data stream is converted to TTL levels and applied to the Serial to Paralle1 Converter (UAR/T, Universal Asynchronous Receiver/Transmitter) which changes the serial data to parallel data. The parallel data (a character) together with a strobe pulse is presented to the decoding and control logic. If the character is displayable it is presented to the Memory and Control Logic for input to the Display Buffer memory. If the Character is an active control character (Erase, Carriage Return, Cursor Up, etc.) the control logic performs the proper task. If the character is from the sixth or seventh column on the ASCII chart (lower case) it is translated to columns 4 and 5 (upper case.) A11 other characters and Rubout are ignored by the CRT .

### 2.2.1.2 Output Data Path

Output data is generated only by the keyboard. When the user strikes a key, the ASCII code together with a strobe is presented in parallel to the output character latch. If the proper conditions exist at the RS232C control logic the character is passed on to the UAR/T with a strobe for parallel to serial conversion. The serialized character is then converted from TTL levels to EIA or current loop signals and passed on to the Modem or CPU.

### 2.2.1.3 Full/Half Duplex Modes

Full/Half Duplex is controled by a switch above the keyboard. In Full Duplex mode (switch depressed) the serial TTL output goes only to the level converters for output. When the FDX/HDX switch in the Half Duplex position (released) the TTL output data is applied to the serial input of the UAR/T. This causes the character from the keyboard to be treated as an input character from the CPU.
2.2.1.4 RS232C Contro1 Logic
The RS232C Control Logic handles all the necessary control lines to and from the serial data connector. Request to Send is raised when the first character of a message is keyed. As soon as Clear to Send is true (from the Modem or CPU) the latched character is loaded into the UAR/T for transmission. The reverse channel signals SCF and SCA are also controlled by this logic.

### 2.2.2 Memory and Control Logic

### 2.2.2.1 Access Contro1

The Access Control accepts control signals from the Front End and performs the task requested. These tasks include data input, erase functions, and scrolling. In addition there is logic to generate the cursor and logic to handle the updating of the one line Refresh memory.
2.2.2.2 Display Buffer
The Display Buffer memory is composed of MOS shift registers that recirculate their contents at a 1.6 MHZ shift rate. The memory is modular in that it is divided into three sections. Each section ha_ a capacity of 3840 bits or 6406 -bit characters.
2.2.2.3 Refresh Memory
The Refresh Memory has a capacity sufficient to hold 1006 -bit characters out of which only 80 are used for display. This MOS shift register is used to hold one line of characters during the time the Video Generator is generating that particular line of data on the T.V. screen. It is updated from the Display Buffer before the next line is to be displayed.

### 2.2.3 Video Generator

### 2.2.3.1 Character Generator

The Character Generator accepts one character at a time from the Refresh memory and then outputs the proper portion of the character to be displayed. The line of characters in the Refresh memory is presented to the Video Generator seven times to complete the display of that data line.
2.2.3.2 Blank and Sync Generators
The Blank and Sync generators mix their signalswith the display video to produce the proper sig-nals to frame the data and drive the T.V. monitor.
2.2.3.3 C1ock and Timing Chain
The Clock and Timing Chain is used to generate allthe timing concerned with the video presentationand the memories.
2.2.3.4 Address Register
The Address Register contains the address of the next location in which a character may be entered into the Display Buffer.
2.2.3.5 Tracking RegisterThe Tracking Register counts the shift pulses tothe Display Buffer. Its contents at any given timecontain the address of the Memory Buffer locationthat may be accessed.

## 580 BLOCK DIAGRAM

Fig. $2 \cdot 1$


### 2.3 Detailed Description - Video Generator

The Video Generator will be discussed first because a large portion of the overall timing and control is generated by this P.C. card.

### 2.3.1 $\frac{\text { Video Generator B1ock Diagram Description }}{\text { page } 2-11 / 12 \text { ) }}$ (Figure 2.2,

 2.3.1.1 Clock and Timing ChainThe heart of the Video Generator is the crystal clock and count down timing chain. The clock is a square wave generator with a frequency of 12.528 MHZ . This is the video shift frequency or the rate at which the individual bits of a character are written on the T.V. screen.

The first counter divides this by 8 to a frequency of 1.566 MHZ which is the rate at which complete characters are written on the screen. Timing is derived from this counter for all intracharacter clocks and strobes.

The character rate is then divided by 100 to produce the video scan line rate of $15,660 \mathrm{HZ}$. The signals Horizontal Blank, Horizontal Drive, and Horizontal sync are decoded from this counter.

The next counter divides by 9 to obtain the character line rate of 1740 Hz . Seven of the video scan lines are used to generate the data line and two are used for separation and the cursor mark. The counter outputs are used by the ROM (Read Only Memory) Character Generator to determine which one of the seven horizontal segments of a character should be output to the video.

The last counter divides down to the screen refresh rate of 60 HZ ( 50 HZ for overseas models). Signals such as Vertical Blank, Vertical Drive and Memory Select are obtained by decoding this counter.

### 2.3.1.2 Character Generator

The 580 employs a $5 \times 7$ dot matrix to generate the 64 displayable characters. Each 5 x 7 character is displayed in an 8 by 9 field. (see Figure 2.3 at top of next page) This gives a three dot horizontal spacing between characters and a two scan line spacing between rows of characters.

## CHARACTER MATRIX

Fig. $2 \cdot 3$


To generate a character on the screen the Read On1y Memory, ROM, must supply seven five-bit words to the video shift register, one for each of the seven scan lines used to display the character. During each scan line at the given character position the video shift register shifts the five bits to the video mixer at the 12.528 MHZ rate. These bits make the video black for ones and white for zeroes, assuming a normal black on white presentation.

The pattern in the ROM is selected by the 6 -bit (1 of 64) character latched from the Refresh Buffer memory. This 6 -bit word is used as an address to select one of the 64 possible dot patterns. The three inputs S1, S2, and S4 are bits from the scan line counter which select which one of the seven five-bit words is to be output by the ROM.

### 2.3.1.3 Video Mixer and Amplifier

The character bits from the video shift register are mixed with Horizontal Blank, Vertical Blank, Interline Blank and the cursor mark. The Horizontal and Vertical blank signals always cause the screen to be black. The interline blank causes the screen to be white for black-on-white characters and black for white-on-black characters. The cursor mark always inverts the contrast of the interline blank signal.

The video amplifier takes the mixed signal and drives the internal monitor with a 0 to +5 V signal. This same output is also resistively mixed with a composite sync signal to generate a 1V. peak-to-peak composite video signal for external monitors.
2.3.1.4 Display Select Generator
Since the Display Buffer is divided into three modules the video generator must select from one of the three sections to request a new line of characters. The outputs SECT 1 and SECT 2 are used by the Memory and Control card to load the Refresh Buffer memory with the proper line of data. SECT 1 and SECT 2 are low for the top third of the screen. SECT 1 is high for the middle and SECT 2 is high for the bottom. These two signals are obtained from the last counter in the countdown chain which is counting groups of 9 scan lines, or data lines.

### 2.3.1.5 Internal Video Drive Generator

The internal monitor (Consul 580 only) requires separate signals for Vertical and Horizontal drive. These are TTL levels and are decoded from the timing chain.

### 2.3.1.6 Memory Clock Generator

All the timing for the memory shift registers is obtained from the Dot Counter. The two phases $\emptyset 1$ and $\emptyset 2$ are TTL level $25 \%$ duty cycle pulses.
2.3.1.7 Memory Address and Tracking Registers
The Memory Address register is made up of four counters. The first is a decade counter (0-9). The second is binary and counts from 0 to 7. These two counters together determine a single line ( $0-79$ characters). The third counter counts from 0 to 7 which represents the number of 80 -character lines in any one memory module. The last counter is a count of three ( $0-2$ ) which determines which of the three memory modules is to be accessed. A11 four are synchronous up/down counters. The Address Counter is static and can be changed by the cursor controls or by direct addressing. The contents are automatically updated by an access to memory.
The Tracking Register is made up from three counters which are the same as the first three stages of the Address Register. This keeps track of the position of the circulating Memory Buffer registers. Since the three memory modules are running in parallel only eight lines of eighty characters (one module) have to be tracked.

A comparison is made between the Tracking Register and the Address Register. When they have the same value it means that the Memory is at a position such that the character at the location indicated by the Address Register may be accessed. A sub-comparison of only the horizontal location (one of 80 positions) is also made and is used by the Memory and Control board to generate the cursor.2.3.1.8 Video to Memory Sync CircuitWhen the Video Generator finishes a completescan of the screen the Display Buffer memory isnot in sync with the video. The memory synccircuit causes the memory to pause every otherscan line until the system is back in sync again.

## VIDEO GENERATOR BLOCK DIAGRAM

Fig. $2 \cdot 2$


### 2.3.2 Circuit Description - Schematic \#135-080

### 2.3.2.1 Clock and Timing Chain

The crystal oscillator is located in the upper left corner of the print. It consists of a common base amplifying stage Q1, driving an emitter follower, Q2, which drives the crystal in the feedback path. The output signal is picked off the collector of $Q 2$ to avoid disturbing the oscillator circuit and drives Q3 in switching mode. The diode, D1, is used to insure a symmetrical load on Q2 and also to protect the base of Q3 from excessive negative voltage. The collector of $Q 3$ drives two Schottky hex inverters (L7,3 and L7,5) in parallel to provide the main clock signa1, CLK.

The signal, CLK (12.528 MHZ), drives the first stage of the timing chain $K 7 . K 7$ is an SN74175N, a quad D-type flip-f1op. K7, the Dot Counter, is used as a Johnson or Ring counter. The stages are wired as a shift register with the last stage's complimented output fed to the first stage input. This causes the register to sequentially fill with ones, then zeroes. An entire period takes eight clock pulses. Since only one stage changes state at a time, any state may be decoded with a two-input gate. The three-input nand gate, J6, is used to insure that no illegal state, such as 1010, may exist for more than one period. All intracharacter timing is derived from this counter.

The output of the Dot Counter, D4* (1.566 MHZ or 639 nanoseconds) represents one character time and drives the decade counter chip J7. J7 is an SN 74162 which is a synchronous decade counter. The carry output from J7,15 and the clock, D4* drive the next decade counter H7. These two chips, the Character Counter, perform a divide by 100 which represents one video scan line including Horizontal sync and blank times. The period of this counter is 63.9 microseconds or $15,660 \mathrm{HZ}$.

The output of H 7 is inverted and applied as C80* to the input of F 7 , another decade counter. This chip is wired such that the output 58 is inverted and fed to the synchronous clear input on pin 1. When S 8 goes high, the next clock signal
at pin 2 will clear the chip to all zeroes resulting in a divide by 9 function. This is the Scan Line Counter and its outputs S1, S2, S4, and S8 are used for timing within one data line of characters.

Finally, the output S 8 drives a binary ripplethrough counter consisting of E7, an SN7493N, and C7, an SN7474 wired in toggle mode. This is the Data Line Counter. For 60 HZ devices it counts 29 data lines ( 261 scan lines) and then is reset to zero. For 50 Hz the count is 35 data lines or 315 scan lines. The crystal frequencies 12.528 MHZ for 60 HZ devices and 12.6 MHZ for 50 HZ devices were picked to produce a 60 HZ or 50 HZ refresh rate, while keeping the number of scan lines an integral of 9 .

The signal RST1 is the reset signal for the Data Line Counter and is generated by the cross-coupled latch B7,3 and B7,6. The latch is set by the four-input nand gate D7,5. Its output goes low for a count of 29 or 35 , setting $\mathrm{B} 7,3 \mathrm{high}$. The other half of the latch is driven by D4* which has just gone true. One half character later D4* goes false, resetting the latch. Meanwhile, RST1 has reset E7 and RST1* has reset both halves of C7. K7, J7, H7, and F7 returned to zero when E7 and C7 reached the reset count.

### 2.3.2.2 Horizontal Timing

### 2.3.2.2.1 Horizontal Blank

The Horizontal Blank signal determines the size of the white page on the screen in the horizontal dimension. One character space is left at each end of the 80 -character line to form a border resulting in an 18-character time blank signal. HBLANK $(A 6,6)$ is set true when a count of 97 (C80, C10, C4, C2, $\mathrm{C} 1)$ is reached by B1,8 going false. C10C4G is a combination of C10 and C4 with a Strobe CLK* (see three-input "and" gate E6,6). HBLANK resets at a count of 15, (C80*, C10, C4, C1), resulting in a blank time of 18 characters.
2.3.2.2.2 Horizontal Drive

HDRIVE is used by the internal monitor to develop the horizontal sweep. It begins with HBLANK and ends at character position 31 (C20, C10, C1).

### 2.3.2.2.3 Horizontal Sync

This signal is needed by an external monitor in order to synchronize tis horizontal oscillator. It is contained within the combined sync circuit (section F-4) and is the output of E6,12. It starts during HDV when C8 returns false (character position 0) and lasts until C8 goes true again (C10 and C20 are low). When C8 goes false again, either C10 or C20 is high keeping E6,12 low. This results in a horizontal sync pulse lasting for 8 character times or 5.1 microseconds.

### 2.3.2.2.4 Data Gate

DATAGT is a signal lasting for 80 character times or 51 microseconds. This period is the time during which the Display Buffer memory shifts ( 80 shifts). During the balance of the scan line time ( 12.8 microseconds) the memory pauses. DATAGT is used to begin the shifting and also to gate one line of data from the Display Buffer to the one line Refresh Buffer.

DATAGT is the output of a cross-coupled latch (Section G-4) B7,11. Since there is a one character delay time through the ROM, DATAGT must start one character time before the first character is displayed on the screen. Since there is a one character boundary, DATAGT may begin when HBLANK ends. Note that B7,13 is driven low by the same signal that resets the HBLANK latch (HBRST*). HBRST* occurs at character position 15 . For 80 characters therefore DATAGT must end at character position 95. Note that J6, 12 will pulse low at location 95 (C80, C10, C4, C1, CLK*). The input CLK* is used as a strobe to insure no false clocking.

### 2.3.2.3 Vertical Timing

### 2.3.2.3.1 Vertical B1ank

The vertical blank signal, VBLNK, (Section F-1) is generated by a cross-coupled latch A2,8. This signal determines the top and bottom borders of the white page. To allow for one scan line under the cursor in the bottom line, one scan line is added to the page after the last data line. To keep the
page symmetrical, a scan line is also added to the top of the page, allowing two scan lines of white above and below the top and bottom data lines.

For 60 HZ devices, VBLNK starts when scan line one, SL1, goes true during data line 28 (L16, L8, L4). VBLNK remains true until scan 1ine 9 (S8 true) of data line 3 (L16*, L2, L1) goes true.

For 50 HZ devices, VBLNK begins during data line 32 and ends during data line 7.

### 2.3.2.3.2 Vertical Drive

VDRIVE (Section E-1) is used by the internal monitor and as part of combined sync by the external monitor to initiate the Vertical flyback. It starts with the reset pulse RST1 and ends when L1 returns true 9 scan lines later.

### 2.3.2.3.3 Memory Module Selection

Since the three sections of the Display Buffer memory are multiplexed at their outputs, the proper section must be selected for input to the one line Refresh memory. The signals SECT 1 and SECT 2 control this gating and are generated by the flip-flop pair A6 in Section E-4.

VDRIV* is used to set both flip-flops to zero which selects Display Buffer module 1. The gating is done on the Memory and Control board. When the first eight data lines have been displayed, A4,12 pulses low (Data line $11+$ Scan line 1) setting A5,9 true. This conditions the Memory and Control card to present the next 8 data lines from the second memory module. After 8 more data lines, A4,8 pulses low (Data line 19 + Scan line 1) resetting A5,9 and setting A5,5 which causes the Memory and Control card to present the last 8 data lines from the third memory module. For 50 HZ , these decodes are all increased by 4 Data 1ines to center the display in the larger number of scan lines.

### 2.3.2.4 Character Generation and Video Mixing

### 2.3.2.4.1 Basic Dot Matrix

As mentioned earlier, the 580 uses a $5 \times 7$ matrix to generate the displayable char-
acters. (See Figure 2.4) The character field is an 8-dot wide by 9-scan line high "window". The character is generated within this field in dot positions 2 through 6 and scan lines 1 through 7. It is evident that the ASCII character information for $R$ and $S$ must be available for at least seven scan lines sequentially in order to generate the two characters or the entire line. Each time a scan line is swept across, a 5-dot portion of the character is generated.

The data line consists of 82 windows, 80 of which are used to display characters. The first and eighty-second windows are always spaces and are used as a margin for the white page. There are 24 such data lines in an entire page for a total of 1920 characters.

### 2.3.2.4.2 Read On1y Memory (ROM)

An ROM (Section E-6) is used to store the 64 displayable patterns of $5 \times 7$ dots. Each pattern is broken down into seven 5 -dot words or slices.

Each of the patterns or cells is associated with a 6-bit address (0-63). This address is the same as the ASCII code for the character. For example the ASCII code for an R is 010010(bit 6 through bit one). This indicates cell \#18 which contains the bit pattern for an R. Each five-dot word is addressed by three bits (0-7). The Scan Line Counter bits S1, S2, and $S 4$ are used to address the proper word within a cell. For example, the third 5 -bit word of an R pattern is 10001 and is addressed by $\mathrm{S} 1=1, \mathrm{~S} 2=1$ and $\mathrm{S} 4=0$, which is the state of the Scan Line Counter during the third scan 1 ine. The ROM supplies the 5 -bit word in parallel at its outputs that corresponds to the selected word in the selected cell.

The ROM used is a static design, which means that the word appears at the output as long as the input address remains stable. Upon an Address change, for instance from the $R$ to the $S$, that output change is guaranteed to become stable within a maximum of 600 nanoseconds. The character change rate is 639 nanoseconds.

## SEQUENTIAL CHARACTER GENERATION

Fig. $2 \cdot 4$

| DOT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 10 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |  |  |  |  |  |
| 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\underset{\underline{w}}{\underline{2}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\pm 4$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 06 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



ASCII CHARACTER $\uparrow$
"R" LATCHED IN J6

5 BIT PATTERN FROM ROM FOR ONE SCAN $\uparrow$ LINE LOADED INTO SHIFT REGISTER LG
2.3.2.4.3 Generation of One 5-bit Character "S1ice"
Since the worst case delay through the ROM is 600 nanoseconds, a one character delay is used to allow time for the first character in a line to set up. Using the $S$ as an example in Figure 2.4, note that the ASCII code for $S$ is latched in the holding register J3 by the signal D2; DATAGT became true on the leading edge of D1 allowing D2 to clock the flip-flops. The 5-bit word for the scan line determined by S1, S2, and S4 is stable at the inputs of L 6 prior to the load pulse at J6,8. When J6,8 pulses low the 5 -bit word is transferred to the shift register L6. The next clock pulse (CLK) on L6,2 shifts the bit pattern by one stage and applies the first bit of the word to the output pin 7. A one in the bit pattern will produce a high level in the shift register and a zero will produce a low level. For the fourth scan line, the 5 -bit word would be 01110 which would produce the horizontal middle three dots of the "S". As the first dot of the "S" word is shifted into the output stage the next character to be displayed is latched in the holding register J3.
The output of the shift register is then "AND"ed with an signal that is true for scan lines 1 through 7 and false for 0 and 8. For a black-on-white presentation the jumper JP1 is installed which enables AND gate E5,5 when the CURSOR signal is low. The character bits are passed by E5 to C1 which inverts the level. B5,1 then inverts again and drives the base of Q4. For a "one" B5,3 is true which turns Q4 on. This causes a low level (0.7V) at the collector and drives the emitter of Q5 to 0 volts which is black on the CRT. A zero bit level causes a +4.3 V level at the emitter of Q5 which is white on the CRT. The capacitor C13 is to shape the signal suitably for the monitor's input amplifier. At the same time the internal monitor is receiving a 0 or +4.3 volt signal, the external monitor receives a 0.3 V to 1 V signal through the resistor network R34, R35, and R36. (CMBSN* is normally high.)
2.3.2.4.4 Blank Mixing

In section F-5 the Vertical Blank, VBLNK, and the Horizontal Blank, HBLNK, are applied
through the NOR gate $C 1,11$ and $C 1,13$ to one input of the NAND gate B5,2. When either level is high, $B 5,2$ is blocked causing $\mathrm{B} 5,3$ to be high which in turn causes black on the CRT screen regardless of the state of the data signal on $\mathrm{B} 5,1$.
2.3.2.4.5 Combined Sync Mixing

The signal CMBSN* in Section E-2 is normally high. At the end of each scan line it pulses low for 5 microseconds to provide a OV level signal at the external video output (.3V sync, .7 V video). At the bottom of the screen, CMBSN* goes low for 9 scan lines to generate the vertical interval step for vertical flyback. The diodes D9 and D10 are to protect the external output from a monitor failure.

### 2.3.2.4.6 Miscellaneous

The discrete components around the ROM are needed to supply the proper levels to the device. Input levels must be between ground and $+13 V$. The output drives must be sinked to a negative voltage and caught at +5 V by diodes D2-D6 to operate properly with TTL circuits.

In the Video amplifier circuit, the Zener Diode D7 is used to establish a stable +5 V switching level independent of TTL switching noise.

The signal CURSOR is generated by the Memory and Control P.C. card. It goes true for 639 nanoseconds in Scan Line 8 under the character whose address is held by the Memory Address Register. This causes an inversion in the background which results in a black underline of white underline depending on the screen background presentation.

### 2.3.2.5 Address and Tracking Register

The address of the next Display Memory location to be accessed is held by the Memory Address Register consisting of L3, K3, D5 and C6. L3 is an SN74192N, a synchronous up/down decimal counter. This drives K3, an SN74193N, which is a four-stage synchronous up/down binary counter. The two in tandem count from 0 to 79 (on1y the first 3 stages of K 3 are
used) or one 80 -character 1 ine. This portion indicates the horizontal position of the character. The next counter is another SN74193N and is used to indicate which of the eight lines in one memory module contains the character of interest. Finally the two D-type flip-flops of C6 are wired as a synchronous up/down tertiary counter (count of three). This last counter is used to indicate in which of the three memory modules the character location of interest lies.

The Tracking Register is counted by the shift pulse (2) of the Display Memory and indicates which location in any given module is available for access. Its output is stable for one character time and increments at a 1.566 MHz rate. This register is constructed in the same way as the Address Register in that the first stage is a decade counter, followed by a binary counter. F3 is the decade counter and E3 is a binary counter. Since the three memory modules are shifting together in parallel, only eight lines of 80 characters (one memory module) need be tracked. The last stage of E3 and the two stages of D3 make up the 0-7 counter for the line portion. F3 and the first three stages of E3 made up the character portion.

The three chips F4, E4, and D4 are dual four-bit comparators. These three chips are used to generate a signal that indicates when the memories are at the location held by the Address Counter. This is done be comparing the contents of the character and line portion of the Address Register with the Tracking Register. F4 and E4 compare the character portions and generate a signal named CHCOM, Character Comparison. The output of E4 is gated by COMENB (Comparison Enable) which is true when the memories are not pausing for line end or memory synchronization.

CHCOM is then used with the output of D4 to generate ADDCOM (Address Comparison), the combination of CHCOM and the Line Counter comparison. ADDCOM lasts for 639 nanoseconds and occurs every 510 microseconds except during the memory synchronization time, during which it occurs every 574 microseconds.

The Address Counter is controlled in two basic ways, incremental control and direct addressing. The incremental control is by use of the cursor position keys. The signals generated by the control keys are CURFR* (Cursor Forward Not), CURBK* (Cursor Back Not), CURUP* (Cursor Up Not),

ADV* (Advance Not, which is cursor down) and HOME. CURFR* is also automatically pulsed when a memory location is accessed. The signal ADV* is generated from the Cursor Down key or the Line Feed key. It is also automatically generated when the last character in a line is accessed if the terminal is in the Auto Line Feed mode.

The circuitry around L 3 is used to insure that an illegal address (greater than 9) can't be stable in the decade register. If stages 2 or 3 are true when stage 4 is true, indicating a number greater than 9, H3,1 will go true. After a delay of 300 nanoseconds (R37 and C19) the reset input L3,14 goes true and resets the counter to all zeroes. The reset level lasts for 300 nanoseconds because of the delay.

The circuitry below K 3 is used to generate the line up or down signals necessary when the cursor is made to move from one line to another by forward or backward motion. ADV1, H4,8 pulses low when the first three stages of $K 3$ are true (7) and the up count signal, L3,12 pulses low setting the first three stages back to zero (the fourth stage isn't used). The two nor-gates $\mathrm{H} 3,10$ and H3,13 decode the zero state of the counter and the down count pulse to cause the Line Counter D5 to count down one count. In a like manner, the up and down counts for the tertiary counter, C6, are generated at B2,10 and B2, 4 .

For the count of three function, the flip-flops of C6 are wired in toggle mode. The input clocks are pulsed only when that given stage should change state. For example if C6,9 is true and C6,5 is false then both should change for a down count. The gating structure of D6 with its inputs implements the proper pulses to make C6 operate as an up/ down synchronous, tertiary counter. Using the previous example, an up count could cause a positive pulse at $B 2,10$. Since $B^{*}$ is true there will be a clock via D6,1 and 13 to C6,11 which changes C6,9 from a one to a zero. At the same time, since C6,9 was true, A* (C6,8) was false causing B5,6 to be true. This enables the other half of D6 (pins 4 and 5) and causes a clock at C6,3 changing C6,5 from a zero to a one. Note that if a down count occurred, B2,4 would pulse true and only D6,10 is enabled therefore affecting on1y C6,5.

The nand gate $C 4,11$ is used to insure that the illegal state of $A=B=1$ is not stable. If $A$ and $B$ were both true, $\mathrm{C} 4,11$ would go low causing a reset at C6,1 lasting for 300 nanoseconds. The second control mode for the Address Register is by direct addressing. For a horizontal address input XLOAD* pulses low and the registers L3 and K3 are loaded with an address determined by the levels of B1 through B7. The three most significant bits B5-B7 select which group of 10 locations (0-9, 10-19----70-79) will be addressed. Bits 1 - 4 select which one of the locations within a group is addressed (0 - 9). The vertical address is input when YLOAD* pulses low. B1 - B3 then indicate which line in a group of 8 is addressed. B4 and B5 indicate which group of 8 or which memory module is addressed.

The signal LSTLNE (Last Line) is true when C6, 5 (B) is high, indicating the third memory module, and $\mathrm{B} 1,12$ is false indicating a count of 7 in D5. This signal, when true, is used to determine that the memories should scroll data up for a line advance in the scroll mode.

### 2.3.2.6 Memory to Video Synchronization

In order to explain why synchronization is necessary a discussion of the method used to transfer data from the Display Memory to the one-line Refresh Memory will be given.

As mentioned before, the Display Buffer Memory is divided into three modules of 640 characters each ( 8 lines of 80). These modules are shifting together with their inputs and outputs multiplexed for access and display. At the top of the white page the first memory module must be ready to transfer the first line of 80 characters to the one line Refresh Memory. This indexes the memory by one line of eighty characters. During the next 8 scan lines the Display Memory shifts for 8 more lines. It is then back to the same relative position as when it completed the transfer of the first line (line 0) to the Refresh. The first line was transferred when the Scan Line Counter F 7 was at a count of 8 . (The characters are generated in lines one through seven.) After the bottom scan of the characters the Display Memory is ready to shift the next line of characters (line 1) to the Refresh Memory. This process continues until all eight lines have been transferred. Now the Display switches to the second memory for 8 more lines of characters and then to the third module for the bottom eight lines.

Referring to Figure 2.5, the last line transfers to the Refresh Memory during scan line 8 of data line \#26. The memories continue to shift as if they were loading data for two more data lines. At the end of these two data lines the video begins the vertical flyback (RSTl pulses at the end of Data Line 28). When the Video Generator is ready to display the first line on the screen, line 0 of memory module 1 must be ready to transfer to the Refresh Memory. In order to achieve this the Display memories must be in synchronism with the Scan Line Counter. That is. line 0 in the Display Memory must shift through the output during scan line 0 , memory line 1 with scan line 1 , etc., in order for memory line 0 to be ready to shift into the Refresh Memory during scan line 8.

When RST1 pulses, the synchronization circuit in sections D1,2 and 3 begins to lock the memory to the Video Generator. This is done by causing the memories to pause every other scan line until memory line 0 is shifting during scan line zero. The memories are always shifting in groups of 80 shifts in sync with the Video scan line so only the line portion must be brought back into lock.

When the Scan Line Counter outputs S1, S2 and S4 and the Tracking Register outputs TR1, TR2 and TR4 are the same, the memory is in sync with the video. By not allowing the memories to shift during scan line 8 , the memories will remain in sync until the first line is needed, at which time the memories will shift during scan 1ine 8 again.

Referring to the schematic drawing, the signal RST1* pulses low at the vertical flyback time setting the flip-flop B4,9 true. One effect of this is to enable NAND gate $A 2,2$ allowing 58 when true to go high; which on the Memory and Control board blocks the clocks that cause the Display memories to shift. Data Gate, DATAGT, goes true at the start of the 80 character shift group and sets B4,5 true allowing A2,6 to go low. During synchronization NAND gate B1,3 is enabled because B4,9 is true. The comparator F 6 causes inverter C3,12 to be true when S1, S2 and S4 are not the same as TR1, TR2 and TR4. This causes B1,6 to go

## MEMORY SYNCHRONIZATION

Fig. $2 \cdot 5$

DISPLAY MEMORY POSITION AT START OF SCAN LINE 8 IN DATA LINE 26 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | MEMORY POSITION AT

BEGINNING OF SCAN LINE

| SCAN | DATA, |
| :--- | :--- |
| LINE | LINE |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 |
| 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 |
| 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 |
| 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 |
| 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 |
| 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 |

low when S 1 is true. The result is that the memory clocks are disabled during the time S 1 is true unitl a true comparison is achieved. It takes two pauses to reach sync because the memories were out of sync by 2 1ines when RST1* pulsed low. When synchronization occurs, F6 causes C3,12 to be low which disables $B 1,6$ allowing $A 2,5$ to go true every scan line for 80 shifts. From this point on the memories pause only during scan line 8 to maintain sync. Vertical Blank goes true at the start of scan line 8 in Data Line 3 . This transition is used to set $\mathrm{B} 4,9$ back to zero allowing the Display memories to shift during scan line 8.

### 2.4 Detailed Description - Memory and Control

### 2.4.1 Memory and Control Block Diagram Description (Figure 2.6, pages 2-31/32)

### 2.4.1.1 Display Memory and Refresh Memory

The Display Memory stores the 1920 characters displayed on the CRT screen. Each character position requires 6 bits because the displayable character set consists of 64 different characters. The memory is a mix of MOS static shift registers and MOS dynamic shift registers. These registers are arranged in three modules of 640 characters each, with 6 bits for each character. The memories shift at the Video character rate of 1.6 MHZ . One module has six $640-$ bit shift registers running in parallel such that a new 6-bit character appears at the module output every 639 nanoseconds. The outputs from each module are returned to the inputs so that the data renews itself in the memory constant$1 y$.

In the block diagram, Data 1 is the 6-bit output of memory module 1 and is returned to the input via the input multiplexer. In order to enter data, the recirculation path of Data 1 is broken for one shift period and new data (INPUT DATA) is gated to the memory input by the input multiplexer and shifted into the memory instead. After the new data has been shifted in, the recirculation path is again closed and the new data remains in memory.

The three memory modules also shift together such that three characters are shifted at a time, one in each module. When data is entered, the input multiplexer breaks the proper recirculation path. The Display Memory clocks are gated in 80 -pulse bursts and stopped for 20 character times every scan line such that it takes 8 scan lines to shift 640 times, a complete cycle.

In order for the Video Generator to display a line of characters it needs the 80 character codes for that line at least 7 times for 7 sequential scan lines. The Refresh memory is used to store the one line of 80 characters for 9 scan lines (7 of which are actually used to generate characters). The Refresh memory consists of six 100-bit shift registers in parallel which shift at the Video character rate of 1.6 MHZ . The
display select and recirculation control logic transfers one line of 80 characters from the proper Display Memory module to the Refresh memory once every nine scan lines. It does this by breaking the recirculation path of the Refresh memory for one scan line and allowing the data from one of the Display memories to be shifted in. Only the 80 positions filled by the one line of characters are used by the Video Generator. The clocks to the Refresh memory are not gated since the memory is the same length as one scan line (100 characters).

### 2.4.1.2 Access Logic

The access logic controls the input of a character to the Display Memory. The inputs $A$ and $B$ select which module is to be accessed. When the memories are in such a position that the character to be replaced is ready to be shifted from the output back to the input (Address Comparison true), the proper load pulse (LOAD 1, 2 or 3) pulses true. The load pulse causes the recirculation path to break for the one character time necessary to shift in the new data. The signal CLRG is used to force space code into the inputs of the memory modules for an Erase function.
[For units delivered before January 15, 1974, note that the force signals are CLEAR 1, 2, and 3. Also note that space code was forced for Carriage Return as well as for the Erase function.]

### 2.4.1.3 Scro11 Logic

This section controls the scrolling of data up the screen. When the Memory Address register indicates the cursor is in the the last line (LSTNE true) and the Video Generator indicates that the Address has just gone through the last position on a line (ADV1* pulses low), the circuit causes a scroll. At the same time the signal normally causing the Memory Address to change by a line (ADV*) is not allowed to pulse. Scrolling is accomplished by making the three memories into one memory of 1920 characters for 80 shifts. This is done by gating the output of memory \#2 to the input of memory \#1, and memory \#3 to memory \#2. Space code is input to memory \#3. Thus all data is shifted up by 80 characters, or one line.

This circuit also blocks the ADV* signal normally generated by a Carriage Return when the terminal
is not in Auto Line Feed mode. The ADV* then pulses for only cursor down or Line Feed (same code).

### 2.4.1.4 Cursor Generation

The cursor is generated as follows:
When Address Comparison is true during Scan Line 8 it means that the character of interest is being loaded into the Refresh memory. The next time Scan Line 8 goes true the cursor must be generated in order to place it under this character. When the signal Character Comparison goes true during the next Scan Line 8 the cursor signal is generated after being delayed by one character time. The delay is necessary because of the one character delay through the ROM character generator. On the Video Generator card the CURSOR pulse inverts the background level causing the underline mark.
(Intentionally left blank)

## MEMORY \& CONTROL BLOCK DIAGRAM



### 2.4.2 Circuit Description - Refer to Schematic \#135-081

### 2.4.2.1 Display and Refresh Memory

The Display Memory is a group of shift registers running in parallel and recirculating their contents from output back to input. A single bit is composed of a 128 -bit static register in series with a 512-bit dynamic register to make a single shift register 640 bits 1ong. Six such register combinations make up one 6 x 640 bit memory module. Three memory modules make up the entire Display Memory of 1920 6-bit characters.

The static registers are quad 128 -bit devices, MM5055. The dynamic registers are dual 512-bit devices, MM5017. Memory module \#1 consists of K6, $1 / 2$ of H6, K5, L5, and H5. In order to show the recirculation path, Bit 1 of module $\# 1$ will be used. The data path around the memory is as follows:
The output is K 5 pin 5 buffered by the AND gate L6,3 and is named M1. M1 is positive for 1 and zero for a 0. M1 is applied to the input of the dual four-bit multiplexer L7,13. Normally this input is passed on to the output L7,9. L7,9 is tied to the input of the static register $K 6,2$ whose output K6,14 drives the input of the dynamic register K5,3 completing the recirculation path.

The Refresh memory is made up from three dual 100bit dynamic shift registers D3, E3, and F3. Referring to Figure 2.7 on the next page, note P1* and P2*. These two pulses occurring during one character period are used to generate the clocks to shift the Refresh register C1RR and C2RR. D2 is a dual MOS clock driver which outputs the +5 volt to -12 volt clocks C1RR and C2RR. These clocks are not gated because the length of the register equals the number of character positions in a scan line. The data in the Refresh memory is recirculated by the two quad 2 -input multiplexers $H 4$ and F 4 which normally pass the buffered outputs B1V-B6V to the inputs of the registers. S 8 is true during the ninth scan line and gates the data from the Display Memory to the input of the Refresh memory to update its contents for the generation of the next character line.

The three dual four-1ine-to-one-line multiplexers L4, K4 and J4 are used to select which Display Memory module will load the Refresh memory; Module 1 when SECT1 and SECT2 are low, Module 2 for SECT1

Fig. 2.7


MEMORY SHIFT TIMING FOR ONE SCAN LINE


MCLKDS
$=1$ and SECT2 = 0 , Module 3 when SECT1 = 0 and SECT2 = 1 .
The clocks for the dynamic portion of the memory are PH1 and PH2. These are generated from P1* and P2* gated with Memory Clock Disable, MCLKDS, which is low for 80 character times. The transistors are necessary to supply the current for changing the memory clock inputs. The static memory clock is generated from C1LR, (C8,10) by the one-shot J8 is approximately 200 nanoseconds long, SFCLK.
2.4.2.2 Access Logic
2.4.2.2.1 Access For Standard Displayable Characters
When an input to the Display Memory is to be made the signal ACCESS in section F8 pulses true. This sets the flip-flop A8,9 true enabling AND gate C4,5 and resetting flip-f1op A8,6 true. When ADDCOM is true, indicating that the Display Memory is in the correct position for input, the $D$ input of flip-flop D4,2 is enabled. The clock input to D4 is the inverse of P1* and sets the flip-flop true at the leading edge of the memory clock C1LR (same time). This releases the clamp on the reset input to $\mathrm{D} 4,13$ and causes LOAD* to go low. LOAD* strobes the Dual 1-1ine-to-4-1ine data selector (F8), causing LOAD1* LOAD2* or LOAD3* to go low depending on which memory module is selected by $A$ and $B$. This load pulse, assume LOAD1*, breaks the recirculation path for the memory module and allows the data B1-B7 (B6 not used) to be entered on the trailing edge of C1LR (Memory Input Clock).
Back in the access logic, note that D4,5 a1so enables NAND gate B3,4. When C2LR pulses (Memory Output Clock) the signal CURCK* pulses, advancing the cursor one position. At the same time D4,11 is clocked on the trailing edge of C2LR and sets D4,8 false which resets D4,5 1ow completing the input of one character. As soon as D4, 5 returns false it resets D4,8 removing the reset signal on D4,1. When LOAD* pulsed low the input flip-flop A8,9 returned low blocking the next P1* from setting D4,5 true again.
2.4.2.2.2 Access For CR or FF (for units delivered after January 15, 1974)

For a Carriage Return or Erase function the
access is handled somewhat differently. For Carriage Return the signal CR will be true. This causes NOR gate $\mathrm{C} 8,1$ to be low enabling AND gate B8,1. When ACS goes true (flip-flop A8,9 goes true upon the ACCESS signal generated by the CR input code) the $Q$ output of flip-flop A6,5 goes true. When D4,5 goes true for the first ADDCOM, NAND gate B3,3 goes low clamping D4,5 in the set state. After the first access D4,8 goes low holding the Reset input D4,1 low but since the Preset, pin 4 is also low, output pin 5 of $D 4$ remains high.

If the input code is FF (Erase), the signal CLRG from $K 8,10$ and 13 , section $G 7$ is true since CR and CLR* are both low. This breaks the recirculation path of all three memory modules, and zeroes, representing space code, are loaded as long as CLR* is held low. The flip-flop A8,6 goes false when LOAD3* returns true after the third memory module is cleared and then goes true again when LOAD3* goes low and high a second time which clocks the flip-flop A6,5 back false. The reason for two passes through the memory is to insure the entire screen is erased because the cursor is not returned home by the FF operation before it starts.

If the input code is CR (Carriage Return), CLRG is held low preventing any memory module from erasing any data. The LOAD 1, 2, 3* signals are inhibited by CLRFF, F8,1 section B3. CLRFF is the inverse of CR. The Preset clamp on $\mathrm{D} 4,4$ is released when $\mathrm{A} 6,5$ is returned false. The clock input to $A 6,3$ is driven by ADV1, the inverse of A.SV1* which pulses when the cursor has crossed a line boundary. Since the $D$ input is grounded, the trailing edge of ADV will clock the output back to zero completing the CR function. Keep in mind that the flip-flop A8,6 is true because it was reset with first access and doesn't interfere with the ADV pulse clock.

The signal READY is not used elsewhere in the 580. It is included for possible future use. The READY input to $A 8,12$ is to insure that a second input can't be initiated if the ACCESS logic is busy.
2.4.2.2.3 $\frac{\text { Access For CR or FF (for units delivered before }}{\text { January } 15,1974 \text { ) }}$

On earlier units the $C R$ and $F F$ functions were
handled as described below.
Consider the Carriage Return function. For Carriage Return the signal CR will be true. This causes NOR gate C8,1 to be low enabling AND gate B8,1. When ACS goes true (flip-flop A8,9 goes true upon the ACCESS signa1 generated by the CR input code) the $Q$ output of flip-f1op A6,5 goes true. When D4,5 goes true for the first ADDCOM, NAND gate B3, 3 goes low clamping D4,5 in the set state. After the first access, D4,8 goes low holding the Reset input D4,1 low but since the Preset, pin 4 is also low, output pin 5 of $D 4$ remains high. In the upper left corner, note that if one of the LOAD* signals is low and CR is high, one of the CLR1, 2 or 3 signals will go true. This happens because the output of the EXC-OR gate L8,11 is false when CR is true enabling the NOR gates. When for instance LOAD1* goes low the output of NOR gate $K 8,1$ goes true. Since $K 8,13$ is low (CR is true) CLR1 goes true. This breaks the recirculation path of memory module 1 and instead of loading B1-B7, zeroes are loaded, resulting from the clear input on 17 , K7 and J? (representing space code), as long as the load pulse LOAD1* stays low. The load will continue until the flip-f1op A6,5 is returned false releasing the Preset clamp on D4,4. The clock input to A6,3 is driven by ADV1, the inverse of ADV1* which pulses when the cursor has crossed a line boundary. Since the D input is grounded, the trailing edge of ADV will clock the output back to zero completing the CR function. Keep in mind that the flipflop A8,6 is true because it was reset with first access and doesn't interfere with the ADV pulse clock.

If the input code is $F F$ (Erase) the same thing happens as with a CR but the flip-f1op A6,5 doesn't get clocked off by ADV because CR is low. Instead, the flip-flop A8,6 goes false when LOAD3* goes low and high a second time which clocks the flip-f1op A6,5 back false. The reason for two passes through the memory is to insure the entire screen is erased because the cursor is not returned home by the FF operation before it starts.
[The signal READY is not used elsewhere in the 580. It is included for possible future use.

The READY input to $A 8,12$ is to insure a second input can't be initiated if the ACCESS logic is busy.]

The signals CLR1, 2 and 3 are all forced true when a FF is done because $C R$ is low disabling NOR gates $\mathrm{K} 8,1,4$ and 10 . When CLR* goes 1ow K8,13 goes true and all the clears go true.

### 2.4.2.3 Scrol1 Logic

The Scroll circuitry handles two functions, the scrolling of data up the screen and the gating of ADV* which is the signal from the character portion of the Memory Address register which indicates that the cursor has gone from character position 79 to 0 (crossed the end of a line.) If the terminal is in Auto Line Feed, then B3,10 is true which allows ADV1* to pass on through inverted to the input of NAND gate B4,9. If the terminal is in non-ROLL mode or the cursor is not in the bottom line the other input $\mathrm{B} 4,10$ will be enabled allowing ADV1* to pass as ADV*. However, if the terminal is not in Auto Line Feed, then ATOLFG is low blocking ADV1* at B3,10. Now, in order for ADV* to pulse, a Line Feed code or Cursor Down (same code) must be entered which causes a positive pulse at inverter $A 2,11$ which generates an $A D V *$ pulse advancing the cursor down one line.

In order to understand what occurs when the Memories scroll refer to Figure 2.8. At the top the three memory modules are shown with the output of \#3 attached to the input of \#2, and the output of \#2 attached to the input of \#1. The input of \#3 is forced to space code while the output of \#1 is lost. This occurs when SCROL* into the dual 4 line-to-1 line multiplexers B7, C7, D7, E7, F7, H7, J7, and K7 goes low. When SCROL* is low the memories are attached together as one 1920 character shift register.

Returning to Figure 2.8 , the registers are shifted for 80 counts in the long configuration. After 80 shifts the signal SCROL* returns true and the memories are returned to the normal configuration as shown in the middle of Figure 2.8. Note that after the scroll, the 80 spaces in memory \#3 are in what would be the position of line 0 or the top line of the group of 8 instead of the bottom

RELATIVE MEMORY POSITIONS DURING \& AFTER SCROLLING
Fig. $2 \cdot 8$

JUST BEFORE SCROL


SPACE CODE $\longrightarrow$| $X$ | $W$ | $V$ | $u$ | $T$ | $S$ | $R$ | $Q$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

AFTER SCROLL " $A$ "


| 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | TRACKING COUNTER REF. IF |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | ALLOWED TO SHIFT DURING SCROLL


line where they should be. The same is true of memories \#1 and \#2. In order to correct this situation, the Tracking Counter must be allowed to go out of sync for the 80 shifts. This is done by not allowing it to count during the time the memories scroll. This reassigns the lines such that the spaces are in line 7. The bottom of Figure 2.8 shows the actual relationship between the data and the Tracking Counter. Note the Tracking Counter hasn't changed from the top reference.

Referring to the schematic, a scroll operation is initiated by ADV1* pulsing when the cursor is in the last line (LSTNE true), and ROLL is true. ADV* is blocked and flip-flop $A 7,5$ is set true. This enables the $D$ input of flip-flop A7,12. When ADDCOM is true, P1* strobes it and clocks flip-flop A7,9 true. This means that the character over the cursor is now at the output of memory \#3. When this line (line seven) finishes shifting, the memories are in the position shown in Figure 2.8 at the top. That is, line 0 is ready to shift out. The end of shifting of line 7 is indicated when MCLKDS goes true. Since MCLKDS is inverted it has no effect on the state of flip-flop A6,9 until it goes negative again indicating the start of the next shift period. At this time $\mathrm{A} 6,9$ is inverted by $\mathrm{C} 3,12$ to become SCROL*, which sets up the memories as one shift registor when low. A6,8 being low clamps A7, 5 and A7,9 low via AND gate A4,6. The signal READY is also held low which blocks any further inputs until the Scroll is completed. The reset input of flip-flop A6,13 is SCRLEN (Scroll Enable). This signal is generated on the VG/GT and is always a logica1 "1". The flip-flop A6,9 resets low ending the Scroll function when MCLKDS goes negative a second time at the start of another shift period.

### 2.4.2.4 Cursor Logic

The Cursor circuitry is in section C-2 of the schematic. Below this circuitry is a dual 4 1ine-to-1 line data selector, D8, with its inputs tied to GND. The two inputs SECT1 and SECT2
indicate which third of memory is being displayed. Pin 7 will be low for memory 1 display pin 6 and 5 low for memory 2 and 3 display. The 74155, F8, has its inputs for the half not used for LOAD* tied to GND also. The outputs are selected by A and B. E8 is a comparator which has an output, ENABLE, true when $A$ and $B$ equal SECT1 and SECT2. This indicates that the Video Generator is displaying the memory module that is selected by the Memory Address register which is the third of memory in which the cursor should be displayed. ENABLE enables the D input of flip-flop C1,2. When an ADDCOM (Address Comparison) is true during Scan Line 9 (S8 true) the character under which the cursor should be shown is being loaded into the Refresh. This sets flip-flop C1,5 true indicating that the cursor mark should be generated the next time S 8 is true. $\mathrm{C} 1,5$ enables the D input C1,12. When S 8 goes false $\mathrm{C} 1,9$ goes true enabling NAND gate D1,5. The next time 58 is true the second input of NAND gate D1,4 is enabled. Then when CHCOM (Character Comparison) goes true (after the trailing edge of $\mathrm{P} 2^{*}$ ) $\mathrm{B} 1,2$ is enabled. The next P2* (one character delay later) sets B1,5 true making the cursor mark. Meanwhile, on the trailing edge of P2*, CHCOM went false allowing the f1ip-flop to reset on the third $\mathrm{P}^{*}$. The cursor mark lasts for 639 nanoseconds or one character time.

### 2.4.2.5 Reset and Repeat Rate

In the lower left corner of the schematic, a 4 stage binary counter is driven by the Video Generator reset signal RST1 ( 60 HZ ). This is divided by 4 to produce the 15 HZ signal used for the repeat function on the keyboard. For the blinking cursor option the 4 HZ output is used to clamp off the ENABLE signal at E8,3 (if jumper JP1 is installed).

When power comes on, the capacitor C10 charges more slowly than the power comes up causing A2,6 to be high and $\mathrm{C} 2,6$ to be low for a few milliseconds. This clamps the counter and the flipflop B1 in the reset state. When C10 charges up, the inverters switch and release the resets. The buffered output of the flip-flop RST is used to cause a power clear of the memories by forcing the access circuitry to the clear function by setting A8,9 and A6,5 true as long as RST remains true. The Front End card also uses RST to condition the UAR/T and all flip-flops to the proper
state. B1,9 goes true when the signal 4 HZ goes true and returns false ( 250 milliseconds later) completing the reset function.

### 2.5 Detailed Description - Front End

### 2.5.1 $\frac{\text { Front End Block Diagram Description }}{2-45 / 46)}$ (Figure 2.9, page

### 2.5.1.1 Serial to Paralle1 Converter

The converter is an MOS device called a UAR/T (Universal Asynchronous Receiver/Transmitter). It accepts parallel data and converts it to 10 or 11 bit serial data. It also accepts 10 or 11 bit serial data and converts it to parallel data. A clock is used to drive the chip and determines at what rate the device will operate. The clock has five switchable rates. The serial input and output is converted from TTL levels to either EIA ( $\pm 13 \mathrm{~V}$ ) or current loop ( 20 ma ) for operation with standard communication equipment.
2.5.1.2 Decode and Control Logic

Parallel data into the terminal (from the UAR/T) is checked for validity by the Decode logic. Characters from ASCII columns 2, 3, 4 and 5 are allowed into the memory. Characters from columns 6 and 7 (lower case) with the exception of Rubout are converted to columns 4 and 5 for input to memory. Control characters from columns 0 and 1 are ignored unless they indicate a terminal control function such as CR, LF, cursor controls, etc.

This logic generates the Access strobe and the cursor address control signals.

### 2.5.1.3 Keyboard Input

The keyboard supplies the only parallel input to the UAR/T. When a key is struck, the code along with a strobe is applied to the UAR/T for serialization. When the UAR/T has output the character another key may be struck. The only two keys on the keyboard not coded are BREAK and REPEAT. BREAK causes a 500 millisecond SPACE on the EIA output and is also used to control the Secondary Channe1 Request to Send, SCA. REPEAT is used to repetitively output the same code - 15 times per second (10 times per second for 110 baud).
2.5.1.4 RS232C Control Logic

The terminal is capable of operating on any 103 type Modem or 202 type Modem. For primary chan-
ne1 control the logic raises Request to Send (RQSEND) when the first character of a message is keyed and holds it true until an ETX (End of Text) character is output or a New Line function is performed (CR output in AUTOLF or LF in non-AUTOLF) at which time RQSEND is dropped. The terminal will wait until the Modem raises Clear to Send before actually outputting the first character.
The Secondary Channel may also be controlled by the terminal. As a switchable option the keyboard will be locked until the computer allows the terminal to enter the send mode by use of the signals SCA and SCF. If the terminal is in the send mode the computer may interrupt and force it to the receive mode, locking the keyboard and resetting RQSEND.
2.5.1.5 Printer Output
There is a serial EIA output port for driving a serial printer. The output is enabled when a Printer-On code is received by the control logic. It is disabled with a Printer-Off code. When on, the printer output copies any serial data that the UAR/T would convert to parallel code. In Half-Duplex therefore the printer copies the keyboard data as well as data from the computer. In Full-Duplex only data from the computer is copied.

FRONT END BLOCK DIAGRAM
Fig. 2.9

PARALLEL DATA 7 BITS

### 2.5.2 Circuit Description - Schematic \#135-079

### 2.5.2.1 Serial to Paralle1 Conversion

The UAR/T does the conversion from serial to parallel and parallel to serial at TTL levels. The serial data is asynchronous 10 or 11 bit. Normally the data line is at a true or 1 level until a character is sent. The start bit, always a zero, begins the character. The next seven bits are the data bits 1 through 7. The ninth bit is parity and the tenth or both the tenth and eleventh are stop bits, always l's.

The UAR/T is driven by a clock that is 16 times the bit rate. The input is sampled by the clock for the first zero level. If a sample taken 8 clock periods later (center of start bit) is also low the rest of the bits are detected by center sampling and are stored in a latch. The stop bit (or bits) are checked as well as parity, if set. If all checks good the UAR/T raises Data Available, DA. If an error were detected, DA is still raised but either Parity Error, PE, or Framing Error, FE, are raised which results in NOR gate $\mathrm{E} 3,13$ being low. The Data out is on pins 6 through 11 of the UAR/T and is buffered for input to the terminal. If an error is detected E3,13 being low will force an asterisk code on B1 through B7. When DA goes true, AND gate output J8,8 goes true (E6,8 normally true) setting flip-flop E7,9 true. At the same time E6,12 is enabled so that the next positive edge of SCLK will set E6,8 false, which resets DA. The output data B1-B7 remains stable until just prior to the next DA true level. The edge of SCLK that set E6,8 true also clocked E7,5 true generating INSTB1 which generates ACCESS. E7,6 going false resets E7,9 so that the next SCLK pulse resets E7,5 low again completing one input cycle. This same SCLK pulse also sets E6,8 true again because $D A$ has returned false.

In order to output a character the UAR/T must be presented a character in parallel and be given a strobe. When a key is depressed on the keyboard a 7 -bit code is generated and applied to the inputs of the two quad latches A2 and B2. At the same time a strobe is generated called Keyboard Strobe, KBSTB. KBSTB when it goes true sets flip-flop C3,5 true (LOCK* is normally high and REPEAT is normally low). This enables the D input of flip-flop C3,12 and also strobes the

1atches to obtain B1L-B7L. When SCLK goes true C3,9 goes true which after a delay of 100 nanoseconds (R30, C14) resets C3,5 and removes the strobe from the latches. C3, 8 has gone false and returns true on the next SCLK which strobes the UAR/T causing it to begin the serialization of the character. It is assumed that Clear to Send, CLSND, is true. If CLSND is false, DS is delayed until it goes true. The input REPEAT goes true when the Repeat key is held down causing a 15 HZ signal at D3,9. If a character key is also held down D3,10 will be enabled and that character will be output at a 15 HZ rate. If the character rate is too fast (15HZ at 110 baud for instance) the signa1, Transmitter Buffer Empty (TBMT), will be low when the UAR/T is busy which forces C3,5 to be missed. The same will happen if characters are keyed too fast. The signal EOC, End of Character, indicates when the last stop bit for a character has been output.

There are several options concerning the UAR/T which are switch selectable. The Parity may be selected to be even or odd or always 1 or 0 . When 56 is closed, the number of data bits is 7 , plus one parity bit. The type of parity (odd/even) is selected by 57 which is on for odd and off for even. For no parity; S6 is left off which also selects 8 data bits. The state of the eighth bit is selected by $S 4$; on for a zero, off for a one. The number of stop bits is selected by S 5 ; on for one, off for two.

The clock is a differential comparator operating as a dual ramp integrator. The comparator is A8. The output (bare collector) is pulled up to +13 V through $510 \Omega$.. When on, the output is near zero volts; when off the output is at the reference voltage of Zener diode D4 (5.1V). Assume A8 has switched from zero to $+5.1 V$. This places the positive input pin 2 at +3.3 V (note that the positive feedback network is biased at the other side by another Zener diode D3, also 5.1 volts). The output FCOM (Frequency Common) is returned to one of the five inputs FR1-FR5 through the baud rate switch on the rear panel. The capacitor C9 charges towards +5 V . When +3.3 volts is reached the comparator switches low, changing the positive input to +1.65 V . Now the capacitor discharges towards ground and again switches high when +1.65 Volts is reached. The inverter A7,2 inverts FCOM to generate SCLK which
is the clock used by the UAR/T. The frequency is set by the five Cermet potentiometers R36, R38, R40, R42 and R44. The Baud Rate switch ties FCOM to FR1 for 110 Baud. The other points FR2-FR5, are 300, 1200, 2400 and 9600 baud. The frequencies are $1.76 \mathrm{KHZ}, 4.8 \mathrm{KHZ}, 19.2 \mathrm{KHZ}$, 38.4 KHZ and 153.6 KHZ respectively.

### 2.5.2.2 Decode and Control Logic

Input characters are screened by the decode logic to determine whether they are displayable, non-displayable or control functions. Bits four and five (B4 and B5) are decoded into four signals QDø*, QD1*, QD2* and QD3*. These leve1s when low indicate in which quadrant of any pair of ASCII columns the character lies. If the character is a control character then CONTRL is true which when inverted by A7,8 enables the first 8 outputs of the BCD decoder, A5. Its outputs CD $\emptyset^{*}$ through CD7* each go low for one of the possible combinations of B1, B2 and B3. Thus a combination of QDØ*-QD3* and CDด*-CD7* can select any control character. This is done by use of NOR gates such as B5. For example, B5,1 is the Line Feed code (LF). The ASCII code for LF is 0001010 . The first two zeroes are decoded by the NOR Gate D5,4 to enab1e A5. CD2* goes low because B3, B2 and B1 equal 010, or 2. QD1* goes low because bits 5 and 4 are 0 and 1 respectively. Therefore NOR gate inputs $B 5,2$ and $B 5,3$ are both low causing LF to be high. The other control codes used are generated in a similar manner.

The only exception to the decode method is RUBOUT which isn't in columns 0 or 1 and so must be handled differently. In section F-7, the output of NAND gate $A 3,8$ is false when B1, B2 and B3 are true enabling NOR gate K6,2. For a RUBOUT QD3* is low which causes NOR gate K6,1 to be high enabling $A 3,3$. When $B 6$ and $B 7$ are true then $A 3,6$ is 10w causing $J 5,12$ to be low blocking ACCESS and INSTB.

For cursor address two codes are used, VT and DLE. VT is used for Vertical positioning and DLE for Horizontal. The two flip-flops (L5) in section $E 7$ and E8 control the addressing. For vertical address VT is true which enables the $D$ input of $\mathrm{L} 5,12$ (L5,8 is true allowing AND gate J8,11 to go true with VT). The trailing edge of INSTB* sets L5,9 true and

L5,8 false. L5,8 being false blocks the ACCESS signal by forcing J5,12 low. This also blocks INSTB at E8,12. The AND gate J4,10 is enabled such that when the next input is made (flipflop E7,5 pulses true) the signal YLOAD* pulses low. This in turn loads the least significant five bits of the character following VT into the line portion of the Address Register. The trailing edge of INSTB* resets L5, 9 to false (pin 12 is low because L5, 8 blocks AND gate J8,12) completing the function.

The Horizontal Address is done in the same way when DLE is input to the terminal. L5,5 now sets true generating XLOAD* causing the character following DLE to be loaded in the character portion of the Address Register.

The signals INSTB and ACCESS are blocked during the $X$ and $Y$ load periods because the address characters may be recognizable control or displayable characters.

The cursors are controlled by 5 codes from the ASCII control columns ( 0 and 1 ). The codes are:


These are generated by the decode logic mentioned above. In section G-7 the logic array shown generates the pulses that are used by the Memory and Control board to move the cursor. Note that all five codes are strobed by INSTB to produce a clean signal. The Cursor Forward signa1 CURFR* is a combination of the forward code (ACK) and CURCK*, a signal from the access logic causing a cursor forward when an access to memory is made. The Cursor Up signal, UP*, is used in a special way. The logic in section $\mathrm{H}-7$ is used to cause the cursor to go home to the bottom left in Roll mode by generating a cursor up after the home code is acted upon. When the code for cursor up is
input, UP* pulses low causing CURUP* to pulse low via the AND gate $\mathrm{H} 4,5$. When a cursor home is done in Roll mode the trailing edge of the pulse HOME sets H5,9 true. The next SCLK pulse sets $\mathrm{H} 5,5$ true and $\mathrm{H} 5,6$ goes low resetting H5,9 again. H5,5 is combined with ROLL to produce a negative pu1se at $\mathrm{H} 5,8$ causing CURUP* to pulse low. This causes the cursor to move from the HOME position (top left) up one line which causes a wraparound to the bottom left. If ROLL is false H4,9 is blocked and the cursor remains in the top left corner.

In the lower left corner of the schematic are two more control functions, Printer Enable and Keyboard Lockout. The signal RST* resets both J-K flip-flops (C7) upon power up. The Keyboard Lock f1ip-flop C7,13 (LOCK*) is optionally reset by the BREAK* signal or disabled by jumping J8,4 to ground. When enabled the code EOT causes LOCK* to go false blocking the Keyboard Strobe KBSTB at D3,13. STX sets LOCK* back true allowing the keyboard to operate again. When JP4 is inserted, the Break key may be used to unlock a locked keyboard. The other half of C7 controls the EIA Printer output. DC2 causes C7,9 to be high which enables AND gate D2,13 in section $B-3$. Any characters following will be output by the EIA driver F4,6. Note the input to $D 2,12$ is the same as the serial input (inverted) to the UAR/T which means that the printer will copy whatever goes to the CRT screen in Full or Half-duplex.

### 2.5.2.3 RS232C Interface

The voltage range for the EIA standard RS232C interface is +3 V to +15 V for a Data zero level and -3 V to -15 V for a Data 1 level. Control signals such as Request to Send and Clear to Send have the same voltage swing but positive is true and negative is false.

Integrated circuits are available to translate these levels to TTL levels. The driver is a 1488 and the receiver is a 1489.

The EIA output signal, EIAOUT, is generated by F4,11 (1488). The UAR/T output is "ANDED" with BREAK* via D3,6 to drive F4,12 and 13. BREAK* goes false for about $1 / 2$ second when the Break key is pressed causing a positive
level (space) on the EIA output. The output of the UAR/T is normally high and goes low for space bits causing positive levels on EIAOUT. Another section of F4 (pins 4 and 6) is used for the serial EIA printer output described before.

The receiver $F 5$ (pins 4 and 6) is a section of a 1489 and has a TTL level output. EIAIN is converted to TTL and applied to NAND gate B3,5 for input "or-ing" to the UAR/T. If the signal HDX (Half Duplex) is false B3,9 is blocked and output data D3,6 is not gated into the UAR/T. If HDX is true then serial TTL output data is mixed with the input data to provide a local echo path. Either data from the CPU or the keyboard will be input to memory. Switch S1 connecting the output of NAND gate B3, 3 to the input of $B 3,4$ blocks the input when Request to Send is high in Half-Duplex mode to supress any echo from the external device (202C modem for instance).

The Request to Send circuitry is just above. When a key is struck, the RQOUT* goes low (C3,6 in section $\mathrm{C}-5$ ) which sets E6,5 true and RQSND* false which via $F 4$ drives RQSND true. The modem raises CLSND which when converted by F5,3 (Section C-5) allows the character to be output. RQSND remains true until an ETX, CR (AUTO LF) or LF (non-AUTO LF) is output. The flip-flop (section D-1) is set when E8, 4 is true and EOC (End of Character) returns true. E8,4 is true for three conditions. Assuming JP1 and JP2 are installed, one condition is the output of ETX which when true drives H6,8 false and E8,4 true via D7. When F7,6 goes true (pin 2 grounded, F7 was preset by E6,5 being low before the process began) the signal SCLK/16 (SCLK divided by 16) clocks the flip-flop F7,8 false and then true which clocks E6,5 back low completing a Request to Send sequence. If the terminal is in AUTO LF then the CR code enables E8,4. In non-AUTO LF the LF code enables E8,4.

The NOR gate E3, 1, 2 and 3 is used to generate ATOLFG used by the Memory and Control for Erasing in non-AUTO LF mode. This is done by forcing AUTO LF true when CLRFF goes true during an Erase function.

The Reverse Channe1 (202C) control circuitry is in section $\mathrm{F}-3$. If the reverse channel is to be used for circuit assurance and interrupt, Switch S 3 should be closed. Upon power up or after a transmission, flip-flop C8,9 will be true forcing TRANS low blocking any keyboard input by clamping flip-f1op C3,5 reset (Section C-5). At the same time since BREAK is false and C8,8 is false, SCA is true. SCA is the signal that causes a 202 C modem to turn on the reverse channel carrier. The CPU monitors SCA for a negative condition and holds SCF normally false. SCF is the received signal detector for the reverse channel. When the user presses the Break key the signal BREAK goes true for approximately 500 milliseconds driving SCA false. The CPU detects the negative level on the reverse channel and responds by raising and dropping carrier or just dropping carrier if already raised. The trailing edge of BREAK sets flip-flop C8,5 true, conditioning the clock input of $\mathrm{C} 8,11$ to follow the Carrier Detect signal CARDT1. When the carrier goes false flip-flop C8,9 goes false which enables NOR gate K6,5. When SCF goes true (CPU raises SCA at its end which is SCF at the terminal) $\mathrm{K} 6,6$ goes false causing TRANS to go true enabling the keyboard strobe. (Note that the break signal when going true causes a negative pulse of approximately 100 nanoseconds at J5,5 presetting C8,9 true. This allows the transmit mode to be aborted with a Break.) When the transmission is complete Request to Send returns false causing RQSND* to go true which places a 100 nanosecond negative pulse at J5,4 which presets C8,9 forcing TRANS back false. (H8 is a 74121 one-shot. The time constant is determined by R12 and C10, C11).

### 2.5.2.5 Current Loop

The Current Loop portion is in the lower right hand section. L 7 and K 8 are opto-isolators (MOC1000). The input stage is K8. When current is present $\mathrm{K} 8,4$ and 5 present a low impedance to -13 V . Q5 is turned on holding the EIA input to approximately -11 V ( S 2 is c1osed for current loop operation). When the loop
opens (space) K8,4 and 5 present a high impedance and Q5 turns off allowing the EIA input to go to +13 V . The diodes D11 and D10 are used to keep Q5 from saturating insuring that the output stage of K 8 is not in an overdrive condition which would reduce the speed because of excess minority carrier storage.

The sutput stage also uses a opto-isolator (L7). When in the mark condition Q3 is on (because D3,6 is high) which turns on the output stage of L7, Q4 is also on supplying a low impedance to the loop. The diodes D5 and D6 are used to keep Q4 from saturating for the same reason as the input stage. The other two diodes D7 and D8 are to insure some bias voltage for the base of Q4. When a space condition occurs Q3 turns off (D3,6 1ow) which in turn causes Q4 to turn off, opening the loop.

The diodes across the input and output, D12 and D9, are to protect the circuits from reverse voltage.
2.5.2.6 Misce11aneous

The carrier light is driven by the discrete circuit in section H-4. Normally D2 is not installed. When the Carrier Detect signal goes true (Section E-4) CARDT1 goes true which turns on Q1. Q1 turning on a1so turns on Q2 and supplies +13 V through $300 \Omega$ to the lamp. The other side of the lamp is referenced to -13V.

Units delivered after January 15, 1974 have alarm circuitry (Section E5 and 6) which activates a "Sonalert" alarm upon receipt of a BEL code producing an audible tone for approximately $1 / 2$ second. The BEL code is decoded by E3,4 from QDO* and CD7*. L3 is a one-shot that pulses for a period determined by R50, C15 and C16, starting on the leading edge of INSTB if L3,3 is true. Q6 amplifies the pulse from L3,6 to drive the "Sonalert."

The two signals DATTRY (Data terminal Ready) and LBIAS (Loop Bias) go to the output connector. DATTRY is needed by a modem when EIA levels are used. DATTRY and LBIAS may be used in a current loop connection to supply the current.

The straight through connections shown in Section D-6 carry $I / \emptyset$ signals to the back plane for use by other cards.

This Page Intentionally Left B1ank

## 3. GLOSSARY OF SIGNAL NAMES

| A, B - Select Address for memory module [Source-C3, VG]; 2 stage counter, tracks memory module for desired address (i.e., cursor position) |
| :---: |
| ACCESS - Gated INSTB1 [Source-D7, FE]; inhibited by address advance, all control except $F F$ and $C R$. |
| ADDCOM - Address Comparison [Source-B4, VG]; CHCOM and line counter comparison. |
| ALARM* - Pulses terminal bell equivalent, [Source-E5, FE]. |
| ADV* - Advances line address counter [Source-B2, MC]. |
| ADV1* - Cursor crossed 1ine boundry [Source-C6, VG]. |
| ATOLFG - Allows memory and control to erase in non-auto LF mode [Source-E3, FE]. |
| BREAK - 500 ms . pulse derived from BREKEY, [Source-F4, FE]. |
| BREKEY - Break Key, [Source-Keyboard]. |
| $B X(X=1$ to 7) - Gated out buss of UAR/T, [Source-D3,FE]; output of UAR/T. |
| ```BXL(X = 1 to 7) - Latched keyboard data, [Source-C7, FE]; latched by gated KBSTB.``` |
| $B X V(X=1$ to 6$)$ - Output of refresh memories, [Source-F1, MC]. |
| C1LR, C2LR - P1* and P2* gated with MCLKDS, [Source-A5, MC]. |
| C1RR, C2RR, - Buffered P1* and P2* for driving refresh memories [Source-D1, MC]. |
| CARLT - Carrier Light, [Source-G3, FE]; activates CARRIER light on terminal. |
| CHCOM - Character Comparison, [Source-C6, VG]. |
| CLK - Main signal clock, [Source-H6, VG]; 12.528 MHZ |
| CLR1,2,3 - Load space code (all zeros) into display memory, [SourceH7, MC]. |

CLRG - Load space code (all zeros) into display memory, [SourceH7, MC]; used on units after January 15, 1973.

CLSND - Clear to Send, [Source-MODEM] ; allows terminal to input characters.

CMBSN* - Combined Sync, [Source-F3, VG]; includes VDRIVE and gated HDRIVE ( 8 character times after HDRIVE).

COMENB - Comparison Enable, [Source-E2, VG]; inhibits CHCOM during memory pause and synchronization.

CR - Carriage Return, [Source-G5, FE]; decode from keyboard.
CURBK* - Cursor Back, [Source-G7, FE]; back code (NAK) gated with INSTB.

CURCK* - Cursor Clock, [Source-F6, MC]; advances cursor one position.
CURDWN - Cursor Down, [Source-F7, FE]; down code (LF) gated with INSTB.

CURFR* - Cursor Forward, [Source-G7, FE]; equals CURCK or forward
CURUP* - Cursor Up, [Source-H6, FE]; equa1s up code (SUB) or after HOME ( Roll Mode) a pulse to position cursor in the bottom left.

D4* - One character time, [Source-H5, VG]; 1.566 MHZ ( 639 nsec ).
DA - Data Available, [Source-D4, FE]; output of UAR/T.
DATAGT - Data Gate, [Source- G4, VG]; 80 character time signal, gates data, set at count 15 , reset at 95 , starts one character before data is displayed on screen.

DS* - Data Strobe for UAR/T, [Source-C4, FE]; paralle1 data available to UAR/T.

EIAIN - Input from MODEM, [Source-MODEM].
EIAOUT - Output to MODEM, [Source-C2, FE].
ENABLE - A, B, equa1s SECT 1,2 [Source-B2, MC].
EOC - End of Character, [Source-C4, FE]; from UAR/T, last stop bit outputted.

FCOM - Frequency Common, [Source-B5, FE]; to common of baud switch.
FE - Framing Error from UAR/T, [Source-C3, FE].

FF - Form Feed, [Source-H5, FE]; decode from keyboard, same as screen erase.

FR1,2,3,4,5 - Inputs from baud switch, [Source-Baud Switch].
HBLANK - Horizontal B1ank, [Source-G2, VG]; set at character count = 97, reset at 15 .

HDRIVE - Horizontal Drive, [Source-F1, VG]; used by internal monitor, set at HBLANK, reset at character count $=31$.

HOME - Home code during INSTB, [Source-G7, FE].
INSTB1 - In strobe, [Source-E5, FE]; function of selected baud rate.
KBSTB - Keyboard Strobe, [Source-Keyboard]; data available from keyboard.

KXKB (X = 1 to 7) - Keyboard Data, [Source-Keyboard].
LOAD* - Strobe for input to display memories, [Source-F6, MC].
LOCK* - Keyboard locked signal, [Source-B7, FE]; from EOT to STX.
LRCLK - Advances memory tracking registers, [Source-E6, MC]; equals C2LR, gated off during scrolling.

LSTLNE - Last Line, [Source-D5, VG].
MCLKDS - Memory Clock Disab1e, [Source-D2, VG]; equals. COMENB*, allows for sync during video vertical flyback.

MEOL* - Memory End of Line, [Source-B6, VG]; display memories have shifted 80 counts.

P1,P2 - Buffered inversion of P1* and P2* for driving display memories [Source-B4, MC]; gated with MCLKDS.

P1*,P2* - Two-phase Clocks for one character position, [SourceG5, VG].

PE - Parity Error from UAR/T, [Source-C3, FE].
RDA* - Reset DA in UAR/T, [Source-D5, FE].
READY - Access logic not busy, [Source-E7, MC].
REPEAT - Output of keyboard Repeat key, [Source-Keyboard].
RQSND - Request to Send, [Source-D2, FE]; signa1 to MODEM indicating terminal ready.

RST - Power on reset, [Source-C6, MC]; occurs once per power up sequence.

RST1 - Half character pulse at line count $=29$, [Source-G2, VG]; resets line counter.

S8 - Ninth scan line, [Source-H3, VG].
SCA - Secondary Request to Send, [Source-E2, FE]; normally true, low during BREAK, acts as interrupt to MODEM.

SCF - Secondary Rec'd Line Signal Detector, [Source-202C MODEM]; terminal uses to determine permission to transmit.

SCLK - 16 times UAR/T bit rate, [Source-D5, FE]; function of selected baud rate.

SCRLEN - Scroll Enable, [Source-D2, VG]; equals DATAGT and sync FF (set RST1, reset end of VBLNK).

SCROL* - Forces display memories to scroll, [Source-E6, MC].
SECT1,2 - Select Memory Module, [Source-E4, VG]; 2-stage counter, clocked at data line 11 and SL1, and data line 19 and SL1. ( 60 HZ )

SFCLK - Static memory clock, [Source-G5, MC]; pu1se stretched CILR.
TBMT - Transmitter Buffer Empty [Source-C4, FE]; from UAR/T, necessary before sending DS.

VBLNK - Vertical Blank [Source-F1, VG]; set SL1 and data line 28 , reset SL9 and data line 3 ( 60 HZ )

VDRIVE - Vertical Drive, [Source-E1, VG]; set RST1, reset data line 1 , used by internal monitor.

XLOAD* - Similar to YLOAD, [Source-E7, FE]; loads into character portion, provides for cursor character advance.

YLOAD* - Loads least significant 5 bits of character following VT into line portion of address register, [Source-E7, FE]; provides for cursor line advance.

## 4. UNIT TEST PROCEDURE

The off-line test procedure described in this section provides assurance that the terminal is operating properly. We shall assume, before the steps below are followed, that no cables are plugged into the Data Connector on the rear panel of the 580 and that the unit is set up for EIA operation (Switch \#2 on the FE/GT card placed to the OFF position.)
a. Place the POWER switch $O N$; the red indicator should light and the screen should show a clear white rectangular "display page" after approximately a 30 -second warmup, with the cursor at the top left corner of the page.
[If the red indicator does not light, check the line cord. If the cord is properly connected and you have ascertained that the wall receptacle contains power, the fuse on the rear panel should be checked. The fuse is type 3AG, 1.5 Ampere, SLO-BLO.]
b. Place the ROLL and AUTO LF switches in the depressed state. Place the FULL DUP switch in the non-depressed state.

1) Key [ABDHP (SP)], where (SP) = space
[At this point you may wish to readjust the TV picture by using the BRITE and CONT controls on the rear panel. For proper adjustment first back off both controls fully so that no picture is visible. Bring Brightness up until a raster is visible, then carefully back off Brightness to the point that the raster lines are just not visible. Finally bring up Contrast to the desired level for a clear picture.]
2) Key [KcK], where $\mathrm{Kc}=$ Control-K

The cursor should move vertically down to about the center line.
3) Key [ABDHP (SP)]
4) Key [KcW]

The cursor should move vertically down to the bottom line.
5) Key [ABDHP (SP)]
6) Key [NEW LINE]

The cursor should go to the bottom left corner and all data should scroll up one line.
7) Key [PcYs], where Ys = Shift-Y

The cursor should go to right bottom corner.
8) Key [LF], until the bottom $A B D H P$ is in the top line(a flash of ABDHP elsewhere is normal during a scrolling operation).
9) Key [PcPcs], where Pcs = Control - Shift-P The cursor should return to the left margin.
c. Place the ROLL switch in the up position.

1) Key [NEW LINE]

The cursor should go to the top left corner.
d. Place AUTO LF in the up position.

1) Key [NEW LINE]

The ABDHP should be erased in units delivered prior to January 15, 1974 and the cursor remain in the top left corner. In units delivered after January 15, 1974 the ABDHP should not be erased.
2) Key in a few characters and then depress CONTROL and SCREEN ERASE - the screen should erase.
e. Depress the FULL DUP switch.

1) Key characters - none should go on screen.
2) Return to Ha1f-Dup1ex (FULL DUP up)
f. Check that all keys on the keyboard work (except PRINT ON and PRINT OFF, unless a serial printer is attached to the Printer port). Note that SCREEN ERASE works on1y when the CONTROL key is he1d down.
g. Place the unit in ROLL mode.

Check that HOME is bottom left.
h. Place the unit in non-ROLL mode.

1) Check that HOME is top left.
2) Using the REPEAT key, enter a line of characters and note that the cursor advances to the next line when the current line is completely filled, for units delivered after January 15, 1974. [For units delivered prior to that date, the cursor goes back to the beginning of the same line.]
i. Return to ROLL mode.

Move cursor down with $[\downarrow]$ and check that the screen scrolls only when the cursor in in the bottom line.
j. Press the Control-G combination on the keyboard and note that the audible alarm sounds. [Note: The alarm is available only on units delivered after January 15, 1974.]
k. To check the printer output, wire a serial EIA printer to the Printer output connector.

1) Key in characters - they should not go to the printer.
2) Key [PRINT ON]

All characters keyed should now go to the printer as well.
3) Key [PRINT OFF]

Characters should no longer go to the printer.
Note: In place of a printer an oscilloscope may be used to observe that the output level at the Printer connector ( -13 V ) pulses to +13 V when characters are keyed during the Printer On portion of the test procedure.

If all of the above are operative, you are ready to start on-1ine operation.

Two further tests may also be performed if one wishes to test the EIA driver/receiver circuits and the opto-isolator used for current loop operation:

1. To check the EIA driver/receiver.

Connect a wire from pin 2 to pin 3 of the 25 -pin data connector and check that data is keyed to the screen when in Full-Duplex.
m. In order to check current loop the shroud must be removed and switch no. 2 on the $F E / G T$ card placed $O N$.

1) At the data connector, connect a wire from pin 22 to 24 , connect 25 to 17 , and connect 18 to 7 .
2) Key data in Ful1-Duplex and check that data goes to the screen properly.
```
Note: If you wish to operate off-1ine without jump-
    ers (or EIA), switch #2 on the FE/GT card
    must be set back to OFF.
```

(This page intentionally left blank)
5. PHYSICAL ACCESS FOR TEST AND REPAIR

### 5.1 Controls, Indicators and Connectors

A detailed description of the function of all controls and indicators, and of interface connections is given in ADDS publication 58-3000, How to Use the Consul 580. At this point we shall simply summarize those components.

Controls and indicators on the front of the Consul 580 are:

- An ON-OFF pushbutton power switch.
- A POWER indicator lamp. (Red) This is in series with a fuse in the primary of the power supply transformer.
- A CARRIER indicator lamp. (Yellow) This lamp indicates that the signal "Carrier Detect" is high.
- Three Mode Select pushbuttons. These switches permit selection of FULL DUP, AUTO LF, or ROLL mode.

Located on the rear panel (Figure 5.1) are:

- Data connector. This is a 25-pin female Cinch or Cannon type $\overline{D B} 25-\mathrm{S}$. A mating connector (Cinch or Cannon type DB-25 P) is supplied with terminals.
- BNC Video Output connector. This is used to connect 75-ohm coaxial cable (RG 59/U or equivalent) for driving slaved external monitors.
- PRINTER 4-pin plug. Used to connect a serial printer.
- A 1.5 Ampere "SLO-BLO" fuse.
- A 3-pin power cord connector. The "device" end of the removable Consul power cord plugs into this connector.

```
Do not plug 115 volt terminals into a 230 volt outlet.
```

Consuls may be supp1ied to operate on $230 \mathrm{~V} / 50 \mathrm{HZ}$.

- A 5-position BAUD RATE switch. This switch is used to select the desired serial baud rate. Speeds of 110 , $300,1200,2400$, and 9600 baud are standard on the Consul. Other baud rates are available on special order.
- BRITE control knob. Sets TV screen brightness.


## CONSUL 580 REAR PANEL <br> Fig. $5 \cdot 1$



REAR PANEL 115 VAC
$\cdots$
N


REAR PANEL 23OVAC

- CONT contro1 knob. Sets TV screen contrast.


### 5.2 Access to PC cards and Subassemblies

The top shroud of the Consul is removed to service the PC cards and subassemb1ies. To take the shroud off, remove four Phillips head screws; two at the lower front corners of the terminal and two at the top rear corners. Then tilt the shroud slightly to the rear and left it off. (See Figure 5.2)

Figure 5.3 shows the 580 with its shroud removed. The item numbers in Figure 5.3 are referenced in the following paragraphs.

Note the four fasteners (\#8) by which the shroud is attached.

The majority of service problems involve only removal and replacement of PC cards. The layout of PC cards within the card cage (\#6) is shown in Figure 5.4. The two hold-down brackets (\#5) must be removed before PC cards can be changed. Cards may be removed by grasping the end firmly and working the card up and down while exerting a pulling force. For those personnel who must remove cards frequently a "card puller" is recommended. (ADDS service personnel use the "Wire-Grip" puller, part \#1733, made by E.H. Titchener and Co., 1 Titchener Place, Binghamton, New York.)

When cards are inserted they should be pushed in until the card shoulder firmly seats against the backplane connector. Cards will not come loose in normal shipment and use since they are firmly seated with long fingers and held in place. However, if the performance of the device is erratic after shipment (or very rough handling is suspected) the cards should be inspected to insure that all are firmly seated.

When the terminal is "unbuttoned" as in Figure 5.3 power may be applied and the device operated if one wishes to check signals in the cabling, the PC card backplace, connector terminations, etc.

If circuitry is to be checked with an oscilloscope as the terminal is operated, an ADDS extender board should be plugged into a card slot and the card plugged into the end of the extender card. The ADDS extender card has a center ground plane to prevent signal pickup and interference between signals on the two sides of the extender. The extender card is almost a necessity if one wishes to diagnose faults to the chip level, rather than the card level. The alternative for chip-level repair is to sequentially re-

Fig. 5-2

STEP 1


STEP 2
TILT SHROUD SLIGHTLY TO REAR


## CONSUL 580 WITH COVER REMOVED

Fig.5•3


## CONSUL 580, P. C. CARD LOCATIONS

Fig. $5 \cdot 4$


KEYBOARD
-TOP VIEW -
place the suspect chips on a card, if fault isolation is performed only to a card level.

Occasionally subassemblies must be removed, rather than simply changing PC cards. Various subassemblies are discussed below, with item numbers referencing Figure 5.3

CRT monitor To remove, undo 3 nuts (\#1) and disconnect the connector on the back edge of the monitor P.C. card, and the "Molex" connector which brings power to the monitor subassembly. The monitor can now be lifted out.

Keyboard (\#2) To take the keyboard out remove the screws at each end which secure it to the mounting brackets. Next disconnect the P.C. Board connector on the front of the unit. The keyboard can now be removed.

If when you replace the shroud on your unit any of the keys on the periphery of the keyboard bind on the opening in the shroud, lift the front of the terminal up and loosen the 4 keyboard mounting screws. Now position the keyboard so that there is an even clearance between the keytops and the opening and then tighten the 4 mounting screws. This adjustment should not normally be necessary unless a new shroud is installed.

Power Supply (\#3) To remove, take off the power supply cover (\#10), the card cage (\#6), and remove the keyboard (\#2), and disconnect the harness from the terminal strip on the power supply. Now lift up the front of the terminal so that you can see the underside of the unit. Remove the 4 countersunk screws near the hole for the fan and set the unit down. You may now slide the power supply out the front, twisting it slightly as you do to clear the keyboard mounting bracket.

Card Cage (\#6) To remove take out the 2 screws on the outside of the card cage and loosen the 2 screws on the side closest to the monitor. Now slide card cage forward and lift up. The harnesses are long enough so that the card cage can be laid next to the terminal with the backplane accessible. To disconnect the harness from the card cage remove hold down brackets on either side of the access window and pull out connectors.

Lamp and Switch bracket (\#4) To remove, lift up the front of the terminal until you can see the bottom. Remove 3 screws and the mounting plate and set the unit back down. Now lift the bracket up and lay it on top of the keyboard. Disconnect the harness from the terminal strip and remove the assembly.

Backpane1 (\#9) The chassis supporting the CRT and the card cage must be removed. Five screws, 2 on each end and one in the middle must be removed; then disconnect the CRT connector and the connectors to the card cage. Then lift the entire chassis assembly out. You can now access the back pane1.
5.3 Controls, Indicators and Connectors for the MRD-380

Controls and indicators on the front of the MRD 380 are:

- An ON-OFF toggle power switch.
- A POWER indicator lamp. (Red) This is in series with a fuse in the primary of the power supply transformer.
- A CARRIER indicator lamp. (Yellow) This lamp indicates that the signal "Carrier Detect" is high.

Located on the rear panel (Figure 5.5) are:

- Data connector. This is a 25-pin female Cinch or Cannon type DB 25-S. A mating connector (Cinch or Cannon type $D B-25 \mathrm{P}$ ) is supplied with terminals.
- BNC Video Output connector. This is used to connect 75-ohm coaxial cable (RG 59/U or equivalent) for driving external monitors.
- Three Mode Select toggle switches. These switches permit selection of FULL DUP, AUTO LF, or ROLL mode.
- PRINTER 4-pin plug. Used to connect a serial printer.
- A 1.5 Ampere "SLO-BLO" fuse.
- A 3-pin power cord connector. The "device" end of the removable Consul power cord plugs into this connector.

Do not plug 115 volt terminals into a 230 volt outlet.

Consuls may be supplied to operate on $230 \mathrm{~V} / 50 \mathrm{HZ}$.

- A 5 -position BAUD RATE switch. This switch is used to select the desired serial baud rate. Speeds of 110 , 300, 1200, 2400, and 9600 baud are standard on the Consul. Other baud rates are available on special order.


### 5.4 Access to PC cards and Subassemblies

The front door of the MRD is opened to service the PC cards and subassemblies. The majority of service problems involve only removal and replacement of PC cards. The layout of PC cards within the card cage is shown in Figure 5.6. Cards may be removed by grasping the end firmly and working the card up and down while exerting a pulling force. For those personnel who must remove cards frequently a "card puller" is recommended. (ADDS service personnel use the "Wire-Grip" puller, part \#1733, made by E.H. Titchener and Co., 1 Titchener Place, Binghamton, New York.)

When cards are inserted they should be pushed in until the card shoulder firmly seats against the backplane connector. Cards will not come loose in normal shipment and use since they are firmly seated with long fingers and held in place. However, if the performance of the device is erratic after shipment (or very rough handling is suspected) the cards should be inspected to insure that all are firmly seated.

MRD 380 FRONT \& REAR PANEL
Fig. 5.5

|  |  | - |
| :---: | :---: | :---: |



## MRD 380 PC CARD LOCATOR

Fig 5.6


- FRONT VIEW -


## 6. TROUBLE-SHOOTING CHART

A trouble-shooting chart is presented, to the module replacement level. All possible faults can obviously not be listed, but fault diagnosis to the suspect module(s) or subassembly will be facilitated by reference to the chart.

In cases where the cause of a symptom cannot be summarized in a brief phrase the column labeled "Probable Cause" has no entry, but the module(s) or subassembly to be replaced is listed.

Turn Power 0FF before removing or inserting a Printed Circuit card.

It is essential that, if a defective card has apparently been found, it be reinserted to verify that the symptoms reappear. If the symptoms do not reappear, the fault could have been corrosion on edge connector contacts or a temperature sensitive I.C. chip. It may be necessary to bring the device back to the operating temperature at which symptoms were first observed to find such chips.

On page 6-2 a list of equipment and parts for servicing to both the module replacement level and the chip level is given.

## SERVICE EQUIPMENT AND PARTS

## Minimum and Optional

## Spare Parts

1. PC Cards (Card complement per Locator Chart in Section 5.)
2. $1 \frac{1}{2}$ amp Sloblow fuse
3. Power Supply - optional
4. Spare chips - optional

Tools

1. Phillips head screw driver, medium and small, w/long shank
2. Flat screw driver, medium and small
3. Card extractor
4. Video monitor
5. Extender card - optional
6. Cutters - optional
7. Pliers - optional
8. Soldering iron/solder - optional
9. Solder wick - optional
10. Oscilloscope - optional
11. Trouble lite - optional
12. VOM

- optional

13. Frequency counter

- optional

Trouble Probable Cause Remedy or Bad Board

| Power Light fails to come on when Power On switch pressed | a) AC power <br> b) fuse <br> c) faulty switch <br> d) faulty light | a) check receptacle <br> b) replace $1 \frac{1}{2}$ ampere "sloblo" fuse <br> c) replace switch <br> d) replace 1 amp |
| :---: | :---: | :---: |
| Fan fails to come on when Power lamp is $0 N$. | a) faulty fan | a) replace fan |
| Picture fails to appear after warmup time. Power light and fan OK. | a) poorly adjusted contrast or brightness <br> b) poorly seated P.C. cards <br> c) <br> d) power supply faulty | a) adjust contrast and/or brightness <br> b) remove shroud (open MRD-380 panel) and check card seating <br> c) $V G / G T$ card <br> d) check for shorts or replace supply |
| Picture fails to appear on screen but does appear on external monitor | a) poorly adjusted contrast or brightness <br> b) <br> c) faulty Brightness or Contrast pots <br> d) loose connector on monitor | a) adjust controls <br> b) remove shroud (Consul series) and replace P.C. card on internal monitor chassis <br> c) replace pots <br> d) remove shroud and check connector on rear of monitor (Consul series) <br> e) VG/GT card |
| Screen comes up blank after Power ON and no characters may be entered, but cursor moves when characters keyed |  | a) $M C / G T$ card <br> b) $F E / G T$ card <br> c) $V G / G T$ card |

Trouble Probable Cause Remedy or Bad Boara

| Screen comes on full of random characters | a) Power on reset circuitry faulty <br> b) Power down too short | a) replace MC/GT <br> b) cycle power Sw. |
| :---: | :---: | :---: |
| Unit gets hot and shuts down | a) blocked fan <br> b) stopped fan <br> c) power supply malfunction or thermal cutoff | a) clear <br> b) clear or replace <br> c) replace power supply |
| Al1" "on screen <br> "?" or "A" on 1/3 or more of screen |  | a) $V G / G T$ card <br> a) $M C / G T$ card |
| Characters distorted by extra dots in character field | b) $10 w+5 V$ supp 1 y | a) $V G / G T$ card <br> b) adjust +5 V or replace |
| Characters aren't recognizable but may be altered by keying from keyboard | b) $10 w+5 \mathrm{~V}$ supply | a) VG/GT card <br> b) adjust +5 V or replace |
| All positions on screen appear black w/narrow white borders |  | a) VG/GT card |
| Certain groups of characters can't be entered on screen |  | a) $\mathrm{FE} / \mathrm{GT}$ card <br> b) $V G / G T$ card <br> c) Keyboard replacement |
| Black vertical line appears in middle of screen with data running up screen |  | a) $V G / G T$ card |
| Screen torn and distorted | b) faulty monitor <br> c) 50 or 60 cycle operation jumpers incorrect | a) VG/GT card <br> b) replace monitor <br> c) correct as per description on VG/GT schematic |


| Characters have missing horizontal lines |  | a) VG/GT card |
| :---: | :---: | :---: |
| Characters appear in Right or Left margin |  | a) VG/GT card |
| Page on screen wrong in horizontal or vertical size |  | a) VG/GT card <br> b) adjust TV monitor |
| Cannot move cursor |  | a) replace keyboard <br> b) VG/GT card <br> c) $M C / G T$ card |
| Cursor moves erratically | b) noisy keyboard <br> c) $+5 v$ supply low | a) VG/GT card <br> b) keyboard replacement <br> C) adjust $+5 v$ |
| One cursor control fails to work | c) faulty keyboard | a) VG/GT card <br> b) $F E / G T$ card <br> c) check cable, replace keyboard if faulty |
| REPEAT key fails to operate | b) faulty keyboard | a) $\mathrm{FE} / \mathrm{GT}$ card <br> b) check cable, replace keyboard if faulty |
| No cursor visible, but data on screen |  | a) $V G / G T$ card <br> b) MC/GT card |
| Cannot enter data | a) full duplex switch in FDX position <br> b) modem off line but plugged into EIA connector <br> c) faulty keyboard <br> d) switch 2 on (FE/GT card) | a) switch to HDX (release switch) <br> C) keyboard replacement <br> d) turn switch off <br> e) $F E / G T$ card |


| CR or ERASE fills rest of line or whole screen with some characters other than space | a) $M C / G T$ card |
| :---: | :---: |
| Data from keyboard is entered in wrong lines sometimes | a) V b/GT card |
| Characters sometimes not entered on screen or missing from words | a) keying in too fast |
| Characters appear to be entered incorrectly in $1 / 3$ of screen | a) MC/GT card |
| Characters appear to be entered incorrectly in all of screen | a) $M C / G T$ card <br> b) $V G / G R$ card <br> c) FE/GT card <br> d) keyboard |
| Cursor Address function fails to operate | a) VG/GT card |
| Cursor Address operates but cursor goes to wrong location | a) VG/GT card |
| Line Address function fails to operate | a) VG/GT card |
| Line Address operates but cursor goes to wrong line | a) VG/GT card |
| Carriage Return fails to operate properly | a) $M C / G T$ card <br> b) $F E / G T$ card |
| Characters don't scroll up screen | a) MC/GT card |
| Once data scrolls it doesn't stop; keeps scrolling | a) MC/GT card |


| Data changes when shifting from bottom $1 / 3$ to middle third or from middle third to top third of screen |  | a) MC/GT card |
| :---: | :---: | :---: |
| Printer fails to operate - power button seems to be ON | a) Power-ON indicator will show <br> "ON" even though Printer is not plugged into $A C$ outlet. Check by pushing LF button <br> b) Not in PRINT ON mode <br> C) not plugged into terminal <br> d) faulty printer | a) plug in and check printer <br> b) press PRINT ON <br> c) plug into termina 1 <br> d) replace printer |
| Characters to Printer not the same as on screen |  | a) $\mathrm{FE} / \mathrm{GT}$ card <br> b) bad printer |
| Printer fails to CR after printing only one character on a line when new line sent from terminal | a) printer out of adjustment | a) refer to Printer Manual |
| Printer returns to next line before the terminal has finished sending a given line | a) printer out of adjustment | a) refer to Printer Manual |
| EIA output data doesn't operate | a) bad cable <br> b) wrong baud rate | a) repair cable <br> b) correct setting <br> c) FE/GT card <br> d) "Clear to Send" false |
| EIA data input doesn't operate but output operates | a) cable wrong <br> b) wrong baud rate | a) replace cable <br> b) correct setting <br> c) $\mathrm{FE} / \mathrm{GT}$ card |


| Trouble | Probable Cause | Remedy or Bad Board |
| :---: | :---: | :---: |
| EIA interface operates but current loop doesn't | a) cable wrong <br> b) wrong baud rate <br> c) S2 on FE/GT <br> d) loop polarities reversed | a) replace <br> b) correct setting <br> c) $\mathrm{FE} / \mathrm{GT}$ card S 2 on <br> d) reverse polarity |
| Data to EIA device or from EIA device has high error rate but EIA device check OK | a) baud rate wrong <br> b) frequency of baud rate incorrect | a) correct setting <br> b) replace FE/GT card or adjust frequency |
| Terminal is hung up and one can't enter anything on screen | a) EIA cable plugged in with no device attached or power off | a) unplug cables |
| CARRIER light <br> fails to come on but EIA appears to function | a) 1 amp bad <br> b) EIA cable wrong <br> c) $\mathrm{FE} / \mathrm{GT}$ card | a) replace 1 amp <br> b) check Carrier Detect signal <br> c) replace FE/GT |
| "*" written on screen | a) parity error <br> b) framing error | a) set switches on FE/GT card as per schematic <br> b) check EIA device |

## 7. POWER SUPPLY SUBASSEMBLY

This section describes the power supply used in the ADDS Consul series of desktop terminals and the MRD series of rack-mountable equipment. Except for minor variations, the same power supply is used in a11 Consul and MRD units.

The variations are:
a) Power Transformer - The type of transformer used in the power supply depends on whether the supply is to be installed in a Consul or an MRD.
b) Fan Placement - An exhaust fan is mounted integrally in power supply subassemblies used in Consul terminals. For MRD equipment the exhaust fan is not on the power supply subassembly but is mounted on the rear panel of the MRD instead.

### 7.1 Power Supply Specifications

7.1.1 Input Voltage
105-125 VAC/210-250 VAC (strapping option)
7.1.2 Input Frequency
47-63, 400 Hz
7.1.3 Input Breakout
Below 100/195 VAC
7.1.4 Outputs
(a) $+5.2 \mathrm{VDC} \pm 10 \%$ @ 6.75 A continuous
(b) +13.2 VDC(c) -13.2 VDC
@ 1.0 A continuous
7.1 .5 Regulation
Line: $\pm 0.5 \%$ Low Line to High Line for both 115 V and 230 VAC
Load: $\pm 0.5 \%$ No Load to Full Load
7.1.6 Ripp1e
10 mV RMS max.
30 mV Peak to Peak max.
7.1.7 Overload Protection
A11 outputs protected by individual foldback circuitsagainst continuous overloads and short circuits.Automatic recovery upon removal of overload condition.
7.1.8 Overvoltage Protection
Individual crowbars for each output:+5.2 VDC output tobe preset between +6.50 and +7.5 VDC.The +13.2 VDC and -13.2 VDC outputs will be preset bet-ween 15.0 and 17.0 VDC.
7.1.9 DC Output Adjust
The 5.2 VDC output is settable by means of a Cermetpotentiometer to $\pm 10 \%$ of nominal. The +13.2 VDC and-13.2 VDC outputs are set by fixed resistors to $\pm 2 \%$of nomina1.
7.1.10 Temperature Coefficient and Stability
T.C.: $0.02 \% /{ }^{\circ} \mathrm{C}$
Stability: 0.l\% for any 8 hour period after 30 min.stabilization.
7.1.11 Operating Temperature
$-20^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$
7.1.12 Storage Temperature
$-55^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
7.1.13 Overtemperature ProtectionThermostat protection provided to turn off AC inputin the event ambient temperature goes beyond $75^{\circ} \mathrm{C}$.Heatsink temperature protected at $\mathrm{I} 00^{\circ} \mathrm{C}$ to $108^{\circ} \mathrm{C}$.
7.1.14 Fusing
To protect the power supply from internal faults aninput fuse should be used. For 115 V input a 1.5 ASlo-B1ow fuse is recommended. A 0.75 A S1o-B1ow fusemust be used for 230 V input.
7.1.15 P.C. BoardsP.C. boards should be easily field replaceable withoutdesoldering.
7.1.16 Humidity
The operating range is $0-95 \%$ R.H., non-condensing .

### 7.2 Theory of Operation

### 7.2.1 General Power Supp1y Description <br> The power supply consists of three separate series regulators obtaining their power from a common transformer. All three regulators are basically the same in design and operation. Only the sensing, drive and series-pass circuit vary slightly. Each circuit has a full wave rectifier, filter capacitor, complete IC regulator, pass transistor, driver and overvoltage SCR crowbar.

Fold out the power supply schematic drawing, Figure 7.5 on pages 7-17/18before proceeding to the circuit description below.
7.2.2 Circuit Description
7.2.2.1 Input Transformer

Input voltage of 115 or 230 VAC is applied to transformer T1; see schematic for proper jumper connection on transformer for 115 or 230 VAC operation. All input and output connections are made through terminal board TB1.
7.2.2.2 5 Volt Regulator Circuit

The center tapped transformer winding feeds rectifiers CR2 and CR3 and the rectified DC is filtered by capacitor C6. The filtered unregulated DC is then fed to the collector of series-pass transistors Q4, Q5 which produce the proper voltage drop to keep the output regulated at the preset voltage. IC regulator A1 consists of voltage reference, error amplifier series-pass transistor and current limit circuit. The output voltage is connected directly to the inverting input. The reference voltage is connected to a voltage divider R7, R8 and R9. The reference voltage is divided down to 5 V with potentiometer R 8 and fed to the noninverting input. The regulator will then automatically adjust and maintain the output voltage at the voltage set with potentiometer R8. R8 allows to vary the output voltage at least $\pm 10 \%$. The output of the IC regulator feeds driver Q1 which controls passing transistors Q4 and Q5. Overload protection is provided by sensing the voltage drop across emitter resistor R18, R19 plus base-emitter voltage of $Q 4$ and $Q 5$. The sense voltage is picked up through voltage divider R5, R6 and is fed to the

IC regulator in such a manner that drive to Q1 is removed in case excessive current is drawn. In case of a short circuit only a fraction of the nominal output current can be drawn. The input to Al is fed from the +13.2 V output, because the IC regulator requires a voltage several volts greater than its output. Therefore, the +5 V circuit depends on the presence of the +13.2 V output.

### 7.2.2.3 +13 and -13 V Regulator Circuit

Both circuits are identical except for the pass transistor drive circuits. The transformer secondary winding feeds rectifiers CR6 and CR7 and the rectified DC is filtered by capacitor C7. The filtered, unregulated DC is then fed to the collector of series-pass transistor $Q 6$ which produces the proper voltage drop to keep the output regulated at the preset voltage.

Except for the sensing bridge, the 13 V circuits operate exactly like the 5 V circuit described above. The reference voltage from pin 4 of IC A1 is fed directly ot the non-inverting input pin 3. R9, 10 and 11 is a voltage divider, dividing the output voltage down to same level as the reference voltage (approx. 7.15V) This sample of the output voltage is then fed to the inverting input pin 2. Jumpers J2 and J3 across R11 are used to set the output voltage to within $\pm 2 \%$. The -13.2 output has its own recitifer-filter circuit (CR10-CR13, C8) The positive output terminal is connected to the output common.

### 7.2.2.4 Overvoltage Crowbar Circuit

Silicon controlled rectifiers Q8, Q9 and Q10 are connected across the outputs of each of the three regulators. Zener diode VR2, R14, R15 and R17 form a sensing bridge to detect an overvoltage. Q2 is normally not conducting. In case of an overvoltage Q2 will turn on and fire the SCR which causes the output voltage to drop. A11 three overvoltage circuits work in the same fashion.

### 7.3 Operating Notes

Connections to the power supply are made through the appropriate terminals on the terminal board. The output voltages are factory pre-set. (The +5 V output can be adjusted with potentiometer R8.) The power supplies are designed to operate with forced air. Should the fan fail or airflow be severely restricted, the heatsink will get excessively hot and the thermostat K 1 will open, interrupting input power. Operation will continue after the power supply has sufficiently cooled off. If this should occur, operation should be discontinued until proper air flow is restored.

Similarly, a short in the terminal backplace wiring could cause the power supply to shut down. If this is suspected disconnect the output leads (+5.2 VDC, +13 VDC, - 13 VDC) from the barrier strip on the power supply and observe whether or not the output voltages at the barrier strip come up to the correct value with the harness to the terminal electronics disconnected. If so, there is a short in the terminal backplane (or P.C. cards) rather than a fault in the power supply itself.

### 7.4 Maintenance

### 7.4.1 General

This section describes trouble analysis routines and test procedures that are useful for servicing the power supply. A chart is provided for trouble shooting. Refer to section 7.1 for minimum performance standards.

### 7.4.2 Trouble Analysis Procedures

Whenever a problem develops, systematically check all fuses, primary power connections, external circuit elements, and external wiring before trouble shooting the equipment. Failures and malfunctions often can be traced to simple causes such as improper jumpers and supply load connections or fuse failure. Use the schematic diagram as an aid to locating trouble causes. The voltage chart contains various circuit voltages that are averages for normal no-load operation. Use measuring probes carefully to avoid causing short circuits and damaging circuit components.

### 7.4.3 Checking Transistors and Capacitors

Check transistors with an in-circuit transistor checker. If no checker is available, transistors can be checked with an ohm-meter that has a highly limited current capability. Observe proper polarity for NPN transistors. The forward transistor resistance is low but never zero; backward resistance is always much higher than the forward resistance.

When soldering semi-conductor devices, hold the lead being soldered with pliers on a heat sinking device placed between the component and the solder joint.

Note: The leakage resistance obtained from a simple resistance check of a capacitor is not always an indication of a faulty capacitor. In most cases the capacitors are shunted with resistances some of which have low values. Only a dead short is a true indication of a shorted capacitor.
7.4.4 Printed Circuit Board Maintenance Techniques

Voltage measurements can usually be made from both sides of the board. Use a needle point probe or another suitable measuring probe.

Broken or damaged printed wiring is usually the result of an imperfection or strain. To repair small breaks,
tin a short piece of hook-up wire to bridge the break and holding the wire in place, flow solder along the length of wire so that is becomes a part of the circuit.
When unsoldering components from the board never pry or force the part loose, use a solder-sucker to remove solder before loosening a component. If a soldersucker is not available, use tinned copper braid or stranded wire (AWG 14 or 16).

### 7.4.5 Trouble Chart Description

The trouble chart is intended as a guide for locating trouble causes, and is used along with the schematic.
The operating conditions assumed for the trouble chart are as follows:
(a) AC power of proper voltage and frequency is present at the input terminals.
(b) A11 loads have been removed.

### 7.4.6 Typical Vo1tages

Voltage readings taken at nominal AC 1ine voltage and no load.


### 7.4.7 Troub1e Chart



Notes:
(a) The +5 Volt output depends on +13 Volt. Check +13 V output before trouble shooting +5 V output.
(b) High output may activate OV. crowbar. Trouble shoot with reduced input voltage. (Use variable transformer to keep output voltage below trip voltage.)
(c) If trouble is suspected to be on PC board, replace entire board if one is available.
7.4.8 Power Supply Drawings/Photographs
Presented on following pages are:
Figure 7.1 - A photo of the Consul power supply.
Figure 7.2 - A photo of the MRD power supply.
Figure 7.3 - Photos of the three P.C. boards on thepower supply.
Figure 7.4 - Diagram of harness connection to power supply barrier strip.
Figure 7.5 - Power Supply schematic drawings.
In Figures 7.1 and 7.2, the major components identified are as follows:

1. Thermostat
2. Fan
3. Power transformer ..... (T1)
4. Terminal board ..... (TB1)
5. Chassis
6. Heat sink bracket
7. +5 VDC P.C. Board (PC1)
8. Potentiometer ( +5 V adj)
9. -13.2 VDC P.C. Board (PC3)
10. +13.2 VDC P.C. Board (PC2)
11. Filter capacitor ..... (C6)
12. Filter capacitor ..... (C7)
13. Filter capacitor ..... (C8)

## CONSUL SERIES POWER SUPPLY, 285•002


P.C. BOARDS, POWER SUPPLY

Fig.7•3

$+5 \mathrm{VDC} \cdot \mathrm{PCI} \cdot 360 \cdot 110$

$+13.2 \mathrm{VDC} \cdot \mathrm{PC} 2 \cdot 360 \cdot 132$

$-13.2 \mathrm{VDC} \cdot \mathrm{PC} 3 \cdot 360 \cdot 115$

POWER SUPPLY TBI CABLE HOOK-UP
Fig. 7.4

(This page intentionally left blank)


NOTE UNLESS OTHERWISE SPECIFIED RESISTORS ARE $1 / 4 \mathrm{w}, 5 \%$

### 7.5 Power Supply Bill of Material

A complete B.O.M. of the Power Supply is given in following pages.

Note that for certain parts, $A D D S$ is the sole supplier. However most parts are "off the shelf" and have a standard manufacturer's part number listed.


BILL.OF MATERIAL ——_

| , |  | - |  | , |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 20, |  | 隹 |  |  |  |
|  |  | mem |  |  |  |
| * |  |  |  |  |  |
| 3 |  | , | ${ }_{\text {mas }}^{\text {mas }}$ |  |  |
|  |  |  |  |  |  |
| - |  |  |  |  |  |
| - |  |  |  |  |  |
| z- |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  | $\cdots$ |  | ADDS | \% |





BILL.OF MATERIAL

| ITEM | ADDS | P/N | QTY. | DESCRIPTION |  |  |  |  |  | MFR. P/N |  | REF. DES. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 360-110 |  | 1 | PRINTED CIRCUIT BOARD -13.2 V |  |  |  |  | ADDS |  | PC-3 |  |
| 2 |  |  | 1 | CAPACITOR 390 pf, 500 VDC |  |  |  |  | DIELECTRON X5F |  | C3 |  |
| 3 |  |  | 1 | CAPACITOR 250 uf, 16 VDC |  |  |  |  | RAYREX-RADY 220PY01605 |  | C4 |  |
| 4 |  |  | 1 | CAPACITOR . 33 uf, 30 VDC |  |  |  |  | DIELECTRON RT3 |  | C5 |  |
| 5 |  |  | 1 | RESISTOR 270 ohm $1 / 4 \mathrm{~W} \pm 5 \%$ |  |  |  |  | ALLEN BRADLEY EB |  | R4 |  |
| 6 |  |  | 1 | RESISTOR 4.7 K ohm $1 / 4 \mathrm{~W} \pm 5 \%$ |  |  |  |  | ALLEN BRADLEY EB |  | R6 |  |
| 7 |  |  | 1 | RESISTOR 47 ohm $1 / 4 \mathrm{~W} \pm 5 \%$ |  |  |  |  | ALLEN BRADLEY EB |  | R11 |  |
| 8 |  |  | 1 | RESISTOR 150 ohm $1 / 4 \mathrm{~W} \pm 5 \%$ |  |  |  |  | ALLEN BRADLEY EB |  | R12 |  |
| 9 |  |  | 1 | RESISTOR 680 ohm $1 / 4 \mathrm{~W} \pm 5 \%$ |  |  |  |  | ALLEN BRADLEY EB |  | R13 |  |
| 10 |  |  | 1 | RESISTOR 560 ohm $1 / 4 \mathrm{~W} \pm 5 \%$ |  |  |  |  | ALLEN BRADLEY EB |  | R14 |  |
| 11 |  |  | 1 | RESISTOR 220 ohm $1 / 4 \mathrm{~W}$ |  |  |  |  | R-0HM R-25 |  | R5 |  |
| 12 |  |  | 1 | RESISTOR 1K ohm $1 / 4 \mathrm{~W}$ |  |  |  |  | R-0HM R-25 |  | R9 |  |
| 13 |  |  | 1 | RESISTOR 820 ohm $1 / 4.4$ |  |  |  |  | R-0HM R-25 |  | R10 |  |
| ${ }_{\sim}^{\prime} 14$ |  |  | 1 | RESISTOR 470 ohm $1 / 4 \mathrm{~W}$ |  |  |  |  | R-0HM R-25 |  | R15 |  |
| 15 |  |  | 1 | RESISTOR 680 ohm $1 / 4 \mathrm{~W}$ |  |  |  |  | R-0HM R-25 |  | R17 |  |
| 16 |  |  | 1 | TRANSISTOR T0-92 |  |  |  |  | NATIONAL 2N3906 |  | Q2 |  |
| 17 |  |  | 1 | ZENER DIODE |  |  |  |  | MOTOROLA 1N752A |  | VR2 |  |
| 18 |  |  | 1 | REGULATOR |  |  |  |  | SIGNETIC N5723L |  | A1 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
| Prep | ARED | L.C. | Serra | 11/3/73 $\left.\right\|^{\text {TITLE }}$ CONSUL POWER SUPPLY |  |  |  |  |  |  |  | $\Delta \square D=$ | Applied Digital Data System, Inc. Hauppauge. New York |  |
| CHEC | KED |  |  |  |  |  |  | SHEET 5 | Of 5 |  |  |  |

## 8. TV MONITOR SUBASSEMBLY

### 8.1 General Description

The TV monitor is a solid-state unit intended for use in industrial and commercial installations where reliability and high quality video reproduction are desired. It is packaged as a self-contained subassembly, complete with a power supply. The only electrical connections required to the monitor subassembly are AC power and horizontal and vertical video drive signals.

The monitor subassembly can easily be removed from your terminal by removing three nuts which hold the unit on mounting studs and disconnecting the $10-\mathrm{pin}$ edge connector and the AC power "Molex" connector. Note that re-centering the picture may be necessary when installing a new monitor. See Section 8.4.4 for details.
8.2 Specifications

### 8.2.1 Input Data Specifications

|  | Video | Vertical Drive Signa1 | Horizontal Drive Signal |
| :---: | :---: | :---: | :---: |
| Input Connector | (Necessary Accessory-Available) Printed circuit board card edge connector Viking \#2VK10S/1-2 or Ampheno1 \#225-21031-101 |  |  |
| Pulse Rate or Width | Pulse Width: 100 nsec or greater | Pulse Rate: 47 to 63 pulses per second | Pulse Rate: <br> 15,000 to 16,500 pulses per sec |
| Amplitude | $\begin{aligned} & \text { Low }=\text { Zero } \begin{array}{l} +0.4 \\ -0.0 \end{array} \\ & \text { High }=4 \pm 1.5 \text { volts } \end{aligned}$ |  |  |
| Signal Rise <br> G Fall Times ( $10 \%$ to $90 \%$ amplitude) | Less than 20 nsec | Less than 100 nsec | Less than 50 nsec |
| Input Signa1 Format | See Figure 8.1 |  |  |

8.2.2 Display Specifications
(a) Cathode Ray Tube

Nomina1 Diagna1 Measurement: 12 inches
Phosphor: P4

## SYNCHRONIZATION AND BLANKING SIGNALS

Fig 8.1


## NOTES

1. The leading edges of Drive and Blanking waveforms must start at time $t_{1}$. Nominal Blanking times should be observed.
2. $H=$ time from start of one line to start of next line.
3. $V=$ time from start of one field to start of next field.
4. Video pulse width should be equal to or greater than 100 nsec.
*Resolution (TV Lines): at center - 900 at 40 fL
at corner - 800 at 40 fL
*Resolution is measured in accordance with EIA RS-375, except Burst Modulation (or Depth of Modulation) is adjusted for 100 percent.
b) Geometric Distortion
The perimeter of a full field of characters shall approach an ideal rectangle to within $\pm 1.5 \%$ of the rectangle height.

### 8.2.3 Power Requirements

| Input Connector | Receptacle, Molex <br> \#03-06-1041 supp1ied <br> with unit. Mating <br> plug is Molex \#03-06-2041. |
| :---: | :---: |
| Input Voltage: | $\begin{aligned} & 105 \text { to } 130 \mathrm{~V} \text { rms }(120 \mathrm{~V} \\ & \text { nominal; } 50 / 60 \mathrm{~Hz}) \end{aligned}$ |
|  | $\begin{aligned} & \text { Optiona1: } 220 / 240 \mathrm{~V} \text { rms } \\ & \pm 10 \% ; 50 / 60 \mathrm{~Hz} . \end{aligned}$ |
| Input Power: | 24 Watts (nominal) |
| Output Voltages: | +15VDC (short circuit protected) |
|  | +12 kV DC; |

### 8.2.4 Environmental Specifications

a) Temperature
Operating Range: $5^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ Storage Range: $-40^{\circ} \mathrm{C}$ to $65^{\circ} \mathrm{C}$
b) Humidity
5 to 80 percent R.H. (noncondensing)
c) A1titude
Operating Range: Up to 10,000 feet
8.2.5 X - Ray Radiation
These units comply with DHEW Rules-42-CFR-Part 78.
8.2.6 Controls
a) External Controls
(1) Contrast, 500 ohm potentiometer carbon composition $\geq 1 / 4$ Watt.
(2) Brightness, 100 kilohm potentiometer $\geq 1 / 4$ Watt.
b) Internal Set Up Controls
(1) Height
(2) Vertical Linearity
(3) Vertical Hold
(4) Focus
(5) Width
(6) Low Voltage Adjust
8.3 Theory of Operation
Fold out the monitor schematic drawing, Figure 8.2 , before proceeding with the theory of operations. Figure 8.2 is located at the end of this section, on page 8-11.

### 8.3.1 Video Amp1ifier

The video amplifier consists of Q101 and its associated circuitry.
The incoming video signal is applied to the monitor through the contrast control through R109 to the base of transistor Q101.
Transistor Q101, operating as a class B amp1ifier, and its components comprise the video output driver with a gain of about 17 .
The negative going signal at the collector of Q101 is DCcoupled to the cathode of the CRT. The class B biasing of the video driver allows a larger video output signal to modulate the CRT's cathode and results in a maximum available contrast ratio.

### 8.3.2 Vertical Deflection

Transistor Q102 is a programmable unijunction transistor, and together with its external circuitry, forms a relaxation oscillator operating at the vertical rate, Resistor R115, variable resistor R116 and capacitors C105 and C106 form an RC network providing proper timing.

R117 and R118 control the voltage at which the diode (anode-to-anode gate) becomes forward biased. This feature "programs" the firing of Q102 and prevents the unijunction from controlling this parameter.

The vertical oscillator is synchronized externally to the vertical interval from the vertical drive pulse at R113.

The sawtooth voltage at the anode of Q102 is directly coupled to the base of Q103. Q103 is a driver amplifier and has two transistors wired as a Darlington pair; their input and output leads exit as a three-terminal device. This device exhibits a high input impedance to Q102, and therby maintains excellent impedance isolation between Q102 and Q104. The sawtooth waveform output at Q103 is coupled through R122, the vertical linearity control R121, and on to C106 where the waveform is shaped into a parabola. This parabolic waveform is then added to the oscillator's waveform and changes its slope.

Q103 supplies base current through R123 and R124 to the vertical output transistor, Q104. Height control R124 varies the amplitude of the sawtooth voltage present at the base of Q104 and, therefore, varies the size of the vertical raster on the CRT.

The vertical output stage, Q104, uses a power transistor which operates as a class A amplifier. C107 is a DCblocking capacitor which allows only AC voltages to produce yoke current. L1 is a relative high impedance compared to the yoke inductance. During retrace time, a large positive pulse is developed by L1 which reverses the current through the yoke and moves the beam from the bottom of the screen to the top. Resistor R126 prevents oscilations by providing damping across the vertical deflection coils.

### 8.3.3 Horizontal Deflection

To obtain a signal appropriate for driving Q106, the horizontal output transistor, a driver stage consisting of Q105 and T101, is used. A positive going pulse is coupled through R127 to the base of Q105.

The driver stage is either cut off or driven into satur-
action by the base signa1. The output signal appears as a rectangular waveform and is transformer-coupled to the base of the horizontal output stage. The polarity of the voltage at the secondary of the driver transformer is chosen such that Q106 is cut off when Q105 conducts and vice versa.

During conduction of the driver transistor, energy is stored in the coupling transformer. The voltage at the secondary is then positive and keeps Q106 cut off. As soon as the primary current of T 101 is interrupted due to the base signal driving Q105 into cut off, the secondary voltage changes polarity. Q106 starts conducting, and its base current flows. This gradually decreases at a rate determined by the transformer inductance and circuit resistance.

Q106 acts as a switch which is turned on or off by the rectangular waveform on the base. When Q106 is turned on, the supply voltage plus the charge on C113 causes yoke current to increase in a linear manner and moves the beam from near the center of the screen to the right side. At this time, the transistor is turned off by a positive voltage on its base which causes the output circuit to oscillate. A high reactive voltage in the form of a half cycle negative voltage pulse is developed by the yoke's inductance and the primary of $T 2$. The peak magnetic energy which was stored in the yoke during scan time is then transferred to C109 and the yoke's distributed capacity. During this cycle, the beam is returned to the center of the screen.

The distributed capacity now discharges into the yoke and induces a current in a direction opposite to the current of the previous part of the cycle. The magnetic field thus created around the yoke moves the scanning beam to the left of the screen.

After slightly more than half a cycle, the voltage across C109 biases the damper diode CR103 into conduction and prevents the flyback pulse from oscillating. The magnetic energy that was stored in the yoke from the discharge of the distributed capacity is released to provide sweep for the first half of scan and to charge C113 through the rectifying action of the damper diode. The beam is then at the center of the screen. The cycle will repeat as soon as the base voltage of Q106 becomes negative.

L101 is an adjustable width control placed in series with the horizontal deflection coils. The variable inductive reactance allows a greater or lesser amount of the deflection current to flow through the horizontal yoke and, therefore, varies the width of the horizontal scan.

The negative flyback pulse developed during horizontal retrace time is rectified by CR104 and filtered by C110. This produces approximately "D" VDC which is coupled through the brightness control to the cathode of the CRT (V1).

This same pulse is transformer-coupled to the secondary of transformer T2 where it is rectified by CR2, CR106, and CR105 to produce rectified voltages of approximately 12 kV , "C" VDC, and "B" VDC respectively. 12 kV is the anode voltage for the CRT, and "C" VDC serves as the source voltage for grids No. 2 and 4 (focus grid) of the CRT. The "B" VDC potential is the supply voltage for the video output amplifier, Q101.

### 8.3.4 Low Voltage Regulated Supply

The series-pass low voltage regulator is designed to maintain a constant DC output for changes in input voltage, load impedance and temperature. Also included is a current limiting circuit designed to protect transistors connected to the "A" VDC output of the regulated supply from accidental output short circuits and load malfunctions.

The low voltage regulator consists of Q201, Q202, Q1, VR201, and their components. Q203 and its circuitry control the current limiting feature.

The 120 VAC primary voltage (220/240V, optional) is stepped down at the secondary of $T 1$ where it is rectified by a full wave bridge rectifier CR1. Capacitor C1 is used as a filter capacitor to smooth the rectified output of CR1. Transistor Q1 is used as a series regulator to drop the rectified voltage to "A" VAC and to provide a low output impedance and good regulation. Resistor network R207, R208 and R209 is used to divide down the "A" VDC voltage to approximately +6 VDC and apply this potential to the base of Q202. A reference voltage from zener diode VR201 is applied to the emitter of Q202. If the voltages applied to the base and emitter of Q202 are not in the proper relationship, an error current is generated through Q202. This error cusrent develops a voltage across R202 which is applied to the base of emitter follower Q201 and then applied to the base of Q1 to bring the output voltage back to its proper level. R201 and C201 provide additional filtering of the rectified DC voltage.

The short circuit protection or current limiting action can be explained as follows. Assume the "A" VDC bus becomes shorted to ground. This reduced output voltage is sensed by the base of Q202 turning that transistor off because of the reverse bias across its emitter and base junction. Simultaneously, the increased current through R204 increases the forward voltage drop across the base and emitter junction of Q203 and turns it on. Prior to
the short circuit condition, Q203 was cut off. The increased collector current through R202 decreases the collector voltage of Q203 which is detected by the base of Q201 and direct-coupled to the base of Q1 causing that conductor to conduct less. This closed loop operation maintains the current available to any transistor connected to the " $A$ " VDC bus at a safe level during a short circuit condition.

### 8.4 Adjustments

### 8.4.1 Vertical Adjustments

There is a slight interaction among the vertical frequency, height, and linearity controls, A change in the height of the picture may affect linearity.
(1) Set the vertical frequency control, R116, near the mechanical center of its rotation.
(2) Adjust the vertical height control, R124, for desired height.
(3) Adjust the vertical linearity control, R121, for best vertical linearity.
(4) Remove the vertical drive signal from the unit. Or, alternatively, use a short jumper lead, and short the vertical drive input terminal of the printed circuit card edge connector to ground.
(5) Readjust the vertical frequency control, R116, until the picture rolls up slowly.
(6) Restore vertical drive to the monitor.
(7) Recheck height and linearity.

### 8.4.2 Horizontal Adjustments

Raster width is affected by a combination of the low voltage supply, width coil L101, and the horizontal linearity sleeve located on the neck of the CRT beneath the yoke.
(1) Adjust the horizontal width coil, L101, for the desired width.
(2) Adjust the linearity sleeve under the yoke to obtain the best linearity. Although this adjustment will affect the raster width,
it should not be used solely for that purpose. The placement of the linearity sleeve should be optimized for the best linearity.
(3) Readjust $L 101$ for proper width.
(4) Observe final horizontal linearity and width, and touch up either adjustment if needed.

### 8.4.3 Focus Adjustment

The focus control, R107, provides an adjustment for maintaining best overall display focus.

### 8.4.4 Centering

If the raster is not properly centered, it may be repositioned by rotating the ring magnets behind the deflection yoke.

The ring magnets should not be used to offset the raster from its nominal center position because it would degrade the resolution of the display.

If the picture is tilted, rotate the entire yoke.
8.5 Troubleshooting and Maintenance
8.5.1 List of Symptoms and Remedy

## SYMPTOM

a) Screen is dark

POSSIBLE REMEDY

If an external monitor is available, plug it into the video connector at the rear of the terminal. If no picture appears on that monitor check the P.C. cards in the terminal bucket which generate horizontal and vertical drive (The VGA and VGB in the 800/700 series; the VG/GT card in the $580 / 380$ series)

If external monitor shows picture (or if you cannot check P.C. cards in terminal) proceed to step below.

Check "A" bus Q106, Q105, CR2
b) Loss of Video CR105, Q101
c) Power consumption is too high
d) Low voltage bus incorrect

Check horizontal drive waveform; Check proper placement of horizontal linearity sleeve; Q106, Q105

Q202, Q203, Q1 Note: Low voltage supply will indicate low or "O" volts due to its current limiting action if a short is evident in the "A" volt 1ine.
8.5.2 Supplementary Drawings
The following four pages show

- A schematic drawing
- Interconnecting cabling
- Important waveforms in the monitor subassembly
- Location of Circuit Board Components



## INTERCONNECTING CABLING

Fig. 8.3


Fig. 8.4


## CIRCUIT BOARD COMPONENTS LOCATION

Fig. 8.5

8.6 TV Monitor Bill of Material

A complete B.O.M. of the TV Monitor is given in the following pages.

Note that for certain parts, ADDS is the sole supplier. However those parts which are "off the shelf" have a standard manufacturer's part number listed.


BILL OF MATERIAL





BILL.OF MATERIAL



BILL.OF MATERIAL





BILL OF MATERIAL



BILL.OF MATERIAL

## 9. KEYBOARD SUBASSEMBLY

The keyboard is a subassembly which may be simply removed from a 580 for repair or replacement.

### 9.1 Keyboard Mechanica1 Package

Figure 9.1 is a mechanical drawing of the keyboard subassembly, giving overall dimensions.

Note that the keyboard can be removed from a 580 by disconnecting an edge connector at the front of the keyboard and removing four Phillips head screws at the corners of the keyboard which hold it on mounting brackets in the terminal. Field maintenance usually consists of removing a defective keyboard and replacing it with a spare unit.

Individual key modules can be replaced by desoldering two connections on the bottom P.C. board, pulling the bad module up through the hole in the mounting frame and then inserting a new module and resoldering the two P.C. board connections. Integrated circuits are located on the keyboard P.C. board so that they can generally be replaced without further board disassembly.

### 9.2 Keyboard Electronics

A block diagram of the keyboard electronics is presented in Figure 9.2 and a detailed schematic drawing in Figure 9.3.

The keyboard encoder is based on a scanning technique employing an 8 bit counter, a multiplexer and a 4-to-16 line decoder. Encoded keys form a crosspoint matrix with each key connected to the decoder output and the multiplexer input. The decoder is addressed by the 4 least significant bits of the counter.

When an encoded key is depressed a matrix connection between the decoder and multiplexer is accomplished. When the counter reaches the appropriate key code, the multiplexer output goes high and a retriggerable one-shot is fired on the trailing edge of the counter clock stopping the counter. The one-shot is continually refreshed until the key is released.

The bit-shift logic translates the counter address into an upper case data word, into a control data word, or into an upper case control data word if the shift and/or control key is depressed.

A11 keys in the array are encoded except for two function keys, BREAK and REPEAT. The function keys are de-bounced
from a free running oscillator triggering a quad-D flip flop. When a function key is depressed the corresponding interface pin goes from Ground to +5 Volts and remains at +5 Volts until the key is released.

The keyboard could be "disabled" by grounding the connector pin labeled "lock-out" which disables the "strobe" output signal and all function keys. However, the Lockout function in the Consul 580 is not accomplished in this manner: this pin is left unconnected in the 580 wiring harness and the keyboard keys are always active. The 580 Lockout function is accomplished in the Front End electronics so that a keyboard action (BREAK) can be used to reset the Lockout condition.

### 9.3 Keyboard Interface Signals

The edge connector on the keyboard is a 30 -pin connector of which only 12 pins are used. They are, from left to right;

Top Side

Pin
1
2
5*
6
9 Repeat

```
(3,4,7,8,10,11,12,13
    14,15 are unused in
    top row)
    *Not connected in Consul 580 wiring harness.
```


## Bottom Side

| Pin | Signal |
| :--- | :--- |
| J | Output Strobe |
| K | Bit 7 |
| L | Bit 6 |
| M | Bit 5 |
| N | Bit 4 |
| P | Bit 3 |
| R | Bit 2 |
| S | Bit 1 |

(A,B,C,D,E,F,H not
used in bottom row)

Signals are normally at Ground and go to +5 Volts when the corresponding key is depressed.

If an encoded key is depressed the Keyboard Strobe signal (KBSTB) goes to 5 Volts after the data lines become stable. The logical true data lines and the Strobe line remain at +5 Volts until the key is released.

By "logical true" we mean that the following convention applies to the seven data lines:

| Logical State | Vo1tage |
| :---: | :--- |
| 0 | Ground |
| 1 | +5 Vo1ts |



KEYBOARD BLOCK DIAGRAM
Fig. 9.2

(This page intentionally left blank)





## 10. SCHEMATIC AND ASSEMBLY DRAWINGS

This section includes the schematic and assembly drawings
listed below.

For Units delivered after January 15, 1974
FE/GT 135-079B Schematic 129-079A Assembly

VG/GT 135-080A Schematic 129-080 Assembly

MC/GT 135-081A Schematic 129-081A Assemb1y

For units delivered before January 15, 1974
FE/GT 135-079 Schematic 129-079 Assemb1y

VG/GT 135-080 Schematic 129-080 Assembly

MC/GT 135-081 Schematic 129-081 Assemb1y

A card locator chart for the 580 is presented on page 10-2 showing P.C. board placement in the card cage.

## CONSUL 580, P. C. CARD LOCATIONS

Fig. $10 \cdot 1$

|  |  | $\mid \stackrel{m}{\stackrel{m}{2}}$ $\text { FE/GT } 129-079$ |  |
| :---: | :---: | :---: | :---: |
| KEYBOA |  |  |  |





4. For white charactres on black backgroond, install JP2 and Jp .



10-13/14
ADDS







NOTE: FOR BLINKING CURSOR INSTALL JPI.

## 11. WIRELIST AND HARNESS LIST

This section contains two types of information:
a) A point-to-point wire list of the 580 backplane wiring, with signal names.
b) A point-to-point wire list of the complete 580 harness, with appropriate signal names.

A drawing of the 580 card cage, as seen from the wirewrap side, is given in Figure 11.1 on the next page.

## 580 BACK PLANE, WIRE WRAP SIDE

Fig. $11 \cdot 1$


FRONT

# WIRE WRAP LIST 580 - Page 1 of 2 

| VIDINT | J1, 1 |  | J3, F |
| :---: | :---: | :---: | :---: |
| VIDEXT | J1, 2 |  | J3, 5 |
| P2* | J1, 3 |  | J2, Y |
| HOME | J1, 4 |  | J3, Z |
| LRCLK* | J1, 5 |  | J2,15 |
| CURSOR | J1, 6 |  | J2, V |
| A | J1, 7 |  | J2, 20 |
| ADV1* | J1, 8 |  | J2, R |
| B3V | J1, 9 |  | J2,13 |
| B | J1,10 |  | J2, N |
| B2V | J1,11 |  | J2, 4 |
| CURUP* | J1,12 |  | J3, 8 |
| SCRLEN | J1,13 |  | J2,16 |
| YLOAD* | J1,14 |  | J3, K |
| LSTLNE | J1,15 |  | J2,12 |
| ADV* | J1,16 |  | J2, S |
| RST1 | J1,17 |  | J2,17 |
| VDRIVE | J1,18 |  | J3,18 |
| CURBK* | J1,19 |  | J3, T |
| CURFR* | J1,20 |  | J3, X |
| B2 | J1, 21 | J2, J | J3, 3 |
| B1 | J1, 22 | J2, 7 | J3, J |
| P1* | J1, E |  | J2,10 |
| MCLKDS | J1, F |  | J2, M |
| S8 | J1, H |  | J2, H |
| SECT2 | J1, J |  | J2,18 |
| B4V | J1, K |  | J2, E |
| B5V | J1, L |  | J2, 5 |
| B6V | J1, M |  | J2, F |
| B1V | J1, N |  | J2, 6 |
| CHOCM | J1, P |  | J2, W |
| ADDCOM | J1, R |  | J2,19 |
| B7 | J1, S | J2, L | J3, N |

WIRE WRAP LIST 580 - Page 2 of 2

| HDRIVE | $\mathrm{J} 1, \mathrm{~T}$ | $\mathrm{~J} 3, \mathrm{~W}$ |  |
| :--- | :--- | :--- | :--- |
| SECT1 | $\mathrm{J} 1, \mathrm{U}$ |  | $\mathrm{J} 2, \mathrm{X}$ |
| B5 | $\mathrm{J} 1, \mathrm{~V}$ | $\mathrm{~J} 2,9$ | $\mathrm{~J} 3,7$ |
| B6 | $\mathrm{J} 1, \mathrm{~W}$ |  | $\mathrm{~J} 3, \mathrm{R}$ |
| B4 | $\mathrm{J} 1, \mathrm{X}$ | $\mathrm{J} 2, \mathrm{~K}$ | $\mathrm{~J} 3,13$ |
| B3 | $\mathrm{J} 1, \mathrm{Y}$ | $\mathrm{J} 2,8$ | $\mathrm{~J} 3, \mathrm{E}$ |
| XLOAD* | $\mathrm{J} 1, \mathrm{Z}$ |  | $\mathrm{J} 3,9$ |
| CURCK* | $\mathrm{J} 2,1$ |  | $\mathrm{~J} 3,20$ |
| ROLL | $\mathrm{J} 2,2$ |  | $\mathrm{~J} 3,4$ |
| CR | $\mathrm{J} 2,3$ |  | $\mathrm{~J} 3,15$ |
| FF | $\mathrm{J} 2,11$ |  | $\mathrm{~J} 3, \mathrm{~S}$ |
| ACCESS | $\mathrm{J} 2,21$ |  | $\mathrm{~J} 3, \mathrm{~L}$ |
| CURDWN | $\mathrm{J} 2, \mathrm{P}$ |  | $\mathrm{J} 3, \mathrm{Y}$ |
| RST | $\mathrm{J} 2, \mathrm{~T}$ |  | $\mathrm{~J} 3, \mathrm{P}$ |
| 15HZ | $\mathrm{J} 2, \mathrm{U}$ |  | $\mathrm{J} 3,6$ |
| CLRFF | $\mathrm{J} 2, \mathrm{Z}$ |  | $\mathrm{J} 3,14$ |
| ATOLFG | $\mathrm{J} 2,14$ |  | $\mathrm{~J} 3, \mathrm{H}$ |

From
To
EIA, 25 Pin Female Connector $44 \mathrm{Pin}, \mathrm{P} 1$

| $1\}$ JUMPER | CHASSIS GND | GND |
| :---: | :---: | :---: |
| $7\}$ 1 | DAISY TO PIN 1 | GND |
| 2 | P1, P | EIAOUT |
| 3 | P1, L | EIAIN |
| 4 | P1, W | RQSND |
| 5 | P1,18 | CLSND |
| 8 | P1,12 | CARDET |
| 11 | P1,V | SCA |
| 12 | P1, M | SCF |
| 17 | P1,9 | LIN+ |
| 18 | P1, K | LIN- |
| 20 | P1,8 | DATTRY |
| 22 | P1, H | LBIAS |
| 24 | P1,11 | LOUT+ |
| 25 | P1,14 | LOUT - |


| ENG:R |  |
| :--- | :--- |
| DRAWN |  |
| CHECKED |  |
| APPROVED |  |

ADDS
Applied Digital Data Systems, Inc. Hauppauge, Now York



FROM
T0
SIGNAL NAME
A.C. RECPT. 1 FUSE HOLDER
 PWR SW, WIPER, 5 SW BRKT, WIPER, 2
A.C. HOT
A.C. FUSED


SW BRKT TB2,1 $\longrightarrow$ CRT MOLEX, SW BRKT TB2,2
 CRT MOLEX, 4

REAR PANEL A.C. GND
REAR PANEL A.C. GND
REAR PANEL A.C. GND
TB1, 4
A.C. RECPT. 3

TB1, 7

P1, A
TB1, 6

TB1, 4
A.C. RECPT., 2

CRT MOLEX, 2
SW BRKT LUG
FUSE BRKT, SIDE LUG
SW BRKT TB2,8
$-13 V$

SONALERT (-)
SONALERT (+)
ALARM*
$+13 \mathrm{~V}$
A.C. HOT, SWITCHED
A.C. FUSED, SWITCHED
A.C. HOT, SWITCHED
A.C. FUSED, SWITCHED

CHASSIS GND
CHASSIS GND
CHASSIS GND
CHASSIS GND


From

KEYBRD, 30 PIN
TB1 \& 44 PIN, P1
SIGNAL NAME

TB1, 3
TB1, 5
P1,10
P1,T
P1, F
P1, N
P1, S
P1, R
P1, 22
P1, Z
P1, Y
P1, X

GND
$+5 \mathrm{~V}$
BREKEY
REPEAT
KBSTB
B7KB
B6KB
B5KB
B4KB
B3KB
B2KB
B1KB

Note:
Install Dummy Pins on 30 Pin side into Pins $A, D, 12$ and 15.


From
MONITOR, 10 Pin Leaf
BRITE, CONT. POTS SIGNAL NAME


GND LUG
JUMP TO PIN E
"BRITE" PIN 1 + BRT
"BRITE" PIN 3 - BRT
"BRITE" PIN 2
WIPER
"CONT." PIN 2
"CONT." PIN 3
SHIELD

1 DUMMY PINS FOR CONTACT PRESSURE
5 PUT 22 BUS IN LEAF, THEN CUT.

| EnG R |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| drawn |  |  |  |  |
| Checked |  |  |  |  |
|  | MONITOR HARNESS | dwg no 072-012 |  | REv |
| approved |  | sheet | 1 of |  |

## BUSS WIRES



From

PWR, 1
PWR, 4
ROLL, 6
AUTOLF, 6
FDX, 5
AMBER BULB
AMBER BULB
RED BULB
RED BULB

To

TB2, 2
TB2,1
TB2,1
TB2,5
GND LUG
TB2, 8
TB2, 7
TB2,1
TB2, 2
EANGR

