# Series ANTRA STATEMS JAN/FEB 1980

# IEEE S-100 STANDARD HAS ARRIVED!

See Pages 18-44

### Also in this Issue

An Introduction to CP/M* BY JAKE EPSTEIN	Page 6
Modifying the SDS VDB-8024 BY JON BONDY	Page 11
Computerized Bulletin Board Systems BY RUSSELL GORR .	Page 16
An 8080 Discassembler BY WILLIAM YARNALL	Page 48

and more

Complete Table of Contents on Page 3

## 26 MEGABYTES \$4995.

Suddenly, S-100 microcomputer systems can easily handle 100 million bytes. Because Morrow Designs™ now offers the first 26 megabyte hard disk memory for S-100 systems—the DISCUS M26™ Hard Disk System.

It has 26 megabytes of useable memory (29 megabytes unformatted). And it's expandable to 104 megabytes.

The DISCUS M26<sup>™</sup> system is delivered complete a 26 megabyte hard disk drive, controller, cables and operating system—for just \$4995. Up to three additional drives can be added, \$4495 apiece.

The DISCUS M26<sup>™</sup> system features the Shugart SA4008 Winchester-type sealed media hard disk drive, in a handsome metal cabinet with fan and power supply.

The single-board S-100 controller incorporates intelligence to supervise all data transfers, communicating with the CPU via three I/O ports (command, status, and data). The controller has the ability to generate interrupts at the completion of each command to increase system throughput. There is a 512 byte sector buffer on-board. And each sector can be individually write-protected for data base security.

The operating system furnished with DISCUS M26™ systems is the widely accepted CP/M\* 2.0.

See the biggest, most cost-efficient memory ever introduced for S-100 systems, now at your local computer shop. If unavailable locally, write Morrow Designs,™ 5221 Central Avenue, Richmond, CA 94804. Or call (415) 524-2101, weekdays 10-5 Pacific Time.

\*CP/M is a frademark of Digital Research.





Volume 1 Number 1

January/February 1980

## IN THIS ISSUE

An Introduction To CP/M - Part 1.....6 by Jake Epstein CP/M's Structure and Format

Modifying The SDS VDB-8024.....11 by Jon Bondy Modifications to the VDB-8024 to provide UCSD PASCAL editor functions

Computerized Bulletin Board Systems.....16 by Russell Gorr An up-to-date guide of many of the CBBS's across the country

- Obscure And Dirty Programming Trick.....17 by Bill Fuller A clever way to exchange the A &B registers on an 8080/Z80
- An 8080 Disassembler.....48 by Bill Yarnall A disassembler for all 8080 systems

#### DEPARTMENTS

Editor's Pa	age	•••	•	• •	•••	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	4
New Product	ts.	•••	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	5	8
Subscriptio	on	In	f	01	cm	ıa	t	i	01	n		•	•	•	•	•		•	•					•	5	7

S-100 MICROSYSTEMS is published six times a year by Libes, Inc. Subscription information will be found on page 57.

Copyright (C) 1980 by Libes, Inc. all rights reserved, reproduction prohibited without permission.

EditorialCorrespondence should be sent to:S-100 MICROSYSTEMS, BOX 1192, Mountainside NJ 07092.

#### STAFF

Sol Libes publisher/editor

Russell Gorr executive editor

Jacob Epstein CP/M\* editor

Jon Bondy Pascal editor

Don Libes assistant editor

Lennie Libes subscriptions/office mgr

S-100 MICROSYSTEMS is seeking articles on S-100 software, hardware and applications. Program listings should be typed on white paper with a new ribbon. Articles should be typed 40 characters/inch at 10 pitch. Author's name, address and phone number should be included on first page of article and all pages should be numbered. Photos are desirable and should be black and white glossy.

Commercial advertising is welcomed. Write to S-100 MICRO-SYSTEMS, Box 1192, Mountainside NJ 07092 or phone Sol Libes at 201-277-2063 after 4 PM EST.

\* TMK Digital Research



After ten years of being an amateur computerist I have finally succumed and joined the ranks of commercial computerists; at least partly. I follow in the footsteps of many who have gone before me.

It had become apparent to me that there has been a significant void in the microcomputer magazine field. There are magazines catering exclusively to TRS-80, Appple, Pet, Heath, Kim, etc system users and broad based publications such as BYTE, Creative Computing, Interface Age and Kilobaud. The result was that S-100 system users received only very minimal magazine coverage. There was a real need for a publication to cater to S-100 system users. After all, S-100 is far and away the most popular busoriented microcomputer system around. Its popularity is on the increase (last year saw the introduction of five new S-100 mainframes), particularly with the adoption of the IEEE S-100 Bus Standard and the availability of the new S-100 16-bit microprocessor boards.

The problem of no S-100 magazine was pointed out to me when two S-100 product manufacturers asked me for advice on where they should advertise their products to effectively reach the largest number of S-100 system users for the advertising dollars they had to spend. After all, magazine advertising is very expensive ( e.g. BYTE charges about \$2,700 per page) and when only a small percentage of the magazines readers are potential customers it means the advertiser is throwing away a lot of money advertising in the magazine. I really could not help these S-100 suppliers.

## The Editor's Page by Sol Libes

It was then that the idea of an S-100 magazine started to take shape in my mind.

I spoke to a number of people, including magazine publishers, to see if they were interested in publishing the magazine and succeeded in drumming up zero interest. Basically, they felt that the circulation would not be large enough for it to be financially worthwhile. One told me he felt that the S-100 bus was a thing of the past. Another explained the magazine publishing business to me....that it would take at least three years to make it profitable and it would need a circulation of at least 50,000 subscribers.

I then started to think of publishing it myself. I am no businessman. Moreover, I am the kind of person who likes to take on a variety of projects and not tie myself to projects that take up all my time and run on for years. However, it has become apparent, after approaching many people, that the only way an S-100 magazine will come into existence is if I assume the responsibility.

Many friends, who also believe in the need for this magazine, have pitched in to help me get it off the ground. You will see some of their names on the table of contents. But I will need a lot more help to make it a success. I am therefore asking for you help.....subscribe, get your friends to subscribe. Send in articles, letters of criticism, suggestions, etc. Lets make S-100 MICROSYSTEMS "the" forum for S-100 system users.

S-100 MICROSYSTEMS

4

## At Intersystems, "dump" is an instruction. Not a way of life. (Or, when you're ready for IEEE S-100, will your computer be ready for you?)



We're about to be gadflies again. While everyone's been busy trying to convince you that large buses housed in strong metal boxes will guarantee versatility and ward off obsolescence, we've been busy with something better. Solving the *real* problem with the first line of computer products *built from the ground up to conform to the new IEEE S-100 Bus Standard*. Offering you extra versatility in 8-bit applications today. And a full 16 bits tomorrow.

We call our new line Series II.<sup>™</sup> And even if you don't need the full 24-bit address for up to 16 megabytes (!) of memory right now, they're something to think about. Because of all the performance, flexibility and economy they offer. Whether you're looking at a new mainframe, expanding your present one or upgrading your system with an eye to the future. (Series II boards are compatible with most existing S-100 systems and *all* IEEE S-100 Standard cards as other manufacturers get around to building them.)

Consider some of the features: Reliable operation to 4MHz and beyond. Full compatibility with 8- and 16-bit CPUs, peripherals and other devices. *Eight* levels of prioritized interrupts. Up to 16 individually-addressable DMA devices, with IEEE Standard overlapped operation. User-selectable functions addressed by DIPswitch or jumpers, eliminating soldering. And that's just for openers.

The best part is that all this heady stuff is available *now*! In our advanced processor—a full IEEE Bus Master featuring Memory Map<sup>™</sup> addressing to a full megabyte. Our fast, flexible 16K Static RAM and 64K Dynamic RAM boards. An incredibly versatile and economical 2-serial, 4-parallel Multiple I/O board. 8-bit A/D-D/A converter. Our Double-Density High-Speed Disk Controller. And what is undoubtedly the most flexible front panel in the business. Everything you need for a complete IEEE S-100 system. Available separately, or all together in our new DPS-1 Mainframe!

Whatever your needs, why dump your money into obsolete products labelled "IEEE timing compatible" or other words people use to make up for a lack of product. See the future now, at your Intersystems dealer or call/ write for our new catalog. We'll tell you all about Series II and the new IEEE S-100 Bus we helped pioneer. Because it doesn't make sense to buy yesterday's products when tomorrow's are already here.



Ithaca Intersystems Inc., 1650 Hanshaw Road/P.O. Box 91, Ithaca, NY 14850 607-257-0190/TWX: 510 255 4346



## AN INTRODUCTION TO CP/M—Part 1 CP/M's Structure and Format

by

### Jake Epstein Box 571 Pittsfield, Ma. 01201

This is the first part of tutorial series on CP/M, the most widely used disk operating system for S-100 based microcomputer systems.

CP/M is an operating system written to run on 8080/8085/Z80 based microcomputers. It was written and is currently being supported by DIGITAL RESEARCH, PO BOX 579, PACIFIC GROVE, CALIFORNIA 93950. Their phone is 408-649-3896. Also there is a users group that provides a vehicle for the exchange of software, and currently, it has a quite large and varied list of languages and utility programs written to run under CP/M. There have been several versions of CP/M with the most current being ver. 2.0, and although at present I do not have this version, I will be getting it in the near future. The system that I have now is version 1.4 which DIGITAL RESEARCH continues to market and support. The prices that I have at this writing are \$100 for ver. 1.4 and \$150 for 2.0 which includes a FLOPPY DISKETTE and complete documentation.

In the past, CP/M has been limited to run mainly on 8 inch and 5 inch "floppies", for although there have been tape versions, the majority of use has been with disk-based systems. One of the abilities of ver. 2.0 is hard-disk compatibility which opens up the possibility of tremendous mass memory capability on a micro-computer. More on this in future articles. CP/M uses "SOFT-SECTOR" IBM 3740 format diskettes which store approximately 250,000 bytes of data in single density format on 8 inch disks and 70,000 bytes on the 5.25 inch variety, but double density is available on both systems and quad density is available for the 5.25 inch type. Thus, with a 4-drive dual-density system (DUAL REFERS TO THE ABILITY TO READ BOTH SINGLE AND DOUBLE DENSITY) the mass-memory size is 2 megabytes on 8 inch diskettes. Such large memory capability is simply incredible when one considers computer size and price tag.

What really makes this operating system so attractive for small system users, however, is that it is hardware independent in that once a user has it running, he/she can use CP/M software without having to interface it by writing drivers for his/her system configuration. This is made possible because a group of routines that comprise an area of the system called "BIOS" (BASIC INPUT OUTPUT SYSTEM) is implemented when the user first gets CP/M up and running, and then the operating system calls this area when it needs to do any I/O. Thus many combinations of terminal ports and disk controllers can be used. Currently, there are many disk controllers being manufactured, and several worthwile articles could be written for this column by users of different boards. I have the TARBELL interface, and in a future column, I will discuss the board and my problems in getting it up and running. There are four other areas in the memory map of the system that I will mention here. BDOS (BASIC DISK

OPERATING SYSTEM) has routines that are used by the system to access its system disk drives and thus provides for file management. Next month I will discuss how files are constructed, but for now I will simply list the basic operations provided by BDOS:

SEARCH	FIND A PARTICULAR FILE BY NAME
OPEN	PREPARE A FILE FOR OPERATIONS
	ON IT
CLOSE	CLOSE A PREVIOUSLY OPENED FILE
RENAME	GIVE A FILE A NEW NAME
READ	BRING IN A RECORD (1 SECTOR/
	128 BYTES) OF A FILE
WRITE	STORE ON THE DISK ONE RECORD
	IN AN OPENED FILE
SELECT	CHANGE THE LOGGED ON DISK DRIVE

DIGITAL RESEARCH also uses the term FDOS (FLOPPY-DISK OPERATING SYSTEM) which is actually the combined areas of BIOS and BDOS. The CCP (CONSOLE COMMAND PROCESSOR) can be compared to a keyboard monitor, for the user converses with the operating system via this area by using the command syntax of CP/M. In other words, the operator can accomplish various tasks such as list a directory of files on a disk, or execute a program file on a disk simply by using the terminal that is logged on the system. Finally, there is an area of memory that is used by programs that run under CP/M.

This area, the TPA (TRANSIENT PROGRAM AREA), begins at memory location 0100H, and programs are written by the user to run so that they can access areas of BDOS, BIOS, and CCP to use routines already present in the system. Programs accomplish this through various "SYSTEM CALLS" and thus as I stressed above, a program that uses these calls can be run on any CP/M system. Finally, there is an area from OOH to OFFH that provides for and system memory registers buffers (special storage areas) that are used by the operating system. Below is a memory map of a 16K CP/M system based on an INTEL MDS system BIOS as provided in DIGITAL RESEARCH'S documentation.

In the memory map, TBASE, CBASE and FBASE represent the memory address of the start of each area. TBASE is always equal to 0100 but CBASE and FBASE change with different sized systems. Systems can be made larger or smaller according to the amount of main memory or other

## THE MM-103 DATA MODEM AND COMMUNICATIONS ADAPTER



Both the modem and telephone system interface are FCC approved, accomplishing all the required protective functions with a miniaturized, proprietary protective coupler.

### WARRANTY

One year limited warranty. Ten-day unconditional return privilege. Minimal cost, 24-hour exchange policy for units not in warranty.

### **HIGH QUALITY**

-50 dBm sensitivity. Auto answer. Auto originate. Auto dialer with computer-controlled dial rate. 61 to 300 baud (anywhere over the long-distance telephone network), rate selection under computer control. Flexible, software-controlled, maskable interrupt system.



plus shipping

& handling

Potomac Micro-Magic, Inc.

LOW PRICE\_\$35

Write for brochure: First Lincolnia Bldg., Suite B1 4810 Beauregard St. Alexandria, Va. 22312



For Modem

AND Coupler

**Q**95

Call for further information: VOICE: (703) 750-3727 MODEM: (703) 750-0930 (300 baud)

WTSA"



masiel charge

consideration, but actually the memory map stays essentially the same with only the TPA changing in size for different versions. One final note on the operating system map is that a program may overlay the CCP or FDOS. What this means is that once the program is loaded from disk, it may use areas of memory previously occupied by the CCP or FDOS as long as they are not needed by the program.

On power up, the operating system is either entirely or partially loaded into memory from a CP/M system diskette via a bootstrap loader sequence. Any diskette that has the operating system on it and is in drive 0 is called the "SYSTEM DISKETTE", and if you have a multiple drive system, only the 0 drive needs to have the operating system on it. Tracks 0 and 1 contain the operating system while a directory of all the files on a disk and their locations and the data files are found on the other tracks (2-76 on 8" disk or 2-35 on 5.25" disk). Sector 1 track 00, the very first sector on the disk, contains a loader program, which when placed in memory from 00-7FH will bring in the rest of CP/M when executed. In order to read sector 1, track 0, a bootstrap loader is used that can either be toggled in via a "front panel" or burned into a ROM and executed. In my system which uses a ROM bootstrap, the entire process takes less than 5 seconds. In some systems, different from mine, the BIOS or parts of BIOS such as disk I/O is placed in ROM also. The BIOS contains boot programs to bring CP/M back in after a program has run,

thus after executing a file, if BIOS is not altered, one need only execute the area of BIOS used to bring in the system. Location 000H in memory is reserved for a jump vector to this boot routine, thus to bring in CP/M, all one has to do is to jump to location OOH. If bios is altered however, the entire system has to be rebooted from the starting point using a computer reset command to get control via either a ROM monitor, or a CP/M bootstrap that is initiatied on reset. The main advantage of jumping to location 00 and not reseting the computer is that the former procedure will not alter the TPA or in other words, the memory located from 100H to CBASE (start of CCP). Once back at command level, the user may then save a memory image of the TPA that may be examined, modified, or executed at later time.

I have included the following literal flowchart to help summarize what happens when CP/M is brought in on a system after power up.

In my system which uses the "Tarbell" controler and BIOS, the following dialog occurs:

> TARBELL 36K CPM V1.4 OF 11-13-78 2SIO VERSION. HOW MANY DISKS? 2 A>

#### -continued on page 10-

*		
*	BIOS (BASIC I/O SYSTEM) 3E00-3FFFH	
*	BIOS (BASIC 1/O SISIEM) SEOU-SFFFM	
* * * * * *	FDOS (FLOPPY DISK OPERATING SYSTEM) BDOS+BIOS	******
k	1965 (196111 BISK OTERATING SIBILA) BBOSTBIOD	
*	BDOS (BASIC DISK OPERATING SYSTEM) 3100-3DFFH	
(FBASE)	(	
******	***************************************	*******
*		
ŧ	CCP (CONSOLE COMMAND PROCESSOR) 2900-30FFH	
(CBASE)		
******	***************************************	******
ŧ		
ŧ		
r		
ł		
t i i i i i i i i i i i i i i i i i i i	TPA (TRANSIENT PROGRAM AREA) 0100H-28FFH	
*		
ł		
ł		
(TBASE)		
	***************************************	*******
r		
t -	BUFFER AND STORAGE AREA 0000-FFH	

S-100 MICROSYSTEMS

#### All Lifeboat programs require CP/M, unless otherwise stated.

- 230 DEVELOPMENT PACKAGE Conference of the sector with (sector) and (sector) an INVENTORY CONTROL SYSTEM
   Investigation of adding and planation of the state of the

- GRAMANE-DOHIAN SOFT WARE STSTEM GENERAL LECGER An online system, to batch-ing is required. Entries to other GRAHAM-DORIAN ac-counting backages are automatically posted. User estab-ted of journal entries, trial balances and monthly clos-ings. Keeps 14 month history and provides comparison of ourrent year with previous year. Requires CBASIC2 Supplied in source.

- system. Hequires concernent S499:539 ACCOUNTS RECEIVABLE Creates trial balance reports, prepares statements, ages accounts and records invoices. Provides complete information describing cus-tomer payment activity. Receipts can be posted to diffe-ent ledger accounts. Entrins automatically update GRAHAME ODINA general informatically update system. Requires CGASIC-2. Supplied 1995/539
- PAYROLL SYSTEM Maintains employee master lile. Computes payroll withholding for FICA, Federal and State taxes. Prints payroll register, checks, quartery re-ports and W-2 forms. Can generate ad hoc reports and employee form letters with mail labels. Requires CBASIC-2. Supplied in source code. \$495/332
- 0
- APARTMENT MANAGEMENT SYSTEM F C
- plied in source code. **3495**/335 CASH REGISTER Maintains files on daily sales. Files data by sales person and item. Tracks sales, over-rings, refunds, payouts and total net deposits. Requires CBASIC-2. Supplied in source code. **\$495**/335
- 8
- source listings \$75540 BDS C COMPILER Supports most major features of language, including. Structures, Arrays, Pointers, recursive function evaluation, initiable with library to 8080 binary output. Lacks data initialization, long & float type and static & register class specifiers. Documentation in-cludes °C Programming Language book by Kernighan & Ritchie ē
- WHITESMITHS C COMPLER The utilimate in systems software tools. Produces faster code than Pas-cal with more avenasive facilities. Conforms to the full and Ritchie, and makes available over 75 functions for performing I/O, string manpulation and storage alloca-tion. Linkable to Microsoft REL files. Requires 60X CPM
- Cont. Linkable tv merkesen
   Se30/S30
   POLYVUE/80 Full screen editor for any CRT with
   W creater positioning. Includes vertical and horizontal
   scroling, interactive search and replace, automatic text
   wrap around for word processing, operations for manpulating blocks of text, and comprehensive 70 page manual.
   Sign 5/S 5/S
- POLYTEXT/80 Text formatter for word processing applications. Justifes and paginates source text files. Wil generate form letters with custom lields and conditional processing. Support for Daisy Wheel printers includes variable pitch justification and motion optimization.

- †CP/M for Heath, TRS-80 Model I and PolyMorphic 8613 are modified and must use specially compiled versions of system and applications software for use with CP/M as implemented on Heath and TRS-80 Model I computers.
- C User license agreement for this product must be signed and returned to Lifeboal Associates before shipment may be made. OThis product Includes/Excludes the language
   Smanual recommended in Sundries and Notions above

### Covervices! EIDOS SYSTEMS

KISS — Keyed Index Sequential Search. Offers com-plete Multi-Keyed Index Sequential and Direct Access file management. Includes built-in utility functions for 16 or 32 bit arithmetic, stringrinteger conversion and string compare. Delivered as a relocatable linkable module in Microsoft format for use with FORTRAN-80 or COBOL-

Software with Manual

Richastr burnar to be with Contractor of Cococc S0, etc. S339/523 KBASIC — Microsoft Disk Extended BASIC with all KISS facilities, integrated by implementation of nine additional commands in language, Padage includes KISS.REL as described above, and a sample mail list program 

all Micropro prices are nted!

#### MICROPRO

SUPER-SORT I — Sort, merge, extract utility as abso-lute executable program or linkable module in Microsoft format. Sorts fixed or variable records with data in binary, BCD, Packed Decimal, EBCDIC, ASCII, Itoating, fixed point, exponential, field justified, etc. etc. Even variable number of fields per record SUPER-SORT II - Above available as absolute pro

00	
(M)(L)	gram only\$175/\$25
	SUPER-SORT III - As II without SELECT/EXCLUDE
MO	\$125/\$25

- S125/825 WORD-STAR Menu driven visual word processing system for use with standard terminals. Text formatting performed on sorren. Facilities for text paginate, page number, justify, center and underscore. User can print en document while similaneously edding a second terminal with addressature appropriationing 3445/825 WORD-STAR/MA Unterthet As above with op-tion for production Maining of personaized documents with mail list from Data-Star or NAD. S75/825 WORD-STAR Custometer in NAD. S75/825 standard terminal two bere configurations in the distribu-tion for production Maining of the figurations in the distribu-tion for production Maining of the figuration in the distribu-tion for production Maining of the figuration is the distribu-tion version of WORD-STAR. NAS100

- CBASIC-2 Disk Extended BASIC Non-interactive BASIC with pseudo-code compiler and runtime interpre-ter. Supports full file control, chaning, integer and ex-tended precision variables, etc. \$109/\$15
- PASCAL/M Compiler generates P code from ex- Ended language implementation of standard PASCAL. Supports overlay stand N to obseaddlional procedure centent strong barrier of the obseaddlion at procedure venent strong barrier of sociality with head of sociality type STRING. Untyped lies allow memory image I/O. Requires SeK CP/M. PASCAL/Z Z80 native code PASCAL compiler. Produces optimized, ROMable re-entrant code, All inter- type STRING. Untyped lies allow memory. The pack age indu CPM implifer come and port through The pack age indu CPM implifer come and port through The pack age indu CPM implifer come and port through The pack age indu CPM implifer come and port through The pack age indu CPM implifer come and port through The pack version 1 includes all of lensent With except variant re- cords. Social events with variant records as distings ex- Version 3 Lloarade with variant records and strings. Version 3 Lloarade with variant records and strings. Version 4 Longer All of the pack of the pac
- cords. \$275/\$25 Version 3 Upgrade with variant records and strings ex-pected 2/80. \$395/\$25
- Pacted 2/80. 3395/320 PASCAL/MT Subset of standard PASCAL Gen-erates ROMable 6080 machine code. Symbolic debugger included. Supports interrupt procedures and BCD antih-metic for real vanables. CPM file I/O and assembly lan-guage interface supported Lacks Sets, Enumeration and Record data types. Manual explains BASIC to PASCAL conversion. Requires 32Y. Among package. Requires SMCC (See under Dugital Research.) 50

Structured nices are Systems prices are

STRUCTURED SYSTEMS GROUP GENERAL LEDGER—Interactive and flexible sys-tem providing proof and report outputs. Customization of COA created interactively. Multiple branch accoun-ing centers. Extensive checking performed at data entry for proof. COA correctives. etc. Journal entries may be batched prior to positing. Nosing uses State-ment of Changes in Financial Position Requires CEASIC2. S999:225 ACCOUNTS DECEIVABLE — Does item sectom

- Tenning Carling Carling
- ACCOUNTS PAYABLE Provides aged statements of accounts by vendor with check writing for selected invoices. Can be used alone or with General Ledger and/or with NAD. Requires CBASIC-25699/\$25

Prices and specifications subject to change without notice

Shopping everything List No.9 List #97 model I modelI

Software for most popular 8080/Z80 computer disk systems including NORTH STAR, ICOM, MICROPOLIS, DYNABYTE DB8/2 & DB8/4, EXIDY SORCERER, SD SYSTEMS, ALTAIR, VECTOR MZ, MECCA, 8" IBM, HEATH H17 & H89, HELIOS, IMSAI VDP42 & 44, REX, NYLAC INTERTEC, VISTA V80 and V200, TRS-80 MODEL I and MODEL II, ALTOS, OHIO SCIENTIFIC and IMS 5000 formats.

™The Software Supermarket is a trademark of Lifeboat Associates

Graham-Doian Graham-Doian puiscounted! GRAMAM-DORIAN SOFTWARE SYSTEMS

- - SMAL/80 Structured Macro Assembled Language Package of powerful general purpose text macro proc-essor and SMAL structured language compiler, SMAL is an assembler language with IF-THEN-EDSE, LODOR REPEAT-WHILE, DO-END, BEGINE-END com7/1613 constructs
  - ST04515 SELECTOR III-C2 Data Base Processor to create and mantain multi Key data bases. Prints formatted, softed reports with numerical summaries or mailing labels.Comes with aample applications, including Sales Activity, Inventory, Payables, Raceivables, Churck Regis-Activity, Inventory, Payables, Raceivables, Churck Regis-Activity, Inventory, Payables, Raceivables, Churck Regis-Activity, Inventory, Payables, Raceivables, Church Regis-Activity, Inventory, Payables, Raceivables, Church Regis-CBASIC2 Version 2.Supplied in source code **329**:8230 CBASIC2 Version 2.Supplied in source code **329**:8230 Supplied in source code **329**:8230 Supplied in source code **329**:8230 CBASIC2 Version 2.Supplied in source code **329**:8230 Supplied in source code **329**:820 Sup



- HEAD CLEANING DISKETTE Cleans the drive read/write head in 30 sector 12 bitkette absorbs loose oxide particless ince time is advected for the particles that might hinde it as writer mance of the drive head. Lasts at least 3 months with daily use. Specify 5° or 8°. with daily use. Specify 5" or 8." \$20. ea./\$45. for 3
- Flippy Disk Kit Template and instructions to modify single sided 5¼<sup>a</sup> diskettes for use of second side in sin-the sided through \$12.50
- arige study 3/x doskettes for use of sectors steel in sim-gle study 3/x doskettes for use of sectors steel in sim-gle study are steel and steel and steel and steel and steel floopy disks. Only 1 needed per disketle. Kit contains centering nost, pressure tool, tough 7-mil mylar reinfor-ing nigs. Installation tools and nings to 25 diskettes. Reorders of nings only 25 diskettes PASCAL USER with the total of the total of the total and Pascal/MT users. The doals of articles are steel THE C PROGRAMMON DI PAGCAGE 8 Kernighan and Richt the andred factbook on the language. Recommender to use by BDS C, tiny C, and Whitesmiths C users. 112

 $\star \star \star \star \star \star \star$ 



purchase. The sale of each proprietary software package conveys a license for use on one system only

Lifeboat Associates, 2248 Broadway, N.Y., N.Y. 10024 (212) 580-0082 ,Telex: 220501 (New number!)

Lifeboat Associates

THE

SOFTWARE

MARKET

TM

SUPER-

#### CP/M\* VERSION 2 FOR TRS-80\* MODEL II NOW AVAILABLE

DIGITAL RESEARCH DIGITAL RESEARCH Level (1997) CPIM FLOPPY DISKETTE OPERATING SYS-TEM – Packages supplied on dasketie complete with 8060 assembler, text editor 808 debugger and various ublites plus full documentation. CP/M available complete with shallow in the source of the source of the shall plus many other configurations available of the shall build compared to the shallow of the shallow of the shallow plus many other configurations available of the shallow 1455235 CP/M version 2 (not all formats available immediately) \$170/\$25

MP/M\* \$300/\$50

Lowerprices!

- MAC 8080 Marco Assembler. Full Intel macro defini-tions. Pseudo Ops include RPC, IRP, REPT, TITLE, PAGE, and MACLIB. 280 library included. Produces Intel absolute hex output plus symbols file for use by SID (see billow). 8080 symbolic debugger. Full trace, pass count and break-point program testing system with back-trace and histogram utilities. When used with MAC, provides full symbolic deplug of momory labels and of 370815 uses. 700.7011 \$50(325)
- ZSID As above for Z80. Requires Z80 CPU \$95/\$25

all Microsoft prices are inted! BASIC-80-0

- able length file records \$300/\$25 BASIC COMPILER -- Language compatible with BASIC-80 and 3-10 times faster execution. Produces standard Microsoft relocatable binary output. Includes Macro-80. Also linkable to FORTRAN-80 or COBOL-80 code modules \$350/\$25 C M
- code modules \$350/825 FORTHAN-80 ANSI '66 (except for COMPLEX) plus many extensions. Includes relocatable object com-piler, linking loader, library with manager. Also includes MACRO-80 (see below) \$400/325
- C M
- MACR-0-6f (see bloov) COBOL-60 Level 1 ANS: 74 standard COBOL plus most of Level 2 Full sequential, relative, and indexed the support with variable the names. STRING, UNSTRING, COMPUTE, VARYINGUNTIL, EXTEND, CALL, COPY, SEARCH, 3-dimensional arrays, compound and ab-breviated conditions, nested IF. Powerful interactive screen-handing extensions, includes compatible as-as described under MACRO-80. SE25525
- L M

#### MICRO FOCUS

- HDBS — Hierarchical Data Base System, CODASVL oriented with FiLEs, SETs, FIECAR Dr and TEBM which are allower defined on APD and the Set Contents is sorted, FIFO, LIFO marchical Data Modified Set Contents is sorted, FIFO, LIFO marchical Modified Set relation used supported. Read/Write protection at the FILE level. Supports FILEs which extend over multiple floppy or hard disk devices.

Hold Construction of the second over multiple floppy or hard disk devices.
 MDBS — Micro Data Base Steeph. Full network data base with all testures are the blas multi-level Read/Write protection the to one, one to many, many to many, and many to one SET relationships. Supports the BS files are fully compatible.
 MDBS-DRS — MRS - MRS - MRS - MRS - Restructuring System option within SET is a second without changing existing data.
 HDBS Steep version <u>\$\$760435</u> MDBS-DRS-20 version <u>\$\$760435</u> MDBS-DRS-20 version available at \$75, extra

8080 Version available at \$75. extra.

280 version requires 20K RAM, 800 version requires 24K RAM. (Memory requirements are additional to CP/M and application program, and the second second requires when ordering HDBS or MDBS please specify if the ver-sion required is for 11 Microsoft RB is CPOTRAN 80 COBOL-80, BASIC COMPILER. 2) MBASIC 4. XX, or 3) BASIC 605.0.

#### -continued from page 8-

1. TURN ON POWER

2.	PLACE SYSTEM DISKETTE IN DRIVE 0	
3.	HIT RESET	INITIALIZES ROM BOOTSTRAP LOADER SETS DISK DRIVE 0 TO TRACK 00,SECTOR 1
4.	HIT RUN	ROM BOOTSTRAP LOADER LOADS IN BOOT LOADER FROM SYSTEM DISKETTE TO LOCATION 00-7FH
		COMPUTER JUMPS OUT OF ROM BOOTSTRAP TO THE TO THE BOOT LOADER AT LOCATION 00
		CCP, BDOS, AND BIOS ARE BROUGHT IN AND PLACED IN MEMORY AT THEIR RESPECTIVE LOCATIONS.
		THE COMPUTER JUMPS TO ROUTINE IN BIOS CALLED BOOT WHICH PRINTS A MESSAGE ASKS THE OPERATOR FOR THE NUMBER OF DISK DRIVES IN THE SYSTEM.
5.	TYPE IN AT THE CONSOLE THE NUMBER OF DISK DRIVES IN SYSTEM	BIOS LOGS THE NUMBER OF DISKS, PLACE A JUMP INSTRUCTION TO A BOOT ROUTINE IN BIOS AT LOCATION 000, AND THEN PLACES A JUMP INSTRUCTION TO FBASE (START OF BDOS) AT LOCATION 005H WHICH IS FOR SYSTEM CALLS BY PROGRAMS IN THE TPA.

6. PROMPT IS PRINTED ON CONSOLE TERMINAL

SYSTEM IS READY FOR COMMAND PROCESSING

In the above, 36K is the CP/M memory size, V1.4 stands for version 1.4 of CP/M, and 2SIO VERSION is the type of I/O board used in my system. I typed in 2 to the question "HOW MANY DISKS?" because I currently have two disk drives, and finally the prompt "A>" signifies that drive "A" (drive 0) is the currently logged on disk. Also, memory locations 00-02 contain (C3 03 8A) which is the jump to the boot routine in BIOS as mentioned above, and locations 05-07 contain (C3 03 7D) which is the jump to BDOS to service system calls. All values in hexadecimal.

Hopefully, the above text will give an idea of the structure and initial workings of CP/M on power up and reset. Next month I will discuss the basic command syntax of CP/M, file structure, and diskette mapping. In future articles, I will discuss modifying CP/M for different hardware confurations, using system calls, running utility programs, and implementing I/O STATUS BYTE options.

NEXT MONTH

#### PART 2

CP/M's File Structure and Command Syrtax

### **NEW PRODUCTS**

CP/M VERSION 2.0 MP/M SOFTWARE RELEASED

DIGITAL RESEARCH, P.O. Box 579, Pacific Grove, CA 93950 has announced the release of CP/M Version 2.0. CP/M 2.0 allows for data file management for up to 128 megabytes. The CP/M BDOS, completely table drive, allows definition of as many as 16 logical drives of up to 8 megabytes each. It includes new random access features, separation of files by user tag number and read-only protection of individual files. Other enhancements are contained in the modules and utilities. New manuals include a "System Alteration Guide" and an "Interface Guide" for customizing the software. CP/M 2.0 is upward compatible with previous releases of CP/M.

Also introduced is MP/M 1.0, which is a multiprogramming monitor for 8080, Z80 and 8085 processors. MP/M is also upward compatible with CP/M and uses the CP/M 2.0 file structures.

## MODIFYING THE SDS VDB-8024

by

### Jon Bondy Box 148 Ardmore, Pa. 19003

This article describes how to alter the SDS-8024 Video Board to support all the sophisticated screen editing functions of UCSD PASCAL. Further, it contains a routine for adding PEEK and POKE like functions to UCSD PASCAL and a PASCAL program for burning in an EPROM.

S-100 Bus boards are available with an enormous range of functions, performance and prices. My experience with SD Sales (now SD Systems) computer products has been that they are good quality and reasonably priced. Their ExpandoRam boards are an exception, being of good quality and rock bottom prices.

When SDS introduced their 24 by 80 character VDB-8024 video board I was excited. since the limitations of my memory-mapped 16 by 64 character board were beginning to cause problems for me. I investigated their product, and discovered that it was a "smart" board, with an on-board Z-80, 2708 EPROM firmware to control the board's functions, a 2708 character EPROM, and one of the (at that time) new CRT controller chips, the SMC 5027. The kit was a bit steep at \$320, but the fact that I could customize it made it attractive.

The board works as a small computer system in its own right, accepting data from the main computer and processing it in order to achieve the same functions as a smart terminal. Specifically, it must move the character data into the refresh RAM at the proper location, move the cursor around, and perform whatever "smart" functions, such as random cursor motion, are required. The CRT controller chip, the SMC 5027, shares the refresh RAM with the Z-80, as a DMA device, so that about one half of the memory accesses are made by the 5027 and the remainder by the Z-80.

Those of you who have written drivers for the memory mapped video boards will already know that scrolling all of the characters on the screen up one line is a time consuming business. Most of the CRT controller chips provide ways to perform scrolling rapidly, usually by changing the upper left

S-100 MICROSYSTEMS

character. The 5027 does this, and although it increases the speed of the VDB-8024 board, it also complicates the firmware which drives it. At any given time, the 5027 may "think" that the top of the screen is at any one of 24 locations in the refresh memory, and in order to function correctly, the firmware must keep track of what the 5027 is thinking. In order to fully understand the firmware listing given at the end of the article, you will probably have to read articles or data sheets on the 5027, since a complete discussion of the 5027's features is beyond the scope of this article. Note that discussions of the 5027 have appeared in BYTE and INTERFACE AGE magazines.

I have used computers for over twelve years, and have become a confirmed high level language freak, since the novelty of machine language wore off about seven years ago. I run the UCSD PASCAL operating system exclusively (except when I am forced to use CP/M to re-write my BIOS), so it was important to me that whatever "terminal" I used could support that software system. UCSD PASCAL includes a sophisticated screen editor, and thus requires some special CRT functions, such as erase-to-end-of-line, erase-to-end-ofscreen, random cursor addressing, home and cursor motion controls. The VDB-8024 as delivered included a set of firmware which supported most of these features (and some additional features which I did not need), but did not support the erase-to-end-of functions which I required. I set out to find out how hard it would be to modify the board.

The first step was to get the kit working without any changes. and then to attempt the modifications. The kit went together easily, and there were no problems getting the board to function as advertised. One flaky RAM chip was annoying, but since SDS would not send me a replacement without my first sending them the chip, I replaced it myself rather than go without the board for the weeks the trade might take. At the time that I purchased the kit (May of 1979), the documentation was not exactly correct for the board, but I assume that that has been improved.

SDS includes a listing of their firmware in their instruction book and so it was easy to start thinking about how to modify their software. My first observation was that, although their hardware was fine, their software practices and documentation were rather poor. For instance, they never gave the ports which controlled the SMC 5027 any logical names, using hex instead, as in the following:

```
OUT (8AH),A
LD A,065H
OUT (81H)
LD A,0D7H
OUT (80H)
```

This made it rather difficult for me to read at first, especially since there were no comments about the 5027 ports. When I re-wrote their firmware, I used logical names instead, as in the following:

```
OUT (RESET),A
LD A,065H
OUT (REG1)
LD A,0D7H
OUT (REG3)
```

It would have been nice if the other hex constants could have been named also, but they correspond to a series of bit patterns for controlling the 5027, and are not amenable to short names.

In addition, there appears to be a hardware feature on their board which allows one to turn off the SMC 5027's access to the refresh RAM in order to allow the Z-80 to access it more rapidly. Since this function was not documented anywhere, its use had to be deduced from the schematics. Unfortunately the schematics were not exactly correct either (more on that later).

SDS included a number offunctions of which UCSD PASCAL would not take advantage, including reverse scrolling, underlining, highlighting, blinking, and multiple terminal "speeds". I decided to remove them from my version of the firmware. Also, I did not want the auto-line-feed feature which SDS included, so I re-wrote that area of the firmware. Since I had written my own driver for my memory mapped video board previously, I had incorporated a somewhat unusual manner of performing random cursor addressing. Although there is no standard for this function, many terminals do it by accepting an ESCape character first (1BH), followed by the x- and the y- locations for the cursor. One minor problem with this is that it would seem that only two characters should be required for this function, rather than three. The real problem, however, is that it does not allow for random x- and y-addressing independently. My non-standard method did, so I changed their firmware again.

My method uses (wastes?) the ASCII characters from 80H to 8FH by assigning them the following values. If the character is between 80H (128) and 0D1H (209), it controls the x-address, and the new x-address may be found by subtracting 128 from the character. This allows me to set up x-addresses from zero to 81. If the character is greater than 0d1H, it controls the yaddress, and the new address may be found by subtracting 210 from the character. This allows me to set up yaddresses from zero to 45.

Reading through the SDS firmware was both interesting and confusing, since I had never seen such control oriented code before. The entire "computer system" was dedicated to the single-minded function of processing characters from the computer to the After the power-on reset screen. occurs, the firmware simply sets up the 5027, enables interrupts, and HALTS! It has nothing to do until the first character comes in from the main computer. When the character arrives the processor will be interrupted, so it made sense to write the program that way. Sequences which in a "normal" program would make little sense began to make sense as I realized that sections of unconnected code would be connected when interrupts began to happen.

Because it is interrupt driven, the real action starts at location 38H, where the interrupt service routine (actually the entire program) starts. It inspects the character to see if it is a control character or a displayable character. For control characters, it manipulates the Z-80 registers and the 5027 registers to accomplish the required function. For displayable characters, it simply displays them and moves the cursor.

Since I do not use CP/M unless I have to, I wanted to write this new firmware under UCSD PASCAL. Each release of UCSD PASCAL after Version 1.4 has included an assembler for the machine on which the software runs; in my case it was a Z-80. It seemed as if I could in fact develop the assembler source and object using the UCSD system and its nice screen editor.

I then came to the question of how to program the EPROM from PASCAL. I had intended to program the new EPROM using a Cromenco Bytesaver EPROM programming board, to which I could get temporary access. The Bytesaver actually burns an EPROM by interpreting a "write" access to an EPROM memory location as a request that that EPROM location be programmed. It seemed that if I could write a PASCAL program which repeatedly wrote the required bit pattern into a particular location in memory, then the EPROM could be programmed in PASCAL. In BASIC, this would correspond to using the "peek" and "poke" facilities.

The UCSD Assembler has many features, among them the ability to generate relocatable code and the ability to assemble many modules in one pass, keeping track of them in a kind of directory at the start of each file. I

#### PROGRAM LISTING 1 PEEK & POKE FUNCTIONS

•FUNC POP POP POP POP LD LD	MEMREAD,1 IX IY IY HL E,(HL) D,0	<pre>#PARAM IS ADDRESS #RETURN ADDRESS #POP TWO WORDS OF ZEROS #POP TWO WORDS OF ZEROS #READ ADDRESS #READ BYTE</pre>
PUSH	DE	FRETURN VALUE READ ON STACK
JP	(IX)	FRETURN TO CALLER
∙PROC POP POP POP LB JP	MEMWRITE,2 IX DE HL (HL),E (IX)	<pre>#PARAMS ARE ADDRESS, DATA #RETURN ADDRESS #DATA #WRITE ADDRESS #WRITE BYTE #RETURN TO CALLER</pre>



had to use absolute assembly, to be certain that the bit patterns which were in the file were in fact those which I wanted to burn into the EPROM, and I had to find a way to ignore the directory block, which is 512 bytes long.

Since I had access to the Cromenco Bytesaver board, all I had to do in PASCAL was to read the firmware object file, throw away the first 512 bytes, and then transfer the remaining 1024 bytes repeatedly into the area of memory where the Bytesaver was assigned. That would have been easy, but UCSD PASCAL had no routines corresponding to BASIC's "peek" and "poke"; I had to write them also.

The assembly routines for the "peek" and "poke" functions are given in Program Listing 1 and correspond to a PASCAL FUNCTION ('memread') and a PASCAL PROCEDURE ('memwrite').

The PASCAL program to burn the EPROM is shown in Program Listing 2 and should be reasonably easy to read, since the variable names are clear. Comments in PASCAL are enclosed in curly brackets ("{" and "}"). All PASCAL keywords are written in UPPER case, and all user defined values are in lower case.

PROGRAM LISTING 2

EPROM BURNER PROGRAM

After writing the new firmware and assembling it under UCSD, I burned the EPROM and plugged it in. The first version blew up because I had forgotten a POP instruction, and the stack (placed in an unused area in refresh memory) quickly deteriorated. The second version, was also bad, and this time it took me a while figure out the reason. It seems that SDS had no need for the most significant bit of the data coming from the computer, so it did not even bring it off of the S-100 Bus. I, on the other hand, required it in order to distinguish between my peculiar random cursor addressing functions and normal characters. With the line disconnected, it floated high, and all characters were cursor-control characters. Unfortunately, the schematic was wrong in this instance, and it was only after I looked at the board itself that I discovered it. A simple jumper finished the job.

All in all, the modification was not really that difficult, and the results are quite pleasing. I would not, however, recommend that anyone attempt this unless they are well versed in both hardware and assembly language software. The firmware is tricky, and an understanding of the 5027 controller chip is also necessary in order that all of the code may be understood.

Following is the text of the final firmware package which I created.

```
PROGRAM burn;

TYPE

byte = 0..255;

VAR

code : PACKED ARRAYE0..1023] OF byte;

i, j, addr, count : INTEGER;

infile : FILE;
```

( DEFINE ASSEMBLY LANGUAGE MODULES AS EXTERNAL )
PROCEDURE memwrite(addr, data : INTEGER); EXTERNAL;
FUNCTION memread(addr : INTEGER) : INTEGER; EXTERNAL;

```
REGIN
                                 ( OPEN CODE FILE )
RESET(infile, 'JON:CRT.CODE');
( ASK USER HOW MANY TIMES TO BURN PROM )
WRITE('ENTER LOOP COUNT : ');
READ(count);
( READ THE SECOND 512 BYTE BLOCK OF THE FILE INTO 'CODE' ARRAY )
i := BLOCKREAD(infile,code,2,1);
addr := (15 * 4096) + (8 * 256); ( BYTESAVER ADDRESS )
( BURN THE PROM 'COUNT' TIMES )
FOR i := 1 TO count DO BEGIN
  WRITELN('STARTING PASS ',I);
  FOR J := 0 TO 1023 DO
    memwrite(addr+j,code[j])
  ENDS
C CHECK THE PROM 3
FOR i := 0 TO 1023 DO
  IF (memread(addr + i) <> code[i]) THEN
    WRITELN('ADDRESS ', i, ' IS ', memread(addr + i), ' BUT SHOULD BE ', code[i]);
END.
```

```
continued on page 52
```

## North Star Horizon-COMPUTER WITH CLASS

The North Star Horizon computer can be found everywhere computers are used: business, engineering, home — even the classroom. Low cost, performance, reliability and software availability are the obvious reasons for Horizon's popularity. But, when a college bookstore orders our BASIC manuals, we know we have done the job from A to Z.

Don't take our word for it. Read what these instructors have to say about the North Star Horizon:

"We bought a Horizon not only for its reliability record, but also because the North Star diskette format is the industry standard for software exchange. The Horizon is the first computer we have bought that came on-line as soon as we plugged it in, and it has been running ever since!"

 Melvin Davidson, Western Washington University, Bellingham, Washington

"After I gave a  $\frac{1}{2}$  hour demonstration of the Horizon to our students, the sign-ups for next term's class in BASIC jumped from 18 to 72."

- Harold Nay, Pleasant Hill HS, Pleasant Hill, California

"With our Horizon we brought 130 kids from knowing nothing about computers to the point of writing their own Pascal programs. I also use it to keep track of over 900 student files, including a weekly updated report card and attendance figures." — Armando Picciotto, Kennedy HS, Richmond, California

"The Horizon is the best computer I could find for my class. It has an almost unlimited amount of software to choose from. And the dual diskette drives mean that we don't have to waste valuable classroom time loading programs, as with computers using cassette drives."

— Gary Montante, Ygnacio Valley HS, Walnut Creek, Calif.
 See the Horizon at your local North Star dealer.



North Star Computers 1440 Fourth Street Berkeley, Ca 94710 (415) 527-6950 TWX/TELEX 910-366-7001



## COMPUTERIZED BULLETIN BOARD SYSTEMS

### by Russell Gorr

A complete and up-to-date listing of CBBS facilities across the country. Also a summary of how to access them.

Over the past few years, the number of computer hobbyists who have modems has increased dramatically. In the past year alone, some computer clubs show an increase in modems of four to six times the number of the previous year. The increased number of modems on systems has also caused a proliferation of Computerized Bulletion Board Systems throughout the Personal Computing community.

The Computerized Bulletin Board System, or CBBS, acts as a clearinghouse for information of interest to Personal Computing users. Typical messages left on the system include messages of items for sale, people looking for help with hardware or software, people looking for others with the same type of equipment or applications, rumors and messages to others. Also, a few clubs have put their newsletters on the CBBS for distribution before the printed material is ready.

Most CBBS's are similar in operation, since most have gotten their software from the same source and thus they have only minor differences between them. Most run CP/M similar to the Chicago CBBS operated by Ward Cristensen and Randy Suess. Most are compatible with terminals running at 300 baud, RS-232C, while some can also handle other baud rates (the other most common being 110 baud). Usually the hard part is to get through to the system. Most systems are readily accessible after llPM (the rates are cheaper then also). When you get the dial tone, engage your machine and hit a few carriage returns. From there most systems are self-prompting.

As mentioned earlier, the Chicago CBBS was created by Ward and Randy for members of the Chicago Area Computer/ Hobbyist Exchange club to use. Access to the system is via 110 or 300 baud ASCII terminal at 312-528-7141. When you get the tone, press return several times for CBBS to detect your terminal speed.

Another club with a CBBS is the New England Computer Society. Their CBBS is located in Cambridge Massachusetts. They are using the standard CBBS CP/M software from Ward and Randy. The CBBS runs at 110 or 300 baud. Just hit a few returns once you are on for CBBS to detect your speed. A summary of the Cambridge CCBS commands are as follows:

-CBBS COMMAND SUMMARY-

```
Return = Command List
? = Command Summary
B = Print Bulletins
C = Case Switch
D = Half/Full Duplex Switch
E = Enter Message
     Edit commands are:
          A = Abort
          C = Continue Input
          E = Edit Line
          H = Help
          L = List Lines
          R = Retype Line
          S = Save Message
G = Goodbye (logoff)
H = Helpful Information
K = Kill (delete) message
N = Set (0-9) Null Fill Characters
Q = Quick Summary of Messages
R = Retrieve Messages
S = Summarize Messages
     Search Parameters:
          field = string
          Where fields are:
          F = From
          T = To
```

S-100 MICROSYSTEMS

S = Subject D = Date W = Print Welcome Text

X = Expert mode

-CBBS CONTROL CHARACTERS-

DEL/B/ = Deletes the previous character
 typed

Cntrl-U = Deletes the current line Cntrl-R = Retypes the current line Cntrl-S = Pauses the output (any

character to restart) Cntrl-C = Throws away current printing Cntrl-K = Abort function and return to command

The command summary of the Cambridge CBBS is similar to most that are running CP/M. Some CBBS's have variations of the letter codes, some have more functions while others have a few less (the Akron Ohio CBBS for example does not have the Cntrl-C or Cntrl-K functions).

Since the CBBS's are using RS-232C ASCII, it is easy to access systems in your area that are not of your computer type. You can call up an Apple Bulleting Board or a Forum-80 and also get your messages onto and from those systems. The commands are similar, but will probably have different letter codes than those shown above. The number of ABBS (Apple Bulletin Board System) and Forum-80 (TRS-80 Bulletin Board System) is growing in number rapidly as is the CP/M CBBS's.

Some other CBBS's offer other features as well as being clearinghouses. A few of the Forum-80 systems have dedicated uses. The Family Historian Forum is an "electronic newsletter for the sharing of research problems, suggestions and messages for geneolists across the nation". The Engineer-80 is dedicated to dissemination of engineering related applications for microcomputers. The Memphis Forum-80 handles information on handicapped applications for microcomputers.

One group in the Washington DC area is AMRAD. Their CBBS is accessible via telephone (703-281-2125) or via an amateur radio repeater in McLean, Viginia. Radio access is via the WR4APC 2 meter repeater on 147.81/147.21 MHz. The computer recognizes the call WR4IWG when sent using 45 baud (60 wpm) Baudot RTTY with tones of 2125 Hz (mark) and 2295 Hz (space). When calling the CBBS, the baud rates are 110 or 300 baud. Other computer clubs are also in the planning stages of telephone/repeater set-ups. The South Florida Computer Club is planning a repeater link in the

continued on page 44

### OBSCURE AND DIRTY PROGRAMMING TRICK by Bill Fuller

**Computer Hobbyist Group of North Texas** 

Ever gotten ready to call some subroutine and found that the argument you needed to send it in the A-register was in the B-register because of some previous calculation? And to make things worse you do not have another free register to use to make the swap. So you are forced to make the slow route through main memory to do this data shuffle? Maybe this hasn't happened to you but you might find this technique entertaining. It trades the contents of A and B without the need of any other intermediate storage location. According to Bill Fuller this is analogous to swapping the contents of a bucket of black paint and a bucket of white paint without mixing them. But somehow it works. I will demonstrate by example.

before operation register-A register-B after operation register-A register-B

@onset	11010010	11100101	same	
А₩В→В	11010010	11100101	11010010	00110111
а₩в→а	11010010	00110111	11100101	00110111
А-₩-В→В	11100101	00110111	11100101	11010010

where  $\forall$  = the Exclusive-OR operation.

S-100 MICROSYSTEMS

## THE IMPORTANCE OF THE IEEE S-100 STANDARD

### by Sol Libes

The IEEE S-100 Standard will soon be adopted. What is the significance of this document?

There are currently close to two dozen different manufacturers of S-100 mainframes and 50 manufacturers of over 400 S-100 plug-in boards. This makes the S-100 bus far and away the most popular computer bus system in current use. Further, it is increasing in popularity. Last year five new S-100 mainframes were introduced despite the fact that three S-100 manufacturers went out of business. Their demise however was due to poor management and not a lack of orders.

The fact is that a bus oriented system offers more power and flexibility than integrated systems such as the TRS-80, PET and APPLE. One example of this power is the fact that an S-100 system user can select from seven different 8bit CPU boards (8080, 8085, 8088, Z80, 6502, 6800 and 6809) and five different 16-bit CPU boards (9900, LSI-11, 8086, Z8000 and Pascal Microengine).

However, the S-100 bus, created by MITS in 1975, was only very loosely defined by MITS and many S-100 suppliers changed pin assignments and employed different timing, drive and loading circuits. The result was that many S-100 boards claimed by their suppliers to be S-100 compatible would work in some S-100 systems but not in others. The new IEEE S-100 Standard should eliminate this problem. However, a word of caution is necessary here. The S-100 standard has been in circulation for about a year in proposal form. Some S-100 suppliers have already introduced S-100 products which the manufacturers claim to be "IEEE S-100 compatible" and are in fact compatible with an early version of the proposed standard. Some other suppliers have introduced boards compatible with the later version of the proposed standard which is reprinted

here. In the case of the latter there is little liklihood of compatibility problems. However, in the former there could be problems. Once the standard is formely adopted (hopefully by May) this problem should dissappear.

Secondly, we are moving into a new era of more powerful microcomputer systems. Things MITS did not even envision, when they created the bus. Things like expanding direct memory addressing beyond 64K bytes and multiprocessors on the bus. The new IEEE S-100 standard thus defines these new more powerful applications. It expands memory addressing to 16 megabytes and I/O addressing to 64K ports. It expands the vectored interrupt system to 11 inputs and provides for up to 16 masters on the bus.

This means that the new IEEE S-100 bus is far and away the most powerful microcomputer bus architecture available. The IEEE standard sets the foundation for even greater use and popularity of the bus, so that it will continue to maintain its dominance for many years to come.

I wish to thank Dr. Robert G. Stewart, Chairman of the IEEE-CS Computer Standards Committee, George Morrow of Thinker Toys and Tru Seaborn, editor of IEEE Computer magazine for their assistance in bringing this reprint to S-100 MICROSYSTEMS.

One last caution. The following is still a proposal. At this point it appears to be very close to what will actually be adopted. However, it is possible that there may be some minor changes (e.g. a pin assignment). As soon as the standard is adopted S-100 MICROSYSTEMS will print the revised standard or the changes.



STANDARD SPECIFICATION FOR S-100 BUS INTERFACE DEVICES (DRAFT)

 $\begin{array}{l} Copyright @ 1979 \ \mbox{The Institute of Electrical and Electronics Engineers, Inc.} \\ Reprinted with permission from COMPUTER, 5855 \ \mbox{Naples Plaza, Long Beach, California} \end{array}$ 

This proposed standard eliminates many of the problems in the S-100 bus and upgrades it for 16-bit microprocessors. It is offered here for public comment before submission to the IEEE Standards Board.

## Standard Specification for S-100 Bus Interface Devices

IEEE Task 696.1 / D2 Kells A. Elmquist, InterSystems Inc. Howard Fullmer, Parasitic Engineering Inc. David B. Gustavson, Stanford Linear, Accelerator Center

George Morrow, Thinker Toys

Copyright © 1979 by the Institute of Electrical and Electronics Engineers. Reprinted from *Computer* Vol. 12 No. 7.

Introductory comments by Robert G. Stewart, Chairman, IEEE-CS Computer Standards Committee

The following draft of a proposed standard for the S-100 bus is the culmination of over a year and a half of effort to eliminate many of the bus's problems and to upgrade it to be suitable for 16-bit microprocessors. The address bus has been extended to 24 bits, the data in and data out buses ganged to form a 16-bit wide data bus for 16-bit transactions, and two additional handshaking lines added to permit intermixing of 8- and 16-bit memory cards.

A binary encoded multiple master arbitration bus permits up to 16 masters on the bus. The necessary logic can be implemented in one chip. Additional ground lines, a power fail line, and an error line have been added. Three lines termed NDEF-for not to be defined-have been allotted to allow leeway to implementers for specialized use. Such use must be specified in all literature. Five lines are RFU-reserved for future use. Some lines formerly used for front panel purposes have been deleted, with the intention that such lines can best be handled by a jumper cable from the CPU card to the front panel. A DMA protocol is specified which provides overlap of the control lines at the beginning and end of the transition between permanent and temporary masters. This allows the address, data, and control buses to settle before information is transferred.

As a bit of personal testimony, I implemented the new DMA protocol on my own system, which includes a Digital Systems dual floppy disk interfaced to a MITS Altair 8800, using DMA for disk transfers. The soft error rate, presumably due to glitching on the positive true logic lines, dropped from a situation where a file would be seriously munged in a few hours to the present situation where I can work for days on end without an observable error.

We have observed a new typographic convention in publishing the proposed standard. The use of an overbar to denote electrically low active or negative true logic lines has been replaced by a postfix asterisk to avoid confusion with Boolean negation and permit typing on word processing systems. This is verbalized by the word "star," replacing the prior word "bar." The Boolean negation overbar can be optionally replaced by a prefix minus sign, with parentheses if needed.

The named authors of the standard were evenly divided as to whether the asterisk should be included in logic equations and state diagrams as well as in electrical signal names and timing diagrams. Two authors believe that the asterisk, when thought of as a designator rather than as the negation operator, adds clarity and consistency, and lessens the need to remember or look up the electrically active level when converting from logic to electrical representations. Such use makes logic state diagrams more directly useful for interpreting oscilloscope or logic analyzer waveforms.

The other two authors feel that the inclusion of the asterisk in the name of a logic state or variable is likely to carry with it the implication of logical negation, thus causing the logic statements to be interpreted incorrectly. Furthermore, they assert that many designers think mostly in terms of electrical levels, with high being true, which again causes logic statements to be interpreted incorrectly. They propose to resolve this hazard by removing the electrical information, i.e., the asterisk, from the variable name when it is us-

0018-9162/79/0700-0028\$00.75 © 1979 IEEE

ed in a logic context as opposed to an electrical or timing context.

A compromise has been reached where the asterisk is not used in the context of logic equations, but is included elsewhere in the document. We solicit feedback from the readers on these two points of view.

The S-100 bus subcommittee has been ably chaired by George Morrow and Howard Fullmer. Both of them provided invaluable technical insights which have been incorporated throughout the draft standard. John Walker of Marinchip Systems suggested the method of using 16-bit memory and interface cards interchangeably with 8-bit cards. David Gustavson and Leo Paffrath of SLAC suggested the bus arbitration scheme which has also been implemented on the Department of Energy's Fastbus. Howard Fullmer suggested the DMA overlap protocol which lowers glitching noise. Kells Elmquist of InterSystems offered a critique of the draft published in May 1978 in Computer and provided many useful suggestions for improvement. He carefully investigated numerous timing and electrical alternatives and resolved many open questions relating to the standard. Kells wrote the final version of the draft for submission to and revision by the subcommittee.

The IEEE Computer Society is publishing this standard in draft form to allow you to comment upon it prior to submission to the IEEE Standards Board for adoption as an IEEE standard. For example, should the data bus be extended to 32 bits, and if so, how? Your comments should be sent to George Morrow by August 15, 1979, with copies to Gordon Force. Mr. Morrow's address is:

> George Morrow Thinker Toys 5221 Central Avenue Richmond, California 94804

If you would like to participate in other standardization efforts of the Microprocessor Standards Committee, please contact its chairman:

> Gordon Force Logical Solutions 1128 Amur Creek Court San Jose, California 95051

Finally, preparation of this proposed standard has benefited from the contributions of many individuals and companies. We indeed thank them all.

#### The proposed standard

#### 1.0 General

#### 1.1 Scope

This standard applies to interface systems for computer system components interconnected via a 100line parallel backplane commonly known as the S-100 bus.

It applies to microprocessor computer systems, or portions of them, where

#### COMPUTER

- 1) Data exchanged among the interconnected devices is digital (as distinct from analog).
- 2) The total number of interconnected devices is small (22 or fewer).
- 3) The total transmission path length among interconnected devices is electrically short (25" or less). That is, transmission line propagation delays are rot important.
- 4) The maximum data rate of any signal on the bus is low (less than or equal to 6 MHz).

#### 1.2 Object

This standard is intended:

- 1) To define a rational, general-purpose interface system for designers of new computer system components that will ensure their compatibility with present and future S-100 computer systems.
- 2) To provide the microprocessor computer system user with compatible device families which will communicate in an unambiguous way without modification, from which a modularly expandable computer system may be constructed.
- 3) To enable the interconnection of independently manufactured devices into a single system.
- 4) To specify terminology and definitions related to the system.
- 5) To define a system with the minimum number of restrictions on the performance characteristics of devices connected to the system.
- 6) To define a system that, of itself, is of relatively low cost, and allows the interconnection of low cost devices.
- 7) To define a system that is easy to use.

#### **1.3 Definitions**

The following definitions apply for the purpose of this standard. This section contains only general definitions. Detailed definitions are given in other sections as appropriate.

#### 1.3.1 General system terms

*Compatibility.* The degree to which devices may be interconnected and used without modification, when designed as defined in Sections 2, 3, and 4 of this standard.

*Interface.* A shared boundary between parts of a computer system, through which information is conveyed.

Interface system. The device independent functional, electrical, and mechanical elements of an interface necessary to effect unambiguous communication among a set of devices. Driver and receiver circuits, signal line descriptions, timing and control conventions, message transfer protocols, and functional logic circuits are typical interface system elements.

Preliminary-Subject to Revision

*System.* A set of interconnected elements constituted to achieve a given objective by performing specified functions.

#### 1.3.2 Signals and paths

*Assert.* To drive a signal line to the true state. The true state is either a high or low state, as specified for each signal.

*Bidirectional bus.* A bus used by any individual device, or set of devices, for the two-way transmission of messages, that is, both input and output.

*Bit-parallel.* A set of concurrent data bits present on a like number of signal lines used to carry information. Bit-parallel data bits may be acted upon concurrently as a group or independently as individual data bits.

*Bus.* A set of signal lines used by an interface system, to which a number of devices are connected, and over which messages are carried.

*Byte.* A set of bit-parallel signals corresponding to binary digits operated on as a unit. Connotes a group of eight bits where the most significant bit carries the subscript 7 and the least significant bit carries the subscript 0.

*Byte-serial.* A sequence of bit-parallel data bytes used to carry information over a common bus.

*High state.* The electrically more positive signal level used to assert a specific message content associated with one of two binary logic states.

*Low state.* The electrically less positive signal level used to assert a specific message content associated with one of two binary logic states.

Signal. The physical representation which conveys data from one point to another. For the purpose of this standard, this applies to digital electrical signals only.

Signal level. The magnitude of a signal when considered in relation to an arbitrary reference magnitude (voltage in the case of this standard).

*Signal line.* One of a set of signal conductors in an interface system used to transfer messages among interconnected devices.

*Signal parameter.* That parameter of an electrical quantity whose values or sequence of values convey information.

*Unidirectional bus.* A bus used by a device for oneway transmission of messages, that is, either input only or output only.

*Word.* A set of bit-parallel signals corresponding to binary digits and operated on as a unit. Usually connotes a group of 16 bits where the most significant bit carries the subscript 15 and the least significant bit carries the subscript 0.

#### 1.4 State diagram notation

Each state that an interface function can assume is represented graphically by a circle. A mnemonic is used within the circle to identify the state.

All permissible transitions between states of an interface function are represented graphically by ar-

Preliminary-Subject to Revision

rows between them. Each transition between states may be qualified by an expression whose value must be either true or false. If a state transition is not qualified by an expression it is assumed that transition from one state to another will occur after a minimum time period, as indicated in the timing specifications. An interface function must enter the state pointed to if and only if the driving expression becomes true, or in the case of a time dependent transition, as soon as the minimum specified time has passed.



An expression consists of two parts, a driving expression and a driven expression, separated by a slash (/). The driving expression is mandatory and specifies the conditions necessary for the state transition. The driven expression is optional and is used to indicate signal transitions as a result of the state transition. A signal transition is indicated by the signal name followed by an equal sign (=), followed by an indication of the state attained by the signal as a result of the transition. A driving expression consists of one or more messages used in conjunction with the operators AND ( $a \cdot b$ ), OR (a + b), and NOT (-a). Precedence is defined by parentheses. An example expression is: (driving/driven)

 $A \cdot (B+C)$  / D=F(ALSE), E=T(RUE)

If A AND (B OR C) is true, then D is forced false and E is forced true, and the state transition takes place.

#### 1.5 Logical and electrical state relationships

This standard makes a distinction between the logical function of a signal and its electrical implementation. All equations in this standard are logic equations, not electrical equations (unless otherwise stated), and are written in terms of logic states. The use of the term "active" for the purpose of this standard is synonymous with the logic state true.

There are two types of electrical implementation of the logic states:

Active high signals. Active high signals are represented without a suffix after the signal name mnemonic (i.e. ABCD).

LUGIC STATE	BINARY STATE	ELECTRICAL SIGNAL LEVEL	ELECTRICAL STATE
FALSE (F)	0	CORRESPONDS TO ≤.8 V, CALLED THE LOW STATE.	L
ſRUE (T)	1	CORRESPONDS TO ≥2.0 V,CALLED THE HIGH STATE.	Н

COMPUTER

Active low signals. Active low signals are represented with an asterisk suffix after the mnemonic (i.e. ABCD\*).

I	LOGIC STATE	BINARY STATE	ELECTRICAL SIGNAL LEVEL	ELECTRICAL STATE
	FALSE (F)	0	CORRESPONDS TO ≥2.0 V, CALLED THE HIGH STATE.	Н
	TRUE (T)	1	CORRESPONDS TO ≤.8 V, CALLED THE LOW STATE.	L

In translating a logic equation into an electrical implementation, care must be taken to account for the active-high or active-low character of the electrical signal. For example, the logic equation

 $MWRT = pWR \cdot -sOUT$ , (logic equation)

when implemented electrically, becomes

 $MWRT = (-pWR^*) \cdot -sOUT$ , (electrical equation)

since pWR\* is the electrical signal carrying the pWR information on the bus.

Note that this is equivalent to

MWRT = -(pWR\* + sOUT), (electrical equation)

by deMorgan's theorem; consequently, a single twoinput NOR gate is sufficient to implement MWRT, if it meets the loading and drive requirements.

The edge or change of electrical value of an electrical signal on a timing diagram which causes a transition change of the variable as a logic variable from false to true is:

Signal	Edge
active high	rising
active low	falling

Logic equations in state diagrams are written in terms of logic state, not electrical state.

The suffix asterisk "\*" is not a negation operator. It is a designator (like a comment or footnote) attached to a name, telling the reader what the relationship is between the truth state and the electrical state. That is, this variable is true when the line on the bus is low.

A prefix minus sign "-" represents the logical negation operator and is equivalent to the use of an overbar. Parentheses are used to enclose the negated variable when required for clarity.

#### 1.6 Interface system overview

#### 1.6.1 Interface system objective

The overall purpose of the interface system is to provide an effective communication link over which messages are carried in an unambiguous way among a group of interconnected devices.

#### COMPUTER

Messages in an interface system belong to either of two broad categories:

- 1) Messages used to manage the interface system itself, called interface messages.
- 2) Messages used by the devices interconnected by the interface system, and carried by that system, but not part of the interface system itself (i.e. data). These are called device dependent messages.

The interface system herein described comprises the necessary functional and electrical specifications for interface messages to effect the objective of this standard, but it is beyond the scope of this standard to specify the nature or meaning (other than electrical signal level) of device dependent messages.

#### 1.6.2 Fundamental communication capabilities

An effective communication link requires two basic functional elements to organize and manage the flow of information among devices:

1) A device acting as a bus master.

A device acting as a bus slave.

All data transfer communications between a bus master and a bus slave are carried out in terms of a generalized bus cycle generated by the bus master and responded to by the addressed bus slave.

In the context of the interface system described by this standard:

- 1) A device acting as a bus master has the capability to address all bus slaves, or some portion of them, by generating all interface messages necessary to effect a bus cycle, and has the capability to transfer device dependent messages to or from the addressed slave as a part of that bus cycle.
- 2) A device acting as a bus slave monitors all bus cycles, and has the capability, thus, to be addressed by the bus master and to transfer device dependent messages to or from the bus master.

Bus master and bus slave capabilities occur both individually and collectively in devices interconnected via the S-100 interface system.

#### 1.6.3 Message paths and bus structure

The S-100 interface system consists of a set of signal lines used to carry all information, interface messages and device dependent messages among interconnected devices.

The bus structure is organized into eight sets of signal lines:

- 1) Data bus-16 signal lines. 2) Address bus-16 or 24 signal lines. 8 signal lines.
- 3) Status bus-
- 4) Control output bus-
- 5) Control input bus-6) DMA control bus-
- 8 signal lines. 7) Vectored interrupt bus-
  - 8 signal lines. 20 signal lines.
- 8) Utility bus-

Preliminary-Subject to Revision

5 signal lines.

6 signal lines.

#### 2.0 Functional specification

#### 2.1 Functional partition

Functional devices interconnected via the interface system are divided into two broad classifications, bus masters and bus slaves, according to their relationship to the generation and reception of interface messages.

Devices acting as bus masters are responsible for the initiation of all bus cycles, and for the generation of all signals necessary for the conduction of an unambiguous bus cycle. These signals are termed type M signals, and consist of the address, status, and control buses. Device dependent messages are transmitted and received on the data bus.

Bus masters are subdivided into two classifications, permanent masters and temporary masters. A permanent bus master (generally a CPU) is the highest priority master in the interface system. A temporary master may request the bus from the permanent master for an arbitrary number of bus cycles, and then returns control of the bus to the permanent master. The transfer of bus control from a permanent master to a temporary master and back to the permanent master is termed a DMA cycle.

The difference between a permanent bus master and a temporary bus master is that:

- 1) Only one permanent master may exist within the interface system, whereas up to 16 temporary masters may co-exist in a single system.
- 2) A temporary master is not subject to a DMA cycle, that is, there are no nested DMA operations.

Devices acting as bus slaves are bus cycle receptors. A bus slave monitors all bus cycles and, if addressed during a particular bus cycle, accepts or sends the requested device dependent message on the data lines. While bus masters must generate a specific set of signals in order to assure an unambiguous bus cycle, a bus slave need only examine and generate that subset of bus signals necessary to communicate with bus masters.

#### 2.2 Signal lines

#### 2.2.1 General

The bus is a collection of message paths defined relative to the current bus master. They are:

- 1) Address bus.
- 2) Status bus.
- 3) Data input/output bus.
- 4) Control output bus.
- 5) Control input bus.
- 6) DMA control bus.
- 7) Vectored interrupt bus.
- 8) Utility bus.

The nature and use of each bus is specified in the following sections.

#### Preliminary-Subject to Revision

#### 2.2.2 Address bus

The address bus consists of 16 or 24 bit-parallel signal lines used to select a specific location in memory or a specific input/output device for communication during the current bus cycle.

All bus masters must assert at least 16 address bits, but may assert 24 address bits if extended address capability is desired. Validity of the address bus is defined in 2.7.3.

Table 1 summarizes address usage for various bus cycles.

		Ta	ble 1.		
Address	usage	for	different	bus	cycles.

CYCLE TYPE	STANDARD ADDRESSING	EXTENDED ADDRESSING		
MEMORY READ MEMORY WRITE M1 (OP-CODE FETCH)	A0-A15	A0-A23		
INPUT OUTPUT	A0-A7†	A0-A15		
INTERRUPT ACKNOWLEDGE HALT ACKNOWLEDGE	NONE	NONE NONE		

† see 2.2.2.3

#### 2.2.2.1 Standard memory addressing

The standard memory address bus consists of 16 lines specifying 1 of 64K memory locations. These 16 lines are named A0 through A15, where A15 is the most significant bit.

#### 2.2.2.2 Extended memory addressing

The extended memory address bus consists of 24 lines specifying 1 of 16 million memory locations. These 24 lines are named A0 through A23, where A23 is the most significant bit.

#### 2.2.2.3 Standard input/output device addressing

The standard I/O device address bus consists of 8 lines, A0 through A7, specifying 1 of 256 I/O devices. A7 is the most significant bit.

*NOTE:* The I/O device address has traditionally been duplicated onto the high order address byte, A15-A8. While this is considered acceptable procedure, it is not recommended for new designs as it complicates expansion to extended I/O device addressing.

#### 2.2.2.4 Extended input/output device addressing

The extended I/O device address bus consists of 16 lines, A0 through A15, specifying 1 of 64K devices. A15 is the most significant bit.

#### 2.2.3 Status bus

The status bus consists of eight lines which identify the nature of the bus cycle in progress, and qualify the nature of the address on the address bus.

#### COMPUTER

The mnemonics for status lines always begin with a lower-case s.

The 8 status lines are:

1) Memory read—	sMEMR.
2) Op-code fetch—	sM1.
3) Input—	sINP.
4) Output—	sOUT.
5) Write cycle—	sWO*.
6) Interrupt acknowledge—	sINTA.
7) Halt acknowledge—	sHLTA.
8) Sixteen-bit data transfer request-	sXTRQ*.

The 8 lines on the status bus must be generated by the current bus master.

Validity of the status bus is given in 2.7.3.

#### 2.2.3.1 Status memory write

One relevant status signal is not directly available on the bus, but may be created by the combination of two others. Status Memory Write is defined as:

#### sMemory Write = $(-sOUT) \cdot sWO$ , (logic equation)

that is, status memory write is true when sOUT is false and sWO (write) is true.

#### 2.2.3.2 Status usage chart

Table 2 gives the status word definition for all possible bus cycles. (W) refers to word (16-bit data path) operations; (B) refers to byte (8-bit data path) operations. H=high state. L=low state. X=don't care.

Table 2.

Status usage chart

		SMEMR	sM1	*0Ws	sout	sINP	SINTA	SHLTA	sXTRQ*
STATUS BITS		sN	sh	sV	so	sll	sll	RH	XS
CYCLE TYPE									
MEMORY READ	(B) (W)	H H	L L	H H	.L L	L L	L L	L L	HL
OP-CODE FETCH	(B) (W)	H H	H H	H H	L L	L	L	L	H
MEMORY WRITE	(B) (W)	L L	L L	L L	L L	L L	L L	L L	HL
OUTPUT	(B) (W)	L L	L L	L L	H H	L	L	L L	H
INPUT	(B) (W)	L L	L	H H	L L	H H	L	L L	H
INTERRUPT ACKNOWLEDGE	(B) (W)	L L	X X	H H	L	L	H H	L	H
HALT ACKNOWLEDGE			X	Н	Ē	Ĺ	L	Ĥ	x

- X = DON'T CARE
- w = 16-BIT OPERATION
- В = 8-BIT OPERATION

#### 2.2.4 Data bus

Data input and data output are always specified relative to the current bus master. Data transmitted

#### COMPUTER

by the current bus master to a bus slave is called data output. Data received by the current bus master from a bus slave is called data input.

The data bus consists of 16 lines grouped as two unidirectional 8-bit buses for byte operations and as a single bidirectional bus for 16-bit word operations.

#### 2.2.4.1 Byte operations

Two unidirectional 8-bit buses are used for byte data transfers. Data output appears on the data output bus (DO0-DO7), where DO7 is the most significant bit.

Data input appears on the data input bus (DI0-DI7), where DI7 is the most significant bit.

#### 2.2.4.2 Word operations

For 16-bit data transfers the DI and the DO buses are ganged together, creating a single 16-bit bidirectional bus. Two signal lines control the ganging of the data buses, sixteen request (sXTRQ\*) and sixteen acknowledge (SIXTN\*). When both of these lines are true (in the low state), the data buses are ganged with DO0 corresponding to DATA 0 and DI7 corresponding to DATA 15, the most significant bit.

Complete specification of the 8/16-bit protocol is given in 2.6.

#### 2.2.5 Control output bus

The 5 lines of the control output bus determine the timing and movement of data during any bus cycle. The mnemonics for the control output lines always begin with a lower-case p.

The five lines are:

- 1) pSYNC, which indicates the start of a new bus cycle.
- 2) pSTVAL\*, which in conjunction with pSYNC indicates that stable address and status may be sampled from the bus in the current cycle.
- pDBIN, a generalized read strobe that gates data from an addressed slave onto the data bus.
- 4) pWR\*, a generalized write strobe that writes data from the data bus into an addressed slave.
- pHLDA, the hold acknowledge signal that indicates to the highest priority temporary master that the permanent master is relinquishing control of the bus.

The control output signals are subject to the functional and timing disciplines given in 2.7, 3.8, and 3.9.

#### 2.2.6 Control input bus

The six lines of the control input bus allow bus slaves to synchronize the operations of bus masters with conditions internal to the bus slave (e.g., data not ready), and to request operations of the permanent master (e.g., interrupt or hold).

The six control input lines are:

1) RDY

2) XRDY

Preliminary-Subject to Revision

- 3) INT\*
   4) NMI\*
   5) HOLD\*
- 6) SIXTN\*

#### 2.2.6.1 Ready lines

The ready lines are used by bus slaves to synchronize bus masters to the response speed of the slave. Thus cycles are suspended and wait states inserted until both ready lines are asserted.

The RDY line is the general ready line for bus slaves. It is specified as an open collector line.

The XRDY line is a special ready line commonly used by front panel devices to stop and single step bus masters. As it is not specified as an open collector line, it should not be used by other bus slaves, since a bus conflict may exist.

#### 2.2.6.2 Interrupt lines

The two interrupt lines, INT\* and NMI\*, are used to request service from the permanent bus master.

The INT\* line may be masked off by the bus master, usually via an internal software operation. If the master accepts the interrupt request on the INT\* line, it may respond with an interrupt acknowledge bus cycle, accepting vectoring information from the data bus. The INT\* line is often implemented as a "group interrupt" line in conjunction with the vectored interrupt bus. In this case, INT\* indicates the presence of one or more vectored interrupt requests.

The NMI\* line is a non-maskable interrupt request line, that is, it may not be masked off by the bus master. Accepting an interrupt on the NMI\* line need not generate an interrupt acknowledge bus cycle.

An interrupt request on the INT\* line is asserted as a level, that is, the line is asserted until interrupt service is received. An interrupt request on the NMI\* line, on the other hand, is asserted as a negative going edge, since no interrupt acknowledge cycle need be generated.

Both these lines are specified as open collector lines.

#### 2.2.6.3 Hold request

The hold request line, HOLD\*, is used by temporary bus masters to request control of the bus from the permanent bus master. The HOLD\* line may be masked by the permanent bus master to prevent temporary masters from gaining bus control.

The HOLD\* line is specified as an open collector line, and may only be asserted at certain times. See 2.8.3.

#### 2.2.6.4 Sixteen acknowledge

The sixteen acknowledge line, SIXTN\*, is a response to the status signal sixteen request (sXTRQ\*), and indicates that the requested 16-bit data transfer is possible.

Preliminary-Subject to Revision

The SIXTN\* line is specified as an open collector line. Detailed specification of the use of this line is given in 2.6.

#### 2.2.7 DMA control bus

The eight lines of the DMA control bus are used in conjunction with control bus signals HOLD\* and pHLDA. They arbitrate among simultaneous requests for control of the bus by temporary masters and disable the signal drivers of the permanent bus master, thus effecting an orderly transfer of bus control.

All eight lines of the DMA control bus are specified as open collector lines.

The eight DMA control lines are:

1) DMA0\*

2) DMA1\*

- 3) DMA2\*
- 4) DMA3\*
- 5) ADSB\*
- 6) DODSB\*
- 7) SDSB\*
- 8) CDSB\*

Detailed specification of the use of these lines is given in 2.8.

#### 2.2.7.1 DMA arbitration

The four lines that arbitrate among simultaneous requests for bus control by temporary masters are DMA0\* through DMA3\*. The encoded priority of requesters is asserted on these lines and, after settling, they contain the priority number of the highest priority requester.

Detailed specification of this process is given in 2.8.3

#### 2.2.7.2 Bus transfer signals

Four signals are available on the bus to disable the line drivers of the permanent bus master. They are:

- 1) ADSB\*, address disable.
- 2) DODSB\*, data out disable.
- 3) SDSB\*, status disable.
- 4) CDSB\*, control output disable.

Use of these lines is tightly specified during the transfer of the bus from a permanent master to a temporary master, as given in 2.8.2, and any transfer involving the control output lines should follow a similar protocol.

The address, data, and status signals from the permanent master may be disabled and replaced using these signals as long as the contents of these buses is valid for the current bus cycle as though no replacement had occurred.

#### 2.2.8 Vectored interrupt bus

The eight lines of the vectored interrupt bus are used in conjunction with the generalized vectored interrupt request, INT\*, to arbitrate among eight levels of interrupt request priorities. They are typically implemented as inputs to a bus slave which masks and prioritizes the requests, asserts the generalized interrupt request to the permanent bus master, and responds to the interrupt acknowledge bus cycle with appropriate vectoring data.

The eight lines of the vectored interrupt bus are VI0\* through VI7\*, where VI0\* is considered the highest priority interrupt.

The vectored interrupt lines should be implemented as levels, that is, they should be held active until service is received.

#### 2.2.9 System utilities

#### 2.2.9.1 System power

Power in S-100 systems is distributed to bus devices as unregulated voltages. A total of nine bus lines are used:

1) +8 volts, 2 lines.

2) +16 volts, 1 line.

3) -16 volts, 1 line.

4) GROUND, 5 lines.

Ground lines are distributed across the edge connector such that low impedance grounds are available on both sides of the edge connector, and on both sides of the circuit cards.

Power lines are subject to the specifications given in 3.2.

#### 2.2.9.2 System clock

The system clock,  $\Phi$ , is generated by the permanent master. The control timing for all bus cycles, whether they are cycles of the permanent master or cycles of temporary masters in control of the bus, must be derived from this clock.

This signal is never transferred during a bus exchange operation.

#### 2.2.9.3 CLOCK

This clock is specified as a 2-MHz (0.5 percent tolerance) signal with no relationship to any other bus signal. It is to be used by counters, timers, baud-rate generators, etc.

#### 2.2.9.4 System reset functions

System reset functions are divided into three lines:

1) RESET\*, resets all bus masters.

- 2) SLAVE CLR\*, resets all bus slaves.
- 3) POC\*, power-on clear is active only on power-on, and asserts SLAVE CLR\* and RESET\*.

The POC\* signal is specified as having a minimum active period of 10 msec.

RESET\* and SLAVE CLR\* are specified as open collector lines.

#### COMPUTER

#### 2.2.9.5 Memory write strobe

The memory write strobe, MWRT, must be generated somewhere in the system. It is usually generated by front panel type devices, but is optionally generated by permanent masters or mother boards in systems without front panels. Care must be taken that it is generated at only one point in a given system.

Memory write is defined as:

 $MWRT = pWR \cdot -sOUT$  (logic equation)

#### 2.2.9.6 Phantom slaves

A line, PHANTOM\*, is provided for overlaying bus slaves at a common address location. When this line is activated phantom bus slaves are enabled and normal bus slaves are disabled.

This line is specified as an open collector line.

#### 2.2.9.7 Error

The line ERROR\* is a generalized error line that is asserted when an error of some sort (i.e., parity, write to protected memory) is occurring in the current bus cycle.

This line is specified as an open collector line.

#### 2.2.9.8 Manufacturer specified lines

Three lines which can be specified by individual manufacturers are provided on the bus. These lines, termed NDEF (not to be defined), should only be implemented as options, and shall be provided with jumpers so that possible conflicts may be eliminated.

Any manufacturer MUST specify in detail any use of these lines. Signals on these lines are limited to 5 volt logic levels.

#### 2.2.9.9 Power fail (PWRFAIL\*)

The power fail line indicates impending power failure, and remains true until power is restored and POC\* is true.

#### 2.2.9.10 Reserved lines (RFU)

The five remaining lines are reserved for future use and may not be used for any purpose.

#### 2.2.10 Pin list

Pin connections to the card edge connector shall conform to the list given in Table 3.

#### 2.3 The permanent master interface

#### 2.3.1 General

The permanent master interface provides the capability to transfer device dependent messages to and from all bus slaves. It is responsible for the genera-

Preliminary-Subject to Revision

#### Table 3. S-100 bus pin list.

PIN NO.	SIGNAL & TYPE	ACTIVE LE	VEL	DESCRIPTION
1	+8 VOLTS (B)			Instantaneous minimum greater than 7 volts, instantaneous maximum les than 25 volts, average maximum less than 11 volts.
2	+16 VOLTS (B)			instantaneous minimum greater than 14.5 volts, instantaneous maximum
3	XRDY (S)	Н		less than 35 volts, average maximum less than 21.5 volts. One of two ready inputs to the current bus master. The bus is ready when
4	\//0*/C)	ĩ	0.0	both these ready inputs are true. See pin 72.
4 5	VI0*(S)	L	0.C. 0.C.	Vectored interrupt line 1
6	VI1*(S) VI2*(S)		0.C.	Vectored interrupt line 1.
7		L		Vectored interrupt line 2.
	VI3*(S)	L	0.0.	Vectored interrupt line 3.
8 9	VI4*(S)	L	0.0.	Vectored interrupt line 4.
10	V15*(S) VI6*(S)	L	0.C. 0.C.	Vectored interrupt line 5.
11	VI7*(S)	L	0.C.	Vectored interrupt line 6. Vectored interrupt line 7.
12	NMI*(S)	L	0.0.	Non-maskable interrupt.
13	PWRFAIL*(B)	L	0.0.	Power fail bus signal. (See Section 2.10.1 regarding pseudo open- collector nature)
14	DMA3* (M)	L	0.C.	Temporary master priority bit 3.
15	A18 (M)	Ĥ		Extended address bit 18.
16	A16 (M)	н		Extended address bit 16.
17	A17 (M)	Н		Extended address bit 17.
18	SDSB* (M)	L	0.C.	The control signal to disable the 8 status signals.
19	CDSB* (M)	Ĺ	0.C.	The control signal to disable the 5 control output signals.
20	GND (B)			Common with pin 100.
21	NDEF			Not to be defined. Manufacturer must specify any use in detail.
22	ADSB* (M)	L.	0.C.	The control signal to disable the 16 address signals.
23	DODSB* (M)	L	0.C.	The control signal to disable the 8 data output signals.
24	Φ (B)	н		The master timing signal for the bus.
25	pSTVAL*(M)	L		Status valid strobe.
26	pHLDA (M)	н		A control signal used in conjunction with HOLD* to coordinate bus maste transfer operations.
27	RFU			Reserved for future use.
28	RFU			Reserved for future use.
29	A5 (M)	Н		Address bit 5.
30	A4 (M)	Н		Address bit 4.
31	A3 (M)	н		Address bit 3.
32	A15 (M)	Н		Address bit 15 (most significant for non-extended addressing.)
33	A12 (M)	н		Address bit 12.
34	A9 $(M)$	н		Address bit 9.
35 36	DO1 $(M)$ /DATA1 $(M/S)$	Н		Data out bit 1, bidirectional data bit 1.
37	DO0 (M)/DATA0 (M/S)	Н		Data out bit 0, bidirectional data bit 0.
38	A10 (M) D04 (M)/DATA4 (M/S)	H H		Address bit 10.
39	D05 (M)/DATA5 (M/S)	Ĥ		Data out bit 4, bidirectional data bit 4. Data out bit 5, bidirectional data bit 5.
40	D06 (M)/DATA6 (M/S)	H		Data out bit 6, bidirectional data bit 6.
41	DI2 (S)/DATA10 (M/S)	Н		Data in bit 2, bidirectional data bit 10.
12	DI3 (S)/DATA11 (M/S)	Ĥ		Data in bit 3, bidirectional data bit 11.
43	DI7 (S)/DATA15 (M/S)	Ĥ		Data in bit 7, bidirectional data bit 15.
44	sM1 (M)	Н		The status signal which indicates that the current cycle is an op-code fetch.
45	sOUT (M)	Н		The status signal identifying the data transfer bus cycle to an output device.
16	sINP (M)	Н		The status signal identifying the data transfer bus cycle from an input device.
47	sMEMR (M)	Н		The status signal identifying bus cycles which transfer data from memory to a bus master, which are not interrupt acknowledge instruction fetch cycle(s).
18	sHLTA (M)	Н		The status signal which acknowledges that a HLT instruction has been executed.
19	CLOCK(B)			2 MHz (0.5%) 40-60% duty cycle. Not required to be synchronous with any other bus signal.
i0	GND (B)			Common with pin 100.
<b>51</b>	+ 8 VOLTS (B)			Common with pin 1.
2	— 16 VOLTS (B)			Instantaneous maximum less than -14.5 volts, instantaneous minimum greater than -35 volts, average minimum greater than -21.5 volts.
i3	GND (B)			Common with pin 100.
4	SLAVE CLR* (B)	L	0.C.	A reset signal to reset bus slaves. Must be active with POC* and may also
				be generated by external means.
55	DMA0* (M)	L	0.C.	Temporary master priority bit 0.

Preliminary-Subject to Revision

COMPUTER

٩

PIN NO.	SIGNAL & TYPE	ACTIVE LEVEL		DESCRIPTION		
56	DMA1* (M)	Ĺ	0.C.	Temporary master priority bit 1.		
57	DMA2* (M)	L	0.C.	Temporary master priority bit 2.		
58	sXTRQ* (M)	L		The status signal which requests 16-bit slaves to assert SIXTN*.		
59	A19 (M)	н		Extended address bit 19.		
60	SIXTN* (S)	Ĺ	0.C.	The signal generated by 16-bit slaves in response to the 16-bit request signal sXTRQ*.		
61	A20 (M)	Н		Extended address bit 20.		
62	A21 (M)	Ĥ		Extended address bit 21.		
63	A22 (M)	Н		Extended address bit 22.		
64	A23 (M)	н		Extended address bit 23.		
65	NDEF			Not to be defined signal.		
66	NDEF			Not to be defined signal.		
67	PHANTOM*(M/S)	L	0.C.	A bus signal which disables normal slave devices and enables phantom slaves—primarily used for bootstrapping systems without hardware front panels.		
68	MWRT (B)	Н		pWR → – sOUT (logic equation). This signal must follow pWR* by not more than 30 ns. (See note, Section 2.7.5.3)		
69	RFU			Reserved for future use.		
70	GND (B)			Common with pin 100.		
71	RFU			Reserved for future use.		
72	RDY (S)	н	0.C.	See comments for pin 3.		
73	INT* (S)	L	0.C.	The primary interrupt request bus signal.		
74	HOLD* (M)	L	0.C.	The control signal used in conjunction with pHLDA to coordinate bus master transfer operations.		
75	RESET*(B)	L	0.C.	The reset signal to reset bus master devices. This signal must be active with POC* and may also be generated by external means.		
76	pSYNC (M)	Н		The control signal identifying BS <sub>1</sub> .		
77	pWR* (M)	L		The control signal signifying the presence of valid data on D0 bus or data bus.		
78	pDBIN (M)	Н		The control signal that requests data on the DI bus or data bus from the currently addressed slave.		
79	A0 (M)	н		Address bit 0 (least significant).		
30	A1 (M)	Н		Address bit 1.		
31	A2 (M)	Н		Address bit 2.		
32	A6 (M)	Н		Address bit 6.		
33	A7 (M)	н		Address bit 7.		
34 35	A8 (M)	H		Address bit 8.		
55 86	A13 (M)	H		Address bit 13.		
87	A14 (M) A11 (M)	H H		Address bit 14. Address bit 11.		
38	D02 (M)/DATA2 (M/S)	Н		Data out bit 2, bidirectional data bit 2.		
39	D03 (M)/DATA3 (M/S)	н		Data out bit 3, bidirectional data bit 3.		
90	D07 (M)/DATA7 (M/S)	H		Data out bit 7, bidirectional data bit 7.		
91	DI4 (S)/DATA12 (M/S)	Н		Data in bit 4 and bidirectional data bit 12.		
2	DI5 (S)/DATA13 (M/S)	H		Data in bit 5 and bidirectional data bit 13.		
3	DI6 (S)/DATA14 (M/S)	Н		Data in bit 6 and bidirectional data bit 14.		
)4	DI1 (S)/DATA9 (M/S)	Н		Data in bit 1 and bidirectional data bit 9.		
15	DIO (S)/DATA8 (M/S)	Н		Data in bit 0 (least significant for 8-bit data) and bidirectional data bit 8.		
16	sINTA (M)	H		The status signal identifying the bus input cycle(s) that may follow an accepted interrupt request presented on INT*.		
7	sW0* (M)	L	0.0	The status signal identifying a bus cycle which transfers data from a bus master to a slave.		
8	ERROR* (S)	L	0.C.	The bus status signal signifying an error condition during present bus cycle.		
9	POC* (B)	L		The power-on clear signal for all bus devices; when this signal goes low, it must stay low for at least 10 msecs.		

tion and timing of all bus cycles while it has control of the bus, and is capable of generating all possible bus cycles. trol of the bus is always returned to the permanent master.

The permanent master normally has control of the bus. It may relinquish bus control to a temporary bus master via a hold operation for an arbitrary number of cycles. Upon completion of the hold operation con2.3.2 Permanent master state diagram

The permanent master interface shall be implemented so as to conform to the state diagram given in Figure 1.

Preliminary-Subject to Revision

#### 2.3.3.1 Bus state 1

The initial bus state,  $BS_1$ , is the state in which the status and address buses are in transition to their values for the new bus cycle. pSYNC goes true in the middle of the  $BS_1$  state, indicating the beginning of a new bus cycle.

#### 2.3.3.2 Bus state 2

Bus state 2,  $BS_2$ , is the state during which the address and status lines become stable. When they are guaranteed stable the pSTVAL\*, status valid strobe, is activated.

The ready lines and the sixteen acknowledge line are sampled during the BS<sub>2</sub> state.

#### 2.3.3.3 Wait state

The wait state,  $BS_w$ , is entered if the ready line sampled in  $BS_2$  indicates that the addressed bus slave is not ready for data transfer. The ready line is sampled once every clock cycle until a ready condition is indicated. When the ready condition is indicated the  $BS_2$  state is completed and the  $BS_3$  state entered.

The  $BS_w$  state is thus used to synchronize bus cycles generated by bus masters with the response speed of assorted bus slaves.

#### 2.3.3.4 Bus state 3

Bus state 3,  $BS_3$ , is the bus state during which the data transfer actually takes place between the master and the addressed slave.





#### 2.3.3.5 Idle bus states

After completion of the  $\mathrm{BS}_3$  state, the master may enter one or more idle bus states.

While in an idle bus state the generalized data strobes, pWR\* and pDBIN, must not be active, and pSTVAL\* must not be asserted in conjunction with pSYNC active.

#### 2.3.3.6 Hold accept

Permanent masters must be configured to conditionally accept hold operations from temporary masters. This function may be gated off under hardware or software control, to allow indivisible test and set operations. If hold is enabled and active, the permanent master will enter the hold state HS following a BS<sub>3</sub> state, and pHLDA will be asserted.

The permanent master remains in the hold state until the hold request HOLD\* becomes false.

Hold operations always take priority over interrupt operations.

#### 2.3.3.7 Interrupt accept

If hold request is not active, if execution of the current instruction is complete, and if interrupts are enabled and an interrupt is being requested, then the permanent master accepts the interrupt request at the end of the  $BS_3$  state. In the case of a vectored interrupt, the next bus cycle may be an interrupt acknowledge bus cycle. In the case of a non-maskable interrupt, the response is usually a transfer to a predetermined location.

#### 2.3.4 Required signals for permanent masters

#### 2.3.4.1 Output signals

The following signals are output signals from permanent masters to bus slaves:

- 1) A0-A23<sup>†</sup>.
- 2) All status signals.
- 3) All control output signals.
- Data output signals (8 or 16 depending on processor type).
- 5)  $\Phi$ , the system clock.

#### 2.3.4.2 Input signals

The following signals are required input signals to permanent masters:

- 1) The control input signals, except NMI\* and SIXTN\*.
- 2) Data input signals (8 or 16 depending on processor type).
- 3) The four disable signals ADSB\*, DODSB\*, SDSB\*, CDSB\*.
- 4) RESET\*.

† A16 through A23 are optional on permanent masters.

COMPUTER

Preliminary—Subject to Revision

#### 2.3.5 Dummy mastering

In cases where a number of processors co-exist in a single system as temporary masters, it may prove inefficient from a systems point of view to implement a permanent master.

In such a case it is permissible that the permanent master be implemented as a dummy, that is, as a device that conducts no bus cycles, but only supplies an arbitration interval so that the DMA control bus may settle.

The dummy master takes control of the bus between temporary masters, asserting the control output bus in the null state, and passes the bus to the next requester after an arbitration interval of one clock cycle.

Required output signals for dummy masters are the control output signals, and the system clock  $\Phi$ . Input signals are HOLD\* and CDSB\*.

#### 2.4 The temporary master interface

#### 2.4.1 General

The temporary master interface provides the capability to transfer device dependent messages to and from a selected set of bus slaves. The temporary master thus differs from the permanent master in that it need not generate all possible bus cycles.

The temporary master requests control of the bus from the permanent master. If the bus is granted, the temporary master is responsible for the generation and timing of all bus cycles until it returns control to the permanent master.

Since up to 16 temporary masters may co-exist in a single system, a protocol has been developed to arbitrate among simultaneous bus requests. Detailed specification of this protocol is given in 2.8.3.

#### 2.4.2 Temporary master state diagram

The temporary master interface shall be implemented so as to conform to the state diagram given in Figure 2.

#### 2.4.3 Temporary master state descriptions

#### 2.4.3.1 Arbitration (ARB)

If more than one temporary master is present in the system, bus requesters must arbitrate for the bus as given in 2.8.3.

During the arbitration sequence, bus requesters try to assert their priorities on the arbitration bus, and the contents of the arbitration bus are compared with each requester's priority.

If the contents of the arbitration bus is of higher priority than the locally attempted priority assertion, then a higher priority requester is present in the system, and the low priority requester removes its low order bits from the arbitration bus. Thus, after some settling time, the priority of the highest priority requester is present on the arbitration bus. This re-

#### COMPUTER

quester is granted the bus on the rising edge of hold acknowledge.

#### 2.4.3.2 Bus transfer states (XS I and XS II)

Since the bus has positive polarity control signals, extreme care must be taken in bus transfer operations to avoid erroneous pulses on the control lines.

In general terms, this is accomplished by specifying that both the permanent master and the temporary master drive the control lines in specified logic states during the bus transfer.

Detailed specification of this operation is given in 2.8.2.

#### Proposed S-100 bus layout-Quick reference

pin 1	+8 Volts (B)		pin 51	+8 Volts (B)	
pin 2	+ 16 Volts (B)		pin 52	- 16 Volts (B)	
pin 3	XRDY (S)	н	pin 53	GND	
pin 4	VI0* (S)	L	pin 54	SLAVE CLR* (B)	L
pin 5	VI1* (S)	L	pin 55	DMA0* (M)	L
pin 6	VI2* (S)	L	pin 56	DMA1* (M)	L
pin 7	VI3* (S)	L	pin 57	DMA2* (M)	L
pin 8	VI4* (S)	L	pin 58	sXTRQ* (M)	L
pin 9	VI5* (S)	L	pin 59	A19	н
pin 10	VI6* (S)	L	pin 60	SIXTN* (S)	L
pin 11	V17* (S)	L	pin 61	A20 (M)	Н
pin 12	NMI* (S)	L	pin 62	A21 (M)	Н
pin 13	PWRFAIL* (B)	L	pin 63	A22 (M)	н
pin 14	DMA3* (M)	L	pin 64	A23 (M)	Н
pin 15	A18 (M)	н	pin 65	NDEF	
pin 16	A16 (M)	н	pin 66	NDEF	
pin 17	A17 (M)	Н	pin 67	PHANTOM* (M/S)	L
pin 18	SDSB* (M)	L	pin 68	MWRT (B)	Н
pin 10	CDSB* (M)	Ē	pin 69	RFU	
pin 20	GND		pin 70	GND	
pin 20	RFU		pin 70	NDEF	
pin 21	ADSB* (M)	L	pin 72	RDY (S)	н
		L	Charles and the second states and the	INT* (S)	L
pin 23	DODSB* (M)	н	pin 73	HOLD* (M)	L
pin 24	Φ (B)	L	pin 74		L
pin 25	pSTVAL* (M)	н	pin 75	RESET* (B)	Н
pin 26	pHLDA (M)	п	pin 76	pSYNC (M)	
pin 27	RFU		pin 77	pWR* (M)	L
pin 28	RFU		pin 78	pDBIN (M)	Н
pin 29	A5 (M)	H	pin 79	A0 (M)	Н
pin 30	A4 (M)	H	pin 80	A1 (M)	Н
pin 31	A3 (M)	н	pin 81	A2 (M)	н
pin 32	A15 (M)	н	pin 82	A6 (M)	Н
pin 33	A12 (M)	н	pin 83	A7 (M)	н
pin 34	A9 (M)	н	pin 84	A8 (M)	н
pin 35	DO1 (M)/DATA1 (M/S)	н	pin 85	A13 (M)	н
pin 36	DO0 (M)/DATA0 (M/S)	н	pin 86	A14 (M)	н
pin 37	A10 (M)	Н	pin 87	A11 (M)	н
pin 38	DO4 (M)/DATA4 (M/S)	Н	pin 88	DO2 (M)/DATA2 (M/S)	Н
pin 39	DO5 (M)/DATA5 (M/S)	Н	pin 89	DO3 (M)/DATA3 (M/S)	н
pin 40	DO6 (M)/DATA6 (M/S)	Н	pin 90	DO7 (M)/DATA7 (M/S)	н
pin 41	DI2 (S)/DATA10 (M/S)	н	pin 91	DI4 (S)/DATA12 (M/S)	н
pin 42	DI3 (S)/DATA11 (M/S)	н	pin 92	DI5 (S)/DATA13 (M/S)	н
pin 43	DI7 (S)/DATA15 (M/S)	н	pin 93	DI6 (S)/DATA14 (M/S)	н
pin 44	sM1 (M)	н	pin 94	DI1 (S)/DATA9 (M/S)	н
pin 45	SOUT (M)	н	pin 95	DIO (S)/DATA8 (M/S)	н
pin 46	sINP (M)	н	pin 96	sINTA (M)	н
pin 47	SMEMR (M)	н	pin 97	sWO* (M)	L
pin 48	SHLTA (M)	н	pin 98	ERROR* (S)	L
pin 40 pin 49	CLOCK (B)		pin 90	POC* (B)	Ľ
pin 49 pin 50	GND		pin 99		
	GNU		DEI 100	GNU	

Preliminary-Subject to Revision

#### 2.4.3.3 Bus cycle

The definition of bus cycle states is the same as that for the permanent master interface, given in 2.3.3.1 through 2.3.3.5.

An arbitrary number of bus cycles may be performed by the temporary master before returning control to the permanent master.

#### 2.4.4 Required signals for temporary masters

#### 2.4.4.1 Output signals

The following are required output signals for a temporary master interface:

- 1) Address lines A0-A23<sup>†</sup>.
- 2) All status signals.
- 3) All control output signals ††.
- 4) Data output lines.
- 5) DMA arbitration lines DMA0\*-DMA3\*.
- 6) Hold request, HOLD\*.

2.4.4.2 Input signals

The following are required input signals for a temporary master interface:

† Note: Temporary masters must generate A16-A23; they need only generate falses or lows on these 8 lines, however.

 $^{\dagger\dagger}$  Note: Temporary masters should provide a jumper on the pSTVAL\* line, as 8080 CPUs of old design do not transfer this line with the control output lines. In this case all bus masters use the same pSTVAL\* signal.



Figure 2. Temporary master state diagram.

- 1) The ready lines, RDY and XRDY.
- 2) Hold acknowledge, pHLDA.
- 3) Data input lines.
- 4) The system clock,  $\Phi$ .

#### 2.5 The slave interface

A slave device responds to a bus cycle initiated by a bus master. Memory and input/output devices are examples of bus slaves.

A slave device may request service by a bus master by generating an interrupt request.

#### 2.5.1 Slave interface state diagram

The slave interface shall conform, in general, to the state diagram given in Figure 3. Slave interfaces need not have both read and write capability.

#### 2.5.2 Slave state definitions

#### 2.5.2.1 Slave idle state

The slave idle state,  $S_i$ , is a passive state with respect to the bus.

The slave monitors the stream of bus cycles to determine if it is selected for the current bus cycle.

The slave may be performing internal operations while in the idle state.

The assertion of SLAVE CLR\* forces all slaves into the idle state.

#### 2.5.2.2 Slave setup

A slave moves from the slave idle state to the setup state,  $S_s$ , when it has been addressed by the current bus cycle. This is an operation internal to the slave which sets up a data transfer with a bus master. If a



Figure 3. Slave interface state diagram.

COMPUTER

Preliminary-Subject to Revision

slave can tolerate spurious transitions from the idle state to the setup state, then the device select signal may be decoded statically from the address and status buses. If a device cannot tolerate spurious transitions, the device select line should be decoded in conjunction with the status valid strobe, pSTVAL\*.

If synchronization is required by the slave before the data transfer may take place, the ready line is asserted false during this state until the device is ready for data transfer.

#### 2.5.2.3 Slave read

Data from the addressed slave is gated onto the data bus during the slave read state, S<sub>r</sub>. The generalized read strobe governs the transition to this state.

When device select becomes false the slave returns to the idle state.

#### 2.5.2.4 Slave write

Data from the current bus master is written into the slave during the active period of the generalized write strobe, pWR\*.

When device select becomes false the slave returns to the idle state.

#### 2.5.2.5 Interrupt request state

If a slave requires service by a bus master, an interrupt request may be generated by the slave. The interrupt should be held active until the slave is serviced, or until SLAVE CLR\* is asserted.

#### 2.5.3 Required signals for slave interfaces

Slave interfaces need only receive and generate that subset of bus signals necessary for communication with masters.

#### 2.6 8/16-bit data transfer protocol

#### 2.6.1 General

Implementation of the 8/16-bit data transfer protocol allows both 8-bit and 16-bit parallel data transfers over the bus, and hence allows both 8-bit masters and 16-bit masters and slaves to co-exist in a single system. For 16-bit transfers the two unidirectional 8-bit data buses are ganged to form a single 16-bit bidirectional data bus.

Two lines are assigned to control the ganging of the data bus:

- 1) sXTRQ\*, status output from the master, which indicates a request for a 16-bit data transfer.
- 2) SIXTN\*, an acknowledge input to the master, which indicates that a 16-bit data transfer is possible.

Use of the sixteen acknowledge line SIXTN\* permits the use of current design 8-bit memory boards without modification. When SIXTN\* is false, a 16-bit transfer may be accomplished by two sequential single-byte transfers.

#### 2.6.2 8-bit data paths

The current bus master requests an 8-bit transfer by not asserting sXTRQ\*.

Byte data output from the master to the addressed slave is asserted on the data output bus, DO0 through DO7.

Byte data input from the addressed slave to the current bus master is asserted on the data input bus, DI0 through DI7.

#### 2.6.3 16-bit data paths

The current bus master requests a 16-bit transfer by asserting sXTRQ\*.

If the addressed slave is capable of a 16-bit parallel data transfer, it asserts SIXTN\*, as shown in the timing diagram (see page 52).

Sixteen-bit data transfer is then conducted via the ganged data buses, where DO0 = DATA0, and DI7 = DATA15.

#### 2.6.4 Memory organization

Memory devices capable of both 8-bit and 16-bit parallel data transfers are organized, as shown in Figure 4, as two banks of 8-bit memory, a high-byte bank and a low-byte bank. These data banks may be activated either together or separately, depending on the condition of the sixteen request status line, sXTRQ\*.

#### 2.6.4.1 Byte references

When sXTRQ\* is not asserted, memory references are single-byte transfers.



Figure 4. 8/16-bit memory organization.

COMPUTER

Preliminary—Subject to Revision

The proper location in memory is selected by the address output on address lines A1 through A15 (A23 for extended addressing systems), while the A0 line selects the high byte or the low byte. A0 equals 0 selects the high byte of the 16-bit word, while A0 equals 1 selects the low byte of the word.

See Figure 5 for address usage.

In the 8-bit mode, data output from the master, on the DO bus, is connected to the data input lines of both memory banks; the low-byte data input lines are connected directly to the DO bus, and the high-byte data input lines are connected to the DO bus via a two-to-one multiplexer controlled by sXTRQ\*.

Data output from the memory banks is routed to Tri-State<sup>†</sup> bus drivers A and B in Figure 4. One of these drivers is enabled when the read strobe is activated, depending on the condition of A0. The selected byte is thus available to the master on the DI bus.

#### 2.6.4.2 Word references

When sXTRQ\* is asserted by the master, and SIXTN\* is asserted by the slave, memory references are double-byte transfers.

Address lines A1 through A15 (A23 in extended address systems) select the proper word from memory. The condition of the A0 bit does not enter into the decoding or addressing for word references.

See Figure 5 for address usage.

In the 16-bit mode, data output from the bus master is asserted on the 16 signal lines of the DO bus and the DI bus. The multiplexer on the data input lines now routes the high-byte data, on the DI bus, to the data input lines of the high-byte bank. Low-byte data, on the DO bus, is connected to the data input lines of the low-byte bank.

Data output from the memory banks is routed through buffers A and C to their respective data

<sup>+</sup>Tri-State is a trademark of National Semiconductor.



Figure 5. 8/16-bit address and data usage.

Preliminary-Subject to Revision

paths. Both A and C will be enabled by the read strobe.

#### 2.6.5 Sixteen acknowledge (SIXTN\*)

Implementation of the sixteen acknowledge line allows the use of 8-bit memory boards in a 16-bit system without modification, but with a reduction in maximum system bandwidth.

If a 16-bit master requests a 16-bit transfer, but the addressed slave is not capable of such a transfer, the sixteen acknowledge lines will not be asserted.

The master will respond in one of two ways, by generating an error trap or by conducting the transfer in byte-serial fashion.

#### 2.6.5.1 Byte-serial response

If the sixteen acknowledge line is not activated after a specified period, circuitry may be included on bus masters to conduct the requested 16-bit transfer as two consecutive byte operations, thus assembling the requested 16-bit word while holding the master in a wait state.

For this process to occur, the sixteen acknowledge line must meet the timing specifications for the ready line inputs.

#### 2.6.5.2 Error response

If circuitry does not exist on the master to conduct the requested 16-bit transfer as two consecutive byte operations, an error condition shall result immediately, with ERROR\* asserted.

#### 2.7 Fundamental bus cycle timing

#### 2.7.1 General

This section deals with the fundamental timing concepts involved in the standard bus cycle. Detailed specification of the timing parameters discussed in this section is given in 3.8 and 3.9.

The standard bus cycle is a pseudo-synchronous cycle, that is, the timing of the control signals bears a specified relationship to the master system clock  $\Phi$ .

All data transfers, including read or write cycles, 8or 16-bit transfers, memory or input/output device transfers, and interrupt acknowledge are conducted on the bus as a standard bus cycle.<sup>†</sup>

Figure 6 shows the fundamental timing for a standard bus cycle, with a single wait state inserted by the addressed slave.

#### 2.7.2 Address and status buses

The beginning of a new bus cycle is indicated by the rising edge of the pSYNC signal, which closely follows the rising edge of the system clock,  $\Phi$ .

The address and status buses are changing to their values for the new cycle during the beginning of the

† See possible exception, section 2.7.5.3.

COMPUTER

pSYNC interval. Shortly after they can be guaranteed stable on the bus, the status valid strobe, pSTVAL\*, is asserted. pSTVAL\*, decoded in conjunction with pSYNC, indicates to all bus slaves that stable address and status may be sampled from the bus.

The position of the status valid strobe within the pSYNC interval is independent of the system clock,  $\Phi$ . This affords the designer of bus masters considerable flexibility in interfacing different processors to the bus. The status valid strobe should be positioned within the pSYNC interval such that the delay between guaranteed status on the bus and the activation of the status valid strobe is as close to the minimum specification as possible, thus maximizing memory and device access time.<sup>†</sup>

In order to prevent false cycle starts in bus slaves, only one negative edge of the status valid strobe may occur while pSYNC is asserted.

Address and status information is thus stable on the bus from the negative transition of the status valid strobe during pSYNC, and is held stable until a specified period after the trailing edge of the data strobe (pDBIN in the read case, and pWR\* in the write case). This hold time ensures that false decoding of the address and status information will not occur at the end of the bus cycle.

#### 2.7.3 Ready and sixteen acknowledge lines

The sixteen acknowledge line, since it may be used to place the bus master in a wait state while a requested 16-bit transfer is conducted in byte-serial fashion, is subject to the same timing constraints as the ready lines.

The ready lines are first sampled by the bus master on the rising edge of the system clock during the BS 2 state, and if active, the master enters a wait state, sampling the ready line once every clock cycle on the rising edge of the system clock until the slave is ready for data transfer.

A minimum setup time before the rising edge of the system clock, and a minimum hold time after sampling must be met for the proper operation of the ready lines.

The time between the active edge of the status valid strobe and the sampling of the ready line may be very short. Hence, it is recommended practice not to make assertion of the ready line dependent on pSTVAL\*.

Data output, address, and status are held stable during wait states.

#### 2.7.4 Read cycles

#### 2.7.4.1 General

There are four types of read cycles: op-code fetch (M1), memory read, input, and interrupt acknowledge. These cycles are all similar with respect to tim-

 $\dagger$ Note: The  $\Phi 1$  signal output from current 8080 processor boards meets all the specifications as a status valid strobe. Hence, these boards meet the bus cycle specification without modification.

#### COMPUTER

-8

ing, but make different use of the status bits and the address bus. See Tables 1 and 2.

#### 2.7.4.2 The read strobe

The generalized read strobe pDBIN is used to gate data from an addressed slave onto the data bus during a read operation. The read strobe is asserted true by the bus master after a minimum specified time from the assertion of the status valid strobe.

It is held true during any inserted wait states, and returns to the false state, returning the data bus to the high impedance state, shortly before the address and status buses are allowed to change.

#### 2.7.5 Write cycles

#### 2.7.5.1 General

There are two possible types of write cycles on the bus, a memory write cycle and an output cycle.

These two cycles are similar with respect to timing, but make different use of the status bits and address bus. A special write strobe, MWRT, is generated for memory cycles.

#### 2.7.5.2 The write strobe

The generalized write strobe, pWR\*, is used to write data from the data bus into the addressed bus slave. The write strobe may be asserted by the master after the completion of the pSYNC interval.

Data out on the data bus must be guaranteed valid for a specified period both before and after the activation of the write strobe. Hence, either the leading or the trailing edge of the write strobe may be used to strobe data into the addressed slave.

Address and status information must be held valid for a specified period of time from the trailing edge of the write strobe.



Figure 6. Bus cycle fundamental timing relationships.

Preliminary-Subject to Revision

While the generalized write strobe is activated for all write cycles, the memory write strobe is activated for memory write cycles only. The memory write strobe is usually generated by front-panel devices, if they exist in the system, as a function of bus memory write or a front-panel deposit. If front-panel devices do not exist the memory write strobe must be generated somewhere in the system, but at only one point. This circuit should be designed such that it generates the memory write strobe for all bus masters. Jumpers shall be provided to allow extra circuits to be disabled. The memory write strobe, MWRT, is defined as:

 $MWRT = pWR \cdot -sOUT$ , (logic equation)

that is, memory write is true when pWR is true and sOUT is false.

The memory write strobe must follow the pWR\* strobe by not more than a specified period.<sup>†</sup>

#### 2.8 Special bus operations

#### 2.8.1 General

This section describes two special bus operations related to DMA operations, that is, the transfer of

 $^+Note$ : Historically the MWRT strobe has been generated by frontpanel devices to accomplish the deposit function. In such a case, the MWRT strobe is asserted while the front-panel holds the CPU in a wait state during a memory read cycle. Note that the status will indicate a read cycle and the pDBIN strobe will be active.

While this is acceptable procedure for 8-bit systems, and 8-bit memories should respond to MWRT as well as pWR\*, it is not permissible in 16-bit systems as a conflict will exist on the bidirectional data bus. A front-panel could be implemented either as a temporary master, or integrated into the CPU.





bus control from the permanent bus master to a temporary bus master for an arbitrary number of bus cycles, and the return of control to the permanent bus master.

These two operations are:

- 1) The bus transfer protocol.
- 2) The arbitration protocol among simultaneous bus requesters.

#### 2.8.2 Bus transfer protocol

#### 2.8.2.1 General

When a temporary bus master has been granted the bus by the permanent bus master, control must be transferred to the temporary master in such a way that spurious signals are not generated on the control output lines, causing false bus cycles. Since some of the control output signals are of positive polarity, extreme care must be taken in this operation. In general, the specified bus transfer protocol accomplishes this by having the permanent master and the temporary master drive the control output lines simultaneously at specified levels during the bus transfer.

#### 2.8.2.2 Bus transfer state diagram

The bus transfer operation shall be implemented so as to conform to the bus transfer state diagram given in Figure 7.

#### 2.8.2.3 Bus transfer state definitions

#### 2.8.2.3.1 Idle

The idle state signifies that the temporary master is either involved in internal operations, and does not require the bus, or that it is waiting for the bus to become free so that it may assert its bus request.

#### 2.8.2.3.2 Arbitration

If a temporary master desires the bus, and HOLD is false and pHLDA is false, the temporary master enters the arbitration sequence, where it contests with other bus requesters for control of the bus.

Detailed specification of this process is given in 2.8.3.

#### 2.8.2.3.3 Bus grant

Priority assertions on the arbitration bus settle in the interval between the assertion of a hold request and a hold acknowledge. At the rising edge of the hold acknowledge signal the bus is granted to the highest priority requester, enabling the bus transfer operation for that requester.

If the bus is not granted to a requester, that requester returns to the idle state.

The bus grant state is termed MINE.

COMPUTER
#### 2.8.2.3.4 Transfer state one, XS I

The bus transfer sequence begins with transfer state one, XS I. The bus transfer control circuit asserts the following signals together:

- 1) ADSB\*
- 2) SDSB\*
- 3) DODSB\*

disabling the address, status, and data output drivers of the permanent bus master and enabling the control output drivers of the temporary master. Both the permanent master and the temporary master are now driving the control output lines. These lines are required to have the following levels during this time.

Signal	Logic state	Electrical level
1) pSYNC	$\mathbf{F}$	$\mathbf{L}$
2) pSTVAL*	$\mathbf{F}$	$H^{\dagger}$
3) pDBIN	F	$\mathbf{L}$
4) pWR*	F	Н
5) pHLDA	Т	Н

The transfer state is terminated by the assertion (by the bus transfer control circuit) of the CDSB\* line, disabling the control drivers of the permanent master and enabling the address, status, and data out drivers of the temporary master. The temporary master now has complete control of the bus and begins its first bus cycle.

#### 2.8.2.3.5 Bus cycles

Any number of standard bus cycles are then conducted by the temporary bus master. Bus control is never transferred between cycles. When the temporary master is done, the process proceeds to XS II, transfer state two.

#### 2.8.2.3.6 Transfer state two

Transfer state two, XS II, is the mirror image of the sequence in XS I. The state begins with the release of the CDSB\* signal, enabling the control output drivers of the permanent master and disabling the address, status, and data output drivers of the temporary master.

Both the temporary master and the permanent master drive the control output lines for the remainder of XS II at the levels prescribed for XS I.

The state is ended by the release of other disable signals and HOLD\*, enabling the address, status, and data out drivers on the permanent master, and disabling the control output drivers of the temporary master. The permanent master now has complete control of the bus and the temporary master returns to the idle state.

#### 2.8.2.4 Bus transfer timing relationships

#### 2.8.2.4.1 General

The fundamental timing relationships for a bus

†See note in section 2.4.4.1.

COMPUTER

transfer and a single DMA bus cycle are given in Figure 8.

Relationship to the bus transfer states is shown in boxes at the bottom of the figure.

Detailed specification of these times is given in 3.10 and Table 5.

#### 2.8.2.4.2 Tset

A minimum time between the rising edge of the hold acknowledge signal and the assertion of the disable signals in XS I allows time for completion of the preceding bus cycle.

#### 2.8.2.4.3 Top

The time that both the temporary master and the permanent master must drive the control output signals has a specified minimum to assure a smooth bus transfer.

Assertion of the XFER II signal, or CDSB\*, is specified relative to the rising edge of the system clock,  $\Phi$ , so that the assertion of this signal may be used by the temporary master as a cycle start signal.

### 2.8.2.4.4 T<sub>dh</sub>

The "done" signal is a signal internal to the temporary master. This signal should not be asserted until the hold time for data output, status, and address signals in the standard bus cycle has been met.

#### 2.8.2.4.5 Trel

Completion of the reverse bus transfer XFER II shall precede the release of the pHLDA signal by a minimum specified time.



Figure 8. Bus transfer and single bus cycle.

Preliminary-Subject to Revision



Figure 9a. Bus arbitration diagram.



Figure 9b. Bus arbitration example.

Preliminary-Subject to Revision

#### 2.8.3 Bus arbitration protocol

In a system which allows more than one master to use the system bus, for example a CPU permanent master and several temporary masters such as DMA controllers or multiple CPUs, some means must be provided to determine which device will be allowed to control the bus at any given time.

The bus arbitration system uses four bus lines for arbitrating among 16 temporary masters. These lines are driven by open collector drivers, and are pulled high by pullup resistors. Each temporary master has a unique priority number which it asserts on the arbitration bus at an appropriate time. A higher binary number indicates a higher priority.

The temporary masters compare the priority appearing on the active-low open-collector bus with the priority they are asserting, starting with the most significant bit. If disagreement is detected by any temporary master at any given bit position, then another temporary master must be asserting that priority bit and thus must have a higher priority. In that case all less significant bits are removed by the detecting temporary master. All more significant bits agree, and thus need not be removed, and the bit which disagreed must have been a 0 and thus was not asserted. Leaving the agreeing bits asserted reduces system noise caused by the redistribution of driving currents in the bus, and speeds settling of the correct priority on the arbitration bus. This process is a continuous asynchronous parallel process, not a sequential bit-by-bit process as it may seem from the above description. Incorrect comparisons will occur and be removed as the bus lines settle for as long as four bus delays (not related to the choice of four bus lines) plus logic delays.

The four lines which comprise the arbitration bus are DMA0\* through DMA3\*, where DMA3\* is the most significant bit. These lines, in conjunction with HOLD\* and pHLDA, control the bus arbitration process.

#### 2.8.3.1 Bus arbitration implementation

An implementation of the bus arbitration protocol is shown in Figures 9a and 9b.

Any implementation shall obey the rules summarized in section 2.8.4.

#### 2.8.3.2 Bus arbitration state definitions

#### 2.8.3.2.1 IWANT

The IWANT state is an internal state for a temporary master which has determined that a bus access is necessary and thus wishes to arbitrate for bus control.

Temporary masters may not assert their priorities nor remove them at arbitrary times, or the arbitration bus may be in transition when the result is needed. A temporary master may assert its priority and the HOLD\* bus request only if (1) pHLDA is not asserted (the permanent master has the bus), and (2) HOLD\* is not already asserted. This guarantees an ample time to settle the arbitration bus before the granting of the bus on the rising edge of pHLDA.

This scheme usually results in the first requester winning the bus. Only if simultaneous bus requests occur will the arbitration have any effect. This, however, is not improbable, since multiple unsuccessful requesters will become synchronized by waiting for the falling edge of pHLDA.

#### 2.8.3.2.2 Priority compare states

The priority comparison states, C3 through C0, are the states where each requester compares the priority it is attempting to assert on the arbitration bus with the priority actually on the arbitration bus. Though C3 through C0 are shown and described as sequential, they are actually parallel processes. While disagreement occurs at any bit position, less significant bits are removed from the arbitration bus. If no disagreement persists after the settling time, the requester has the highest priority and will be granted the bus on the rising edge of pHLDA, proceeding to the state "MINE", where the bus transfer begins. All requesters continue to assert their priorities on the arbitration bus until the falling edge of pHLDA. Thus the priority number of the current bus master is available on the DMA bus while pHLDA is true. If the permanent master has the bus, pHLDA will be false.

A temporary master that wins the bus continues to assert its priority and HOLD\* until its bus cycles are complete. A temporary master that loses the bus continues to assert its priority bits not turned off by the arbitration process, but must remove its assertion of the HOLD\* line, so that the winner may indicate that it is finished by releasing HOLD\*. A losing requester in this state is said to be in the "WAIT" state.

#### 2.8.3.3 Bus arbitration timing relationships

Figure 10 shows two possible cases of the bus arbitration procedure. The first of these is a case where the requester has no competition; it requests the bus and the bus is granted. The second case shows the requester waiting for the bus to be free, arbitrating for the bus and losing, and arbitrating for the bus and winning.

#### 2.8.3.3.1 No competition

When the temporary master determines that it requires the bus, it raises the internal signal IWANT. In this case, the rising edge of IWANT finds the pHLDA signal unasserted, meaning the permanent master has the bus, and the HOLD\* signal unasserted, meaning that no other devices are requesting the bus. The temporary master may then assert the HOLD\* signal and assert its priority on the arbitration bus. The ISME signal is the result of the arbitration process, and is asserted if none of the bit-wise comparisons on the arbitration bus fail. This arbitration result is clocked by the rising edge of the pHLDA signal, creating the bus grant signal MINE.

When the temporary master is finished with the bus, the IWANT signal is released, releasing the HOLD\* signal and resetting the bus grant signal, MINE. The permanent master releases the pHLDA signal, and all assertions are removed from the arbitration bus.

#### 2.8.3.3.2 Wait-lose-win

In this example the requester raises its IWANT signal, but finds the bus already busy and must wait to assert its bus request and priority until the falling edge of pHLDA.

The requester arbitrates for the bus during try 1, but another requester has a higher priority and the arbitration result ISME is low at the rising edge of pHLDA, indicating a loss in the arbitration process. The losing requester removes its assertion of the HOLD\* signal, but continues to assert the non-conflicting high-order bits of its losing priority until the falling edge of pHLDA. At the falling edge of pHLDA, the process repeats, but this time results in a win for the requester.

#### 2.8.4 Summary of arbitration protocol

Figures 9A and 9B represent an example, not a required implementation. Any implementation which obeys the rules may be used. The rules which must be obeyed by a temporary master are:

- 1) HOLD\* may be asserted only when it is not already asserted and pHLDA is low.
- 2) HOLD\* must be removed when pHLDA rises if another controller has asserted higher priority.
- 3) HOLD\* must be removed when the controller no longer needs the bus.
- 4) Priority must be asserted whenever HOLD\* is asserted, and must remain asserted until the next falling edge of pHLDA.



Figure 10. Bus arbitration timing diagrams.

Preliminary-Subject to Revision

#### COMPUTER

- 5) The priority level must be user-selectable by switches and asserted by open-collector drivers on bus lines DMA3\*-DMA0\*.
- 6) The most significant bit of the priority level (appearing on DMA3\*) must be compared with the priority asserted. If the line is asserted low but not by this temporary master, all less significant priority bit assertions must be removed. Similarly, bits DMA2\*, DMA1\*, and DMA0\* must be examined and possible less significant conflicting bits removed.
- 7) If no lines are asserted low except those asserted by this temporary master after sufficient settling time, this temporary master has highest priority and may take the bus when pHLDA rises.
- 8) Logic implementations must be such that settling of the arbitration circuitry and bus will be completed between the assertion of HOLD\* and the rise of pHLDA.

#### 2.9 Interrupt protocol

The purpose of an interrupt system is to allow peripheral devices to suspend the operation of a bus master in an orderly way and to request that the master service the requesting peripheral. When service is complete, the bus master returns to the operation from which it was interrupted.

The interrupt protocol is comprised of an 8-level vectored interrupt system and a non-maskable interrupt. A complying master need only implement INT\*.

#### 2.9.1 Vectored interrupts

#### 2.9.1.1 Vectored interrupt requests

Eight levels of vectored interrupt requests are issued on the vectored interrupt lines, VI0\* thru VI7\*, where VI0\* is the most significant interrupt priority level. Vectored interrupt requests, however, may be rotated, masked individually, or "fenced out" by the interrupt control slave, and hence the priority levels are not fixed. Requests on the VI lines should be asserted as levels, that is, they should be held active until service is received. A slave which asserts a VI line need take no further action to generate an interrupt. It is assumed that if interrupt acknowledge cycles occur, an interrupt controller somewhere in the system will respond appropriately.

The generalized interrupt request line, INT\*, is implemented as a communication line between the interrupt controller and an interruptable master. Any slave or interrupt controller, using the INT\* line, must respond appropriately to any interrupt acknowledge cycles. The interrupt controller is not required to use INT\*. A vectored interrupt may occur without INT\* ever being asserted.

#### 2.9.1.2 Interrupt acknowledge

The interrupt acknowledge cycle is a standard bus read cycle. The interrupt acknowledge cycle requests

#### Preliminary-Subject to Revision

vectoring information from the interrupt controller to be asserted on the data bus during pDBIN.

Since no address information is asserted during an interrupt acknowlege cycle, only one interrupt controller may exist on the bus. If multiple interrupt controllers exist, they must either be "daisy chained" to avoid possible bus conflicts, or polled by the bus master.

#### 2.9.2 Non-maskable interrupt (NMI\*)

The non-maskable interrupt is an optional control input to bus masters. This interrupt is not maskable by a software instruction, and takes priority over other interrupt requests. The NMI\* line may be used in the implementation of the special condition lines,ERROR\* and PWRFAIL\*.

NMI\* is an open collector line. The bus master shall respond to negative going transitions on the NMI\* line.

#### 2.10 Special condition lines

Two special condition lines, PWRFAIL\* and ERROR\*, are available on the bus. Their use is optional.

#### 2.10.1 Power-fail pending (PWRFAIL\*)

This line indicates an impending system power failure. It is specified that this line shall be activated at least 50 msecs before the local voltage regulators drift out of specification.

The line stays low until the power-on clear signal is activated. This implies that either a normally closed relay or a battery powered circuit drive the power fail line. The circuit driving this line must meet the electrical specifications for an open collector line.

#### 2.10.2 ERROR\*

This is a generalized error line that indicates that the current bus operation is producing an error of some sort (i.e., memory parity error, write to protected memory, inability to accommodate 8-bit slaves, etc.)

The ERROR\* line should be implemented as a trap. All relevant information about the error-causing cycle—address, data, status, device number (for temporary masters)—should be latched on the falling edge of ERROR\*.

ERROR\* is implemented as an open collector line.

#### 3.0 Electrical specifications

#### **3.1 Application**

This section defines the electrical specifications for interface devices to be used in S-100 bus systems. Proper operation of these devices also depends on two other factors:

1) Short physical distance between devices.

Relatively low electrical noise.

The electrical specifications for the bus driver and receiver circuits do not imply a particular technology, unless otherwise noted.

All specifications apply over the temperature range  $T_a=0\,^{\circ}\mathrm{C}$  to  $70\,^{\circ}\mathrm{C}.$ 

#### 3.2 Power distribution

Power in S-100 systems is distributed as unregulated DC power at three voltages, +8 volts, +16volts, and -16 volts. Because these voltages are on adjacent lines it is relatively easy to short these lines on card removal. Therefore, bleeder resistors or other constant loads sufficient to discharge all three supplies rapidly are recommended.

#### 3.2.1 + 8 volt specification

Instantaneous minimum must be greater than +7 volts, instantaneous maximum less than 25 volts, and average maximum less than 11 volts.

#### 3.2.2 + 16 volt specification

Instantaneous minimum must be greater than 14.5 volts, instantaneous maximum less than 35 volts, and average maximum less than 21.5 volts.

#### 3.2.3 - 16 volt specification

Instantaneous maximum must be less than -14.5 volts, instantaneous minimum greater than -35 volts, and average minimum greater than -21.5 volts.

#### 3.3 General signal discipline

Other than the power lines noted above, all signals on the bus are limited to positive signal levels between 0 volts and +5 volts, and may not have loaded rise or fall times less than 5 nsecs.

#### **3.4 Driver requirements**

#### 3.4.1 Driver types

Three types of bus drivers are defined:

- An active driver, either in the high state or in the low state or in transition, which has the capability to accept current in the low state and to provide current in the high state.
- 2) An open collector driver, which will not accept or provide current in the high state. A  $1000\Omega \pm 5\%$ pullup resistor to +5 volt or equivalent must be provided somewhere in the system for open collector lines. It is recommended that these pullup resistors be provided on the bus. However, implementation on the permanent master is also acceptable.
- 3) A Tri-State driver, which has the capability to be in the high-impedance state as well as in the high and low states.

#### 3.4.2 Driver specifications

Specifications for bus drivers shall be as follows:

Low state (V $_{\rm OL}$ ):	Output voltage less than or equal to $+0.5$ volts at 24 mA sink current.		
High state ( $V_{OH}$ ):	Output voltage (for active and Tri-State drivers) greater than or equal to $+2.4$ volts at 2 mA.		

The leakage current for Tri-State drivers in the high-impedance state is specified as not greater than  $\pm 25 \,\mu$ A.

The internal capacitive load of a driver shall not exceed 15 pF at 25 °C whether in the active or the highimpedance state.

The rise and fall times of bus drivers should be minimized, subject to 3.3. In no case should the rise or fall times exceed 50 nsec at rated capacitive load.

#### 3.5 Receiver specifications

The specifications for receivers on the bus shall be as follows:

Low state:	A voltage less than or equal to $+0.8$ volts shall be recognized as a low
	state.
High state:	A voltage greater than or equal to $+2.0$ volts shall be recognized as a
	high state.

Bus receivers shall source no more than 0.5 mA at 0.5 volts and sink no more than 50  $\mu$ A at 2.4 volts.

Bus receivers shall have diode clamp circuits to prevent excessive negative voltage excursions.

Additional noise immunity is afforded by the use of Schmitt-type receiver circuits. Recommended hysteresis for such receivers should be greater than or equal to 0.4 volts.

#### 3.6 Bidirectional signals

Some interface signals, such as the data bus, are combined Tri-State drivers and receivers. For each function these devices must meet the same specifications as separate drivers and receivers.

The total internal capacitive load for a line transceiver shall not exceed 20 pF at 25 °C.

#### 3.7 Card-level bus loading

At the card level, the following specifications apply:

- 1) The total capacitive load on any bus input shall not exceed 25 pF.
- 2) A card may not source more than 0.5 mA at 0.5 volts nor sink more than  $80 \,\mu\text{A}$  at 2.4 volts on any signal line except for DMA0\*, DMA1\*, DMA2\*, DMA3\*, PHANTOM\*, and PWRFAIL\*. On these lines a card may not source more than 0.4 mA at 0.5 volts.

Preliminary-Subject to Revision

#### COMPUTER

#### 3.7.1 Bus termination

All bus lines except the power and ground lines may be terminated to reduce bus noise using a circuit equivalent to



where V=2.6 volts  $\pm$  0.2 volts and R is no less than  $180\Omega(\pm 5\%)$ .

Open collector lines may have a combination pullup and termination scheme using a circuit equivalent to



where V=2.6 volts  $\pm$  0.2 volts,  $R_1$  = 1.5KQ  $\pm$  5%, and  $R_2$  should be no less than 180Q ( $\pm$ 5%).

#### 3.8 Read cycle timing specification

Figure 11a depicts the read cycle timing waveforms with the pertinent timing parameters shown. Table 4 specifies these parameters.

#### 3.9 Write cycle timing specification

Figure 11b depicts the write cycle timing waveforms with the pertinent timing parameters shown. Table 4 specifies these parameters.

#### 3.10 Ready and sixteen request timing specification

Figure 12 depicts RDY, XRDY, and SIXTN\* timing waveforms during read and write cycles, with pertinent timing parameters shown. Table 4 specifies these parameters.

#### 3.11 Bus transfer timing specification

Figure 8 depicts bus transfer timing waveforms with the pertinent timing parameters shown. Table 5 specifies these parameters.

#### 4.0 Mechanical specifications

#### 4.1 Application

This section defines the mechanical specifications for standard interface systems.

#### 4.2 Connector type

The card edge connector is a 100-pin (dual 50) connector with contacts spaced on 0.125" centers. It is nominally designed for printed circuit boards 0.062" thick.

The connector is subject to the specifications in 4.2.1 and 4.2.2.

#### 4.2.1 Electrical considerations

- 1) Voltage rating: 200 volts DC, minimum pin to pin.
- 2) Current rating: 2.5A per contact.
- 3) Contact resistance: 50 m $\Omega$  maximum at rated current after 100 insertions.
- 4) Insulation resistance:  $1000 M\Omega$  minimum.

#### 4.2.2 Connector spacing

Connectors should be spaced 0.75 inches -0.01 inches center to center.





Preliminary-Subject to Revision

COMPUTER

COMPUTER

Preliminary—Subject to Revision

		MIN.(NSECS)	MAX.(NSECS)
t <sub>CY</sub>	Φ PERIOD	166	2000
t <sub>CYH</sub>	Φ PULSE WIDTH HIGH	0.4t <sub>CY</sub>	
tCYL	Φ PULSE WIDTH LOW	0.4t <sub>CY</sub>	
tosy	DELAY <b>Φ</b> HIGH TO pSYNC HIGH;	10	0.4t <sub>CY</sub>
	DELAY & LOW TO pSYNC LOW		
t <sub>SY</sub>	pSYNC PULSE WIDTH HIGH	0.7t <sub>CY</sub>	
t <sub>STΦ</sub>	pSTVAL* LOW PRIOR TO $\Phi$ LOW DURING pSYNC	0	
t <sub>ST</sub>	pSTVAL* PULSE WIDTH HIGH	50	
tST	pSTVAL* PULSE WIDTH LOW	50	
t <sub>STSY</sub>	pSTVAL* FALLING EDGE PRIOR TO pSYNC HIGH	0	
tAST	ADDRESSES STABLE PRIOR TO pSTVAL* LOW DURING pSYNC HIGH	70	
tSST	STATUS STABLE PRIOR TO pSTVAL* LOW DURING pSYNC HIGH	40	
t <sub>DB</sub>	pDBIN PULSE WIDTH HIGH	0.9t <sub>CY</sub>	
tSTDB	DELAY pSTVAL* LOW TO pDBIN HIGH	20	
tDBSY	DELAY pDBIN LOW TO pSYNC HIGH	0	
tDBAS	HOLD TIME FOR ADDRESSES AND STATUS AFTER pDBIN LOW	50	
t <sub>DBZ</sub>	DELAY pDBIN LOW TO SLAVE DI DRIVERS HI-Z		25+0.1t <sub>CY</sub>
t <sub>DBZ</sub>	DELAY pDBIN HIGH TO SLAVE DI DRIVERSACTIVE	10	$25 + 0.1t_{CY}$
t <sub>ACC</sub>	DELAY pSTVAL* LOW TO DATA VALID		
t <sub>SDB</sub>	DATA VALID SETUP TIME TO pDBIN LOW		
twe	pWR* PULSE WIDTH LOW	0.9t <sub>cv</sub>	
TSTWR	DELAY pSTVAL* LOW TO pWR* LOW	30	
twrsy	DELAY pWR* HIGH TO pSYNC HIGH	0	
tDWR	SETUP TIME DO VALID TO pWR* LOW	0.1t <sub>CY</sub>	
tWRASD	HOLD TIME ADDRESSES, STATUS, AND DO FROM pWR* HIGH	0.2t <sub>CY</sub>	
twrmr	DELAY pWR* LOW TO MWRT HIGH; DELAY pWR* HIGH TO MWRT LOW		30
t <sub>RDY</sub>	SETUP TIME RDY, XRDY, SIXTN* TO $\phi$ RISING	80	2007.03
toRDY	HOLD TIME RDY, XRDY, SIXTN* AFTER $\phi$ RISING	70	

Table 4.	<b>Read/write</b>	cycle	timing	parameters.
----------	-------------------	-------	--------	-------------

Figure 11b. Write cycle timing diagram.



43



Figure 12. Timing of RDY, XRDY, and SIXTN\* during read and write cycles.

Table 5. Bus transfer timing parameters.

DELAY pHLDA TO ADSB*, SDSB*, DODSB*	30
TIME BOTH TEMPORARY AND PERMANENT MASTER DRIVE THE CONTROL	
OUTPUT LINES	0.5t <sub>CY</sub>
HOLD TIME ADDRESS, STATUS, AND DATA OUT DURING DMA CYCLE	0.2t <sub>CY</sub>
SETUP TIME, END OF BUS TRANSFER TO pHLDA RISING EDGE	20
	TIME BOTH TEMPORARY AND PERMANENT MASTER DRIVE THE CONTROL OUTPUT LINES HOLD TIME ADDRESS, STATUS, AND DATA OUT DURING DMA CYCLE

#### 4.3 Board size specification

shown in the figure is pin 50. Pin 100 opposes pin 50 on the back side of the board.

Circuit boards shall conform to the board size specifications given in Figure 13. The edge connector pin

Total board depth shall not exceed 0.65". Nominal board thickness is 0.062".





Preliminary-Subject to Revision

COMPUTER

	AL Birmingham CA Canoga Park CA Fresno CA Hawthorne CA Huntington Beach CA Lawndale CA Long Beach CA Los Altos CA Los Angeles	Birmingham Microcomputer Group San Fernando Valley ABBS California CBBS Hawthorne ABBS Kors-Meyer Electronics ABBS Computer Components Assoc of Orange County Homebrew Computer Club San Fernando CBBS	-942-6621 213-340-0135 209-638-6392 213-675-8803 714-964-4346 213-370-3160 213-428-4718 415-948-1474 213-843-5390	AB BS AB BS A BBS AB BS AB BS	8AM-5PM @ 300 baud 7:15AM-11PM
	CA Marina Del Ray CA San Diego CA San Diego CA San Diego CA San Diego CA San Fransisco CA Santa Clara CA Signal Hills CA Pasedena CA Westminster	Apple Corps of San Diego(Computer Merchant). Bill's ABBS (Peoples Message System) Stan Skoglund (Infobit) CBBS San Diego Computer Society CBBS Peripherals Unlimited Inc. ABES Pasedena CBBS Computer Components Assoc of Orange County	213-821-7369	AB BS AB BS CP/M CP/M A BBS CP/M A BES CP/M	
	DC Washington DC Washington	Washington DC CBBS Program Store Forum 80	703-281-2125	ABBS ? F080	
	FL Destin FL Miami FL Tampa	Ft. Walton Beach ABBS South Florida Computer Group CBBS Tampa Forum 80	904-243-1257 305-821-7401 813-223-7688	AB BS 68 00 F08 0	6:30-8:30PM
	GA Atlanta GA Atlanta GA Atlanta GA Atlanta GA Augusta	Northstar CBBS Atlanta Computer Society CBBS Atlanta CBBS Microstuff Inc CBBS Augusta Forum 80	404-939-1520 404-394-4220 404-458-4886 404-325-0526 803-279-5392	CP/M CP/M CP/M CP/M F080	evenings
	IL Chicago IL Chicago IL Chicago IL Joliet	Personal Computers of Chicago Ward & Randy's Chicago CBES Forum 80 of Chicago Wayne Jupiter CBES	312-337-6631 312-528-7141 312-925-0259 815-727-7069	A BES CP/M F080	110 baud only
	KS Olathe KS Wichita	Engineer 80 - Forum 80 Forum 80	913-764-1520 316-746-2078	F080 F080	
	MA Boston MA Maynard MA Dunstable	New England Computer Society CBBS NECS/DEC CBBS Forum 80	617-864-3819 617-897-0346 617-649-7097	CP/M DEC F080	24 hours 6PM-7AM & weekends
	MD Parkville MD Silver Springs	Muse Co. WB3ETS	301-661-8962/ 301-593-3042	3	
Ал	MI SEMCO MI Westland MI Grosse Pointe MI Grosse Pointe	SEMCO CBBS – Macomb county SEMCO CBBS – Westland SEMCO CBBS – 300 baud only SEMCO CBBS – 110 baud only	313-286-8820 313-326-6020 313-343-2375 313-343-2370		code;HEL-R901,SEMCO

.

45

MO Kansas City MO Kansas City MO St. Louis	Kansas City CBBS – EMS Kansas City Forum 80 St. Louis Forum 80	816-737-1031 816-861-7040 314-838-7784	F080 F080
NE Las Vegas	Las Vegas Forum 80	702-873-9112	F080 5-9PM
NJ Bound Brook NJ Piscataway NJ Piscataway NJ Marlton NJ Princeton	SJ Electronic Mail Center ACG-NJ Apple User Group ABBS ACG-NJ Apple User Group ABES Johnathan's Apple Store ABES Princeton Forum 80	201-457-0893 201-968-1074 201-753-1225 609-983-5970 201-874-6833	6800 code:HEL-I999,MAIL A BBS A BBS A BBS F080
NY New York	Long Island ABBS	212-448-6576	AB BS
OH Akron	Digital Group CBBS	216-745-7855	
OR Beaverton	Northwest CBBS	503-646-5510	
TX Dallas TX Dallas TX Dallas TX Dallas TX Fort Worth TX Fort Worth TX Houston TX San Antonio TX Witchita Falls	Dallas CBBS Dallas Forum 80 KA Electronics ABBS Computer Hobbyists Group of N Texas CBBS Fort Worth Forum 80 CHG-NT CBBS Houston ABES Appleseed ABBS Forum 80	214-641-8759 214-288-4859 214-634-2775 214-268-6495 817-923-0009 817-268-6445 713-977-7019 512-657-0779 817-855-3916	F080 ABBS F080
VA Falls Church VA Falls Church VA Mc Lean VA Fairfax VA Vienna	North Star CBES Virginia Business Systems Paul's ABES Family Historians Forum 80 AMRAD CBES	703-734-1387 703-533-8591 703-893-W4RI 703-978-7561 703-281-2125	A BES A BBS
WA Pugetsound	Washington ABBS	206-524-0203	ABBS 24 hours
TN Memphis	Memphis Forum 80	901-276-8196	F080 Handicapped Appl;

Fort Lauderdale area with ASCII on 229 MHz and 400 MHz.

The list of CBBS's across the country is growing. Some are dying out after a short existance, but for every one that folds, there are at least three new ones to take it's place. The following is a list of some of the CBBS's and no doubt there are many more that I am not aware of. We will reprint and updated directory of CBBS systems periodically. So if you or your club has a CBBS system that you would like to have listed send me the information care of S-100 MICROSYSTEMS.

#### CBBS CODES USED:

#### CBBS TYPE:

CP/M - indicates a CBBS using a CP/M system AEBS - indicates a CBBS using an Apple system FO80 - indicates a CBBS using a TRS-80 system 6800 - indicates a CBBS using a 6800 system

#### Notes:

additional notes are given in the extreme right hand column. Some CBBS's require a password which is listed there.

# **HI THERE!**

It has come to our attention that many of our customers are not aware of the wide variety of products we have available. Following is a list of all our current major products and prices.

Part No.	Description	Price
MEM-32K-ASM MEM-16K-ASM	Tarbell 16k Static Memory for S-100 bus	725.00 440.00
CI-ASM CI-KIT FDI-ASM FDI-KIT DD-ASM DD-KIT VDS-II VDS-IID PS270 SIM120 SHU800	<pre>(Memories only come assembled &amp; checked out) Cassette Interface Assembled &amp; Checked out Cassette Interface Kit Floppy Disk Interface Assembled &amp; Checked out Floppy Disk Interface Kit Double Density Floppy Disk Interface A&amp;T Double Density Floppy Disk Interface Kit Vertical Disk Subsystem Double Density Disk Subsystem PerSci Model 270 Dual Floppy Disk Drive Siemens Model 120-8 Single Floppy Disk Drive Shugart 800/801 Floppy Disk Drive</pre>	175.00 120.00 265.00 190.00 425.00 325.00 1888.00 1999.00 1295.00 495.00 525.00
CP272 CP206 CP206	Power Supply for PerSci 270 Dual Drive Power Supply for PerSci 299 Power Supply for Two Siemens or Shugart	125.00 120.00 120.00
TBAS-CAS TBAS-DSK	Tarbell Cassette BASIC on cassette incl manual Tarbell Disk BASIC on CP/M disk incl manual Note: the following two items can only be ordered with Tarbell Disk or Cassette BASIC:	48.00 48.00
TBAS-LST TBAS-SRC PTSW+LST EMPL-CAS EMPL-DSK CPM-2.0 CPM-1.4 CPM-1.4-M CPM-1.4-M	Tarbell BASIC source listing on paper Tarbell BASIC source on 2 CP/M disks Proc Tech Assembler/Editor with listing EMPL micro APL on cassette & instructions EMPL micro APL on CP/M disk & instructions CP/M 2.0 Operating system incl documentation CP/M 1.4 Operating system incl BASIC-E on disk CP/M 1.4 on soft-sectored MINI-FLOPPY disk CP/M 1.4 Operating system manual set (of six)	25.00 25.00 15.00 20.00 150.00 70.00 70.00 25.00
BASE-MAN BASE-LST PBLC-DMN-1	BASIC-E Compiler Manual (works with CP/M) BASIC-E Source Listing (in PL/M) Public Domain Disk #1 - includes DISKTEST, BASIC-E, CBIOS, FORMAT, TAPELIB, etc or. disk Public Domain Disk #2 - includes Double Donsity	5.00 15.00 10.00
 PBLC-DMN-2 CBAS-DSK CBAS-MAN SPLR FAST TELE-COM POLYVUE PASCAL/MT	Public Domain Disk #2 - includes Double Density FORMAT, DISKTEST, Auto-BIOS for 1.4 & 2.0; FORT CBASIC-2 disk CBASIC-2 manual KLH Systems Spooler for CP/M on disk FAST! Screen-oriented Editor/Assembler for CP/M Software to operate D.C. Hayes Modem Remote Screen-Oriented CP/M Editor Meta-Tech Pascal Compiler for CP/M	H 15.00 85.00 15.00 70.00
	subject to change without notice. residents please add 6% sales tax.	

California residents please add 6% sales tax. For quick delivery, see your local Tarbell dealer.



950 Dovlen Place, Suite B Carson, California 90746 (213) 538-4251

(213) 538-2254

HARDWARE

**SOFTWARE** 

# AN 8080 DISASSEMBLER

by

### William Yarnall ACG-NJ 1176 Raritan Rd. Scotch Plains, NJ 07076

A Disassembler program will take object code, in RAM, and yield a source code output. It is an invaluable software utility. This Disassembler program takes up only lK of memory space and is very easy to use.

This is a very simple and easy to use disassembler program than can be used with virtually any 8080 microcomputer system. Previous to my getting disks I used it with my audio cassette based system. I now use it on my IMSAI with North Star Disk System, in both CP/M and North Star DOS.

I have several versions on disk that are assembled to run at different memory locations. For North Star DOS I have versions that are assembled to run at 0, 2A00H, 5800H and D000H. For CP/M I have versions assembled to run at 100H, 5800H and D000H. I then load the appropriate version for the software I am going to disassemble. For example, to disassemble North Programs that have an origin of 2A00H, I load and run the disassemble a CP/M program that has an origin at 100H, I load and run the disassembler in high memory (e.g. 5800H or D000H depending on where CP/M is located).

The version of disassembler shown here is set up to run with my monitor program that starts at E000H. Therefore the program starts with "global definitions" that define the locations of the console (keyboard and VDM display in my case) I/O driver routines and the return address for the monitor or operating system. These equates should therefore be changed to suit your particular DOS or monitor program.

Routine LOOP, near the beginning of the program reads the sense switches on the front panel of my IMSAI-8080. If switch 2 is raised then the disassembly is interrupted and control is returned to the operating system. This allows me to interrupt a run at any point before the run is completed, should I desire to do so. If your system does not have a front panel with sense switches and you want to be able to interrupt a run then replace the IN OFFH and ANI 2 instructions with a CALL to the keyboard status routine followed by a jump to the operating system. Then any keypress will interrupt execution and return to the operating system. This works if the keyboard input routine returns with a non-zero. If it returns a zero change JNZ EEND to JZ EEND.

To use the disassembler program load it into memory and then type the starting address of the memory area to be disassembled followed by a comma and the ending address to be disassembled.

A>DIR			
A: NSTAT	COM	;	
A: ZDIR	COM	; MAIN PROC	CESSING LOOP
A: ED	COM	; GET START	TING ADDRESS
A: DISASM	PRN	LXI	Н,О
A: DISASM	ASM	GINO: PUS	бн н
A>TYPE DIS.	ASM.ASM	CAI	LL INP ; GET KEYBOARD CHAR
; GLOBAL D	EFINITIONS	CAI	LL OUT8 ; ECHO
INP EQ	J 0E092H	KEYBOARD INPUT CAI	LL NYBLE
OUT8 EQ	J OE17CH	CHARACTER DISPLAY POI	P H
EEND EQ	J OEO2BH	RETURN TO MONITOR JC	GIN1
OR	G 0	MOT	V E,A

S-100 MICROSYSTEMS

	MVI DAD	D,0 Н				INX	н
	DAD	н				RET	
	DAD	Н			; 4-CHAN	R MNEMON	IC
	DAD	Н			CRD2:	INX	Н
	DAD	D				MOV	А,М
	JMP	GINO				LXI	H,TBX
GIN1:	XRA	A				CALL	ADDH
	XCHG					MOV	А,М
LOOP:	IN	OFFH		ENSE SWITCH		INX	H
	ANI JNZ	2 EEND		O. 2 TO QUIT ETURN TO MONITOR	• CHECK	JMP FOR REG	CRD0
	CALL	CLER	; K	EIGRN IC MONITOR	CHEK:	CPI	OF1H
	CALL	PROC				JZ	CHEKO
	CALL	DISP				CPI	OF 5H
	JMP	LOOP				RNZ	
	RT ASCII				CHEK0:	LXI	H,'SP'
NYBLE:	CPI	'0'				SHLD	PARG
	RC	151.3				MVI	A, W'
	CPI CMC	'F'+1				STA RET	PARG+2
	RC				: INTTI		<b>FPUT BUFFER</b>
	SUI	'0 '			CLER:	LXI	H, PLOC
	CPI	10			0-200	MVI	B,36
	CMC				CLER0:	MVI	M,'''
	RNC					INX	Н
	SUI	7				DCR	В
	CPI	10				JNZ	CLERO
	RET	-			. CONVE	MVI RT & STOP	M,13
; ADD ( ADDH:	A) TO H, ADD	L			; CONVER	PUSH	D D
ADDH:	MOV	L,A				POP	H
	RNC					LXI	B, PLOC
	INR	Н				CALL	C4D
	RET				; CONVER		RE COMMAND
		MNEMONI				LDAX	D
		TO MNEMO	NIC	TABLE		MOV	H,A
CARD:	PUSH MVI	н А,''				LXI CALL	B,PC1 C2D
CRD0:	STA	PMNE+3				RET	
0112 0 1	MOV	A,M			; GET AN		ARGUMENT
	ORA	A					TO PROCESS BYTE
	JZ	CRD2			CREG:	MOV	А,М
	MOV	B,A				RLC	
	RRC				DECIC	JNC	CR1
	RRC RRC				; REGIST	PUSH	ARGUMENT PSW
	ANI	lFH				LDAX	D
	ADI	40H				ANI	30H
	STA	PMNE				RRC	
	INX	Н				RRC	
	MOV	С,М				RRC	
	MOV	А,В				RRC	U DECI
	ANI RLC	7				LXI CALL	H,REG1 ADDH
	LC					MOV	ADDH A,M
	MOV	B,A				STA	PARG
	MOV	A,C				LDAX	D
	RLC					CALL	CHEK
	RLC					POP	PSW
	ANI	3			CR1:	RLC	
	ORA	B			. CTNOT	JNC	CR3
	ADI STA	40H			; SINGLE	PUSH	ER ARGUMENT
	MOV	PMNE+1 A,C				LDAX	PSW D
	ANI	1FH				CPI	40H
	JZ	CRD1				JNC	CR6
	ADI	40H				ANI	38H
	STA	PMNE+2				RRC	
CRD1:	POP	H				RRC	
	INX	Н				RRC	

S-100 MICROSYSTEMS

49

CR2:	LXI	H,REG2		RRC	507.02	
	CALL	ADDH		ADI	0'	
	MOV	А,М		STA	PARG	
	STA	PARG		RET		
	POP	PSW	; LEFT	JUSTIFY	ARGUMENT	FIELD
CR3:	RLC	1011	JUST:	LDA	PARG	1 10 00
••	JNC	CR7		CPI	's'	
• 1_PV		ANT ARGUMENT		JZ	JUS 2	
; I-DI				CPI	0032	
	INX	D				
	LDAX	D		RNZ		
	MOV	Н,А		LDA	PARG+2	
	PUSH	Н		CPI	•••	
	LXI	B,PARG+2	·	RZ		
	CALL	C 2D	; LEFT		IELD BY 2	
	POP	Н		PUSH	В	
CR3A:	LXI	B,PC2		PUSH	D	
	CALL	C 2D		PUSH	Н	
CR4:	LDA	PARG		PUSH	PSW	
	CPI	1 1		LXI	H, PARG	
	JZ	CR5		LXI	D, PARG+2	)
	MVI	A,','		MVI	B,6	-
			JUS0:	LDAX	D, U	
CDF	STA	PARG+1	0000.	MOV		
CR5:	CALL	JUST			Μ,Α	
an c	RET	_		INX	Н	
CR6:	ANI	7		INX	D	
	JMP	CR2		DCR	В	
CR7:	RLC			JNZ	JUS 0	
	JNC	CR8	JUS1:	POP	PSW	
; 2-BY		ANT ARGUMENT		POP	н	
	INX	D		POP	D	
	LDAX	D		POP	В	
	MOV	L,A		RET		
	INX	D	; MAKE	PLACE FO	DR 1 ADD'L	CHAR.
	LDAX	D	JUS2:	PUSH	В	
	MOV	H,A		PUSH	D	
	PUSH	Н		PUSH	Н	
	LXI	B, PARG+2		PUSH	PSW	
	CALL	C 4D		LXI	H,PARG+6	
	POP	Н		LXI	D,PARG+5	
	LXI	B,PC3		MVI	В,5	
	CALL	C 2D	JUS3:	LDAX	D, J	
			0000.	MOV		
CR8:	JMP	CR 3A			M,A	
	LDAX			DC X	D	
; TEST		" AS SPECIAL CASE		DCX	Н	
	ANI	OC 7H		DCR	В	
	CPI	OC7H		JNZ	JUS3	
	JNZ	CR5		MVI	A, 'P'	
	LDAX	D		MOV	Μ,Α	
	ANI	38H		JMP	JUS1	
	RRC		; CONVE	RT 1 BYT	E TO 2 AS	CII CHARS.
	RRC					



S-100 MICROSYSTEMS

		_			PRA2:	CALL	ADDU
C 2D:	PUSH MVI	D D,2			PRAZ: PRA3:	CALL	ADDH CARD
	JMP	C VD				POP	D
; CONVE	RT 2 BYT		ASCII	CHARS.		CALL	CREG
C4D:	PUSH	D				INX	D
	MVI	D,4				RET	
CVD:	XRA	A			PRA4:	LDAX	D
	DAD RAL	H				ORA JZ	PRA3
	DAD	Н				MVI	A, 3
	RAL	11				JMP	PRA2
	DAD	Н			PRA5:	LDAX	D
	RAL					ANI	8
	DAD	Н				JZ	PRA3
	RAL	1.0				MVI	A,3 PRA2
	CPI JC	10 CVD0			PRB:	JMP CPI	80H
	ADI	7			Ind.	JNC	PRC
CVD0:	ADI	'0'			; COMMA	AND 40 -	7F
	STAX	В				LXI	Н,ТВ9
	INX	В				LDAX	D
	DCR	D				CPI JZ	76H PRA3
	JNZ POP	C VD D			: MOV I	INSTRUCT	
	RET	D			,	LXI	H, 'OM'
; DISPL	AY LINE					SHLD	PMNE
DISP:	PUSH	H				LXI	H,' V'
	LXI	H,PLOC				SHLD	PMNE+2
DISP0:	MOV	A,M				ANI RRC	38H
	CALL CPI	OUT 8 13				RRC	
	JZ	DISPl				RRC	
	INX	Н				LXI	H,REG2
	JMP	DISPO				CALL	ADDH
DISP1:	POP	H				MOV MVI	L,M
· PROCE	RET SS COMMA	AND (DE	POINTS	TO COMMAND)		SHLD	H,',' PARG
PROC:	PUSH	D	101010	10 001111110)		LDAX	D
	LDAX	D				ANI	7
	CPI	40H				LXI	H,REG2
CONN	JNC	PRB				CALL MOV	ADDH
; COMMA	AND 00 - ANI	3F 7				STA	A,M PARG+2
	RLC	/				POP	D
	MOV	C,A				INX	D
	RLC	4				RET	
	ADD	С			PRC:	CPI	OCOH
	LXI	H,PRA			• COMM2	JNC AND 80 -	PRD
	CALL PCHL	ADDH			, comm	LXI	H,TB10
PRA:	LXI	H,TB1				JMP	PRA1
	JMP	PRA4				AND CO -	
	LXI	H,TB2			PRD:	SUI	OCOH
	JMP LXI	PRA5				MOV RLC	С,А
	JMP	H,TB3 PRA1				ADD	С
	LXI	H,TB4				LXI	H, TB11
	JMP	PRA5				JMP	PRA2
	LXI	H, TB 5				STER TAB	
	JMP	PRA3			REG1:	DB	'B'
	LXI JMP	H,TB6 PRA3				DB DB	'D' 'H'
	LXI	H,TB7				DB	'S'
	JMP	PRA3			REG2:	DB	'B'
	LXI	H,TB8				DB	'C'
PRA1:	LDAX	D				DB	'D'
	ANI	38H				DB	'E'
	RRC RRC					DB DB	'H' 'L'
	MOV	C,A				DB	'M'
	RRC					DB	'A'
	ADD	С					
S-100	MICROS	YSTEMS					51

: COMM	AND PRO	CESSING TABLE	S		TB11:	DW	9A93H
			OCESSING FLAG	5		DB	0
TB1:	DW	0D073H				DW	0D083H
	DB	0				DB	80H
	DW	922CH				DW	9A53H
_	DB	0				DB DW	10Н 5053Н
TB2:	DW	966H				DW	10H
	DB	90H				DB DW	9A1BH
	DW DB	4420H 80H				DB	10H
<b>TB3</b> :	DB	0				DW	OCOOH
105.	DB	80H				DB	80H
	DW	300H				DW	909H
	DB	80H				DB	20H
	DW	0				DW	0D494H
	DB	80H				DB	0
	DW	300H				DW	8096H
	DB	80H				DB DW	О 5491Н
	DW	600H				DB	0
	DB	10H				DW	8056H
	DW DB	900H 10H				DB	10H
	DW	19DH				DW	922CH
	DB	10H				DB	0
	DW	161H				DW	801EH
	DB	10H				D₿	10H
<b>TB4:</b>	DW	984BH				DW	OFOOH
	_ B	80H				DB	10H
	DW	0D820H				DW	0C908H
	DB	80H				DB DW	20H 0D494H
TB5:	DW DB	924BH 40H				DB	0
<b>TB6</b> :	DW	0D220H				DW	8393H
100.	DB	40H				DB	0
<b>TB7</b> :	DW	896DH				DW	0D083H
	DB	60H				DB	80H
<b>TB8</b> :	DW	393H				DW	8353H
	DB	0				DB	10H
	DW	8394H				DW DB	547DH
	DB	0				DB DW	20H 831BH
	DW DB	4С90Н 0				DB	10H
	DB DW	5290H				DW	OCOOH
	DB	0				DB	80H
	DW	4120H				DW	499DH
	DB	0				DB	20H
	DW	411BH				DW	0D494H
	DB	0				DB DW	0 ОСО90Н
	DW	39DH				DW	0C090H
	DB DW	0 431BH				DW	922CH
	DB	0				DB	0
<b>TB9</b> :	DW	1443H				DW	0C050H
	DB	0				DB	10H
TB10:	DW	409H				DW	804BH
	DB	40H				DB	20H
	DW	309H				DW	0C018H
	DB	40H				DB	10H
	DW DB	429DH 40H				DW DB	922CH 0
	DB	8298H				DW	8998H
	DB	40H				DB	20H
	DW	810BH				DW	0D494H
	DB	40H				DB	0
	DW	81C4H				DW	0F94H
	DB	40H				DB	0
	DW	817CH				DW	0D083H
	DB	40H				DB DW	80H 0F54H
	DW DB	501BH 40H	continue	d on no	0.56	DB	10H
	20	-011	concinue	u on pa	ye 20	DW	1200H

#### S-100 MICROSYSTEMS

52

.

S-100 MICROSYSTEMS

÷	VIDEO D	ISPLAY B	OARD CONTROL SOFTWARE
ş			DB-8024. JON BONDY. 5/16/79
ş			
ş	PORTS A	SSIGNED	TO REGISTERS INSIDE THE SMC 5027 CHIP
REGO	.EQU	SOH	HORIZONTAL LINE COUNT
REG1	+ EQU	81H	MODE/HSYNC WIDTH/HSYNC DELAY
REG2	+ EQU	82H	SCANS PER DATA ROW/CHARS PER DATA ROW
REG3	+EQU	83H	SKEW BITS/DATA ROWS PER FRAME
REG4	+ EQU	84H	SCAN LINES PER FRAME
REG5	+ EQU	85H	VERTICAL DATA START
REG6	+ EQU	86H	LAST DISPLAYED DATA ROW
	+EQU	BAH	RESET 5027
<b>WCCHAR</b>	•EQU	SCH	WRITE CURSOR CHARACTER/COLUMN ADDRESS
	+EQU	8DH	WRITE CURSOR LINE ADDRESS
STIMCH	+ EQU	8EH	START TIMING CHAIN
CRTIN	+EQU	20H	<b>FINPUT FORT FROM WHICH CHARACTERS</b>
			FROM THE COMPUTER ARE RECEIVED
NUMROW	+ EQU	24	NUMBER OF ROWS
NUMCOL	• EQU	80	NUMBER OF COLUMNS
STKTOP	• EQU	2000H	FTOP OF STACK
DISPMEM		1.000H	START OF DISPLAY MEMORY
BLANK	+ EQU	20H	JASCII BLANK

CRTCTL ;

+ PROC

A NOTE ON THE 5027

IN ORDER TO SCROLL THE DISPLAY RAPIDLY, THE 5027 DOES NOT MOVE DATA AROUND IN THE DISPLAY MEMORY IN ORDER TO SCROLL. RATHER, IT STARTS READING DATA FOR REFRESH AT A DIFFERENT LOCATION IN THE MEMORY, AND 'WRAPS AROUND' FROM THE BOTTOM OF THE BUFFER TO THE TOP WHEN IT NEEDS TO. BECAUSE OF THIS USE OF A CIRCULAR BUFFER, THE UPPER LEFT CHARACTER ON THE SCREEN NEED NOT ALWAYS BE (AND MOST OFTEN IS NOT) THE INITIAL BYTE IN THE REFRESH MEMORY. A REGISTER IN THE 5027 IS USED TO KEEP TRACK OF WHERE THE REFRESH IS TO STOP (AND HENCE, WHERE IT IS TO START), AND THE FOLLOWING FIRMWARE MUST KEEP TRACK OF THIS IN ORDER THAT IT ALWAYS KNOW WHERE THE TOP OF THE USER'S DISPLAY IS. THIS IS THE MAIN FUNCTION OF THE 'B' REGISTER, WHICH ALWAYS MAINTAINS A COPY OF THE LAST LINE NUMBER WHICH THE 5027 WILL DISPLAY.

IN THE FOLLOWING CODE, TWO SIMILAR TESTS OCCUR FREQUENTLY, ONE TO SEE IF THE CURSOR HAS MOVED OUTSIDE OF THE BUFFER (AND HENCE SHOULD BE MOVED TO THE TOP OF THE BUFFER IN ORDER TO WRAP AROUND), AND ONE TO SEE IF THE CURSOR HAS MOVED OUTSIDE OF THE SCREEN (I.E., BELOW THE LAST LINE OR ABOVE THE FIRST LINE). IF THE READER ALLOWS THESE TWO TESTS TO BECOME CONFUSED WITH EACH OTHER, THE CODE WILL MAKE NO SENSE AT ALL.

REGISTER USE

	ŷ	A	SCRATCH
J	ŷ	в	LAST DISPLAYED LINE SEE ABOVE DISCUSSION ON 5027
ω	;	C.	SCRATCH
	;	D	COLUMN NUMBER FOR CURSOR
	;	E.	LINE NUMBER FOR CURSOR

;	HL	ADDR OF NEXT CH	AR IN DISP MEMORY
; ;	POWER U	P INITIALIZATION	
ŷ	.ORG LD IN CALL CALL IM SCF EI HALT	0 SP,STKTOP A,(CRTIN) A,(30H) INIT CLEAR 1	<pre>\$SET UP STACK POINTER \$CLEAR IRPT FLOP \$CLEAR KBD RDY FLOP \$SET UP 5027 CHIP \$START WITH SCREEN CLEARED \$SET UP INTERRUPT MODE \$SET CARRY FLAG NO LONGER USED \$SET CARRY FLAG NO LONGER USED \$ENABLE IRPTS AND WAIT</pre>
; ; ;		INTERRUPT DRIVE	N PROGRAM
ŷ	•ORG POP IN BIT JP BIT JR BIT JR	38H IY A,(CRTIN) 7,A NZ,GOXY 6,A NZ,DISPLAY 5,A Z,CTR	<pre>\$SAVE RETURN ADDRESS \$INPUT CRT CHAR \$IS THIS A CURSOR CONTROL CHAR ? \$YES \$TEST FOR OTHER CONTROL CHARS \$NO DISPLAYABLE CHARACTER \$TEST AGAIN FOR CONTROL CHAR \$YES</pre>
; ; BISPLAY HLT		CHARACTER C,A A,D A NUMCOL Z,HLT (HL),C D HL (WCCHAR),A	Continued from page 14
\$ \$ \$		IZE CRT 5027 CHI	•
INIT	0UT LD OUT LD OUT LD OUT LD OUT LD OUT LD	(RESET),A A,045H (REG0),A A,04BH (REG1),A A,04DH (REG2),A A,0D7H (REG3),A A,003H (REG4),A A,00H (REG5),A A,NUMROW-1	<pre>\$SEE 5027 DATA SHEET FOR MEANING OF THESE \$ 60 HZ = 03H, 50 HZ = 1DH \$ 60 HZ = 0BH, 50 HZ = 25H</pre>

MODIFYING THE

**SDS VDB-8024** 

	LD OUT OUT OUT OUT OUT LD RET	B,A (REG6),A A,O (WCCHAR),A (WCLINE),A (STIMCH),A (RESET),A (STIMCH),A DE,O	\$LAST LINE DISPLAYED \$START WITH COLUMN AND ROW AT ZERO	LFRT	LD OUT LD RL RR RR SET RET	E,A (WCLINE),A L,D H,E L H L 4,H	;'E' CONTAINS LINE NO. ;CONVERT ROW AND COLUMN INTO ADDRESS IN ;REFRESH MEMORY, SINCE LINES ARE 80 ;COLUMNS LONG
;	BRANCH	ON CONTROL CHARA	ACTERS	;	CARRIA	GE RETURN	
; CTR	LD PUSH CP JP CP JP CP JP	IY,HLT IY 08H Z,BS 09H Z,TAB 0AH Z,LF	SET UP TO RETURN TO HALT INSTRUCTION PUSH RETURN ADDR BACK SPACE TAB LINE FEED	CR	LD LD OUT LD AND LD RET	D,0 A,D (WECHAR),A A,80H L L,A	⇒SET COLUMN NUMBER TO ZERO
	CP JP CP JP CP JP CP JP CP CP CP	ODH Z,CR OCH Z,CLEAR O11H Z,UPLINE O12H Z,DNLINE O13H Z,RIGHT O14H Z,LEFT 15H	<pre>#CARRIAGE RETURN #CLEAR PAGE / FORM FEED #CURSOR UP #CURSOR DOWN #CURSOR RIGHT #CURSOR LEFT #HOME</pre>	; ; LEFT BS ; ;	•EQU LD CP RET DEC DEC LD OUT RET	BACKSFACE # A,0 D Z D HL A,D (WCCHAR),A CURSOR RIGHT	<pre>#MOVE CURSOR LEFT #BACK SPACE #IF COLUMN WAS ZERO #ATTEMPT TO MOVE OFF OF SCREEN #O.K. TO DECREMENT COLUMN NUMBER #KEEF MEMORY FOINTER CORRECT ALSO #TELL 5027 WHAT WE'RE DOING SO THAT #CURSOR WILL BE CORRECT</pre>
; ;	JP CP JP CP JP CP JP POP JR	Z,HOME 016H Z,EEOS 017H Z,EEOL 01AH Z,CLEAR IY HLT	<pre>#ERASE TO END OF SCREEN #ERASE TO END OF LINE #CLEAR PAGE / FORM FEED #UNIMPLEMENTED CONTROL CHARACTERIGNORE IT</pre>	RIGHT ; ;	LD INC CP RET INC INC OUT RET SCROLI	A,D A NUMCOL Z D HL (WCCHAR),A	COPY COLUMN COUNTER AND FINCREMENT COPY IN 'A' DID WE MOVE OFF OF SCREEN ? FORGET THE MODIFICATION FINCREMENT COLUMN AND FMEMORY POINTERS FREEP 5027 INFORMED
; LFCR ; ; ; LF	CRLF CALL CALL LINE FE LD CP CALL	A,E B Z,SCRUP	₹SET UP TO COMPARE CURRENT LINE NUMBER ↓WITH LAST LINE IN BUFFER ↓IF THEY MATCH, MUST SCROLL UP	; SCRUF SCR2	INC LD CP JR LD LD RR RR	B A,B NUMROW NZ,SCR2 B,0 L,0 H,B H	<pre>#INCREMENT LAST DISPLAYED LINE #SET UP TO COMPARE #IS NEW ROW LAST ROW IN MEMORY ? #NOPE #YES WRAP 'B' REG AROUND #SET UP MEMORY POINTER FROM ROW,COL</pre>
	INC CF JR LD	A NUMROW NZ,LFRT A,O	;OTHERWISE, MOVE TO NEXT LINE ;IS IT AT BOTTOM OF BUFFER ? ;NO SKIP AROUND NEXT INSTRUCTION ;YES SET LINE NUMBER TO TOP OF BUFFER		SET LD LD ADD	4,H C,BLANK A,80 A,L	<pre>\$SET UP TO FILL NEW LINE WITH BLANKS \$CALCULATE ADDRESS OF LAST CHAR \$IN LINE FOR LOOF TERMINATION</pre>

54

S-100 MICROSYSTEMS

S-100 MICRO	SCRLP	LD INC CP JR LD OUT	(HL);C HL NZ;SCRLP A;B (REG6);A	FILL WITH BLANKS FILL WITH BLANKS	PLACE	LD LD RL RR RR SET	H,E L,D L H L 4,H	\$SET UP DISPLAY MEMORY ADDRSS IN H/L \$USING D∕E DATA
MICROSYSTEMS	49 49 4	LD RET CLEAR S	A. E	LINE FEED ROUTINE EXPECTS THIS SETUP		LD OUT LD OUT RET	A,D (WCCHAR),A A,E (WCLINE),A	PLACE CURSOR HERE BY TELLING 5027
	CLEAR	LD OUT LD	A,08H (10H),A HL,DISPMEM	<pre>#THIS IS FUNNY HARDWARE HACK TO DISABLE DMA #FOR 5027 (I THINK) #STARTING ADDRESS</pre>	; ; ;	HOME		400 UNL TO 7000 AT 1000
	CLR1 CLR	LD LD LD INC	C,BLANK A,50H (HL),C HL	}BLANK CHARACTER }LOOP TERMINATION TEST VALUE }CLEAR LOOP	Home	LD LD INC CP	D;0 A;B A NUMROW	COLUMN IS ZERO AT HOME COLUMN IS ZERO AT HOME
	CLR2	CP JR LD LD INC CP	L NZ;CLR A;ODOH (HL);C HL L	<pre>\$NEW LOOP TERMINATION VALUE ????? \$NOTE THAT SOME OF THE DISPLAY RAM IS USED \$FOR FIRMWARE BOOKKEEPING, SO MUST BE \$PROTECTED FROM CLEAR</pre>	HOLP	JR LD LD CALL RET	NZ,HOLP A,O E,A Place	∲YES LOAD ZERO ∲USE CALCULATED VALUE FOR ROW ∲PLACE CURSOR IN DESIRED LOCATIQN
		JR LD CP JR	NZ;CLR2 A;1BH H NZ;CLR1	<pre>\$NOW, WE TEST 'H', FINALLY \$IF NOT DONE, START AGAIN AT 'CLR1'</pre>	; ; GOXY	CP	CONTROL ROUTINES	; < / IS X-CONTROL, />=/ IS Y-CONTROL
		CALL LD OUT RET	HOME A,20H (10H),A	∲DONE HOME CURSOR ∲SET UP 5027 DMA AGAIN (I THINK)		JF SUB CF JP	M,XCNTL 210 NUMROW P,HLT A,B	¢THIS IS Y-CONTROL CHAR ¢CHECK VALUE < NUMBER OF ROWS ¢INVALID, SO IGNORE ¢ADD ROW # TO LAST DISP ROW
	; ; ; UPLINE		UP ONE LINE			ADD INC CP JP	A NUMROW Møskip2	IS IT OUTSIDE OF BUFFER (WRAP AROUND)
		CP JR LD	A,E O NZ,UPLF A,NUMROW	<pre>\$DO WE HAVE TO MOVE UP IN WRAP AROUND MODE ? \$NOPE NORMAL NUMBER \$YES SUBSTITUTE LARGEST LINE NUMBER</pre>	SKIP2	SUB LD CALL	NUMRO₩ E≠A PLACE	;YES SUBSTITUTE VALUE ;USE NEW ROW VALUE ;PLACE CURSOR CORRECTLY
	UPLP	DEC CP RET LD CALL RET	A B Z E,A PLACE	<pre>#DECREMENT IN EITHER CASE #DID WE MOVE 'UP' INTO LOWEST LINE ON SCREEN ? #YES IGNORE ATTEMPT TO MOVE OFF OF SCREEN #VALUE IS 0.K SAVE IT #PLACE CURSOR AT LOCATION IN D/E</pre>	XCNTL	JP SUB CP JP LD CALL	HLT 128 NUMCOL P,HLT D,A PLACE	<pre>#FINISHED #COLUMN CODE STARTS HERE #GREATER THAN VALID COLUMN #NO OTHER CHECKS REQUIRED PLACE CURSOR</pre>
	;;;	CURSOR	DOWN ONE LINE		;	JP TAB	HLT	
	DNLINE	CP RET CP JR LD	A,E B Z NUMROW−1 NZ,DNLP A,OFFH	<pre>#ARE WE TRYING TO MOVE DOWN FROM LAST LINE ? #YES IGNORE ATTEMPT TO MOVE OFF OF SCREEN #DO WE HAVE TO WRAP AROUND BUFFER ? #YES PRE-LOAD DUMMY VALUE</pre>	; Tab	LD AND ADD CP RET	A,0F8H D A,08H NUMCOL Z	∲MASK TO MAKE COLUMN COUNTER A MULT OF 8 ∲AND WITH MASK TO CLEAR LOW 3 BITS ∲ADD 8 ∲OFF END OF LINE ? ∲YES IGNORE
(J)	DNLP	INC LD CALL RET	A E,A Place	FINCREMENT ROW IN ANY CASE FSAVE NEW VALUE FPLACE CURSOR AT LOCATION IN D∕E		LD CALL RET	D,A PLACE	ŧNO PLACE CURSOR HERE
55				N SPECIFIED IN 'D' AND 'E' E' IS LINE NUMBER				

ŷ ŷ	ERASE TO END OF LINE	
; ĘEOL	LD AyD PUSH HL LD Cyblank	¢COPY COLUMN NUMBER INTO 'A' ¢SAVE OLD CURSOR ADDRESS ¢FOR LOOP SPEED
EEOLL	LD (HL),C INC A INC HL	
	CP NUMCOL JR NZ,EEOLL	¢GD UNTIL 'A' IS EQUAL TO 80
	POP HL RET	GET OLD CURSOR ADDRESS
; ;	ERASE TO END OF SCREEN	
EEOS EEOSL	PUSH DE CALL EEOL LD D+O CALL DNLINE LD A+B	<pre>\$SAVE OLD ROW/COLUMN VALUES \$ERASE TO END OF CURRENT LINE \$FROM NOW ON, ERASE ENTIRE LINE \$GO TO NEXT LINE DOWN</pre>
	CP E JR NZ+EEOSL CALL EEOL	<pre>#IS CURRENT ROW THE FINAL ROW DISPLAYED ? #NOPE GO ERASE ANOTHER LINE #DO FINAL LINE ERASE OUTSIDE OF LOOP #RESTORE REAL ROW/COLUMN VALUES #SET CURSOR UP CORRECTLY</pre>
	.END	

AN 8080 DIASASSEMBLER Continued from page 52

DB	0	DW	4022H		DW	9A44H				
DW	OFICH	DB	0		DB	OCH				
DB	10H	DW	1CH		DW	6244H				
DW	0C00H	DB	10H		DB	OCH				
DB	80H	DW	OCOOH		DW	8548H				
DW	890BH	DB	80H		DB	53H				
DB	20H	DW	897CH		DW	184CH				
DW	0D494H	DB	20H		DB	4CH				
DB	0	DW	0D494H		DW	0C54CH				
DW	594H	DB	0		DB	8				
DB	0	DW	4093H		DW	0C047H				
DW	1B00H	DB	0		DB	OC 8H				
DB	0	DW	1800H		DW	9C4CH				
DW	554H	DB	0		DB	8				
DB	10H	DW	4053H		DW	804CH				
DW	1500H	DB	10H		DB	0C8H				
DB	0	DW	402AH	PLOC:	DS	5	;	OUTPUT	BUFFER	
DW	51CH	DB	0	PC1:	DS	5 3 3 3 6				
DB	10H	DW	401BH	PC2:	DS	3				
DW	922CH	DB	10H	PC3:	DS	3				
DB	0 ,	DW	922CH	PLAB:	DS	6				
DW	89C4H	DB	0	PMNE:	DS	6				
DB	20H	DW	91CH	PARG:	DS	10				
DW	0D494H	DB	20H		END					
DB	0	DW	0D494H							
DW	94H	DB	0							
DB	0		INEMONIC TABLE							
DW	0D083H	TBX: DW	9D58H							
DB	80H	DB	1							
DW	54H	DW	6158H							
DB	10H	DB	1							

S-100 MICROSYSTEMS

56

# CHARTER SUBSCRIPTION OFFER!

-4  $\Box$ 11

## THE ONLY MAGAZINE BY AND FOR S-100 SYSTEM USERS! TAKE ADVANTAGE OF THIS LIMITED 3-100 TIME CHARTER SUBSCRIPTION OFFER!

IMSAI

SOL

At last there is a magazine written exclusively for S-100 system users. No other publication is devoted to supporting S-100 system users. No longer will you have to hunt through other magazines for an occasional S-100, CP/M\* or PASCAL article. Now find it all in one publication. Find it in S-100 MICROSYSTEMS.

SOFTWARE HARDWARE CP/M\* Assembler BASIC PASCAL applications and lots more

SYSTEMS 8 bit & 16 bit CPUs Cromenco interfacing North Star hardware mods bulletin board systems multiprocessors Polymophics and lots more and lots more

Every issue of S-100 MICROSYSTEMS brings you the latest in the S-100 world. Articles on applications, tutorials, software development, letters to the editor, newsletter columns, book reviews, new products, etc. Material to keep you on top of the ever changing microcomputer scene.

\*Registered Trademark Digital Research

Take advantage of our low charter subscription offer right now! This offer runs out on April 30, 1980.



Published every other month Edited by Sol Libes and Russell Gorr

OF for char	ler subsc	ribers only
tor char	ler sur	
101 -		
No. of Issues	Bill Me	Payment enclosed
6 issues	\$ 8.00	\$ 7.50
2 Issues (2 yrs.)	15.00	14.00
2 100000 (2 110.)		04 50
Issues 5 issues	\$ 8.00 15.00	enclosed \$ 7.50 14.00
ssues (2 yrs.)	23.00	21.50

	lssues of	Bill me with first issue
MICRO SYS	TEMS	Payment enclosed
Name		
Address		
City		
State	Zip _	
CPU	Disk System	
Clip and mail to: <b>S-100 MICRO</b> P.O. Box 119	<b>SYSTEMS</b> 92 Mountainside, NJ	07092

# **NEW PRODUCTS**



NEW S-100 ROM-RAM-I/O BOARD AVAILABLE

ELECTRONIC CONTROL TECHNOLOGY, 763 Ramsey Ave, Hillside NJ 07205 has available the model R2I/O board, S-100 Computer Systems. It features 3 serial I/O ports, 1 parallel I/O port, 4 status ports, 2K of ROM and 2K of RAM. The R2I/O provides a means of interfacing several I/O peripherals such as CRT terminals, line printers, modems or other devices, to an S-100 Computer.

It also provides computer control from a terminal with a ROM-based Monitor program containing Executive commands and I/O routines. It can also be used in dedicated control applications with a minimum number of boards since it contains ROM, RAM and I/O. Baud rates are individually selectable from 75-9600 baud and serial I/O ports feature RS-232 compatibility. All ICs are socketed and the board is available for \$295 assembled and tested.

HIGH SPEED FOUR CHANNEL 12-BIT DAC BOARD

A high speed four channel 12-bit Digital-to-Analog Converter board has been introduced by TECMAR INC., 23414 Greenlawn Avenue, Cleveland Ohio 44122. The board features four completely independent high speed DACs and associated latches. The DACs have a typical conversion time of 3 usecs. The use of latch driven inputs allows the DAC to hold its previous input until an entirely new word is presented to it. The board features user-selectable output voltage ranges 0 to +5V, 0 to +10V, +2.5V, +5V, +10V. The board may be addressed as I/O ports or memory mapped. It comes assembled, tested and completely socketed and is \$395. The technical manual alone is \$15.



FCC APPROVED S-100 MODEM BOARD

POTOMAC MICRO-MAGIC INC., First Lincolnia Building, Suite Bl, 4810 Beauregard Street, Alexandria, Va 22312 had introduced an S-100 compatible modem board. The MM-103, allows commercial quality communications at an affordable price. The board utilizes sophisticated modem IC and associated circuitry. Electronic features of the MM-103 include: positive carrier detection and loss of carrier disconnect, 5MHz operation without wait states, variable baud rate of over 200 values for 61 to 600 baud, 50 db sensitivity, 10 DB S/N and allows for speed dialing when available from phone company. The board features the most extensive software support of any data communications interface for S-100 Computer Systems. Included is the source code for over 30 programs as well as diskettes for North Star DOS, North Star CP/M, 8" CP/M, and Micropolis II. The MM-103 is the first S-100 Modem approved by the FCC for direct connection to the phone system without the use of DAA device (CBS or CBT). The modem is available assembled and tested for \$395.



S-100 MICROSYSTEMS

# Micro Data Base Systems, inc.

# THE DATA BASE SPECIALIST

HDBS - HIERARCHICAL DATA BASE MANAGEMENT SYSTEM MDBS - OUR FULL NETWORK DATA BASE MANAGEMENT SYSTEM

HDBS FEATURES		ADDITION	AL FEA	TURES IN MDBS
<ul> <li>HIERARCHICAL DATA STRUCTURES</li> <li>FIXED LENGTH RECORDS</li> <li>READ/WRITE PROTECTION AT FILE LEVEL</li> <li>ONE-TO-MANY SET RELATIONSHIPS ALLOWED</li> </ul>	• HIER TURE • FIXEI • MULT AT IT	STRUC-	EXPLICIT REPRESENTATION OF ONE-TO-ONE, ONE- TO-MANY, MANY-TO-ONE AND MANY-TO-MANY SETS     RECORD TYPES MAY OWN OTHER OCCURRENCES OF THE SAME RECORD TYPE     A SINGLE SET MAY HAVE MULTIPLE OWNER AND MEMBER RECORD TYPES	
	FE/	TURES COMMON TO HDBS an	d MDB	5
EACH	ORDER IRCH AM ID FILES ER OF SI SCAL, F KIMAL E RAL DIS 0 254 RE	ING PROVIDED ID TRAVERSE THE DATA BASE S ARE WHOLLY USER DEFINABLE ORTED ORDERS ORTRAN, COBOL OR MACHINE LA EXECUTION EFFICIENCY AND MIN SK DRIVES (MAX. 8) DISKS MAY BE Also CORD-TYPES MAY BE DEFINED IN RD-TYPE MAY CONTAIN UP TO 254	ANGUAG IIMAL MI E MINI O N THE DA	EMORY USAGE R FULL SIZED FLOPPIES OR HARD DISKS ATA BASE YPES
EACH	I ITEM-T	YPE MAY BE UP TO 9,999 BYTES I	N LENG	ſH
REQUIREME	ENTS			NEW DYNAMIC
<ul> <li>Z-80 APPROXIMATELY 16K MEMORY</li> <li>8080 APPROXIMATELY 20K MEMORY</li> </ul>				RESTRUCTURING SYSTEM
IN ADDITION TO THE OPERATING S' USER'S PROGRAM AND SOME BUF	YSTEM	•	Г	MDBS.DRS FEATURES
6502 APPROXIMATELY 26K MEMORY     HDBS and MDBS PAC     DL DATA DEFINITION LANGUAGE ANALYZEI tres to be used in a Concise Data Definition Langu nalyzer/Editor allows the user to interactively cre- titialize the data base for use based on these specifica     00 PAGE USERS MANUAL with extensive docum	KAGE R/EDIT( age (DD eate and ations.	S INCLUDE DR. The user specifies data struc- L). The Data Definition Language edit DDL Specifications and to	B M R O	LLOWS ITEM, RECORD AND/OR SET TYPES TO E ADDED TO OR DELETED FROM AN EXISTING DBS DATA BASE. THIS ALLOWS THE USER TO E-DESIGN A DATA BASE AFTER IT IS ALREADY N-LINE. HIS FEATURE CAN ONLY BE ADDED TO THE DBS SYSTEM.
Vertem. <u>MS DATA MANAGEMENT ROUTINES</u> . These nguage (BASIC, PASCAL, etc.) which perform th ad deleting records; fetching and storing data iten ata structure. <u>AMPLE APPLICATION PROGRAM AND DDL FIL</u> <u>ELOCATOR TO RE-ORG ALL ROUTINES</u> <u>YSTEM SPECIFIC MANUAL</u> to show how to b DBS – Z80 VERSION 8080 and 6502 VERSIONS ANUAL ONLY	e data b ns; and .ES	ase operations of finding, adding, traversing the (possibly complex)	• N • T • N • A • N	RUNS UNDER PM* WITH MICROSOFT BASIC, COBOL AND FORTRAN IORTHSTAR DOS WITH NORTHSTAR BASIC RSDOS* AND DISK BASIC IEWDOS AND DISK BASIC IEWDOS AND APPLE* SOFT BASIC MACHINE LANGUAGE CALLABLE FORMS INTHER FORMS IN DEVELOPMENT
PGRADE TO MDBS DBS - Z80 Version 8080 and 6502 VERSIONS ANUAL ONLY	\$ 35 \$550 \$750 \$825 \$ 35	FOR FREE PRIMER CONTACT MDBS.	MIC	CRO DATA BASE SYSTEMS, INC P.O.BOX 248 LAFAYETTE, IN 47902
				(317) 742-7388
ACHINE LANGUAGE CALLABLE FORMS ADD	\$ 75 \$100	ADD \$2.50 (\$5.00 IF FOREIGN)		CP/M is a registered trademark of Digital Research Corp.

# COMPUPRO<sup>IM</sup> CONTINUES TO

Whether it's memory, motherboards, I/O boards, enclosures, or any of our fam ily of products, CompuPro<sup>th</sup> delivers what you want at prices you can afford.

Looking for memory? Our boards are fully static, low power, run at 4 or 5 MHz, support a number of popular busses, include a 1 year limited warranty, and generally come in 3 configurations to suit your exact needs. For lowest cost, choose an "unkit" with sockets and bypass caps pre-soldered in place for easy assembly. When you can't wait to get going, order one of our assembled versions. For critical systems, specify boards qualified under our Certified System Component (CSC) high reliability program. These boards are extensively tested, burned in for at least 200 hours, and are immediately replaced in event of failure within 1 year of invoice date

Looking for other peripherals? We mix leading edge technology, design savvy, and volume buying to deliver the right product at the right price. See our list below for pricing.

Memory name	Buss & Notes	Unkit	Assm	CSC
Memory name 8K Econoram * IIA 16K Econoram IV 16K Econoram VIIA-16 24K Econoram VIIA-24 16K Econoram IX-16 32K Econoram XI 32K Econoram XI 16K Econoram XII 16K Econoram XIIIA-16 24K Econoram XIIIA-24	Buss & Notes S-100 S-100 S-100 Dig Grp Dig Grp S-100 SBC/BLC S-100 (1) S-100 (1)	Unkit \$149 \$289 \$419 \$319 \$559 \$549 n/a \$349 \$469	Assm \$179 \$339 \$349 \$499 \$379 \$639 \$639 \$669 n/a \$419 \$539	CSC \$239 \$429 \$439 \$605 n/a n/a \$789 \$1050 \$519 \$649
32K Econoram XIIIA-32 16K Econoram XIV 16K Econoram XV-16 32K Econoram XV-32	S-100 (1) S-100 (2) H8 (3) H8 (3)	\$579 \$299 \$329 \$599	\$699 \$359 \$395 \$729	\$849 \$459 n/a n/a

\*Econoram is a trademark of Godbout Electronics

Compatible with all bank select systems (Cromemco, Alpha Micro, etc.); addressable on 4K (1) boundaries

Extended addressing (24 address lines). Single block addressable on 4K boundaries. Bank select option for implementing memory systems greater than 64K.

THESE PRODUCTS ARE GENERALLY **AVAILABLE FROM YOUR LOCAL** COMPUTER STORE.

### ACTIVE TERMINATOR BOARD \$34.50 kit

Plugs into any S-100 motherboard (although ours don't need it) to reduce ringing, crosstalk, noise, and other buss-related problems.

### THE GODBOUT COMPUTER BOX \$259 desktop, \$299 rack mount (introductory price)

The ideal home for your computer. With fan, dual AC outlets and fuseholder, power switch, heavy-duty line filter, black anodized front panel (with textured vinyl painted cover for desk top version); pre-drilled base accepts our high-performance motherboards or similar types by Vector, California Digital, and others. Rack mount version includes slides for easy pull-out from rack. This functional, versatile, and handsome enclosure does justice to the finest computer systems.

HIGH-PERFORMANCE S-100 MOTHERBOARDS 6 slot: \$ 89 unkit, \$129 assm 12 slot: \$129 unkit, \$169 assm

19 slot: \$174 unkit, \$214 assm Unkits have edge connectors and termination resistors pre-soldered

in place for easy assembly. These boards exceed the latest S-100 specs and will work with 5 to 10 MHz CPUs. Includes true active termination, grounded Farady shield between all buss signal lines, and edge connectors for all slots.

# **16K DYNAMIC RAMS** 8/\$87.20!

Perfect for memory expansion in a number of machines (TRS-80\*\* Model I and Model II, Exidy Sorcerer, Heath H89, Apple, etc.), and you can't beat our price: 8 high speed chips for \$64! Add \$3 if you'd like 2 dip shunts plus TRS-80\*\* programming instructions to expand memory. These are 250 ns (4 MHz), dynamic RAMs...but quantities are limited, so hurry is you want to take advantage of this super deal.

\*\*TRS-80 is a trademark of the Tandy Corporation.

## PASCAL/M<sup>tm</sup> + MEMORY SPECIAI

PASCAL can give a microcomputer with CP/M more power than many minis. For a limited time only, you can buy an assembled Econoram X, plus our totally standard Wirth PASCAL/Mtm 8" diskette, for \$799 (regular combined price, \$999). Includes manual, plus Wirth's definitive book on PASCAL: specify Z-80 or 8080/8085 version. Diskette is also available separately for \$350

## 2708 EROM BOARD \$85 unkit

4 independently addressable 4K blocks, with dipswitch selectable jump start built right into the board. Includes all support chips and manual, but does not include FROMs.

#### S-100 MEMORY \$59 unkit \$85 assm **MANAGER BOARD \$100 CSC** Add bank select and extended addressing to older S-100 machines (Altair, IMSAI, Sol, and others). Use with our new extended addressing boards, or retrofit our high density Econorams for use with the Memory

Manager to get added memory space for your computer.

MULLEN S-100 \$49 EXTENDER BOARD kit

Includes logic probe and general purpose breadboard section. Ideal for troubleshooting and analysis.

# **3P PLUS S** "Interfacer II" **S-100 I/O BOARD**

\$199 unkit \$249 assm \$324 CSC

Incorporates 1 channel of serial I/O (RS-232 with full handshake), along with 3 full duplex parallel ports plus a separate status port. The parallel section uses Tri-State (tm National Semiconductor) octal latches for latched data, input and output with 24 mA drive current, attention/enable/strobe bits for each parallel port (with selectable polarity), interrupts for each input port, and separate connectors with power for each channel.

#### \$199 unkit **2S "Interfacer I"** \$249 assm **S-100 I/O BOARD** \$324 CSC

Dual RS-232 ports with full handshake; use EIA232C line drivers and receivers (1488, 1489), or current loop (20 mA), or TTL signals on both ports. On-board crystal timebase with independently selectable Baud rates for each port (up to 19.2 KBaud). Hardware UARTs don't tie up the CPU





TERMS: Cal res add tax. Allow 5% for shipping, excess refunded. VISA®/Mastercharge call our 24 hour order desk at (415) 562-0636. COD OK with street address for UPS. Prices good through cover month of magazine.