







VOL. 1 NO. 2

FALL 1985

Editor Jay Vilhena

Associate Editor Robert Petersen

Business Manager Linda Pereira

Advertising Jay Vilhena

Technical Consultant Steve Renshaw

Art Director Joslyn L. Johanna

S-100 Journal is published quarterly by Octoplus Corporation, 2426 Wade Avenue, Raleigh, NC 27607.

Copyright © 1985 by Octoplus Corporation. All rights reserved.

Subscriptions: U.S.A.: \$14.00 for 1 year, \$25.00 for 2 years. Canada, England, and Mexico: add \$3.00 per year. Other countries: add \$6.00 per year. Foreign payments must be in U.S. currency. Send orders and payments to S-100 Journal, P.O. Box 12881, Raleigh, NC 27605.

Advertising: Contact S-100 Journal Advertising, P.O. Box 12881, Raleigh, NC 27605. **POSTMASTER:** Send address changes to S-100 Journal, P.O. Box 12881, Raleigh, NC 27605.

Application to Mail at Second-Class Postage Rates is pending at Raleigh, NC.





MACROTECH MI-286 AND

COMPUPRO CPU 8085/88



THE TELETEK SBC 86/87

THE THUNDER 186 SBC

- 2 EDITORIAL
- **31** HOMEBREWING
- **4** NEW PRODUCTS
- 6 EDITOR INTERFACE 44 READER I/O
- 8 696 BUS
- **22** MULTIUSER OS
- **33** BUG REPORT
- - 45 BITS
 - **46** S-100 DIRECTORY

OUR COVER

The Macrotech MI-286 and the CompuPro CPU 8085/88 offer both 8- and 16-bit processing capabilities. See pages 10 and 14 for more about these CPU boards.



editorialı

S-100 INTERNATIONAL TRADE ASSOCIATION

While mythomaniacs with ulterior motives narrated the tales of S-100 demise, our systems have evolved to outstanding levels of performance that very few micros, and not all minis, can match. In addition, S-100 machines continue to offer the versatility and expandability that is their most cherished attribute.

Given all these advantages, it is often difficult to understand the factors that allot S-100 systems such a small share of the microcomputer market. It is easy (and certainly satisfying) to accuse or harass the dominant systems for their bullheaded takeover of the market, but to us belongs the ultimate blame. The S-100 industry has flatly failed to communicate to the vast majority of potential computer buyers what we are about and why an S-100 system is the better investment. We remain shy. and one way or another justify our fear of competing head-on with the alphas in the pack.

S-100 suppliers compete in the market at two levels. At one level, which I will call level A, is the competition among these suppliers themselves for a share of the S-100 market. This is a historical type of competition whose importance has long vanished. At the other level, I'll call it level B, is a more general competition for a share of the *microcomputer* market. This is where the action is. It determines how S-100 companies will perform in the years ahead.

Many S-100 companies continue to direct their efforts to level A. They either lack the resources to enter the larger picture or fail to develop the proper means of doing so. Other companies have seen the rainbow pot and slosh awkwardly at level B, succeeding only because the pot is so immense that a few stray coins will make a pauper rich.

A third group has become aware of a third alternative, level X.

S-100 companies lack market identity. We watch puzzled as the producers of mediocre systems, often priced thousands of dollars above ours, gorge themselves in the core of the pot while our highperformance systems gather the crumbs. It is the game of the name. The microcomputer consumer, like scores of other consumers, buys by name, often understanding little of the substance that goes with the name. S-100 companies have understood this. They have stretched their resources to buy a name. Some became engulfed in long quests for the ultimate name. Others went under. It hasn't worked.

Level X, like level B, belongs in the mainstream of microcomputer competition. It seeks to take over a significant portion of the core of the pot. And it has the resources to do it. Level X has a market name. The name is simple, respected, and seasoned. Level X has the financial resources to promote the name in grand scale. The name is **S-100**.

This fall at COMDEX, an event of historical importance took place. Thirty-five representatives of S-100 and S-100-related companies met to discuss level X. Level X is the cooperative promotion of the S-100 bus. While individual companies may lack enough name recognition to significantly penetrate the market, this need not be so when resources are combined. At this level, advertising could be accomplished in a scale that would place the S-100 bus in the mainstream of the microcomputer and supermicro worlds. The key resides in promoting the S-100 bus itself as a symbol of quality, performance, modularity, wide support, infinite upgrading possibilities, and nonobsolescence. These are certainly the qualities that the user/consumer looks for. The S-100 bus already offers these gualities. Now we need to advertise them.

At the COMDEX meeting, the S-100 INTERNATIONAL TRADE ASSOCIATION (SITA) was created. A committee was formed to direct the early stages of activity, seek charter memberships, and organize a new meeting of all the charter members. This meeting, to take place early this spring, will decide organizational details and discuss specific S-100 promotional strategies.

S-100 Journal salutes and endorses the creation of SITA. Over a dozen S-100 manufacturers have already joined, and we urge all other S-100 companies to join this association and take part in the spring meeting. For more information write to SITA, P.O. Box 28270, Raleigh, NC 27611.

If you are an S-100 user, write to the manufacturers that you buy from and urge them to join and support SITA. You'll be doing your part to guarantee that latesttechnology S-100 products continue to be introduced.

And keep an open eye, for great days lie ahead . . .

Jay Vilhena

The NOEL® An 8 User System

This powerful system based on the Motorola 68000 offers **eight RS-232C** ports, 512K bytes of Dynamic RAM, **20 megabytes of hard disk** storage with fast and reliable voice coil seek, 1.2 megabytes of floppy disk storage, programmable realtime clock, time of day clock with battery back up, and **encryption for software protection.** In spite of its compactness this system offers **expandability** in several respects. Within the same chassis RAM memory may be expanded to 2 megabytes and disk storage to 86 megabytes. If more disk storage is desired the SCSI bus is available to go to other disk and tape storage subsystems.

Software is also NOEL's forte. It can run the well known Alpha Micro AMOSL operating system, the fast and efficient Mirage multiuser multitasking operating system from England, the realtime O/S-9 operating system, CP/M-68K and the FORTH environment. The compilers available include APL, several versions of ex-



tended Basic, Lattice C, Whitesmith's C, Fortran 77, and Pascal. Applications range the gamut from the very general like accounting packages, spread sheets and word processors to the very specific such as a marine distributor software package, laboratory pathology system, and veterinary office management system.

It Grows and Grows And Grows

In-chassis upgrade options include:	List Prices		
NOEL	\$4,999		
• 68010 processor	\$99		
 68020 processor (with The Powerhouse Board ™) 68881 floating point unit (with The Powerhouse Board ™) 	\$1,199		
• 86 Megabyte of hard disk storage (28ms avg seek)	\$1,499		
second 1.2 Megabyte floppy disk drive	\$249		
20 Megabyte streamer tape unit	\$999		
60 Megabyte streamer tape unit	\$2,499		
2 Megabytes of RAM memory	\$1,199		
Out-of-chassis upgrade options include:			
16 additional card slots			
16 Megabytes of RAM memory			
 170 Megabyte of hard disk storage (18ms avg seek) (any number of units) 			



Inner Access Corporation

P.O. Box 888 • Belmont, CA 94002 • (415) 591-8295 • Telex 494-3275 INNACC

new products



PARA DYNAMICS INTRODUCES VERTICAL ENCLOSURE

An elegant 50-amp tower enclosure, Model 5820-S, is now available for S-100 systems from Para Dynamics. The 5820-S features a 20-slot, 696standard motherboard, adjustable termination, front panel LEDs to indicate bus and drive voltages, and 3-position key switch.

This enclosure is specially suited for larger multiuser systems, providing plenty of power for up to 20 S-100 boards and a wide assortment of 8" and $5\frac{1}{4}$ " disk drives. An advanced cooling design forces air between the boards. The 5820-S lists for \$1495. For additional information contact Para Dynamics, 7895 E. Acoma Dr., Scottsdale, AZ 85260. Telephone (602) 991-1600.

Z8001 BOARD AVAILABLE FROM WAY ENGINEERING

The Super Z-10 is an IEEE 696 S-100 board that utilizes the Z8001 16-bit processor. The Z-10 operates at 10 MHz and addresses 16 megabytes of RAM. Additional on-board functions include two serial ports, 32K of phantom EPROM, and up to 3 selectable wait states.

The Super Z-10 operates with standard S-100 static RAM or, for greater clock speeds, with a special piggy-back 512K dynamic RAM board. Combinations of the two types of RAM are also supported.

The monitor EPROM boots 79 FIG FORTH upon power-on or reset. Way Engineering also offers CP/M-8000 with BIOS for the Super Z-10. The BIOS is written in C and assembler and can be modified by the user.

The Super Z-10 costs \$995 in single quantity. The CP/M-8000 is \$350 and includes the C language. Contact Way Engineering Inc., 2011 Tulip Tree Lane, La Canada - Flintridge, CA 91011. Telephone (213) 245-1480.



inew products

New Affordable 8-User System from Inner Access

Inner Access Corporation has announced the NOEL, a multiuser system that runs several operating systems, including AMOS, Mirage, O/S-9, CP/M-68K, and FORTH. A wide range of compilers and applications packages are available for this system.

The NOEL is 68000 based and offers eight serial ports, 512K bytes of Dynamic RAM, 20-megabyte hard disk, 1.2 megabytes of floppy storage, time-of-day clock, and a large array of upgrade options.

This compact system runs at 8 MHz and meets IEEE-696 specifications. It sells for \$4999. Contact Inner Access Corporation, PO Box 888, Belmont, CA 94002. Telephone (415) 591-8295.



L/F TECHNOLOGIES OFFERS CONCURRENT DOS

L/F Technologies (formerly IMS International) now offers its 1600 series of S-100 systems with Concurrent DOS, the popular multiuser, multitasking operating system from Digital Research. The 1600 systems with Concurrent DOS, featuring RAMdisk, 1 megabyte of RAM, and 24-meg Winchester, start at \$6495.

L/F Technologies has also introduced a back-up power source, the L/F-Power, specially configured for the company's hardware products. L/F-Power supplies up to 1 hour of DC voltage directly to the system, eliminating the process of DC to AC reconversion used in external back-up systems. A related product, the L/F-Power-II, offers a similar integral back-up power supply for L/F Technologies' terminals.

For more information, contact L/F Technologies, 2800 Lockheed Way, Carson City, NV 89701.

The New Products section is compiled from press releases and other information supplied by manufacturers. Only press releases on S-100 products and peripherals are considered for publication. High-quality photographs are welcome. Press releases should be dated and should include prices. Send to New Products, S-100 Journal, P.O. Box 12881, Raleigh, NC 27605. me editor interface

For those coming in now, Editor Interface is the column where I answer questions and publish letters concerning (mainly) the contents and orientation of the magazine. We like to receive your comments and suggestions for improving S-100 Journal. Send letters to Editor Interface, S-100 Journal, P.O. Box 12881, Raleigh, NC 27605. Please print or type your letters.

Our magazine is growing at a fast pace. With your support, we will be around for a long long time, and, best of all, so will S-100 systems. We will continue to improve S-100 Journal to make it your second best investment. Second only to your S-100 machine, of course.

But let's get on with the mail:

First Issue Comments

Hope next issues look as good as the first!

R. V. Peringer Orange, California

Glad to know that you liked it. We will keep S-100 Journal looking good. Besides esthetics, we are also concerned about increasing the amount and quality of the information provided. • Jay

Finally! A place to stand against the blue fungus. For sheer spite, you should send a copy of that first editorial to IBM "for informational purposes only" of course.

> S. Shumaker Vacaville, California

We've heard that a few people do not share your enthusiasm about our magazine. But, we know who they are. And, with a little imagination, we can also figure out where they live.

• Jay

In Search of S-100 Info

I received the first issue of the S-100 Journal with interest and pleasure. You invited reader comments; here are some.

I would like to see some articles or be referred to some literature on computer design with the IEEE 696 buss. Sol Libes and Mark Garetz' book "Interfacing to S-100/IEEE 696 Microcomputers" is excellent, but when one searches for the books they suggest as foundation, one finds they are out of print. Search as I may, I have found very little published on S-100 computer design. I have never seen "The S-100 Bus Handbook" in a B. Dalton bookstore. I will specifically request it from them, and I will write to Micro/Systems, using the address in the article on the 68000.

I have always been a little puzzled why the S-100 buss is not used more widely, at least by old circuit design engineers like myself who have lately gotten into micros. It seems to offer one an opportunity to concentrate on the computer circuits that are of interest without having to build up all the supporting equipment. I have designed and built all the power supplies I ever want to! Perhaps the lack of S-100 technical literature is part of the reason for the ". . . lost ground in the press," as you say. Good documentation still is a problem in a major part of the microcomputer business.

Because I am more familiar with the 8085 series and newer Intel chips, I hope you will have some future articles feature them.

I look forward to your future issues!

Eliot C. Payson Littleton, Colorado

I expect that S-100 Journal will be able to provide a lot of needed information about the S-100 bus and S-100 products. In the future, we may even consider publishing some S-100 books, if we locate interested authors.

I checked with the local B. Dalton, and they still stock the "S-100 Bus Handbook." Sol Libes is trying to reprint "Interfacing to S-100/IEEE 696 Microcomputers." If he succeeds, we'll make it available through S-100 Journal.

No doubt that the Intel line will be addressed often in our pages. • Jay

MS-DOS, UNIX, BIOS and A/D

I was very glad to get my copy of the "Journal" — because most, if not all, microcomputer magazines seem to be very much oriented toward the IBM-PC. Well, I own an S-100 system, and I'd like to keep it as long as possible. I'm happy with its speed mass data — RAM storage, etc.

I usually don't make a habit of expressing my personal views to others, unless otherwise asked to do so. However, statements were made in the first issue of the Journal which have prompted me to address the following comments/questions to you. I hope you accept the following remarks as being constructive in nature; they are not meant to be a criticism.

1. MS-DOS: "General purpose MS-DOS/PC-DOS software will not be accepted." Comment: I have several Microsoft DOS compatible programs that I cannot be without. For example, my Fortran Compiler, and my 1/2-inch, 9-track tape utilities. All of these programs — as well as other utilities — are all generic MS-DOS programs. Does the statement on page 2 mean that those programs would not be advertised or reviewed in the Journal??

2. I have rack-mounted my system — in a "T-bar" 19-inch cabinet — and at present I'm trying to assemble an A/D subsystem [...] for the purpose of collecting and digitally analyzing geologic-geophysical data. If these topics are of interest to you, please let me know.

3. I am not an electrical/digital engineer, but I would like to have access to information on how to write a BIOS for my 16-bit 8086 system (Seattle) — needless to say the BIOS is not available in source. But, an article in the S-100 Journal which would describe how one could write a "typical" BIOS routine would be very helpful. [. . .] I've got several books on assembler language, but they do not address the overall mechanics of this fundamental piece of software. Even something as simple as a block diagram, with some minimal text, would be a big help!

4. One important change seems to be taking place in the computer industry in general - UNIX. UNIX is being ported to almost all micro - mini mainframe systems [. . .], including some S-100 systems! I honestly hope you'll be able to provide the reader with info on who in the S-100 industry will implement UNIX on our bus. For example, I know that there is a very real possibility of getting public domain source code in C, for UNIX look alikes — work alikes! Here's an area where the Journal could be very helpful: information on how to develop a kernel for a "typical" S-100 system?? For the 8086-80286-6800-3200 CPU's!??

> Tony Price Burbank, California

Thanks for writing. I will tackle your points one at a time:

MS-DOS: You are correct! We will neither accept ads on nor review MS-DOS software. It's not that we have any feud with MS-DOS, but, because of the illogical popularity of the IBM PC, MS-DOS occupies an extraordinary percentage (sometimes close to 100%) of the space of all major computer publications. With all that info available, there is really no need for us to use our space on MS-DOS. But, I do think that S-100 systems should be able to run MS-DOS software (or anything else for that matter), and S-100 Journal will publish information that deals with implementing or running MS-DOS software in our micros.

FALL 1985

Analog to Digital: It appears that a lot of people are using, or planning to use, their S-100 systems to collect analog data. And, yes, we are interested! If you succeed in your application, we would be eager to hear about it, and we would even consider publishing an article describing the process in detail.

BIOS: I am certain that S-100 Journal will address BIOS topics many times. In this issue, you will find an article by Howard Spindel that gives detailed information about a (specialized) CP/M BIOS.

UNIX: There are in fact a number of UNIXes (or close variants) running on S-100 systems. For some names, see the multiuser column that Gary Feierbach inaugurates in this issue. • Jay

	BE-82 VIDEO BOARD FOR THE S-100 BUS	
FEATURE • E • C • C • L • C • C • C • C • C • C • C • C	ES: itt-mapped characters and graphics, 640 by 330 pixel display ull Greek set in EPROM, 7 by 9 character, 8 by 11 window haracters placed on any raster line, 30 char-line display oad a user program in BE-82 RAM for special commands treate graphics on one screen while viewing another 60 raster lines available for a single drawing ines drawn at 8800 pixels/s, pixels set at 800/s iffective baud rate to 10,500 in terminal mode	
S-100 BL	US HACKERS: Full documentation, user can customize to special needs Purchase items singly, as a group, or choose additions later Bare board plus hardware/software documentation \$135 Programmed EPROMS (three 2716s)	
HARDWA • A • S • E • E	RE: mdek 310A Video Monitor and Key Tronic keyboard recommended 5-100 bus system or ZENITH Z-100 Low Profile Computer BE-82 VIDEO BOARD acts as a slave device at all times on bus Board operation is independent of host processor clock speed	
SCIENTIS • [STS AND ENGINEERS: DB-WRITE Technical Word Processor	_
Write Operates BE-82 VI files prov modify pr the Tech	your papers using a display that shows exactly what is printed under CP/M 80 by Digital Research and requires a 64k system. The DEO BOARD is required to use DB-WRITE. Full documentation and a ided. Use CP/M to customize keyboard layout by changing jump table inter driver, etc. Printer driver included for the NEC SPINWRITER are Math/Times Roman thimble. Example of display screen and printour	1. ill e, id t:
$f(\lambda) = \int_{-\infty}^{\infty}$	$ \int_{0}^{\infty} e^{-\beta (\lambda^{2} + \xi^{2})} \left[\frac{\partial^{2} \rho(\xi)}{\partial \xi^{2}} + H_{0}(\xi) \sin^{2}(\lambda - \xi) \right] d\xi \qquad \begin{bmatrix} \sigma_{11} \sigma_{12} \sigma_{13} \\ \sigma_{21} \sigma_{22} \sigma_{23} \end{bmatrix} $	
Position	char's 0 $\begin{array}{c}2 \\ 4 \\ 8 \\ 8 \\ 8 \\ 8 \\ 4 \\ 2 \\ 0 \\ \text{from line} \\ \begin{array}{c}1 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ $	
α - β	$-\gamma - \delta - \epsilon - \eta - \lambda - \mu - \xi - \pi - \rho - \sigma - \tau - \omega$	
Name		
Address _		
City	Additional	
State	ZIPInformation	
DB	AGANOFF SYSTEMS, 3141 DAVID COURT, PALO ALTO, CA 94303	

7

INTRODUCTION TO THE S-100 BUS A LITTLE HISTORY

696 Bus is our new regular column that concentrates on the hardware aspects of the IEEE-696 bus (i.e., the S-100 bus) and answers questions that readers might have about the IEEE standard.

696 bus

S-100 Journal is pleased to have Don Pannell as our 696-bus columnist. Don is an S-100 hardware enthusiast and is coauthor of the IEEE-696 standard. He bought his first S-100 system (an Altair 8800b kit) in January 1978 and has since designed and built most of his present components. These include a terminal, EPROM programmer, serial/parallel I/O cards, two designs of DMA floppy-disk controller, and a 68000 coprocessor card. (Don markets the 68000 coprocessor through his Peak Electronics company.)

If you have questions about the S-100 bus and IEEE standard, write to Don Pannell, P.O. Box 700112, San Jose, CA 95170-0112. Your questions can range from architectural concerns to how to interface a specific device or function with the bus. Don will incorporate answers to the most common questions in future issues.

In this first column, he gives us a little history background and an overview of the differences between the original S-100 bus and the IEEE-696 bus.

he S-100 bus first appeared as a computer kit by MITS Corporation, in the January 1975 issue of "Popular Electronics" magazine. The kit was based on the Intel 8080 and was called the Altair 8800. It contained a front panel with all the proper lights and switches, an 8-amp unregulated power supply, and a CPU card. The main feature of the Altair was its expandability. The CPU card plugged into a 100-pin edge connector. This sent the CPU card's signals down a bus and out to as many as 15 other cards plugged into the same chassis.

The kit was just what the hobbyist community wanted. MITS, although already known for its calculator kits published in "Popular Electronics," was not ready for the response it received for the Altair kit. Part of the big response was due to the low price of the kit. At the time, Intel was asking \$350 just for the 8080 chip. MITS advertised the complete kit for \$395. Within one week MITS had received 200 orders. Unfortunately, the kit article had been published before the Altair was ready. It took MITS another five months before their first product was ready for shipping.

The quick design cycle was part of the reason why some aspects of the original bus were not very well thought out. Timing specifications were nonexistent, and future upgrades had not even been con-

Don Pannell

sidered. Despite this great rush, MITS did several things right. They defined an expandable bus that was easy to interface with, supported DMA (direct memory access), and allowed any card to be plugged into any slot. This accomplishment was partially due to Intel's design of the 8080 CPU. MITS simply brought ALL the 8080's signals to the bus. Anyone that has ever wondered where the unusual S-100 pin assignment came from has only to look at the original Altair 8080 CPU card. An unknown printed circuit board designer defined the pin assignment to make his or her job easier. All the traces on both sides of the original MITS card come straight down from the buffer chips to the bus connector. It's a beautiful card, with very few vias (holes in the board).

THE BUS DESIGN A MIXED BLESSING

The fact that the S-100 bus was a direct extension of the 8080 CPU proved to be a mixed blessing. Initially, it allowed many other vendors to quickly jump on the S-100 bandwagon by designing cards that basically followed the 8080's timing specifications. Without this multivendor backing, the S-100 bus would not have gone very far. In its first two years, the bus became so popular that in 1977 over 60,000 *(continued on page 20)*

EARTH LAUNCHES NEW STARS

EARTH COMPUTERS launches two of the "Hottest" new stars in the S-100 Universe. Both the **TURBOMASTER 8**[™] and **TURBOSLAVE I**[™] are Star performers, featuring high speed Z-80H CPUs.

TURBOMASTER 8

This outstanding new 8-Bit Single Board Computer offers features that are out of this world:

- On-board ST-506 Winchester Controller
- TurboDOS, CP/M, MP/M compatible

TURBOSLAVE I

- 5-1/4" and 8" Floppy Controller
- Up to 256KB of memory
- 8 MHz, Z-80H CPU
- 2 Serial ports
- 1 Parallel port

The perfect companion to the TURBOMASTER 8 or other 8/16-Bit Master processor. This high speed slave utilizes an 8 MHz Z-80H CPU and offers

extensive on-board diagnostics... an industry exclusive.

- No paddle boards
- S-100, IEEE 696 compatible
- 128KB of RAM
- 2 RS-232 ports, 50-38.4K Baud
- FIFO communications
- Data transfers to 1 MB

EARTH's new stars are fully compatible with the Multi-user TurboDOS operating system, and will operate in most S-100 systems, including pre-IEEE 696 systems.

EARTH COMPUTERS also manufacturers a growing line of PC compatible stellar performers such as:

• TURBOSLAVE PC[™]—an 8 MHz



Z-80 single board slave processor that runs CP/M applications on a PC and is compatible with the TurboDOS multi-user operating system.

- TURBOACCEL 286[™]—a high performance 80286 accelerator that boosts PC performance up to five times.
- EARTHNET PC[™] and EARTHNET S-100, the low cost, ARCNETcompatible way to tie PC and S-100 systems together.

To put these stars to work for you, call or write EARTH COMPUTERS. BE SURE TO ASK ABOUT HOW YOU CAN WIN A FREE Z-80 CO-PROCESSOR BOARD.

"Building Blocks For The Super Micro"

EARTH COMPUTERS

P.O. Box 8067, Fountain Valley, CA 92728 • TELEX: 910 997 6120 EARTH FV • PHONE: (714)964-5784

system upgrading

CP/M-86 ON OLDER S-100 COMPUTERS USING A DUAL-PROCESSOR BOARD

he explosive growth rate of the computer industry can make owning a computer very frustrating. Six months after you lay out the big money for the latest system, another company comes along with something better (sometimes for less money — that really hurts!). One of the ways to protect yourself from obsolescense is to buy a computer. which can be upgraded in a modular fashion. Five years ago, I decided to purchase a computer which could be upgraded. I chose an S-100 system running the popular 8-bit CP/M operating system with the intent of supporting a more advanced 16-bit operating system in the future. The key to upgrading my computer to run newer 16-bit software was the CompuPro CPU 8085/88, a dual-processor board from Viasyn Corporation. (Also see the box on page 13 for an update on using the Macrotech MI-286 dualprocessor board.)

The CompuPro Dual CPU (i.e., the CPU 8085/88) is an S-100 processor board which contains both an 8bit 8085 microprocessor and a 16-bit 8088 microprocessor. This board gives S-100 computers the flexibility of simultaneously running older 8-bit software and newer 16-bit software. Some articles have appeared describing how older S-100 computers can be upgraded to use the CompuPro CPU 8085/88 as a processor board [1] [2] [3]. These articles have done a fine job of presenting the **hardware** pitfalls that can occur when replacing

This article will show you a relatively easy way to upgrade the **software** of your S-100 system so that you can run CP/M-86. You will be able to switch between CP/M-80 and CP/M-86 with a simple command.

an older S-100 processor board with the Dual CPU.

Let's assume that you have successfully upgraded the hardware of your system, and that you are now running CP/M on the 8085 microprocessor of your Dual CPU. The battle is only half won. Now you have a computer that includes a powerful 16-bit 8088 microprocessor, but this

Howard Spindel

CPU never gets used because you don't have any software to run on it. It would be great to run CP/M-86 (a 16-bit version of CP/M) on the 8088 because CP/M and CP/M-86 have compatible disk formats. This would give you an easy way to share files between 8-bit and 16-bit programs.

This article will show you a relatively easy way to upgrade the **software** of your S-100 system so that you can run CP/M-86. You will be able to switch between CP/M and CP/M-86 with a simple command. If you are not familiar with the basic structure of CP/M, including the terms CCP (Console Command Processor), BDOS (Basic Disk Operating System), and especially the BIOS (Basic Input Output System) you may first want to refer to the glossary included with this article.

PAINFUL UPGRADE METHODS

There are two obvious and difficult methods for bringing up CP/M-86:

1. Rewrite all of your BIOS code in 8086 assembler, and build a CP/M-86 system from scratch. If you're like



me, you have already spent many long hours customizing your BIOS to get it just right. The thought of going through that all over again is distressing. (All that time with the computer will take some explaining to your spouse or significant other.) Even if you were successful with this approach, every time you made a BIOS change from then on, you would have to do it in two places (CP/M and CP/M-86).

2. Purchase a customized version of CP/M-86 from Viasyn. This would mean buying additional hardware. In addition to the Dual CPU, Viasyn's implementation of CP/M-86 requires the CompuPro Disk 1 (or Disk 1A) floppy disk controller and a Compu-Pro support board like the Interfacer or System Support 1. This can get expensive, easily doubling the investment in the Dual CPU. These were the alternatives that I faced and rejected. I will show you another way to bring up CP/M-86 using the standard Digital Research distribution version of CP/M-86 and your current hardware. Your hardware can be almost anything as long as you've upgraded the processor board to the Dual CPU, and you have CP/M running on the 8085. For the curious, the author's hardware configuration is listed in Table 1.

CP/M-86 THE EASY WAY

The basic approach to an easy upgrade to CP/M-86 is simple in philosophy. Why not use the 8085 and its existing BIOS for CP/M as an I/O (input/output) processor for the CP/M-86 running on the 8088? After

Table 1. The Author's Hardware Configuration. Almost any hardware configuration can be used to run CP/M-86 with the programs described in this article. The programs can be updated with very little effort as the underlying hardware changes.

all, a BIOS for CP/M and a BIOS for CP/M-86 provide almost exactly the same functions. There are a few minor entry points in the CP/M-86 BIOS which don't exist in CP/M, but they are simple routines, easy to implement on the 8088. All the difficult device driver code, most notably the disk drivers and disk sector deblocking code, is already available in 8085 code. What's more, anytime a change needs to be made to the BIOS for CP/M, that change is also instantly made for CP/M-86 since both versions of CP/M are running exactly the same code when interfacing to BIOS devices.

The Dual CPU makes this approach possible by making it easy to switch back and forth between the 8085 and the 8088 microprocessors. All that is necessary is an input instruction to an I/O port (by default this port is OFD hex). The microprocessors can be configured so that each time one is switched into activity, it picks up exactly where it left off. The microprocessors do not have any way of communicating with each other except to share an area of memory. This led me to the notion of a BIOS task block. A BIOS task block is a special area of memory into which the 8088 can write a request for the 8085 to perform a BIOS function. When the 8085 is finished doing the BIOS function, the results are written back into the BIOS task block and read by the 8088. Note that the Dual CPU does not allow both microprocessors to run simultaneously, so there are no problems associated with synchronizing two independent microprocessors.

Digital Research did something very smart (in my opinion at least) which considerably simplifies the creation of BIOS task blocks. It provided CP/M with a consistent 8085 register allocation method for BIOS calls. Characters to be output are always placed in register C. Input characters always come back in register A. 16-Bit input quantities are always passed in BC and DE, and 16bit output quantities appear in HL. Not only is this style of register allocation also provided in CP/M-86, but a constant one-to-one mapping of the 8088 registers to the 8085 registers is maintained. This mapping is detailed

in Table 2 on page 16.

To implement the BIOS task blocks, the 8088 writes to memory the values that all 8085 registers are to assume before executing a BIOS function. The mapping of registers remains consistent regardless of the BIOS function being executed. Hence, the BIOS task block can look identical for all BIOS functions; the values of 8085 registers are passed without regards to what parameters the registers might contain.

The following summarizes how the

8085 and 8088 communicate whenever the 8085 is to provide the 8088 with any BIOS function:

1. The 8088 BIOS receives a request from CP/M-86.

2. The 8088 creates a BIOS task (continued on page 16)

The Macrotech MI-286 Dual Processor Board

Although this article was originally written with the CompuPro 8085/88 Dual Processor in mind, through the good will of S-100 Journal and Macrotech I recently had the opportunity to test my program for a few hours with the Macrotech MI-286 Dual Processor. (The Macrotech MI-286 uses an Intel 80286 and a Zilog Z80 combination and is advertised as a direct plug replacement for the CompuPro Dual Processor.)

Since the MI-286 manual said that it came preconfigured as a CompuPro replacement, I pulled out my CompuPro board, put the Macrotech board in, and hit the power button. I was gratified to see the system boot CP/M 2.2 as usual. Next I tried running the BOOT86 program to fire up CP/M-86. My system crashed. I hit the reset button and tried it again, and this time CP/M-86 booted up and ran! A few more tries showed me that the system was a little flaky. I had been afraid of this because my memory boards are older 8bit-only boards and I thought they might not be fast enough for the 80286. However, Macrotech had the foresight to also lend me the V-RAM, a 512K-byte static RAM board. I flipped through the V-RAM manual, configured the V-RAM board for 512K of system memory at address zero, yanked out my RAM boards, and put in the V-RAM. Power on, run BOOT86, and I've got a reliably running system!

I spent a little bit of time playing around with CP/M-86 and marvelling at the extra speed of the Macrotech board. The MI-286 has LEDs which show which processor is active. It was really fun to try different things and watch the relative brightness of the Z80 and 80286 LEDs shift back and forth.

I then ran BOOT80 to switch back to CP/M and decided to run BOOT86 again to make sure that the restart vector worked. Oops, crashed again. A couple of retries convinced me that this was a software failure. A little more thinking and the answer came to me — I'd been bitten by the fetch-ahead queue again. The 80286 has a much larger

fetch-ahead queue than an 8088, and the 80286 was reading the restart vector before the Z80 could write it. The fix is simple and is left "as an exercise for the reader." For the time being, I decided to just live with having to reset the computer every time before booting CP/M-86.

About this time, I decided to read the MI-286 manual more thoroughly, and discovered that I could enable memory wait states. This sounded like just the thing I needed to use my older memory boards. A quick jumper change and a couple of board swaps later I had a reliable system using my older memory boards.

I also wanted to get some idea of how much faster the MI-286 was than the 8085/88. For a simple test, I put both CBIOS86.A86 and ASM86.CMD on my Digital Research RAM disk and assembled the BIOS. I got the following results (hand timed with a stopwatch):

MI-286 with Macrotech 16-bit memory	15 seconds
MI-286 with my 8-bit memory	28 seconds
(1 wait state)	
MI-286 with my 8-bit memory	21 seconds
(0 wait states)	
CompuPro CPU 8085/88	27 seconds

The above table shows that the system RAM has an enormous effect upon the system performance. To use the MI-286 effectively, you should plan on using it with 16-bit memory boards.

I also became curious about how much performance degradation was incurred by using the Z80 to drive the BIOS routines as opposed to having true CP/M-86 BIOS routines. Recently, I broke down and bought and installed CP/M-816 from Viasyn. I tried booting CP/M-816 using the MI-286 with the Macrotech memory board and it worked perfectly. I then tried the above timing test and found that the assembly took 14.5 seconds. This is only slightly faster than the CBIOS86 approach and may in fact be within the error limits of hand timing.

Dear Macrotech,

Your boards were wonderful to use and very fast. I truly hated to ship them back to S-100 Journal. Since they are technically used equipment now, would you consider selling them to me inexpensively? Pretty please?

Howard Spindel

MACROTECH MI-286 AND COMPUPRO CPU 8085/88

CompuPro Macrotech 16-bit: 8088 16-bit: 80286 CPUs 8-bit: Z80H 8-bit: 8085 8087 Math 80287 optional (as a piggy-back board coprocessor from Hudson Assoc.) Maximum Memory 16 megabytes 16 megabytes Addressable 8 bits (restricted) 8 bits Data Bus or 16 bits Processor active 8085 Z80 on power-up 2 or 8 MHz 2 or 6 MHz 8-bit speed 16-bit speed 6 MHz 10 MHz 0 or 1 - switch Z80: 0 or 1-switch selectable I/O wait states selectable 286: up to 3 - switch selectable **MWRITE** generator switch selectable switch selectable Cost \$350 \$1095 CompuPro Macrotech 26538 Danti Court 9551 Irondale Ave. Manufacturer Hayward, CA 94545-3999 Chatsworth, CA 91311 800-842-7961 800-824-3181 800-842-7962 (California) 818-700-1501 (California)

Jay Vilhena

ince so much of this issue is dedicated to dual-processor boards, I decided to throw in this small article with an at-a-glance table showing you the main features of the CompuPro CPU 8085/88 and the Macrotech MI-286.

Although 16-bit systems (and the CPU 8085/88 in particular) have been available for several years, many readers have 8-bit-only machines and may now be considering a 16-bit upgrade to run extra software. A dualprocessor board is a good choice because all your older 8-bit software can still run. (Another alternative is to buy a 16-bit slave or coprocessor board available from several manufacturers.)

Both the Macrotech and the CompuPro are excellent dual-processor boards and are now essentially bugfree. The MI-286 offers outstanding performance due to a fast Z80 processor and a 16-bit data path for the 80286. The CPU 8085/88 can be obtained at extremely attractive prices. So the choice, as usually, depends on your intentions. If what you want is an economical and dependable upgrade to 16 bits, the 8085/88 is ideal. Since the 8085/88 uses an 8-bit data path for both processors, it will work fine with all your old 8-bit memory. However, if you are after the ultimate speed, want to take advantage of 16-bit memories, or plan to use the board in multiuser environments, you need the MI-286. You may also prefer the MI-286 if your current CPU is a Z80, since some Z80-specific programs may not run with the 8085.

(continued from page 13)

block. The 8088 registers are converted to the 8085 equivalents and written to the task block memory area. The 8088 also writes into the task block memory the function code for the requested BIOS function. The 8088 then issues an input instruction to activate the 8085.

3. The 8085 wakes up and loads all of its registers from the information in the task block memory, and calls the existing CP/M BIOS code for the requested function. When the existing BIOS returns, the 8085 writes all of its registers back to the task block memory area and in turn issues an input instruction that reactivates the 8088.

4. The 8088 reconverts, into their 8088 equivalents, the 8085 registers stored in the task block memory area. It then returns to CP/M-86.

Of course, things are not always as simple as one would like. The above scenario becomes more complicated when disk I/O is involved, as you will see when each BIOS function is examined in individual detail.

Memory Allocation

Memory must be carefully managed when both microprocessors on the Dual CPU are used because both processors can address and alter the same physical memory. It would be very easy (and probably disastrous) for one of the microprocessors to clobber information used by the other. Not only that, but CP/M and CP/M-86 differ significantly in their memory layout. CP/M uses low memory for a number of important fields, such as the BDOS and warmboot vectors, and the IOBYTE. CP/M itself runs in high memory in the 8085 address space. CP/M-86 is forced by the architecture of the 8088 to use low memory for interrupt vectors. CP/M-86 itself is relocatable — that means it can run anywhere within the address space of the 8088. Typically, CP/M-86 occupies a memory area starting at address 400 (hex), with the BIOS starting at address 2500 (hex).

Somewhere in this messy picture, a secure area must be found for the BIOS task blocks. The memory allocation I used is pictured in Table 3. Low memory does cause some confusion due to conflicting usage by CP/M and CP/M-86. The code that processes the task block interface has to do some saving and restoring of key low-memory areas.

The Software Pieces

In order to implement the BIOS task block approach, I wrote three separate programs. The first program is the CP/M-86 BIOS. This is a special BIOS which runs on the 8088 and creates BIOS task blocks for the 8085 to process. The second program is called the BIOS Task Block Processor, and it runs on the 8085. It loads CP/M-86 into memory and causes the 8088 to start executing CP/M-86.

<u>CP/M (8085)</u>	<u>CP/M-86 (8088)</u>
- A	AL
B	СН
C	CL
D	DH
E	DL
Н	BH
L	BL

A portion of the second program remains in memory to act as an interface between the CP/M-86 BIOS and the CP/M BIOS. The third program is a very simple program, called the CP/M Reboot Program, which runs on the 8088. It causes your computer to cease running CP/M-86 and resume running CP/M. This allows you to freely alternate between CP/M and CP/M-86 without the need to reset (reboot) your computer.

The CP/M-86 BIOS

Listing 1 (CBIOS86.A86) is a BIOS for CP/M-86. This code is really only a translator to allow your existing CP/M BIOS to do all the hard work. Let's examine each of the routines in this BIOS. During this discussion I will frequently refer to program labels which you can find in Listing 1.

The beginning of the BIOS contains several equates. A few of them are very noteworthy. The equate called IFAREA is used to locate the BIOS task block in memory (see Table 3). In Listing 1, the BIOS task block is located at D000 (hex). In the installation section of this article, you will learn how to locate the BIOS task block in your system. The definition of the task block format starts at the equate called CODE. The task block contains the CODE which determines the BIOS function the 8085 is to perform, the 8085 registers, the current IOBYTE and CDISK settings of CP/M (remember that CP/M and CP/M-86 conflict in their usage of low memory, so these important lowmemory fields must be saved and restored), and a disk buffer (labelled DSKBUF). The disk buffer will be used by the CP/M BIOS whenever a disk read or write is requested by the 8088. The 8088 will then be responsible for moving the disk buffer's contents to wherever CP/M-86 has currently set its DMA address. Since the 8085 is not capable of addressing more than 64K, and the CP/M-86 DMA address can be outside of the bottom 64K of memory, a fixed disk buffer is required in the BIOS task block.

The BIOS INIT routine is very standard. It initializes all interrupt vectors, prints a sign-on message, and enters CP/M-86.

The console status (CONST) routine is the first place where anything unusual happens. This routine sets the CODE byte in the BIOS task block. The codes used are the offsets from the base of the CP/M BIOS jump table to the location of the jump for the requested BIOS service. Console status uses a code of 6 because the console-status jump is the third jump in the BIOS jump table; therefore, it is at offset 6 from the beginning of the table. Table 4 contains a listing of the BIOS functions and their CODES. After setting the code, the console status routine does a jump to the routine that will swap processors to perform the BIOS function.

Most of the BIOS functions are as simple as console status. The functions LISTOUT (list device output), LISTST (list device status), PUNCH (punch device output), READER (reader device input), HOME (cause the disk drive head to seek to track zero), SETTRK (select the track for the next disk operation), and SET-SEC (select the sector for the next disk operation) all work the same as console status and will not be further discussed.

In CP/M-86 the IOBYTE was moved from low memory to a location inside the BIOS. Two new BIOS functions, GETIOBF (get IOBYTE) and SETIOBF (set IOBYTE), are provided. In this case, the IOBYTE itself is in the BIOS task block area so that the 8085 can examine it for any changes.

The SELDSK (select disk) routine is the most complicated routine in the CP/M-86 BIOS. Like most of the other BIOS routines, it starts out by setting the CODE byte and swapping to the 8085 to perform the SELDSK routine in the CP/M BIOS. If no errors were detected in the CP/M BIOS, a pointer to a Disk Parameter Header (DPH) is returned. The CP/M-86 BIOS uses the information returned to build a local copy of the DPH for CP/M-86 to use. When the CP/M BIOS returned its pointer to a DPH, it returned an absolute pointer to a location. Within the CP/M-86 BIOS, all references to memory are made relative to the 8088's DS segment register. (If the concept of segment registers is unfamiliar, you might want to read the series of articles on the architecture of the 8086 which have appeared in BYTE [4]. The 8086 and 8088 architectures are identical from a software viewpoint.) The DS register is always set to the base of CP/M-86, in this case 400 (hex). Before the pointer returned from the CP/M BIOS can be used, that pointer must be adjusted by subtracting the bias added by the DS register. This is accomplished by the instruction sub bx.cpm-offset. After the pointer is adjusted, the necessary fields are copied to the local DPH, and a pointer to the local DPH is returned to

S-100 & STD USERS DISCOVER DIGITAL I/O CONTROL Engineers --- Security Systems Designers --- Clinical Psychologists ---Hackers

ENJOY LOW COST MICROCOMPUTER CONTROL - Professionals and hobbyists have discovered the unlimited possibilities of Digital I/O control. From automated nurseries to controlled energy systems. from instrument monitoring to an automatic cat feeder; these are only a few ways our customers are putting our Digital I/O Control Boards to work.

AUTOMATION and ROBOTICS ARE THE FUTURE. Use MULLEN CONTROLLER BOARDS to extend your hands, eyes, ears, even your feet through sensing and control of "Real World" operations.

AVAILABLE: S-100 Bus (shown) and STD Bus controllers. Available soon for IBM PC®

OUTPUT: Your computer drives *eight* individual relays (mercury-wetted or dry-reed). These relays can operate almost anything requiring a digital (ON/OFF) state.

INPUT: Electrical signals from the outside world can be monitored by *eight* opto-isolated channels. Sensing these signals then allows conditional control through the OUTPUTS.

All MULLEN products are supported by easy to read user manuals that include programming examples, diagrams of typical connections, and schematics. Write or call for data sheets that have detailed specifications, prices and terms.

MULLEN COMPUTER PRODUCTS, INC. has supplied high quality, products to universities. laboratories and industrial users since 1976. Write to MCPI at 2260 American Ave. #1, Hayward, CA 94545 or call (415) 783-2866.

Texas Instruments and Understanding Series are trademarks of Texas Instruments. IBM PC is a registered trademark of IBM

CP/M-86. One of the fields in the copied DPH (the sector translate table pointer) must also be adjusted for the DS register offset. Incidentally, when I originally wrote this BIOS, I tried not making a local copy of a DPH and just passing to CP/M-86 the adjusted pointer to the DPH in the CP/M BIOS. This did not work properly, and I was not able to find out why.

The SETDMA (set DMA address) and SETDMAB (set DMA base address) BIOS functions are handled without calling the CP/M BIOS. These two functions save pointers to where disk records are found on disk reads or disk writes.

The READ function calls the CP/M BIOS to read one disk record. Remember that the CP/M BIOS uses a fixed disk buffer which is stored in the BIOS task block area. After calling the CP/M BIOS, the READ function transfers the data from the BIOS task block area to the address specified by the current DMA address. The WRITE function is very similar. Before calling the CP/M BIOS, the WRITE function copies the data from

the current DMA address to the BIOS task block area. The CP/M BIOS is then called to do the actual disk write.

The CALLCB is the routine where the CP/M BIOS gets called. First, the register translation is performed according to the mapping shown in Table 2. Second, the IN AL,SWAP instruction shuts down the 8088 and wakes up the 8085. After the 8085 is finished processing the BIOS task block, it reawakens the 8088 which starts executing right where it left off. Lastly, the register translation is performed in reverse, and the routine exits.

The remainder of the CP/M-86 BIOS consists of data areas. The only one of any real interest is the segtable. This table defines for CP/M-86 what memory is available in the computer. In Listing 1, this table is set so the area between the end of the CP/M-86 BIOS and the BIOS task block is available for program use (see Table 3). If you have memory at or above address 10000 (hex), you will want to change this table to add the other memory areas. The first byte of the table tells how many entries are in the table. The remaining entries are two words each. The first word is the base paragraph address (physical address divided by sixteen) of the available memory; the second word is the number of paragraphs (16-byte chunks) available in this region. Up to eight noncontiguous memory regions may be defined.

The BIOS Task Block Processor

Listing 2 (BOOT86.ASM) is a program which runs on the 8085. This program has four responsibilities. Its first job is to load the CP/M-86 system file (a file containing the CP/M-86 CCP, BDOS, and BIOS) into memory. Second, it attempts to provide for the 8088 reset vector. Third, it saves part of the 8085 environment in the task block area so that some important variables are not smashed by CP/M-86. Fourth, it relocates a portion of itself to the BIOS task block area, and functions as the interface between the BIOS task block and the CP/M BIOS. The major sections of Listing 2 are identified by comments, and you may want to refer to each section during the following discussion.

Loading the CP/M-86 system file is straightforward. However, beware that object files under CP/M-86 have, as their first sector, an information sector on how to set segment registers after loading. This sector is of no use and must be discarded. Since the CP/M-86 file must be loaded at 400 (hex), loading is started at 380 (hex) to discard this first sector. The load code terminates at the label EOF.

The section of code that saves some of the important 8085 memory regions simply copies the contents of this memory to secure locations in the task block. The regions copied are those that might be smashed by the 8088 when running CP/M-86. The area at FFF0 is saved as part of providing for an 8088 reset vector.

The next section of code attempts to provide for the 8088 reset vector (the reset vector is an 8088 jump instruction to the address where the 8088 should start executing). This is a tricky problem. A restart vector must also be provided. The reset vector is used the very first time that the 8088 is turned on. The restart vector is used every subsequent time that the 8088 is turned on. The text box on page 28 details the problems of providing for reset and restart vectors on the Dual CPU.

Following the code for the 8088 reset vector, there is a short loop which relocates the remainder of the program to the BIOS task block area. This relocation places the remaining code in a secure area of memory (just after the task block). The relocated code must remain resident during CP/M-86 operation because it processes BIOS requests for the 8088.

Eurotion
Function
Cold Boot
Warm Boot
Console Status
Console Input
Console Output
List Device Output
Punch Device Output
Reader Device Input
Home Disk
Select Disk
Set Disk Track
Set Disk Sector
Set Disk DMA Address
Read Disk
Write Disk
List Device Status
Translate Logical Disk Sector to Physical Disk Sector
Terminate CP/M-86 and Resume CP/M Operation

Table 4. BIOS Functions and BIOS Task Block CODES. This table lists the codes used in the CODE field of the BIOS task blocks. The CODE field is used by the 8088 to inform the 8085 which BIOS function is to be performed. The values for the codes are actually the offset of the requested jump vector from the beginning of the BIOS jump vector table.

This code is relocated to the BIOS task block area, rather than simply being loaded at the task block area, because it overlays a portion of the CP/M BDOS.

The definition of the task block area follows. This definition must match the definition provided in the CP/M-86 BIOS. The code that is relocated starts at the label HIMEM. All the jump instructions in this section look funny because of the relocation.

The code that starts at the label HIMEM processes task block requests. The first thing it does is to

PROGRAM LISTINGS

The listings for the three programs described in this article are published in the S-100 Journal Supplement distributed with this issue.

They are also available on standard IBM format 8" singlesided, single-density diskettes from Howard Spindel, 20877 S.W. Winema Drive, Tualatin, Oregon 97062. There is a handling charge of \$30.00 which includes the disk and shipping by United States Postal Service. allow the 8088 to run. CP/M-86 has been loaded into memory, and the reset vectors have been set for the 8088 to begin running at the CBOOT (cold boot) entry point of the CP/M-86 BIOS. After the 8088 gets an initial chance to run, the memory at FFF0 which was altered to provide a reset vector is restored from the values saved in the task block area.

The code starting at the label NXTCMD begins a loop that will continue to execute for as long as CP/M-86 is running. NXTCMD is the entry point for processing task block requests. The CP/M-86 low-memory environment is pushed onto the stack and the CP/M low-memory environment is restored from the values saved in the task block area. A special check is made to see if the task block is requesting a return to CP/M operation (the task code for this special request is FF). If CP/M is to be resumed, the warm-boot vector is rebuilt in low memory, and a jump to 0 warm boots CP/M back into memory. If the task block is requesting a BIOS operation for CP/M-86, the (continued on page 25)

(continued from page 8) systems were sold.

However, when the Z80 CPU was released, great problems emerged. Many vendors tried to simulate the 8080's signals when they connected the Z80 to the S-100 bus. Unfortunately, most of the designers were unaware of how other vendors were using the bus signals and which timing parameters those vendors were using. The result was general incompatibility between the various products.

DMA was another sore point. The bus supported DMA but it tended to work very poorly. During bus exchanges, glitches commonly occurred on the positive true MWRT (memory write) signal. Also, many dynamic memory boards failed to handle refresh cycles properly during DMA.

THE IEEE STANDARD IS INTRODUCED

A small group of S-100 vendors and users got together and, with great effort, generated a roughdraft specification for the bus. The goals were to create a standard that allowed all boards to work together, cleaned up known problem areas of the bus, and expanded the bus to support more/wider memory (and I/O) as well as more processors. In order to attain these goals, many creative ideas went into the rough draft.

The proposed standard was first made public in the July 1979 issue of the "IEEE Computer" magazine. By this time the standard was at draft level D2 (the second draft). This draft is probably the best known. It was also published in JAN/FEB 1980 issue of "S-100 Micro Systems" and in some books on the S-100 bus. This exposure allowed many people to examine and comment on the proposed standard, promoting the design and building of newer, more powerful cards. The proposed standard brought major improvements to the bus (see Table 1). These changes, along with others, allowed the power and flexibility of the S-100 bus to expand. At the same time, it permitted most older S-100 designs to work with the newer designs.

The final meeting of the IEEE-696 standards committee was on June 30th, 1981. By then the draft was at level D4. Some final changes were made, and a copy of the final draft (D5) was mailed to all past and present committee members for a vote. The draft passed the committee, and on June 10, 1982, it was approved by the IEEE Standards Board. The current active standard is officially called "IEEE Standard 696 Interface Devices" and it has the IEEE designation IEEE Std 696-1983. It was first published by the IEEE organization on June 13, 1983.

DRAFT TO FINAL STANDARD — THE CHANGES

Draft D2 succeeded in better defining and vastly improving the functionality and speed of the bus. But it still contained some deficiencies. The major changes between draft D2 and the final standard were in two areas: the 16-bit data bus interface and the temporary master interface.

The draft's 16-bit data bus was labeled as having high- and lowbyte significance. This created many problems since there are two ways of storing 16-bit numbers in byte-addressable memory. The 68000-type processors do it by storing the high byte of the word in low memory. The 8080/8086type processors do it the reverse way. The problem occurs when both of these devices exist on the same bus, attempting to share number data in memory. After spending months on this problem. the committee realized that sharing binary numbers in memory was

Original S-100	IEEE Draft D2			
Supported 8-bit data transfers only	Supports 8 and/or 16-bit data transfers			
Addressability up to 64K Bytes of RAM	Addressability up to 16 Megabytes of RAM			
Addressability up to 256 bytes of I/O	Addressability up to 64K bytes of I/O			
Bus clock speed at 2 Mhz	Bus clock speeds to 6 Mhz			
Only 1 temporary bus master allowed	Up to 16 temporary bus masters allowed			
No timing specifications	AC timing specifications			
No DC specifications	DC driver/receiver and terminator specifications			

Table 1. Major differences between IEEE Draft D2 and the Original S-100.

not the real issue. But, instead, that any given processor should be able to properly read in 8-bit mode whatever it may have written in 16-bit mode, and vice versa. To insure this, the two 8-bit halves of any 16-bit transfer are now labeled as the "odd byte" and the "even byte." The odd byte goes to the odd-byte address while the even byte goes to the even-byte address. Bit significance is no longer implied.

The 16-bit data bus underwent one other major change. Draft D2 defined: "if a 16-bit write to memory is attempted to an 8-bit device, it is recommended that the write be performed in hardware as two 8-bit writes." This would take three memory accesses to perform: one to detect the error, and two more to write the word as two bytes. It was realized that if the proper data byte appeared on the 8-bit DO (Data Out) bus, then the error detection and the writing of the first byte could be combined in the same memory access. Now only two memory accesses are needed. To make this work, the equations for controlling 8/16-bit memories have the active level of address bit A0 reversed from its value in the draft.

The temporary master interface was changed mostly in name. Draft D2 calls the bus arbitration lines DMA0* to DMA3*. DMA implied direct memory access, which in turn implied that a temporary master could only do memorytype accesses. In fact, temporary masters are allowed to perform ALL types of bus cycles, including I/O cycles. It was therefore decided that the arbitration lines should be named TMA0* to TMA3*, which stands for Temporary Master Access of the bus.

One other change, dealing with the temporary master interface, was made to the IEEE-696 specification. An error existed in the example arbitration circuit. If TMA priority device 0 (the lowest priority device) requested and won the bus, then all TMA devices on the bus would have received the arbitration win signal. This error and a timing glitch were both fixed in the example circuit.

The final specification also varies from draft D2 in the following ways: **1**. An IDLE bus state was defined and added.

2. The PHANTOM* signal was initially part of the utility bus only. It is now mentioned with the address bus as well, with timing specifications added.

3. POC* (Power On Clear) is better defined. Timing specifications were added.

4. Powerfail specifications were changed.

5. Termination methods of opencollector lines were changed.

6. Some timing parameters were changed and others were added.

7. A 10" double-high board was defined.

CONCLUSION

The S-100 bus has come a long way in its ten years of existence. Today, mainly due to the IEEE specification, it is a powerful and supported bus.

Anyone wishing a copy of the final specification of the IEEE-696 bus can write to the IEEE Computer Society Order Dept., P.O. Box 80542, Worldway Postal Center, Los Angeles, CA 90080. The price is \$6.75 for IEEE members, or \$7.50 for non-members (plus \$2.00 shipping and handling — California residents add sales tax). It can also be obtained from IEEE Service Center, CP department, 445 Hoes Lane, Piscataway, NJ 08854 (New Jersey residents add sales tax).

NEXT TIME

In the next issue, I'll cover in more detail the differences between draft D2 and the standard, and I will give an example of a fast wait state generator.

TERMINALS

ADDS REGENT 200s — These exceptionally smart terminals have separate numeric, cursor control, & function key areas, and support the following software-selectable attributes: Normal, half-intensity, underlined, graphic, blinking, & reverse video, protected and unprotected fields. These attributes may be used together, and can cover all or any part of a screen.

Online/block/page transmission modes. Switch selectable: RS-232/Current loop; 75-19,200 baud; auto scroll on/off; upper only or upper & lower case; normal/ reverse video; half/full duplex; even/odd/ no parity. \$225 each.

MICRODATA PRISM 4700s — Industrial grade RS-232 dumb terminal. Displays upper case only, generates upper/lower case. Numeric keypad, heavy metal housing, detached keyboard w/5' cord, internal fan for hostile environments. Switch selectable: 110-9600 baud; half/ full duplex; normal/reverse video; even/ odd/no parity. Power cord \$5 extra. Excellent for control projects. \$150 each.

These terminals have each been cleaned, completely refurbished, and tested prior to shipping. CRTs are all in excellent shape. Buyer pays freight. I guarantee satisfaction, or money (incl. freight) refunded within 30 days of purchase.

Dave Simpson, 151 Warwick, Park Forest, Ill. 60466-1627 or phone 312-747-3107 12-9 pm CDT. Quantity prices available.

HUMOR

Whenever space permits, we will continue to place a cartoon or two in S-100 Journal.

If you have a good idea for a computer-related (preferably S-100) cartoon, please send it to us. It must be an original. It can be already drawn or simply send us the idea. If your cartoon is published, we will enter or extend your subscription to S-100 Journal for 2 years.

multiuser os

SOURCES AND RELATIONS

Multiuser OS is a new S-100 Journal column that discusses all multiuser operating systems running on S-100 machines.

S-100 Journal welcomes Gary Feierbach as our regular columnist for Multiuser OS. Gary has over 20 years of experience as a computer professional and holds B.A. and M.S. degrees in Computer Science and E.E. from the University of California at Berkeley. He has worked in numerous operating-system environments and is actively providing implementations of various multiuser operating systems on S-100 machines. Gary is president of Inner Access Corporation, one of those intrepid companies that is ready to offer new S-100 products forever.

Readers are invited to write to Gary and send questions, tidbits of information, or gossip about any S-100 multiuser operating system. He will try to work them into future columns. Write to Gary Feierbach, P.O. Box 888, Belmont, CA 94002.

This time, Gary brings a little order to the OS families and provides a list of S-100 implementations, complete with addresses. If you have any additions or updates to this list, he invites your input. ow does one inaugurate a column? Do I break a bottle of champagne over the bow of an S-100 system on its way to the loading dock? S-100 systems have traveled far since the Altair days, and along the way some systems did resemble battleships (e.g., the Cromemco Z-2D). Many of these early battleships are still doing useful work for engineers and developers.

The advent of the Apple II and the IBM PC has in large measure

Gary Feierbach

gobbled up the personal computer and engineering workstation market. While this went on, S-100 did not stand still. With its revamped IEEE-696 high-bandwidth specification, it invaded minicomputer territory — the multiuser systems. Today, in spite of many industry crosscurrents (the VME, the Multibus II, the Nubus, and a variety of other contenders), the S-100 multiuser arena continues to grow and prosper. It is my opinion that we will continue to see the introduction

S-100 JOURNAL, VOL. 1 NO. 2

0/S	SOFTWARE VENDOR	HARDWARE VENDORS
AMOS	Alpha Micro	Alpha Micro, Inner Access
Concurrent DOS	Digital Research	High Tech, CompuPro, Lomas, Advanced Digital, Macrotech
CROMIX	Cromemco	Cromemco
D/OS	Dravac	Alpha Micro, Dravac, Inner Access
Fast/Net	Newtons Labs	Newtons Labs
Mirage	Sahara Ltd.	Empirical, Inner Access
MP/M	Digital Research	Macrotech, Intercontinental, High Tech
Multi-FORTH	Creative Solutions	Any CP/M system
THEOS	Theos Software Group	Third Coast
OS-9	Microware Systems	
PICK	Pick Systems	Climax
PolyFORTH	FORTH Inc.	Any CP/M system
S1	Multi Solutions	CompuPro (from Multi Solutions)
TurboDOS	Software 2000	Northstar, Intercontinental, Teletek Advanced Digital, JC Systems
UNIX V	AT&T or Unisoft	Cromemco, Empirical, Dual, High Tech, Dynacomp
IDRIS	Whitesmith	Empirical

S

of new S-100 products well beyond the year 2000.

Now we need to take a look at the players in the arena. I am referring to operating systems and not to S-100 manufacturers although many of the operating systems are strongly identified with particular hardware.

The systems that I will describe in the future generally trace their lineage to common parents within a small set of families. One well-known family is UNIX which has evolved and spawned several variants and work-alikes, including UNIX V, CROMIX, IDRIS and S1. Another is RT-11 which inspired AMOS, Mirage, and D/OS. Another, CP/M, evolved into MP/M and eventually into Concurrent DOS. RT-11 can also be considered the inspiration for OASIS which evolved into THEOS. Then, there are the composite systems like TurboDOS and Fast/Net that meld two or more hardware and software systems together, in the latter case Mirage and CP/M. TurboDOS and Fast/ Net support multiprocessors; each slave processor is doled out to one or more users, and the bus master handles such tasks as file management and printer spooling.

Less known systems are Reality and Forth. Reality has become PICK. The multiuser versions of FORTH are Poly-FORTH and Multi-FORTH. Finally, there are the real-time systems like OS-9, and various real-time kernels some of which offer multiuser capability.

This will certainly give me plenty to talk about in the next several issues. Next time, I will start with AMOS, Mirage, D/OS and Fast/ Net since they have much to offer, and many readers are probably not very familiar with them.

The table on this page shows the above mentioned operating systems correlated to software vendor and the particular S-100 hardware it runs on.

ADDRESSES

Advanced Digital Corp. 5432 Production Dr. Huntington Beach, CA 92649 (714) 891-4004

Alpha Micro 3501 Sunflower St. Santa Ana, CA 92704 (714) 957-8500

AT&T 600 Mountain Ave. Murry Hill, NJ 07974 (201) 582-3624

Climax 3605 W. MacArthur, Suite 702 Santa Ana, CA 92704 (714) 557-2398

CompuPro 26538 Danti Ct. Hayward, CA 94545 (415) 786-0909

Creative Solutions 4801 Randolph Rd. Rockville, MD 20852 (301) 984-0262

Cromemco 280 Bernado Ave. Mt. View, CA 94039 (415) 964-7400

Digital Research 60 Garden Ct. P.O. Box DRI Monterey, CA 93942 (408) 649-3896

Dravac Ltd 16 Muller Road Oakland, NJ 07436 (201) 337-8350 Dual Systems Control Corp. 2530 San Pablo Ave. Berkeley, CA 94702 (415) 549-3854

Dynacomp Computer Systems Ltd. 100-210 W. Broadway Vancouver, B.C. Canada V5Y 3W2

Empirical Research Group Inc. 1112 S. 344th St., Suite 310 Federal Way, WA 98003 (206) 874-4844

Forth Inc. 2309 Pacific Coast Hwy. Hermosa Beach, CA 90254 (213) 372-8493

High Technology Electronics 303-305 Portswood Rd. Southampton, England S02 1LD

Inner Access Corporation 3206 E. Laurel Ck. Rd. Belmont, CA 94002 (415) 591-8295

Intercontinental Micro Systems 4015 Leaverton Ct. Anaheim, CA 92807 (714) 630-0964

JC Systems 469 Valley Way Milpitas, CA 95035 (408) 945-0318

Lomas Data Products Hopkington Rd. Westboro, MA 01581 (617) 460-0333

Macrotech International Corporation 9551 Irondale Ave. Chatsworth, CA 91311 (818) 700-1501

Microware Systems 1866 N.W. 114th St. Des Moines, IA 50322 (515) 224-1929 MultiSolutions, Inc. 123 Franklin Corner Rd. #207 Lawrenceville, NJ 08648 (609) 896-4100

Newtons Laboratories P.O. Box 789 111-113 Wandsworth High St. London, England SW184JB

Northstar Computers 14440 Catalina St. San Leandro, CA 94577 (415) 357-8500

Pick Systems 1691 Browning Irvine, CA 92714 (714) 261-7425

Sahara Ltd. Unit 1F Tideway Industrial Estate 87 Kirtling St. London, England SW8 5BP (01) 627-1733

Software 2000 1127 Hetrick Ave. Arroyo Grande, CA 93420 (805) 489-1977

Teletek 4600 Pell Drive Sacramento, CA 95838 (916) 920-4600

Theos Software Corp. 201 Lafayette Cir., Suite 100 Lafayette, CA 94549 (415) 283-4290

Third Coast Technology Inc. 555 Pilgrim Dr., Suite B Foster City, CA 94404 (415) 570-4641

Unisoft Systems 739 Allston Way Berkeley, CA 94710 (415) 644-1230

Whitesmith Ltd. 97 Lowell Rd. Concord, MA 07142 (617) 369-8499

VOL. 1, NO. 2 • FALL 1985

Supplement

This supplement contains the source code of the programs

CBIOS86.A86 BOOT86.ASM BOOT80.A86

described in the article CP/M-86 ON OLDER S-100 COMPUTERS USING A DUAL-PROCESSOR BOARD

Programs by Howard Spindel

COPYRIGHT © 1983 BY HOWARD SPINDEL PERMISSION GRANTED TO REPRODUCE THESE PROGRAMS FOR INDIVIDUAL NON-PROFIT USE ONLY

	; LISTING 1 - C ; THIS PROGRAM ; PERMISSION GR ; FOR INDIVIDUA	BIOS86.A COPYRIGH ANTED TO L NON-PR	B6 T 1983 BY HOWARD REPRODUCE THIS F DFIT USE ONLY.	SPINDEL. PROGRAM
	; This Customiz ; system built ; Except for re ; independent f ; is achieved b ; by an existin ; BIOS builds t ; operation, pl ; wakes up the ; for the 8085 ; the I/O opera	ed BIOS around t quiring rom the y allowi g CP/M B ask bloc aces the 8085 to to reawa tion can	adapts CP/M-86 to he Godbout Dual (the Dual CPU, th target computer. ng all I/O operat IOS running on th ks describing the task blocks in a perform the I/O of ken the 8088 so to be obtained from	b any CP/M hardware CPU processor board. is BIOS is hardware Hardware independence tions to be handled he 8085. This e requested I/O a secure memory area, operation, and waits that the results of m the task block.
FFFF 0000	; A couple of u true false	seful eq equ equ	uates -1 not true	
0400	; cpm_offset is ; zero (which a ; entry to CP/M ; is relocatabl ; above the int cpm_offset	the off lso defi -86). 4 e and ma errupt v equ	set of the base of nes the setting of OOh is the standa y run anywhere in ectors. 0400h	of CP/M-86 from absolute of the cs register on ard setting, but CP/M-86 n the 8088 address space ;cs register on entry to cpm
	; Specify the u ; listing so th	ser chan ey are e	geable equates ne asily found.	ear the front of the
CC00 00FD 0000	IFAREA SWAP SAVLOWMEM	equ equ equ	ODOOOH - cpm_of OFDH false	fset ;task block address ;Dual CPU processor swap port ;Debugging equate
0004	; Maximum numbe ; different har maxdisk	er of dis edware co equ	ks in the system nfigurations if 4	. May be changed for necessary.
000D 000A	; a couple more cr lf	e useful equ equ	equates Odh Oah	;carriage return ;line feed
0000 0008 000A 000C 000E	;Equates for a xlt dirbuf dpb csv alv	standard equ equ equ equ equ	Disk Parameter O 8 OAH OCH OEH	Header (DPH) ;translate table pointer ;directory buffer pointer ;disk parameter block ptr ;checksum vector pointer ;allocation vector pointer

	; Equate ; This d • BOOT86	s for the rele efinition must ASM and BOOT8	vant fields of match the defi 0 A86	the BIOS task block area. nitions present in	
CC00 CC01 CC02 CC03 CC04 CC05 CC06 CC07 CC08 CC09	CODE AREG CREG BREG EREG DREG LREG HREG IOBYTE CDISK	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	IFAREA IFAREA+1 IFAREA+2 IFAREA+3 IFAREA+4 IFAREA+5 IFAREA+6 IFAREA+7 IFAREA+8 IFAREA+9	;Requested BIOS functio ;8085 A register ;8085 C register ;8085 B register ;8085 E register ;8085 D register ;8085 L register ;8085 H register ;1/0 redirection byte ;current default disk	n
CC80	DSKBUF	EQU	IFAREA+080H	;disk dma address for ; 8085 BIOS	
00E0	; Softwa bdos_int	re interrupt v equ 22	ector used for 4	CP/M-86 system calls ;reserved BDOS interrup	ot
2500 0000 0B06	; Equate bios_cod ccp_offs bdos_ofs	s for the base e equ 25 et equ 00 t equ 0B	addresses of C OOh OOh OGh ;BDOS entry	P/M-8 CCP, BDOS, and BIOS point	
	ccn:	cseg org ccpoff	set		
	copt	org bios_c	ode		
	; BIOS j ; This t ; All ac ; table, ; not ch	ump vector tab able must star cesses to BIOS so the order ange.	le t at the beginn functions go t of the entries	ing of the BIOS. hrough this jump in the table may	
2500 E93C00 2 2503 E95400 2 2506 E98800 2 2509 E9800 2 2507 E99700 2 2507 E99C00 2 2515 E9AE00 2 2518 E92601 2 2518 E92601 2 2518 E92601 2 2518 E92801 2 2518 E92601 2 2518 E92801 2 2518 E92601 2 2521 E92801 2 2522 E94901 2 2520 E98600 2 2530 E92601 2 2530 E93601 2 2536 E93601 2 2537 E99200 2 2537 E99400 2	253F 255A 2591 2599 25A6 25AE 25BE 25C6 2641 25E9 2649 2651 2665 2673 2691 25B6 2659 266A 266F 25CE 25D3 ; Cold b ; Initia ; print	jmp INIT jmp WB00T jmp CONST jmp CONIN jmp CONOUT jmp LISTOUT jmp PUNCH jmp READER jmp SELDSK jmp SETTRK jmp SETTRK jmp SETTRK jmp READ jmp WRITE jmp LISTST jmp SETTOMA jmp GETSEGT jmp GETIOBF jmp SETIOBF oot initializa lize segment r the sign on me	<pre>;cold bootstr ;warm bootstr ;console stat ;console outp ;list device ;punch device ;reader devic ;seek track 0 ;select a dis ;set disk tra ;set disk sec ;set memory 0 ;read disk se ;write disk s ;list device ;translate lo ;set memory b ;return point ;return curre ;set new I/0 tion entry poin egisters, inter ssage.</pre>	ap entry ap entry us t ut output output e input on current disk k ck tor ffset for disk I/O ctor (128 bytes) ector (128 bytes) status gical to physical disk sed ase for disk I/O er to memory segment table nt I/O redirection byte redirection byte t rupt vectors, and	ctor e
253F 8CC8 2541 8ED0	INIT:	mov ax,cs mov ss,ax	;set ; to	all the segment registers the base address of CP/M-8	36

S-100 JOURNAL, VOL. 1 NO. 2

2543 2545	8ED8 8ECO			mo∨ mo∨	ds,ax es,ax	
2547	BC9C2A			mov	sp,offset stkba	;set a local stack for initialization use
				IF call ENDIF	SAVLOWMEM savelow	;check for debugging equate on ;save 8085 environment
254A	E81000	255D		call	makvec	;make low ram interrupt vectors
254D 2550	BB4127 E88500	25D8		mov call	bx,offset signo pmsg	pn ;print signon message :default to CURRENT DRIVE on coldstart
2553 2557	8A0E09CC E9A6DA	0000		mo∨ jmp	cl,byte ptr .CD ccp)ISK ;jump to CP/M-86 CCP
			; Warm I	poot ent	ry point. Simp	ly jump to the CCP.
255A	E9A9DA	0006	WBOOT:	jmp	сср+6	;jump to CP/M-86 CCP at warm boot entry
255D	FC		makvec:	c1d		;set forward direction
255E 255F 2560 2563 2565	1E 06 B80000 8ED8 8EC0			push push mov mov mov	ds es ax,0 ds,ax es,ax	;set up for string move operation
			;set al	1 interro	upt vectors to p	point to the invalid interrupt trap
2567 256D 2571 2574	C70600008525 8C0E0200 BF0400 BE0000			mov mov mov	<pre>int0_offset,off int0_segment,CS di,4 si 0</pre>	;first set interrupt 0 to invalid ; interrupt trap Set int_trap
2577 257A	B9FE01 F3A5			mov rep	cx,510 movs ax,ax	; to all 256 interrupts
			;set the	e BDOS i	nterrupt vector	to point to the BDOS entry point
257C 2582 2583 2584	C7068003060B 07 1F C3			mov bdo: pop pop ret	s_offset,bdos_of es ds	fst
			; Entry ; This :	point for the second se	or invalid inter will catch any u	rrupt trap. Inexpected interrupts.
2585 2586 2588 258A 258D 2590	FA 8CC8 8ED8 BB7A27 E84800 F4	25D8	int_tra	cli mov mov mov call hlt	ax,cs ds,ax bx,offset int_t pmsg	<pre>;no more interrupts allowed ;get BIOS data segment crp ;notify user of our problem ;crash and burn</pre>
			; Conso ; Input ; Output	le statu: None t: AL = I AL = 0	s routine FF -> character 00 -> no charact	ready ter ready

			CONST:				.0.+				h = 00	005	
2591 2596	C60600CC06 E91701	26B0		mo∨ jmp	byte ptr callcb	.CODE,6	;Get	stat	us fr	om ti	ne 80	185	
			; Conso ; Input ; Output	le input : None t: AL = 0	routine character	read							
2599 259C	E8F5FF 74FB	2591 2599	CONIN:	call jz	const conin		;is d ;if n	lata lot,	avail wait	able for	? some		
259E 25A3	C60600CC09 E90A01	26B0		mo∨ jmp	byte ptr callcb	.CODE,9	;Ask	the	8085	to r	ead 1	the da	ata
			; Conso ; Input ; Outpu	le outpu : CL = cl t: None	t routine haracter t	co send							
			CONOUT:										
25A6 25AB	C60600CC0C E90201	26B0		mov jmp	byte ptr callcb	.CODE,O	;Ask ICH	the	8085	to s	end 1	the da	ata
			; List ; Input ; Outpu	device o : CL = c t: None	utput rout haracter t	ine co send							
			LISTOUT	:									
25AE 25B3	C60600CC0F E9FA00	26B0		mov jmp	byte ptr callcb	.CODE,O	;Ask)FH	the	8085	to s	end	the d	ata
			; List ; Input ; Outpu ;	device s : None t: AL = AL =	tatus rout FF -> list OO -> list	tine t device t device	e read e busj	dy V					
			LISTST:										
25B6 25BB	C60600CC2D E9F200	26B0		mov jmp	byte ptr callcb	.CODE,2	;Ask 2DH	the	8085	for	the	statu	S
			; Punch ; Input ; Outpu	device : CL = c t: None	output rou haracter f	utine to send							
			PUNCH:										
25BE 25C3	C60600CC12 E9EA00	26B0		mov jmp	byte ptr callcb	.CODE,1	;Ask L2H	the	8085	to s	end	the d	ata
			; Reade ; Input ; Outpu	r device None t: AL =	input rou character	utine read							
			READER:										
2506	C606000015		- ter ter ter ter ter		hute sto	0005 4	;Ask	the	8085	to r	ead	the d	ata
25CB	E9E200	26B0		jmp	callcb	.CUDE,1	HC						

			; Return ; Input: ; Output	the cur None : AL = c	rrent value of th current IOBYTE	ne I/O redirection byte (IOBYTE)
25CE 25D2	8A0608CC C3		GETIOBF	mov ret	al,byte ptr .IOE	SYTE
			; Set th ; Input: ; Output	ne I/O re : CL = ne t: None	edirection byte (ew IOBYTE	IOBYTE) to a new value
25D3 25D7	880E08CC C3		SETIOBF	mov ret	byte ptr .IOBYTE	i,c1
			; Handy ; conso ; by a l ; Input ; Output	little n le output pinary za BX point t: None	routine which ser t device. The st ero. nts to string (ba	nds a string to the cring must be terminated ased on DS)
25D8 25DA 25DC 25DE	8A07 84C0 740A 8AC8	25E8	pmsg:	mov test jz mov	al,[bx] al,al return cl,al	;get the next char to send ;end of the string? ;yup, found the end of the string ;move character to appropriate reg
25E0 25E1 25E4 25E5	53 E8C2FF 5B 43	25A6		call pop inc	dx CONOUT bx bx	;careful, CONOUL smasnes BX ;send the character to the console ;point to next character of message
25E6 25E8	C3	2508	return:	jmps ret	pmsg	; and do it all again
			; Select ; Input ; Output	t a new : CL = r t: BX =	disk. equested disk pointer to select	ted DPH (0000 if error)
25E9 25EC 25EF	BB0000 80F904 7328	2619	SELDSK:	mov cmp jae	bx,0000 cl,maxdisk badsel	<pre>;prepare bad return ;good select? ;nope</pre>
25F1 25F6 25F9	C60600CC1B E8B700 0BDB	26B0		mov call or	byte ptr .CODE,1 callcb bx.bx	;ask the 8085 to select the disk LBH :bad select?
25FB 25FD 2600 2604 2606	741C E81C00 81EB0004 8B07 8905	2619 261C		jz call sub mov mov	badsel findph bx,cpm_offset ax,[bx]+xlt [di]+xlt,ax	<pre>;yes ;get pointer to DPH in DI ;correct for seg reg bias ;get translation tbl ptr ;put in local table</pre>
2608 260B	88470A 89450A 812D0004			mov mov	<pre>ax,[bx]+dpb [di]+dpb,ax [di]+x]t.com off</pre>	<pre>;get dpb ptr ;put in local table ;correct some fields for seg reg bias ;correct some fields for seg reg bias</pre>
2612 2617 2619 261B	816D0A0004 8BDF 0BDB C3		badsel:	sub mov or ret	[di]+dpb,cpm_off bx,di bx,bx	<pre>set ;return result to CP/M-86 ;set condition codes for CPM</pre>

I

; Subroutine to get a pointer to the correct local copy of ; a Disk Parameter Header (DPH). ; Input: BX = pointer to DPH on 8085 ; Output: DI points to local DPH

261C 261D 2623 2625 2627 262A 262C 262F 2631 2634 2637 2638 2639 2638 2639 263B 263C 263D 263F 2640	51 B90400 BF3127 391D 7414 833D00 740D 83C704 E2F2 BB9227 E8A1FF FA F4 891D 47 47 8B3D 59 C3	263B 2639 2623 25D8	<pre>findph: find1: empty: gotit:</pre>	push mov cmp je cmp je add loop mov call CLI HLT mov inc inc mov pop ret	<pre>cx cx,maxdisk di,OFFSET dphtb1 word ptr [di],bx gotit word ptr [di],0000 empty di,4 find1 bx,OFFSET nodph pmsg word ptr [di],bx di di di,word ptr [di] cx</pre>	<pre>;point to base of table ;is this the correct DPH? ;yes ;empty slot? ;yes ;point to next entry ;send error message ;die ;set up a new entry ;point to DPH pointer ;return a DPH pointer</pre>
			; Seek ; Input ; Output	to track None t: None	O on the current disk	
			HOME:			
2641 2646	C60600CC18 E96700	26B0		mo∨ jmp	;ask th byte ptr .CODE,18H callcb	e 8085 to home the disk
			; Seek ; Input ; Output	to speci CX = re t: None	fied track on current di equested track	sk
			SETTRK:			
2649 264E	C60600CC1E E95F00	26B0		mo∨ jmp	;ask th byte ptr .CODE,1EH callcb	e 8085 to seek
			; Select ; Input ; Output	t sector : CX = ro t: None	on current disk equested sector	
			SETSEC:			
2651 2656	C60600CC21 E95700	26B0	SETSEC:	mo∨ jmp	;ask th byte ptr .CODE,21H callcb	e 8085 to select a sector
2651 2656	C60600CC21 E95700	2680	SETSEC: ; Trans ; Input ; Output	mov jmp late a lo : CX = lo DX poin t: BX = p	;ask the byte ptr .CODE,21H callcb ogical sector to a physic ogical sector nts to translate table physical sector	e 8085 to select a sector cal sector
2651 2656	C60600CC21 E95700	2680	SETSEC: ; Trans ; Input ; Output SECTRAN	mov jmp late a lo : CX = lo DX poin t: BX = p	;ask the byte ptr .CODE,21H callcb ogical sector to a physic ogical sector nts to translate table physical sector	e 8085 to select a sector cal sector
2651 2656 2659 2659	C60600CC21 E95700 C60600CC30 81C20004	2680	SETSEC: ; Trans ; Input ; Output SECTRAN	mov jmp ate a lo CX = lo DX poin t: BX = p mov add	;ask the byte ptr .CODE,21H callcb ogical sector to a physic ogical sector nts to translate table physical sector ;ask the byte ptr .CODE,30H dx,cpm_offset ;correct	e 8085 to select a sector cal sector e 8085 for a translation t for seg reg bias

S-100 JOURNAL, VOL. 1 NO. 2

	; Set th ; Input: ; Output	<pre>; Set the memory offset to be used on next disk I/O ; Input: CX = requested offset ; Output: None</pre>				
2665 890EED26 2669 C3	SETDMA:	mov ret	dma_adr,cx			
	; Set th ; Input: ; Output	ne memory CX = re c: None	y base to be use equested base ad	d on next disk I/O dress		
266A 890EEF26 266E C3	SETDMAB	mov ret	dma_seg,cx			
	; Return ; Input: ; Output	n the add None t: BX po	dress of the mem ints to the memo	ory segment table. ry segment table		
266F BBAB27 2672 C3	GETSEGT	mov ret	<pre>bx,offset seg_t</pre>	able		
	; Read a ; disk, ; reques ; curren ; Input ; Output	a sector the curr sted sec nt DMA a : None t: AL = AL =	from the disk. rently requested tor, and place t ddress. O -> no errors o 1 -> non-recover	Use the currently selected track, the currently he data read at the ccurred able error occurred		
	READ:			tack the 2025 for a 120 buts sector		
2673 C60600CC27	BO	mov	byte ptr .CODE,	27H		
2678 BE80CC 267F 06		mov	si,DSKBUF	;copy from task block to dma address		
267F 8E06EF26 2683 8B3EED26		mov	es,dma_seg di.dma_adr	;a block move is nice and quick		
2687 B94000 268A FC		mov cld	cx,64	;copy 128 bytes (64 words)		
268B F3A5 268D 07		rep pop	movs ax,ax es			
268E 0AC0 2690 C3		or ret	al,al	;set status for CP/M-86		
	; Write ; disk, ; reques ; curren ; Input ; Outpu	<pre>; Write a sector to the disk. Use the currently selected ; disk, the currently requested track, the currently ; requested sector, and place the data read at the ; current DMA address. ; Input: None ; Output: AL = 0 -> no errors occurred AL = 1 -> non-recoverable error occurred</pre>				
	WRITE:	WRITE:				
2691 C60600CC2A		mov	byte ptr .CODE,	;ask the 8085 to write 128 bytes 2AH		
2696 BF80CC 2699 8B36ED26		mov	di,DSKBUF si,dma_adr	;copy from dma address to task block		
269D 1E 269E 06		push push	ds es	;set up for string move		
269F 1E 26A0 8E1EEF26		push mov	ds ds,dma_seg			
20A4 U/		рор	es			

26A5 B94000 26A8 EC		mov	cx,64	;copy 128 bytes (64 words)	
26A9 F3A5 26AB 07 26AC 1E		rep pop	movs ax,ax es ds	string moves are nice and quick;	
26AD E90000	26B0	jmp	callcb	;let the 8085 write the data	
	; Call ; The ; that ; up. ; betwo ; this	the 8085 interface the 8085 The one- een 8085 routine	BIOS using the area is set up registers are t to-one mapping p BIOS registers a to be common for	interface area. with all the desired values to assume when the 8085 wakes provided by Digital Research and 8088 BIOS registers allows all BIOS function calls.	
	CALLCB	:		set the 8085 pseudo-registers	
26B0 880601CC 26B4 882E03CC 26B8 880E02CC 26BC 883605CC 26C0 881604CC 26C4 883E07CC 26C8 881E06CC		mov mov mov mov mov mov	byte ptr .AREG, byte ptr .BREG, byte ptr .CREG, byte ptr .DREG, byte ptr .EREG, byte ptr .HREG, byte ptr .LREG,	al ch cl dh dl bh	
		IF call call ENDIF	SAVLOWMEM savelow86 restorelow	;check debugging equate ;save 8088 environment ;restore 8085 environment	
26CC E4FD		IN	AL,SWAP	;swap processors so the 8085 does ; the dirty work	
		IF call call ENDIF	SAVLOWMEM savelow restorelow86	check debugging equate save 8085 environment restore 8088 environment	
				;Rebuild the 8088 registers based ; on the information returned by ; the 8085 in the task block	
26CE 8A0601CC 26D2 8A2E03CC 26D6 8A0E02CC 26DA 8A3605CC 26DE 8A1604CC 26E2 8A3E07CC 26E6 8A1E06CC 26E4 0AC0		mov mov mov mov mov mov	al, byte ptr .AR ch, byte ptr .BR cl, byte ptr .CR dh, byte ptr .DR dl, byte ptr .ER bh, byte ptr .HR bl, byte ptr .LR	EG EG EG EG EG EG	
26EC C3		ret	ماهوا	, set status for cr/M-80	
; These routines are only present if saving and restoring ; low memory is necessary. Saving and restoring memory ; is useful in debugging the initial installation of these ; programs if the 8085 BIOS makes use of any low memory ; areas.					
		IF SAVLOWMEM			
	; save	8085 low	memory		
	savelo	v:		;point to 8085 save area	
		mo∨ jmps	di,offset savar saveit	rea	
; save 8088 low memory

savelow86: ;point to 8088 save area di, offset savarea86 mov ; Save 256 bytes of memory ; Input: DI points to storage area where low memory can be stored ; Output: None saveit: push ds push es push ds pop es ;Start at absolute zero si,0 mov mov ds,si c1d mov cx.128 ;save 256 bytes (128 words) of low mem ;a string move is quick and easy rep movs ax,ax pop es ds pop ret ; restore 8085 low memory restorelow: ;point to 8085 save area si, offset savarea mov restoreit jmps ; restore 8088 low memory restorelow86: ;point to 8088 save area mov si, offset savarea86 ; restore 256 bytes of low memory ; Input: SI points to memory area containing saved bytes ; Output: None restoreit: push es di,0 ;restore absolute 0 mov mov es,di c1d mov cx,128 ;restore 256 bytes (128 words) low mem rep movs ax,ax string it along pop es ret ENDIF ; end of debugging code ; Data Areas data offset equ offset \$ dseg org data offset ;contiguous with code segment

FALL 1985

26ED

	; stora	ge for t	ne current	c dma ac	dres	5			
26ED 0000 26EF 0000	dma_adr dma_seg	dw dw	0 0		;dma ;dma	offset segment	(from DS) base		
	; local ; stora ; for d	copies ge is al ifferent	of the dis located fo system co	sk param or four onfigura	neter disk ations	headers drives	- may be a	ltered	
26F1 0000 26F3 00000000000 26F9 B027 26FB 0000 26FD 5C29 26FF 3028	dphO	dw dw dw dw dw dw	0 ; 0,0,0 dirbf 0 csv0 alv0	local d	сору (of Disk	Parameter	Header	Block O
2701 0000 2703 00000000000 2709 B027 270B 0000 270D 9C29 270F 7B28	dph1	dw dw dw dw dw dw	0 ; 0,0,0 dirbf 0 csv1 alv1	local o	сору (of Disk	Parameter	Header	Block 1
2711 0000 2713 00000000000 2719 B027 271B 0000 271D DC29 271F C628	dph2	dw dw dw dw dw dw	0 ; 0,0,0 dirbf 0 csv2 alv2	local d	сору (of Disk	Parameter	Header	Block 2
2721 0000 2723 00000000000 2729 B027 272B 0000 272D 1C2A 272F 1129	dph3	dw dw dw dw dw dw	0 ; 0,0,0 dirbf 0 csv3 alv3	local d	сору (of Disk	Parameter	Header	Block 3
	; Table ; This	to rementable is	mber which used by t	n dph is the find	s which	ch. Dutine			
2731 0000 2733 F126 2735 0000 2737 0127 2739 0000 273B 1127 273D 0000 273F 2127	dphtb1	dw dw dw dw dw dw dw dw	O OFFSET dp OFFSET dp O OFFSET dp OFFSET dp	ohO oh1 oh2 oh3					
	; Signon ; May bo	n message e change	e printed d to anyth	at powe ning des	erup ired				
2741 0D0A0D0A 2745 43502F4D2D38 362056657273 696F6E20312E 310000	signon	db db	cr,lf,cr, 'CP/M-86	lf Versior	1.1	,cr,lf			
275A ODOAODOA 275E 53797374656D 2047656E6572 617465642031 302F30372F38		db db	cr,lf,cr, 'System G	lf Generate	ed 10,	/07/82'			
2777 0D0A00		db	cr,lf,O						
S-12							S-100 JOU	RNAL, VOL	1 NO. 2

; Interrupt trap fatal error message ; May be changed to anything desired cr.lf 277A ODOA int trp db 'Interrupt Trap Halt' 277C 496E74657272 db 757074205472 61702048616C 74 278F 0D0A cr, lf db 00 2791 00 db ; Internal failure due to lack of DPH space message ; May be changed to anything desired 2792 ODOA nodph db cr.lf 2794 4E6F20726F6F db 'No room in DPH table' 6D20696E2044 504820746162 6C65 27A8 0D0A cr, lf db 27AA 00 00 db ; System Memory Segment Table segtable db 27AB 01 1 ;1 segment 27AC EA02 tpa_seg ;1st seg starts after BIOS dw 27AE 160A dw ; and extends to IFAREA tpa_len ; Miscellaneous uninitialized data areas. 27B0 dirbf 128 rs ;Used by local dph copies 75 2830 a1v0 ;Used by local dph copies rs 75 ;Used by local dph copies 287B alv1 rs ;Used by local dph copies 28C6 alv2 75 rs 75 Used by local dph copies 2911 alv3 rs 64 ;Used by local dph copies 295C csv0 rs ;Used by local dph copies 299C csv1 rs 64 ;Used by local dph copies 29DC csv2 rs 64 :Used by local dph copies 2A1C 64 csv3 rs IF SAVLOWMEM ;Debugging memory save areas 256 savarea rs savarea86 rs 256 ENDIF ;local stack for initialization 2A5C loc stk rw 32 offset \$ 2A9C stkbase equ 2A9C lastoff equ offset \$: The following two equates are used to determine the amount ; of free memory usable by CP/M-86 in the first 64k. This ; information is used to build the first entry in the memory ; segment table. If you have more than 64k of RAM in your ; computer add more entries to the memory segment table. ; Calculate the paragraph address of the first paragraph following ; the end of this BIOS. 02EA tpa seg equ (lastoff+cpm_offset+15) / 16

0A16	; Calculate the number of ; BIOS and the beginning tpa_len equ (IFAREA-	of paragraphs free between the end of this g of the task block. +cpm_offset)/16 - tpa_seg
2A9C 00	db 0	;fill last address for GENCMD
	; Dummy data section for	r establishing interrupt vectors
0000	dseg O	;absolute low memory :point to interrupt vector 0
0000	int0_offset rw	1
0002	intO_segment rw	
0004	; pad to the BDUS rw 2*(bdos_	interrupt vector (INI 224) _int-1)
0380	bdos offset rw	1
0382	bdos_segment rw END	1

END OF ASSEMBLY. NUMBER OF ERRORS: 0. USE FACTOR: 12%

		; LISTI ; THIS ; PERMI ; FOR I	NG 2 - BO PROGRAM SSION GRANDIVIDUA	DOT86.ASM COPYRIGHT 1983 BY HOWARD ANTED TO REPRODUCE THIS I L NON-PROFIT USE ONLY.	SPINDEL. PROGRAM
		; This ; respo ; memor ; vecto ; the B ; is re ; perma ; can f ; block ; BIOS ; progr	program nsible f y. It p r. It s IOS task located nently r unction request services am runs	has four tasks to accomp or loading a CP/M-86 sys- rovides for an 8088 rese aves the CP/M low core en- block area. A portion into high memory where i esident while CP/M-86 is as the interface between s and the CP/M BIOS, the for CP/M-86. All of the on the 8085.	lish. It is tem file into t or restart nvironment in of this program t remains running so it the BIOS task reby providing e code in this
		; Speci ; of th	fy the u e listin	ser changeable equates no g so they are easily fou	ear the front nd.
D000 00FD	=	IFAREA SWAP	EQU EQU	ODOOOH OFDH	;address of the task block ;CPU swap port
0005 005C	=	; Misce BDOS FCB	11aneous EQU EQU	Equates 5 5CH	;BDOS jump address ;Address of file control
0003 0004 D100	=	IOBYTE CDISK FWAREA	EQU EQU EQU	3 4 IFAREA+100H	;Address of CP/M iobyte ;Address of CP/M current disk ;Address where BIOS task block ; processor code is relocated
0100			ORG	100H	
		; This ; file ; CP/M- ; Remem ; 128 b ; infor ; into ; code	section specifie 86 syste ber that ytes on mation). memory s will win	of code attempts to open d by the user. If the o m file is read into memo all CP/M-86 executable the front (used for segm Therefore, if the CP/M tarting at address 380 (d up at 400 (hex) as des	the CP/M-86 system pen is successful, the ry at address 400 (hex). files contain an extra ent register initialization -86 system file is read hex) the first executable ired.
0100 0103 0104 0107 010A	310A02 AF 326800 326A00 327C00		LXI XRA STA STA STA	SP,STKBAS1 A FCB+12 FCB+14 FCB+32	;Set up a stack ;Clean up the default FCB

010D 010F 0112 0115 0117	0E0F 115C00 CD0500 FEFF C23601		MVI LXI CALL CPI JNZ	C,OFH D,FCB BDOS OFFH OK	;Open user specified file ;File opened successfully? ;Jump if yes
011A 011C 011F 0122	0E09 112501 CD0500 C30000		MVI LXI CALL JMP	C,9 D,EMSG BDOS O	;File open failed ;Use BDOS call to print ; failure message ;Warm boot to abort
0125	46494C4520	DEMSG	DB	'FILE NOT FOUND',13,10,	\$'
0136	218003	OK:	LXI	Н,380Н	;Start reading file at 380 (hex)
0139 013A 013C 013D	E5 OE1A EB CD0500	LOOP:	PUSH MVI XCHG CALL	H C,1AH BDOS	; to discard first sector ;Save current memory address ;Set BDOS dma address to ; current memory address
0140 0142 0145 0148 0149 014A	OE14 115COO CDO5OO E1 B7 C254O1		MVI LXI CALL POP ORA JNZ	C,14H D,FCB BDOS H A EOF	<pre>;Read a sector of the CP/M-86 ; system file at the current ; memory address ;Restore current memory address ;Did we hit end of file on read? ;Jump if yes</pre>
014D 0150 0151	118000 19 C33901		LXI DAD JMP	D,128 D LOOP	;Not end of file, so add 128 to ; current memory address and ; go back to read some more
0154 0156 0159 015B 015E	0E0D CD0500 0E1A 1180D0 CD0500	EOF:	MVI CALL MVI LXI CALL	C,ODH BDOS C,1AH D,DSKBUF BDOS	;CP/M-86 all read in, so reset ; disks ;Set the dma address to the disk ; buffer in the task block
		; This ; so th ; usefu	section (at it can 1 if a R(of code saves the memory n be used for an 8088 res DM exists at FFF0.	at FFFO in the BIOS task block start vector. This is not
0161 0164 0167	110CD0 21F0FF 0E05		LXI LXI MVI	D,SFFFO H,OFFFOH C,5	Point to the task block Point to FFFO Save 5 bytes for an 8088
0169 016A 016B 016C	7E 12 23 13	L00P2:	MOV STAX INX INX	A,M D H D	; Tong Jump ;Fetch a byte from FFFx ;Store it in the task block ;Increment the pointers
016D 016E	0D C26901		DCR JNZ	C LOOP2	;5 bytes done? ;Jump if no
		; This ; low mu ; when d ; is ca ; saved	section of emory in CP/M-86 n lled. A in the f	of code saves the CP/M id the BIOS task block. Th runs, and must be rebuilt pointer to the CP/M BIOS task block for future use	obyte and cdisk fields from ne low memory area is changed t every time the CP/M BIOS S is also calculated and e.
0171 0174 0177 017A	3A0300 3208D0 3A0400 3209D0		LDA STA LDA STA	IOBYTE IOBYTE2 CDISK CDISK2	;Get the iobyte ;Store iobyte in task block ;Get the current disk ;Store cdisk in task block
017D	2A0100		LHLD	01	;Get a pointer to the BIOS ; warm boot

S-100 JOURNAL, VOL. 1 NO. 2

0180 2B 0181 2B 0182 2B 0183 220AD0	D(D(SI	CX CX CX HLD	H H H CBIOS	;Warm boot is second vector, ; so three decrements points ; to beginning of BIOS ;Save pointer in task block
	; This sec ; FFFO is ; address ; cases, f ; instruct ; address	ction o set up O. A the 808 tion of 40:250	f code provides for 8088 in case it is RAM. A r restart vector is stored 8 is to begin execution the CP/M-86 BIOS (the c 0).	B reset and restart vectors. reset vector is stored at d at address 10. In all by jumping to the first cold boot entry point at
0186 21F0FF 0189 110000 018C 011000		XI XI XI	H,OFFFOH D,O B,1OH	;Jump goes at FFFO ;Jump goes at O ;Jump goes at 10 too
018F 3EEA 0191 77 0192 12 0193 02	M M S	VI OV TAX	A,OEAH M,A D	;Op code for 8088 long jump ;Store opcode at all three ; places
0194 23 0195 13 0196 03		NX NX	H D B	;Increment all three pointers
0197 3E00 0199 77 019A 12 019B 02	M M S	VI OV TAX	A,00 M,A D	;Store low byte of 8088 offset ; at all three places
019C 23 019D 13 019F 03		NX NX	H D	;Increment all three pointers
019E 03 019F 3E25 01A1 77 01A2 12 01A3 02	M M S	VI OV TAX	д А,25Н М,А D В	;Store high byte of 8088 offset ; at all three places
01A4 23 01A5 13 01A6 03		NX NX NX	H D B	;Increment all three pointers
01A7 3E40 01A9 77 01AA 12 01AB 02	M M S S	VI OV TAX TAX	Ă,40H M,A D B	;Store low byte of 8088 segment ; at all three places
01AC 23 01AD 13 01AE 03		NX NX NX	H D B	;Increment all three pointers
01AF 3E00 01B1 77 01B2 12 01B3 02	M M S S	VI OV TAX TAX	A,O M,A D B	;Store high byte of 8088 segment ; at all three places
	; This sec ; of this ; as the ; and the	ction o progra interfa CP/M B	f code relocates the per m to high memory where i ce between the BIOS task IOS.	manently resident portion t will remain and function blocks created by CP/M-86
01B4 2100D1 01B7 110060 01BA 0E80 01BC 1A 01BD 77 01BE 13	L) L) LOOPR: LI M(XI XI VI DAX OV	H,FWAREA D,HIMEM C,TOP-HIMEM D M,A	;Point where code is going ;Point where code is now ;Get number of bytes to move ;Fetch a byte of code ;Store it in high memory
01BF 23 01C0 0D 01C1 C2BC01		NX CR NZ	H C LOOPR	;Done moving code? ;Jump if no

S-17

01C4 3	317FD0		LXI	SP, STKBAS	Reset the stack to the stack ; area allocated in the task
01C7 C	C300D1		JMP	FWAREA	; block ;Start executing the task ; block processor
01CA 020A =	-	STACK STKBAS1	DS EQU	64 \$;Allocate space for initial ; stack
		; Define ; These ; and CE ; Note 1 ; Note 1 ; order ; loads ; DO NOT	e the BIC definit BIOS86.A8 that thes They r and stor CHANGE	OS task block area. ions must match the defin 36. se register saving areas must be stored low byte f res are done. THE ORDER OF THE REGISTE	nitions in BOOT80.A86 are in a very specific first because sixteen bit ER SAVING AREAS.
D000 = D001 = D002 = D003 = D004 = D005 = D006 = D007 =		CODE AREG CREG BREG EREG DREG LREG HREG	EQU EQU EQU EQU EQU EQU EQU	IFAREA IFAREA+1 IFAREA+2 IFAREA+3 IFAREA+4 IFAREA+5 IFAREA+6 IFAREA+7	<pre>;1 BYTE: BIOS task code ;1 BYTE: 8085 A register ;1 BYTE: 8085 C register ;1 BYTE: 8085 B register ;1 BYTE: 8085 E register ;1 BYTE: 8085 L register ;1 BYTE: 8085 L register ;1 BYTE: 8085 H register</pre>
D008 = D009 = D00A = D00C = D07F =	= = = =	IOBYTE2 CDISK2 CBIOS SFFFO STKBAS	EQU EQU EQU EQU EQU	IFAREA+8 IFAREA+9 IFAREA+0AH IFAREA+0CH IFAREA+07FH	<pre>;1 BYTE: iobyte save area ;1 BYTE: cdisk save area ;2 BYTES: pointer to BIOS ;5 BYTES: FFFO save area ;Leave enough room for a stack</pre>
D080 =	-	DSKBUF	EQU	IFAREA+080H	;128 BYTES: disk dma address
		; End of	f task b	lock interface definition	n .
		; This p ; will n ; interf ; of the ; the re	oortion of remain re face betw e jump in elocation	of the code is relocated esident while CP/M-86 is ween CP/M-86 task blocks nstructions in this area 1.	to high memory where it running to act as an and the CP/M BIOS. All look funny because of
		; Origin ; be hig ; BIOS i ; reason ; This c ; CP/M E	n this co gher than task bloo nably qu code is n BDOS.	ode to an arbitrary place of the end of the CP/M-86 ck area, and low enough s ickly under CP/M. relocated because it over	e which is expected to BIOS, lower than the so that this program loads rlays a portion of the
6000 6000 D	DBFD	HIMEM:	ORG IN	06000H SWAP	;Let the 8088 run
		; Restor ; block	re the me This f	emory at FFFO from the by is not useful if FFFO is	ytes saved in the BIOS task ROM.
6002 2 6005 1 6008 0 600A 7 600B 1 600C 2 600D 1 600E 0 600F 0	210CD0 11F0FF 0E05 7E 12 23 13 0D C20AD1	LOOP3:	LXI LXI MVI STAX INX INX DCR JNZ	H,SFFFO D,OFFFOH C,5 A,M D H C C FWAREA+(LOOP3-HIMEM)	<pre>;Point to save area in task block ;Point to FFFO ;Restore 5 bytes ;Fetch byte from task block ;Store at FFFx ;Increment both pointers ;Done with 5 bytes? ;Jump if no</pre>

S-100 JOURNAL, VOL. 1 NO. 2

; The remainder of the code in this program is a loop which processes ; BIOS task blocks as requested by the 8088.

6012 3A0300 6015 F5 6016 3A0400 6019 F5	NXTCMD:	LDA PUSH LDA PUSH	IOBYTE PSW CDISK PSW	;Save the current CP/M-86 low ; core environment on the stack
601A 3A08D0 601D 320300 6020 3A09D0 6023 320400		LDA STA LDA STA	IOBYTE2 IOBYTE CDISK2 CDISK	Restore the CP/M low core ; environment from bytes saved ; in the task block
6026 2A0AD0 6029 3A00D0 602C FEFF 602E C23FD1 6031 23 6032 23 6033 23 6034 220100 6037 3EC3 6039 320000 603C C30000		LHLD LDA CPI JNZ INX INX SHLD MVI STA JMP	CBIOS CODE OFFH FWAREA+(STAY86-HIMEM) H H O1 A,(JMP) O0 O0	Point to the CP/M BIOS start Get task block code Time to go back to CP/M? Jump if not Three increments to the BIOS start makes a warm boot pointer Put warm boot vector back at 1 Put 8085 jump opcode back at 0 Warm boot CP/M
603F 5F 6040 1600 6042 19 6043 1158D1 6046 D5	STAY86:	MOV MVI DAD LXI PUSH	E,A D,O D D,FWAREA+(RETPT-HIMEM) D	;Add task block code to base of ; BIOS creating a pointer to the ; requested routine ;Push a return address
6047 E5		PUSH	Н	;Push pointer to requested routine
6048 2A02D0 604B 44 604C 4D 604D 2A04D0 6050 EB 6051 2A06D0 6054 3A01D0 6057 C9		LHLD MOV LHLD XCHG LHLD LDA RET	CREG B,H C,L EREG LREG AREG	;Load up the 8085 registers from ; the values stored in the task ; block ;This is really a funny call to
				; the requested BIOS routine
	; When ; here.	the CP/M	BIOS is done with the c	urrent request, it will return
60583201D0605B2206D0605EEB605F2204D060626060636960642202D0	RETPT:	STA SHLD XCHG SHLD MOV MOV SHLD	AREG LREG H,B L,C CREG	;Save the current value of all ; 8085 registers in the ; appropriate task block place
	; The B ; new c	IOS migh opies in	t have updated the low control the task block.	ore variables, so better save
6067 3A0400		LDA	CDISK	;Save possible new CDISK
606D 3A0300 6070 3208D0 6073 F1 6074 320400 6077 F1		LDA STA POP STA POP	IOBYTE IOBYTE2 PSW CDISK PSW	;Save possible new IOBYTE ;Restore the CP/M-86 low core ; environment from the values ; save earlier on the stack
6078 320300		STA	IOBYTE	

607B DBFD 607D C312D1		IN JMP	SWAP FWAREA+(NXTCMD-HIMEM)	;Let the 8088 run again ;Jump back to decode next task ; block request
	TOP:			;End of relocated code
6080	END			

S-100 JOURNAL, VOL. 1 NO. 2

		; LISTIN ; THIS F ; PERMIS ; FOR IN	NG 3 - BO PROGRAM O SSION GRANDIVIDUAL	DOT80.A86 COPYRIGHT 1983 BY HOWARD ANTED TO REPRODUCE THIS P NON-PROFIT USE ONLY.	SPINDEL. PROGRAM
		; This r ; A BIOS ; code o ; block ; Since ; runnin ; 8088 a ; requin ; addres ; an 808 ; instru ; on.	brogram w S task bl of FF (he processo this is ng until application red to le ss 10 (he ss 10 (he ss arestar uction at	warm boots CP/M from CP/M lock is built using the s ex) which signifies to th or that a warm boot of CF the last program that th CP/M-86 is rebooted (or ion is rebooted) this pro- eave the 8088 executing a ex). The 8085 can then p rt vector by writing an 8 t address 10 before turning	1-86. special request be BIOS task P/M is desired. be 8088 will be a compatible ogram is at absolute provide for 8088 jump ing the 8088
		; Specif ; the l	fy the us isting so	ser changeable equates ne they are easily found.	ear the front of
	D000 00FD	IFAREA SWAP	EQU EQU	ODOOOH OFDH	;address of the task block ;CPU swap port
		; Defin ; This o ; in the	ition of definitio e CBIOS86	relevant portions of the on must match the definit 5 and the BOOT86 files.	e BIOS task block area. tions present
	D000 D009	CODE CDISK	EQU EQU	IFAREA+O IFAREA+9	
		; Set u ; where	p equates the swap	s for the addresses in lo p instruction will be bu	ow memory ilt.
	0005 0006 0007	opcode operand noparea	EQU EQU EQU	5 6 7	
	0100	tpa	EQU	100H	
			cseg org	tpa	
		; Do a	little c	leanup of the current env	vironment.
01 01	00 B119 02 CDE0		mov int	cl,19H 224	;get current disk
01 01 01 01	04 50 05 B10D 07 CDE0 09 58		push mov int pop	ax cl,ODH 224 ax	<pre>;save current disk ;reset disk system ; to make sure all is clean ;restore current disk</pre>

			; Set up; be acc	cessed fi	segment register so that rom absolute zero.	t memory can
010A 010B 010E	FA B90000 8ED9			CLI mov mov	cx,0000 ds,cx	;must get absolute O relative
			; Set u	the real	quired fields in the BIOS	S task block.
0110	880609D0			mov	byte ptr .CDISK,al	<pre>;save the current disk in ; the task block area so ; it is preserved across swap</pre>
0114	C60600D0FF			mov	byte ptr .CODE,OFFH	;special reboot flag
			; Build ; follow ; at add ; guara	the swa w it with dress 10 ntee tha	p instruction at absolute h nine no ops to leave th (hex). Nine no ops seem t the 8088 fetch ahead qu	e location 5 and ne 8088 executing ms to be enough to ueue is full.
0119 011E 0123 0126 0129 012C 012D	C6060500E4 C6060600FD B90900 BE0700 C60490 46 E2FA	0129	loopr:	mov mov mov mov mov inc loop	byte ptr .opcode,OE4H byte ptr .operand,SWAP cx,9 si,noparea byte ptr [si],90H si loopr	;put in al,SWAP instruct. at 5 ;put in 9 no ops to take care ; of 8088 fetch ahead queue
			; Now d ; swap ; seem ; just	o a long instruct to want do it wi	jump to absolute address ion and the no ops. The to build the instruction th some db's.	s 5 to execute the assembler doesn't for us so we will
012F 0130 0132	EA 0500 0000			db dw dw	OEAH opcode 0000H	<pre>;kludge long jump to 0:5 ; offset ; segment</pre>
			; we wi	11 never	return, so program ends	here!
			END			

END OF ASSEMBLY. NUMBER OF ERRORS: 0. USE FACTOR: 1%

ABOUT THE AUTHOR

Howard Spindel is a Senior Software Designer with Corporate Data Sciences, Inc. located in Santa Clara, California. Prior employment has included positions at Concept Technologies, Inc., Tektronix, Inc. and Burroughs Corp. He received a B.A. in Computer Science from the University of California at Berkeley in 1975. His special areas of interest are operating systems, with emphasis on real time multitasking executives for microprocessors, and graphics for microprocessor-based systems.



(continued from page 19)

8085 registers are loaded from the information that the 8088 left in the task block area. Then, based on the task block CODE, the correct routine in the CP/M BIOS is called. Since the 8085 instruction set does not provide an indirect call instruction, the BIOS call is performed with a common 8085 trick. The return address is pushed on the stack, followed by the address which is to be called. A return instruction is then executed which actually calls the intended routine. The return instruction at the end of the called routine will pull the return address which was pushed on the stack.

After the CP/M BIOS returns to the task block processor, the 8085 registers are stored in the task block area. The possibly updated CP/M low-memory environment is saved again in the task block area. The CP/M-86 environment is rebuilt in low memory. Then the 8088 is allowed control again so it can use the information which the 8085 built in the task block area. When the 8085 next wakes up, it will begin processing by jumping back to NXTCMD.

The CP/M Reboot Program

Listing three (BOOT80.A86) is a program that runs on the 8088. It will cause CP/M-86 to terminate and CP/M to be warm booted. This program is quite short, but contains an interesting trick. A task block is built (in the task block area) which uses the task code FF to request that the 8085 task block processor warm boot CP/M. The trick is that this program must leave the 8088 executing at a known address so that, if CP/M-86 is restarted, the 8085 can write a restart vector into memory. As mentioned in the text box of page 28, I have used the convention that the 8088 will always start executing again at absolute address 10 (hex). It seems obvious that the way to leave the 8088 executing at address 10 is to put at address 0E a 2-byte IN instruction which swaps processors back to the 8085. However, the 8088 hardware has a feature which is called a fetch ahead queue (also called instruction pipeline) for its instructions. This feature allows the 8088 to look ahead in memory and ready some future instructions for execution, during the

execution of another instruction. This means that, if an IN instruction were executed at address 0E, the 8088 would already have decoded the instruction at location 10. The 8085 will want to write a different instruction at location 10, but can't because the 8088 won't look at it. The way to solve this problem is to place several NOP instructions between the IN instruction and location 10. That way, the fetch ahead queue fills up with the NOP instructions, and the 8088 does not decode the instruction at location 10 until the 8085 has had a chance to write something there. This was one of the trickier problems to figure out when debugging these programs.

SYSTEM REQUIREMENTS FOR INSTALLING THESE PROGRAMS

• *CP/M 2.2 computer system.* You must have CP/M 2.2 working in your computer using the CompuPro CPU 8085/88 (or Macrotech MI-286 — see the text box on page 13) as a

S-100 DEALERS — HELP SPREAD THE S-100 WORD!

Sell S-100 Journal in Your Store

Pay only for the copies you sell, after you sell. Having the magazine in your store will help generate interest in S-100 products, which means more business for you. And, if you also get an entry in the S-100 Directory (see page 46), you can show your name in the magazine.

For more information, please call Linda at 919-839-0115.

processor board. The BIOS code must not use any interrupt-driven code because the 8085 will not be available to handle interrupts when the 8088 is in control.

• *CP/M*-86 1.1 distribution disk from Digital Research.

• CompuPro CPU 8085/88 (or Macro-tech MI-286) Dual-Processor board.

The CompuPro CPU board must be strapped so that both the 8085 and 8088 reset-on-swap switches (labelled 5RS and 8RS on the circuit board) are OFF, and the extended address clear-on-reset switch (labelled XAC) should be ON.

• Recommended minimum 48K CP/M System.

You will rapidly discover that CP/M-86 programs tend to eat up core, and many programs probably will not run without additional memory boards (beyond 64K). If you plan to add memory past 64K, you may need to upgrade your current memory to respond to all 24 bits of the IEEE 696 (S-100) bus.

• Provision for an 8088 Reset Vector. 5 bytes of Global RAM Memory (memory which responds to CPU requests without checking the upper 12 S-100 address bits) at address FFF0, or, alternatively, an EPROM installed at address FFFF0 (or FFF0 if FFF0 is global memory) which contains a 5-byte 8088 instruction to execute a far jump to absolute address 0:0. This memory requirement is necessary to provide a restart vector for the 8088 on initial power-up (as discussed in the text box on page 28).

INSTALLATION INSTRUCTIONS

Installation of these programs (once you get them typed in!) is fairly simple. Usually, the only customization that will be necessary for your system is to determine where the task block will reside in memory.

Examine the three source files (BOOT86.ASM, CBIOS86.ASM, and BOOT80.ASM). Near the beginning of each of the files, there is an equate called IFAREA. In the listings, there is a constant 0D000H as part of the

calculation of IFAREA. There may be other terms involved in the calculation, but the 0D000H term is what you will need to change in order to make these programs run on your system.

In each of the source files, the term 0D000H should be changed (using your favorite editor) to become the base of your CP/M BIOS minus at least 200 (hex). If you do not know the base of your BIOS, use the DDT program to list (L command) the code at 0 in your system. Take the address of the jump listed at 0, subtract 3, and you have the base of your BIOS. Now subtract 200 (hex), and edit the resulting number into the source files where it now has 0D000H in the IFAREA equate. Note that all three source files must be set exactly the same!

GLOSSARY

This article contains some of the jargon with which all computer articles seem afflicted. To help explain some buzzwords, here is a short glossary.

CP/M (also called CP/M-80)

Control Program for Microcomputers. This is a widely used operating system provided by Digital Research. It runs on 8080, Z80, and 8085 microprocessors.

CP/M-86

This is a version of the CP/M operating system which runs on the 8086 family of microprocessors (8086, 8088, 80186, 80286). Data files are stored in the same format as CP/M, allowing disk compatibility between the two operating systems.

CCP

Console Command Processor. This is the first of three parts of the CP/M family of operating systems. The CCP is responsible for processing keyboard input and generating the appropriate calls on the other parts of CP/M.

BDOS

Basic Disk Operating System. This is the second of three parts of the CP/M family of operating systems. The BDOS is primarily responsible for maintaining all of the disk structures (directories and files) and allowing an easy, structured access to the disks. The BDOS will also make appropriate calls to the BIOS.

BIOS

Basic Input Output System. This is the third of three parts of the CP/M family of operating systems. The BIOS contains all the drivers for any hardware devices in a CP/M system. All the machine dependent code in the CP/M operating system is isolated in the BIOS. When CP/M is ported (moved) to a new machine, only the BIOS needs to be rewritten.

DDT

Dynamic Debugging Tool. This is a program supplied with CP/M which allows users to examine memory and interactively debug programs.

STAT

Another program supplied with CP/M which allows the user to configure the current active devices, control some disk parameters, and generally report system status.

Warm Boot

When CP/M (the 8080 version only) is running, the CCP and BDOS may be destroyed by a running program in order to gain more useful

If your dual CPU board is set so that the processor swap port is not the standard value of 0FD (hex), you will also need to change the equate for SWAP found near the front of each source file. No other changes should be necessary to customize these programs for your system. You may want to change some of the messages (the logon banner is a good example) in CBIOS86.A86. If you have more than 64K of memory in your system, you will want to eventually change the segtable memory table entries in CBIOS86.A86. Segtable entries were briefly discussed above in the description of the CP/M-86 BIOS. The CP/M-86 Operating System Guide, provided by Digital Research with CP/M-86, contains complete information on how to change the segtable entries.

memory space for running the program. A special BIOS function, called the Warm Boot, may be called by the program to cause the CCP and BDOS to be reloaded into memory from the disk.

Warm Boot Vector

A special jump stored at address 0 in the 8080 version of CP/M which is used to activate the Warm Boot routine in the BIOS. A program wishing to cause a Warm Boot need only jump to address zero.

IOBYTE

A byte of memory which contains the current active device mappings for CP/M. There are four logical devices in CP/M, the console, the reader, the punch, and the list device. The IOBYTE allows each of the four logical devices to be mapped to one of four physical devices controlled by the BIOS. The STAT program is used to examine or change the setting of the IOBYTE.

CDISK

A byte of memory which contains the current default disk being accessed by CP/M.

DPH

Disk Parameter Header. A table of information about the disk which is stored in the BIOS and used by the BDOS. The disk parameter header contains pointers to a sector translation table, a DPB, and scratchpad areas for use by the BDOS.

DPB

Disk Parameter Block. Another table of information about the disk which is also stored in the BIOS and used by the BDOS. The DPB contains several fields which determine the storage capacity of the disk, how many directory entries the disk can contain (and therefore how many files), and some other information which allows disks of varying capacities and capabilities to be used by CP/M.

Sector Translation Table

A table which is used by CP/M to convert logical disk sector numbers into physical disk sector numbers. The physical sectors of a disk are usually numbered consecutively on each track. In order to minimize rotational delays when accessing disks, it is usually necessary to avoid accessing physical sectors consecutively. Consecutive logical sectors in a file (as maintained by the BDOS) are therefore rarely stored as consecutive physical sectors on the disk. Given a logical sector number, the sector translation table tells how to find the physical sector on the disk.

DMA Address

Disk Memory Address. The address of a 128-byte buffer which is used to contain one disk sector on any disk read or disk write operation. Assuming that the address equates are now correctly set for your system, it is time to assemble the sources. BOOT86.ASM is compatible with the standard Digital Research 8080 assembler (ASM); CBIOS86.A86 and BOOT80.A86 are compatible with the 8086 assembler distributed on Digital Research's CP/M-86 distribution disks (ASM86). To assemble and link the set of programs, perform the following steps:

ASM BOOT86 LOAD BOOT86 ASM86 CBIOS86 PIP CPMX.H86=CPM.H86,CBIOS86.H86 GENCMD CPMX 8080 CODE[A40] ASM86 BOOT80 GENCMD BOOT80 8080

CPM.H86, ASM86.COM, and GENCMD.COM will be found on the CP/M-86 distribution disk. ASM.COM and LOAD.COM will be found on the CP/M distribution disk. Note that the above entire sequence can be performed while running under CP/M because Digital Research thoughtfully provides both CP/M and CP/M-86 versions of ASM86 and GENCMD. It would be inconvenient, to say the least, to require running ASM86 and GENCMD under CP/M-86 to bring up CP/M-86. The filename CPMX in the above sequence is an arbitrary choice; you may call it anything you like. All of the other filenames are fixed.

Lastly, make sure that your system is providing for the restart vector needed by the 8088. Reread now the system requirements section and the text box of page 28 to determine how to provide for the restart vector. If you will be providing an EPROM with an 8088 far jump to 0:0, note that the codes to program into your EPROM (in hexadecimal) are EA,00,00,00,00.

Your system should now be completely configured to run CP/M-86.

OPERATING INSTRUCTIONS

Booting your CP/M-86 system is very simple with the provided programs. Under CP/M, execute the command:

PROVIDING FOR AN 8088 RESET OR RESTART VECTOR

When the 8085 turns on the 8088 (running the BOOT86 program), so the 8088 can start executing the cold boot code in the CP/M-86 BIOS, the 8085 does not know where in memory the 8088 will start executing. If this is the very first time the 8088 is running since a power up or front panel reset, then the BOOT86 program must provide for an 8088 reset vector. If the BOOT86 program has activated the 8088 since the last power up or front panel reset, then the BOOT86 program must provide for an 8088 reset, then the BOOT86 program must provide for an 8088 reset vector. If the BOOT86 program must provide for an 8088 reset vector. If some other program has activated the 8088 since the last power up or reset, then BOOT86 is really lost — the computer must be reset or power cycled before BOOT86 can work.

The Reset Vector

When an 8088 microprocessor executes its first instruction after a reset, it automatically begins execution at address FFFF0 (hex). This is designed into the 8088 microprocessor chip, and the Dual CPU board provides no way around it. At address FFFF0, the typical thing to find is a jump instruction to the beginning of whatever program the 8088 is to execute. Ideally, there should be some RAM at address FFFF0 and the 8085 should write a jump instruction into that RAM. Unfortunately, address FFFF0 is not within the 64K addressable space of an 8085, so the 8085 can't readily write into any RAM above address FFFF (hex). The CompuPro Dual CPU board does provide a simple bank-switch memory port. This allows the 8085 to latch the upper address bits so that the 8085 can be executing in any one (and only one at a time) of the many 64K banks defined by the S-100 bus. However, the bank-switch memory port does not help solve the problem. If the 8085 sets the bank switch so that it can address the 64K block beginning at F0000 (the block containing the 8088 reset vector), then whatever code the 8085 was executing disappears because it is in a different bank and the 8085 will begin executing meaningless instructions.

The BOOT86 program allows a solution to this problem in either one of two ways. At address 0 (this is a nice accessible location for the 8085) the 8085 will write a jump instruction to wherever it wants the 8088 to begin executing. Then you have to get the 8088 to jump from FFFF0 to 0. The straightforward way is to place a ROM at address FFFF0 containing an 8088 jump instruction. The hex codes for a jump to 0 are EA,00,00,00,00.

The alternative way requires an older memory board that ignores the upper address bits of the S-100 bus. This type of board is frequently called a global memory board. A board like this must be placed so that it responds to address FFF0 (hex). Since it ignores the upper address bits, it will also respond to address 1FFF0, 2FFF0, etc., and most importantly FFFF0. In my system I have used this approach with the Disk Jockey 2D board from Morrow. If the global memory board has ROM at FFF0, program that ROM with an 8088 jump to 0. If the global memory board has RAM at FFF0, it will still work. As part of its initialization, the BOOT86 program attempts to write an 8088 reset jump at FFF0. Of course, BOOT86 saves and restores whatever was at FFF0 since that could easily have been an important area to the 8085 BIOS.

Note that if you use the global memory approach, you may have a problem when expanding your system beyond 64K of memory. Since the global memory will respond in every 64K block, other memory boards cannot occupy conflicting addresses in any other 64K blocks. In my case, the solution was easy; the Disk Jockey 2D RAM has a disable port. I added an instruction to the CP/M-86 BIOS to disable the DJ2D upon entry, and reenable it anytime the CP/M BIOS is called (this instruction is not in the listings because it is peculiar to my system only). You may have to consult a hardware engineer to discover the best solution for your system.

The Restart Vector

If the BOOT86 program was previously used and the 8088 had been previously running, the 8088 will not go to address FFFF0 to find its first instruction. Instead, it will start executing wherever it left off the last time it was swapped out. (The CompuPro Dual CPU board must be strapped so that each microprocessor begins executing exactly where it left off after a processor swap — see the installation instructions section of this article.) To handle microprocessor restarts in an orderly fashion, I established a convention that any program I write for the 8088 terminates by leaving the 8088 expecting to find its next instruction at address 10 (hex). Once again, this is a nice easy address for the 8085 to get at. To handle the microprocessor restart, the BOOT86 program also writes an 8088 jump instruction at address 10. This instruction causes the 8088 to start executing at the desired location.

BOOT86 CPMX.CMD

The CPMX.CMD file is the CP/M-86 system file which you generated using ASM86 and GENCMD. Note that since BOOT86 accepts a filename input, you may command BOOT86 to pick between multiple CP/M-86 versions on a single disk.

After some disk access time, you will see the CP/M-86 sign-on message, followed by a familiar-looking CCP prompt. You are now running CP/M-86. Pat yourself on the back, and play with CP/M-86 for a while.

To return to CP/M-80 at any time, execute (under CP/M-86) the following command:

BOOT80

This will warm boot your CP/M-80 system back into memory (make sure that a disk with your CP/M system on the system tracks is inserted in drive A:). You may use BOOT86 and BOOT80 to swap back and forth between operating systems as often as you wish. There is no need to reset your computer between operating system swaps.

These programs are set up in a way that preserves the currently logged disk across operating system swaps. This means that if your system is displaying a B> prompt under CP/M, it will also display B> after booting in CP/M-86. The logged disk is again preserved when using BOOT80 to return to CP/M.

The programs will also preserve IOBYTE changes across operating system swaps. If you use STAT to change the IOBYTE assignments while running CP/M-86, you will find that the CP/M IOBYTE also reflects the change you made.

If you are using another package besides CBIOS86 to run your 8088, it will be necessary to reboot (front panel reset) your computer if the other package has been executed since the last reset. This is necessary so that the 8088 will be in a known state at the start of BOOT86 execution. Most likely, it will also be necessary to reset your computer if you want to run another 8088 application after running these programs.

TIPS IF YOU HAVE PROBLEMS

This section is intended to give some additional guidelines in case these programs do not work immediately.

1. Have you ever executed code on your 8088 before? It is possible that your 8088 does not work. Many CPU 8085/88 boards are shipped with the 8088 set up to run at 8 MHz, and this may be too fast for your memory boards or other system components. This could be your problem. It may be corrected by replacing the 8088 crystal on your processor board with a slower crystal (remember that the 8088 uses a crysstal three times the desired operating frequency).

2. Make certain that the IFAREA equates in all of the source files are exactly the same!

3. Be sure the switches on your CPU 8085/88 are set the way that the above system-requirements section specifies.

4. These programs have to maintain a low-memory (0-100 hex) environment for CP/M. For almost all users, this means rebuilding the IOBYTE and CDISK areas after every processor swap between the 8085 and the 8088 (since CP/M is not running, it is not necessary to rebuild the BDOS jump or the BIOS warmboot jump). If your BIOS for the 8085 is using any of the low memory areas, other than IOBYTE and CDISK, you will probably have problems. To verify if this is the case, edit your CBIOS86.A86 file to change the

S-100 ADVERTISERS

Advertise your products in S-100 Journal and reach a fast-growing number of readers who are interested in S-100 products. S-100 Journal readers want to know about and buy your new products. And by supporting S-100 Journal through advertising you are supporting the growth of the S-100 community. This means more profits to you and high-quality products for computer users.

For more information, please call Jay at 919-839-0115 and request our Advertisers Kit.

We Concentrate Your Market[™]

equate for SAVLOWMEM to "true." This will cause the CP/M-86 BIOS to save and restore all 256 bytes of the low-memory area. Now go through the installation steps again and try running the system. You will notice a substantial reduction in the operating speed of your system. But, if the problems go away, then they are caused by your 8085 BIOS using some of the low-memory areas.

The reduction in operating speed makes saving all 256 bytes an undesirable long-term solution. The best solution is to rewrite the 8085 BIOS, so that it does not use any low-memory areas except the IOBYTE and CDISK. Another possible solution is, first, to determine the addresses that need saving and restoring. Second, edit the BOOT86.ASM file to save and restore those locations in a manner similar to the way that the IOBYTE and CDISK are handled (this requires some skill with 8080 assembly language).

5. Have you correctly provided for an initial starting vector for the 8088 as detailed in the system requirements?

6. If you have created a very large version of your CP/M-86 BIOS, you may need to change the ORG 6000H statement in BOOT86.ASM. BOOT86 assumes that the last address of the CP/M-86 BIOS will be less than 6000H. If it is more than 6000H, then a portion of the BOOT86 program will get clobbered when CP/M-86 is loaded in. If the last address of the CP/M-86 BIOS is greater than 6000H then change the ORG 6000H statement in BOOT86. ASM to be anything greater than the last address of the CP/M-86 BIOS. But, it should still be small enough for your CP/M loader to be willing to load it (small enough so that it loads below the BDOS in your system).

SUGGESTION FOR ENHANCEMENT

You may notice that your newlyrunning CP/M-86 system is slower than your CP/M system. This is largely due to the CP/M-86 BDOS which runs a lot more slowly than the CP/M BDOS. Swapping microprocessors back and forth to do I/O operations does cause some additional overhead processing which may further slow down CP/M-86. To eliminate some of the swapping overhead, you can begin to rewrite portions of your BIOS in 8088 assembler and to incorporate them directly into the CBIOS86.ASM file. One easy change, likely to have a noticeable effect, is to rewrite your console output driver. Typically the console output driver is a very easy portion of the BIOS to rewrite.

APPLICABILITY TO OTHER MACHINES

While the programs presented here are specifically tailored to the Compu-Pro Dual CPU, the idea of using a BIOS task block interface should be generally useful with any dual-processor board. For example, the same approach could be taken to bring up CP/M-68K on the Z80/68000 dualprocessor board made by Cromemco. This approach might also be useful to someone running a Zenith Z-100 which uses an 8085 and an 8088. Operating systems like MP/M 816 (furnished by CompuPro) use similar techniques in reverse — the 8088 is used as an I/O processor for the 8085. Using the 8088 as an I/O processor has an additional advantage because the 8085 BIOS becomes very small, allowing a larger CP/M transient program area.

CONCLUSION

This article has shown a way to bring up CP/M-86 on older S-100 computers. The method presented can result in considerable savings in cost, time, and effort over alternative methods of getting into 16-bit processing. The running system generated with this method is suitable for longterm use. It is also suitable for use as a bootstrap to other implementations of 16-bit operating systems. The most difficult part of upgrading to a 16-bit operating system — getting the initial system to work — has been greatly simplified.

References

- Bray, David W. Upgrading Older S-100 Computers to the CompuPro Dual Processor. *Microsystems*, Vol. 4 No. 9, September 1983; page 80.
- Ratoff, Bruce R. The Godbout Dual Processor Board and CP/M-86. Microsystems, July/August 1981.
- Kalish, Richard L. Upgrade Problems and Solutions. CompuPro Product Users Manuals, Vol. 2, January/ September 1981; page 4.
- Heywood, Stephen A. The 8086 An Architecture for the Future. BYTE, Vol. 8, No. 6, June 1983; page 450 (part 1). BYTE, Vol. 8, No. 7, July 1983; page 299 (part 2). BYTE, Vol. 8, No. 8, August 1983; page 404 (part 3).

muu homebrewing

This column belongs to you, the tinkerer, hacker, DIYer, home inte-

grator, or whatever it is that your S-

100 machine files you under. If you

are one of the proud (and stubborn)

breed of high-tech frankensteinian

inclination, here is the chance to show off your gold. If you have built

or integrated your S-100 machine,

share it with us. Tell us what your ultimate product has become, the

boards and OS that you have

running, problems that you encountered and how you overcame them.

max.) suitable for publication — in

this case give us some thrills, stay out

of the mundane and boring prose.

Or, if your word processor regularly

laughs at your writing skills, simply

tell us in your own words about your

cherished system. We'll pick it up

from there and do the polished

writing for you. Oh! Yeah, don't for-

get a photograph . . . if you dare.

Send to Homebrewing, S-100 Jour-

nal, P.O. Box 12881, Raleigh, NC

an account that mirrors well the evo-

lution of S-100 systems in the past 10

years. (Don't let the nostalgia bring

you down!) Burt's system is living

proof of the great maxim: S-100

systems are upgradable forever.

Today, Burt Hanagami, gives us

You may write a letter (2-3 pages

Journal. Your article on "Assembling a 68000-based S-100 Microcomputer" brought back some old memories. I bought an IMSAI 8080 kit back in

was very delighted with your

very first issue of the S-100

1976. It took about three 24-hour days to assemble, and the next yearand-a-half to get it working. I was a real hardware novice, and made many many mistakes. I had cold solder joints, bent leads on IC's, the instructions had errors, and errata sheets were confusing. There were a few blown IC's that I had to track down, and some minor surgery (cutting of traces and soldering in wires) of the boards that had to be done. For some reason, I could not get the clock crystal on the CPU board to oscillate, so I ended up kludging up my own clock circuit, and wired it into the system. When I finally had the system up, I had to learn how to use it. I don't know how I survived those trying times, but by the time I was through, I was a well-seasoned computer hacker.

My original system was very primitive. In order to start the system, I had to toggle in a bootstrap loader (a cassette reading program) through the front panel switches. Since I had to try several times before I got it right, I used to keep the system powered up 24 hours a day. I originally wrote programs in machine language (not assembly language, but ones and zeros) by entering the data through the front panel switches. Once the programs were in and working, I could save and load the programs on a regular JC Penny cassette recorder with a Tarbell cassette interface. I could examine and modify the memory (one byte at a time), and run, stop, and single step my program through my front panel switches. I wrote a primitive ping-pong game where I would make the A light flash

back and forth on the eight data lights. Another program I worked on would create sounds on a FM radio. My system would radiate so much EMI that nearby radios and television sets would pick up the EMI as whistles, clicks, and whirls. I could create certain noises by executing certain subroutines. I would actually string subroutines together to actually create structured noises. They were too primitive to be called music.

Later on, I got an IMSAI Video Input/Output (VIO) board, and hooked up a RF modulator, a television set, and a parallel keyboard. Presto, I had a 40×16 character display that I could actually type on. I added a Cromemco byte-saver board with a built-in PROM programmer. I programmed my bootstrap loader into ROMs so I would not have to toggle in the bootstrap loader each time I powered up. I complemented my 4K IMSAI RAM memory by adding two 8K Godbout memory boards. Eventually, I replaced all the RAM boards with two 32K 200ns Artec memory boards. I was running out of slots, so I also added another motherboard section. In the original IMSAIs, the motherboard came in 4slot sections. After assembling the new 4-slot section. I installed the new section by connecting the sections together with 100 separate wire jumpers. For an operating system, I bought three books from Scelbi Computer Consulting: "8080 Monitor Routines," "An 8080 Editor Program" and, "An 8080 Assembler Program." These books had source listings of the respective programs complete with octal opcodes (most early 8080 systems did everything in octal). The code was also available in punched paper tape that could be read in on a teletype machine. But, because I did not have access to a TTY, or even had a serial port on my machine, I toggled in the whole thing through

27605.

the front panel switches. Finally, I had to spend a few weeks modifying the software drivers to match my hardware configuration. It was worth it. I was finally free from the bondage of the front panel switches. Earlier, when I first got my system up, I used to get blisters on my finger tips until my callouses thickened, from handling the front panel switches. Now I could boot up instantly, and actually type in my programs in assembly language. I never ran BASIC or any other languages on my S-100 machine until I got CP/M up and running. The Timex computer (from Sinclair) that finally was reduced to about \$15.00 in some department stores, did a lot more than my machine. The Apple II and TRS-80 computers weren't out then, so my machine was very impressive.

About five or six years ago, floppy disk drives were getting affordable, CP/M was gaining in popularity, and my machine was obsolete again. I did a complete overhaul of my system. I replaced the original motherboard with a 22-slot Jade ISO-bus, and upgraded my power supply to a 30-Amp. The ISO-bus motherboard had ground traces between each signal trace to reduce cross talk, and the whole board was designed around a specially tuned network mesh that dramatically reduced the EMI output of my machine. I got rid of the bustermination board to reduce the amount of heat generating from inside my system. I bought a SSM (Solid State Music) IO/4 board (with 2 serial and 2 parallel ports), and added a Lear Siegler ADM 3 computer terminal. The terminal was a major enhancement. I was no longer limited to a 40×16 screen and I no longer had to reserve a section of memory to the video map. I also bought an Integral Data Systems 460 G printer. The 460 G was, at that time, the most advanced printer I could afford.

I researched the S-100 market very carefully, and decided to replace the guts of my system with SD Systems boards: the SBC-200 (Z80 CPU), Expandoram II (64K Memory), and the Versafloppy II (Floppy Disk Controller) boards. I installed two Shugart single-density, single-sided 8" drives. I originally installed CP/M 1.4, and later upgraded to CP/M 2.2. These enhancements were made over a period of a couple of years. My cash was very limited, and the versatility of the S-100 system enabled these upgrades to be done gradually.

Sometime during this time frame, I obtained a 19.5" rack-mount cabinet, and started installing everything on drawer slides. Everything except the computer terminal. For the floppy disk drives, I purchased a bare-bones disk cabinet from Jade, and crammed a severely modified power supply from Sunny International. I also managed to squeeze in a fan. I in-



stalled a special switch in the front lower right of the cabinet (actually mounted on brackets, under the drives) to shut the disk drive motors on and off to save wear and tear of the floppies. The disk drives and the CPU boxes were mounted on slides for easy access. For the printer, I made a platform out of some aluminum extrusions, and then mounted some heavy-duty slides on the sides. To secure the printer to the platform, I put some long screws through the same holes used for mounting the rubber feet. The box of paper for the printer sits on the bottom of the cabinet behind the power panel. It takes about two seconds to remove the printer from the cabinet, and about five seconds to put it back in. The power panel has master power switch, four separate switched outlets (for the disk drives, CPU, printer, and terminal), and two auxiliary outlets. I have a fuse and a Corcom EMI filter mounted on the master power switch, and a MOV (surge supressing, metal-oxide varesisters) installed on each outlet.

Today, my S-100 system is still alive and well. I've since swapped my Shugarts for a couple of Siemens 100-8 D (single-sided, double-density 8" disk drives), and added a Ackerman Digital Systems Promblaster II (PROM programmer board that programs everything from a 2708 to a 27256 EPROM). Since banked CP/M 3.0 OS requires a two-bank memory system, I bought a second Expandoram II (64K board). I eventually modified my 64K memory boards into 256K boards. Thus, my system is now running with a half Meg of memory. I am running RAM-disk software for certain applications, and my current copy of CPM 2.2 has ZCPR 1.4 installed. I have a running version of CPM 3.0, but since none of my software requires it, and because of its added overhead, I seldom use it. For troubleshooting purposes, I own a Mullen TB-4 extender board with a built-in logic probe.

The S-100 machine was my first real machine. I literally grew up with it. I am extremely familiar with it, and I'll probably keep it forever.

> Burt Hanagami Ontario, California



CORRECTIONS FOR LOMAS MS-DOS BIOS

Below will be found several bugs uncovered in the MSDOS version of Lomas' BIOS for the floppy disks. These have caused some trouble when using Lomas' 8086, 8072 floppy controller, and I/O boards. The solutions which were implemented will hopefully aid other users who have run into the same problems. Unfortunately, I cannot supply corrected source code due to restrictions imposed by Lomas, which is understandable. Those wishing to follow these procedures will have to get the source code from Lomas and make the changes themselves or get a friend to do the job.

1. When trying to "type ahead" while a floppy is working, a byte or two of the data entered at the terminal is often lost due to the keyboard interrupts being impeded by the floppy controller hogging the buss. Rather than adding an 8089 DMA controller that would eliminate the problem completely, a partial answer has proved quite successful. The driver is altered so that the DTR line connected to the terminal is brought low before the floppy controller begins to transfer data and then brought high again after the transfer is complete. As long as the terminal has a kevboard buffer and a DTR/CTS handshake, this will eliminate nearly all lost data. This same idea can be used with a hard disk, but is unnecessary unless the operator is a very fast typist.

2. Quite often Lomas' BIOS will read a floppy sector incorrectly and fail to report the error, which makes even the driver think that all is OK. This can have serious results whenever you count on the data to be 100% perfect, and that is usually all the time. This was cured by having the driver check both status registers 1 and 2 instead of just register 1. In essence, register 2 from the 8272 is AND'ed with 21H and then OR'ed with the result the driver originally got from the 8272. This value is now used to determine whether all is OK. After about six months use, this seems to report all read errors.

3. There was another problem that occurred when the driver reported a floppy error to MSDOS. MSDOS would then post an error message on the screen and ask the operator if he/she would like to abort, retry, or ignore the trouble. If the operator chose to retry, either MSDOS or the driver would start writing all over the floppy. I don't know if the problem was with the Lomas driver or with MSDOS. Anyway, the problem was solved by having the driver tell MSDOS that no sectors have been transferred, even if MSDOS had called for a transfer of several sectors and some had been transferred before an error occurred.

4. Unfortunately, Revision 2.01, and I assume below, do not have the ability to verify that a sector was written correctly. Opinions on this subject seem to vary, but I consider the MSDOS "VERIFY ON" command a necessity. I want to be sure the backups made from the hard disk are 100% accurate. Fixing this omission requires writing some additional code, but it is well worth the trouble.

In addition to these bugs, I thought I would include a handy bit of information and dispel the belief that a logical disk on MSDOS is limited to 32 meg. Actually a logical disk as large as 256 meg can be used if a 4K sector size is used. To implement sector sizes larger than 512 bytes, you have to change the word at 101H (on MSDOS 2.11) in the MSDOS.SYS file to the maximum sector size to be used. You will then be able to install a driver with a sector size up to and including that value.

I hope this information proves useful to a few readers of the S-100 Journal.

> Hul Tytus Cincinnati, Ohio

The Bug Report department is a way for communication among users and between users and manufacturers. Users can use the column to report bugs and undocumented features (or documented but non-existent features) on hardware and software, and to suggest solutions to bugs. Manufacturers and software publishers are encouraged to send in notices about bugs, updates, and similar information useful to those using their products.

tech file

THE TELETEK SBC 86/87

eletek's SBC 86/87 is a 16-bit slave single board computer intended for use on the S-100 bus in a multiuser/multiprocessing system. This slave board gives the system integrator the flexibility of mixing 8-bit economy with 16-bit processing power.

Since the SBC 86/87 is designed as an I/O mapped slave on the S-100 bus, it can be added to any existing S-100 system to expand the processing capability. In the following pages, I will introduce the features of this slave SBC and show how it interfaces to an existing S-100 bus system.

DESIGN PHILOSOPHY

The SBC 86/87 was designed to provide an easy-to-implement 16-bit alternative for system integrators. With this board, the integrator can provide 16-bit, high-speed performance where required in a system, and yet retain the cost-effectiveness of 8-bit SBCs for system functions that do not need the additional capability. With the addition of this slave to an existing 8-bit system, the user can access CP/M-86 application software and the power of the 8087 math coprocessor for numeric intensive applications.

The interface to the S-100 bus was kept as simple as possible to allow this board to work with a variety of S-100 systems. All communications to and from the slave take place through two I/O mapped FIFO buffers. This greatly simplifies the requirements for the bus master.

THE CPU AND NPX

The SBC 86/87 utilizes the Intel 8086 CPU and the companion 8087 math coprocessor, both running at 8MHz. Since the SBC 86/87 operates independently of the S-100 bus, the internal speed can be different from that of the main system CPU.

The 8087 coprocessor adds arithmetic, trigonometric, exponential, and logarithmic instructions to the standard 8086 instruction set. The 8087 will significantly improve the performance of the CPU during numeric intensive operations. The 8087 coprocessor conforms to the proposed IEEE Floating Point Standard.

Duane Chinnow Teletek

In addition to the 8087, this board design incorporates several other peripheral-support ICs that increase the capability of the slave SBC. These include an Intel 8208 DRAM controller, the Intel 8256 MUART, and the Signetics 2651 USART.

ON-BOARD MEMORY

The standard SBC 86/87 includes 128K bytes of RAM, expandable to 512K by using 256K-bit RAM ICs. The memory layout uses stacked RAM ICs to reduce the physical size of the array. The standard board also provides 4K bytes of EPROM using two 2716s. It is expandable to 64K bytes by using two 27256 EPROMs. Normally, the on-board EPROM contains hardware initialization and system-boot software.

The on-board RAM controller, an Intel 8208, supports either 64K or 256K devices. It generates the necessary signals to address, refresh, and directly drive the memory array. The controller is automatically initialized upon reset by a 74LS165 shift register. The 8208 controller allows operation without wait states when accessing

TELETEK SBC 86/87

USE:	S-100 16-bit slave SBC for use in TurboDOS multi- user/multiprocessing systems.
MANUFACTURER:	TELETEK ENTERPRISES, INC. 4600 Pell Drive Sacramento, CA 95838 (916) 920-4600
FEATURES:	Processor — 8086 16-bit, 8 MHz. Optional 8087 Math Coprocessor. Memory — 128K RAM (expandable to 512K using 256K DRAMs), 4K ROM (expandable to 64K), 4K FIFO. I/O — Two RS-232C serial ports, One Centronics compatible printer port.
SOFTWARE:	TurboDOS
MANUALS:	Technical Reference Manual, 31 pages.
PRICE:	\$899 for 128K, w/o 8087 (100 quantity).



RAM memory, while a single wait state is inserted for each access of EPROM.

THE INTEL 8256 MUART

The 8256 is labeled as a Multi-Function Universal Asynchronous Receiver-Transmitter (MUART). As the name implies, this peripheralsupport IC offers more than just a serial communications port inside its 40-pin DIP package. The extra functions include 16 bits of parallel I/O, five 8-bit counter/timers, and an eightlevel priority interrupt controller.

The asynchronous serial communications port provides one of the two RS-232C compatible serial ports on the SBC 86/87. (The other is generated by the Signetics 2651 USART.) To permit a variety of operating speeds without additional external components, the MUART serial port includes an internal software programmable baud rate generator. This serial port can be programmed by the CPU for different character sizes, parity generation and detection, error detection, and start/stop bit handling. The line drivers and receivers are supplied on board of the SBC 86/87, eliminating the requirement for "paddle boards" on the peripheral cables.

A Centronics-compatible printer port is derived from the two parallel ports on the 8256. One parallel port is responsible for the printer data lines and a portion of the other for the printer control signals. The remaining signals of the second parallel port are used in the interrupt circuit. They also provide optional control lines for the MUART serial interface. The cable line drivers for the Centronics port are also included on board.

The five 8-bit timing channels furnished by the MUART can also be used for event counting. Additionally, four of the channels can be cascaded into two 16-bit counter/timers if desired. The clock source for these circuits comes from the 5.0688 MHz oscillator used with the 2651 USART.

The SBC 86/87 supplies two cascaded eight-level Priority Interrupt Controllers (PICs) to resolve all onboard and bus master interrupts. An Intel 8259A acts as the master PIC. The second PIC is provided by the 8256 MUART.

Table 1 shows the PIC assignments as well as the Non-Maskable Interrupt (NMI) assignment.

	8259A PIC
Number	Usage
NMI	Memory Parity Error
0	MUART
1	USART Transmit Buffer Empty
2	USART Receive Data Available
3	Tx INT from master
4	Rx INT from master
5	Aux. INT from master
6	8087 NPX
7	EXPANSION BUS
	8256 MUART
Number	8256 MUART Usage
Number 0	8256 MUART Usage Timer 1
Number 0 1	8256 MUART <u>Usage</u> Timer 1 Timer 2 or Port 1 P17 Interrupt
<u>Number</u> 0 1 2	8256 MUART <u>Usage</u> Timer 1 Timer 2 or Port 1 P17 Interrupt External Interrupt (EXTINT)
<u>Number</u> 0 1 2 3	8256 MUART Usage Timer 1 Timer 2 or Port 1 P17 Interrupt External Interrupt (EXTINT) Timer 3 or Timers 3 & 5
<u>Number</u> 0 1 2 3 4	8256 MUART Usage Timer 1 Timer 2 or Port 1 P17 Interrupt External Interrupt (EXTINT) Timer 3 or Timers 3 & 5 Receiver Interrupt
<u>Number</u> 0 1 2 3 4 5	8256 MUART Usage Timer 1 Timer 2 or Port 1 P17 Interrupt External Interrupt (EXTINT) Timer 3 or Timers 3 & 5 Receiver Interrupt Transmitter Interrupt
<u>Number</u> 0 1 2 3 4 5 6	8256 MUART <u>Usage</u> Timer 1 Timer 2 or Port 1 P17 Interrupt External Interrupt (EXTINT) Timer 3 or Timers 3 & 5 Receiver Interrupt Transmitter Interrupt Timer 4 or Timers 2 & 4

Table 1. PIC and NMI assignments.

S-100 FIFO INTERFACE

THE 2651 USART

The 2651 combines, in a single 28-pin DIP package, the necessary features for a serial interface with a programmable baud rate generator. This allows the designer to conserve valuable board real estate for other functions. The baud rates are derived from an external clock oscillator, and their operation is independent of the MUART serial port. The 2651 serial interface provides full modem control signals. These signals support hardware handshaking protocols of peripheral devices that require them.

36

All information other than protocol control signals, exchanged between the S-100 bus master and the SBC 86/87, occurs via the dual FIFO memory circuit on board the slave. One FIFO buffer is dedicated to receiving data from the S-100 master. The other is dedicated to sending data to the master. The SBC 86/87 cannot function as the bus master of a system. Therefore, it depends on a master processor to manage all the system data transfers through these I/O mapped buffers.

This method of system communication combines the simplicity of mapping the slaves as ports in the master I/O space with the high performance of using DMA block data transfers between the master memory and the slave FIFO buffer. Unlike a memory-mapped DMA system, where the slave's RAM is mapped into the master's memory space, the slave CPU does not have to be idle during the transfer. While the data transfers are taking place between the master processor and the FIFO, the slave processor is free to perform normal operations. Also, no complicated memory management capability is required of the bus master.

Asynchronous communication is inherent in the design of this type of system. The master processor and any SBC 86/87 slaves in the system operate independently of each other. In fact, the master processor and the slaves can be running at altogether different clock speeds.

MASTER/SLAVE COMMUNICATIONS

The SBC 86/87 appears as a cluster of four I/O ports to the bus master. By accessing these ports, the master can control data transfers between itself and the slave. Each SBC 86/87 has option jumpers that allow it to be addressed on any four-port boundary within the first 256 I/O locations. Table 2 illustrates how each port is used.

STATUS REGISTER

The status register contains three flags that can be set by the slave and read or cleared (by sending interrupts) by the master. This register is normally polled by the master during network communications over the S-100 bus. The diagram in Figure 1 illustrates how the status register is defined.

INTERRUPTS

The bus master can cause three different interrupts to the slave: the Rx INT, the Tx INT, and the Aux INT. Anytime one of these interrupts is sent to the slave by accessing the appropriate I/O port, the associated

flag in the status register is cleared.

The Rx INT is used to indicate to the slave that the master has written data to the slave RxFIFO. The Tx INT is used to indicate that the master has read data from the slave TxFIFO. The Aux INT and Aux flag, in the status register, are free for programmer defined functions. The most common usage is for a "slave running" check: the master sends an Aux INT to the slave, and the slave responds by setting the Aux flag in the status register.

RESET

Two levels of reset are available on the SBC 86/87. The first is a system reset; all boards (and therefore all users) in the system are reset simultaneously by activating the RESET* signal (pin 75) on the S-100 bus. The second type of reset is a software reset; the master issues an I/O command to individually reset one user. This allows the master CPU to "wake up" a user that doesn't respond to an inquiry.

SOFTWARE

At the present time, Teletek provides software support for the SBC 86/87 under the TurboDOS operating system. TurboDOS allows a system integrator to assemble a powerful multiuser/multiprocessing system based on Teletek's master, slave, and harddisk/tape controller boards. The standard TurboDOS implementation of the SBC 86/87 is CP/M-86 compatible. An MS-DOS 1.0 emulator is furnished at no extra cost.

For other applications, Teletek can provide examples of the existing software to aid in the development of new drivers.

port0	input output	=	read from slave status register send Tx INT to slave, reset TxRDY flag to master
port1	input	=	read data from slave TxFIFO
	output	=	write data to slave RXFIFO
port2	input	=	send Aux INT to slave, reset Aux flag to master
	output	=	reset slave RxFIFO address counters
port3	input	=	reset the slave
	output	=	send Rx INT to slave, reset RxRDY flag to master





Figure 1. Slave to Master Status Register Bits.

ment board review

THE THUNDER 186 SINGLE BOARD COMPUTER

f you are looking for a powerful yet economical system, consider the Thunder-186 single board computer by Lomas Data Products. The board features the powerful 8-MHz 80186, 256K of Dynamic RAM, two serial ports, and one parallel port. It will control both 8- and 5¼-inch floppy disk drives. The Thunder-186 is available for less than \$1000. With it, a full system with two floppy drives and terminal can be built for less than \$2000.

PROCESSOR FEATURES

Many of the features of the Thunder-186 are actually functions of the 80186 chip. Foremost, the processor is object code compatible with the 8086/ 8088, allowing it to run most popular software packages. In addition, the 80186 provides several new instructions, most notably those for block I/O, pushall and popall registers, and some immediate arithmetic.

The real benefit of the 80186 is its inclusion on board of several functions normally requiring peripheral chips. This allows the designer to package more capabilities on a single S-100 board. In the Thunder-186, some of the extra capabilities are an interrupt controller, two DMA controllers, and three timer/counter functions. One of the DMA controllers is used as the floppy disk controller. Two of the timers are used by the serial ports to set the baud rates, and the other is used as the real-time clock by the supplied CCP/M operating system.

Another significant advantage of the 80186 over the 8086 is its hardware computation of the complex Intel addressing scheme, which increases speed by about 20%.

Unfortunately, the external inputs to the timer/counter circuit are excluded from the board. These were left out probably because, in the principal operating mode, the timers are not available (they are tied to the serial ports and the real-time clock).

SUPPORT FEATURES

The support hardware on the board provides several useful features. Two serial ports are controlled by two 8251A USARTs. One serial port is used by the system as a terminal.

Brian Smithgall

There is also a parallel channel controlled by a 8255A. The output is used as a printer port. The input is used by the monitor at boot time to read the setup switches, and thus it is not generally available.

The board supports any combination of two 8- and/or 5¼-inch floppy disk drives. This gives a great deal of flexibility in using existing equipment.

Dynamic memory is used with no wait states at either 128K or 256K bytes. Up to 1M byte of additional memory may be added.

The more sophisticated user may wish to alter the boot EPROMs. These may be enlarged to a whopping 64K if necessary.

The Thunder-186 conforms to the IEEE-696 standard with pins 65 and 66 additionally defined as external DMA requests. Hence, boards added to the system should not use these pins for their own functions. Added boards should also provide a full 20-bit address and 16-bit port decodes, or conflicts might arise in the system. For example, if a graphics board used port 28h but only decoded the lower 8 bits, a conflict would arise with the 80186 port FF28h which masks the interrupt sources.





Thunder-186 switch and jumper settings to use with 9600-baud terminal, 8" drives, auto boot, 8K of EPROM, and no slave boards. Red rectangles indicate installed shunts. Red dots indicate positions of microswitches.

SUBSCRIBE



(Canada, Mexico, and England please add \$3.00 per year. Other countries please add \$6.00. All payments must be in U.S. currency.)

NAME

ADDRESS

PLEASE MAIL TO: S-100 JOURNAL, PO Box 12881, Raleigh, NC 27605

S-100 JOURNAL, VOL. 1 NO. 2

The S-100 phantom line is asserted during memory accesses within the Thunder-186 board. This may be important to users with additional boards.

SETUP

Configuring the Thunder-186 is very simple. The principal options are chosen by means of a 4-slide DIP switch. Two switches select one of four baud rates for the terminal. Another switch determines if boot is to be done from 8- or 5¼-inch floppies. The remaining switch allows the user to not boot, but rather to run an onboard program called the monitor. This monitor provides several simple and useful commands. They are discussed below in the monitor section.

Jumper JP1 allows advanced users to install their own boot sequence with up to 64K of EPROMs (2xAMD 27256). Normally this is left as set at the factory.

Jumper JP2 sets the floppy disk drive write precompensation to 125 or 250 nanoseconds. See your disk drive manual to determine the setting for your drives.

Jumper JP3 is for users with slave processors on the same S-100 bus. It provides reset to slaves on master reset.

The interrupt jumpers (JP5) allow the user to connect the eight S-100 interrupt vectors to any of the four 80186 primary interrupt vectors. It may be necessary to alter these to match the requirements of additional boards.

A terminal with normal handshaking is required to boot the system. The floppy drives need not be hooked up to use the monitor (a nice feature). The board should be used with a terminated S-100 motherboard. This is very important if other boards are to be used in the bus. If your bus is not terminated, purchase a small terminator card from someone like Viasyn.

OPERATING SYSTEM

The operating system supplied with the board is the popular Concurrent CP/M-86. It allows multiusers and multitasking. Thus, multiple jobs may be run from the same board by timeslice task swapping. In the "single user/multitasking" environment, a special code, called the lead-in character, is typed to switch virtual terminals. The lead-in character for switching terminals may affect other software (such as my editor), but the manual gives instructions for changing it.

A parallel printer can be connected to one of the headers. Beware that this printer header is displaced one row- so pin one of the header cable needs to be connected to pin three of the connector. Alternatively, the second serial port may be used for the printer. This is done by running a command file after boot or reassembling the operating system.

A routine to do a track-for-track disk copy is not available among the

operating system functions. A fairly simple alternative technique is used to copy the system tracks using the monitor.

MONITOR

The monitor is a program burned in EPROM which is available at boot time (by setting a DIP switch). It first performs some self-tests (another nice feature) and board setup, and then allows the user to perform simple board level operations. These include hex arithmetic, port I/O, raw disk I/O, examining and changing memory, and running and tracing programs. The monitor is powerful and simple to use. A list of the monitor commands is given in Table 1. Unfortunately, the self-tests at boot clear

e D		
11		MONITOR COMMANDS:
k 5	B:	BOOT SYSTEM FROM FLOPPY DISK
k	C:	CONVERT DECIMAL TO HEX
y	D:	DUMP MEMORY SECTION (HEX AND ASCII)
e lt	E:	ENTER DATA INTO MEMORY MANUALLY
r	F:	FILL SECTION OF MEMORY WITH VALUE
м 0	G:	GO. LOAD REGISTERS, SEGMENTS, IP AND START EXECUTION
r lt	H:	HEX ARITHMETIC (+, -,*,/)
0	1:	INPUT FROM I/O PORT
	L	LOAD DISK SECTORS TO MEMORY
1. 1.	M:	MOVE MEMORY SECTION
a).	0:	OUTPUT DATA TO I/O PORT
s	R:	DISPLAY REGISTERS, SEGMENTS, AND FLAGS. (SEE GO)
o it	S:	SEARCH MEMORY SECTION FOR DATA STRING
l-	T:	TRACE INSTRUCTION CYCLES. (SINGLE STEP CAPABILITY)
	V:	VERIFY MEMORY SECTION WORKS
	W:	WRITE MEMORY TO DISK SECTORS
h l		

Table 1. Monitor commands of the Thunder-186. In addition, the on-board monitor sets up peripherals, automatically sizes memory, and performs memory tests.



S-100 Journal Vol. 1 No. 1 Available

A limited number of the first issue is still available for \$4.90 per copy (we pay postage). To get your copy send this ad (or a note with your name and address) to Back Issues, S-100 Journal, P.O. Box 12881, Raleigh, NC 27605. Prepayment is required to process your order.

NAME_____ ADDRESS __

NOTE: Several subscriptions that arrived during this Fall asked that we start with the first issue. To retroactivate a subscription we would have to incur additional expenses that the low subscription price does not cover. So please use this form instead. Thank you for your cooperation. memory, so software bugs that jam the system are not easily traced.

DOCUMENTATION

The Thunder-186 suffers from a malady common to many products these days — a lack of good documentation. The manual leaves out some fairly major things, like the function of certain jumpers and the printer cable trick. In defense, however, the company has always been very responsive to questions and helpful in solving specific problems.

CONCLUSIONS

The Thunder-186 is an excellent computer that offers the flexibility of the S-100 bus. That makes it a great choice for both the casual programmer and the sophisticated OEM. The Thunder more than lives up to its claims, and it offers a good deal more versatility than many other boards on the market.

The board is available at a discount from Integrated Microsystems, as well as from other dealers. The unit may also be purchased as part of a system with chassis, floppy drives, etc. Options include a hard disk drive, and more memory.

ADDRESSES

Lomas Data Products 182 Cedar Hill Street Marlboro, MA 01752 (617) 460-0333

Integrated Microsystems PO Box 2415 Del Mar, CA 92014 (619) 481-6530

Viasyn Corporation 3506 Breakwater Court Hayward, CA 94545 (800) VIASYN1 (outside CA) (800) VIASYN2 (within CA)

IF YOU ARE AN S100 BUS DEVELOPER or SERIOUS USER then let's be frank ...

CANCERCE CANCERCE CANCERCE CANCERCE CANCERCE CANCERCE

There is a wealth of fine S100 processor and support boards,

but WHERE 'S THE BEEF ???

Up until now you had to develop custom Hardware and Software to complete even simple applications.

A NEW DAY HAS COME TO \$100 ...

CSD is making available a complete line of Realtime Intelligent Products to speed up your job. These products are Preconfigured to plug into your BUS and work. When needed, there are simple Host commands to reconfigure the board and save the new state.

Write or call for details on feature packed 80186 based products for these realtime applications.

COMMUNICATION

FAULT TOLERANT PROCSSORS

DATA ACQUISITION

AUTOMATED TEST

ARRAY PROCESSING

IMAGE/GRAPHIC PROCESSOR

Source or Custom Software available to our OEM accounts

other fine S100 products at the ABSOLUTE BEST PRICES COMPUPRO - MACROTECH - ADVANCED DIGITAL

ICD - TELETEK - IMS - LOMAS - EARTH

FULLY INTERGRATED SYSTEMS AVAILABLE CORPORATE LEASING VISA / MC / AMEX

COMPUTER SYSTEM DESIGN, LTD

STONY BROOK TECHNOLOGY CENTER PO BOX 2131 SETAUKET, NY 11733

Mon Thru Fri 10AM-6PM and Sat 10AM-2PM E.S.T. 516 - 689 - 3100



This department will be an interactive medium for readers. Everyone is invited to send questions, answers to previous questions, or other comments for publication. Your questions and comments may range from technical to philosophical. Whenever a discussion on a topic starts up, we'll try to keep it going for several issues. Here's a few suggestions to get you started: The future of S-100 computing ... 32 bits on the S-100 bus ... Software trends ... or just plain old technical questions about any S-100 topic.

Send your (typed/printed) letters to Reader I/O, S-100 Journal, P.O. Box 12881, Raleigh, NC 27605.

THE S-100 SOFTWARE GUIDE

The S-100 SOFTWARE GUIDE that was announced in the first issue of S-100 Journal is not being published this year (1985). We plan to publish it next November (1986).

THE GUIDE is a software advertising medium for publishers of software for S-100 systems. For more information please contact *THE GUIDE*, c/o S-100 Journal, PO Box 12881, Raleigh, NC 27605.

ARTICLES ON SPECIAL APPLICATIONS

S-100 Journal is seeking articles that describe in detail how S-100 systems are being used. We especially need articles that demonstrate the outstanding power of modern S-100 systems and how that power is being applied to perform actual tasks in industry, academia, research, business, etc.

To learn more about writing for S-100 Journal, please request our Author's Guidelines. Or call Jay Vilhena at 919-839-0115 if you would like to discuss potential articles that you are interested in submitting.

FOR SALE

TELETEK SYSTEMASTER S-100 SBC w/ CP/M-2.2, \$395; ParaGraphic SuperGraphics board and terminal, software, to 512x576, \$295; Sequential Circuits M206 Musicboard (MAX), 6-note polyphonic, 80 voices, non-S100, serial interface, \$195; California Digital 256K-1M memory, \$150; VT100 83-key keyboard, \$150; 80-trk drives, \$50. Buckley, Riverview, Durham NH 03824. (603) 868-5006.

FOR SALE

CompuPro 85/88 CPU board plus the following software with manuals.

CP/M-80: BASCOM, V-edit, dBase II 2.4, Turbo Pascal. CP/M-86: Pascal MT+86 3.1, Supercalc, V-edit. Upgrading to MC68000 system. Neil Swenson (Atlanta). (404) 255-8007.

FOR SALE

RGB Video-512 Color Graphics S-100 board by I/O Technology. Uses NEC 7220 graphics chip. With cable; software C, Pascal; extra 7220 chip. Works fine. Cost \$1040, asking \$700 or best offer. John Roberts (404) 449-7776. This department is for publishing non-commercial small advertisements. There is no charge to place an ad. Readers may take advantage of this service to sell or buy used hardware, trade personal programs, etc. Messages must be kept short. Send ads to S-100 Journal, BITS, PO Box 12881, Raleigh, NC 27605.





The S-100 Directory will appear in the back pages of every issue of S-100 Journal. All services and products being offered through the directory must be related to S-100 systems. Messages must be 50 words or less.

To list your business in the directory, send \$80 for one year or \$140 for two years, along with your entry, to S-100 Directory, c/o S-100 Journal, P.O. Box 12881, Raleigh, NC 27605.

Users Groups and Bulletin Boards, not identified with any nonS-100 system, are also welcome for listing in the directory. There is no charge for listing nonprofit Groups or Boards.

MENTZER COMPUTER SYSTEMS 1441 Rollins Rd., Burlingame, CA 94010 (415) 340-9363

CompuPro Full Service System Center. Custom S-100 systems, CAD Systems.

MICRO POWER UNLIMITED 1716 Erring Rd. #102, Simi Valley, CA 93065

(805) 584-6789

Authorized CompuPro System Center. We provide on-site service and maintenance, custom software design, multi-user system integration, user training and more.

ARIZONA

(602) 991-7870 S-100 14455 N. 79th. St., Scottsdale, AZ 85260

S-100 stocks most popular brands of S-100 boards, peripheral devices and software. We offer excellent pricing on all items especially drive subsystems.

CALIFORNIA

COCHLIN COMPUTER SYSTEMS INC. (415) 495-5999 330 Townsend St. #107, San Francisco, CA 94107 303 Potrero St. #29-104, Santa Cruz, CA 95060

Authorized CompuPro System Center. We provide on-site service and maintenance, custom software design, multi-user system integration, user training and more.

DATABANK

(805) 962-8489 228A West Carrillo, Santa Barbara, CA 93101

SMD 8" Disk Subsystems - 84 - 168 - 300 MBytes with S-100 Controller. Mag Tape - 9 Track Tape. Boards from CompuPro, Macrotech, Dual Systems - all S-100.

PRO*ACCESS

P.O. Box 747, Mountain View, CA 94042

(415) 969-4969

If you don't find the File*works File Processor program the most powerful file backup and manipulation program you have ever used, return it within 30 days for your money back. For CP/M 2.2 or later, including CompuPro 8/16 series. \$149. Please specify format.

FLORIDA

JURIS SCRIVENER, INC. (305) 920-7772 2019 B Hollywood Blvd., Hollywood, FL 33020

System Integrator and Vendor. S-100 Granturbo Computers running TURBODOS 8 and 16 bit, will also run CP/M and MS-DOS. Systems for 4 users and up. FMS 80 Data Base Management Software for S-100 computers. Primage printers.

ILLINOIS

SMALL BUSINESS SYSTEMS, INC. (312) 579-3311 1016 E. 31st St., LaGrange Park, IL 60525

CompuPro multi-user systems, networking, peripherals, software. Fast, reliable, and versatile systems for any business computer needs.
states s-100 directory

MARYLAND

MICRO COMPUTER COMPANY, INC. (301) 942-5442 101 Wheaton Plaza North, Wheaton, MD 20902

We offer a wide selection in Syntech Data International and CompuPro S100 Bus products.

PENNSYLVANIA

FOREFRONT TECHNOLOGY CORPORATION (215) 386-1500 3508 Market Street, 2nd Floor, Philadelphia, PA 19104

CompuPro (Viasyn) System Center Plus! Software emphasized to take full advantage of hardware capabilities.

FRASER BUSINESS EQUIPMENT 523 Franklin Street, Reading, PA 19603 (215) 378-0101

MICHIGAN

WALDORF ASSOCIATES, LTD. (313) 996-0646 4477 Jackson Road, Ann Arbor, MI 48103

CompuPro Full Service Center specializing in UNIX on S-100 Buss and special configurations for both R&D shops and Universities.

MONTANA

HARRIS-LARSEN & ASSOC. (406) 721-7070 211 North Higgins, Missoula, MT 59801

CompuPro Full Service System Center. System Integrators. S100 Consultants.

NEW YORK

RENARD SYSTEMS INC. 4248 Ridge Lea Road, Amherst, NY 14226 Service offices in NYC and Rochester (716) 833-4758

Full Service CompuPro System Center specializing in word processing automation, AutoCad on S-100, laser printers, very large hard disk drives, and tape backup. Service contracts to entire North East (out of NYC). National distributors for a variety of system enhancing software products, including PrintMan, Phantom Printer, Smart-Op and Speed-Op by Data Base Administrators.

AUSTRALIA

BJ ELECTRONIC SYSTEMS 11 Wood St., Mackay 4740, Australia (079) 513064 TELEX AA 46044

Fully integrated Fleet Management System with fuel, maintenance, driver, workshop, spare parts control and debtors, creditors, stock control. Payroll system.

CANADA

M.A.E. MICROSYSTEMS, INC. (514) 341-1210 8255 Mountain Sights, #175, Montreal, Canada H4P 2B5

S-100 Integrator for Custom Applications. Turbodos Applications 8/16 Bits. Sweda Cash Register interfacing and more.

GERMANY

CO-SY, COMPUTER UND SYSTEME (2173) 52071 or 72 Krischerstr. 70, d-4019 Monheim, West-Germany

We are looking for cooperation with Software manufacturersauthors to adapt and translate Software into German. We specialize in UNIX and C language, MS-DOS and C, and C-Basic.



S-100 JOURNAL, VOL. 1 NO. 2



S-100 Journal accepts articles on a variety of S-100 and S-100related topics. Typical articles can range from reviews to integration of systems, or to special applications. Articles can be about hardware or about software, but articles about software should still relate to S-100 systems.

To learn more about writing for S-100 Journal, please write to Jay Vilhena, S-100 Journal, PO Box 12881, Raleigh, NC 27605, and request our Author's Guidelines.

leleteknolog One Success After Another.

T

SS 8335

ELECTRONIC

EFFFFFF

Systemaster II (128K, 6/8 MHz)

Since 1968 Teletek has been a leader in the design and manufacture of single board computers, controllers, memory boards and interface boards.

Teletek offers five distinct single board computers (SBCs), each with its own unique features, to meet the varied needs of the system integrator. Based on the 8086 16-bit and Z80 8-bit microprocessors, Teletek's SBCs

will run at 4, 5, 6, or 8MHz and are available with up to 512K of onboard dynamic RAM. The SBC 86/87 also offers an optional 8087 math coprocessor for numeric intensive applications.

Teletek's Systemaster II provides two RS232C serial ports and two Centronics-compatible parallel ports or may be optionally configured to provide a SCSI interface or an IEEE-488 interface to support many laboratory testing and measuring instruments.

Teletek also offers a dual controller board, the HD/ CTC, which will control any two ST506-compatible hard disk drives and any QIC-02/QIC-24-compatible cartridge tape drive. This unique design saves hardware cost as well as space in the mainframe. Teletek's IEEE 696/S-100 boards run under the multi-user, multi-processing operating system TurboDOS by Software 2000, support-

ing up to 16 users and capable of running PC-DOS application programs. For single-user systems, Teletek is supported by the CP/M operating system.

In Europe: Kode Limited Station Road Calne, Wiltshire SN11 OJR England tel: 0249-81377 telex: 449335

HD/CT(

SBC-I

SBC-II

In Brazil: DANVIC S.A. R. Conselheiro Nebias, 1409 01203 São Paulo, Brazil tel: 221-6033 (PABX)

telex: 1123888 CICP BR Teletek provides a 30 day evaluation program to qualified customers. For more information, call our Sales Department at 916-920-4600 or write for our information package.

36/87



4600 Pell Drive Sacramento, CA 95638 916-920-4600

----ELELLER 56676666666 -----

© 1984 Teletek