# Z80-Assembly Language 

## Programming Manual

April 1980


## Z80-Assembly Language

## Programming Manual

April 1980
Copyright 1980 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

## TABLE OF CONTENTS

I. INTRODUCTION ..... 1
II. SPECIFICATION OF Z80 ASSEMBLY LANGUAGE
A. THE ASSEMBLY LANGUAGE ..... 2
B. OPERANDS ..... 4
C. RULES FOR WRITING ASSEMBLY STATEMENTS (SYNTAX) ..... 6
D. ASSEMBLY LANGUAGE CONVENTIONS ..... 7
E. ASSEMBLER COMMANDS ..... 13
III. MACROS ..... 15
IV. SUBROUTINES ..... 18
V. Z80 CPU FLAGS ..... 20
VI. Z80 INSTRUCTION SET ..... 24
INSTRUCTION INDEX ..... 275
APPENDIX:
A. ERROR MESSAGES ..... 280
B. INSTRUCTION SORT LISTING (ALPHABETICAL) ..... 284
C. INSTRUCTION SORT LISTING (NUMERICAL) ..... 290

## Z80 ASSEMBLY LANGUAGE PROGRAMMING MANUAL

## INTRODUCTION:

The assembly language provides a means for writing a program without having to be concerned with actual memory addresses or machine instruction formats. It allows the use of symbolic addresses to identify memory locations and mnemonic codes (opcodes and operands) to represent the instructions themselves. Labels (symbols) can be assigned to a particular instruction step in a source program to identify that step as an entry point for use in subsequent instructions. Operands following each instruction represent storage locations, registers, or constant values. The assembly language also includes assembler directives that supplement the machine instruction. A pseudo-op, for example, is a statement which is not translated into a machine instruction, but rather is interpreted as a directive that controls the assembly process.

A program written in assembly language is called a source program. It consists of symbolic commands called statements. Each statement is written on a single line and may consist of from one to four entries: A label field, an operation field, an operand field and a comment field. The source program is processed by the assembler to obtain a machine language program (object program) that can be executed directly by the $Z 80-C P U$.

Zilog provides several different assemblers which differ in the features offered. Both absolute and relocatable assemblers are available with the Development and Microcomputer Systems. The absolute assembler is contained in base level software operating in a 16 K memory space while the relocating assembler is part of the RIO environment operating in a 32 K memory space.
A. THE ASSEMBLY LANGUAGE

The assembly language of the Z 80 is designed to minimize the number of different opcodes corresponding to the set of basic machine operations and to provide for a consistent description of instruction operands. The nomenclature has been defined with special emphasis on memonic value and readability.

The movement of data is indicated primarily by a single opcode, LD for example, regardless of whether the movement is between different registers or between registers and memory locations.

The first operand of an $L D$ instruction is the destination of the operation, and the second operand is the source of the operation. For example:

> LD A,B
indicates that the contents of the second operand, register $B$, are to be transferred to the first operand, register A. Similarly,

LD C, 3FH
indicates that the constant 3 FH is to be loaded into the register C. In addition, enclosing an operand wholly in parentheses indicates a memory location addressed by the contents of the parentheses. For example,

LD HL, (1200)
indicates the contents of memory locations 1200 and 1201 are to be loaded into the 16 -bit register pair HL. Similarly,

LD ( $\mathrm{I}+6$ ), C
indicates the contents of the register $C$ are to be stored in the memory location addressed by the current value of the l6-bit index register IX plus 6.

The regular formation of assembly instructions minimizes the number of mnemonics and format rules that the user must learn and manipulate. Additionally, the resulting programs are easier to interpret which in turn reduces programming errors and improves the maintainability of the software.

## B. OPERANDS

Operands modify the opcodes and provide the information needed by the assembler to perform the designated operation.

Certain symbolic names are reserved as key words in the assembly language operand fields. They are:

1) The contents of 8 -bit registers are specified by the character corresponding to the register names. The register names are $A, B, C, D, E, H, L, I, R$.
2) The contents of 16 -bit double registers and register pairs consisting of two 8-bit registers are specified by the two characters corresponding to the register name or register pair. The names of double registers are $I X, I Y$ and $S P$. The names of registers pairs are $A F, B C, D E$ and HL.
3) The contents of the auxiliary register pairs consisting of two 8-bit registers are specified by the two characters corresponding to the register pair names followed by an apostrophe. The auxiliary register pair names are $A F^{\prime}, B C^{\prime}, D E^{\prime}$ and HL'. Only the pair AF' is actually allowed as an operand, and then only in the EX AF, $A F^{\prime}$ instruction.
4) The state of the four testable flags is specified as follows:
FLAG ON CONDITION OFF

CONDITION
Carry C NC
Zero $Z \quad N Z$
Sign $\quad M$ (minus) $P$ (plus)
Parity PE (even) PO (odd)

## OPERAND NOTATION

The following notation is used in the description of the assembly language:

1) $r$ specifies any one of the following registers: $A, B, C, D, E, H, L$.
2) (HL) specifies the contents of memory at the location addressed by the contents of the register pair HL.
3) $n$ specifies a one-byte expression in the range ( 0 to 255 ) nn specifies a two-byte expression in the range ( 0 to 65535).
4) d specifies a one-byte expression in the range (-128,127).
5) (nn) specifies the contents of memory at the location addressed by the two-byte expression nn.
6) b specifies an expression in the range $(0,7)$.
7) e specifies a one-byte expression in the range (-126, 129).
8) cc specifies the state of the Flags for conditional JR, JP, CALL and RET instructions.
9) qq specifies any one of the register pairs $B C, D E, H L$ or $A F$.
10) ss specifies any one of the following register pairs: BC,DE, HL, SP.
11) pp specifies any one of the following register pairs: $B C, D E, I X, S P$.
12) rrespecifies any one of the following register pairs: BC,DE,IY,SP.
13) s specifies any of $r, n,(H L),(I X+d),(I Y+d)$.
14) dd specifies any one of the following register pairs: BC, DE, HL, SP.
15) m specifies any of $r,(H L),(I X+d),(I Y+d)$.

## C. RULES FOR WRITING ASSEMBLY STATEMENTS (SYNTAX)

```
An assembly language program (source program)
consists of labels, opcodes, operands, comments and
pseudo-ops in a sequence which defines the user's
program.
There are 74 generic opcodes (such as LD), 25
operand key words (such as A), and 694 legitimate
combinations of opcodes and operands in the Z80
instruction set.
ASSEMBLER STATEMENT FORMAT:
```

Statements are always written in a particular
format. A typical Assembler statement is shown
below:

| LABEL | OPCODE | OPERANDS | COMMENT |
| :--- | :--- | :--- | :--- |
| LOOP: | LD | HL,VALUE | ;GET VALUE |

In this example, the label, LOOP, provides a means for assigning a specific name to the instruction LOAD (LD), and is used to address the statement in other statements. The operand field contains one or two entries separated by one or more commas, tabs or spaces. The comment field is used by the programmer to quickly identify the action defined by the statement. Comments must begin with a semicolon and labels must be terminated by a colon, unless the label starts in column No. 1 .

LABELS

A label is a symbol representing up to 16 bits of information and is used to specify an address or data. By using labels effectively, the user can write assembly language programs more rapidly and make fewer errors. If the programmer attempts to use a symbol that has been defined as greater than 8 bits for an 8 -bit data constant, the assembler will generate an error message.

A label is composed of a string of one or more characters, of which the first six must be unique. For example, the labels 'longname' and 'longnamealso' will be considered to be the same label. "The first characters must be alphabetic, or an uderbar (_), or a dollar sign (\$). Any following characters must be alphanumeric (A...Z or 0...9), or a question mark (?), a dollar sign (\$), or an underbar (_). Any other characters within a label will cause an error. A label can start in any column if immediately followed by a colon. It does not require a colon if started in column one.

The assembler maintains a location counter to provide addresses for the syrabols in the label field. When a syrabol is found in the label field, the assembler places the symbol and the corresponding location counter value in a symbol table.

The symbol table normally resides in RAM, but it will automatically overflow to disk, so there is no limit to the number of labels that $c$ an be processed.

## EXPRESSIONS

An expression is an operand entry consisting of either a single term (unary) or a combination of terms (binary). It contains a valid series of constants, variables and functions that can be connected by operation symbols. The Z80 Assembler will accept a wide range of expressions involving arithmetic and logical operations. The assembler will evaluate all expressions from left to right in the order indicated in the table below:

OPERATOR

```
+
-
.NOT. or \
.RES.
**
*
/
.IIOD.
.SHR.
.SHL.
+
-
. AND. or &
.OR. or }
.XOR.
.EQ. or =
.GT. or >
.LT. or <
.UGT.
.ULT.
```

FUNCTION
PRIORITY
UIVARY PLUS 1
UIJARY IIINUS I
LOGICAL NOT I
RESULi 1
EXPONEHTIATION 2
HULTIPLICATIOH 3
DIVISION 3
HODULO 3
LOGICAL SHIFT RIGHT 3
LOGICAL SHIFT LEET 3
ADDITION 4
SUBTRACTION 4
LOGICAL AND 5
LOGICAL OR 6
LOGICAL XOR 6
EQUALS 7
GREATER THAN 7
LESS THAN 7
UNS.IGNED GREATER THAN 7
UNSIGNED LESS THAN 7

Parenthesis can be used to ensure correct expression evaluation. Note, however, that enclosing an expression wholly in parenthesis indicates a memory address.

Delimiters such as spaces or commas are not allowed within an expression since they serve to separate the expression from other portions of the statement.

16-bit integer arithmetic is used throughout.
Note that the negative of an expression can be formed by a preceding minus sign -. For example:

LD HL, -0EA9H.
The five comparison operators (.EQ., .GT., .LT., .UGT. and.ULT.) will evaluate to a logical True (all ones) if the comparison is true logical false (zero) otherwise. The operators .GT. and .LT. deal with signed numbers whereas .UGT. and .ULT. assume unsigned arguments.

The Result operator (. RES.) causes overflow to be
suppressed during evaluation of its argument, thus overflow is not flagged with an error message.

For example:
LD $B C, 7 F F F H+1$ would cause an error message, whereas LD BC, .RES. (7FFFl+1) would not.

The lodulo operator (.MOD.) is defined as:

```
X.MOD.Y. = X-Y*(X/Y) where the division (X/Y)
is integer division.
```

The Shift operator (.SHR., .SHL.) shifts the first argument right or left by the number of positions given in the second argument. Zeros are shifted into the high-order or low-order bits, respectively.

In specifying relative addressing with either the JR (Jump Relative) or DJNZ (Decrement and Jump if Not Zero) instructions, the Assembler automatically subtracts the value of the next instruction's reference counter from the value given in the operand field to form the relative address for the jump instruction. For example:

JR C, LOOP
will jump relative to the instruction labeled LOOP if the Carry flag is set. The linits on the range of a relative address is 128 bytes in either direction from the reference counter of the next instruction. An error message will be generated if this range is exceeded.

The symbol $\$$ is used to represent the value of the reference counter of the current instruction, and can be used in general expressions. An expression which evaluates to a displacement in the range $\langle-126,+129\rangle$ can be added to the reference counter to form a relative address. For example:

$$
\mathrm{JR} \quad \mathrm{C}, \$+5
$$

will jump relative to the instruction which is 5 bytes beyond the current instruction.

## PSEUDO-OPS (ASSEMBLER DIRECTIVES)

There are several pseudo-ops which the various Zilog assemblers will recognize. These assembler directives, although written much like processor instructions, are commands to the assembler instead of to the processor. They direct the assembler to perform specific tasks during the assembly process but have no meaning to the 280 processor. These assembler pseudo-ops are:

| ORG nn | Sets address reference counter to the value nn. |
| :---: | :---: |
| EQU n n | Sets value of a label to $n$ in the program: can occur only once for any label. |
| DEFL n n | Sets value of a label to nn and can be repeated in the program with different values for the same label. |
| END | Signifies the end of the source program so that any following statement will be ignored. If there is no end statement, then the end-of-file mark in the last source file will designate the end of the source program. |
| DEFT | Generates a sequence of bytes in the object code that represents the 7 -bit ASCII code for each character in the string. |
| EXTERNAL | Used to declare that each of its operands are symbols defined in some other module but referenced in this module. |
| GLOBAL | Used to declare that each of its operands are symbols defined in the module, and the name and value are made available to other modules which contain an EXTERNAL declaration for that name. |
| DEFB $n$ | Defines the contents of a byte at the current reference counter to be n. |


| DEFB | 's' | Defines the content of one byte of memory to be the ASCII <br> representation of character s. |
| :---: | :---: | :---: |
| DEFW | n n | Defines the contents of a twobyte word to be nn. The least significant byte is located at the current reference counter while the most significant byte is located at the reference counter plus one. |
| DEFS | n n | Reserves nn bytes of memory <br> starting at the current value of the reference counter. |
| DEFII | ${ }^{\prime} 5^{\prime}$ | Defines the content of $n$ bytes of nemory to be the ASCII <br> representation of string $s$, where $n$ is the length of $s$ and must be in the range $0<=n<=63$. |
| IIACRO |  | \#Po \#Pl...\#Pn Declares the label to be a macro name with formal parameters Po through Pn. <br> Subsequent staterents define the body of the macro. |
| ENDIM |  | llarks the end of a macro definition. |

Pseudo-ops are assembled exactly like executable instructions, and may be preceded by a label and followed by a comment. (The label is required for EQU, DEFL and HACR pseudo-ops.) In the above pseudo-op definitions, the reference counter corresponds to the program counter and is used to assign and calculate machine-language addresses for the object file.

## CONDITIONAL PSEUDO-OPS

Conditional pseudo-ops provide the programmer with the capability to conditionally include or not include portions of his source code in the assembly process. Conditional pseudo-ops are:

COND nn Evaluates expression $n n$. If the expression is true (non-zero), the COND pseudo-op is ignored. If the expression is false (zero), the

|  | assembly of subsequent statements <br> is disabled. COND pseudo-ops <br> cannot be nested. |
| :--- | :--- |
| ENDC $\quad$Re-enables assembly of subsequent <br> statements. |  |

## DELIHITERS

A delimiter is used to specify the bounds of a certain related group of characters in a source program. The delimiters recognized by the assembler are commas or spaces. A delimiter cannot occur within an expression.

## COMMENTS

Comments are not a functional part of an assembly program, but instead are used for program documentation to add clarity, and to facilitate software maintenance. A comment is defined as any string following a semicolon in a line, and is ignored by the assembler. Comments can begin in any column.

I/O BUFFERS
The $Z 80$ Assembler uses a buffered I/O technique for handling the assembly language source file, listing file, object file and temporary files. The assembler automatically determines the available work space and allocates the buffer sizes accordingly. Hence there are no constraints on the size of the assembly language source file that can be assembled.

## UPPER/LOWER CASE

The assembler processes source text which contains both upper and lower case alphabetic characters in the following manner. All opcodes and keywords, such as register names or condition codes, must be either all capitals or all lower case. Label names may consist of any permutation of upper and lower case, however, two names which differ in case will be treated as two different names. Thus, LABEL, label and LaBel will be considered as three
different names. Notice that one could use a mixture of case to allow definition of labels or macros which look similar to opcodes, such as Push or LdiR, without redefining the meaning of the opcode. All assembler commands, such as *List or * Include (see below) can be in either upper or lower case, as can arithmetic operators such as NOT., AND. or .EQ., and numbers can be any mixture of case, such as Offffh, OAbCdH or 011001 b .

## NUMBER BASES

The Assembler will accept numbers in several different bases: binary, octal, decimal and hexadecimal. Numbers must always start with a digit (leading zeros are sufficient), and may be followed immediately by a single letter which significs the basc of the number ('B' for binary, ' 0 ' or ' $Q$ ' for octal, ' $D$ ' for decimal and ' $H$ ' for hexadecimal). If no base is specified decimal is assumed. For example, the same number is represented in each of the four bases:

$$
1011100 \mathrm{~B}, \quad 134 \mathrm{Q}, \quad 1340,92,92 \mathrm{D}, 05 \mathrm{CH}
$$

## E. $\triangle$ SSEMBLER COMMANDS

The Z80 Assembler recognizes several commands to modify the listing format. An assembler command is a line of the source file beginning with an $*$ in column one. The character in column two identifies the type of command. Arguments, if any, are separated from the command by any number of blanks or commas. The following commands are recognized by the assembler:

| *Eject |  | Causes the listing to advance to a new page starting with this line. |
| :---: | :---: | :---: |
| * Heading | $s$ | Causes string $s$ to be taken as a heading to be printed at the top of each new page. Strings s may be any string of zero to 28 characters, not containing leading blanks. This command does an automatic Eject. |
| *List OFF |  | Causes listing and printing to be suspended, starting with this line. |


| *List ON | Causes listing and printing to resume, starting with this line. |
| :---: | :---: |
| * Haclist OFF | Causes listing and printing of macro expansions to be suspended, starting vith this line. |
| *laclist Oll | Causes listing and printing of macro expansions to resume, starting with this line. |
| * Include filenarne | Causes the source file filename to be included in the source strean following the conmand statement. |

The expected use of *Include is for files of macro definitions, lists of EQUates, or commonly used subroutines, although it can be used anywhere in a program that the other commands would be legal. The filename must follow the normal convention for specifying filenames, and furthermore only file types ' $F^{\prime}$ through ' $T$ ' are allowed. The default type is 'S'. The included file may also contain a * Include command, up to a nested level of four.
*Include will alvays try to shoe-horn the file in inside a macro definition, and although the *Include statement will appear in a macro expansion, the file will not be included again at the point of expansion. *Include works in the expected manner in conjunction with conditional assembly.

For example:
COND exp
*Include FILE 1
ENDC
; FILE1 is included only if the value of exp is non-zero.
*PAGESIZE $N \quad$ Sets length of listing pages
to $N$ lines, where
$N=0, \ldots, 58$ and
$\mathrm{N}=0$ Indicates no auto linefeed

## III. MACROS

Macros provide a means for the user to define his own opcodes, or to redefine existing opcodes. A macro defines a body of text which will be automatically inserted in the source strearn at each occurrence of a macro call. In addition, parameters provide a capability for making limited changes in the macro at each call.

If a macro is used to redefine an existing opcode, a warning message is generated to indicate that future use of that opcode will always be processed as a macro call. If a program uses macros, then the asembly option $M$ must be specified.

## MACRO DEFINITION

The body of text to be used as a macro is given in the macro definition. Each definition begins with a MACRO statement and end with an ENDM statement. The general forms are:

```
<name> MACRO [#<PO>,#<Pl>, ...,#<Pn>]
```

[<label>] ENDM
The label <name> is required, and must obey all the usual rules for forming labels. The quantity in brackets is an optional set of parameters.

There can be any number of parameters, each starting with the syobol $\#$. The rest of the parameter name can be any string not containing a delimiter (blank, comma, semicolon) or the symbol \#. However, parameters will be scanned left to right for a match, so the user is cautioned not to use parameter names which are prefix substrings of later parameter names. Parameter names are not entered in the symbol table.

The label on an ENDM is optional, but if one is given it must obey all the usual rules for forming labels.

Each statement between the HACRO and ENDM statements is entered into a temporary macrofile. The only restriction on these statements is that they do not include another macro definition. (Nested definitions are not allowed.) They may
include macro calls. (Recursion is allowed.)

The statements of the macro body are not assembled at definition time, so they will not define labels, generate code, or cause errors. Exceptions are the assembler commands such as *List, which are executed wherever they occur. Within the macro body text, the formal parameter names may occur anywhere that an expansion-time substitution is desired. This includes comments and quoted
 first symbol of a parameter name.
lacros must be defined before they are called.

## MACRO CALLS AND MACRO EXPANSION

A macro is called by using its name as an opcode at any point after the definition. The general form is:

```
\(\left[\left\langle\text { label>] <name> ['<SO>', }\langle\mathrm{S} 1\rangle^{\prime}, \ldots . \mathrm{C}^{\prime} \mathrm{Sn}\right\rangle^{\prime}\right]\)
```

The <label> is optional, and <name> must be a previously defined macro. There may be any number of argument strings, <Sn>, separated by any number of blanks or commas. Commas do not serve as parameter place holders, only as string delimeters. If there are too few parameters, the missing ones are assumed to be null. If there are too many, the extras are ignored. The position of each string in the list corresponds with the position of the macro parameter name it is to replace. Thus, the third string in a macro call statement will be substituted for each occurrence of the third parameter name.

The strings may be of any length and may contain any characters. The outer level quotes around the string are generally optional, but are required if the string contains delimiters or the quote character itself. The quote character is represented by two successive quote marks at the inner level. The outer level quotes, if present, will not occur in the substitution. The null string, represented by two successive quote marks at the outer level, may be used in any paraneter position.

After processing the macro call statement, the assembler switches its input from the source file
to the macro file．Each statement of the macro body is scanned for occurrences of parameter names， and for each occurrence found，the corresponding string from the macro call statement is substituted．After substitution，the statenent is assembled normally．

## SYIIBOL GENERATOR

Every macro definition has an implicit parameter
 the macro body，but should not explicitly appear in the llACRO staterent．At expansion time，each occurrence of $⿰ ⿰ 三 丨 ⿰ 丨 三 一$ §Y in the definition is replaced by a string representing a 4－digit hexadecimal constant．

This string is constant over a given level of macro expansion，but increases by one for each nev macro
 unigue labels for different expansion of the same nacro．Otherwise，a macro containing a label would cause multiple definition errors if it were called more than once．

## LISTING FORIAAT

By default，each expanded statenent is listed with a blank STMT field．If the llaclist flag is turned off by the NOM option or＊M OFF，then only the macrocall is listed．

Subroutines are blocks of instructions that can be called during the execution of a sequence of instructions. Subroutines can be called from main programs or from other subroutines. A subroutine is entered by the CALL opcode as in:

CALL REWIND

Parameters such as those used by the macros are not used with subroutines. When a call instruction is encountered during execution of a program, the PC is changed to the first instruction of the subroutine. The subsequent address of the invoking program is pushed on the stack. Control will return to this point when the subroutine is finished. The processor continues to execute the subroutine until it encounters a RET (return) instruction. At this point the return address is popped off the stack into the $P C$, and the processor returns to the address of the instruction following the CALL, to continue execution from that point.

Subroutines of any size can be invoked from programs or other subroutines of any size, without restriction. Care must be taken when nesting subroutines (subroutines within subroutines) that pushes and pops remain balanced at each level. If the processor encounters a RET with an un-popped push on the stack, the PC will be set to a meaningless address rather than to the next instruction following the CALL.

Tradeoffs must be considered between:
a) using a block of code repetitively in line, and
b) calling the block repetitively as a subroutine.

Program size can usually be saved by using the subroutine. If the repetitive block contains $N$ bytes and it is repeated on $l l$ occasions in the program,
a) MxN bytes would be used in direct programming, while
b) $3 \|$ (for CALLS)

```
+N (for the block)
+ l (for the RET)
= 3M+N+1 bytes would be required if using a
subroutine.
```

For example, for a block of 20 bytes used 5 times, in-line programming would require 100 bytes while a subroutine would require 36 .

An added advantage of subroutines is that with careful naming, program structures become clearer, easier to read and easier to debug and maintain. Subroutines written for one purpose can be employed elsewhere in other programs requiring the same function.

Subroutines differ from Macros in several ways:
a) Subroutine code is assembled into an object program only once although it may be called many times. Macro code is assembled in line every place the macro is used.
b) Registers and pointers required by a subroutine must be set up before the CALL. No parameters are used and no argument string can be issued. Macros, through their use of parameters, can modify the settings of registers on each occurrence.

The flag register ( $F$ and $F^{\prime}$ ) supplies information to the user regarding the status of the 280 at any given time. The bit positions for each flag is shown below:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | X | H | X | $\mathrm{P} / \mathrm{V}$ | N | C |

## WHERE:

$$
\begin{aligned}
\mathrm{C} & =\text { CARRY FLAG } \\
\mathrm{N} & =\text { ADD/SUBTRACT FLAG } \\
\text { P/V } & =\text { PARITY/OVERFLOW FLAG } \\
H & =\text { HALF-CARRY FLAG } \\
Z & =\text { ZEROFLAG } \\
S & =\text { SIGN FLAG } \\
X & =\text { NOT USED }
\end{aligned}
$$

Each of the two $Z-80$ Flag Registers contains 6 bits of status information which are set or reset by CPU operations. (Bits 3 and 5 are not used.) Four of these bits are testable (C, $P / V, Z$ and $S$ ) for use with conditional jump, call or return instructions. T.wo flags are not testable ( $H, N$ ) and are used for BCD arithmetic.

## CARRY FLAG (C)

The carry bit is set or reset depending on the operation being performed. For 'ADD' instructions that generate a carry and 'SUBTRACT" instructions that generate a borrow, the Carry Flag will be set. The Carry Flag is reset by an $A D D$ that does not generate a carry and a 'SUBTRACT' that generates no borrow. This saved carry facilitates software routines for extended precision arithmetic. Also, the "DAA" instruction will set the Carry Flag if the conditions for making the decimal adjustment are met.

For instructions RLA, RRA, RLS and RRS, the carry bit is used as a link between the LSB and MSB for any register or memory location. During instructions RLCA, RLC s and SLA s, the carry contains the last value shifted out of bit 7 of any register or memory location. During
instructions RRCA, RRC s, SRA s and SRL s the carry contains the last value shifted out of bit 0 of any register or memory location.

For the logical instructions $A N D$ s, $O R$ and $X O R$ s, the carry will be reset.

The Carry Flag can also be set (SCF) and complemented (CCF).

## ADD/SUBTRACT FLAG (N)

This flag is used by the decimal adjust accumulator instruction (DAA) to distinguish between 'ADD' and 'SUBTRACT' instructions. For all 'ADD' instructions, N will be set to an 'O'. For all 'SUBTRACT' instructions, N will be set to a'1'.

## PARITY/OVERFLOW FLAG

This flag is set to a particular state depending on the operation being performed.

For arithmetic operations, this flag indicates an overflow condition when the result in the Accumulator is greater than the maximum possible number (+127) or is less than the minimum possible number (-128). This overflow condition can be determined by examining the sign bits of the operands.

For addition, operands with different signs will never cause overflow. When adding operands with like signs and the result has a different sign, the overflow flag is set. For example:

$$
\begin{aligned}
& +120=01111000 \\
& +105=01101001 \\
& +225=11100001
\end{aligned}
$$

The two numbers added together has resulted in a number that exceeds +127 and the two positive operands has resulted in a negative number (-95) which is incorrect. The overflow flag is therefore set.

For subtraction, overflow can occur for operands of unlike signs. Operands of like sign will never cause overflow. For example:

$$
\begin{array}{rrrl}
+127 & 0111 & 1111 & \text { MINUEND } \\
(-)-64 & 1100 & 0000 & \text { SUBTRAHEND } \\
\hline+191 & 1011 & 1111 & \text { DIFFERENCE }
\end{array}
$$

The minuend sign has changed from a positive to a negative, giving an incorrect difference. Overflow is therefore set.

Another method for predicting an overflow is to observe the carry into and out of the sign bit. If there is a carry in and no carry out, or if there is no carry in and a carry out, then overflow has occurred.

This flag is also used with logical operations and rotate instructions to indicate the parity of the result. The number of ' 1 ' bits in a byte are counted. If the total is odd, 'ODD' parity $(P=0)$ is flagged. If the total is even, 'EVEN' parity is flagged ( $\mathrm{P}=1$ ).

During search instructions (CPI, CPIR,CPD, CPDR) and block transfer instructions (LDI, LDIR, LDD,LDDR) the $P / V f 1 a g$ monitors the state of the byte count register (BC). When decrementing, the byte counter results in a zero value, the flag is reset to 0 , otherwise the flag is a Logic 1 .

During LD A, I and LD A,R instructions, the $P / V$ flag will be set with the contents of the interrupt enable flip-flop (IFF2) for storage or testing.

When inputting a byte from an $I / O$ device, $I N \quad r,(C)$, the flag will be adjusted to indicate the parity of the data.

THE HALF CARRY FLAG (H)

The Half Carry Flag (H) will be set or reset depending on the carry and borrow status between bits 3 and 4 of an 8-bit arithmetic operation. This flag is used by the decimal adjust accumulator instruction (DAA) to correct the result of a packed BCD add or subtract operation. The $H$ flag will be set (l) or reset (0) according to the following table:

| H | ADD | SUBTRACT |
| :--- | :--- | :--- |
| 1 | There is a carry from <br> Bit 3 to Bit 4 | There is <br> borrow from <br> bit 4 |
| 0 | There is no carry <br> from Bit 3 to Bit 4 | There is no <br> borrow from <br> Bit 4 |

## THE ZERO FLAG (Z)

The Zero Flag (Z) is set or reset if the result generated by the execution of certain instructions is a zero.

For 8-bit arithmetic and logical operations, the $Z$ flag will be set to a' ' if the resulting byte in the Accumulator is zero. If the byte is not zero, the $Z$ flag is reset to ' 0 '.

For compare (search) instructions, the $Z$ flag will be set to " 1 ' if a comparison is found between the value in the Accumulator and the memory location pointed to by the contents of the register pair HL.

When testing a bit in a register or memory location, the $Z$ flag will contain the complemented state of the indicated bit (see Bit b,s).

When inputting or outputting a byte between a memory location and an I/O device (INI;IND;OUTI and OUTD), if the result of $B-1$ is zero, the $Z$ flag is set, otherwise it is reset. Also for byte inputs from $I / O$ devices using $I N \quad r,(C)$, the $Z F l a g$ is set to indicate a zero byte input.

## THE SIGN FLAG (S)

The Sign Flag (S) stores the state of the most significant bit of the Accumulator (Bit 7). When the 280 performs arithmetic operations on signed numbers, binary two's complement notation is used to represent and process numeric information. A positive number is identified by $a^{\prime} 0$ ' in bit 7. A negative number is identified by ${ }^{\prime}$ ' $l^{\prime}$. The binary equivalent of the magnitude of a positive number is stored in bits 0 to 6 for a total range of from 0 to 127. A negative number is represented by the two's complement of the equivalent positive number. The total range for negative numbers is from - to -128.

When inputting a byte from an $I / O$ device to a register, $I N$ r, (C), the $S$ flag will indicate either positive $(S=0)$ or negative $(S=1)$ data.

## VI. 280 Instruction set

HOTE: Execution time (E.T.) for each instruction is Given in nicroseconds for an assuned 4 MHZ clock. Total machine cycles (M) are indicated with total clock periods ( I States). Also indicated are the number of $T$ States for each. lf cycle. For exanple:

```
M CYCLES: 2 T SİATES: 7(4,3) 4 MHZ E.T.: 1.75
```

indicates that the instruction consists of 2 machine cycles. The first cycle contains 4 clock periods (T States). The second cycle contains 3 clock periods for a total of 7 clock periods or $T$ States. The instruction will execute in 1.75 microseconds.

Register format is shown for each instruction with the most siynificant bit to the left and the least significant bit to the right.
Z80 INSTRUCTION SET TABLE OF CONTENTS
PAGE

- 8 BIT LOAD GROUP ..... 26
-16 BIT LOAD GROUP ..... 52
-EXCHANGE, BLOCK TRANSFERAND SEARCH GROUP76
- 8 BIT ARITHMETIC AND LOGICAL GROUP. ..... 99
-GENERAL PURPOSE ARITHMETIC
AND CPU CONTROL GROUPS ..... 131
- 16 BIT ARITHMETIC GROUP ..... 146
-ROTATE AND SHIFT GROUP ..... 163
-BIT SET, RESET AND TEST GROUP. ..... 202
-JUMP GROUP ..... 219
-CALL AND RETURN GROUP ..... 237
-INPUT AND OUTPUT GROUP ..... 252
-INSTRUCTION INDEX ..... 275

8 BIT LOAD GROUP

Operation: $r \leftarrow r^{\prime}$

Format:

| Opcode | Oper |
| :---: | :---: |
| LD | $\mathrm{r}, \mathrm{r}^{\prime}$ |
| $0 \quad 1 \frac{1}{1}$ |  |

Description:
The contents of any register $r^{\prime}$ are loaded into any other register $r$. Note: $r, r$ identifies any of the registers $A, B, C, D, E, H$, or $L$, assembled as follows in the object code:
$\underline{\text { Register }} \underline{\underline{r}, r^{\prime}}$
$\mathrm{A}=111$
$B=000$
$\mathrm{C}=001$
$\mathrm{D}=010$
$\mathrm{E}=011$
$H=100$
$L=101$

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.0

Condition Bits Affected: None

Example:
If the $H$ register contains the number 8 AH , and the $E$ register contains 10 H , the instruction

LD H, E
would result in both registers containing 10 H .

Operation: $r \leftarrow n$
Format:

| Opcode | Operands |
| :--- | :--- |
| LD | r, $n$ |
| 0 | 0 |



Description:
The eight-bit integer $n$ is loaded into any register $r$, where r identifies register $A, B, C, D, E, H$ or $L$, assembled as follows in the object code:

Register r
$A=111$
$B=000$
$C=001$
$\mathrm{D}=010$
$\mathrm{E}=011$
$H=100$
$\mathrm{L}=101$

M CYCLES: 2 T STATES: 7 (4, 3) 4 MHZ E.T.: 1.75

Condition Bits Affected: None

Example:
After the execution of
LD E, A5H
the contents of register E will be A 5 H .

## LD r, (HL)

Operation: $r \leftarrow(H L)$
Format:


Description:
The eight-bit contents of memory location (HL) are loaded into register $r$, where $r$ identifies register A, B, C, D, E, H or L, assembled as follows in the object code:

Register r
$A=111$
$B=000$
$\mathrm{C}=001$
$D=010$
$\mathrm{E}=011$
$\mathrm{H}=100$
$\mathrm{L}=101$

H CYCLES: 2 T STATES: $7(4,3) \quad 4 \mathrm{MHZ}$ E.T.: 1.75

Condition Bits Affected: None

## Example:

If register pair HL contains the number 75A1H, and memory address 75 AlH contains the byte 58 H , the execution of

LD C, (HL)
will result in 58 H in register C .

Operation: $r \leftarrow(1 X+d)$

## Format:



## Description:

The operand (IX+d) (the contents of the Index Register IX summed with a two's complement displacement integer d) is loaded into register r, where r identifies register $A, B, C, D, E, H$ or $L$, assembled as follows in the object code:

Register $\underline{r}$

$$
\begin{aligned}
& \mathrm{A}=111 \\
& \mathrm{~B}=000 \\
& \mathrm{C}=001 \\
& \mathrm{D}=010 \\
& \mathrm{E}=011 \\
& \mathrm{H}=100 \\
& \mathrm{~L}=101
\end{aligned}
$$

M CYCLES: 5 T STATES: $19(4,4,3,5,3) 4$ MHZ E.T.: 4.75

Condition Bits Affected: None

## Example:

If the Index Register IX contains the number 25 AFH , the instruction

LD B, (IX+19H)
will cause the calculation of the sum $25 \mathrm{AFH}+19 \mathrm{H}$, which points to memory location 25 C 8 H . If this address contains byte 39 H , the instruction will result in register $B$ also containing 39 H .

Operation: $r \leftarrow(\mid Y+d)$

## Format:



## Description:

The operand (IY+d) (the contents of the Index Register IY summed with a two's complement displacement integer d) is loaded into register r, where r identifies register $A, B, C, D, E, H$ or $L$, assembled as follows in the object code:

Register $\underline{r}$

$$
\begin{aligned}
& \mathrm{A}=111 \\
& \mathrm{~B}=000 \\
& \mathrm{C}=001 \\
& \mathrm{D}=010 \\
& \mathrm{E}=011 \\
& \mathrm{H}=100 \\
& \mathrm{~L}=101
\end{aligned}
$$

M CYCLES: 5 T STATES: 19(4,4,3,5,3) 4 MHZ E.T.: 4.75

Condition Bits Affected: None

Example:
If the Index Register IY contains the number 25 AFH , the instruction

LD B, (IY+19H)
will cause the calculation of the sum $25 \mathrm{AFH}+19 \mathrm{H}$, which points to memory location 25 C 8 H . If this address contains byte 39 H , the instruction will result in register $B$ also containing 39 H .

Operation: $\quad(H L) \leftarrow r$
Format:
$\frac{\text { Opcode }}{\text { LD }} \quad \frac{\text { Operands }}{(H L), r}$


Description:
The contents of register $r$ are loaded into the memory location specified by the contents of the $H L$ register pair. The symbol r identifies register $A, B, C, D, E, H$ or L, assembled as follows in the object code:

Register $\quad$ r
$\mathrm{A}=111$
$B=000$
$\mathrm{C}=001$
$\mathrm{D}=010$
$E=011$
$\mathrm{H}=100$
$L=101$

M CYCLES: 2 T STATES: $7(4,3) \quad 4 \mathrm{MHZ}$ E.T.: 1.75

Condition Bits Affected: None

Example:
If the contents of register pair HL specifies memory location $2146 H$, and the $B$ register contains the byte 29 H , after the execution of
LD (HL), B
memory address 2146 H will also contain 29 H .

Operation: $\quad(I X+d) \leftarrow r$
Format:


Description:
The contents of register $r$ are loaded into the memory address specified by the contents of Index Register IX summed with d, a two's complement displacement integer. The symbol $r$ identifies register $A, B, C, D, E, H$ or $L$, assembled as follows in the object code:

Register r
$A=111$
$B=000$
$\mathrm{C}=001$
$D=010$
$\mathrm{E}^{\prime}=011$
$\mathrm{H}=100$
$\mathrm{L}=101$

M CYCLES: 5 T StATES: $19(4,4,3,5,3) 4$ MHZ E.T.: 4.75

Condition Bits Affected: None

Example:
If the $C$ register contains the byte $1 C H$, and the Index Register IX contains 3100 H , then the instruction

LD (IX+6H), C
will perform the sum $3100 \mathrm{H}+6 \mathrm{H}$ and will load 1 CH into memory location 3106 H .

## LD $\quad(I Y+d J, r$

Operation: $\quad(I Y+d) \leftarrow r$
Format:
$\frac{\text { Opcode }}{\text { LD }} \quad \frac{\text { Operands }}{(I Y+d), r}$


FD


Description:
The contents of register $r$ are loaded into the memory address specified by the sum of the contents of the Index Register IY and d, a two's complement displacement integer. The symbol $r$ is specified according to the following table.

Register

$A=111$
$B=000$
$\mathrm{C}=001$
$\mathrm{D}=010$
$\mathrm{E}=011$
$\mathrm{H}=100$
$\mathrm{L}=101$

M CYCLES: 5 T STATES: $19(4,4,3,5,3) 4 \mathrm{MHZ}$ E.T.: 4.75

Condition Bits Affected: None

## Example:

If the $C$ register contains the byte 48 H , and the Index Register $I Y$ contains $2 A 11 H$, then the instruction

LD (IY+4H), C
will perform the sum $2 \mathrm{AllH}+4 \mathrm{H}$, and will load 48 H into memory location 2 Al 5 .

Operation: $(H L) \leftarrow n$
Format:


Description:
Integer $n$ is loaded into the memory address specified by the contents of the $H L$ register pair.

M CYCLES: 3 T STATES: $10(4,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 2.50

Condition Bits Affected: None

Example:
If the $H L$ register pair contains $4444 H$, the instruction LD (HL), 28 H
will result in the memory location 4444 H containing the byte 28 H .

Operation: $\quad(1 X+d) \leftarrow n$

## Format:



Description:
The $n$ operand is loaded into the memory address specified by the sum of the contents of the Index Register $I X$ and the two's complement displacement operand d.

H CYCLES: 5 T STATES: $19(4,4,3,5,3) 4 \mathrm{MHZ}$ E.T.: 4.75

Condition Bits Affected: None

Example:
If the Index Register IX contains the number 219 AH the instruction

LD (IX+5H), 5AH
would result in the byte 5 AH in the memory address 219 FH .

Operation: $\quad(\mid Y+d) \leftarrow n$

## Format:



Description:
Integer $n$ is loaded into the memory location specified by the contents of the Index Register summed with the two's complement displacement integer d.

M CyCles: 5 T STATES: $19(4,4,3,5,3) \quad 4 \mathrm{MHZ}$ E.T.: 4.75
Condition Bits Affected: NONE
Example:
If the Index Register IY contains the number A940H, the instruction

$$
\text { LD }(I Y+10 H), \quad 97 H
$$

would result in byte 97 in memory location A 950 H .

Operation: $A \leftarrow(B C)$
Format:

| Opcode | Operands |  |
| :---: | :---: | :---: |
| LD | A, (BC) |  |
| 0 0 0 0 1 0 1  <br> 1        |  |  |

Description:
The contents of the memory location specified by the contents of the $B C$ register pair are loaded into the Accumulator.

M CYCLES: 2 T STATES: 7(4,3) 4 MHZ E.T.: 1.75

Condition Bits Affected: None

Example:
If the $B C$ register pair contains the number 4747 H , and memory address 4747 H contains the byte 12 H , then the instruction

LD $A,(B C)$
will result in byte 12 H in register A .

## LD <br> A, (DE)

Operation: $A \leftarrow(D E)$
Format:


Description:

The contents of the memory location specified by the register pair $D E$ are loaded into the Accumulator.

M CYCLES: 2 T STATES: 7(4, 3) 4 MHZ E.T.: 1.75

Condition Bits Affected: None

Example:
If the $D E$ register pair contains the number $30 A 2 H$ and memory address 30 A 2 H contains the byte 22 H , then the instruction

LD A, (DE)
will result in byte 22 H in register A .

Operation: $A \leftarrow(n n)$

## Format:



Descriplion:
The contunts of the memory location specified by the operands nn are loaded into the Accumulator. The first n operand after the op code is the low ordder byte of a two-byte memory address.

M CYCLES: 4 T STATES: $13(4,3,3,3) \quad 4$ MHZ E.T.: 3.25

## Condition Bits Affected: None

## Example:

If the contents of $n$ is number 8832 H , and the content of memory address 8832 H is byte 04 H , after the instruction

LD A, (nn)
byte 04 H will be in the Accumulator.

Operation: $\quad(B C) \leftarrow A$
Format:

| Opcode | Operands |  |
| :---: | :---: | :---: |
| LD | ( BC ) , A |  |
|  |  |  |

Description:
The contents of the Accumulator are loaded into the memory location specified by the contents of the register pair BC.

M CyCles: 2 T States: $7(4,3) \quad 4 \mathrm{MHZ}$ E.t. $: 1.75$

Condition Bits Affected: None

Example:
If the Accumulator contains 7 AH and the BC register pair contains 1212 H the instruction

LD (BC), A
will result in 7 AH being in menory location 1212 If .

Operation: $\quad(D E) \leftarrow A$

## Format:



Description:
The contents of the Accumulator are loaded into the memory location specified by the contents of the DE register pair.

M CYCLES: 2 T STATES: 7(4,3) 4 MHZ E.T.: 1.75

Condition Bits Affected: None

Example:
If the contents of register pair DE are ll28H, and the Accumulator contains byte $A O H$, the instruction

LD (DE),A
will result in $A 0 H$ being in memory location 1128 H .

## LD [nn], <br> A

Operation: $(n n) \leftarrow A$

## Format:



Description:
The contents of the Accumulator are loaded into the memory address specified by the operand nn. The first n operand after the op code is the low order byte of nn.

M CYCLES: 4 T STATES: $13(4,3,3,3) \quad 4$ MHZ E.T.: 3.25

Condition Bits Affected: None

Example:
If the contents of the Accumulator are byte D7H, after the execution of

LD ( 314 H ), A

D7II will be in memory location 314 lH .

Operation: $A \leftarrow 1$

## Format:

| Opcode | Operands |
| :--- | :--- |
| A, I |  |



57

Description:
The contents of the Interrupt Vector Register I are loaded into the Accumulator.

M CYCLES: 2 T STATES: $9(4,5) \quad 4$ MHZ E.T.: 2.25

## Condition Bits Affected:

S: Set if $I$-Reg. is negative; reset otherwise
Z: Set if I-Reg. is zero; reset otherwise
H: Reset
P/V: Contains contents of IfF2
N: Reset
C: Not affected

Note:
If an interrupt occurs during execution of this instruction, the Parity flag will contain a 0

## Operation: $A \leftarrow R$

## Format:



## Description:

The contents of Memory Refresh Register R are loaded into the Accumulator.

M CYCLES: 2 T STATES: 9(4,5) 4 MHZ E.T.: 2.25

Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if R-Reg. is negative; } \\
\text { Z: } & \text { reset otherwise } \\
& \text { Set if R-Reg. is zero; } \\
H: & \text { Reset otherwise } \\
\text { P/V: } & \text { Contains contents of IFF2 } \\
\mathrm{N}: & \text { Reset } \\
\mathrm{C}: & \text { Not affected }
\end{aligned}
$$

## Format:



Description:
The contents of the Accumulator are loaded into the Interrupt Control Vector Register, I.

M CYCLES: 2 T STATES: $9(4,5) \quad 4$ MHZ E.T.: 2.25

Condition Bits Affected: None

## Operation: $R \leftarrow A$

## Format:



Description:

The contents of the Accumulator are loaded into the Memory Refresh register R.

M CYCLES: 2 T STATES: $9(4,5) \quad 4$ MHZ E.T.: 2.25

Condition Bits Affected: None
-16 BIT LOAD GROUP-

Operation: $\quad d \boldsymbol{d} \leftarrow \mathbf{n n}$

## Format:



Description:
The two-byte integer $n n$ is loaded into the dd register pair, where dd defines the BC, DE, HL, or SP register pairs, assembled as follows in the object code:

$$
\begin{array}{cc}
\text { Pair } & \frac{\mathrm{dd}}{} \\
\mathrm{BC} & 00 \\
\text { DE } & 01 \\
\text { HL } & 10 \\
\text { SP } & 11
\end{array}
$$

The first $n$ operand after the op code is the low order byte.

M CYCLES: 3 T States: $10(4,3,3) \quad 4$ MHZ E.T.: 2.50
Condition Bits Affected: None
Example:
After the execution of
LD HL, 5000 H
the contents of the $H L$ register pair will be 5000 H .

## Operation: $I X \leftarrow n n$

Format:


Description:
Integer $n$ n is loaded into the Index Register IX. The first $n$ operand after the op code is the low order byte.

M CYCLES: 4 T STATES: $14(4,4,3,3) \quad 4$ MHZ E.T.: 3.50

Condition Bits Affected:
None

Example:

After the instruction
LD IX,45A2H
the Index Register will contain integer 45 A 2 H .

Operation: $I Y \leftarrow n n$

## Format:



Description:
Integer nn is loaded into the Index Register IY. The first $n$ operand after the op code is the low order byte.

M CYCLES: 4 T STATES: $14(4,4,3,3) \quad 4$ MHZ E.T.: 3.50
Condition Bits Affected: None
Example:
After the instruction:
LD IY,7733H
the Index Register $I Y$ will contain the integer 7733 H .

Operation: $H \leftarrow(n n+1), L \leftarrow(n n)$
Format:

| Opcode | $\underline{\text { Operands }}$ |
| :--- | :--- |
| LD | $H L,(n n)$ |


| $0^{\top}$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Description:
The contents of memory address (nn) are loaded into the low order portion of register pair HL (register L), and the contents of the next highest memory address (nn+1) are loaded into the high order portion of HL (register H). The first $n$ operand after the op code is the low order byte of nn.

M CYCLES: 5 T STATES: $16(4,3,3,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 4.00
Condition Bits Affected: None
Example:
If address 4545 H contains 37 H and address 4546 H contains AlH after the instruction

LD HL, (4545H)
the $H L$ register pair will contain Al37H.

Operation: $\quad d d_{H} \leftarrow(n n+1) \quad d_{L} \leftarrow(n n)$

## Format:



Description:
The contents of address (nn) are loaded into the low order portion of register pair dd, and the contents of the next highest memory address (nn+l) are loaded into the high order portion of dd. Register pair dd defines BC, DE, HL, or SP register pairs, assembled as follows in the object code:

| Pair |  | dd |
| :---: | :---: | :---: |
| BC |  | 00 |
| DE |  | 01 |
| $H L$ |  | 10 |
| SP | 11 |  |

The first $n$ operand after the op code is the low order byte of (nn).

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3) 4$ MHZ E.T.: 5.00
Condition Bits Affected: None

Example:
If Address $2130 H$ contains 65 H and address 2131 M contains 78 H after the instruction

LD BC, ( 2130 H )
the $B C$ register pair will contain $7865 H$.

Operation: $I X_{H} \leftarrow(n n+1), \quad I X_{L} \leftarrow(n n)$
Format:


## Description:

The contents of the address (nn) are loaded into the low order portion of Index Register IX, and the contents of the next highest memory address (nn+l) are loaded into the high order portion of IX. The first $n$ operand after the op code is the low order byte of nn.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3) 4$ MHZ E.T.: 5.00
Condition Bits Affected: None

Example:
If address 6666 H contains 92 H and address 6667 H contains DAH, after the instruction

LD IX, (6666H)
the Index Register IX will contain DA92H.

Operation: $1 Y_{H} \leftarrow(n n+1), \quad I Y_{L} \leftarrow(n n)$

## Format:

| Opcode | Operands |
| :--- | :--- |
| LD | $I Y,(n n)$ |



Description:
The contents of address (nn) are loaded into the low order portion of Index Register IY, and the contents of the next highest memory address (nn+l) are loaded into the high order portion of IY. The first $n$ operand after the op code is the low order byte of nn.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3) 4 \mathrm{MHZ}$ E.T.: 5.00
Condition Bits Affected: None

## Example:

If address 6666 H contains 92 H and address 6667 H contains DAH, after the instruction

LD IY, (6666H)
the Index Register $I Y$ will contain DA92H.

Operation: $\quad(n+1) \leftarrow H_{,} \quad(n n) \leftarrow L$

## Format:

| Opcode | Operands |
| :--- | :--- |
| LD | $(n n), H L$ |



## Description:

The contents of the low order portion of register pair HL (register $L$ ) are loaded into memory address (nn), and the contents of the high order portion of $H L$ (register H) are loaded into the next highest memory address (nn+l). The first $n$ operand after the op code is the low order byte of $n n$.

M CYCLES: 5 T STATES: $16(4,3,3,3,3) \quad 4$ MHZ E.T.: 4.00
Condition Bits Affected: None
Example:
If the content of register pair HL is 483AH, after the instruction

> LD (B229H), HL
address $\mathbf{8 2 9 H}$ ) will contain 3 AH , and address B 22 AH will contain 48H.

Operation: $\quad(n n+1) \leftarrow d_{H}, \quad(n n) \leftarrow d_{L}$

## Format:

Opcode Operands

LD (nn),dd


| 0 | 1 | $d^{\prime}$ | $d^{\prime}$ | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



## Description:

The low order byte of register pair dd is loaded into memory address (nn); the upper byte is loaded into memory address (nn+l). Register pair dd defines either BC, DE, HL, or SP, assembled as follows in the object code:

Pair dd

| BC | 00 |
| :--- | :--- |
| DE | 01 |
| HL | 10 |
| S P | 11 |

The first $n$ operand after the op code is the low order byte of a two byte memory address.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3) 4$ MHZ E.T.: 5.00
Condition Bits Affected: None

Example:
If register pair $B C$ contains the number 4644 H , the instruction

LD ( 1000 H$), \mathrm{BC}$
will result in 44 H in memory location 1000 H , and 46 H in memory location 1001 H .

Operation: $\quad(n n+1) \leftarrow I X_{H}, \quad(n n) \leftarrow I X_{L}$
Format:


Description:
The low order byte in Index Register IX is loaded into memory address (nn); the upper order byte is loaded into the next highest address (nn+1). The first n operand after the op code is the low order byte of nn.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3) 4$ MHZ E.T.: 5.00

## Condition Bits Affected: None

Example:
If the Index Register IX contains 5 A 30 H , after the instruction

LD (4392H), IX
memory location 4392 H will contain number 30 H and location 4393 H will contain 5 AH .

## LD [nn], IY

Operation: $\quad(n n+1) \leftarrow I Y_{H} . \quad(n n) \leftarrow I Y_{L}$

## Format:



## Description:

The low order byte in Index Register $I Y$ is loaded into memory address (nn); the upper order byte is loaded into memory location (nn+l). The first $n$ operand after the op code is the low order byte of nn.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3) 4 \mathrm{MHZ}$ E.T.: 5.00
Condition Bits Affected: None
Example:
If the Index Register IY contains 4174 H after the instruction

$$
\text { Lf ( } 8838 \mathrm{H}), \mathrm{IY}
$$

memory location 8838 H will contain number 74 H and memory location 8839 H will contain 4 IH .

Operation: $\mathrm{SP} \leftarrow \mathrm{HL}$
Format:


Description:
The contents of the register pair HL are loaded into the Stack Pointer SP.

M CYCLES: 1 T STATES: 64 MHZ E.T.: 1.50
Condition Bits Affected: None
Example:
If the register pair $H L$ contains 442 EH , after the instruction
LD SP,HL
the Stack Pointer will also contain 442 EH .

Operation: $S P \leftarrow I X$
Format:


Description:
The two byte contents of Index Register IX are loaded into the Stack Pointer SP.

M CYCLES: 2 T STATES: $10(4,6) \quad 4$ MHZ E.T.: 2.50
Condition Bits Affected: None
Example:
If the contents of the Index Register IX are 98DAH, after the instruction

LD SP,IX
the contents of the Stack Pointer will also be 98DAH.
operation: $S P \leftarrow I Y$
Format:


Description:
The two byte contents of Index Register IY are loaded into the Stack Pointer SP.

M CYCLES: 2 T STATES: $10(4,6) \quad 4 \mathrm{MHZ}$ E.T.: 2.50
Condition Bits Affected: None
Example:
If Index Register $I Y$ contains the integer $A 227 \mathrm{H}$, after the instruction

$$
\text { LD } S P, I Y
$$

the Stack Pointer will also contain A227H.

PUSH qq

Operation: $\quad(S P-2) \leftarrow q q_{L}, \quad(S P-1) \leftarrow q q_{H}$
Format:

| Opcode | Operands |  |
| :--- | :--- | :---: |
| PUSH | qq |  |
| 1 | 1 |  |

Description:
The contents of the register pair qq are pushed into the external memory LIFO (last-in, first-out) Stack. The Stack Pointer (SP) register pair holds the l6-bit address of the current "top" of the Stack. This instruction first decrements the $S P$ and loads the high order byte of register pair qq into the memory address now specified by the SP; then decrements the SP again and loads the low order byte of qq into the memory location corresponding to this new address in the SP. The operand qqidentifies register pair BC, DE, HL, or AF, assembled as follows in the object code:

| Pair |  |
| :---: | :---: |
|  |  |
| BC |  |
| DE | 00 |
| HL |  |
| AF | 10 |
|  | 11 |

M CYCLES: 3 T STATES: 11(5,3,3) 4 MHZ E.T.: 2.75
Condition Bits Affected: None
Example:
If the AF register pair contains 2233 H and the Stack Pointer contains 1007 H , after the instruction

PUSH AF
memory address 1006 H will contain 22 H , memory address 1005 H will contain 33 H , and the Stack Pointer will contain 1005 H .

Operation: $(S P-2) \leftarrow I X_{L}, \quad(S P-1) \leftarrow I X_{H}$
Format:


Description:
The contents of the Index Register IX are pushed into the external memory LIFO (last-in, first-out) Stack. The Stack Pointer (SP) register pair holds the 16-bit address of the current "top" of the Stack. This instruction first decrements the $S P$ and loads the high order byte of $I X$ into the memory address now specified by the SP; then decrements the $S P$ again and loads the low order byte into the memory location corresponding to this new address in the SP.

M CYCLES: 3 T STATES: $15(4,5,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 3.75
Condition Bits Affected: None
Example:
If the Index Register IX contains 2233 H and the Stack Pointer contains 1007 H , after the instruction

PUSH IX
memory address 1006 H will contain 22 H , memory address 1005 H will contain 33 H , and the Stack Pointer will contain 1005 H .

Operation: $(S P-2) \leftarrow I Y_{L},(S P-1) \leftarrow I Y_{H}$
Format:


Description:
The contents of the Index Register IY are pushed into the external memory LIFO (last-in, first-out) Stack. The Stack Pointer (SP) register pair holds the l6-bit address of the current "top" of the Stack. This instruction first decrements the $S P$ and loads the high order byte of $I Y$ into the memory address now specified by the SP; then decrements the SP again and loads the low order byte into the memory location corresponding to this new address in the SP.

M CYCLES: 4 T STATES: $15(4,5,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 3.75
Condition Bits Affected: None

## Example:

If the Index Register IY contains 2233 H and the Stack Pointer contains 1007 H , after the instruction

PUSH IY
memory address 1006 H will contain 22 H , memory address 1005 H will contain 33 H , and the Stack Pointer will contain 1005 H .

Operation: $\quad q_{H} \leftarrow(S P+1), ~ q q_{L} \leftarrow(S P)$
Format:
Opcode Operands

POP qq


Description:
The top two bytes of the external memory LIFO (last-in, first-out) Stack are popped into register pair qq. The Stack Pointer (SP) register pair holds the l6-bit address of the current "top" of the Stack. This instruction first loads into the low order portion of qq, the byte at the memory location corresponding to the contents of $S P$; then $S P$ is incremented and the contents of the corresponding adjacent memory location are loaded into the high order portion of $q q$ and the $S P$ is now incremented again. The operand qq identifies register pair $B C$, $D E, H L$, or $A F$, assembled as follows in the object code:

Pair $\underline{r}$

| BC | 00 |
| :--- | :--- |
| DE | 01 |
| HL | 10 |
| AF | 11 |

M CyCles: 3 T STATES: $10(4,3,3) \quad 4$ MHZ E.T.: 2.50
Condition Bits Affected: None

## Example:

If the Stack Pointer contains 1000 H , memory location 1000 H contains 55 H , and location 1001 H contains 33 H , the instruction

POP HL
will result in register pair HL containing 3355 H , and the Stack Pointer containing 1002 H .

Operation: $I X_{H} \leftarrow(S P+1), I X_{L} \leftarrow(S P)$

## Format:



Description:
The top two bytes of the external memory LIFO (last-in, first-out) Stack are popped into Index Register IX. The Stack Pointer (SP) register pair holds the 16-bit address of the current "top" of the Stack. This instruction first loads into the low order portion of IX the byte at the memory location corresponding to the contents of $S P$; then $S P$ is incremented and the contents of the corresponding adjacent memory location are loaded into the high order portion of IX. The SP is now incremented again.

M CYCLES: 4 T STATES: $14(4,4,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 3.50
Condition Bits Affected: None
Example:
If the Stack Pointer contains 1000 H , memory location 1000 H contains 55 H , and location 1001 H contains 33 H , the instruction

POP IX
will result in Index Register IX containing 3355 H , and the Stack Pointer containing 1002 H .

Operation: $\mathrm{I}_{\mathrm{H}} \leftarrow(\mathbf{S P}+1), \quad \mathrm{I}_{\mathrm{L}} \leftarrow(\mathrm{SP})$
Format:


Description:
The top two bytes of the external memory LIFO (last-in, first-out) Stack are popped into Index Register IY. The Stack Pointer (SP) register pair holds the 16-bit address of the current "top" of the Stack. This instruction first loads into the low order portion of IY the byte at the memory location corresponding to the contents of SP; then SP is incremented and the contents of the corresponding adjacent memory location are loaded into the high order portion of IY. The SP is now incremented again.

M CYCLES: 4 T STATES: $14(4,4,3,3) \quad 4$ MHZ E.T.: 3.50
Condition Bits Affected: None
Example:
If the Stack Pointer contains 1000 H , memory location 1000 H contains 55 H , and location 1001 H contains 33 H , the instruction

POP IY
will result in Index Register IY containing 3355 H , and the Stack Pointer containing 1002 H .
-EXCHANGE, BLOCK TRANSFER AND SEARCH GROUP-

Operation: DE $\leftrightarrow H L$
Format:


Description:
The two-byte contents of register pairs $D E$ and $H L$ are exchanged.

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00

Condition Bits Affected: None

Example:
If the content of register pair DE is the number 2822 H , and the content of the register pair HL is number 499AH, after the instruction

> EX DE,HL
the content of register pair DE will be 499 AH and the content of register pair HL will be 2822 H .

Operation: $\quad \mathrm{AF} \leftrightarrow A F^{\prime}$

## Format:

| Opcode | Operands |  |
| :---: | :---: | :---: |
| EX | AF, AF' |  |
|  0 0 0 1 0 0 0 |  |  |

Description:
The two-byte contents of the register pairs $A F$ and $A F^{\prime}$ are exchanged. (Note: register pair AF' consists of registers $A^{\prime}$ and $F^{\prime}$.)

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00

Condition Bits Affected: None

Example:
If the content of register pair AF is number 9900 H , and the content of register pair $A F^{\circ}$ is number 5944 H , after the instruction

$$
\mathrm{EX} \mathrm{AF}, \mathrm{AF}^{\prime}
$$

the contents of AF will be 5944 H , and the contents of AF' will be 9900 H .

Operation: $(B C) \leftrightarrow\left(B C^{\prime}\right),(D E) \leftrightarrow\left(D E^{\prime}\right),(H L) \leftrightarrow\left(H L^{\prime}\right)$
Format:


Description:
Each two-byte value in register pairs BC, DE, and HL is exchanged with the two-byte value in $B C^{\circ}, D E^{\prime}$, and $H L^{\prime}$, respectively.

M CYCLES: 1 T STATES: $4 \quad 4 \mathrm{MHZ}$ E.T.: 1.00

Condition Bits Affected: None

Example:
If the contents of register pairs $B C$, $D E$, and $H L$ are the numbers $445 \mathrm{AH}, 3 \mathrm{DA} 2 \mathrm{H}$, and 8859 H , respectively, and the contents of register pairs $\mathrm{BC}^{\prime}$, $\mathrm{DE}^{\prime}$, and $\mathrm{HL}^{\prime}$ are 0988 H , 9300 H , and 00 E 7 H , respectively, after the instruction

## EXX

the contents of the register pairs will be as follows: BC: 0988H; DE: 9300H; HL: 00E7H; BC': 445AH; DE': 3DA2H; and HL': 8859 H .

Operation: $H \leftrightarrow(S P+1), L \leftrightarrow(S P)$

## Format:

| Opcode | Operands |  |
| :---: | :---: | :---: |
| EX | (SP), HL |  |
| 1 1 1 0 0 0 1 1 |  |  |

## Description:

The low order byte contained in register pair HL is exchanged with the contents of the memory address specified by the contents of register pair SP (Stack Pointer), and the high order byte of HL is exchanged with the next highest memory address (SP+1).

M CYCLES: 5 T STATES: 19(4,3,4,3,5) 4 MHZ E.T.: 4.75

Condition Bits Affected: None

Example:
If the HL register pair contains 7012 H , the SP register pair contains 8856 H , the memory location 8856 H contains the byte 11 H , and the memory location 8857 H contains the byte 22 H , then the instruction
EX (SP),HL
will result in the $H L$ register pair containing number 2211 H , memory location 8856 H containing the byte 12 H , the memory location 8857 H containing the byte 70 H and the Stack Pointer containing 8856H.

Operation: $1 X_{H} \leftrightarrow(S P+1), I X_{L} \leftrightarrow(S P)$
Format:


Description:
The low order byte in Index Register IX is exchanged with the contents of the memory address specified by the contents of register pair SP (Stack Pointer), and the high order byte of IX is exchanged with the next highest memory address (SP+1).

M CYCLES: 6 T STATES: $23(4,4,3,4,3,5) 4 \mathrm{MHZ}$ E.T.: 5.75

Condition Bits Affected: None

Example:
If the Index Register IX contains 3988 H , the SP register pair contains 0100 H , the memory location 0100 H contains the byte 90 H , and memory location 0101 H contains byte 48 H , then the instruction
EX (SP),IX
will result in the $I X$ register pair containing number 4890 H , memory location 0100 H containing 88 H , memory location 0101 H containing 39 H and the Stack Pointer containing 0100 H .

Operation: $I Y_{H} \leftrightarrow(S P+1), I Y_{L} \leftrightarrow(S P)$
Format:


Description:
The low order byte in Index Register $I Y$ is exchanged with the contents of the memory address specified by the contents of register pair SP (Stack Pointer), and the high order byte of $I Y$ is exchanged with the next highest memory address (SP+1).

M CYCLES: 6 T STATES: $23(4,4,3,4,3,5) 4$ MHZ E.T.: 5.75

Condition Bits Affected: None

Example:
If the Index Register IY contains 3988 H , the SP register pair contains 0100 H , the memory location 0100 H contains the byte 90 H , and memory location 0101 H contains byte 48 H , then the instruction

$$
\text { EX }(S P), I Y
$$

will result in the IY register pair containing number 4890 H, memory location 0100 H containing 88 H , memory location 0101 H containing 39 H , and the Stack Pointer containing 0100 H .

Operation: $(D E) \leftarrow(H L), D E \leftarrow D E+1, H L \leftarrow H L+1, B C \leftarrow B C-1$
Format:


Description:
A byte of data is transferred from the menory location addressed by the contents of the HL register pair to the memory location addressed by the contents of the $D E$ register pair. Then both these register pairs are incremented and the $B C$ (Byte Counter) register pair is decremented.

H CYCLES: 4 T STATES: $16(4,4,3,5) \quad 4 \mathrm{HHZ}$ E.T.: 4.00

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Set if $B C-1 \neq 0$;
reset otherwise
iv: Reset
C: Not affected

Example:
If the HL register pair contains llllh, memory location 1111 H contains contains the byte 88 H , the DE register pair contains 2222 H , the memory location 2222 H contains byte 66 H , and the $B C$ register pair contains 7 H , then the instruction

LD I
will result in the following contents in register pairs and memory addresses:
$\mathrm{HL} \quad: \quad 1112 \mathrm{H}$
(1111H) : $\quad 88 \mathrm{H}$
DE : 2223 H
(2222H) : 88 H
BC : 6H

Operation: $(D E) \leftarrow(H L), D E \leftarrow D E+1, H L \leftarrow H L+1, B C \leftarrow B C-1$

## Format:

Opcode $\quad \underline{\text { Operands }}$

LDIR


Description:
This two byte instruction transfers a byte of data from the memory location addressed by the contents of the HL register pair to the memory location addressed by the DE register pair. Then both these register pairs are incremented and the $B C$ (Byte Counter) register pair is decremented. If decrementing causes the BC to go to zero, the instruction is terminated. If $B C$ is not zero the program counter is decremented by 2 and the instruction is repeated. Interrupts will be recognized and two refresh cycless will be executed after each data transfer. Note that if $B C$ is set to zeroprior to instruction execution, the instruction will loop through 64 K bytes.

For $B C \neq 0$ :
M CYCLES: 5 T STATES: $21(4,4,3,5,5) \quad 4$ MHZ E.T.: 5.25
For $B C=0$ :
M CYCLES: 4 T STATES: $16(4,4,3,5) \quad 4$ MHZ E.T.: 4.00

```
    S: Not affected
    Z: Not affected
    H: Reset
P/V: Reset
    N: Reset
    C: Not affected
```

Example:
If the HL register pair contains llllH, the DE register pair contains 2222 H , the $B C$ register pair contains 0003 H , and memory locations have these contents:

| $(1111 \mathrm{H}):$ | 88 H | $(2222 \mathrm{H})$ |
| :--- | :--- | :--- |
| $(1112 \mathrm{H})$ | $:$ | 66 H |
| $(1113 \mathrm{H})$ | $: \mathrm{A} 5 \mathrm{H}$ | $(2223 \mathrm{H})$ |$: 59 \mathrm{H}$

then after the execution of
LDIR
the contents of register pairs and memory locations will be:

HL : 1114H
DE : 2225 H
BC : 0000 H

| (1111H) | 88H | (2222H) | 88H |
| :---: | :---: | :---: | :---: |
| (1112H) | 36H | (2223H) | 36H |
| (1113H) | A5H | (2224H) | A 5 |

Operation: $(D E) \leftarrow(H L), D E \leftarrow D E-1, H L \leftarrow H L-1, B C \leftarrow B C-1$ Format:

Opcode $\quad \underline{\text { Operands }}$

LDD


Descripttion:
This two byte instruction transfers a byte of data from the memory location addressed by the contents of the HL register pair to the memory location addressed by the contents of the DE register pair. Then both of these register pairs including the $B C$ (Byte Counter) register pair are decremented.

M CYCLES: 4 T STATES: 16(4,4,3,5) 4 MHZ E.T.: 4.00

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Set if $B C-1 \neq 0$; reset otherwise
N: Reset
C: Not affected

## Example:

If the $H L$ register pair contains lllly, memory location 1111 H contains the byte 88 H , the DE register pair contains 2222 H , memory location 2222 H contains byte 66 H , and the $B C$ register pair contains 7 H , then the instruction

## LDD

will result in the following contents in register pairs and memory addresses:

| HL | $:$ | 1110 H |
| ---: | :--- | ---: |
| $(1111 \mathrm{H})$ | $:$ | 88 H |
| DE | $:$ | 2221 H |
| $(2222 \mathrm{H})$ | $:$ | 88 H |
| BC | $:$ | 6 H |

Operation: $(D E) \leftarrow(H L), D E \leftarrow D E-1, H L \leftarrow H L-1, B C \leftarrow B C-1$

## Format:

$\frac{\text { Opcode }}{\text { LDDR }} \quad \underline{\text { Operands }}$


Description:
This two byte instruction transfers a byte of data from the memory location addressed by the contents of the HL register pair to the memory location addressed by the contents of the DE register pair. Then both of these registers as well as the $B C$ (Byte Counter) are decremented. If decrementing causes the $B C$ to go to zero, the instruction is terminated. If BC is not zero, the program counter is decremented by 2 and the instruction is repeated. Interrupts will be recognized and two refresh cycless will be executed after each data transfer. Note that if $B C$ is set to zero prior to instruction execution, the instruction will loop through 64 K bytes.

For $\mathrm{BC} \neq 0$ :
M CyCLES: 5 T States: 21(4,4,3,5,5) 4 MHZ E.T.: 5.25
For $B C=0$
M CyCLES: 4 T States: $16(4,4,3,5) \quad 4$ MHZ E.t.: 4.00
Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Not affected } \\
\text { Z: } & \text { Not affected } \\
\text { H: } & \text { Reset } \\
\text { P/V: } & \text { Reset } \\
\text { N: } & \text { Reset }
\end{aligned}
$$

Example:
If the $H L$ register pair contains 1114 H , the DE register pair contains 2225 H , the BC register pair contains 0003 H , and memory locations have these contents:

| $(1114 \mathrm{H})$ | $: \mathrm{A} 5 \mathrm{H}$ | $(2225 \mathrm{H})$ | $: \mathrm{C} 5 \mathrm{H}$ |  |
| :--- | :--- | :--- | :--- | :--- |
| $(1113 \mathrm{H})$ | $:$ | 36 H | $(2224 \mathrm{H})$ | $:$ |
| $(1112 \mathrm{H})$ | $:$ | 88 H | $(2223 \mathrm{H})$ | $:$ |
| $(166 \mathrm{H}$ |  |  |  |  |

then after the execution of
LDDR
the contents of register pairs and memory locations will be:

HL : 1111H
DE : 2222 H
BC : 0000H

| $(1114 \mathrm{H})$ | $: \mathrm{A} 5 \mathrm{H}$ | $(2225 \mathrm{H})$ | $: \mathrm{A} 5 \mathrm{H}$ |
| :--- | :--- | :--- | :--- |
| $(1113 \mathrm{H})$ | $: 36 \mathrm{H}$ | $(2224 \mathrm{H})$ | $: 36 \mathrm{H}$ |
| $(1112 \mathrm{H})$ | $: 88 \mathrm{H}$ | $(2223 \mathrm{H})$ | $: 88 \mathrm{H}$ |

Operation: $A-(H L), H L \leftarrow H L+1, B C \leftarrow B C-1$
Format:
$\frac{\text { Opcode }}{\text { CPI }} \quad$ Operands


Description:
The contents of the memory location addressed by the HL register pair is compared with the contents of the Accumulator. In case of a true compare, a condition bit is set. Then HL is incremented and the Byte Counter (register pair BC) is decremented.

M CYCLES: 4 T STATES: $16(4,4,3,5) \quad 4 \mathrm{MHZ}$ E.T.: 4.00

## Condition Bits Affected:

```
    S: Set if result is negative;
        reset otherwise
    Z: Set if A= (HL);
        reset otherwise
    H: Set if borrow from
        Bit 4; reset otherwise
P/V: Set if BC-1\not=0;
        reset otherwise
    N: Set
    C: Not affected
```


## Example:

If the HL register pair contains llliH, memory location llllH contains 3 BH , the Accumulator contains 3 BH , and the Byte Counter contains 000lH, then after the execution of

CPI
the Byte Counter will contain $0000 H$, the HL register pair will contain 1112 H , the Z flag in the F register will be set, and the $P / V$ flag in the $F$ register will be reset. There will be no effect on the contents of the Accumulator or address 1111H.

Operation: $A-(H L), H L \leftarrow H L+1, B C \leftarrow B C-1$
Format:


Description:
The contents of the memory location addressed by the $H L$ register pair is compared with the contents of the Accumulator. In case of a true compare, a condition bit is set. The HL is incremented and the Byte Counter (register pair BC) is decremented. If decrementing causes the $B C$ to go to zero or if $A=(H L)$, the instruction is terminated. If $B C$ is not zero and $A=(H L)$, the program counter is decremented by 2 and the ingtruction is repeated. Interrupts will be recognized and two refresh cycles will be executed after each data transfer. Note that if $B C$ is set to zero before instruction execution, the instruction will loop through 64 K bytes, if no match is found.

For $B C \neq 0$ and $A \neq(H L)$ :
M CYCLES: 5 T STATES: $21(4,4,3,5,5)$ 4 MHZ E.t.: 5.25
For $B C=0$ or $A=(H L):$
M CYCLES: 4 T STATES: $16(4,4,3,5) \quad 4 \mathrm{MHZ}$ E.T.: 4.00

```
    S: Set if result is negative;
    reset otherwise
    Z: Set if A=(HL);
    reset otherwise
    H: Set if borrow from
        Bit 4; reset otherwise
P/V: Set if BC-1\not=0;
        reset otherwise
    N: Set
    C: Not affected
```

Example:

If the $H L$ register pair contains llllh, the Accumulator contains $F 3 H$, the Byte Counter contains 0007 H , and memory locations have these contents:
(1111H): 52 H
(1112H) : 00H
(1113H) : F3H
then after the execution of

CPIR
the contents of register pair HL will be 1114 H , the contents of the Byte Counter will be 0004 H , the $\mathrm{P} / \mathrm{V}$ flag in the $F$ register will be set and the $Z$ flag in the $F$ register will be set.

Operation: $A-(H L), H L \leftarrow H L-1, B C \leftarrow B C-1$

## Format:



## Description:

The contents of the memory location addressed by the HL register pair is compared with the contents of the Accumulator. In case of a true compare, a condition bit is set. The $H L$ and the Byte Counter (register pair BC) are decremented.

M CYCLES: 4 T STATES: 16(4,4,3,5) 4 MHZ E.T.: 4.00

## Condition Bits Affected:

```
    S: Set if result is negative;
        reset otherwise
    Z: Set if A=(HL);
        reset otherwise
    H: Set if borrow from
        Bit 4; reset otherwise
    P/V: Set if BC-1\not=0;
        reset otherwise
            N: Set
            C: Not affected
```

Example:
If the HL register pair contains llllH, memory location llllH contains 3BH, the Accumulator contains 3BH, and the Byte Counter contains 0001H, then after the execution of

## C PD

the Byte Counter will contain 0000 H , the HL register pair will contain $1110 H$, the $Z$ flag in the $F$ register will be set, and the $P / V$ flag in the $F$ register will be reset. There will be no effect on the contents of the Accumulator or address llliH.

Operation: $A-(H L), H L \leftarrow H L-1, B C \leftarrow B C-1$

## Format:

Opcode Operands
CPDR

| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



B9

## Description:

The contents of the memory location addressed by the HL register pair is compared with the contents of the Accumulator. In case of a true compare, a condition bit is set. The HL and $B C$ (Byte Counter) register pairs are decremented. If decrementing causes the BC to go to zero or if $A=(H L)$, the instruction is terminated. If $B C$ is not zero and $A=(H L)$, the program counter is decremented by 2 and the instruction is repeated. Interrupts will be recognized and two refresh cycless will be executed after each data transfer. Note that if $B C$ is set to zero prior to instruction execution, the instruction will loop through 64 K bytes, if no match is found.
for $B C \neq 0$ and $A \neq(H L)$ :
M CYCLES: 5 T STATES: $21(4,4,3,5,5)$,4 MHZ E.T.: 5.25
For $B C=0$ or $A=(H L)$ :
M CYCLES: 4 T STATES: $16(4,4,3,5) 4$ MHZ E.T.: 4.00

## Condition Bits Affected:

```
    S: Set if result is negative;
        reset otherwise
    Z: Set if A=(HL);
        reset otherwise
    H: Set if borrow from
        Bit 4; reset otherwise
P/V: Set if BC-1\not=0;
        reset otherwise
    N: Set
    C: Not affected
```

Example:
If the $H$ L register pair contains lll 8 H , the Accumulator contains $F 3 H$, the Byte Counter contains 0007 H , and memory locations have these contents:
(1118H): 52H
(1117H): 00H
(1116H): F3H
then after the execution of CPDR
the contents of register pair $H L$ will be 1115 H , the contents of the Byte Counter will be 0004 H , the $\mathrm{P} / \mathrm{V}$ flag in the $F$ register will be set, and the $Z$ flag in the $F$ register will be set.
-8 BIT ARITHMEIIC AID LOGICAL GROUP-

Operation: $A \leftarrow A+r$
Format:

| Opcode | Oper |
| :---: | :---: |
| ADD | A, r |
| ${ }^{1} 0$ |  |

Description:
The contents of register $r$ are added to the contents of the Accumulator, and the result is stored in the Accumulator. The symbol r identifies the registers $A, B, C, D, E, H$ or $L$ assembled as follows in the object code:

| Register | r |
| :---: | :---: |
| A | 111 |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |

M CYCLES: 1 T STATES: 44 MHZ E.T.: 1.00
Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry from Bit 3; reset otherwise
P/V: Set if overflow; reset otherwise
N: Reset
C: Set if carry from Bit 7; reset otherwise

Example:
If the contents of the Accumulator are 44 H , and the contents of register $C$ are $11 H$, after the execution of

ADD A,C
the contents of the Accumulator will be 55 H .

ADD A, n

Operation: $\quad A \leftarrow A+n$
Format:


## Description:

The integer $n$ is added to the contents of the Accumulator and the results are stored in the Accumulator.

M CyCles: 2 T States: $7(4,3) \quad 4 \mathrm{MHZ}$ E.t.: 1.75
Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry from Bit 3; reset otherwise
P/V: Set if overflow; reset otherwise
N: Reset
C: Set if carry from Bit 7; reset otherwise

Example:
If the contents of the Accumulator are 23 H , after the execution of

ADD A, 33H
the contents of the Accumulator will be 56 H .

Operation: $A \leftarrow A+(H L)$

## Format:



Description:
The byte at the memory address specified by the contents of the HL register pair is added to the contents of the Accumulator and the result is stored in the Accumulator.

M CYCLES: 2 T STATES: $7(4,3) \quad 4$ MHZ E.T.: 1.75
Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if overflow;
reset otherwise
N: Reset
C: Set if carry from
Bit 7; reset otherwise
Example:
If the contents of the Accumulator are $A O H$, and the content of the register pair HL is 2323 H , and memory location 2323 H contains byte 08 H , after the execution of
ADD A,(HL)
the Accumulator will contain A8H.

# $A D D \quad A, \quad[1 X+d]$ 

Operation: $\quad A \leftarrow A+(I X+d)$

## Format:

$\frac{\text { Opcode }}{\text { ADD }} \quad \frac{\text { Operands }}{A,(I X+d)}$

| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

 86


Description:
The contents of the Index Register (register pair IX) is added to a two s complement displacement d to point to an address in memory. The contents of this address is then added to the contents of the Accumulator and the result is stored in the Accumulator.

M CYCLES: 5 T STATES: $19(4,4,3,5,3) \quad 4$ MHZ E.T.: 4.75
Condition Bits Affected:

> S: Set if result is negative; reset otherwise
> Z: Set if result is zero; reset otherwise
> H: Set if carry from
> Bit 3; reset otherwise
> P/V: Set if overflow;
> reset otherwise
> N: Reset
> C: Set if carry from
> Bit 7; reset otherwise

Example:
If the Accumulator contents are lly, the Index Register IX contains 1000 H , and if the content of memory location

1005 H is 22 H , after the execution of ADD $A,(I X+5 H)$
the contents of the Accumulator will be 33 H .

Operation: $A \leftarrow A+(1 Y+d)$
Format:
$\frac{\text { Opcode }}{\text { ADD }} \quad \frac{\text { Operands }}{A,(I Y+d)}$


86


Description:
The contents of the Index Register (register pair IY) is added to a $\mathrm{wo}^{\prime}$ s complement displacement d to point to an address in memory. The contents of this address is then added to the contents of the Accumulator and the result is stored in the Accumulator.

M CYCLES: 5 T STATES: $19(4,4,3,5,3) \quad 4 \mathrm{MHZ}$ E.t.: 4.75
Condition Bits Affected:

| S : | Set if result is negative reset otherwise |
| :---: | :---: |
| Z: | Set if result is zero; reset otherwise |
| H: | Set if carry from |
|  | Bit 3; reset otherwise |
| /v: | Set if overflow; |
|  | reset otherwise |
| N: | Reset |
| C : | Set if carry from bit 7; |
|  | reset otherwise |

Example:
If the Accumulator contents are lif, the Index Register pair IY contains 1000 H , and if the content of memory
location 1005 H is 22 H , after the execution of ADD $A,(I Y+5 H)$
the contents of the Accumulator will be 33 H .

Operation: $A \leftarrow A+s+C Y$
Format:


The s operand is any of r, $\mathrm{n},(\mathrm{HL}),(\mathrm{IX}+\mathrm{d})$ or (IY+d) as defined for the analogous ADD instruction. These various possible opcode-operand combinations are assembled as follows in the object code:

ADC $\mathrm{A}, \mathrm{r}$


ADC $A, n$


CE


ADC A, (HL)


ADC A,(IX+d)


ADC $A,(I Y+d)$


FD

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register |  | $r$ |
| :---: | :---: | :---: |
| B |  | 000 |
| C | 001 |  |
| D | 010 |  |
| E | 011 |  |
| H | 100 |  |
| L | 101 |  |
| A | 111 |  |

Description:
The s operand, along with the Carry Flag ("C" in the F register) is added to the contents of the Accumulator, and the result is stored in the Accumulator.

| INSTRUCTION | M | CYCLES | T STATES | 4 MHZ | E.T. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADC A, r | 1 |  | 4 | 1. 00 |  |
| ADC A, n | 2 |  | $7(4,3)$ | 1.75 |  |
| ADC A, (HL) | 2 |  | $7(4,3)$ | 1.75 |  |
| ADC A, ( $\mathrm{IX}+\mathrm{d}$ ) | 5 |  | $19(4,4,3,5,3)$ | 4.75 |  |
| ADC A, (IY+d) | 5 |  | $19(4,4,3,5,3)$ | 4.75 |  |

Condition Bits Affected:

```
    S: Set if result is negative;
        reset otherwise
    Z: Set if result is zero;
        reset otherwise
    H: Set if carry from
        Bit 3; reset otherwise
    P/V: Set if overflow;
        reset otherwise
    N: Reset
    C: Set if carry from
        Bit 7; reset otherwise
```

Example:
If the Accumulator contains 16 H , the Carry Flag is set, the HL register pair contains 6666 H , and address 6666 H contains loH, after the execution of

$$
A D C \quad A,(H L)
$$

the Accumulator will contain 27 H .

Operation: $A \leftarrow A-s$
Format:

Opcode
SUB

Operands
s

The $s$ operand is any of $r, n,(H L)$, (IX+d) or (IY+d) as defined for the analogous ADD instruction. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register |  |
| :---: | ---: |
|  |  |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:
The s operand is subtracted from the contents of the Accumulator, and the result is stored in the Accumulator.


Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
& \text { reset otherwise } \\
\text { Z: } & \text { Set if result is zero; } \\
& \text { reset otherwise } \\
H: & \text { Set if borrow from } \\
& \text { Bit 4; reset otherwise } \\
\mathrm{P} / \mathrm{V}: \quad & \text { Set if overflow; } \\
& \text { reset otherwise } \\
\mathrm{N}: \quad & \text { Set } \\
\mathrm{C}: \quad & \text { Set if borrow; } \\
& \text { reset otherwise }
\end{aligned}
$$

Example:
If the Accumulator contains 29 H and register D contains llH, after the execution of

SUB D
the Accumulator will contain 18 H .

Operation: $A \leftarrow A-s-C Y$

## Format:

Opcode
SBC

Operands
A, s

The s operand is any of $r, n,(H L),(I X+d)$ or (IY+d) as defined for the analogous $A D D$ instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

$$
S B C A, r
$$



SBC A, $n$


DE


SBC A, (HL)


SBC A, (IX+d)


DD

$9 E$


SBC A, (IY+d)


FD


9E

*r identifies registers B,C,D,E,H,L or A assembled as follows in the object code field above:

Register $\underline{r}$

| B | 000 |
| :--- | :--- |
| C | 001 |
| D | 0110 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:

The s operand, along with the Carry Flag ("C" in the F register) is subtracted from the contents of the Accumulator, and the result is stored in the Accumulator.

| INSTRUCTION | M CYCLES | T STATES | $4 \mathrm{MHZ} \mathrm{E.T}$. |
| :---: | :---: | :---: | :---: |
| SBC A, r | 1 | 4 | 1.00 |
| SBC A, n | 2 | $7(4,3)$ | 1.75 |
| SBC A, (HL) | 2 | $7(4,3)$ | 1.75 |
| SBC A, ( $\mathrm{IX}+\mathrm{d}$ ) | 5 | $19(4,4,3,5,3)$ | 4.75 |
| SBC A , ( $\mathrm{I} Y+\mathrm{d}$ ) | 5 | $19(4,4,3,5,3)$ | 4.75 |

Condition Bits Affected:

```
            S: Set if result is negative;
                        reset otherwise
            Z: Set if result is zero;
                        reset otherwise
            H: Set if borrow from
                        Bit 4; reset otherwise
                    P/V: Set if overflow;
                        reset otherwise
            N: Set
            C: Set if borrow;
            reset otherwise
```

Example:
If the Accumulator contains l6H, the carry flag is set, the HL register pair contains 3433 H , and address 3433 H contains 05 H , after the execution of

SBC A, (HL)
the Accumulator will contain 10 H .

Operation: $A \leftarrow A \wedge s$
Format:
$\frac{\text { Opcode }}{\text { AND }} \quad \frac{\text { Operands }}{s}$

The s operand is any of r, $\mathrm{n},(\mathrm{HL})$, (IX+d) or (IY+d), as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register |  |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:


Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
& \text { reset otherwise } \\
Z: & \text { Set if result is zero; } \\
& \text { reset otherwise } \\
H: & \text { Set } \\
\text { P/V: } & \text { Set if parity even; } \\
& \text { reset otherwise } \\
\mathrm{N}: \quad & \text { Reset } \\
\mathrm{C}: & \text { Reset }
\end{aligned}
$$

Example:
If the B register contains $7 B H$ ( 0111 loll) and the Accumulator contains C 3 H (1100 0011) after the execution of

AND B
the Accumulator will contain 43 H (01000011).

Operation: $A \leftarrow A \vee s$
Format:

Opcode
OR

Operands
s

The s operand is any of r, $n$, (HL), (IX+d) or (IY+d), as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

OR r


OR n


F6


OR (HL)


OR (IX+d)


DD
B6


OR (IY+d)


FD


*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

Register $\underline{r}$

| B | 000 |
| :--- | :--- |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:

A logical oR operation is performed between the byte specified by the $s$ operand and the byte contained in the Accumulator; the result is stored in the Accumulator.

| INSTRUCTION | M CYCLES | T STATES | 4 MHZ E.T. |
| :---: | :---: | :---: | :---: |
| OR r | 1 | 4 | 1.00 |
| OR n | 2 | $7(4,3)$ | 1.75 |
| OR (HL) | 2 | $7(4,3)$ | 1.75 |
| OR (IX+d) | 5 | $19(4,4,3,5,3)$ | 4.75 |
| OR (IY+d) | 5 | $19(4,4,3,5,3)$ | 4.75 |

Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero;
reset otherwise
H: Reset
P/V: Set if parity even;
reset otherwise
N: Reset
C: Reset

Example:
If the $H$ register contains $48 \mathrm{H}(010001000)$ and the Accumulator contains 12 H ( 00010010 ) after the execution of

OR H
the Accumulator will contain 5AH (01011010).

Operation: $A \leftarrow A \oplus S$
Format:

Opcode
XOR

Operands
s

The s operand is any of $r, n,(H L),(I X+d)$ or (IY+d), as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

$\dot{*}$ identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register | $\underline{r}$ |
| :---: | ---: |
|  |  |
| B | 000 |
| D | 001 |
| E | 010 |
| H | 011 |
| L | 100 |
| A | 111 |

Description:
A logical exclusive-OR operation is performed between the byte specified by the s operand and the byte contained in the Accumulator; the result is stored in the Accumulator.

| INSTRUCTION | M CYCLES | T STATES | 4 MHZ E.T. |
| :---: | :---: | :---: | :---: |
| XOR r | 1 | 4 | 1.00 |
| XOR n | 2 | $7(4,3)$ | 1.75 |
| XOR (HL) | 2 | $7(4,3)$ | 1.75 |
| XOR (IX+d) | 5 | $19(4,4,3,5,3)$ | 4.75 |
| XOR (IY+d) | 5 | $19(4,4,3,5,3)$ | 4.75 |
| Condition Bits | Affected: |  |  |

```
    S: Set if result is negative;
        reset otherwise
    Z: Set if result is zero;
        reset otherwise
    H: Reset
P/V: Set if parity even;
        reset otherwise
        N: Reset
        C: Reset
```

Example:

If the Accumulator contains 96 H (10010110), after the execution of

XOR 5DH (Note: 5DH = 01011101)
the Accumulator will contain CBH (11001011).

Operation: A-s
Format:

Opcode
CP

Operands
s

The s operand is any of $r, n,(H L),(I X+d)$ or (IY+d), as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register | $\underline{r}$ |
| :--- | ---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:
The contents of the $s$ operand are compared with the contents of the Accumulator. If there is a true compare, the $Z$ flag is set. The execution of this instruction does not affect the contents of the Accumulator.

| INSTRUCTION | M CYCLES | T STATES | $4 \mathrm{MHZ} \mathrm{E.T}$. |
| :---: | :---: | :---: | :---: |
| CPr | 1 | 4 | 1.00 |
| CP n | 2 | $7(4,3)$ | 1.75 |
| C P (HL) | 2 | $7(4,3)$ | 1.75 |
| $C P(I X+d)$ | 5 | $19(4,4,3,5,3)$ | 4.75 |
| C P ( $\mathrm{I} Y+\mathrm{d}$ ) | 5 | $19(4,4,3,5,3)$ | 4.75 |

## Condition Bits Affected:

```
    S: Set if result is negative;
        reset otherwise
    Z: Set if result is zero;
        reset otherwise
    H: Set if borrow from
        Bit 4; reset otherwise
    P/V: Set if overflow;
        reset otherwise
    N: Set
    C: Set if borrow;
        reset otherwise
```


## Example:

If the Accumulator contains 63 H , the HL register pair contains 6000 H and memory location 6000 H contains 60 H , the instruction

CP (HL)
will result in the $P / V$ flag in the $F$ register being reset.

Operation: $r \leftarrow r+1$
Format:


Description:
Register $r$ is incremented. $r$ identifies any of the registers $A, B, C, D, E, H$ or $L$, assembled as follows in the object code.

| Register |  |
| :--- | :--- |
| A |  |
|  |  |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00

Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if $r$ was 7 FH before operation; reset otherwise
N: Reset
C: Not affected

Example:
If the contents of register $D$ are 2811 , after the execution of

## INC D

the contents of register D will be 29 H .
operation: $\quad(H L) \leftarrow(H L)+1$
Format:

Opcode
INC

Operands
(HL)

| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | 1 |  |  |  |  |  |

Description:
The byte contained in the address specified by the contents of the $H L$ register pair is incremented.

M CYCLES: 3 T STATES: $11(4,4,3) \quad 4$ MHZ E.T.: 2.75
Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry from Bit 3; reset otherwise
P/V: Set if (HL) was 7FH before operation; reset otherwise
N: Reset
C: Not Affected
Example:
If the contents of the $H L$ register pair are 3434 H , and the contents of address 3434 H are 82 H , after the execution of

INC (HL)
memory location 3434 H will contain 83 H .

Operation: $(I X+d) \leftarrow(I X+d)+1$
Format:


Description:
The contents of the Index Register IX (register pair IX) are added to a two's complement displacement integer d to point to an address in memory. The contents of this address are then incremented.

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3) 4 \mathrm{MHZ}$ E.T.: 5.75
Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if (IX+d) was 7FH before operation; reset otherwise
N: Reset
C: Not affected

## Example:

If the contents of the Index Register pair IX are 2020 H , and the memory location 2030 H contains byte 34 H , after the execution of

$$
\text { INC }(I X+10 H)
$$

the contents of menory location 2030 H will be 35 H .

Operation: $(\mid Y+d) \leftarrow(1 Y+d)+1$

## Format:

$\frac{\text { Opcode }}{\text { INC }} \quad \frac{\text { Operands }}{(I Y+d)}$


Description:
The contents of the Index Register IY (register pair IY) are added to a two's complement displacement integer d to point to an address in memory. The contents of this address are then incremented.

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3) 4$ MHZ E.T.: 5.75
Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if (IY+d) was 7FH before operation; reset otherwise
N: Reset
C: Not Affected

Example:
If the contents of the Index Register pair IY are 2020H, and the memory location 2030 H contain byte 34 H , after the execution of

## INC (IY+10H)

the contents of memory location 2030 H will be 35 H .

Operation: $m \leftarrow m-l$

## Format:

Opcode
DEC

Operands
m

The $m$ operand is any of $r$, (HL), (IX+d) or (IY+d), as defined for the analogous INC instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register |  | $\underline{r}$ |
| :---: | ---: | ---: |
| B |  | 000 |
| C | 001 |  |
| D | 010 |  |
| E | 011 |  |
| H | 100 |  |
| L |  | 101 |
| A |  | 111 |

## Description:

The byte specified by the $m$ operand is decremented.

| INSTRUCTION | M CYCLES | T States | $4 \mathrm{MHZ} \mathrm{E.T}$. |
| :---: | :---: | :---: | :---: |
| DEC r | 1 | 4 | 1.00 |
| DEC (HL) | 3 | 11(4,4,3) | 2.75 |
| DEC ( $\mathrm{IX}+\mathrm{d}$ ) | 6 | $23(4,4,3,5,4,3)$ | 5.75 |
| DEC ( $\mathrm{I} Y+\mathrm{d}$ ) | 6 | $23(4,4,3,5,4,3)$ | 5.75 |

Condition Bits Affected:

$$
\begin{aligned}
& \text { S: Set if result is negative; } \\
& \text { reset otherwise } \\
& \text { Z: Set if result is zero; } \\
& \text { reset otherwise } \\
& \text { H: Set if borrow from } \\
& \text { Bit 4, reset otherwise } \\
& \text { P/V: Set if m was } 80 \mathrm{H} \text { before } \\
& \text { operation; reset otherwise } \\
& \mathrm{N}: \quad \text { Set } \\
& \text { C: Not affected }
\end{aligned}
$$

Example:
If the $D$ register contains byte 2 AH , after the execution of

> DEC D
register D will contain 29 H .
-GENERAL PUPPOSE ARITHMETIC AND CPU CONTROL GROUPS-

Operation:

## Format:

Opcode
DAA

| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Description:

This instruction conditionally adjusts the Accumulator for BCD addition and subtraction operations. For addition (ADD, ADC, INC) or subtraction (SUB, SBC, DEC, NEG), the following table indicates the operation performed:

| OPERATION | C <br> BEFORE <br> DAA | HEX <br> VALUE <br> IN <br> UPPER <br> DIGIT <br> (bit <br> 7-4) | H <br> BEFORE <br> DAA | HEX <br> VALUE <br> IN <br> LOWER <br> DIGIT <br> (bit <br> 3-0) | NUMBER <br> ADDED <br> TO <br> BYTE | C <br> AFTER <br> DAA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\left.\begin{array}{l} \text { ADD } \\ \text { ADC } \\ I N C \end{array}\right\}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0-9 \\ & 0-8 \\ & 0-9 \\ & A-F \\ & 9-F \\ & A-F \\ & 0-2 \\ & 0-2 \\ & 0-3 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{gathered} 0-9 \\ A-F \\ 0-3 \\ 0-9 \\ A-F \\ 0-3 \\ 0-9 \\ A-F \\ 0-3 \end{gathered}$ | $\begin{aligned} & 00 \\ & 06 \\ & 06 \\ & 60 \\ & 66 \\ & 66 \\ & 60 \\ & 66 \\ & 66 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |
| $\left.\begin{array}{l} \text { SUB } \\ \text { SBC } \\ D E C \\ \text { NEG } \end{array}\right\}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0-9 \\ & 0-8 \\ & 7-F \\ & 6-F \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0-9 \\ & 6-F \\ & 0-9 \\ & 6-F \end{aligned}$ | $\begin{aligned} & 00 \\ & \text { FA } \\ & \text { A0 } \\ & 9 \text { A } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ |

Condition Bits Affected:

```
    S: Set if most significant bit
        of Acc. is l after operation;
        reset otherwise
    Z: Set if Acc. is zero after operation;
        reset otherwise
    H: See instruction
P/V: Set if Acc. is even parity after
        operation; reset otherwise
N: Not affected
C: See instruction
```

Example:
If an addition operation is performed between 15 ( $B C D$ ) and 27 ( $B C D$ ), simple decimal arithmetic gives this result:

15
$\begin{array}{r}+27 \\ \hline 42\end{array}$

But when the binary representations are added in the Accumulator according to standard binary arithmetic,

| 0001 | 0101 |
| ---: | ---: |
| +0010 | 0111 |
| 0011 | 1100 |

3C
the sun is anbiguous. The DAA instruction adjusts this result so that the correct $B C D$ representation is obtained:

$$
\begin{array}{rr}
0011 & 1100 \\
+0000 & 0110 \\
\hline 0100 & 0010
\end{array}=42
$$

operation: $\mathbf{A} \leftarrow \overline{\mathbf{A}}$

## Format:

Qpcode

CPL


Description:
The contents of the Accumulator (register A) are inverted ( $1^{\prime} s$ complement).

M CYCLES: 1 T STATES: 4 MHZ E.T.: 1.00

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Set
P/V: Not affected
N: Set
$C$ : Not affected
Example:
If the contents of the Accumulator are 10110100 , after the execution of

C PL
the Accumulator contents will be 01001011 .

Operation: $A \leftarrow 0-A$
Format:
Opcode
NEG


## Description:

The contents of the Accumulator are negated (two's complement). This is the same as subtracting the contents of the Accumulator from zero. Note that 80 H is left unchanged.

M CYCLES: 2 T STATES: 8(4,4) 4 MHZ E.T.: 2.00

Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Set if borrow from
Bit 4; reset otherwise
P/V: Set if Acc. was 80 H before operation; reset otherwise
$\mathrm{N}: \quad \mathrm{Set}$
C: Set if Acc. was not 00 H before operation; reset otherwise

Example:
If the contents of the Accumulator are

| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
NEG
the Accumulator contents will be

| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: $\quad \mathbf{C Y} \leftarrow \overline{\mathbf{C Y}}$
Format:
Opcode
CC F


Description:
The Carry flag in the $F$ register is inverted.
M CYCLES: 1 T STATES: 4 4 MHZ E.T.: 1.00

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Previous carry will be copied
P/V: Not affected
N: Reset
C: Set if CY was 0 before operation; reset otherwise

Operation: $\quad C Y \leftarrow 1$
Format:

$$
\begin{aligned}
& \text { Opcode } \\
& \text { SCF } \\
& \begin{array}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 1 & 0 & 1 & 1 & 1 \\
\hline
\end{array}
\end{aligned}
$$

## Description:

The Carry flag in the $F$ register is set.
M CYCLES: 1 T STATES: 4 4 MHZ E.T.: 1.00
Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Not affected
N: Reset
C: Set

Operation: -
Format:
Opcode
NOP

| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 00

Description:
The CPU performs no operation during this machine cycle.
M CYCLES: 1 T STATES: 4 4 MHZ E.T.: 1.00
Condition Bits Affected: None

Operation: -
Format:
Opcode
HALT

| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

76

Description:
The HALT instruction suspends CPU operation until a subsequent interrupt or reset is received. While in the halt state, the processor will execute NOP's to maintain memory refresh logic.

M CYCLES: 1 T STATES: 4 4 MHZ E.T.: 1.00
Condition Bits Affected: None

Operation: IFF $\leftarrow 0$
Format:


Description:
DI disables the maskable interrupt by resetting the interrupt enable flip-flops(IFFl and IFF2). Note that this instruction disables the maskable interrupt during its execution.

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00
Condition Bits Affected: None
Example:
When the CPU executes the instruction
DI
the maskable interrupt is disabled until it is subsequently re-enabled by an EI instruction. The CPU will not respond to an Interrupt Request (INT) signal.

Operation: $\operatorname{IFF} \leftarrow 1$

## Format:

Opcode
EI

| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

Description:
The enable interrupt instruction will set both interrupt enable flip flops (IFFl and IFF2) to a logic '1' allowing recognition of any maskable interrupt. Note that during the execution of this instruction and the following instruction, maskable interrupts will be disabled.

```
M CYClES: 1 T STATES: 4 4 MHZ E.T.: 1.00
Condition Bits Affected: None
```


## Example:

When the CPU executes instruction
EI
RETI
the maskable interrupt will be enabled after the execution of the RETI instruction.

Operation:
Format:


$$
\begin{array}{|lllllllll|l|}
\hline 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 \\
\hline
\end{array}
$$

Description:
The IM 0 instruction sets interrupt mode 0 . In this mode the interrupting device can insert any instruction on the data bus for execution by the CPU. The first byte of a multi-byte instruction is read during the interrupt acknowledge cycle. Subsequent bytes are read in by a normal memory read sequence.

M CYCLES: 2 T STATES: $8(4,4) \quad 4 \mathrm{MHZ}$ E.T.: 2.00

Condition Bits Affected: None

Operation: -
Format:


Description:
The IM instruction sets interrupt mode l. In this mode the processor will respond to an interrupt by executing a restart to location 0038 H .

M CYCLES: 2 T STATES: $8(4,4) \quad 4 \mathrm{MHZ}$ E.T.: 2.00
Condition Bits Affected: None

Operation: -
Format:
Opcode Operands
IM
2


ED

| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

5E

Description:
The $I M 2$ instruction sets the vectoreed interrupt mode 2. This mode allows an indirect call to any memory location by an 8 bit vector supplied from the peripheral device. This vector then becomes the least significant 8 bits of the indirect pointer while the $I$ register in the CPU provides the most significant 8 bits. This address points to an addreess in a vector table which is the starting address for the interrupt service routine.

M CYCLES: 2 T STATES: $8(4,4) \quad 4 \mathrm{MHZ}$ E.T.: 2.00
Condition Bits Affected: None
-16 BIT ARITH獚TIC GROUP-

Operation: $\mathrm{HL} \leftarrow \mathrm{HL}+$ ss
Format:

| Opcode | Operand |
| :---: | :---: |
| ADD | HL, ss |
| $0,0, \mathrm{~s}$ | $0 \quad 1$ |

Description:
The contents of register pair ss (any of register pairs $B C, D E, H L$ or $S P$ ) are added to the contents of register pair HL and the result is stored in HL. Operand ss is specified as follows in the assembled object code.

Register
Pair ss
BC 00
DE 01
HL 10
SP 11
M CYCLES: 3 T STATES: $11(4,4,3) \quad 4 \mathrm{MHZ}$ E.T.: 2.75

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Set if carry out of
Bit 11; reset otherwise
P/V: Not affected
N: Reset
C: Set if carry from
Bit 15 ; reset otherwise

Example:
If register pair $H L$ contains the integer 4242 H and register pair DE contains llllH, after the execution of ADD HL, DE
the HL register pair will contain 5353 H .

Operation: $H L \leftarrow H L+s s+C Y$
Format:


Description:
The contents of register pair ss (any of register pairs $B C, D E, H L$ or $S P$ ) are added with the Carry Flag (C flag in the F register) to the contents of register pair HL, and the result is stored in HL. Operand ss is specified as follows in the assembled object code.
$\frac{\text { Register }}{\text { Pair }}$ ss
BC 00
DE 01
HL $\quad 10$
SP 11
M CYCLES: 4 T STATES: $15(4,4,4,3) 4 \mathrm{MHZ}$ E.T.: 3.75

Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Set if carry out of
Bit ll; reset otherwise
P/V: Set if overflow;
reset otherwise
N: Reset
C: Set if carry from
Bit 15; reset otherwise

Example:
If the register pair BC contains 2222 H , register pair $H L$ contains 5437 H and the Carry Flag is set, after the execution of

ADC HL, BC
the contents of HL will be 765 AH .

## Operation: HL↔HL-ss-CY

Format:


Description:
The contents of the register pair ss (any of register pairs $B C, D E, H L$ or $S P$ ) and the Carry Flag ( $C$ flag in the F register) are subtracted from the contents of register pair HL and the result is stored in HL. Operand ss is specified as follows in the assembled object code.

| $\frac{\text { Register }}{\text { Pair }}$ |  |
| :--- | :--- |
|  | $\underline{s s}$ |
| BC | 00 |
| DE | 01 |
| HL | 10 |
| SP | 11 |

M CYCLES: 4 T STATES: $15(4,4,4,3) \quad 4 \mathrm{MHZ}$ E.T.: 3.75
Condition Bits Affected:

| S: | Set if result is negative; |
| ---: | :--- |
|  | reset otherwise |
| Z: | Set if result is zero; |
|  | reset otherwise |
| $H:$ | Set if a borrow from |
|  | Bit l2;reset otherwise |
| P/V: | Set if overflow; |
|  | reset otherwise |
| $N: \quad$ | Set |
| $C:$ | Set if borrow; |
|  | reset otherwise |

Example:
If the contents of the $H$ legister pair are 9999 H , the contents of register pair DE are llllly and the Carry Flag is set, after the execution of

SBC HL, DE
the contents of $H L$ will be 8887 H .

Operation: $I X \leftarrow I X+p p$
Format:


Description:
The contents of register pair pp (any of register pairs $B C, D E, I X$ or $S P$ ) are added to the contents of the Index Register IX, and the results are stored in IX. Operand pp is specified as follows in the assembled object code.


M CYCLES: 4 T STATES: $15(4,4,4,3) 4$ MHZ E.T.: 3.75

Condition Bits Affected:

| S: | Not affected |
| ---: | :--- |
| Z: | Not affected |
| H: | Set if carry out of |
| P/V: | Bit ll; reset otherwise |
| N: | Reset |
| C: | Set if carry from |
|  | Bit l5; reset otherwise |

## Example:

If the contents of Index Register IX are 333 H and the contents of register pair BC are 5555 H , after the execution of

$$
\mathrm{ADD} I X, B C
$$

the contents of $I X$ will be 8888 H .

Operation: $1 Y \leftarrow I Y+r r$
Format:


Description:
The contents of register pair re (any of register pairs $B C, D E, I Y$ or $S P$ ) are added to the contents of Index Register $I Y$, and the result is stored in IY. Operand rr is specified as follows in the assembled object code.

Register
Pair rr
BC 00
DE 01
IY $\quad 10$
SP $\quad 11$
M CYCLES: 4 T STATES: $15(4,4,4,3) \quad 4 \mathrm{MHZ}$ E.T.: 3.75

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Set if carry out of Bit 11; reset otherwise
P/V: Not affected
N: Reset
C: Set if carry from
Bit 15; reset otherwise

## Example:

If the contents of Index Register IY are 333 H and the contents of register pair BC are 555 H , after the execution of
ADD IY,BC
the contents of $I Y$ will be 8888 H .

Operation: ss $\leftarrow \mathrm{ss}+1$
Format:


Description:
The contents of register pair ss (any of register pairs $B C, D E, H L$ or $S P$ ) are incremented. Operand ss is specified as follows in the assembled object code.

Register
Pair ss
BC 00
DE 01
HL 10
SP 11
M CYCLES: 1 T STATES: 64 MHZ E.T. 1.50
Condition Bits Affected: None

Example:
If the register pair contains 1000 H , after the execution of

INC HL
HL will contain 1001 H .

Operation: $I X \leftarrow I X+1$

## Format:



Description:
The contents of the Index Register IX are incremented. M CYCLES: 2 T STATES: $10(4,6) \quad 4$ MHZ E.T.: 2.50

Condition Bits Affected: None

Example:
If the Index Register IX contains the integer 3300 H after the execution of

INC IX
the contents of Index Register IX will be 3301 H .

Operation: $I Y \leftarrow I Y+1$

## Format:

| Opcode | Operands |  |
| :---: | :---: | :---: |
| INC | IY |  |
| 1, $1,1,1,1,1,1,1,0,10$ |  | FD |
| 0 0 1 0 0 0 1 1 <br>         |  | 23 |

## Description:

The contents of the Index Register IY are incremented. M CYCLES: 2 T STATES: $10(4,6) \quad 4$ MHZ E.T.: 2.50

Condition Bits Affected: None

Example:
If the contents of the Index Register are 2977H, after the execution of

INC IY
the contents of Index Register IY will be 2978 H .

Operation: $s s \leftarrow s s-1$
Format:
$\frac{\text { Opcode }}{\text { DEC }} \quad \frac{\text { Operands }}{\text { ss }}$

| 0 | 0 | s | s | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:
The contents of register pair ss (any of the register pairs BC,DE,HL or SP) are decremented. Operand ss is specified as follows in the assembled object code.

Pair ss
BC 00
DE 01
HL $\quad 10$
SP 11

M CYCLES: 1 T STATES: $6 \quad 4 \mathrm{MHZ}$ E.T.: 1.50

Condition Bits Affected: None

Example:
If register pair HL contains l001H, after the execution of

DEC HL
the contents of HL will be 1000 H .

Operation: $I X \leftarrow I X-1$

## Format:



Description:
The contents of Index Register IX are decremented. M CYCLES: 2 T STATES: $10(4,6) \quad 4 \mathrm{MHZ}$ E.t.: 2.50

Condition Bits Affected: None

Example:
If the contents of Index Register IX are 2006H, after the execution of
DEC IX
the contents of Index Register IX will be 2005H.

Format:
Opcode
DEC $\quad \frac{\text { Operands }}{I Y}$
2B

Description:
The contents of the Index Register IY are decremented.
M CYCLES: 2 T STATES: $10(4,6) \quad 4 \mathrm{MHZ}$ E.T.: 2.50
Condition Bits Affected: None

Example:
If the contents of the Index Register IY are 7649 H , after the execution of
DEC IY
the contents of Index Register IY will be 7648 H .
-ROTATE AND SHIFT GROUP-

Operation:


Format:

$$
\frac{\text { Opcode }}{\text { RLCA }} \quad \text { Operands }
$$



## Description:

The contents of the Accumulator (register A) are rotated left one bit position. The sign bit (bit 7) is copied into the Carry Flag and also into bit 0 . Bit 0 is the least significant bit.

M CYCLES: 1 T STATES 44 MHZ E.T.: 1.00
Condition Bits Affected:

```
    S: Not affected
    Z: Not affected
    H: Reset
    P/V: Not affected
    N: Reset
    C: Data from Bit 7 of Acc.
```

Example:
If the contents of the Accumulator are

after the execution of
RLCA
the contents of the Accumulator and Cary Flag will be

| C | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

operation:


Format:
$\frac{\text { Opcode }}{\text { RLA }} \quad$ Operands

| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:
The contents of the Accumulator (register A) are rotated left one bit position through the Carry Flag. The previous content of the Carry Flag is copied into bit 0 . Bit 0 is the least significant bit.

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00
Condition Bits Affected:

```
    S: Not affected
    Z: Not affected
    H: Reset
P/V: Not affected
    N: Reset
    C: Data from Bit 7 of Acc.
```

Example:
If the contents of the Accumulator and the Carry flag are

after the execution of
RLA
the contents of the Accumulator and the Carry Flag will be

| C $\quad 7 \quad 6$ |
| :--- | | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | 1 |
| :--- |

Operation:


Format:
Opcode Operands
RRCA


Description:
The contents of the Accumulator (register A) are rotated right one bit position. Bit 0 is copied into the Carry Flag and also into bit 7. Bit 0 is the least significant bit.

M CYCLES: 1 T STATES: $4 \quad 4 \mathrm{MHZ}$ E.T.: 1.00

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Not affected
N: Reset
C: Data from Bit 0 of Acc.

Example:
If the contents of the Accumulator are
7
7 6

After the execution of
RRCA
the contents of the Accumulator and the Carry F1ag will be

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

Operation:


Format:

## Opcode Operands

RRA


Description:
The contents of the Accumulator (register A) are rotated right one bit position through the Carry Flag. The previous content of the Carry Flag is copied into bit 7 . Bit 0 is the least significant bit.

M CYCLES: 1 T STATES: $4 \quad 4$ MHZ E.T.: 1.00
Condition Bits Affected:

```
    S: Not affected
    Z: Not affected
    H: Reset
    P/V: Not affected
    N: Reset
    C: Data from Bit 0 of Acc.
```


## Example:

If the contents of the Accumulator and the Carry Flag are

| 7 6 5 4 3 2 1 0 $C$ <br> 1 1 1 0 0 0 0 1  |
| :--- |

after the execution of

RRA
the contents of the Accumulator and the Carry Flag will be

$$
\begin{array}{lllllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & C
\end{array}
$$

| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation:


Format:


Description:
The contents of register rere rotated left one bit position. The content of bit 7 is copied into the Cary Flag and also into bit 0. Operand r is specified as follows in the assembled object code:

| Register | $\underline{r}$ |
| :---: | :---: |
|  |  |
| B | 000 |
| C | 001 |
| D | 010 |
| H | 011 |
| L | 100 |
| A | 101 |

M CYCLES: 2 T STATES: $8(4,4) \quad 4 \mathrm{MHZ}$ E.T.: 2.00

```
                            S: Set if result is negative;
                        reset otherwise
            Z: Set if result is zero;
                        reset otherwise
                            H: Reset
P/V: Set if parity even;
                        reset otherwise
            N: Reset
            C: Data from Bit 7 of
                        source register
```

Example:
If the contents of register $r$ are
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
RLC r
the contents of register $r$ and the Carry Flag will be

| $C$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation:
Format:

(HL)
Opcode
RLC $\quad \frac{\text { Operands }}{\text { (HL) }}$


Description:
The contents of the memory address specified by the contents of register pair HL are rotated left one bit position. The content of bit 7 is copied into the Carry Flag and also into bit 0 . Bit 0 is the least significant bit.

M CYCLES: 4 T STATES: $15(4,4,4,3) 4$ MHZ E.T.: 3.75
Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Reset
P/V: Set if parity even; reset otherwise
N: Reset
C: Data from Bit 7 of source register

Example:
If the contents of the HL register pair are 2828 H , and the contents of memory location 2828 H are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

after the execution of
RLC (HL)
the contents of memory location 2828 H and the Carry Flag will be

| C | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation:


Format:
$\frac{\text { Opcode }}{\text { RLC }} \quad \frac{\text { Operands }}{(I X+d)}$


CB


06

## Description:

The contents of the memory address specified by the sum of the contents of the Index Register IX and a two's complement displacement integer d, are rotated left one bit position. The content of bit 7 is copied into the Carry Flag and also into bit 0 . Bit 0 is the least significant bit.

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3) 4$ MHZ E.T.: 5.75
Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Reset
P/V: Set if parity even;
reset otherwise
N: Reset
C: Data from Bit 7 of source register

Example:
If the contents of the Index Register IX are 1000H, and the contents of memory location 1022 H are

| 7 6 5 4 3 2 1 0 <br> 1 0 0 0 1 0 0 0 |
| :--- |

after the execution of
RLC ( $\mathrm{IX}+2 \mathrm{H}$ )
the contents of memory location 1002 H and the Carry Flag will be

C |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

Operation:


Format:
$\frac{\text { Opcode }}{\text { RLC }} \quad \frac{\text { Operands }}{(I Y+d)}$


Description:
The contents of the memory address specified by the sum of the contents of the Index Register IY and a two's complement displacement integer d are rotated left one bit position. The content of bit 7 is copied into the Carry Flag and also into bit 0. Bit 0 is the least significant bit.

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3) 4 \mathrm{MHZ}$ E.T.: 5.75

## Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
& \text { reset otherwise } \\
\text { Z: } & \text { Set if result is zero; } \\
& \text { reset otherwise } \\
H: & \text { Reset } \\
\text { P/V: } & \text { Set if parity even; } \\
& \text { reset otherwise } \\
\mathrm{N}: \quad & \text { Reset } \\
\mathrm{C}: \quad & \text { Data from Bit } 7 \text { of } \\
& \text { source register }
\end{aligned}
$$

Example:
If the contents of the Index Register IY are $1000 H$, and the contents of memory location 1002 H are

$$
\begin{array}{llllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array}
$$

| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of

RLC (IY+2H)
the contents of memory location 1002 H and the Carry Flag will be

| C |
| :--- | |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

Operation:


Format:

Opcode
RL

Operands
m

The moperand is any of $r,(H L)$, (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:

RL r


CB

RL (HL)


CB


RL ( IX+d)


RL (I Y + d)

*r identifies registers $B, C, D, E, H, L$ or A specified as follows in the assembled object code above:

| Register |  |  |
| :---: | :---: | :---: |
| B |  | 000 |
| C |  | 001 |
| D | 010 |  |
| E | 011 |  |
| H | 011 |  |
| L |  | 101 |
| A | 111 |  |

Description:
The contents of the $m$ operand are rotated left one bit position. The content of bit 7 is copied into the Carry Flag and the previous content of the Carry Flag is copied into bit 0 .

INSTRUCTION M CYCLES T STATES 4 MHZE.T.

| RL r | 2 | $8(4,4)$ | 2.00 |
| :--- | :--- | :--- | :--- | :--- |
| RL (HL) | 4 | $15(4,4,4,3)$ | 3.75 |
| RL (IX+d) | 6 | $23(4,4,3,5,4,3)$ | 5.75 |
| RL (IY+d) | 6 | $23(4,4,3,5,4,3)$ | 5.75 |

Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
& \text { reset otherwise } \\
\text { Z: } & \text { Set if result is zero; } \\
& \text { reset otherwise } \\
H: & \text { Reset } \\
\mathrm{P} / \mathrm{V}: & \text { Set if parity even; } \\
& \text { reset otherwise } \\
\mathrm{N}: & \text { Reset } \\
\mathrm{C}: \quad & \text { Data from Bit } 7 \text { of } \\
& \text { source register }
\end{aligned}
$$

Example:
If the contents of register $D$ and the Carry Flag are

after the execution of
RL D
the contents of register $D$ and the Carry Flag will be

| C | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Format:

Opcode
RRC

m

The m operand is any of r,(HL), (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:


RRC (IY+d)


FD


CB


OE
*r identifies registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object code above:

| Register | $\underline{r}$ |
| :---: | :--- |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:
The contents of operand mare rotated right one bit position. The content of bit 0 is copied into the Carry Flag and also into bit 7. Bit 0 is the least significant bit.

| INS | RUCTION | M | CYCLES | T STATES | 4 MHZ | E.T. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RRC | r | 2 |  | 8(4, 4) | 2.00 |  |
| RRC | ( HL ) | 4 |  | $15(4,4,4,3)$ | 3.75 |  |
| RRC | ( $\mathrm{IX}+\mathrm{d}$ ) | 6 |  | $23(4,4,3,5,4,3)$ | 5.75 |  |
| RRC | ( I Y + d) | 6 |  | $23(4,4,3,5,4,3)$ | 5.75 |  |

Condition Bits Affected:

```
            S: Set if result is negative;
                                reset otherwise
            Z: Set if result is zero;
                                reset otherwise
            H: Reset
P/V: Set if parity even;
                reset otherwise
                    N: Reset
                    C: Data from Bit 0 of
                        source register
```

Example:
If the contents of register $A$ are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of

RRC A
the contents of register $A$ and the Carry Flag will be

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $C$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation:


Format:

Opcode

RR

Operand
m

The $m$ operand is any of $r$, (HL), (IX+d), or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:


RR(IY+d)

*r identifies registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object code above:

| Register | $\underline{r}$ |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

## Description:

The contents of operand mare rotated right one bit position through the Carry flag. The content of bit 0 is copied into the Carry Flag and the previous content of the Carry Flag is copied into bit 7. Bit 0 is the least significant bit.

| INSTRUCTION |  | M | CYCLES | T STATES | 4 MHZ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RR | r | 2 |  | 8(4, 4) | 2.00 |
| RR | ( HL ) | 4 |  | $15(4,4,4,3)$ | 3.75 |
| RR | ( I X + d ) | 6 |  | $23(4,4,3,5,4,3)$ | 5.75 |
| R R | ( $\mathrm{I} Y+\mathrm{d}$ ) | 6 |  | $23(4,4,3,5,4,3)$ | 5.75 |

Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
& \text { reset otherwise } \\
Z: & \text { Set if result is zero; } \\
& \text { reset otherwise } \\
H: & \text { Reset } \\
\mathrm{P} / \mathrm{V}: & \text { Set if parity is even; } \\
& \text { reset otherwise } \\
\mathrm{N}: & \text { Reset } \\
\mathrm{C}: & \text { Data from Bit } 0 \text { of } \\
& \text { source register }
\end{aligned}
$$

Example:

If the contents of the $H L$ register pair are 4343 H , and the contents of memory location 4343 H and the Carry Flag are

$$
\begin{array}{lllllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & C
\end{array}
$$

| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
RR (HL)
the contents of location $4343 H$ and the Carry Flag will be


Operation: $\quad \frac{C Y-7 \leftarrow-0}{m} \leftarrow 0$
Format:

Opcode
SLA

Operands
m

The moperand is any of $r$, (HL), (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:

SLA r


CB


SLA (IIL)
26

SLA (IX+d)


SLA (IY+d)

*r identifies registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object code field above:

Register $\underline{r}$

| B | 000 |
| :--- | :--- |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:
An arithmetic shift left one bit position is performed on the contents of operand m. The content of bit 7 is copied into the Carry Flag. Bit 0 is the least significant bit.


$$
\begin{aligned}
& \text { S: } \text { Set if result is negative; } \\
& \text { Z: } \text { reset othervise } \\
& \text { Set if result is zero; } \\
& \text { II: } \text { Reset otherwise } \\
& \text { P/V: } \text { Set if parity is even; } \\
& \text { reset otherwise } \\
& \text { N: } \text { Reset } \\
& \text { C: Data from Bit } 7
\end{aligned}
$$

Example:
If the contents of register $L$ are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of

SLA L
the contents of register $L$ and the Carry Flag will be

| C | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: $\underset{m m 0}{7 \rightarrow C Y}$
Format:

Opcode
SRA

Operands

In

The moperand is any of $r$, (HL), (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:


$$
\text { SRA }(I Y+d)
$$



FD


CB


## $2 E$

*r identifies registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object code field above:

| Register | $\underline{r}$ |
| :---: | ---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

An arithmetic shift right one bit position is performed on the contents of operand m. The content of bit 0 is copied into the Carry Flag and the previous content of bit 7 is unchanged. Bit 0 is the least significant bit.

| INS | RUCTION | M | CYCLES | T STATES | 4 MHZ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SRA | r | 2 |  | 8(4, 4) | 2.00 |
| SRA | ( HL ) | 4 |  | $15(4,4,4,3)$ | 3.75 |
| SRA | ( $\mathrm{IX}+\mathrm{d}$ ) | 6 |  | $23(4,4,3,5,4,3)$ | 5.75 |
| SRA | ( I Y + d ) | 6 |  | $23(4,4,3,5,4,3)$ | 5.75 |

S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Reset
P/V: Set if parity is even; reset otherwise
N: Reset
C: Data from Bit 0 of source register

Example:
If the contents of the Index Register IX are 1000 H , and the contents of memory location 1003 H are

$$
\begin{array}{llllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array}
$$

| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
SRA (IX+3H)
the contents of memory location 1003 H and the Carry Flag will be

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $C$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation:


Format:

Opcode
SRL

Operands
m

The operand $m$ is any of $r$, (HL), (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:

SRL r


CB


SRL (HL)


CB

SRL (IX+d)

$C B$


SRL (IY+d)

*r identifies registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object code fields above:

| Register |  |
| :---: | ---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

## Description:

The contents of operand mare shifted right one bit position. The content of bit 0 is copied into the Carry Flag, and bit 7 is reset. Bit 0 is the least significant bit.


Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Reset } \\
\text { Z: } & \text { Set if result is zero; } \\
& \text { reset otherwise } \\
H: & \text { Reset } \\
\mathrm{P} / \mathrm{V}: & \text { Set if parity is even; } \\
& \text { reset otherwise } \\
\mathrm{N}: & \text { Reset } \\
\mathrm{C}: & \text { Data from Bit } 0 \text { of } \\
& \text { source register }
\end{aligned}
$$

Example:
If the contents of register $B$ are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
SRL B
the contents of register $B$ and the Carry Flag will be $\begin{array}{lllllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & c\end{array}$

| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Operation: <br> 

Format:


Description:
The contents of the low order four bits (bits $3,2,1$ and 0 ) of the memory location (HL) are copied into the high order four bits (7,6,5 and 4) of that same menory location; the previous contents of those high order four bits are copied into the low order four bits of the Accumulator (register A); and the previous contents of the low order four bits of the Accunulator are copied into the low order four bits of memory location (HL). The contents of the high order bits of the Accumulator are unaffected. Note: (HL) means the memory location specified by the contents of the HL register pair.

M CYCLES: 5 T STATES: $18(4,4,3,4,3) 4 \mathrm{MHZ}$ E.T.: 4.50

Condition Bits Affected:
S: Set if Acc. is negative after operation; reset otherwise
Z: Set if Acc. is zero after operation; reset otherwise
H: Reset
P/V: Set if parity of Acc. is even after operation; reset otherwise
N: Reset
C: Not affected

Example:
If the contents of the $H L$ register pair are 5000 H , and the contents of the Accumulator and memory location 5000 H are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$ Accumulator


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |

(5000H)
after the execution of
RLD
the contents of the Accumulator and memory location 5000 H will be

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |$\quad$ Accumulator

$$
\begin{array}{|l|l|l|l|l|l|l|l|}
\hline 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline 0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 \\
\hline
\end{array}
$$

( 5000 H )

Operation: $A$
Format:


Description:
The contents of the low order four bits (bits $3,2,1$ and 0 ) of memory location (HL) are copied into the low order four bits of the Accumulator (register A); the previous contents of the low order four bits of the Accumulator are copied into the high order four bits (7,6,5 and 4) of location (HL) ; and the previous contents of the high order four bits of (HL) are copied into the low order four bits of (HL). The contents of the high order bits of the Accumulator are unaffected. Note: (HL) means the memory location specified by the contents of the $H L$ register pair.

M CYCLES: 5 T STATES: $18(4,4,3,4,3) \quad 4 \mathrm{MHZ}$ E.T.: 4.50
Condition Bits Affected:
S: Set if Acc. is negative after operation; reset otherwise
Z: Set if Acc. is zero after operation; reset otherwise
H: Reset
P/V: Set if parity of Acc. is even after operation; reset otherwise
N: Reset
C: Not affected

Example:
If the contents of the $H L$ register pair are 5000 H , and the contents of the Accumulator and memory location 5000 H are

after the execution of

RRD
the contents of the Accumulator and memory location 5000 H will be

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 0 0 0 0 0 0 0$\quad$ Accumulator |  |  |  |  |  |  |  |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(5000H)
-BIT SET, RESET AND TEST GROUP-

Operation: $\mathbf{Z} \leftarrow \overline{\mathbf{r}}_{\mathbf{b}}$
Format:


Description:
This instruction tests Bit $b$ in register $r$ and sets the Z flag accordingly. Operands band rerespified as follows in the assembled object code:

| Bit Tested | b | Register | $\underline{r}$ |
| :---: | :---: | :---: | :---: |
| 0 | 000 | B | 000 |
| 1 | 001 | C | 001 |
| 2 | 010 | D | 010 |
| 3 | 011 | E | 011 |
| 4 | 100 | H | 100 |
| 5 | 101 | L | 101 |
| 6 | 110 | A | 111 |
| 7 | 111 |  |  |

M CYCLES: 2 T STATES: $8(4,4) \quad 4 \mathrm{MHZ}$ E.T.: 2.00
Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Unknown } \\
\text { Z: } & \text { Set if specified Bit is } \\
& 0 ; \text { reset otherwise } \\
\text { H: } & \text { Set } \\
\text { P/V: } & \text { Unknown } \\
\text { N: } & \text { Reset } \\
\text { C: } & \text { Not affected }
\end{aligned}
$$

Example:
If bit 2 in register $B$ contains 0 , after the execution of

BIT 2, B
the $Z$ flag in the $F$ register will contain 1 , and bit 2 in register $B$ will remain 0 . Bit 0 in register $B$ is the least significant bit.

## BIT b, [HL]

Operation: $\quad Z \leftarrow \overline{(H L)}_{b}$

## Format:

Opcode
BIT $\frac{\text { Operands }}{b,(H L)}$


| 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Description:

This instruction tests bit b in the memory location specified by the contents of the HL register pair and sets the $Z$ flag accordingly. Operand b is specified as follows in the assembled object code:

| Bit Tested | $\underline{b}$ |
| :---: | :---: |
|  |  |
| 0 | 000 |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

M CYCLES: 3 T STȦTES: $12(4,4,4) \quad 4$ MHZ E.T.: 3.00
Condition Bits Affected:

| S: | Unknown |
| ---: | :--- |
| Z: | Set if specified Bit is |
|  | 0 ; reset otherwise |
| H: | Set |
| P/V: | Unknown |
| H: | Reset |
| C: | Not affected |

## Example:

If the $H L$ register pair contains $4444 H$, and bit 4 in the memory location 444 H contains 1 , after the execution of

BIT 4, (HL)
the $Z$ flag in the $F$ register will contain 0 , and bit 4 in memory location 4444 H will still contain . (Bit 0 in memory location 4444 H is the least significant bit.)

Operation: $Z \leftarrow \overline{(\overline{X+d})_{b}}$

## Format:

| Opcode |  |
| :--- | :--- |
| BIT | $\frac{\text { Operands }}{b,(I X+d)}$ |


| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 1 |  |  |  |  |  |  |


| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |



Description:
This instruction tests bit $b$ in the memory location specified by the contents of register pair IX combined with the two's complement displacement $d$ and sets the $Z$ flag accordingly. Operand b is specified as follows in the assembled object code.

Bit Tested b

| 0 | 000 |
| :--- | :--- |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

M CYCLES: 5 T STATES: $20(4,4,3,5,4) \quad 4 \mathrm{MHZ}$ E.T.: 5.00
Condition Bits Affected:
S: Unknown
Z: Set if specified Bit is
0 ; reset otherwise

S: Unknown
Z: Set if specified Bit is
0 ; reset otherwise
H: Set
P/V: Unknown
N: Reset
C: Not affected
Example:
If the contents of Index Register IX are 2000 H , and bit 6 in memory location 2004 H contains 1 , after the execution of

BIT 6, (IX+4H)
the $Z$ flag in the $F$ register will contain 0 , and bit 6 in memory location 2004 H will still contain 1 . (Bit 0 in memory location 2004 H is the least significant bit.)

BIT b, (IY+d)

Operation: $\quad \mathbf{Z} \leftarrow \overline{(1 Y+d)_{b}}$

## Format:



## Description:

This instruction tests bit $b$ in the memory location specified by the contents of register pair IY combined with the two's complement displacement d and sets the $Z$ flag accordingly. Operand b is specified as follows in the assembled object code:

| Bit Tested | $\underline{b}$ |  |
| :---: | :---: | :---: |
|  |  | 000 |
| 1 |  | 001 |
| 2 |  | 010 |
| 3 |  | 011 |
| 4 |  | 100 |
| 5 | 110 |  |
| 6 |  | 111 |

M CYCLES: 5 T STATES: 20(4,4,3,5,4) 4 MHZ E.T.: 5.00

S: Unknown
Z: Set if specified Bit is 0 ; reset otherwise
H: Set
P/V: Unknown
N: Reset
C: Not affected
Example:
If the contents of Index Register are 2000 H , and bit 6 in memory 10 ation 2004 H contains 1 , after the execution of

$$
\text { BIT } 6,(I Y+4 H)
$$

the $Z$ flag in the $F$ register sill contain 0 , and bit 6 in memory location 2004 H will still contain 1 . (Bit 0 in memory location 2004 H is the least significant bit.)
b, r

Operation: $\mathbf{r b}_{b} \leftarrow \mathbf{1}$

## Format:

$\frac{\text { Opcode }}{\text { SET }} \quad \frac{\text { Operands }}{b, r}$


Description:
Bit b in register $r$ (any of registers $B, C, D, E, H, L$ or $A$ ) is set. Operands $b$ and $r$ are specified as follows in the assembled object code:

| Bit | $\underline{b}$ | Register | $\underline{r}$ |
| :---: | :---: | :---: | :---: |
| 0 | 000 | B | 000 |
| 1 | 001 | C | 001 |
| 2 | 010 | D | 010 |
| 3 | 011 | E | 011 |
| 4 | 100 | H | 100 |
| 5 | 101 | L | 101 |
| 6 | 110 | A | 111 |
| 7 | 111 |  |  |

M CYCLES: 2 T STATES: 8(4,4) 4 MHZ E.T.: 2.00
Condition Bits Affected: None

## Example:

After the execution of
SET 4, A
bit 4 in register A will be set. (Bit 0 is the least significant bit.)

# SET b, (HL) 

operation: $\quad(H L)_{b} \leftarrow 1$

## Format:

Opcode
SET $\frac{\text { Operands }}{b,(H L)}$


Description:
Bit b in the memory location addressed by the contents of register pair $H L$ is set. Operand b is specified as follows in the assembled object code:

| Bit Tested | $\underline{b}$ |
| :---: | :---: |
|  |  |
| 1 | 000 |
| 2 | 001 |
| 3 | 010 |
| 4 | 011 |
| 5 | 100 |
| 6 | 101 |
| 7 | 110 |
|  | 111 |

M CYCLES: 4 T STATES: $15(4,4,4,3) \quad 4$ MHZ E.T.: 3.75
Condition Bits Affected: None

Example:

If the contents of the $H L$ register pair are $3000 H$, after the execution of

$$
\text { SET } 4,(H L)
$$

bit 4 in memory location 3000 H will be l. (Bit 0 in memory location 3000 H is the least significant bit.)

Operation: $(I X+d)_{b} \leftarrow 1$

## Format:

| Opcode | $\frac{\text { Operands }}{\text { SET }} \quad$ (IX+d) |
| :--- | :--- |



CB


Description:
Bit b in the memory location addressed by the sum of the contents of the IX register pair and the two's complement integer d is set. Operand b is specified as follows in the assembled object code:

| Bit Tested | $\underline{b}$ |
| :---: | :---: |
|  |  |
| 0 | 000 |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3) \quad 4$ MHZ E.t.: 5.75

Condition Bits Affected: None

Example:
If the contents of Index Register are 2000 H , after the execution of

SET $0,(I X+3 H)$
bit 0 in memory location 2003 H will be l. (Bit 0 in memory location 2003 H is the least significant bit.)

Operation: $(\mid Y+d)_{b} \leftarrow 1$

## Format:

Opcode $\frac{\text { Operands }}{\text { SET (IY+d) }}$


Description:
Bit b in the memory location addressed by the sum of the contents of the $I Y$ register pair and the two's complement displacement d is set. Operand b is specified as follows in the assembled object code:

Bit Tested $\underline{b}$

| 0 | 000 |
| :--- | :--- |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3) 4 \mathrm{MHZ}$ E.T.:
5.75

Condition Bits Affected: None
Example:
If the contents of Index Register IY are 2000 H , after
the execution of

## SET $0,(\mathrm{I} Y+3 \mathrm{H})$

bit 0 in memory location 2003 H will be l. (Bit 0 in memory location 2003 H is the least significant bit.)

Operation: $\quad \mathbf{s}_{\mathbf{b}} \leftarrow \mathbf{0}$
Format:

Opcode
RES

Operands
b,m

Operand b is any bit (7 through 0) of the contents of the $m$ operand, (any of $r$, (HL), (IX+d) or (IY+d)) as defined for the analogous SET instructions. These various possible opcode-operand combinations are assembled as follows in the object code:


| Bit Reset | b | Register | $r$ |
| :---: | :---: | :---: | :---: |
| 0 | 000 | B | 000 |
| 1 | 001 | C | 001 |
| 2 | 010 | D | 010 |
| 3 | 011 | E | 011 |
| 4 | 100 | H | 100 |
| 5 | 101 | L | 101 |
| 6 | 110 | A | 111 |
| 7 | 111 |  |  |

Description:
Bit $b$ in operand $m$ is reset.

| INSTRUCTION | M CYCLES | T States | $4 \mathrm{MHZ} \mathrm{E} . \mathrm{T}$. |
| :---: | :---: | :---: | :---: |
| RES r | 4 | 8(4,4) | 2.00 |
| RES (HL) | 4 | 15(4,4,4,3) | 3.75 |
| RES ( $\mathrm{IX}+\mathrm{d}$ ) | 6 | 23(4,4,3,5,4,3) | 5.75 |
| RES ( $\mathrm{I} Y+\mathrm{d}$ ) | 6 | 23(4,4,3,5,4,3) | 5.75 |
| Condition Bits | Affected: | None |  |

Example:
After the execution of
RES 6,D
bit 6 in register $D$ will be reset. (Bit 0 in register $D$ is the least significant bit.)
-JUPP GROUP-

Operation: $P C \leftarrow n n$

## Format:

$\frac{\text { Opcode }}{J P} \quad \frac{\text { Operands }}{n n}$



Note: The first operand in this assembled object code is the low order byte of a 2-byte address.

Description:
Operand nn is loaded into register pair PC (Program Counter). The next instruction is fetched from the location designated by the new contents of the PC.

M CyCles: 3 T States: $10(4,3,3) \quad 4 \mathrm{MHZ}$ E.T.: 2.50
Condition Bits Affected: None

Operation: IF cc TRUE, PC $\leftarrow n n$
Format:


Note: The first $n$ operand in this assembled object code is the low order byte of a 2-byte memory address.

Description:
If condition $c c$ is true, the instruction loads operand nn into register pair PC (Program Counter), and the program continues with the instruction beginning at address nn. If condition cc is false, the Program Counter is incremented as usual, and the program continues with the next sequential instruction. Condition cc is programmed as one of eight status which corresponds to condition bits in the Flag Register (register F). These eight status are defined in the table below which also specifies the corresponding cc bit fields in the assembled object code.

| cc | CONDITION | $\begin{aligned} & \text { RELEVANT } \\ & \text { FLAG } \end{aligned}$ |
| :---: | :---: | :---: |
| 000 | NZ non zero | 2 |
| 001 | $Z \mathrm{zero}$ | $z$ |
| 010 | NC no carry | C |
| 011 | C carry | C |
| 100 | PO parity odd | P/V |
| 101 | PE parity even | P/V |
| 110 | P sign positive | S |
| 111 | M sign negative | S |

M CyCles: 3 T States: $10(4,3,3) \quad 4 \mathrm{MHZ}$ E.t.: 2.50
Condition Bits Affected: None
Example:
If the Carry Flag ( $C$ flag in the $F$ register) is set and the contents of address 1520 are 03 H , after the execution of

JP C, 1520 H
the Program Counter will contain 1520 H , and on the next machine cycle the CPU will fetch from address 1520 H the byte 03H.

Operation: $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{e}$
Format:


## Description:

This instruction provides for unconditional branching to other segments of a program. The value of the displacement e is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. This jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

M CYCLES: 3 T STATES: $12(4,3,5) \quad 4 \mathrm{MHZ}$ E.T.: 3.00
Condition Bits Affected: None
Example:
To jump forward 5 locations from address 480, the following assembly language statement is used:

JR \$+5
The resulting object code and final PC value is shown below:

Location
480
481
482
483
484
$485 \quad$ PC after jump

Operation: If $\mathbf{C}=\mathbf{0}$, continue
Format:

$$
\text { If } C=1, P C \leftarrow P C+e
$$



Description:
This instruction provides for conditional branching to other segments of a program depending on the results of a test on the Carry Flag. If the flag is equal to a ' 1 ', the value of the displacement $e$ is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the flag is equal to a' $0^{\prime}$, the next instruction to be executed is taken from the location following this instruction.

If condition is met:
M CYCLES: 3 T STATES: $12(4,3,5) \quad 4$ MHZ E.T. $: 3.00$
If condition is not met:
M CYCLES: 2 T STATES: 7(4,3) 4 MHZ E.T.: 1.75
Condition Bits Affected: None
Example:
The Carry Flag is set and it is required to jump back 4 locations from 480. The assembly language statement is:

$$
\text { JR C, } \$-4
$$

The resulting object code and final $P C$ value is shown below:

| Location | Instruction |
| :---: | :---: |
| 47 C | $\longleftarrow$ PC after jump |
| 47 D | - |
| 47 E | - |
| 47 F | - |
| 480 | 38 |
| 481 | FA ( $2^{\prime}$ s complement-6) |

NC, e

Operation: If $\mathbf{C}=1$, continue
If $C=0, P C \leftarrow P C+e$
Format:


Description:
This instruction provides for conditional branching to other segments of a program depending on the results of a test on the Carry Flag. If the flag is equal to " 0 ', the value of the displacement e is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the flag is equal to a ' $\mathrm{l}^{\prime}$, the next instruction to be executed is taken from the location following this instruction.

If the condition is met:
M CYCLES: 3 T STATES: $12(4,3,5) 4$ MHZ E.T.: 3.00
If the condition is not met:
M CYCLES: 7 T STATES: 7(4,3) 4 MHZ E.T.: 1.75
Condition Bits Affected: None
Example:
The Carry Flag is reset and it is required to repeat the jump instruction. The assembly language statement is:

JR NC, \$
The resulting object code and $P C$ after the jump are shown below:
Location
Instruction
480
$30 \longleftarrow P C$ after jump
481

Operation: If $\mathbf{Z}=0$, continue
If $Z=1, P C \leftarrow P C+e$
Format:


Description:
This instruction provides for conditional branching to other segments of a program depending on the results of a test on the Zero Flag. If the flag is equal to a ' $1^{\prime}$, the value of the displacement $e$ is added to the Program Counter ( $P C$ ) and the next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the Zero Flag is equal to a ' 0 ', the next instruction to be executed is taken from the location following this instruction.

If the condition is met:
M CYCLES: 3 T STATES: $12(4,3,5) \quad 4 \mathrm{MHZ}$ E.T.: 3.00
If the condition is not net:
M CYCLES: 2 T STATES: 7(4,3) 4 MHZ E.T.: 1.75
Condition Bits Affected: None
Example:
The Zero Flag is set and it is required to jump forward 5 locations from address 300. The following assembly language statement is used:

JR Z, \$ +5
The resulting object code and final $P C$ value is shown below:

| Location | Instruction |
| :--- | :--- |
| 300 | 28 |
| 301 | 03 |
| 302 | - |
| 303 | - |
| 304 | PC after jump |
| 305 |  |

Operation: If $Z=1$, continue
Format:


## Description:

This instruction provides for conditional branching to other segments of a program depending on the results of a test on the Zero Flag. If the flag is equal to a ' $0^{\prime}$, the value of the displacement $e$ is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the Zero Flag is equal to a ' $l^{\prime}$, the next instruction to be executed is taken from the location following this instruction.

If the condition is met:

M CYCLES: 3 T STATES: $12(4,3,5) \quad 4$ MHZ E.T.: 3.00
If the condition is not met:

M CYCLES: 2 T STATES: 7(4,3) 4 MHZ E.T.: 1.75
Condition Bits Affected: None

Example:
The Zero Flag is reset and it is required to jump back 4 locations from 480. The assembly language statement is:

> JR NZ, \$-4

The resulting object code and final $P C$ value is shown below:


Operation: $P C \leftarrow H L$

## Format:



Description:
The Program Counter (register pair PC) is loaded with the contents of the HL register pair. The next instruction is fetched from the location designated by the new contents of the PC.

M CYCLES: 1 T STATES: 4 4 MHZ E.T.: 1.00
Condition Bits Affected: None
Example:
If the contents of the Program Counter are 1000 H and the contents of the HL register pair are 4800 H , after the execution of

JP (HL)
the contents of the Program Counter will be 4800 H .

Operation: $P C \leftarrow I X$

## Format:



Description:
The Program Counter (register pair PC) is loaded with the contents of the IX Register Pair. The next instruction is fetched from the location designated by the new contents of the PC.

M CYCLES: 2 T STATES: $8(4,4) \quad 4$ MHZ E.T.: 2.00
Condition Bits Affected: None

## Example:

If the contents of the Program Counter are 1000 H , and the contents of the IX Register Pair are 4800 H , after the execution of

JP (IX)
the contents of the Program Counter will be 4800 H .

Operation: $P C \leftarrow I Y$

## Format:

$\frac{\text { Opcode }}{J P} \quad \frac{\text { Operands }}{\text { (IY) }}$


Description:

The Program Counter (register pair PC) is loaded with the contents of the IY Register Pair. The next instruction is fetched from the location designated by the new contents of the PC.

M CYCLES: 2 T STATES: $8(4,4) \quad 4$ MHZ E.T. 2.00
Condition Bits Affected: None

## Example:

If the contents of the Program Counter are 1000 H and the contents of the IY Register Pair are 4800 H , after the execution of

$$
J P \quad(I Y)
$$

the contents of the Program Counter will be 4800 H .

Operation: -
Format:
$\frac{\text { Opcode }}{\text { DJNZ }} \quad \frac{\text { Operand }}{e}$


10


Description:
This instruction is similar to the conditional jump instructions except that a register value is used to determine branching. The $B$ register is decremented and if a non zero value remains, the value of the displacement e is added to the Program Counter (PC). The next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the result of decrementing leaves $B$ with a zero value, the next instruction to be executed is taken from the location following this instruction.

If $\mathrm{B} \neq 0$ :
M CYCLES: 3 T STATES: $13(5,3,5) \quad 4 \mathrm{MHZ}$ E.T.: 3.25
If $\mathrm{B}=0$ :
M CYCLES: 2 T STATES: 8(5,3) 4 MHZ E.T.: 2.00
Condition Bits Affected: None
Example:

[^0](OUTBUF). It moves the bytes until it finds a CR, or until it has moved 80 bytes, whichever occurs first.

LD
LD
LD

LOOP:
LD
LD
C P
JR
INC
INC
DJNZ

B, 80
HL, Inbuf DE,Outbuf
; Set up counter ; Set up pointers

A, (HL)
(DE), A ODH Z, DONE HL DE LOOP

```
;Get next byte from
;input buffer
;Store in output buffer
;Is it a CR?
;Yes finished
;Increment pointers
;Loop back if 80
;bytes have not
;been moved
```

-CALL AND RETUPN GROUP-

Operation: $\quad(S P-1) \leftarrow P_{H}, \quad(S P-2) \leftarrow P C_{L}, P C \leftarrow n n$

## Format:



Note: The first of the two $n$ operands in the assembled object code above is the least significant byte of a two-byte memory address.

Description:
The current contents of the Program Counter (PC) are pushed onto the top of the external memory stack. The operands nn are then loaded into the PC to point to the address in memory where the first opcode of a subroutine is to be fetched. (At the end of the subroutine, a RETurn instruction can be used to return to the original program flow by popping the top of the stack back into the PC.) The push is accomplished by first decrementing the current contents of the Stack Pointer (register pair SP), loading the high-order byte of the PC contents into the memory address now pointed to by the SP; then decrementing $S P$ again, and loading the low-order byte of the PC contents into the top of stack. Note: Because this is a 3-byte instruction, the Program Counter will have been incremented by 3 before the push is executed.

M CYCLES: 5 T STATES: $17(4,3,4,3,3) \quad 4$ MHZ E.T. : 4.25

Condition Bits Affected: None

## Example:

If the contents of the Program Counter are 1 A 47 H , the contents of the Stack Pointer are 3002 H , and memory locations have the contents:

Location Contents
$1 \mathrm{~A} 47 \mathrm{H} \quad \mathrm{CDH}$
$1 \mathrm{~A} 48 \mathrm{H} \quad 35 \mathrm{H}$
$1 \mathrm{~A} 49 \mathrm{H} \quad 21 \mathrm{H}$
then if an instruction fetch sequence begins, the three-byte instruction CD $3521 H$ will be fetched to the CPU for execution. The mnemonic equivalent of this is

CALL 2135 H
After the execution of this instruction, the contents of memory address 3001 H will be 1 AH , the contents of address 3000 H will be 4 All , the contents of the Stack Pointer will be 3000 H , and the contents of the Program Counter will be 2135 H , pointing to the address of the first opcode of the subroutine now to be executed.

Operation: IF cc TRUE: (SP-I) $\leftarrow \mathrm{PC}_{H}$
Format:

| Opcode | Operands |
| :--- | :--- |
| CALL |  |
| c, nn |  |



Note: The first of the two $n$ operands in the assembled object code above is the least significant byte of the two-byte memory address.

Description:
If condition cc is true, this instruction pushes the current contents of the Program Counter (PC) onto the top of the external memory stack, then loads the operands $n n$ into $P C$ to point to the address in memory where the first opcode of a subroutine is to be fetched.
(At the end of the subroutine, a RETurn instruction can be used to return to the original progran flow by popping the top of the stack back into PC.) If condition cc is false, the Program Counter is incremented as usual, and the program continues with the next sequential instruction. The stack push is accomplished by first decrementing the current contents of the Stack Pointer (SP), loading the high-order byte of the $P C$ contents into the memory address now pointed to by SP; then decrementing $S P$ again, and loading the low-order byte of the $P C$ contents into the top of the stack. Note: Because this is a 3-byte instruction, the Program Counter will have been incremented by 3 before
the push is executed. Condition ccis programmed as one of eight status which corresponds to condition bits in the Flag Register (register F). These eight status are defined in the table below, which also specifies the corresponding cc bit fields in the assembled object code:

| cc | Condition | Relevant Flag |
| :---: | :---: | :---: |
| 000 | NZ non zero | Z |
| 001 | Z zero | Z |
| 010 | NC non carry | C |
| 011 | $C$ carry | C |
| 100 | PO parity odd | P/V |
| 101 | PE parity even | P/V |
| 110 | P sign positive | S |
| 111 | M sign negative | S |

If $c c$ is true:
M CYCLES: 5 T STATES: $17(4,3,4,3,3) \quad 4$ MHZ E.T.: 4.25
If cc is false:

M CYCLES: 3 T STATES: $10(4,3,3) \quad 4$ MHZ E.T. 2.50
Condition Bits Affected: None
Example:
If the $C$ Flag in the $F$ register is reset, the contents of the Program Counter are 1 A 47 H , the contents of the Stack Pointer are 3002 H , and memory locations have the contents:

Location Contents
$\begin{array}{ll}1 \mathrm{~A} 47 \mathrm{H} & \mathrm{D} 4 \mathrm{H} \\ 1 \mathrm{~A} 48 \mathrm{H} & 35 \mathrm{H} \\ 1 \mathrm{~A} 49 \mathrm{H} & 21 \mathrm{H}\end{array}$
then if an instruction fetch sequence begins, the three-byte instruction $043521 H$ will be fetched to the CPU for execution. The mnemonic equivalent of this is

CALL NC, 2135 H

After the execution of this instruction, the contents of memory address 3001 H will be lat, the contents of address 3000 H will be 4 AH , the contents of the Stack Pointer will be 3000 H , and the contents of the Program Counter will be 2135 H , pointing to the address of the first opcode of the subroutine now to be executed.

Operation: $P C_{L \leftarrow(S P)}, P C_{H} \leftarrow(S P+1)$

## Format:

Opcode
RET


C9

Description:
The byte at the memory location specified by the contents of the Stack Pointer (SP) register pair are moved to the low order eight bits of the Program Counter (PC). The $S P$ is now incremented and the byte at the memory location specified by the new contents of the SP are moved to the high order eight bits of the PC. The SP is now incremented again. The next op code following this instruction will be fetched from the memory location specified by the PC. This instruction is normally used to return to the main line program at the completion of a routine entered by a CALL instruction.

M CYCLES: 3 T STATES: $10(4,3,3) 4$ MHZ E.T.: 2.50
Condition Bits Affected: None
Examp1e:
If the contents of the Program Counter are 3535 H , the contents of the Stack Pointer are 2000 H , the contents of memory location 2000 H are B 5 H , and the contents of memory location 2001 H are 18 H , then after the execution of

## RET

the contetns of the Stack Pointer will be 2002 H and the contents of the Program Counter will be 18B5H, pointing to the address of the next program opcode to be fetched.

Operation: IF cc TRUE: $P C_{L} \leftarrow(S P), P C_{H} \leftarrow(S P+I)$

## Format:

| $\frac{\text { Opcode }}{\text { RET }}$ | $\frac{\text { Operand }}{\text { cc }}$ |
| :--- | :--- |
| 1 | 1 |

Description:
If condition cc is true, the byte at the memory location specified by the contents of the Stack Pointer (SP) register pair are moved to the low order eight bits of the Program Counter (PC). The $S P$ is now incremented and the byte at the memory location specified by the new contents of the $S P$ are moved to the high order eight bits of the PC. The SP is now incremented again. The next op code following this instruction will be fetched from the memory location specified by the PC. This instruction is normally used to return to the main line program at the completion of a routine entered by a CALL instruction. If condition cc is false, the PC is simply incremented as usual, and the program continues with the next sequential instruction. Condition cc is programmed as one of eight status which correspond to condition bits in the Flag Register (register F). These eight status are defined in the table below, which also specifies the corresponding cc bit fields in the assembled object code.

| cc | Condition | Relevant <br> Flag |
| :--- | :--- | :--- |
|  | NZ non zero | Z |
| 000 | Z zero | Z |
| 001 | NC noncarry | C |
| 010 | Corry | C |
| 011 | PO parity odd | P/V |
| 100 | PE parity even | P/V |
| 101 | P sign positive | S |
| 110 | M sign negative | S |
| 111 |  |  |

If cc is true:

```
M CYCLES: 3 T STATES: 11(5,3,3) 4 MHZ E.T.: 2.75
```

If cc is false:
M CYCLES: 1 T STATES: 54 MHZ E.T.: 1.25
Condition Bits Affected: None

Example:
If the $S$ flag in the $F$ register is set, the contents of the Program Counter are $3535 H$, the contents of the Stack Pointer are 2000 H , the contents of memory location 2000 H are B 5 H , and the contents of memory location 2001 H are 18 H , then after the execution of

RET M
the contents of the Stack Pointer will be 2002 H and the contents of the Program Counter will be 18 B 5 H , pointing to the address of the next program opcode to be fetched.

## Operation: Return from interrupt

## Format:

Opcode
RETI


Description:
This instruction is used at the end of a maskable interrupt service routine to:

1. Restore the contents of the Program Counter (PC) (analogous to the RET instruction)
2. To signal an $I / O$ device that the interrupt routine has been completed. The RETI instruction also facilitates the nesting of interrupts allowing higher priority devicess to temporarily suspend service of lower priority service routines. Note: This instruction does not enable interrupts which were disabled when the interrupt routine was entered. Before doing the RETI instruction, the enable interrupt instruction (EI) should be executed to allow recognition of interrupts after completion of the current service routine.

M CYCLES: 4 T STATES: $14(4,4,3,3) 4$ MHZ E.T.: 3.50
Condition Bits Affected: None

Example:

Given: Two interrupting devices, $A$ and $B$ connected in a daisy chain configuration with A having a higher priority than $B$.



B generates an interrupt and is acknowledged. (The interrupt enable out, IEO, of B goes low, blocking any lower priority devices from interrupting while $B$ is being serviced). Then $A$ generates an interrupt, suspending service of $B$. (The IEO of A goes' low' indicating that a higher priority device is being serviced.) The A routine is completed and a RETI is issued resetting the IEO of $A$, allowing the B routine to continue. A second RETI is issued on completion of the $B$ routine and the IEO of $B$ is reset (high) allowing lower priority devices interrupt access.

Operation: Return from non maskable interrupt
Format:

> Opcode

RETN

| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

ED

| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

45

## Description:

This instruction is used at the end of a non-maskable interrupt service routine to restore the contents of the Program Counter (PC) (analogous to the RET instruction). The state of IFF2 is copied back into IFFl so that maskable interrupts are enabled immediately following the RETN if they were enabled before the non-maskable interrupt.

M CYCLES: 4 T STATES: $14(4,4,3,3) \quad 4$ MHZ E.T.: 3.50
Condition Bits Affected: None
Example:
If the contents of the Stack Pointer are 1000 H and the contents of the Program Counter are 1 A 45 H when a non maskable interrupt (NMI) signal is received, the CPU will ignore the next instruction and will instead restart to memory address 0066 H . That is, the current Program Counter contents of 1 A 45 H will be pushed onto the external stack address of OFFFH and OFFEH, high order-byte first, and 0066 H will be loaded onto the Program Counter. That address begins an interrupt service routine which ends with RETN instruction. Upon the execution of RETN, the former Program Counter contents are popped off the external memory stack, low-order first, resulting in a Stack Pointer contents again of 1000 H . The program flow continues where it left off with an opcode fetch to address 1 A 45 H .
order-byte first, and 0066 H will be loaded onto the Program Counter. That address begins an interrupt service routine which ends with RETN instruction. Upon the execution of RETN, the former Program Counter contents are popped off the external memory stack, low-order first, resulting in a Stack Pointer contents again of 1000 H . The program flow continues where it left off with an opcode fetch to address la45H.
p

Operation: $(S P-1) \leftarrow P C_{H},(S P-2) \leftarrow P C_{L}, P C_{H} \leftarrow 0, P C_{L} \leftarrow P$
Format:


## Description:

The current Program Counter (PC) contents are pushed onto the external memory stack, and the page zero memory location given by operand $p$ is loaded into the PC. Program execution then begins with the opcode in the address now pointed to by PC. The push is performed by first decrementing the contents of the Stack Pointer (SP), loading the high-order byte of PC into the memory address now pointed to by $S P$, decrementing $S P$ again, and loading the low-order byte of $P C$ into the address now pointed to by SP. The ReSTart instruction allows for a jump to one of eight addresses as shown in the table below. The operand $p$ is assembled into the object code using the corresponding $T$ state. Note: Since all addresses are in page zero of memory, the high order byte of PC is loaded with 00H. The number selected from the "p" column of the table is loaded into the low-order byte of PC.

| p |  |
| :--- | :--- |
| 00 H |  |
| 0 | 000 |
| 08 H | 001 |
| 10 H | 010 |
| 18 H | 011 |
| 20 H | 100 |
| 28 H | 101 |
| 30 H | 110 |
| 38 H | 111 |

M CYCLES: 3 T STATES: 11(5,3,3) 4 MHZ E.T.: 2.75

Example:
If the contents of the Program Counter are 15 B 3 H , after the execution of

$$
\text { RST } 18 \mathrm{H} \quad(\text { Object code } 1101111)
$$

the PC will contain $0018 H$, as the address of the next opcode to be fetched.
-INPUT AND OUTPUT GROUP-

Operation: $A \leftarrow(n)$
Format:


## Description:

The operand $n$ is placed on the bottom half (A0 through A7) of the address bus to select the I/O device at one of 256 possible ports. The contents of the Accumulator also appear on the top half (A8 through A15) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written into the Accumulator (register A) in the CPU.

M CYCLES: 3 T STATES: $11(4,3,4) \quad 4$ MHZ E.T.: 2.75
Condition Bits Affected: None
Example:

If the contents of the Accumulator are $23 H$ and the byte 7BH is available at the peripheral device mapped to I/O port address 01H, then after the execution of

IN $\mathrm{A},(01 \mathrm{H})$
the Accumulator will contain 7 BH .

Operation: $r \leftarrow(C)$
Format:


Description:
The contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the I/O device at one of 256 possible ports. The contents of Register $B$ are placed on the top half (A8 through A15) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written into register $r$ in the CPU. Register $r$ identifies any of the CPU registers shown in the following table, which also shows the corresponding $3-b i t$ "r" field for each. The flags will be affected, checking the input data.

| Reg |  |  |
| :--- | :--- | :--- |
|  |  |  |
| B |  | 000 |
| C |  | 001 |
| D |  | 010 |
| E |  | 011 |
| H |  | 100 |
| L |  | 101 |
| A |  | 111 |

M CYCLES: 3 T STATES: $12(4,4,4) 4 \mathrm{MHZ}$ E.T.: 3.00

Condition Bits Affected:

```
    S: Set if input data is negative;
    reset otherwise
    Z: Set if input data is zero;
        reset otherwise
    H: Reset
P/V: Set if parity is even;
        reset otherwise
    N: Reset
    C: Not affected
```

Example:
If the contents of register $C$ are 07 H , the contents of register $B$ are $10 H$, and the byte $7 B H$ is available at the peripheral device mapped to $I / O$ port address 07 H , then after the execution of

IN $D,(C)$

Operation: $(H L) \leftarrow(C), B \leftarrow B-1, H L \leftarrow H L+1$
Format:
Opcode
INI


Description:
The contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the I/O device at one of 256 possible ports. Register B may be used as a byte counter, and its contents are placed on the top half (A8 through Al5) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written to the CPU. The contents of the HL register pair are then placed on the address bus and the input byte is written into the corresponding location of memory. Finally the byte counter is decremented and register pair $H L$ is incremented.

M CYCLES: 4 T STATES: $16(4,5,3,4) \quad 4 \mathrm{MHZ}$ E.T.: 4.00
Condition Bits Affected:
S: Unknown
Z: Set if $\mathrm{B}-1=0$;
reset otherwise
H: Unknown
P/V: Unknown
N: Set
C: Not affected
Example:
If the contents of register $C$ are 07 H , the contents of register $B$ are $10 H$, the contents of the $H L$ register pair are 1000 H , and the byte 7 BH is available at the peripheral device mapped to $I / 0$ port address 07 H , then
after the execution of

## INI

memory location 1000 H will contain 7 BH , the HL register pair will contain 1001 H , and register $B$ will contain OFH.

Operation: $\quad(H L) \leftarrow(C), B \leftarrow B-1, H L \leftarrow H L+1$
Format:

## Opcode

INIR


Description:
The contents of register $C$ are placed on the bottom half (A0 through A7) of the address bus to select the I/O device at one of 256 possible ports. Register B is used as a byte counter, and its contents are placed on the top half (A8 through Al5) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written to the CPU. The contents of the HL register pair are placed on the address bus and the input byte is written into the corresponding location of memory. Then register pair HL is incremented, the byte counter is decremented. If decrementing causes $B$ to go to zero, the instruction is terminated. If $B$ is not zero, the $P C$ is decremented by two and the instruction repeated. Interrupts will be recognized and two refresh cycles will be executed after each data transfer. Note that if B is set to zero prior to instruction execution, 256 bytes of data will be input.

If $B \neq 0$ :

M CYCLES: 5 T STATES: $21(4,5,3,4,5) \quad 4$ MHZ E.T.: 5.25

If $B=0$ :

M CYCLES: 4 T STATES: $16(4,5,3,4) \quad 4 \mathrm{MHZ}$ E.T.: 4.00

Condition Bits Affected:

| S: | Unknown |
| ---: | :--- |
| Z: | Set |
| H: | Unknown |
| P/V: | Unknown |
| N: | Set |
| C: | Not affected |

Example:
If the contents of register $C$ are $07 H$, the contents of register $B$ are $03 H$, the contents of the HL register pair are $1000 H$, and the following sequence of bytes are available at the peripheral device mapped to $I / 0$ port of address 07H:

51H
A9H
03H
then after the execution of

## INIR

the HL register pair will contain 1003 H , register B will contain zero, and memory locations will have contents as follows:

| Location | Contents |
| :--- | :--- |
|  |  |
| 1000 H | 51 H |
| 1001 H | A 9 H |
| 1002 H | 03 H |

Operation: $(H L) \leftarrow(C), B \leftarrow B-1, H L \leftarrow H L-1$
Format:

## Opcode

IND


Description:
The contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the $1 / 0$ device at one of 256 possible ports. Register B may be used as a byte counter, and its contents are placed on the top half (A8 through Al5) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written to the CPU. The contents of the HL register pair are placed on the address bus and the input byte is written into the corresponding location of memory. Finally the byte counter and register pair HL are decremented.

M CYCLES: 4 T STATES: 16(4,5,3,4) 4 MHZ E.T.: 4.00

Condition Bits Affected:
S: Unknown
Z: Set if $B-1=0$;
reset otherwise
H: Unknown
P/V: Unknown
N: Set
C: Not affected
Example:
If the contents of register $C$ are 07 H , the contents of register $B$ are 10 H , the contents of the HL register pair are 1000 H , and the byte 7 BH is available at the
peripheral device mapped to $I / 0$ port address $07 H$, then after the execution of

IND
memory location 1000 H will contain 7 BH , the HL register pair will contain OFFFH, and register $B$ will contain 0FH.

Operation: $\quad(H L) \leftarrow(C), B \leftarrow B-1, H L \leftarrow H L-1$

## Format:

Opcode
INDR


Description:
The contents of register $C$ are placed on the bottom half (A0 through A7) of the address bus to select the I/O device at one of 256 possible ports. Register B is used as a byte counter, and its contents are placed on the top half (A8 through A15) of the address.bus at this time. Then one byte from the selected port is placed on the data bus and written to the CPU. The contents of the $H L$ register pair are placed on the address bus and the input byte is written into the corresponding location of memory. Then $H L$ and the byte counter are decremented. If decrementing causes $B$ to go to zero, the instruction is terminated. If $B$ is not zero, the PC is decremented by two and the instruction repeated. Interrupts will be recognized and two refresh cycles will be executed after each data transfer. Note that if B is set to zero prior to instruction execution, 256 bytes of data will be input.

If $B \neq 0$ :
M CyCLES: 5 T STATES:21(4,5,3,4,5) 4 MHZ E.T.: 5.25
If $B=0$ :
M CYCLES: 4 T STATES: $16(4,5,3,4) \quad 4 \mathrm{MHZ}$ E.T.: 4.00

| S: | Unknown |
| ---: | :--- |
| Z: | Set |
| H: | Unknown |
| P/V: | Unknown |
| N: | Set |
| C: | Not affected |

Example:
If the contents of register $C$ are $07 H$, the contents of register $B$ are $03 H$, the contents of the HL register pair are 1000 H , and the following sequence of bytes are available at the peripheral device mapped to $I / 0$ port address 07H:

51H
A9H
O3H
then after the execution of

INDR
the HL register pair will contain OFFDH, register B will contain zero, and memory locations will have contents as follows:

Location Contents
OFFEH 03H
OFFFH A9H
1000 H 51 H

Operation: $(n) \leftarrow A$

## Format:



Description:


The operand $n$ is placed on the bottom half (A0 through A7) of the address bus to select the $I / 0$ device at one of 256 possible ports. The contents of the Accumulator (register A) also appear on the top half (A8 through Al5) of the address bus at this time. Then the byte contained in the Accumulator is placed on the data bus and written into the selected peripheral device.

M CYCLES: 3 T STATES: 11(4,3,4) 4 MHZ E.T.: 2.75
Condition Bits Affected: None

## Example:

If the contents of the Accumulator are 23 H , then after the execution of
OUT (01H),A
the byte 23 H will have been written to the peripheral device mapped to $I / 0$ port address 01H.

## ロபТ [C], r

Operation: (C) $\leftarrow r$
Format:


Description:
The contents of register $C$ are placed on the bottom half (A0 through A7) of the address bus to select the $1 / 0$ device at one of 256 possible ports. The contents of Register $B$ are placed on the top half (A8 through Al5) of the address bus at this time. Then the byte contained in register $r$ is placed on the data bus and written into the selected peripheral device. Register r identifies any of the CPU registers shown in the following table, which also shows the corresponding 3-bit "r" field for each which appears in the assembled object code:

| Register |  |
| :--- | :--- |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

M CYCLES: 3 T STATES: $12(4,4,4) \quad 4 \mathrm{MHZ}$ E.T.: 3.00

## Condition Bits Affected: None

Example:
If the contents of register $C$ are $01 H$ and the contents of register $D$ are 5 AH , after the execution of

OUT (C),D
the byte $5 A H$ will have been written to the peripheral device mapped to $I / O$ port address 01H.

Operation: $(C) \leftarrow(H L), B \leftarrow B-1, H L \leftarrow H L+1$
Format:
Opcode
OUTI


ED


A3

Description:
The contents of the $H L$ register pair are placed on the address bus to select a location in memory. The byte contained in this memory location is temporarily stored in the CPU. Then, after the byte counter (B) is decremented, the contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the $I / O$ device at one of 256 possible ports. Register $B$ may be used as a byte counter, and its decremented value is placed on the top half (A8 through Al5) of the address bus. The byte to be output is placed on the data bus and written into selected peripheral device. Finally the register pair HL is incremented.

M CYCLES: 4 T STATES: $16(4,5,3,4) \quad 4 \mathrm{MHZ}$ E.T.: 4.00
Condition Bits Affected:

| S: | Unknown |
| ---: | :--- |
| Z: | Set if $B-1=0$; |
| H: | reset otherwise |
| P/V $:$ | Unknown |
| N: | Set |
| C: | Not affected |

Example:
If the contents of register $C$ are 07 H , the contents of register $B$ are 10 H , the contents of the HL register pair are 1000 H , and the contents of memory address 1000 H are

59H, then after the execution of OUTI
register $B$ will contain OFH, the HL register pair will contain 1001H, and the byte 59 H will have been written to the peripheral device mapped to $1 / 0$ port address 07 H .

Operation: $\quad(C) \leftarrow(H L), B \leftarrow B-1 \backslash H L \leftarrow H L+1$

## Format:

Opcode
OTIR


ED


B3

Description:
The contents of the $H L$ register pair are placed on the address bus to select a location in memory. The byte contained in this memory location is temporarily stored in the CPU. Then, after the byte counter (B) is decremented, the contents of register $C$ are placed on the bottom half (A0 through A7) of the address bus to select the I/O device at one of 256 possible ports. Register $B$ may be used as a byte counter, and its decremented value is placed on the top half (A8 through Al5) of the address bus at this time. Next the byte to be output is placed on the data bus and written into the selected peripheral device. Then register pair HL is incremented. If the decremented $B$ register is not zero, the Program Counter (PC) is decremented by 2 and the instruction is repeated. If $B$ has gone to zero, the instruction is terminated. Interrupts will be recognized and two refresh cycles will be executed after each data transfer. Note that if $B$ is set to zero prior to instruction execution, the instruction will output 256 bytes of data.

If $\mathrm{B} \neq 0$ :
M CyCLES: 5 T STATES: 21(4,5,3,4,5) 4 MHZ E.T.: 5.25
If $B=0$ :
M CYCLES: 4 T STATES: $16(4,5,3,4) 4 \mathrm{MHZ}$ E.T.: 4.00

## Condition Bits Affected:

| S: | Unknown |
| ---: | :--- |
| Z: | Set |
| H: | Unknown |
| P/V: | Unknown |
| N: | Set |
| C: | Not affected |

Example:
If the contents of register $C$ are 07 H , the contents of register $B$ are 03 H , the contents of the HL register pair are 1000 H , and memory locations have the following contents:

| Location | Contents |
| :--- | :---: |
| 1000 H | 51 H |
| 1001 H | A9H |
| 1002 H | 03 H |
| then after the execution of |  |
| OTIR |  |

the HL register pair will contain 1003 H , register B will contain zero, and a group of bytes will have been written to the peripheral device mapped to I/O port address 07 H in the following sequence:

51H
A9H
03H
operation: $\quad(C) \leftarrow(H L), \quad B \leftarrow B-1, H L \leftarrow H L-1$

## Format:

Opcode
OUTD


ED


Description:
The contents of the $H L$ register pair are placed on the address bus to select a location in memory. The byte contained in this memory location is temporarily stored in the CPU. Then, after the byte counter (B) is decremented, the contents of register $C$ are placed on the bottom half (A0 through A7) of the address bus to select the I/O device at one of 256 possible ports. Register $B$ may be used as a byte counter, and its decremented value is placed on the top half (A8 through A15) of the address bus at this time. Next the byte to be output is placed on the data bus and written into the selected peripheral device. Finally the register pair HL is decremented.

M CYCLES: 4 T STATES: $16(4,5,3,4) \quad 4 \mathrm{MHZ}$ E.T.: 4.00

## Condition Bits Affected:

| S: | Unknown |
| ---: | :--- |
| Z: | Setif B-1=0; |
| H: | reset otherwise |
| P/V: | Unknown |
| N: | Set |
| C: | Not affected |

## Example:

If the contents of register $C$ are 07 H , the contents of
register $B$ are $10 H$, the contents of the HL register pair are 1000 H , and the contents of memory location 1000 H are 59 H , after the execution of

OUTD
register $B$ will contain 0FH, the HL register pair will contain 0FFFH, and the byte $59 H$ will have been written to the peripheral device mapped to $I / 0$ port address 07 H .

Operation: $(C) \leftarrow(H L), B \leftarrow B-1, H L \leftarrow H L-1$
Format:

$$
\frac{\text { Opcode }}{\text { OTDR }}
$$



## ED

BB

Description:
The contents of the $H L$ register pair are placed on the address bus to select a location in memory. The byte contained in this memory location is temporarily stored in the CPU. Then, after the byte counter (B) is decremented, the contents of register $C$ are placed on the bottom half (A0 through A7) of the address bus to select the $I / 0$ device at one of 256 possible ports. Register $B$ may be used as a byte counter, and its decremented value is placed on the top half (A8 through A15) of the address bus at this time. Next the byte to be output is placed on the data bus and written into the selected peripheral device. Then register pair HL is decremented and if the decremented $B$ register is not zero, the Program Counter (PC) is decremented by 2 and the instruction is repeated. If b has gone to zero, the instruction is terminated. Interrupts will be recognized and two refresh cycles will be executed after each data transfer. Note that if $B$ is set to zero prior to instruction execution, the instruction will output 256 bytes of data.

If $B \neq 0$ :
M CYCLES: 5 T STATES: $21(4,5,3,4,5) \quad 4$ MHZ E.T.: 5.25
If $B=0$ :
M CYCLES: 4 T STATES: $16(4,5,3,4) \quad 4$ MHZ E.T.: 4.00

## Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Unknown } \\
\text { Z: } & \text { Set } \\
H: & \text { Unknown } \\
\mathrm{P} / \mathrm{V}: & \text { Unknown } \\
\mathrm{N}: & \text { Set } \\
\mathrm{C}: & \text { Not affected }
\end{aligned}
$$

Example:
If the contents of register $C$ are 07 H , the contents of register $B$ are 03 H , the contents of the HL register pair are 1000 H , and memory locations have the following contents:

Location Contents
OFFEH 51H
0FFFH A9H
$1000 \mathrm{H} \quad 03 \mathrm{H}$
then after the execution of
OTDR
the HL register pair will contain OFFDH, register B will contain zero, and a group of bytes will have been written to the peripheral device mapped to I/O port addres 07 H in the following sequence:

03H
A9H
51 H
ALPHABETICAL
ASSEMBLY MNEMONIC OPERATION ..... PAGE
ADC HL,ss Add with Carry Reg. pair ss to HL ..... 149
ADC A,s Add with carry operand s to Acc. ..... 108
ADD A, n Add value $n$ to Acc. ..... 102
ADD A,r Add Reg. $r$ to Acc. ..... 100
ADD A, (HL) Add location (HL) to Acc. ..... 103
ADD A, (IX+d) Add location (IX+d) to Acc ..... 104
ADD A, (IY+d) Add location (IY+d) to Acc. ..... 106
ADD HL,ss Add Reg. pair ss to HI ..... 147
ADD IX,PP Add Reg. pair pp to IX ..... 153
ADD IY,rr Add Reg. pair rr to IY ..... 155
AND s Logical "AND' of operand s and Acc. ..... 114
BIT b, (HL) Test BIT b of location (HL) ..... 205
BIT $b,(I X+d)$ Test BIT b of location (IX+d) ..... 207
BIT b, (IY+d) Test BIT b of location (IY+d) ..... 209
BIT b, r Test BIT b of Reg. r ..... 203
CALL cc,nn Call subroutine at location nn if condition cc is true ..... 240
CALL nn Unconditional call subroutine at location $n n$ ..... 238
CC F Complement carry flag ..... 137
CPs Compare operand s with Acc. ..... 120
CPD Compare location (HL) and Acc.CPDRdecrement $H L$ and $B C$95
Compare location (HL) and Acc.decrement $H L$ and $B C$,repeat until $B C=0$97
C PI Compare location (HL) and Acc.increment $H L$ and decrement $B C$.91
C PIR Compare location (HL) and Acc.increment $H L$, decrement $B C$repeat until $B C=0$93
C PL Complement Acc. ( $1^{\prime} s$ comp) ..... 134
DAA Decimal adjust Acc. ..... 132
DEC m Decrement operand m ..... 129DEC IXDEC IYDecrement IX161DEC ssDIDJNZ e
EIDecrement IY162
Decrement Reg. pair ss ..... 160
Disable interrupts ..... 141
Decrement $B$ and Jump relative if $B \neq 0$ ..... 235
Enable interrupts ..... 142
EX (SP), HL Exchange the location (SP)and HL80
EX (SP), IX Exchange the location (SP) and IX ..... 81
EX (SP), IY Exchange the location (SP)and IY82
EX AF, AF ${ }^{\circ}$ Exchange the contents of $A F$ and $A F^{\prime}$ ..... 78
EX DE,HL Exchange the contents of $D E$ and $H L$ ..... 77EXX
HALT HALT (wait for interrupt or reset) ..... 140
Exchange the contents ofBC,DE,HL with contents ofBC', DE', HL' respectively79
IM 0 Set interrupt mode 0 ..... 143
IM 1 Set interrupt mode 1 ..... 144
IM 2 Set interrupt mode 2 ..... 145
IN A, (n) Load the Acc. with
input from device n ..... 253
IN r, (C)input from device (C)254
INC (HL) Increment location (HL) ..... 124
INC IX Increment IX ..... 158
INC (IX+d) Increment location (IX+d) ..... 125
INC IY Increment IY ..... 159INC (IY+d)INC rINC ssIND
INDR
IN I
input from port (C);
input from port (C); and increment $H L$ and decrement $B$ ..... 256
INIR
JP (HL)JP (IX)
JP (IY)
JP nn
JR C, e
JR NC, e
Increment location (IY+d) ..... 127
Increment Reg. r ..... 122
Increment Reg. pair ss ..... 157
Load location (HL) with input from port (C), decrement $H L$ and $B$ ..... 260
Load location (HL) with input from port (C), decrement $H L$ and decrement $B$, repeat until $B=0$ ..... 262
Load location (HL) with input from port (C), increment $H L$ and decrement $B$, repeat until $B=0$ ..... 258
Unconditional Jump to (HL) ..... 232
Unconditional Jump to (IX) ..... 233
Unconditional Jump to (IY) ..... 234

$J P c c, n n$
JPcc,nn Jump to location nn
if condition cc is true ..... 221
Unconditional jump to location nn ..... 220
Jump relative to PCte if carry=1 ..... 224

JRe
JRe Unconditional Jump relative to PC+e ..... 223JR NC, e
Jump relative to
PC+e if carry=0 ..... 226

| JR NZ, e | Jump relative to |  |
| :---: | :---: | :---: |
|  | $\mathrm{PC}+\mathrm{e}$ if non zero ( $\mathrm{Z}=0$ ). | 230 |
| JR Z , e | Jump relative to |  |
|  | $\mathrm{PC+e}$ if zero ( $\mathrm{Z}=1$ ) | 228 |
| LD A, (BC) | Load Acc. with location (BC) | 42 |
| LD A, (DE) | Load Acc. with location (DE) | 43 |
| LD A, I | Load Acc. with I | 48 |
| LD $A,(n n)$ | Load Acce with location $n$ n | 44 |
| LD A, R | Load Acc. with Reg. R | 49 |
| LD ( $\mathrm{BC}^{\text {c }}$, A | Load location (BC) with Acc | 45 |
| LD (DE), A | Load location (DE) with Acc. | 46 |
| LD (HL), n | Load location (HL) with value $n$ | 39 |
| LD dd, n n | Load Reg. pair dd with value nn | 53 |
| LD dd, ( n n) | Load Reg. pair dd with location (nn) | 57 |
| LD HL, (nn) | Load HL with location (nn) | 56 |
| LD (HL), r | Load location (HL) with Reg. r | 34 |
| LD I, A | Load I with Acc. | 50 |
| LF IX, n n | Load IX with value nn | 54 |
| LD IX, (nn) | Load IX with location (nn)... | 59 |
| LD ( $\mathrm{IX}+\mathrm{d}$ ) , n | Load location (IX+d) with value $n$ | 40 |
| LD ( $\mathrm{IX}+\mathrm{d}$ ), r | Load location (IX+d) with Reg. r. | 35 |
| LD IY, n n | Load IY with value nn | 55 |
| LD IY, (nn) | Load IY with location (nn). | 60 |
| LD ( $\mathrm{I}+\mathrm{d}$ ) , n | Load location (IY+d) with value $n$ | 41 |
| LD ( $\mathrm{I} Y+\mathrm{d}$ ), r | Load location (IY+d) with Reg. r | 37 |
| LD ( n n ) , A | Load location (nn) with Acc. | 47 |
| LD ( n n ) , dd | Load location ( $n n$ ) with Reg. pair dd | 62 |
| LD ( n n ) , HL | Load location (nn) with HL | 61 |
| LD ( n n ) , IX | Load location (nn) with IX | 64 |
| LD ( n n ) , IY | Load location (nn) with IY | 65 |
| LD R,A | Load R with Acc. | 51 |
| LD r, (HL) | Load Reg. r with location (HL) | 29 |
| LD r, (IX+d) | Load Reg. r with location (IX+d) | 30 |
| LD $\mathrm{r},(\mathrm{I} Y+\mathrm{d})$ | Load Reg. r with location (IY+d) | 32 |
| LD $\mathrm{r}, \mathrm{n}$ | Load Reg. r with value n | 28 |
| LD $\mathrm{r}, \mathrm{r}^{\prime}$ | Load Reg. r with Reg. $r^{\prime}$ | 27 |
| LD SP, HL | Load SP with HL | 66 |
| LD SP, IX | Load SP with IX | 67 |
| LD SP, IY | Load SP with IY | 68 |
| LDD | Load location (DE) with location (HL) decrement $D E, H L$ and $B C$ | 87 |
| LDDR | Load location (DE) with location (HL) decrement $D E, H L$ and $B C$; <br> repeat until $B C=0$ | 89 |

LD I ..... LD IR
Load location (DE) with location (HL), increment $D E, H L, ~ d e c r e m e n t ~ B C$ ..... 83
Load location (DE) with location (HL),
Load location (DE) with location (HL), increment $D E, H L, ~ d e c r e m e n t$ increment $D E, H L, ~ d e c r e m e n t$ $B C$ and repeat until $B C=0$ $B C$ and repeat until $B C=0$ ..... 85 ..... 85NEGNOPOR s
OTDR
OTIR
OUT (C), r
OUT (n),A
OUTD
OUTI
POP IX
POP IY
POP qq
PUSH IX
PUSH IY
PUSH qq
RES b,m
RET
RET cc
RETI
RETN
RL m
RLA
RLC (HL)
RLC (IX+d)
RLC (IY+d)
RLC r
RLCA
RLD
RR m
RRA
RRC m
Negate Acc. ( $2^{\circ} s$ complement) ..... 135
No operation ..... 139
Logical 'OR' of operand s and Acc. ..... 116
Load output port (C) with location (HL)decrement $H L$ and $B$,repeat until $B=0$273
Load output port (C) with location (HL), increment $H L$, decrement $B$, repeat until $B=0$ ..... 269
Load output port (C) with Reg. r ..... 265
Load output port (n) with Acc ..... 264
Load output port (C) with location (HL), decrement $H L$ and $B$ ..... 271
Load output port (C) with location (HL), increment $H L$ and decrement $B$ ..... 267
Load IX with top of stack ..... 74
Load IY with top of stack ..... 75
Load Reg. pair qq with top of stack ..... 72
Load IX onto stack ..... 70
Load IY onto stack ..... 71
Load Reg. pair qq onto stack ..... 69
Reset Bit b of operand m ..... 217
Return from subroutine ..... 243
Return from subroutine if condition cc is true ..... 244
Return from interrupt ..... 246
Return from non maskable interrupt ..... 248
Rotate left through carry operand m ..... 180
Rotate left Acc. through carry ..... 166
Rotate location (HL) left circular ..... 174
Rotate location (IX+d) left circclar ..... 176
Rotate location (IY+d) left circular ..... 178
Rotate Reg. r left circular ..... 172
Rotate left circular Acc. ..... 164
Rotate digit left and rightbetween Acc. and location (HL)198
Rotate right through carry operand m ..... 186
Rotate right Acc. through carry ..... 170
Rotate operand m right circular ..... 183
RRCA Rotate right circular Acc. ..... 168
RRD Rotate digit right and leftbetween Acce and location (HL)200
RST p Restart to location $p$ ..... 250
SBC A,s
SBCHL,ss
SCF Set carry flag ( $\mathrm{C}=1$ ) ..... 138
Subtract operand s
from Acc. with carry ..... 112
Subtract Reg. pair ss fromHL with carry151
SET b, (HL) Set Bit b of location (HL) ..... 212
SET b, (IX+d) Set Bit b of location (IX+d) ..... 213
SET b, (IY+d) Set Bit b of location (IY+d). ..... 215
SET b, r Set Bit b of Reg. r ..... 211
SLA m Shift operand m left arithmetic ..... 189
SRA m Shift operand might arithmetic ..... 192
SRL m Shift operand m right logical ..... 195
SUB s Subtract operand $s$ from Acc. ..... 110
XOR s Exclusive 'OR' operand $s$ and Acc. ..... 118

APPENDIX A<br>ERROR MESSAGES AND EXPLANATIONS

1) WARNING - OPCODE REDEFINED

Indicates that an opcode has been redefined by a macro so that future uses of the opcode will result in the appropriate macro call. This message may be suppressed by the NOW option.
2) NAME CONTAINS INVALID CHARACTERS

Indicates that a name (either a label or an operand) contains illegal characters. Names must start with an alphabetic character, an underbar (_), or a dollar sign (\$). Any following characters must be either alphanumeric (A...Z or $0 . . .9$ ), a question mark (?), a dollar sign (\$), or an underbar (_).
3) INVALID OPCODE

Indicates that the opcode was not recognized. Occurs when the opcode contains an illegal character (including non-printing control characters), when the opcode is not either all upper case or all lower case, or when macros are used and the $M$ option is not specified.
4) INVALID NUMBER

Indicates an invalid character in a number. Occurs when a number contains an illegal character (including non-printing control characters) or a number contains a digit not allowed in the specified base (e.g., 8 or 9 in an octal number or a letter in a hexadecimal number where the trailing $H$ was omitted.)
5) INVALID OPERATOR

Indicates use of an invalid operator in an expression. Occurs when an operator such as AND or XOR is misspelled or contains illegal characters.
6) SYNTAX ERROR

Indicates the syntax of the statement is invalid. Occurs when an expression is incorrectly formed, unmatched parenthesis are found in an operand field, or a DEFM string is either too long (greater than 63 characters) or contains unbalanced quotes.
7) ASSEMBLER ERROR

Indicates that the assembler has failed to process this instruction. Usually occurs when an expression is incorrectly formed.
8) UNDEFINED SYMBOL

Indicates that a symbol in an operand field
was never defined. Occurs when a name is misspelled or not declared as a label for an instruction or pseudo-op.
9) INVALID OPERAND COMBINATION

Indicates that the operand combination for this opcode is invalid. Occurs when a register name or condition code is missspelled or incorrectly used with the particular opcode.
10) EXPRESSION OUT OF RANGE Indicates that the value of an expression is either too large or too small for the appropriate quantity. Occurs on 16-bit arithmetic overflow or division by zero in an expression, incrementing the reference counter beyond a l6-bit value, or trying to use a value which will not fit into a particular bit-field - typically a byte.
11) MULTIPLE DECLARATION

Indicates that an attempt was made to redefine a label. Occurs when a label is misspelled, or mistakenly used several times. The pseudo-op DEFL can be used to assign a value to a label which can then be redefined by another DEFL.
12) MACRO DEFINITION ERROR Indicates that a macro is incorrectly defined. Occurs when the $M$ option is not specified but macros are used, when a macro is defined within another macro definition, when the parameters are not correctly specified, or an unrecognized parameter is found in the macro body.
13) UNBALANCED QUOTES

Indicates that a string is not properly bounded by single quote marks or quote marks inside a string are not properly matched in pairs.
14) ASSEMBLER COMMAND ERROR

Indicates that an assembler command is not recognized or is incorrectly formed. The command must begin with an asterisk (*) in column one, the first letter identifies the command, and any parameters such as ${ }^{\circ} O N^{\prime},{ }^{\prime} O F F^{\prime}$ or a filename must be properly delimited. The command will be ignored.
15) MACRO EXPANSION ERROR Indicates that the expansion of a single line in a macro has overflowed the expansion buffer. Occurs when substitution of parameter causes the line to increase in length beyond the capacity of the buffer (currently 128
bytes). The line will be truncated.
19) EXTERNAL DEFINITION ERROR

Indicates that either a label was present on an EXTERNAL pseudo-op statement, or there was an attempt to declare a symbol to be EXTERNAL which had previously been defined within the module to have an absolute value. May occur due to a misspelling or other oversight.
20) NAME DECLARED GLOBAL AND EXTERNAL

Indicates that the name was found in both a GLOBAL pseudo-op and an EXTERNAL pseudo-op which is contradictory. May occur due to a misspelling or other oversight.
21) LABEL DECLARED AS EXTERNAL

Indicates that a name has been declared in both an EXTERNAL pseudo-op and as a label in this module. May occur due to misspelling or other oversight.
22)

INVALID EXTERNAL EXPRESSION
Indicates that a symbol name which has been declared in an EXTERNAL pseudo-op is improperly used in an expression. May occur when invalid arithmetic operators are applied to an external expression or when the mode of
an operand must be either absolute or relocatable.
23) INVALID RELOCATABLE EXPRESSION

Indicates than an expression which contains a relocatable value (either a label or the reference counter sumbol $\$$ in a relocatable module) is improperly formed or used. May occur when invalid arithmetic operators are applied to a relocatable expression or when the mode of an operand must be absolute. Remember that all relocatable values (addresses) must be represented in 16 bits.
24) EXPRESSION MUST BE ABSOLUTE

Indicates that the mode of an expression is not absolute when it should be. May occur when a relocatable or external expression is used to specify a quantity that must be either constant or representable in less than 16 bits.
25) UNDEFINED GLOBAL(S) Indicates that one or more sumbols which were declared in a GLOBAL pseudo-op were never actually defined as a label in this module. May occur due to a misspelling or other oversight.
26) WARNING - ORG IS RELOCATABLE Indicates that an ORG statement was encountered in a relocatable module. This warning is issued to remind the user that the reference counter is set to a relocatable value, not an absolute one. May occur when the Absolute option is not specified for an absolute module. This warning may be suppressed by the NOW option.


LUC OBJ CODE STMT SOURCE STATEMENT


Z-B0 CROSS ASSEMBLER VERSION 1.06 OF 06/18/76
07/09/76 10:22:47 OPCOOE LISTING
LOC OBJ CODE STMT SQURCE STATEMENT

| 022E | 70 | 277 | LD | A, L | 02A8 | DD6E05 | 346 | 10 | L. $(I X+I N D)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 022F | 3 E 20 | 278 | LO | A, $N$ | 02AB | FD6E05 | 347 | LD | $L \cdot(I Y+I N D)$ |
| 0231 | 46 | 279 | LD | B. (HL) | O2AE | $6 F$ | 348 | LO | L,A |
| 0232 | 004605 | 280 | LD | B, (IX+IND) | 02AF | 68 | 349 | LD | L, B |
| 0235 | FD4605 | 281 | LD | B, (IY+IND) | 02B0 | 69 | 350 | LO | L, C |
| 0238 | 47 | 282 | LD | B,A | 0281 | 6 A | 351 | LO | L, D |
| 0239 | 40 | 283 | LD | B, B | 02B2 | 6 B | 352 | LD | L, E |
| 023A | 41 | 284 | LD | B, C | 0283 | 6C | 353 | LD | L, H |
| 0238 | 42 | 285 | LD | B, D | 0284 | 60 | 354 | LD | L, L |
| 023C | 43 | 286 | LD | B.E | 0285 | 2E20 | 355 | LD | L, N |
| 023D | 44 | 287 | LD | B, H, NN | 0287 | E0788405 | 356 | LD | SP, (NN) |
| 023E | 45 | 288 | LD | B,L | 02BB | F9 | 357 | LD | SP,HL |
| 023F | 0620 | 289 | LD | $B, N$ | 028C | DDF9 | 358 | LD | SP, IX |
| 0241 | E0488405 | 290 | LD | $B C,(N N)$ | O2BE | FDF9 | 359 | LD | SP, IY |
| 0245 | 018405 | 291 | LD | BC, NN | 02C0 | 318405 | 360 | LO | SP,NN |
| 0248 | 4 E | 292 | LD | C. (HL) | 02C3 | EDA 8 | 361 | LOD |  |
| 0249 | DD4E05 | 293 | LD | $C \cdot(I X+I N D)$ | $02 C 5$ | EDB8 | 362 | LDOR |  |
| 024 C | FD4E05 | 294 | LD | $C,(I Y+I N D)$ | $02 C 7$ | EDAO | 363 | LDI |  |
| 024F | 4 F | 295 | LD | C, A | 02C9 | EDB 0 | 364 | LOIR |  |
| 0250 | 48 | 296 | 10 | C, B | 02CB | ED44 | 365 | NEG |  |
| 0251 | 49 | 297 | LD | C, C | 02CD | 00 | 366 | NOP |  |
| 0252 | 4 A | 298 | LD | C. ${ }^{\text {c }}$ | 02CE | B6 | 367 | OR | (HL) |
| 0253 | 4 B | 299 | LD | C, E | O2CF | DDB605 | 368 | OR | $(I X+I N D)$ |
| 0254 | 4 C | 300 | LD | C.H | 0202 | FD8605 | 369 | OR | (IY + IND) |
| 0255 | 40 | 301 | LD | C. $L$ | 0205 | B 7 | 370 | OR | A |
| 0256 | OE20 | 302 | LD | C, N | 0206 | BO | 371 | OR | B |
| 0258 | 56 | 303 | LD | D, (HL) | 0207 | B 1 | 372 | OR | C |
| 0259 | DD5605 | 304 | LD | D, (IX+IND) | 0208 | B2 | 373 | OR | D |
| 025C | FDS605 | 305 | LO | $D,(I Y+I N D)$ | 0209 | 83 | 374 | OR | E |
| 025F | 57 | 306 | $L 0$ | D, A | 02DA | B4 | 375 | OR | H |
| 0260 | 50 | 307 | LD | D, B | 020B | B5 | 376 | OR | L |
| 0261 | 51 | 308 | LD | D, C | 020C | F620 | 377 | OR | $N$ |
| 0262 | 52 | 309 | LO | D, D | 020E | EDBB | 378 | OTDR |  |
| 0263 | 53 | 310 | LD | D,E | 02E0 | ED83 | 379 | OTIR |  |
| 0264 | 54 | 311 | LD | D,H | 02E2 | ED79 | 380 | OUT | (C), A |
| 0265 | 55 | 312 | LD | D,L | 02E4 | ED41 | 381 | OUT | (C). 8 |
| 0266 | 1620 | 313 | LD | D,N | 02E6 | E049 | 382 | OUT | (C), C |
| 0268 | E0588405 | 314 | LD | DE, (NN) | 02E8 | ED51 | 383 | OUT | (C).D |
| 026C | 118405 | 315 | LD | DE, NN | O2EA | E059 | 384 | OUT | (C), E |
| 026F | 5 E | 316 | LD | E, (HL) | 02EC | E061 | 385 | OUT | (C), H |
| 0270 | ODSE05 | 317 | L0 | $E,(I X+I N D)$ | 02EE | E069 | 386 | OUT | (C) L |
| 0273 | FDSE05 | 318 | LD | $E,(I Y+I N D)$ | 02F0 | 0320 | 387 | OUT | N,A |
| 0276 | 5 F | 319 | LD | E,A | 02F2 | EDAB | 388 | OUTD |  |
| 0277 | 58 | 320 | LD | E, B | 02F4 | EDA 3 | 389 | OUT 1 |  |
| 0278 | 59 | 321 | LD | E, C | 02 F6 | F1 | 390 | POP | AF |
| 0279 | 5 A | 322 | LO | E, 0 | $02 \mathrm{F7}$ | C1 | 391 | POP | BC |
| 027A | 5 B | 323 | LD | E,E | 02F8 | D1 | 392 | POP | DE |
| 0278 | 5 C | 324 | LD | E,H | 02F9 | E1 | 393 | POP | HL |
| 027C | 50 | 325 | LD | E,L | 02FA | DDE 1 | 394 | POP | IX |
| 027 D | 1E20 | 326 | LD | E,N | 02FC | FDE 1 | 395 | POP | IY |
| 027F | 66 | 327 | LD | H, (HL) | 02FE | F 5 | 396 | PUSH | AF |
| 0280 | UD6605 | 328 | 10 | $H_{\text {P }}(I X+I N D)$ | 02FF | C5 | 397 | PUSH | BC |
| 0283 | F06605 | 329 | LD | H, $(1 Y+I N D)$ | 0300 | D5 | 398 | PUSH | DE |
| 0286 | 67 | 330 | LD | H, A | 0301 | E5 | 399 | PUSH | HL |
| 0287 | 60 | 331 | LO | H, B | 0302 | DOES | 400 | PUSH | IX |
| 0288 | 61 | 332 | LD | $\mathrm{H}, \mathrm{C}$ | 0304 | FDE 5 | 401 | PUSH | IY |
| 0289 | 62 | 333 | LD | H, O | 0306 | CB86 | 402 | RES | 0 , (HL) |
| 0284 | 63 | 334 | LD | H,E | 0308 | DOCB0586 | 403 | RES | $0 .(I X+I N D)$ |
| 028B | 64 | 335 | LD | $\mathrm{H}, \mathrm{H}$ | 030C | FDCB0586 | 404 | RES | $0,(I Y+I N D)$ |
| 028C | 65 | 336 | LD | H,L | 0310 | C887 | 405 | RES | $0, A$ |
| 028 D | 2620 | 337 | LD | $\mathrm{H}, \mathrm{N}$ | 0312 | CB80 | 406 | RES | 0, B |
| 028F | 248405 | 338 | LD | HL, (NN) | 0314 | CB81 | 407 | RES | $0, C$ |
| 0292 | 218405 | 339 | LO | HL,NN | 0316 | CB82 | 408 | RES | 0, D |
| 0295 | ED47 | 340 | LD | I, A | 0318 | CB83 | 409 | RES | O, E |
| 0297 | OD2A8405 | 341 | 1.0 | [ $X$, ( NN ) | 0314 | CB84 | 410 | RES | O, H |
| 0298 | OD218405 | 342 | L. | $1 \mathrm{X}, \mathrm{NN}$ | 031 C | C885 | 411 | RES | O.L |
| 029F | FD2A8405 | 343 | 10 | IY, (NN) | 031 E | CB8E | 412 | RES | 1, (HL) |
| 02A3 | FD2 18405 | 344 | LD | IY,NN | 0320 | DDCB058E | 413 | RES | 1. (IX+IND) |
| 0247 | 6 E | 345 | LD | L. (HL) | 0324 | FDCB058E | 414 | RES | $1,(I Y+I N D)$ |




```
Z-80 CROSS ASSEMBLER VERSION i.06 OF 06/18/76
```

07/09/76 10:22:47 OPCODE LISTING
LUC UBJ COOE STMT SQURCE STATEMENT

| $057 F$ | $A B$ | 691 | XOR | $E$ |
| :--- | :--- | :--- | :--- | :--- |
| 0580 | $A C$ | 692 | XOR | $H$ |
| 0581 | $A D$ | 693 | XOR | L |
| 0582 | $E E 20$ | 694 | XOR | N |
| 0584 |  | 695 | NN | DEFS |
|  |  | 696 | 2 |  |
|  |  | 697 | M | EQU |
|  |  | 698 | NQU | IOH |
|  |  | 699 | DISU | $20 H$ |
|  |  | 700 |  | EQU |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

Z-80 CROSS ASSEMBLER VERSION 1.06 OF 06/18/76
07/09/76 10:20:50 .OPCODE LISTING

LOC OBJ CODE STMT SOURCE STATEMENT

LOC
00634
0000
0001
0004
0005
0007
0008
0000A
0008
000C
000D
OOOF
0011
0014 0016 001 A 0018
001 C 0010 0020 0022 0024 0025 0026
0027 0029
0024 002A 002F 0032 0033 0034 0035 0037 0038 003B 003E 003 F 0040 0041 0043 0046 0049 $004 C$
0040 $004 E$ 004F 0051 0052 0054 $0055 \quad 39$ $0058 \quad 38$ 0059 005A 3D 005B 3E20 0050 005E $005 F$ 0060 006143 0062

| 00 |
| :---: |
| 018405 |
| 02 |
| 03 |
| 04 |
| 05 |
| 0620 |
| 07 |
| 08 |
| 09 |
| OA |
| OB |
| OC |
| OD |
| OE20 |
| OF |
| 102E |
| 118405 |
| 12 |
| 13 |
| 14 |
| 15 |
| 1620 |
| 17 |
| 182E |
| 19 |
| 14 |
| 18 |
| 1 C |
| 10 |
| 1E20 |
| $1 F$ |
| 202 E |
| 218405 |
| 228405 |
| 23 |
| 24 |
| 25 |
| 2620 |
| 27 |
| 282E |
| 29 |
| 248405 |
| 2B |
| 2C |
| 2 D |
| 2E20 |
| $2 F$ |
| 302 E |
| 318405 |
| 328405 |
| 33 |
| 34 |
| 35 |
| 3620 |
| 37 |
| 382 E |
| 39 |
| 348405 |
| 38 |
| 3 C |
| 3 D |
| 3E20 |
| $3 F$ |
| 40 |
| 41 |
| 42 |
| 43 |
| 44 |


| 1 | NOP |
| :---: | :---: |
| 2 | LD BC,NN |
| 3 | LD (BC). A |
| 4 | INC BC |
| 5 | INC 8 |
| 6 | DEC 8 |
| 7 | LD B,N |
| 8 | RLCA |
| 9 | EX AF,AF' |
| 10 | ADO HL, BC |
| 11 | LD A. (BC) |
| 12 | DEC BC |
| 13 | INC C |
| 14 | DEC C |
| 15 | LD C,N |
| 16 | RRCA |
| 17 | DJNZ DIS |
| 18 | LD DE, NN |
| 19 | LD (DE), A |
| 20 | INC DE |
| 21 | INC D |
| 22 | DEC D |
| 23 | LD D,N |
| 24 | RLA |
| 25 | JR DIS |
| 26 | ADD HL, DE |
| 27 | LD A. (DE) |
| 28 | DEC DE |
| 29 | INC E |
| 30 | DEC E |
| 31 | LD E,N |
| 32 | RRA |
| 33 | JR NZ,DIS |
| 34 | LD HL,NN |
| 35 | LD (NN), HL |
| 36 | INC HL |
| 37 | INC H |
| 38 | OEC H |
| 39 | LD $\mathrm{H}_{\boldsymbol{p}} \mathrm{N}$ |
| 40 | DAA |
| 41 | JR Z,DIS |
| 42 | AOD HL,HL |
| 43 | LD HL, (NN) |
| 44 | DEC HL |
| 45 | INC L |
| 46 | DEC L |
| 47 | LD Li,N |
| 48 | CPL |
| 49 | JR NC,DIS |
| 50 | LD SP,NN |
| 51 | LD (NN), A |
| 52 | INC SP |
| 53 | (NC (HL) |
| 54 | DEC (HL) |
| 55 | LD (HL), N |
| 56 | SCF |
| 57 | JR C,DIS |
| 58 | ADD HL, SP |
| 59 | LD AF (NN) |
| 60 | DEC SP |
| 61 | INC A |
| 62 | DEC A |
| 63 | LD A,N |
| 64 | CCF |
| 65 | LD B,B |
| 66 | LD B,C |
| 67 | LO B,D |
| 68 | LD B,E |
| 69 | LD B,H,NN |


| 0063 | 45 |
| :---: | :---: |
| 0064 | 46 |
| 0065 | 47 |
| 0066 | 48 |
| 0067 | 49 |
| 0068 | 4 A |
| 0069 | 48 |
| 006A | 4 C |
| 0068 | 40 |
| 006C | $4 E$ |
| 0060 | 4 F |
| 006E | 50 |
| 006F | 51 |
| 0070 | 52 |
| 0071 | 53 |
| 0072 | 54 |
| 0073 | 55 |
| 0074 | 56 |
| 0075 | 57 |
| 0076 | 58 |
| 0077 | 59 |
| 0078 | 54 |
| 0079 | 5 B |
| 0074 | 5C |
| 0078 | 5D |
| 007 C | 5 E |
| 0070 | 5 F |
| 007 E | 60 |
| 007F | 61 |
| 0080 | 62 |
| 0081 | 63 |
| 0082 | 64 |
| 0083 | 65 |
| 0084 | 66 |
| 0085 | 67 |
| 0086 | 68 |
| 0087 | 69 |
| 0088 | 6 A |
| 0089 | 6B |
| 008A | 6 C |
| 008B | 60 |
| 008C | $6 E$ |
| 008D | $6 F$ |
| 008E | 70 |
| 008F | 71 |
| 0090 | 72 |
| 0091 | 73 |
| 0092 | 74 |
| 0093 | 75 |
| 0094 | 76 |
| 0095 | 77 |
| 0096 | 78 |
| 0097 | 79 |
| 0098 | 7 A |
| 0099 | 78 |
| 009A | 7 C |
| 0098 | 7 D |
| 009C | $7 E$ |
| 009 D | 7 F |
| 009E | 80 |
| 009F | 81 |
| 00AO | 82 |
| OOAL | 83 |
| OOA2 | 84 |
| 00A3 | 85 |
| 0044 | 86 |
| 00A5 | 87 |
| 0046 | 88 |
| 0047 | 89 |


| 70 | LD B,L |
| :---: | :---: |
| 71 | LD B, (HL) |
| 72 | LD B,A |
| 73 | LD C, B |
| 74 | LD C, C |
| 75 | LD C,D |
| 76 | LD C,E |
| 77 | LD C.H |
| 78 | LD C.L |
| 79 | LD C. (HL) |
| 80 | LD C,A |
| 81 | LD D,8 |
| 82 | LD D,C |
| 83 | LD D,D |
| 84 | LO D,E |
| 85 | LD D,H |
| 86 | LD D,L |
| 87 | LD D, (HL) |
| 88 | LD D,A |
| 89 | LD E,B |
| 90 | LO E, C |
| 91 | LD E,D |
| 92 | LD E,E |
| 93 | LD E, H |
| 94 | LO E.L |
| 95 | LO E, (HL) |
| 96 | LD E,A |
| 97 | LD H,B |
| 98 | $L \mathrm{LH}, \mathrm{C}$ |
| 99 | LD H,D |
| 100 | LD H,E |
| 101 | LD H,H |
| 102 | LD H,L |
| 103 | LD H, (HL) |
| 104 | LD H,A |
| 105 | LD L, B |
| 106 | LD L, C |
| 107 | LD L.D |
| 108 | LD L, E |
| 109 | LD LiH |
| 110 | LO L.L |
| 111 | LD Lo (HL) |
| 112 | LD L, A |
| 113 | LD (HL), $B$ |
| 114 | LO (HL), C |
| 115 | LD (HL), D |
| 116 | LO (HL), E |
| 117 | LD (HL), H |
| 118 | LD (HL), L |
| 119 | HALT |
| 120 | LD (HL), A |
| 121 | LD A, B |
| 122 | LD A, C |
| 123 | LD $A, D$ |
| 124 | LD A,E |
| 125 | LD A,H |
| 126 | LD A,L |
| 127 | LD A, (HL) |
| 128 | LD A, A |
| 129 | ADD A.B |
| 130 | ADD A,C |
| 131 | ADD A, D |
| 132 | ADD A,E |
| 133 | ADD A,H |
| 134 | ADD A, L |
| 135 | ADD $A_{\text {P }}(H L)$ |
| 136 | ADD A, A |
| 137 | ADC A, $B$ |
| 138 | ADC A,C |



Z-80 CROSS ASSEMBLER VERSION 1.06 DF 06/18/76 2-80 CROSS ASSEMBLER VERSION
$07 / 09 / 7610: 20: 50$


Z-80 CROSS ASSEMBLER VERSION 1.06 OF 06/18/76 07109176 10:20:50 .OPCODE LISTING

| LOC | OBJ | STMT | SOURCE $S$ | TATEMENT | LOC | OBJ CODE | STMT | SOURCE STATEMENT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 028C | CBAA | 415 | RES | 5,0 | 0316 | CBEF | 484 | SET 5,A |
| 028E | CBAB | 416 | RES | 5,E | 0318 | CBFO | 485 | SET 6,B |
| 0290 | CBAC | 417 | RES | 5, H | 031 A | CBFI | 486 | SET 6, C |
| 0292 | CBAD | 418 | RES | 5,L | 031 C | CBF2 | 487 | SET 6,0 |
| 0294 | CBAE | 419 | RES | 5, (HL) | 031 E | CBF3 | 488 | SET 6,E |
| 0296 | CBAF | 420 | RES | 5,A | 0320 | CBF4 | 489 | SET 6, H |
| 0298 | CBBO | 421 | RES | 6, 8 | 0322 | CBF5 | 490 | SET 6,L |
| 029A | CBB1 | 422 | RES | 6, C | 0324 | CBF6 | 491 | SET 6.(HL) |
| 0296 | CBB2 | 423 | RES | 6,0 | 0326 | CBF7 | 492 | SET 6.A |
| 029 E | CBB 3 | 424 | RES | 6,E | 0328 | CBF 8 | 493 | SET 7.8 |
| 0240 | CB84 | 425 | RES | 6, H | 032 A | CBF9 | 494 | SET 7,C |
| 0242 | C885 | 426 | RES | 6,L | 032C | CBFA | 495 | SET 7,D |
| 0244 | CBB6 | 427 | RES | 6,(HL) | 032 E | CBFB | 496 | SET 7,E |
| 02A6 | CBB7 | 428 | RES | 6,A | 0330 | CBFC | 497 | SET 7,H |
| 0248 | CBBo | 429 | RES | 7,B | 0332 | CBFD | 498 | SET 7,L |
| 024A | C889 | 430 | RES | 7.C | 0334 | CBFE | 499 | SET 7, (HL) |
| $02 A C$ | CBBA | 431 | RES | 7,0 | 0336 | CBFF | 500 | SET 7,A |
| 02 AE | CBBB | 432 | RES | 7,E | 0338 | D009 | 501 | ADD IX, BC |
| U2B0 | CBBC | 433 | RES | 7,H | 033A | D019 | 502 | ADD IX, DE |
| 0282 | CBBD | 434 | RES | 7,L | 033 C | D0216405 | bu3 | LD I $X, N N$ |
| 0284 | CBBE | 435 | RES | 7, (HL) | 0340 | 00228405 | 504 | LD (NN), IX |
| 02B6 | CBBF | 436 | RES | 7,A | 0344 | UD 23 | 505 | INC IX |
| 0288 | CBCO | 437 | SET | 0, B | 0346 | 0029 | 506 | AOD IX, IX |
| 028A | CBC 1 | 438 | SET | 0, C | 0348 | DD2A8405 | 507 | LD IX, (NN) |
| 02BC | CBC 2 | 439 | SET | 0.0 | 034 C | D02B | 508 | DEC IX |
| 02be | CBC3 | 440 | SET | O,E | 034 E | D03405 | 509 | INC $\{I X+I N D\}$ |
| 02C0 | CBC4 | 441 | SET | O,H | 0351 | D03505 | 510 | DEC (IX + IND) |
| 02C2 | CBC 5 | 442 | SET | O, L | 0354 | D0360520 | 511 | LD ( I $x+I N D), N$ |
| $02 \mathrm{C4}$ | CBC6 | 443 | SET | $0,(\mathrm{HL})$ | 0358 | D039 | 512 | ADD IX, SP |
| 02C6 | CBC 7 | 444 | SET | O,A | U35A | DD4605 | 513 | LD B, (IX 1 IND) |
| 02C8 | CBC 8 | 445 | SET | 1, B | 0350 | D04E05 | 514 | LD C, (I $x+I N D)$ |
| 02CA | CBC9 | 446 | SET | 1, C | 0360 | D05605 | 515 | LO 0, (IX + IND) |
| 02CC | CBCA | 447 | SET | 1.0 | 0363 | UOSE03 | 516 | LD E, (IX+IND) |
| 02CE | CBCB | 448 | SET | 1, E | 0366 | DD6605 | 517 | LD H. $(1 x+I N O)$ |
| 0200 | CBCC | 449 | SET | L, H | 0369 | D06E05 | 518 | LD L, (IX + IND) |
| 0202 | CBCD | 450 | SET | 1.L | 036C | UD 7005 | 519 | LD (IX+IND), B |
| 0204 | CBCE | 451 | SET | L, (HL) | 036F | D07105 | 520 | LD (IX + IND), C |
| 0206 | CBCF | 452 | SET | 1,A | 0372 | 007205 | 521 | LD (IX + IND), 0 |
| 0208 | CBOO | 453 | SET | 2,B | 0375 | 007305 | 522 | LD (IX+IND), E |
| 0204 | CBU1 | 454 | SET | 2.C | 0378 | 007405 | 523 | LD (IX + IND), H |
| O2D6 | CBD2 | 455 | SET | 2.0 | 0378 | 007505 | 524 | LD (IX $(1 N D), L$ |
| 020E | CBO3 | 456 | SET | 2,E | 037 E | 007705 | 525 | LD $\{(x+I N D), A$ |
| 02E0 | CBO4 | 457 | SET | 2,H | 0381 | DD7E05 | 526 | LD $A_{1}(1 X+I N D)$ |
| 02E2 | CBD5 | 458 | SET | 2,L | 0384 | D08605 | 527 | ADD $A,(I X+I N D)$ |
| 02E4 | CBU6 | 459 | SET | 2, (HL) | 0387 | D08E05 | 528 | $A D C A,(I X+I N D)$ |
| O2E6 | CBD 7 | 460 | SET | 2,A | 038A | D09605 | 529 | SUB (IX+IND) |
| 02E8 | CBD | 461 | SET | 3 B | 0380 | D09E05 | 530 | SBC $A_{1}(\underline{ }(\underline{X}+1 N D)$ |
| 02tA | C809 | 462 | SET | 3,C | 0390 | DDA 605 | 531 | AND $(1 x+1 N D)$ |
| 02EC | CBDA | 463 | SET | 3,0 | 0393 | DOAEOS | 532 | XOR (IX + IND) |
| 02EE | CBDB | 464 | SET | $3, \mathrm{E}$ | 0396 | ODB605 | 533 | OR ( $\ x+I N D)$ |
| 02F0 | CBOC | 465 | SET | $3, \mathrm{H}$ | 0399 | DDBEO5 | 534 | CP (IX + IND) |
| U2F2 | CBDD | 466 | SET | $3 . \mathrm{L}$ | 039C | DDE 1 | 535 | POP IX |
| 02F4 | CBDE | 467 | SET | 3, (HL) | 039E | DDE3 | 536 | EX (SP), IX |
| 02F6 | CBDF | 468 | SET | 3,A | O3A0 | DDE 5 | 537 | PUSH IX |
| 02FB | CBEO | 469 | SET | 4, B | 03A2 | DDE9 | 538 | JP (IX) |
| 02FA | CBE 1 | 470 | SET | 4, C | 03 A4 | DDF9 | 539 | LD SP, IX |
| 02FC | CBE2 | 471 | SET | 4,0 | $03 \mathrm{A6}$ | DDCB0506 | 540 | RLC (IX I IND) |
| 02 FE | CBE3 | 472 | SET | 4, E | O3AA | ODCB050E | 541 | RRC $(1 x+I N D)$ |
| 0300 | CBE 4 | 473 | SET | 4 H | O3AE | DDCB0516 | 542 | $R L(\lfloor x+I N D)$ |
| 0302 | CBES | 474 | SET | 4 L | 0382 | DDCB051E | 543 | $R R(I X+I N D)$ |
| 0304 | CBE6 | 475 | SET | $4,(\mathrm{HL})$ | 0386 | ODCB0526 | 544 | SLA $\{[X+I N D\}$ |
| 0306 | CBE 7 | 476 | SET | $4, A$ | 038A | DOCB052E | 545 | SRA (IX + IND ) |
| 0308 | CBE8 | 477 | SET | 5, 8 | 03BE | DDCB053E | 546 | SRL (IX + IND) |
| O30A | CBEG | 478 | SET | 5,C | 03 C 2 | DDCB0546 | 547 |  |
| 030 C | CBEA | 479 | SEI | 5,0 | 03 Cb | DDCB054E | 548 | BIT $1,(I X+I N D)$ |
| 030 E | CBEB | 480 | SET | 5,E | O3CA | DDCB0556 | 549 | BIT 2, (IX + IND) |
| 0310 | CBEC | 481 | SET | $5, \mathrm{H}$ | 03CE | DDCB055E | 550 | BIT 3,(IX+IND) |
| 0312 | CBED | 482 | SET | 5,L | 0302 | DDCB0566 | 551 | BIT $4 .(I x+I N D)$ |
| 0314 | CBEE | 483 | SET | 5, (HL) | 0306 | DUC8056E | 552 | BIT 5,(IX+IND) |





Z80-CPU REGISTER CONFIGURATION

| HEXADECIMAL COLUMNS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 4 | 3 | 2 | 1 |
| HEX = DEC | HEX = DEC | HEX = DEC | HEX = DEC | HEX= DEC | HEX = DEC |
| 0 | 00 | 00 | $0 \quad 0$ | 00 | 0 0 |
| 1 1,048,576 | 165.536 | 14.096 | 1256 | 116 | 1 |
| 2 2,097,152 | 2131,072 | 28,192 | 2512 | 232 | 22 |
| 3 3,145.728 | 3 196,608 | 312.288 | 3768 | 348 | $3 \quad 3$ |
| 4 4,194,304 | 4262.144 | 4 16,384 | 41.024 | 464 | 4 4 |
| 5 5 5,242,880 | 5327.680 | 5 20,480 | 5 1,280 | 580 | 5 |
| 6 6,291,456 | 6393.216 | 6 24,576 | 61,536 | 696 | 6 |
| 7 7,340,032 | 7458.752 | 728.672 | 71.792 | $7 \quad 112$ | 77 |
| 8 8,388,608 | 8524.288 | 832.768 | 82.048 | 8128 | 88 |
| 9 9,437,184 | 9589,824 | 9 36,864 | 9 2,304 | 9144 | 9 |
| A 10,485,760 | A 655,360 | A 40,960 | A $\mathbf{2 , 5 6 0}$ | A 160 | A 10 |
| B 11,534,336 | B 720,896 | B 45,056 | B 2,816 | B 176 | B 11 |
| C 12,582,912 | C 786,432 | C 49.152 | C 3.072 | C 192 | C 12 |
| D 13,631,488 | D 851,968 | D 53.248 | D 3.328 | D 208 | D 13 |
| E 14.680,064 | E 917.504 | E 57,344 | E 3.584 | E 224 | E 14 |
| F 15.728,640 | F 983,040 | F 61.440 | F $\mathbf{3 , 8 4 0}$ | F 240 | F 15 |
| 0123 | 4567 | 0123 | 4567 | 0123 | 4567 |
|  |  |  | TE | BY | TE |


| LSD | SD | $\begin{gathered} 0 \\ 000 \end{gathered}$ | $\begin{gathered} 1 \\ 001 \end{gathered}$ | $\begin{gathered} 2 \\ 010 \end{gathered}$ | $\begin{gathered} 3 \\ 011 \end{gathered}$ | $\begin{gathered} 4 \\ 100 \end{gathered}$ | $\begin{gathered} 5 \\ 101 \end{gathered}$ | $\begin{gathered} 6 \\ 110 \end{gathered}$ | $\begin{gathered} 7 \\ 111 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0000 | NUL | DLE | SP | 0 | @ | $p$ |  | p |
| 1 | 0001 | SOH | DC1 | . | 1 | A | 0 | a | q |
| 2 | 0010 | STX | DC2 | " | 2 | B | R | b | I |
| 3 | 0011 | ETX | DC3 | \# | 3 | C | S | c | 3 |
| 4 | 0100 | EOT | DC4 | S | 4 | D | $T$ | $d$ | $t$ |
| 5 | 0101 | ENG | NAK | \% | 5 | E | U | e | $u$ |
| 6 | 0110 | ACK | SYN | 8 | 6 | F | V | $f$ | $v$ |
| 7 | 0111 | BEL | ETB | - | 7 | G | W | $g$ | $w$ |
| 8 | 1000 | BS | CAN | 1 | 8 | H | $\mathbf{X}$ | h | $x$ |
| 9 | 1001 | HT | EM | 1 | 9 | 1 | Y | $i$ | $Y$ |
| A | 1010 | LF | SUB | - | : | $J$ | 2 | 1 | $z$ |
| B | 1011 | VT | ESC | + | : | K | 1 | k |  |
| C | 1100 | FF | FS | - | $<$ | $L$ | 1 | 1 | 1 |
| D | 1101 | CR | GS | - | $=$ | M | 1 | m |  |
| E | 1110 | SO | RS | - | 3 | N | $\dagger$ | $n$ | - |
| F | 1111 | SI | VS | 1 | ? | $\Gamma$. | - | 0 | DEL. |

POWERS OF 2

| $2^{n}$ | $n$ |
| ---: | ---: |
| 256 | 8 |
| 512 | 9 |
| 1024 | 10 |
| 2048 | 11 |
| 4096 | 12 |
| 8192 | 13 |
| 16384 | 14 |
| 32768 | 15 |
| 65536 | 16 |
| 131072 | 17 |
| 262144 | 18 |
| 524288 | 19 |
| 1048576 | 20 |
| 2097152 | 21 |
| 4194304 | 22 |
| 8388608 | 23 |
| 16777216 | 24 |

POWERS OF 16

| $16^{n}$ | $n$ |
| :---: | :---: |
| 1 | 0 |
| 16 | 1 |
| 256 | 2 |
| 4096 | 3 |
| 65536 | 4 |
| 1048576 | 5 |
| 16777216 | 6 |
| 268435456 | 7 |
| 4294967296 | 8 |
| 68719476736 | 9 |
| 1099511627776 | 10 |
| 17592186044416 | 11 |
| 281474976710656 | 12 |
| 4503599627370496 | 13 |
| 72057594037927936 | 14 |
| 1152921504606846976 | 15 |

.

## Zilog Sales Offices and Technical Centers

## West

Sales \& Technical Center Zilog, Incorporated 1315 Dell Avenue Campbell, CA 95008
Phone: (408) 370-8120 TWX: 910-338-7621

Sales \& Technical Center
Zilog, Incorporated
18023 Sky Park Circle

## Suite J

Irvine, CA 92714
Phone: (714) 549-2891
TWX: 910-595-2803
Sales \& Technical Center
Zilog, Incorporated
15643 Sherman Way

## Suite 430

Van Nuys, CA 91406
Phone: (213) 989.7485
TWX: 910-495-1765
Sales \& Technical Center
Zilog, Incorporated
1750 112th Ave. N.E.
Suite D161
Bellevue, WA 98004
Phone: (206) 454-5597

## Midwest

Sales \& Technical Center Zilog, Incorporated 951 North Plum Grove Road Suite F
Schaumburg, IL 60195
Phone: (312) 885-8080
TWX: 910-291-1064
Sales \& Technical Center
Zilog, Incorporated
28349 Chagrin Blvd.
Suite 109
Woodmere, OH 44122
Phone: (216) 831-7040
FAX: 216-831-2957

## South

Sales \& Technical Center Zilog, Incorporated 4851 Keller Springs Road, Suite 211
Dallas, TX 75248
Phone: (214) 931.9090
TWX: 910-860-5850
Zilog, Incorporated
7113 Burnet Rd.
Suite 207
Austin, TX 78757
Phone: (512) 453-3216

## East

Sales \& Technical Center Zilog, Incorporated Corporate Place 99 South Bedford St.
Burlington, MA 01803
Phone: (617) 273-4222
TWX: 710-332-1726
Sales \& Technical Center
Zilog, Incorporated
240 Cedar Knolls Rd.
Cedar Knolls, NJ 07927
Phone: (201) 540-1671
Technical Center
Zilog, Incorporated
3300 Buckeye Rd.
Suite 401
Atlanta, GA 30341
Phone: (404) 451-8425
Sales \& Technical Center
Zilog, Incorporated
1442 U.S. Hwy 19 South
Suite 135
Clearwater, FL 33516
Phone: (813) 535-5571
Zilog, Incorporated
613-B Pitt St.
Cornwall, Ontario
Canada K6J 3R8
Phone: (613) 938-1121

## United Kingdom

Zilog (U.K.) Limited
Zilog House
43-53 Moorbridge Road
Maidenhead
Berkshire, SL6 8PL England
Phone: 0628-39200
Telex: 848609

## France

Zilog, Incorporated
Cedex 31
92098 Paris La Defense
France
Phone: (1) 334-60-09
TWX: 611445F

## West Germany

Zilog GmbH
Eschenstrasse 8
D. 8028 TAUFKIRCHEN

Munich, West Germany
Phone: 89-612-6046
Telex: 529110 Zilog d.

## Japan

Zilog, Japan K.K. Konparu Bldg. 5F 2-8 Akasaka 4-Chome
Minato-Ku, Tokyo 107 Japan
Phone: (81) (03) 587-0528
Telex: 2422024 A/B: Zilog J


[^0]:    A typical software routine is used to demonstrate the use of the DJNZ instruction. This routine moves a line from an input buffer (INBUF) to an output buffer

