

DATA BOOK Supplement



MANUFACTURERS REPRESENTATIVES 895 SHERWOOD AVENUE LOS ALTOS, CALIFORNIA 94022-9990 FOR FREE SAMPLE CALL (415) 941-4525



Please use this Xicor Data Book Supplement in conjunction with the Xicor 1988 Data Book, Stock No. 100-080, which contains additional product line information, product reliability reports and application notes.

NEW 1990 Xicor Data Book Reservations:

In order to reserve a copy of the new 1990 Xicor Data Book, please complete a Business Reply Card as provided at the back of this Supplement, and mail it to:

i

Xicor, Inc. 851 Buckeye Court M/S 301 Milpitas, CA 95035

> First Edition First Printing Printed in U.S.A. © XICOR, INC., 1989 "All Rights Reserved"

> > . .

Precautions for the Handling of MOS Devices

Xicor products are designed with effective input protection to prevent damage to the devices under most conditions. However, any MOS circuit can be catastrophically damaged by excessive electrostatic discharge or transient voltages. The following procedures are recommended to avoid accidental circuit damage.

I. Testing MOS Circuits:

- 1. All units should be handled directly from the conductive or antistatic plastic tube in which they were shipped if possible. This action minimizes touching of individual leads.
- 2. If units are to be tested without using the tube carrier, the following precautions should be taken:
 - a. Table surfaces which potentially will come in contact with the devices either directly or indirectly (such as through shipping tubes) must be metal or of another conductive material and should be electrically connected to the test equipment and to the test operator (a grounding bracelet is recommended).
 - b. The units should be transported in bundled antistatic tubes or metal trays, both of which will assume a common potential when placed on a conductive table top.
 - c. Do not band tubes together with adhesive tape or rubber bands without first wrapping them in a conductive layer.

II. Test Equipment (Including Environmental Equipment):

- 1. All equipment must be properly returned to the same reference potential (ground) as the devices, the operator, and the container for the devices.
- 2. Devices to be tested should be protected from high voltage surges developed by:
 - a. Turning electrical equipment on or off.
 - b. Relay switching.
 - c. Transients from voltage sources (AC line or power supplies).

III. Assembling MOS Devices Onto PC Boards:

- 1. The MOS circuits should be mounted on the PC board last.
- 2. Similar precautions should be taken as in Item I above, at the assembly work station.
- 3. Soldering irons or solder baths should be at the same reference (ground) potential as the devices.
- 4. Plastic materials which are not antistatic treated should be kept away from devices as they develop and maintain high levels of static charge.

IV. Device Handling:

1. Handling of devices should be kept to a minimum. If handling is required, avoid touching the leads directly.

V. General:

- 1. The handler should take every precaution that the device will see the same reference potential when moved.
- 2. Anyone handling individual devices should develop a habit of first touching the container in which the units are stored before touching the units.
- 3. Before placing the units into a PC board, the handler should touch the PC board first.
- 4. Personnel should not wear clothing which will build up static charge. They should wear smocks and clothing made of 100% cotton rather than wool or synthetic fibers.
- 5. Be careful of electrostatic build up through the movement of air over plastic material. This is especially true of acid sinks.
- 6. Personnel or operators should always wear grounded wrist straps when working with MOS devices.
- 7. A 1 meg ohm resistance ground strap is recommended and will protect people up to 5,000 volts AC RMS or DC by limiting current to 5 milliamperes.
- 8. Antistatic ionized air equipment is very effective and useful in preventing electrostatic damage.
- 9. Low humidity maximizes potential static problems. Maintaining humidity levels above 45% is one of the most effective ways to guard against static handling problems.

Table of Contents

| Section 1–Serial I/O Data Sheets | |
|--|-------|
| Serial Migration Path | 1-1 |
| X24C01, X24C01I | 1-3 |
| X24LC01, X24LC01I | 1-17 |
| X24LC04, X24LC04I | 1-31 |
| X24LC16, X24LC16l | 1-47 |
| Section 2–E ² PROM Data Sheets | |
| E ² PROM Genealogy | 2-1 |
| X2816C, X2816Cl | 2-3 |
| X2864B, X2864BI | 2-19 |
| X2864BM | 2-39 |
| X2864H, X2864HI | 2-55 |
| X2864HM | 2-75 |
| X28C64, X28C64I | 2-91 |
| X28C64M | 2-119 |
| X28C256, X28C256I | 2-143 |
| X28C256M | 2-167 |
| X28C256MB | 2-191 |
| X28C256B, X28C256BI | 2-195 |
| X28C010, X28C010I | 2-219 |
| X28C010M | 2-235 |
| XM28C010 | 2-251 |
| Section 3-E ² POT TM Digitally Controlled Potentiometer Data Sheet | |
| The X9MME | 3-1 |
| X9MME, X9MMEI | 3-3 |

XEET. and Xicor are registered trademarks of Xicor, Inc. E²POT[™] and Classified Erase[™] are trademarks of Xicor, Inc. NOVRAM is Xicor's nonvolatile static RAM device.







Please use this Xicor Data Book Supplement in conjunction with the Xicor 1988 Data Book, Stock No. 100-080, which contains additional product line information, product reliability reports and application notes.

ADVANCED INFORMATION



1K

Commercial Industrial

X24C01 X24C01I

128 x 8 Bit

Electrically Erasable PROM

DESCRIPTION

on a two wire bus.

tions requiring extended endurance.

TYPICAL FEATURES

- Low Power CMOS -2 mA Active Current Typical
- ---60 µA Standby Current Typical Internally Organized 128 x 8
- 2 Wire Serial Interface
- -Provides Bidirectional Data Transfer Protocol
- Four Byte Page Write Mode

PLASTIC

X24C01

- Self Timed Write Cycle -Typical Write Cycle Time of 5 ms
- Inherent 100 + Years Data Retention

Vcc

NC

SCL

SDA

0107-1

- 8-Pin Mini-DIP Package
- 8-Pin SOIC Package

PIN CONFIGURATIONS

2

3

NC

NC

NC

۷۰۹



PIN NAMES

The X24C01 is a CMOS 1024 bit serial E2PROM, inter-

nally organized as 128 x 8. The X24C01 features a seri-

al interface and software protocol allowing operation

Xicor E²PROMs are designed and tested for applica-

| 1 to 3 | No Connect |
|--------|---|
| 4 | V _{SS} |
| 5 | SDA Serial Data |
| 6 | SCL Serial Clock |
| 7 | No Connect \rightarrow to V _{SS} |
| 8 | V _{CC} |

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | |
|------------------------------------|--------|
| X24C01 | +85°C |
| X24C01I65°C to + | 135°C |
| Storage Temperature65°C to + | 150°C |
| Voltage on any Pin with | |
| Respect to V _{ss} 1.0V to |) + 7V |
| D.C. Output Current | .5 mA |
| Lead Temperature | |
| (Soldering, 10 Seconds) | 300°C |
| · + · · | |

D.C. OPERATING CHARACTERISTICS

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| X24C01 T _A = 0°C to +70°C, V_{CC} = + | +5V \pm 10%, unless otherwise specified. |
|---|--|
| X24C01I $T_A = -40^{\circ}C$ to $+85^{\circ}C$, V_{CC} | $= +5V \pm 10\%$, unless otherwise specified. |

| Symbol | Parameter | | Limits | | Unite | Test Conditions | |
|---------------------|------------------------|--------------------|---------|-----------------------|-------|-----------------------------------|--|
| -, | T aramotor | Min. | Typ.(1) | Max. | onito | | |
| Icc | Power Supply Current | | 2.0 | 3.0 | mA | f _{SCL} = 100 KHz | |
| I _{SB} (2) | Standby Current | | 60 100 | | μΑ | $V_{IN} = GND \text{ or } V_{CC}$ | |
| ۱ _{LI} | Input Leakage Current | | 0.1 | 10 | μA | $V_{IN} = GND$ to V_{CC} | |
| ILO | Output Leakage Current | | 0.1 | 10 | μΑ | $V_{OUT} = GND$ to V_{CC} | |
| V _{IL} (3) | Input Low Voltage | -1.0 | | $V_{CC} 	imes 0.3$ | V | | |
| V _{IH} (3) | Input High Voltage | $V_{CC} 	imes 0.7$ | | V _{CC} + 0.5 | V | | |
| V _{OL} | Output Low Voltage | | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------------|------|-------|----------------|
| C _{I/O} (4) | Input/Output Capacitance (SDA) | 8 | pF | $V_{I/O} = 0V$ |
| C _{IN} (4) | Input Capacitance (SCL) | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | V_{CC} $\times 0.1$ to V_{CC} $\times 0.9$ | | | | | |
|-----------------------------------|--|--|--|--|--|--|
| Input Rise and Fall Times | 10 ns | | | | | |
| Input and Output Timing Levels | $V_{CC} 	imes 0.5$ | | | | | |
| Output Load | 1 TTL Gate and $C_L = 100 pF$ | | | | | |

Notes: (1) Typical values are for $T_{\text{A}}=25^{\circ}\text{C}$ and nominal supply voltage.

- (2) SDA and SCL require pull-up resistor.
- (3) V_{IL} min. and V_{IH} max. are for reference only and are not tested.
- (4) This parameter is periodically sampled and not 100% tested.

SYMBOL TABLE

| WAVEFORM | INPUTS Must be steady | OUTPUTS Will be steady |
|----------|-----------------------------------|-------------------------------------|
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care: Changes Allowed | Changing : State Not Known |
| | N/A | Center Line is High Impedance |

A.C. CHARACTERISTICS LIMITS

X24C01 T_A = 0°C to +70°C, V_{CC} = +5V ±10%, unless otherwise specified. X24C011 T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

Read & Write Cycle Limits

| Symbol | Parameter | Min. | Max. | Units |
|---------------------|---|------|------|-------|
| f _{SCL} | SCL Clock Frequency | 0 | 100 | KHz |
| TI | Noise Suppression Time Constant at SCL, SDA Inputs | | 100 | ns |
| t _{AA} | SCL Low to SDA Data Out Valid | 0.3 | 3.5 | μs |
| ^t BUF | Time the Bus Must Be Free Before a New Transmission Can Start | 4.7 | | μs |
| ^t HD:STA | Start Condition Hold Time | 4.0 | | μs |
| tLOW | Clock Low Period | 4.7 | | μs |
| thigh | Clock High Period | 4.0 | | μs |
| t _{SU:STA} | Start Condition Setup Time | 4.7 | | μs |
| thd:dat | Data In Hold Time | 0 | | μs |
| t _{SU:DAT} | Data In Setup Time | 250 | | ns |
| t _R | SDA and SCL Rise Time | | 1 | μs |
| t _F | SDA and SCL Fall Time | | 300 | ns |
| tsu:sto | Stop Condition Setup Time | 4.7 | | μs |
| t _{DH} | Data Out Hold Time | 300 | | ns |

Typical Power-Up Timing

| Symbol | Parameter | Max. | Units |
|----------------------|-----------------------------|------|-------|
| t _{PUR} (5) | Power-Up to Read Operation | 1 | ms |
| t _{PUW} (5) | Power-Up to Write Operation | 5 | ms |

Bus Timing



Note: (5) This parameter is periodically sampled and not 100% tested.

Write Cycle Limits

| Symbol | Parameter | Mín. | Typ.(⁶) | Max. | Units |
|---------------------|------------------|------|----------------------|------|-------|
| t _{WR} (7) | Write Cycle Time | | 5 | 10 | ms |

The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the X24C01 bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its word address.

Write Cycle Timing



PIN DESCRIPTIONS

Serial Clock (SCL)

The SCL input is used to clock all data into and out of the device.

Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs.

An open collector output requires the use of a pull-up resistor. For selecting typical values, refer to the Guidelines for Calculating Typical Values of Bus Pull-Up Resistors graph.

DEVICE OPERATION

The X24C01 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. A controller initiates data transfers, and provides the clock for both transmit and receive operations.

Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figures 1 and 2.

Start Condition

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X24C01 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met. This is true only if the previous sequence was correctly terminated with a stop condition.

Notes: (6) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage (5V).

(7) t_{WR} is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.

Figure 1: Data Validity



Figure 2: Definition of Start and Stop



Stop Condition

All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used by the X24C01 to place the device in the standby power mode after a read sequence. A stop condition can only be issued after the transmitting device has released the bus.

Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. Refer to Figure 3.

The X24C01 will always respond with an acknowledge after recognition of a start condition, a seven bit word address and a R/\overline{W} bit. If a write operation has been selected, the X24C01 will respond with an acknowledge after each byte of data is received.

In the read mode the X24C01 will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the controller, the X24C01 will continue to transmit data. If an acknowledge is not detected, the X24C01 will terminate further data transmissions and await the stop condition to return to the standby power mode.

Figure 3: Acknowledge Response From Receiver



WRITE OPERATIONS

Byte Write

To initiate a write operation, the controller sends a start condition followed by a seven bit word address and a write bit. The X24C01 responds with an acknowledge, then waits for eight bits of data and then responds with an acknowledge. The controller then terminates the

Figure 4: Byte Write

transfer by generating a stop condition, at which time the X24C01 begins the internal write cycle to the nonvolatile memory. While the internal write cycle is in progress, the X24C01 inputs are disabled, and the device will not respond to any requests from the controller. Refer to Figure 4 for the address, acknowledge and data transfer sequence.



Page Write

The most significant five bits of the word address define the page address. The X24C01 is capable of a four byte page write operation. It is initiated in the same manner as the byte write operation, but instead of terminating the transfer of data after the first data byte, the controller can transmit up to three more bytes. After the receipt of each data byte, the X24C01 will respond with an acknowledge.

After the receipt of each data byte, the two low order address bits are internally incremented by one. The high order five bits of the address remain constant. If the controller should transmit more than four data bytes prior to generating the stop condition, the address counter will "roll over" and the previously transmitted data will be overwritten. As with the byte write operation, all inputs are disabled until completion of the internal write cycle. Refer to Figure 5 for the address, acknowledge and data transfer sequence.

Acknowledge Polling

The disabling of the inputs can be used to take advantage of the typical 5 ms write cycle time. Once the stop condition is issued to indicate the end of the host's write operation the X24C01 initiates the internal write

Figure 5: Page Write

cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the word address for a read or write operation. If the X24C01 is still busy with the write operation no ACK will be returned. If the X24C01 has completed the write operation an ACK will be returned and the controller can then proceed with the next read or write operation.

READ OPERATIONS

To terminate a read operation, the controller must **either** issue a stop condition during the ninth cycle **or** hold SDA high during the ninth clock cycle (i.e. not issue an acknowledge) and then issue a stop condition later.

Byte Read

To initiate a read operation, the controller sends a start condition followed by a seven bit word address and a read bit. The X24C01 responds with an acknowledge and then transmits the eight bits of data. If the controller does not acknowledge the transfer and generates a stop condition, the X24C01 will discontinue transmission. Refer to Figure 6 for the start, word address, read bit, acknowledge and data transfer sequence.



Figure 6: Byte Read



Sequential Read

Sequential read is initiated in the same manner as the byte read. The first data byte is transmitted as with the byte read mode, however, the controller now responds with an acknowledge, indicating it requires additional data. The X24C01 continues to output data for each acknowledge received. The read operation is terminated by the controller not responding with an acknowledge and generating a stop condition.

The data output is sequential, with the data from address n followed by the data from n+1. The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. When the highest address is reached, the counter "rolls over" to address 0 and the X24C01 continues to output data for each acknowledge received. Refer to Figure 7 for the address, acknowledge and data transfer sequence.

Figure 7: Sequential Read



X24C01, X24C011

FUNCTIONAL DIAGRAM

_





Guidelines for Calculating Typical Values of Bus Pull-Up Resistors



ORDERING INFORMATION

SERIAL E²PROMs

| Device Order | Organization | | Package | | | | | | Temp. | Process | Processing | | | |
|-----------------|--------------|---|---------|---|---|-----------|----|---|-------|---------|------------|----------|------------|----------|
| Number | | S | Ρ | D | С | F1 | F2 | к | J | E | G | nange re | recinology | 20461 |
| X24C01S | 128 x 8 | ٠ | | | | | | | | | | † | CMOS | Standard |
| X24C01SI | 128 x 8 | • | | | | | | | | | | I | CMOS | Standard |
| X24C01P | 128 x 8 | | • | | | | | | | | | † | CMOS | Standard |
| X24C01PI | 128 x 8 | | • | | | | | | | | | I | CMOS | Standard |

Key:

- \dagger = Blank = Commercial = 0°C to +70°C
- $I = Industrial = -40^{\circ}C to +85^{\circ}C$

 $M = Military = -55^{\circ}C to + 125^{\circ}C$

- S = 8-Lead Plastic Small Outline Gull Wing
- P = 8-Lead Plastic DIP
- D = Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B,
- X2864H and X28C64
- F2 = Ceramic Flat Pack for X28C256 and X28C256B
- K = Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482. Foreign patents and additional patents pendina.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PACKAGING INFORMATION

8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S



PSE008

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

PACKAGING INFORMATION



PPI008

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

Sales Offices

U.S. Sales Offices

Northeast Area

Xicor, Inc. 83 Cambridge Street Unit 1D Burlington, Massachusetts 01803 Phone: 617/273-2110 Telex: 230322889 Fax: 617/273-3116

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 407/767-8010 TWX: 510-100-7141 Fax: 407/767-8912

Mid-Atlantic Area

Xicor, Inc. 50 North Street Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/605-1310 TWX: 910-997-3663 Fax: 312/605-1316

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor GmbH Technopark Neukeferloh Bretonischer Ring 15 D-8011 Grasbrunn bei Muenchen West Germany Phone: (49) 89/463089 Telex: 5213883 Fax: (49) 89/4605472

Japan Area

Xicor Japan K.K. Suzuki Building, 4th Floor 1-6-8 Shinjuku, Shinjuku-ku Tokyo 160, Japan Phone: (03) 225-2004 Fax: (03) 225-2319

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640

ł



ADVANCED INFORMATION

1K

Commercial Industrial

X24LC01 X24LC01I

128 x 8 Bit

Electrically Erasable PROM

TYPICAL FEATURES

- 3V-6V V_{CC} Operation
- Low Power CMOS
 - -2 mA Active Current Typical
 - -60 µA Standby Current Typical
- Internally Organized 128 x 8
- 2 Wire Serial Interface
 - -Provides Bidirectional Data Transfer Protocol
- Four Byte Page Write Mode
- Self Timed Write Cycle —Typical Write Cycle Time of 5 ms
- Inherent 100 + Years Data Retention
- 8-Pin Mini-DIP Package
- 8-Pin SOIC Package

PIN CONFIGURATIONS

NC

NC

NC

Vss

PLASTIC 1 8 V_{cc} 2 7 NC 2 2 7 NC 3 6 SCL 4 5 SDA 0109-2



DESCRIPTION

The X24LC01 is a CMOS 1024 bit serial E²PROM, internally organized as 128×8 . The X24LC01 features a serial interface and software protocol allowing operation on a two wire bus.

Xicor E²PROMs are designed and tested for applications requiring extended endurance.

PIN NAMES

| 1 to 3 | No Connect |
|--------|-----------------------|
| 4 | V _{SS} |
| 5 | SDA Serial Data |
| 6 | SCL Serial Clock |
| 7 | No Connect |
| 8 | V_{CC} + 3V to + 6V |

ABSOLUTE MAXIMUM RATINGS*

| emperature Under Bias | |
|---------------------------|----|
| X24LC01 | ; |
| X24LC01I65°C to +135°C | ; |
| Storage Temperature | ; |
| /oltage on any Pin with | |
| Respect to \dot{V}_{ss} | / |
| D.C. Output Current | ١. |
| ead Temperature | |
| (Soldering, 10 Seconds) | ; |

D.C. OPERATING CHARACTERISTICS

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| X24LC01 $T_A = 0^{\circ}C$ to +70°C, $V_{CC} =$ | +3V to $+6V$, unless otherwise specified. |
|---|--|
| X24LC01I $T_A = -40^{\circ}C$ to +85°C, V _{CC} | $r_{2} = +3V$ to $+6V$, unless otherwise specified. |

| Symbol | Parameter | | Limits | | Unite | Test Conditions | |
|---------------------|-------------------------------|--------------------|---------|----------------------|-------|-----------------------------------|--|
| Cymbol | | Min. | Typ.(1) | Max. | 01110 | | |
| lcc | Power Supply Current | | 2.0 | 3.0 | mA | f _{SCL} = 100 KHz | |
| I _{SB} (2) | Standby Current $V_{CC} = 6V$ | | | 150 | μΑ | $V_{IN} = GND \text{ or } V_{CC}$ | |
| I _{SB} (2) | Standby Current $V_{CC} = 3V$ | | | 50 | μΑ | $V_{IN} = GND \text{ or } V_{CC}$ | |
| ILI | Input Leakage Current | | 0.1 | 10 | μΑ | $V_{IN} = GND$ to V_{CC} | |
| ILO | Output Leakage Current | | 0.1 | 10 | μΑ | $V_{OUT} = GND$ to V_{CC} | |
| V _{IL} (3) | Input Low Voltage | -1.0 | | $V_{CC} 	imes 0.3$ | V | | |
| V _{IH} (3) | Input High Voltage | $V_{CC} 	imes 0.7$ | | V _{CC} +0.5 | v | | |
| VOL | Output Low Voltage | | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------------|------|-------|----------------|
| C _{I/O} (4) | Input/Output Capacitance (SDA) | 8 | pF | $V_{I/O} = 0V$ |
| C _{IN} (4) | Input Capacitance (SCL) | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | V_{CC} $\times 0.1$ to V_{CC} $\times 0.9$ |
|-----------------------------------|--|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | $V_{CC} 	imes 0.5$ |
| Output Load | 1 TTL Gate and $C_L = 100 pF$ |

Notes: (1) Typical values are for $T_{A}=25^{\circ}C$ and nominal supply voltage (5V).

- (2) SDA and SCL require pull-up resistor.
- (3) V_{IL} min. and V_{IH} max. are for reference only and are not tested.
- (4) This parameter is periodically sampled and not 100% tested.

SYMBOL TABLE

| WAVEFORM | INPUTS Must be steady | OUTPUTS Will be steady |
|----------|-----------------------------------|-------------------------------------|
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care: Changes Allowed | Changing: State Not Known |
| | N/A | Center Line is High Impedance |

A.C. CHARACTERISTICS LIMITS

X24LC01 T_A = 0°C to +70°C, V_{CC} = +3V to +6V, unless otherwise specified. X24LC01I T_A = -40°C to +85°C, V_{CC} = +3V to +6V, unless otherwise specified.

Read & Write Cycle Limits

| Symbol | Parameter | Min. | Max. | Units |
|---------------------|---|------|------|-------|
| fscL | SCL Clock Frequency | 0 | 100 | KHz |
| Τı | Noise Suppression Time Constant at SCL, SDA Inputs | | 100 | ns |
| t _{AA} | SCL Low to SDA Data Out Valid | 0.3 | 3.5 | μs |
| ^t BUF | Time the Bus Must Be Free Before a New Transmission Can Start | 4.7 | | μs |
| t _{HD:STA} | Start Condition Hold Time | 4.0 | | μS |
| tLOW | Clock Low Period | 4.7 | | μs |
| t _{HIGH} | Clock High Period | 4.0 | | μs |
| tsu:sta | Start Condition Setup Time | 4.7 | | μs |
| t _{HD:DAT} | Data In Hold Time | 0 | | μs |
| tsu:dat | Data In Setup Time | 250 | | ns |
| t _R | SDA and SCL Rise Time | | 1 | μs |
| t⊨ | SDA and SCL Fall Time | | 300 | ns |
| ts∪:sto | Stop Condition Setup Time | 4.7 | | μs |
| t _{DH} | Data Out Hold Time | 300 | | ns |

Typical Power-Up Timing

| Symbol | Parameter | Typ.(⁵⁾ | Units |
|----------------------|-----------------------------|---------------------|-------|
| t _{PUR} (6) | Power-Up to Read Operation | 2.0 | ms |
| t _{PUW} (6) | Power-Up to Write Operation | 2.0 | ms |

Bus Timing



Notes: (5) Typical values are for T_A = 25°C and nominal supply voltage (5V). (6) This parameter is periodically sampled and not 100% tested.

Write Cycle Limits

| Symbol | Parameter | Min. | Typ.(7) | Max. | Units |
|--------------------------------|------------------|------|---------|------|-------|
| t _{WR} ⁽⁸⁾ | Write Cycle Time | | 5 | 10 | ms |

The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the X24LC01 bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its word address.

Write Cycle Timing



PIN DESCRIPTIONS

Serial Clock (SCL)

The SCL input is used to clock all data into and out of the device.

Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs.

An open collector output requires the use of a pull-up resistor. For selecting typical values, refer to the Guidelines for Calculating Typical Values of Bus Pull-Up Resistors graph.

DEVICE OPERATION

The X24LC01 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. A controller initiates data transfers, and provides the clock for both transmit and receive operations.

Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figures 1 and 2.

Start Condition

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X24LC01 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met. This is true only if the previous sequence was correctly terminated with a stop condition.

Notes: (7) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage (5V).

(8) t_{WR} is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.

Figure 1: Data Validity



Stop Condition

All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used by the X24LC01 to place the device in the standby power mode after a read sequence. A stop condition can only be issued after the transmitting device has released the bus.

SCL

START BIT

Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. Refer to Figure 3.

The X24LC01 will always respond with an acknowledge after recognition of a start condition, a seven bit word address and a R/\overline{W} bit. If a write operation has been selected, the X24LC01 will respond with an acknowledge after each byte of data is received.

0109-7

STOP BIT

In the read mode the X24LC01 will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the controller, the X24LC01 will continue to transmit data. If an acknowledge is not detected, the X24LC01 will terminate further data transmissions and await the stop condition to return to the standby power mode.

SCL DATA OUTPUT FROM TRANSMITTER DATA OUTPUT FROM RECEIVER START ACKNOWLEDGE 0109-8

Figure 3: Acknowledge Response From Receiver

WRITE OPERATIONS

Byte Write

To initiate a write operation, the controller sends a start condition followed by a seven bit word address and a write bit. The X24LC01 responds with an acknowledge, then waits for eight bits of data and then responds with an acknowledge. The controller then terminates the

Figure 4: Byte Write

transfer by generating a stop condition, at which time the X24LC01 begins the internal write cycle to the nonvolatile memory. While the internal write cycle is in progress, the X24LC01 inputs are disabled, and the device will not respond to any requests from the controller. Refer to Figure 4 for the address, acknowledge and data transfer sequence.



Page Write

The most significant five bits of the word address define the page address. The X24LC01 is capable of a four byte page write operation. It is initiated in the same manner as the byte write operation, but instead of terminating the transfer of data after the first data byte, the controller can transmit up to three more bytes. After the receipt of each data byte, the X24LC01 will respond with an acknowledge.

After the receipt of each data byte, the two low order address bits are internally incremented by one. The high order five bits of the address remain constant. If the controller should transmit more than four data bytes prior to generating the stop condition, the address counter will "roll over" and the previously transmitted data will be overwritten. As with the byte write operation, all inputs are disabled until completion of the internal write cycle. Refer to Figure 5 for the address, acknowledge and data transfer sequence.

Acknowledge Polling

The disabling of the inputs can be used to take advantage of the typical 5 ms write cycle time. Once the stop condition is issued to indicate the end of the host's write operation the X24LC01 initiates the internal write

Figure 5: Page Write

cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the word address for a read or write operation. If the X24LC01 is still busy with the write operation no ACK will be returned. If the X24LC01 has completed the write operation an ACK will be returned and the controller can then proceed with the next read or write operation.

READ OPERATIONS

To terminate a read operation, the controller must **either** issue a stop condition during the ninth cycle **or** hold SDA high during the ninth clock cycle (i.e. not issue an acknowledge) and then issue a stop condition later.

Byte Read

To initiate a read operation, the controller sends a start condition followed by a seven bit word address and a read bit. The X24LC01 responds with an acknowledge and then transmits the eight bits of data. If the controller does not acknowledge the transfer and generates a stop condition, the X24LC01 will discontinue transmission. Refer to Figure 6 for the start, word address, read bit, acknowledge and data transfer sequence.



Figure 6: Byte Read



Sequential Read

Sequential read is initiated in the same manner as the byte read. The first data byte is transmitted as with the byte read mode, however, the controller now responds with an acknowledge, indicating it requires additional data. The X24LC01 continues to output data for each acknowledge received. The read operation is terminated by the controller not responding with an acknowledge and generating a stop condition.

The data output is sequential, with the data from address n followed by the data from n+1. The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. When the highest address is reached, the counter "rolls over" to address 0 and the X24LC01 continues to output data for each acknowledge received. Refer to Figure 7 for the address, acknowledge and data transfer sequence.

Figure 7: Sequential Read



FUNCTIONAL DIAGRAM





Guidelines for Calculating Typical Values of Bus Pull-Up Resistors

ORDERING INFORMATION

| SERIAL | E ² PROMs |
|--------|----------------------|
|--------|----------------------|

| Device Order | Organization | | | | | Pac | kage | | | | | Temp. Process Range Technology | Processing Level | |
|-----------------|--------------|---|---|---|---|-----|------|---|---|---|---|-----------------------------------|---------------------|----------|
| Number | | S | Ρ | D | С | F1 | F2 | к | J | Ε | G | | rechnology | Level |
| X24LC01S | 128 x 8 | • | | | | | | | | | | † | CMOS | Standard |
| X24LC01SI | 128 x 8 | • | | | | | | | | | | 1 | CMOS | Standard |
| X24LC01P | 128 x 8 | | • | | 1 | | | | | | | † | CMOS | Standard |
| X24LC01Pl | 128 x 8 | | • | | | | | | | | | I | CMOS | Standard |

Key:

- † = Blank = Commercial = 0°C to + 70°C
- $I = Industrial = -40^{\circ}C to +85^{\circ}C$
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- S = 8-Lead Plastic Small Outline Gull Wing
- P = 8-Lead Plastic DIP
- D = Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B,
- X2864H and X28C64 F2 = Ceramic Flat Pack for X28C256 and X28C256B
- K = Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PACKAGING INFORMATION

8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S



PSE008

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

PACKAGING INFORMATION



8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

PPI008

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

Sales Offices

U.S. Sales Offices

Northeast Area

Xicor, Inc. 83 Cambridge Street Unit 1D Burlington, Massachusetts 01803 Phone: 617/273-2110 Telex: 230322889 Fax: 617/273-3116

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 407/767-8010 TWX: 510-100-7141 Fax: 407/767-8912

Mid-Atlantic Area

Xicor, Inc. 50 North Street Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/605-1310 TWX: 910-997-3663 Fax: 312/605-1316

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor GmbH Technopark Neukeferloh Bretonischer Ring 15 D-8011 Grasbrunn bei Muenchen West Germany Phone: (49) 89/463089 Telex: 5213883 Fax: (49) 89/4605472

Japan Area

Xicor Japan K.K. Suzuki Building, 4th Floor 1-6-8 Shinjuku, Shinjuku-ku Tokyo 160, Japan Phone: (03) 225-2004 Fax: (03) 225-2319

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640 PRELIMINARY INFORMATION



512 x 8 Bit

4K

Commercial Industrial

X24LC04 X24LC04I

Electrically Erasable PROM

TYPICAL FEATURES

3V-6V V_{CC} Operation

- Low Power CMOS

 —2 mA Active Current Typical
 —60 μA Standby Current Typical
- Internally Organized as Two Pages —Each 256 x 8
- 2 Wire Serial Interface
- Provides Bidirectional Data Transfer Protocol
- Sixteen Byte Page Write Mode —Minimizes Total Write Time Per Byte
- Self Timed Write Cycle —Typical Write Cycle Time of 5 ms
- Inherent 100 + Years Data Retention
- 8-Pin Mini-DIP Package
- 14-Pin SOIC Package

PIN CONFIGURATIONS



| | SOIC | |
|---|---------|--|
| NC 1 2 A ₀ 2 3 NC 1 4 A ₂ 1 4 A ₂ 1 5 V _{SS} 6 NC 7 | X24LC04 | 14 NC 13 V _{CC} 12 TESI 11 NC 10 SCL 9 SDA 8 NC |
| | 01 | 06-2 |

DESCRIPTION

The X24LC04 is a CMOS 4096 bit serial E²PROM, internally organized as two 256 x 8 pages. The X24LC04 features a serial interface and software protocol allowing operation on a two wire bus.

Xicor E²PROMs are designed and tested for applications requiring extended endurance.

PIN NAMES

| $A_0 - A_2$ | Address Inputs |
|--|---|
| SDA | Serial Data |
| SCL | Serial Clock |
| TEST | Hold at V _{SS} |
| V _{SS} | Ground |
| V _{CC} | +3V to $+6V$ |
| NC | No Connect |
| TEST V _{SS} V _{CC} NC | Hold at V _{SS} Ground + 3V to + 6V No Connect |
ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias -10°C to +85°C X24LC04 -65°C to +135°C Storage Temperature -65°C to +150°C Voltage on any Pin with -65°C to +7V Respect to V_{ss} -1.0V to +7V D.C. Output Current .5 mA Lead Temperature (Soldering, 10 Seconds) .300°C

D.C. OPERATING CHARACTERISTICS

***COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| X24LC04 $T_A = 0^{\circ}C$ to +70°C, $V_{CC} =$ | +3V to $+6V$, unless otherwise specified. |
|--|--|
| X24LC04I $T_A = -40^{\circ}$ C to +85°C, V _{CC} | $_{\rm c}=+3V$ to $+6V$, unless otherwise specified |

| Symbol | Parameter | | Limits | | Units | Test Conditions | |
|---------------------|-------------------------------|--------------------|---------|-----------------------|--------|-----------------------------------|--|
| - Cymbol | | Min. | Typ.(1) | Max. | 011110 | | |
| Icc | Power Supply Current | | 2.0 | 3.0 | mA | f _{SCL} = 100 KHz | |
| I _{SB} (2) | Standby Current $V_{CC} = 6V$ | | | 150 | μΑ | $V_{IN} = GND \text{ or } V_{CC}$ | |
| I _{SB} (2) | Standby Current $V_{CC} = 3V$ | | | 50 | μΑ | $V_{IN} = GND \text{ or } V_{CC}$ | |
| ILI | Input Leakage Current | | 0.1 | 10 | μΑ | $V_{IN} = GND$ to V_{CC} | |
| ILO | Output Leakage Current | | 0.1 | 10 | μΑ | $V_{OUT} = GND$ to V_{CC} | |
| V _{IL} (3) | Input Low Voltage | - 1.0 | | $V_{CC} 	imes 0.3$ | v | | |
| V _{IH} (3) | Input High Voltage | $V_{CC} 	imes 0.7$ | | V _{CC} + 0.5 | V | | |
| V _{OL} | Output Low Voltage | | | 0.4 | v | $I_{OL} = 3 \text{ mA}$ | |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|---------------------------------|--|------|-------|----------------|
| C _{I/O} ⁽⁴⁾ | Input/Output Capacitance (SDA) | 8 | pF | $V_{I/O} = 0V$ |
| C _{IN} (4) | Input Capacitance (A ₀ , A ₁ , A ₂ , SCL) | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | V_{CC} $\times 0.1$ to V_{CC} $\times 0.9$ |
|-----------------------------------|--|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | V _{CC} ×0.5 |
| Output Load | 1 TTL Gate and $C_L = 100 \text{ pF}$ |

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

- (2) SDA and SCL require pull-up resistor.
- (3) V_{IL} min. and V_{IH} max. are for reference only and are not tested.
- (4) This parameter is periodically sampled and not 100% tested.

SYMBOL TABLE

| WAVEFORM | INPUTS | OUTPUTS |
|----------|------------------------------------|-------------------------------------|
| | Must be steady | Will be steady |
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care : Changes Allowed | Changing : State Not Known |
| | N/A | Center Line is High Impedance |

A.C. CHARACTERISTICS LIMITS

X24LC04 T_A = 0°C to +70°C, V_{CC} = +3V to +6V, unless otherwise specified. X24LC04I T_A = -40°C to +85°C, V_{CC} = +3V to +6V, unless otherwise specified.

Read & Write Cycle Limits

| Symbol | Parameter | Min. | Max. | Units |
|---------------------|--|------|------|-------|
| fSCL | SCL Clock Frequency | 0 | 100 | KHz |
| ΤI | Noise Suppression Time Constant at SCL, SDA Inputs | | 100 | ns |
| t _{AA} | SCL Low to SDA Data Out Valid | 0.3 | 3.5 | μs |
| t _{BUF} | Time the Bus Must Be Free Before a New Transmission Can Start | 4.7 | | μs |
| ^t HD:STA | Start Condition Hold Time | 4.0 | | μs |
| t _{LOW} | Clock Low Period | 4.7 | | μs |
| ^t ніgн | Clock High Period | 4.0 | | μs |
| ^t SU:STA | Start Condition Setup Time (for a Repeated Start Condition) | 4.7 | | μs |
| thd:dat | Data In Hold Time | 0 | | μs |
| ^t SU:DAT | Data In Setup Time | 250 | | ns |
| t _R | SDA and SCL Rise Time | | 1 | μs |
| t⊨ | SDA and SCL Fall Time | | 300 | ns |
| tsu:sto | Stop Condition Setup Time | 4.7 | | μs |
| t _{DH} | Data Out Hold Time | 300 | | ns |

Typical Power-Up Timing

| Symbol | Parameter | Typ.(⁵⁾ | Units |
|----------------------|-----------------------------|---------------------|-------|
| t _{PUR} (6) | Power-Up to Read Operation | 2.0 | μs |
| t _{PUW} (6) | Power-Up to Write Operation | 2.0 | μs |

Bus Timing



Notes: (5) Typical values are for T_A = 25°C and nominal supply voltage. (6) This parameter is periodically sampled and not 100% tested.

Write Cycle Limits

| Symbol | Parameter | Min. | Typ.(7) | Max. | Units |
|---------------------|------------------|------|---------|------|-------|
| t _{WR} (8) | Write Cycle Time | 10 | 5 | | ms |

The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the X24LC04 bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.

Write Cycle Timing



PIN DESCRIPTIONS

Serial Clock (SCL)

The SCL input is used to clock all data into and out of the device.

Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs.

An open collector output implies the use of a pull-up resistor. For selecting typical values, refer to the Guidelines for Calculating Typical Values of Bus Pull-Up Resistors graph.

Address (A₀)

 A_0 is unused by the X24LC04, however, it must be tied to V_{SS} to insure proper device operation.

Address (A₁, A₂)

The Address inputs are used to set the least significant two bits of the six bit slave address. These inputs can be used static or driven. If used statically they must be tied to V_{SS} or V_{CC} as appropriate. If driven they must be driven by open collector outputs with resistor pullups to V_{CC} .

DEVICE OPERATION

The X24LC04 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers, and provide the clock for both transmit and receive operations. Therefore, the X24LC04 will be considered a slave in all applications.

Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figures 1 and 2.

Start Condition

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X24LC04 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

Notes: (7) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage (5V).

(8) t_{WR} is the minimum cycle time from the system perspective; it is the maximum time the device requires to perform the internal write operation.

Figure 1: Data Validity



Figure 2: Definition of Start and Stop



Stop Condition

All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used by the X24LC04 to place the device in the standby power mode.

Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. Refer to Figure 3.

The X24LC04 will always respond with an acknowledge after recognition of a start condition and its slave

address. If both the device and a write operation have been selected, the X24LC04 will respond with an acknowledge after the receipt of each subsequent eight bit word.

In the read mode the X24LC04 will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the X24LC04 will continue to transmit data. If an acknowledge is not detected, the X24LC04 will terminate further data transmissions and await the stop condition to return to the standby power mode.



Figure 3: Acknowledge Response From Receiver

DEVICE ADDRESSING

Following a start condition the bus master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (see Figure 4). For the X24LC04 this is fixed as 1010[B].

Figure 4: Slave Address



The next two significant bits address a particular device. A system could have up to four X24LC04 devices on the bus (see Figure 10). The four addresses are defined by the state of the A_1 and A_2 inputs.

The next bit of the slave address field (bit 1) is the page select bit. It is used by the host to toggle between the two 256 word pages of memory. This is, in effect the most significant bit for the word address.

The last bit of the slave address defines the operation to be performed. When set to one a read operation is selected, when set to zero a write operation is selected.

Following the start condition, the X24LC04 monitors the SDA bus comparing the slave address being transmitted with its address (device type and state of A_1 and A_2 inputs). Upon a compare the X24LC04 outputs an acknowledge on the SDA line. Depending on the state of the R/W bit, the X24LC04 will execute a read or write operation.

WRITE OPERATIONS

Byte Write

For a write operation, the X24LC04 requires a second address field. This address field is the word address, comprised of eight bits, providing access to any one of the 256 words of memory. Upon receipt of the word address the X24LC04 responds with an acknowledge, and awaits the next eight bits of data, again responding with an acknowledge. The master then terminates the transfer by generating a stop condition, at which time the X24LC04 begins the internal write cycle to the nonvolatile memory. While the internal write cycle is in progress the X24LC04 inputs are disabled, and the device will not respond to any requests from the master. Refer to Figure 5 for the address, acknowledge and data transfer sequence.

Figure 5: Byte Write



Page Write

The X24LC04 is capable of a sixteen byte page write operation. It is initiated in the same manner as the byte write operation, but instead of terminating the write cycle after the first data word is transferred, the master can transmit up to fifteen more words. After the receipt of each word, the X24LC04 will respond with an acknowledge.

After the receipt of each word, the four low order address bits are internally incremented by one. The high order five bits of the address remain constant. If the master should transmit more than sixteen words prior to generating the stop condition, the address counter will "roll over" and the previously written data will be overwritten. As with the byte write operation, all inputs are disabled until completion of the internal write cycle. Refer to Figure 6 for the address, acknowledge and data transfer sequence.

Acknowledge Polling

The disabling of the inputs can be used to take advantage of the typical 5 ms write cycle time. Once the stop condition is issued to indicate the end of the host's write operation the X24LC04 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the X24LC04 is still

Figure 6: Page Write

busy with the write operation no ACK will be returned. If the X24LC04 has completed the write operation an ACK will be returned and the host can then proceed with the next read or write operation.

READ OPERATIONS

Read operations are initiated in the same manner as write operations with the exception that the bit of the slave address is set to a one. There are three basic read operations: current address read, random read and sequential read.

Note: For each read operation, SDA must be brought back to a high level prior to the stop bit.

Current Address Read

Internally the X24LC04 contains an address counter that maintains the address of the last word accessed, incremented by one. Therefore, if the last access (either a read or write) was to address n, the next read operation would access data from address n + 1. Upon receipt of the slave address with R/\overline{W} set to one, the X24LC04 issues an acknowledge and transmits the eight bit word. The master does not acknowledge the transfer but does generate a stop condition and the X24LC04 discontinues transmission. Refer to Figure 7 for the sequence of address, acknowledge and data transfer.



Figure 7: Current Address Read



Random Read

Random read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/\overline{W} bit set to one, the master must first perform a "dummy" write operation. The master issues the start condition, and the slave address followed by the word address it is to read. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/\overline{W} bit set to one. This will be followed by an acknowledge from the X24LC04 and then by the eight bit word. The master does not acknowledge the transfer but does generate the stop condition and the X24LC04 discontinues transmission. Refer to Figure 8 for the address, acknowledge and data transfer sequence.

Sequential Read

Sequential reads can be initiated as either a current address read or random access read. The first word is transmitted as with the other read modes, however, the master now responds with an acknowledge, indicating it requires additional data. The X24LC04 continues to output data for each acknowledge received. The read operation is terminated by the master not responding with an acknowledge and generating a stop condition.

The data output is sequential, with the data from address n followed by the data from n+1. The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. If more than 512 words are read, the counter "rolls over" and the X24LC04 continues to output data for each acknowledge received. Refer to Figure 9 for the address, acknowledge and data transfer sequence.

Figure 8: Random Read



Figure 9: Sequential Read



Figure 10: Typical System Configuration



FUNCTIONAL DIAGRAM





Guidelines for Calculating Typical Values of Bus Pull-Up Resistors

1-40

ORDERING INFORMATION

| SERIAL | E ² PROMS | |
|--------|----------------------|--|
| | | |

| Device Order | Organization | Package | | | | | | | | Temp. Bange | Process | Processing | | |
|-----------------|--------------|---------|---|---|---|----|----|---|---|----------------|---------|------------|------------|----------|
| Number | | S | Ρ | D | С | F1 | F2 | К | J | E | G | liange | reenteregy | 2010. |
| X24LC04S | 512 x 8 | ٠ | | | | | | | | | | † | CMOS | Standard |
| X24LC04SI | 512 x 8 | • | | | | | | | | | | I | CMOS | Standard |
| X24LC04P | 512 x 8 | | • | | | | | | | | | † | CMOS | Standard |
| X24LC04PI | 512 x 8 | | ٠ | | | | | | | | | I | CMOS | Standard |
| X24LC04D | 512 x 8 | | | ٠ | | | | | | | | † | CMOS | Standard |
| X24LC04DI | 512 x 8 | | | • | | | | | | | | I | CMOS | Standard |

Key:

- $\dagger = Blank = Commercial = 0^{\circ}C to + 70^{\circ}C$
- $I = Industrial = -40^{\circ}C to +85^{\circ}C$
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- S = 14-Lead Plastic Small Outline Gull Wing
- P = 8-Lead Plastic DIP
- D = 8-Lead Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64
- F2 = Ceramic Flat Pack for X28C256 and X28C256B
- K = Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PACKAGING INFORMATION

14-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S



PSE014

PACKAGING INFORMATION



8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

PP1008

PACKAGING INFORMATION

8-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D



NOTES

Sales Offices

U.S. Sales Offices

Northeast Area

Xicor, Inc. 83 Cambridge Street Unit 1D Burlington, Massachusetts 01803 Phone: 617/273-2110 Telex: 230322889 Fax: 617/273-3116

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 407/767-8010 TWX: 510-100-7141 Fax: 407/767-8912

Mid-Atlantic Area

Xicor, Inc. 50 North Street Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/605-1310 TWX: 910-997-3663 Fax: 312/605-1316

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor GmbH Forsthausstrasse 1 D-8013 Haar bei Muenchen West Germany Phone: (49) 89/463089 Telex: 5213883 Fax: (49) 89/4605472

Japan Area

Xicor Japan K.K. Suzuki Building, 4th Floor 1-6-8 Shinjuku, Shinjuku-ku Tokyo 160, Japan Phone: (03) 225-2004 Fax: (03) 225-2319

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640 PRELIMINARY INFORMATION



2048 x 8 Bit

Electrically Erasable PROM

X24LC16

X24LC16I

TYPICAL FEATURES

16K

- 3V-6V V_{CC} Operation
- Low Power CMOS
 —2 mA Active Current Typical
 —60 μA Standby Current Typical
- Internally Organized as Eight Pages —Each 256 x 8

Commercial

Industrial

- 2 Wire Serial Interface
- Provides Bidirectional Data Transfer Protocol
- Sixteen Byte Page Write Mode —Minimizes Total Write Time Per Byte
- Self Timed Write Cycle —Typical Write Cycle Time of 5 ms
- Inherent 100 + Years Data Retention

7

Vcc

TEST

SCL

SDA

0105-1

• 8-Pin Mini-DIP Package

PLASTIC

X24LC16

• 14-Pin SOIC Package

PIN CONFIGURATIONS



DESCRIPTION

The X24LC16 is a CMOS 16,384 bit serial E²PROM, internally organized as eight 256 x 8 pages. The X24LC16 features a serial interface and software protocol allowing operation on a two wire bus.

Xicor E²PROMs are designed and tested for applications requiring extended endurance.

PIN NAMES

| $A_0 - A_2$ | Address Inputs |
|-----------------|-------------------------|
| SDA | Serial Data |
| SCL | Serial Clock |
| TEST | Hold at V _{SS} |
| V _{SS} | Ground |
| V _{CC} | +3V to +6V |
| NC | No Connect |

© Xicor, 1989 Patents Pending

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | |
|----------------------------|-----------------|
| X24LC16 | 10°C to +85°C |
| X24LC16I | -65°C to +135°C |
| Storage Temperature | -65°C to +150°C |
| Voltage on any Pin with | |
| Respect to V _{ss} | 1.0V to +7V |
| D.C. Output Current | 5 mA |
| Lead Temperature | |
| (Soldering, 10 Seconds) | |

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. OPERATING CHARACTERISTICS

X24LC16 T_A = 0°C to +70°C, V_{CC} = +3V to +6V, unless otherwise specified. X24LC16I T_A = -40°C to +85°C, V_{CC} = +3V to +6V, unless otherwise specified.

| Symbol | Parameter | | Limits | | Unite | Test Conditions | |
|---------------------|-------------------------------|--------------------|---------|-----------------------|-------|-----------------------------------|--|
| Cymbol | i urumetor | Min. | Typ.(1) | Max. | | | |
| lcc | Power Supply Current | | 2.0 | 3.0 | mA | f _{SCL} = 100 KHz | |
| I _{SB} (2) | Standby Current $V_{CC} = 6V$ | | | 150 | μΑ | $V_{IN} = GND \text{ or } V_{CC}$ | |
| I _{SB} (2) | Standby Current $V_{CC} = 3V$ | | | 50 | μA | $V_{IN} = GND \text{ or } V_{CC}$ | |
| lu | Input Leakage Current | | 0.1 | 10 | μΑ | $V_{IN} = GND \text{ to } V_{CC}$ | |
| ILO | Output Leakage Current | | 0.1 | 10 | μΑ | $V_{OUT} = GND$ to V_{CC} | |
| V _{IL} (3) | Input Low Voltage | -1.0 | | $V_{CC} 	imes 0.3$ | V | | |
| V _{IH} (3) | Input High Voltage | $V_{CC} 	imes 0.7$ | | V _{CC} + 0.5 | V | | |
| V _{OL} | Output Low Voltage | | | 0.4 | V | $I_{OL} = 3 \text{ mA}$ | |

$\label{eq:capacitance} \textbf{CAPACITANCE} \quad \textbf{T}_{A} = \, 25^{\circ} \text{C}, \, \textbf{f} = \, 1.0 \; \text{MHz}, \, \textbf{V}_{CC} = \, 5 \text{V}$

| Symbol | Test | Max. | Units | Conditions |
|---------------------------------|-------------------------------------|------|-------|----------------|
| C _{I/O} ⁽⁴⁾ | Input/Output Capacitance (SDA) | 8 | pF | $V_{I/O} = 0V$ |
| C _{IN} (4) | Input Capacitance (A0, A1, A2, SCL) | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | V_{CC} $\times 0.1$ to V_{CC} $\times 0.9$ |
|-----------------------------------|--|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | $V_{CC} 	imes 0.5$ |
| Output Load | 1 TTL Gate and $C_L = 100 \text{ pF}$ |

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

- (2) SDA and SCL require pull-up resistor.
- (3) $V_{IL}\mbox{ min. and }V_{IH}\mbox{ max. are for reference only and are not tested.}$
- (4) This parameter is periodically sampled and not 100% tested.

SYMBOL TABLE

| WAVEFORM | INPUTS Must be steady | OUTPUTS Will be steady |
|----------|-----------------------------------|-------------------------------------|
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care: Changes Allowed | Changing : State Not Known |
| | N/A | Center Line is High Impedance |

A.C. CHARACTERISTICS LIMITS

X24LC16 T_A = 0°C to +70°C, V_{CC} = +3V to +6V, unless otherwise specified. X24LC16I T_A = -40°C to +85°C, V_{CC} = +3V to +6V, unless otherwise specified.

Read & Write Cycle Limits

| Symbol | Parameter | Min. | Max. | Units |
|---------------------|--|------|------|-------|
| fSCL | SCL Clock Frequency | 0 | 100 | KHz |
| Τ _Ι | Noise Suppression Time Constant at SCL, SDA Inputs | | 100 | ns |
| t _{AA} | SCL Low to SDA Data Out Valid | 0.3 | 3.5 | μs |
| ^t BUF | Time the Bus Must Be Free Before a New Transmission Can Start | 4.7 | | μs |
| ^t HD:STA | Start Condition Hold Time | 4.0 | | μs |
| tLOW | Clock Low Period | 4.7 | | μs |
| thigh | Clock High Period | 4.0 | | μs |
| ^t SU:STA | Start Condition Setup Time (for a Repeated Start Condition) | 4.7 | | μs |
| ^t HD:DAT | Data In Hold Time | 0 | | μs |
| ^t SU:DAT | Data In Setup Time | 250 | | ns |
| t _R | SDA and SCL Rise Time | | 1 | μs |
| t _F | SDA and SCL Fall Time | | 300 | ns |
| tsu:sto | Stop Condition Setup Time | 4.7 | | μs |
| t _{DH} | Data Out Hold Time | 300 | | ns |

Typical Power-Up Timing

| Symbol | Parameter | Тур.(5) | Units |
|----------------------|-----------------------------|---------|-------|
| t _{PUR} (6) | Power-Up to Read Operation | 2.0 | μs |
| t _{PUW} (6) | Power-Up to Write Operation | 2.0 | μs |

Bus Timing



Notes: (5) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage. (6) This parameter is periodically sampled and not 100% tested.

Write Cycle Limits

| Symbol | Parameter | Min. | Typ.(7) | Max. | Units |
|---------------------|------------------|------|---------|------|-------|
| t _{WR} (8) | Write Cycle Time | 10 | 5 | | ms |

The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the X24LC16 bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.

Write Cycle Timing



PIN DESCRIPTIONS

Serial Clock (SCL)

The SCL input is used to clock all data into and out of the device.

Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs.

An open collector output implies the use of a pull-up resistor. For selecting typical values, refer to the Guidelines for Calculating Typical Values of Bus Pull-Up Resistors graph.

Address (A₀, A₁, A₂)

The $A_0,\,A_1$ and A_2 inputs are unused by the X24LC16, however, they must be tied to V_{SS} to insure proper device operation.

DEVICE OPERATION

The X24LC16 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers, and provide the clock for both transmit and receive operations. Therefore, the X24LC16 will be considered a slave in all applications.

Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figures 1 and 2.

Start Condition

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X24LC16 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

- Notes: (7) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage (5V).
 - (8) t_{WR} is the minimum cycle time from the system perspective; it is the maximum time the device requires to perform the internal write operation.

Figure 1: Data Validity



Figure 2: Definition of Start and Stop



Stop Condition

All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used by the X24LC16 to place the device in the standby power mode.

Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. Refer to Figure 3.

The X24LC16 will always respond with an acknowledge after recognition of a start condition and its slave

address. If both the device and a write operation have been selected, the X24LC16 will respond with an acknowledge after the receipt of each subsequent eight bit word.

In the read mode the X24LC16 will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the X24LC16 will continue to transmit data. If an acknowledge is not detected, the X24LC16 will terminate further data transmissions and await the stop condition to return to the standby power mode.

Figure 3: Acknowledge Response From Receiver



DEVICE ADDRESSING

Following a start condition the bus master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier (see Figure 4). For the X24LC16 this is fixed as 1010[B].

Figure 4: Slave Address



The next three bits of the slave address field are the page select bits. They are used by the master device to select which of the eight 256 word pages of memory are to be accessed. These bits are, in effect, the three most significant bits of the word address. It should be noted, the protocol limits the size of memory to eight pages of 256 words; therefore, the protocol can support only one X24LC16 per system.

The last bit of the slave address defines the operation to be performed. When set to one a read operation is selected, when set to zero a write operation is selected.

Following the start condition, the X24LC16 monitors the SDA bus comparing the slave address being transmitted with its slave address. Upon a compare the X24LC16 outputs an acknowledge on the SDA line. Depending on the state of the R/\overline{W} bit, the X24LC16 will execute a read or write operation.

WRITE OPERATIONS

Byte Write

For a write operation, the X24LC16 requires a second address field. This address field is the word address, comprised of eight bits, providing access to any one of the 256 words in the selected page of memory. Upon receipt of the word address the X24LC16 responds with an acknowledge, and awaits the next eight bits of data, again responding with an acknowledge. The master then terminates the transfer by generating a stop condition, at which time the X24LC16 begins the internal write cycle to the nonvolatile memory. While the internal write cycle is in progress the X24LC16 inputs are disabled, and the device will not respond to any requests from the master. Refer to Figure 5 for the address, acknowledge and data transfer sequence.

Figure 5: Byte Write



Page Write

The X24LC16 is capable of a sixteen byte page write operation. It is initiated in the same manner as the byte write operation, but instead of terminating the write cycle after the first data word is transferred, the master can transmit up to fifteen more words. After the receipt of each word, the X24LC16 will respond with an acknowledge.

After the receipt of each word, the four low order address bits are internally incremented by one. The high order seven bits of the word address remain constant. If the master should transmit more than sixteen words prior to generating the stop condition, the address counter will "roll over" and the previously written data will be overwritten. As with the byte write operation, all inputs are disabled until completion of the internal write cycle. Refer to Figure 6 for the address, acknowledge and data transfer sequence.

Acknowledge Polling

The disabling of the inputs can be used to take advantage of the typical 5 ms write cycle time. Once the stop condition is issued to indicate the end of the host's write operation the X24LC16 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the X24LC16 is still

Figure 6: Page Write

busy with the write operation no ACK will be returned. If the X24LC16 has completed the write operation an ACK will be returned and the host can then proceed with the next read or write operation.

READ OPERATIONS

Read operations are initiated in the same manner as write operations with the exception that the R/\overline{W} bit of the slave address is set to a one. There are three basic read operations: current address read, random read and sequential read.

Note: For each read operation, SDA must be brought back to a high level prior to the stop bit.

Current Address Read

Internally the X24LC16 contains an address counter that maintains the address of the last word accessed, incremented by one. Therefore, if the last access (either a read or write) was to address n, the next read operation would access data from address n+1. Upon receipt of the slave address with R/\overline{W} set to one, the X24LC16 issues an acknowledge and transmits the eight bit word. The master will not acknowledge the transfer but does generate a stop condition and the X24LC16 discontinues transmission. Refer to Figure 7 for the sequence of address, acknowledge and data transfer.



Figure 7: Current Address Read



Random Read

Random read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/\overline{W} bit set to one, the master must first perform a "dummy" write operation. The master issues the start condition, and the slave address followed by the word address it is to read. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/\overline{W} bit set to one. This will be followed by an acknowledge from the X24LC16 and then by the eight bit word. The master will not acknowledge the transfer but does generate the stop condition and the X24LC16 discontinues transmission. Refer to Figure 8 for the address, acknowledge and data transfer sequence.

Sequential Read

Sequential reads can be initiated as either a current address read or random access read. The first word is

Figure 8: Random Read

transmitted as with the other read modes, however, the master now responds with an acknowledge, indicating it requires additional data. The X24LC16 continues to output data for each acknowledge received. The read operation is terminated by the master not responding with an acknowledge and generating a stop condition.

The data output is sequential, with the data from address n followed by the data from n+1. The address counter for read operations increments all word address bits, allowing the entire memory contents to be serially read during one operation. If more than 2048 words are read, the counter "rolls over" and the X24LC16 continues to output data for each acknowledge received. Refer to Figure 9 for the address, acknowledge and data transfer sequence.



Figure 9: Sequential Read



Figure 10: Typical System Configuration



FUNCTIONAL DIAGRAM





Guidelines for Calculating Typical Values of Bus Pull-Up Resistors

ł

ORDERING INFORMATION

SERIAL E²PROMs

| Device Order | Organization | | | | | Pac | kage | | | | | Temp. Bange | Process | Processing |
|-----------------|--------------|---|---|---|---|-----|------|---|---|---|---|----------------|------------|------------|
| Number | | S | Ρ | D | С | F1 | F2 | к | J | E | G | nunge | recimology | Lever |
| X24LC16S | 2048 x 8 | • | | | | | | | | | | † | CMOS | Standard |
| X24LC16SI | 2048 x 8 | ٠ | | | | | | | | | | I | CMOS | Standard |
| X24LC16P | 2048 x 8 | | • | | | | | | | | | † | CMOS | Standard |
| X24LC16PI | 2048 x 8 | | • | | | | | | | | | 1 | CMOS | Standard |
| X24LC16D | 2048 x 8 | | | • | | | | | | | · | † | CMOS | Standard |
| X24LC16DI | 2048 x 8 | | | • | | | | | | | | 1 | CMOS | Standard |

Key:

 \dagger = Blank = Commercial = 0°C to +70°C

- $I = Industrial = -40^{\circ}C to +85^{\circ}C$
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- S = 14-Lead Plastic Small Outline Gull Wing
- P = 8-Lead Plastic DIP
- D = 8-Lead Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64
- F2 = Ceramic Flat Pack for X28C256 and X28C256B
- K = Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PACKAGING INFORMATION

14-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S



PSE014

PACKAGING INFORMATION



8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

PPI008

PACKAGING INFORMATION





NOTES

U.S. Sales Offices

Northeast Area

Xicor, Inc. 83 Cambridge Street Unit 1D Burlington, Massachusetts 01803 Phone: 617/273-2110 Telex: 230322889 Fax: 617/273-3116

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 407/767-8010 TWX: 510-100-7141 Fax: 407/767-8912

Mid-Atlantic Area

Xicor, Inc. 50 North Street Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/605-1310 TWX: 910-997-3663 Fax: 312/605-1316

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor GmbH Forsthausstrasse 1 D-8013 Haar bei Muenchen West Germany Phone: (49) 89/463089 Telex: 5213883 Fax: (49) 89/4605472

Japan Area

Xicor Japan K.K. Suzuki Building, 4th Floor 1-6-8 Shinjuku, Shinjuku-ku Tokyo 160, Japan Phone: (03) 225-2004 Fax: (03) 225-2319

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640





Please use this Xicor Data Book Supplement in conjunction with the Xicor 1988 Data Book, Stock No. 100-080, which contains additional product line information, product reliability reports and application notes.





16K

Commercial Industrial

X2816C X2816CI

2048 x 8 Bit

Electrically Erasable PROM

FEATURES

- 200 ns Access Time
- High Performance Advanced NMOS
 Technology
- Fast Write Cycle Times
- -16-Byte Page Write Operation
- -Byte or Page Write Cycle: 5 ms Typical
- -Complete Memory Rewrite: 640 ms Typical
- —Effective Byte Write Cycle Time of 300 μ s Typical
- DATA Polling
 - -Allows User to Minimize Write Cycle Time
- Simple Byte and Page Write
 - —Single TTL Level WE Signal
 - -Internally Latched Address and Data
 - -Automatic Write Timing
- JEDEC Approved Byte-Wide Pinout
- Inherent 100 + Years Data Retention

DESCRIPTION

The Xicor X2816C is a 2K x 8 E²PROM, fabricated with an advanced, high performance N-channel floating gate MOS technology. Like all Xicor programmable nonvolatile memories it is a 5V only device. The X2816C features the JEDEC approved pinout for bytewide memories, compatible with industry standard RAMs, ROMs and EPROMs.

The X2816C supports a 16-byte page write operation, typically providing a 300 μ s/byte write cycle, enabling the entire memory to be written in less than 640 ms. The X2816C also features DATA Polling, a system software support scheme used to indicate the early completion of a write cycle.

Xicor E²PROMs are designed and tested for applications requiring extended endurance.

PIN CONFIGURATIONS





PIN NAMES

| $A_0 - A_{10}$ | Address Inputs |
|-----------------|-------------------|
| 1/00-1/07 | Data Input/Output |
| WE | Write Enable |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| V _{CC} | + 5V |
| V _{SS} | Ground |
| NC | No Connect |

X2816C, X2816CI

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias |
|-------------------------------|
| X2816C |
| X2816Cl |
| Storage Temperature |
| Voltage on any Pin with |
| Respect to Ground 1.0V to +7V |
| D.C. Output Current |
| Lead Temperature |
| (Soldering, 10 Seconds) |

D.C. OPERATING CHARACTERISTICS

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| X2816C T _A = 0°C to +70°C, V_{CC} = - | +5V \pm 10%, unless otherwise specified. |
|--|--|
| X2816CI T _A = -40° C to $+85^{\circ}$ C, V _{CC} | = $+5V \pm 10\%$, unless otherwise specified. |

| Symbol | Parameter | | Limits | | Unite | Test Conditions | |
|---------------------|-----------------------------------|------|---------|-----------------------|-------|---|--|
| Symbol | raiametei | Min. | Typ.(1) | Max. | Units | | |
| lcc | V _{CC} Current (Active) | | 80 | 120 | mA | $\overline{CE} = \overline{OE} = V_{IL}$ All I/O's = Open Other Inputs = V _{CC} | |
| I _{SB} | V _{CC} Current (Standby) | | 45 | 60 | mA | $\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$ All I/O's = Open Other Inputs = V _{CC} | |
| ۱ _U | Input Leakage Current | | | 10 | μA | $V_{IN} = GND$ to V_{CC} | |
| ILO | Output Leakage Current | | | 10 | μΑ | $V_{OUT} = GND$ to $V_{CC}, \overline{CE} = V_{IH}$ | |
| V _{IL} (2) | Input Low Voltage | -1.0 | | 0.8 | V | | |
| VIH ⁽²⁾ | Input High Voltage | 2.0 | | V _{CC} + 1.0 | V | | |
| VOL | Output Low Voltage | | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | |
| VOH | Output High Voltage | 2.4 | | | V | I _{OH} = -400 μA | |

TYPICAL POWER-UP TIMING

| Symbol | Parameter | Typ.(1) | Units | |
|----------------------|-----------------------------|---------|-------|--|
| t _{PUR} (3) | Power-Up to Read Operation | 11 | ms | |
| t _{PUW} (3) | Power-Up to Write Operation | 5 | ms | |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{I/O} (3) | Input/Output Capacitance | 10 | pF | $V_{I/O} = 0V$ |
| C _{IN} (3) | Input Capacitance | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0V to 3.0V | |
|-----------------------------------|--------------------------------|--|
| Input Rise and Fall Times | 10 ns | |
| Input and Output Timing Levels | 1.5V | |
| Output Load | 1 TTL Gate and $C_L = 100 pF$ | |

MODE SELECTION

| CE | ŌĒ | WE | Mode | I/O | Power |
|----|----|----|------------------------------|------------------|---------|
| L | L | н | Read | D _{OUT} | Active |
| L | н | L | Write | D _{IN} | Active |
| н | х | × | Standby and Write Inhibit | High Z | Standby |
| Х | L | X | Write Inhibit | _ | |
| Х | Х | н | Write Inhibit | — | |

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(2) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

(3) This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS

X2816C T_A = 0°C to +70°C, V_{CC} = +5V ±10%, unless otherwise specified. X2816Cl T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | Min. | Max. | Units |
|--------------------------------|------------------------------------|------|------|-------|
| t _{RC} | Read Cycle Time | 200 | | ns |
| t _{CE} | Chip Enable Access Time | | 200 | ns |
| t _{AA} | Address Access Time | | 200 | ns |
| tOE | Output Enable Access Time | | 100 | ns |
| t _{LZ} (4) | Chip Enable to Output in Low Z | 10 | | ns |
| t _{HZ} ⁽⁵⁾ | Chip Disable to Output in High Z | 10 | 60 | ns |
| t _{OLZ} (4) | Output Enable to Output in Low Z | 10 | | ns |
| t _{OHZ} (5) | Output Disable to Output in High Z | 10 | 60 | ns |
| t _{OH} | Output Hold from Address Change | 10 | | ns |

Read Cycle



Notes: (4) t_{LZ} min. and t_{OLZ} min. are periodically sampled and not 100% tested.

(5) t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven. t_{HZ} min. and t_{OHZ} min. are periodically sampled and not 100% tested.
Write Cycle Limits

| Symbol | Parameter | Min. | Тур. ⁽⁶⁾ | Max. | Units |
|---------------------|---------------------|------|---------------------|------|-------|
| t _{WC} (7) | Write Cycle Time | | 5 | 10 | ms |
| t _{AS} | Address Setup Time | 10 | | | ns |
| t _{AH} | Address Hold Time | 150 | | | ns |
| t _{CS} | Write Setup Time | 0 | | | ns |
| t _{CH} | Write Hold Time | 0 | | | ns |
| t _{CW} | CE Pulse Width | 150 | | | ns |
| tOES | OE High Setup Time | 10 | | | ns |
| t _{OEH} | OE High Hold Time | 10 | | | ns |
| t _{WP} | WE Pulse Width | 150 | | | ns |
| twph | WE High Recovery | 50 | | | ns |
| t _{DV} | Data Valid | | | 300 | ns |
| t _{DS} | Data Setup | 100 | | | ns |
| t _{DH} | Data Hold | 15 | | | ns |
| t _{DW} | Delay to Next Write | 500 | | | μs |
| t _{BLC} | Byte Load Cycle | 3 | | 20 | μs |

WE Controlled Write Cycle



Notes: (6) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(7) t_{WC} is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.

CE Controlled Write Cycle



Page Mode Write Cycle



- Notes: (8) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW; e.g. this can be done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.
 - (9) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram⁽¹⁰⁾



Note: (10) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

SYMBOL TABLE

| WAVEFORM | INPUTS Must be steady | OUTPUTS Will be steady |
|----------|------------------------------------|-------------------------------------|
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care : Changes Allowed | Changing : State Not Known |
| | N/A | Center Line is High Impedance |

PIN DESCRIPTIONS

Addresses (A₀-A₁₀)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X2816C through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X2816C.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X2816C supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms.

Page Write Operation

The page write feature of the X2816C allows the entire memory to be typically written in 640 ms. Page write allows two to sixteen bytes of data to be consecutively written to the X2816C prior to the commencement of the internal programming cycle. Although the host system may read data from any location in the system to

transfer to the X2816C, the destination page address of the X2816C should be the same on each subsequent strobe of the $\overline{\text{WE}}$ and $\overline{\text{CE}}$ inputs. That is, A₄ through A₁₀ must be the same for each transfer of data to the X2816C during a page write cycle.

The page write mode can be entered during any write operation. Following the initial byte write cycle, the host can write an additional one to fifteen bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 20 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 20 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. The page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 20 μ s.

DATA Polling

The X2816C features $\overline{\text{DATA}}$ Polling as a method to indicate to the host system that the byte write or page write cycle has completed. $\overline{\text{DATA}}$ Polling allows a simple bit test operation to determine the status of the X2816C, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data.

WRITE PROTECTION

There are three features that protect the nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse which is typically less than 20 ns will not initiate a write cycle.
- V_{CC} Sense—All functions are inhibited when V_{CC} is \leq 3V, typically.
- Write Inhibit—Holding either OE LOW, WE HIGH or CE HIGH during power-on and power-off, will inhibit inadvertent writes. Write cycle timing specifications must be observed concurrently.

ENDURANCE

Xicor E²PROMs are designed and tested for applications requiring extended endurance.

SYSTEM CONSIDERATIONS

Because the X2816C is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X2816C has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger. In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.



FUNCTIONAL DIAGRAM

Normalized Active Supply Current vs. Ambient Temperature



Normalized Access Time vs. Ambient Temperature



Normalized Standby Supply Current vs. Ambient Temperature



ORDERING INFORMATION

16K E²PROMs

| Device Order | evice Package Ten | | Temp. | Access | Process | Processing | | | | | | | | | |
|-----------------|-------------------|---|-------|--------|---------|------------|----|---|---|---|---|-------|--------|---------------|----------|
| Number | | S | Ρ | D | С | F1 | F2 | κ | J | E | G | nange | | recinitionogy | Level |
| X2816CP-20 | 2048 x 8 | | • | | | | | | | | | † | 200 ns | NMOS | Standard |
| X2816CPI-20 | 2048 x 8 | | • | | | | | | | | | I | 200 ns | NMOS | Standard |
| X2816CJ-20 | 2048 x 8 | | | | | | | | • | | | † | 200 ns | NMOS | Standard |
| X2816CJI-20 | 2048 x 8 | | | | | | | | • | | | I | 200 ns | NMOS | Standard |

Key:

- \dagger = Blank = Commercial = 0°C to + 70°C
- I = Industrial = -40°C to +85°C

 $M = Military = -55^{\circ}C to + 125^{\circ}C$

- S = Plastic Small Outline Gull Wing
- P = 24-Lead Plastic DIP
- D = Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B,
- X2864H and X28C64
- F2 = Ceramic Flat Pack for X28C256 and X28C256B
- K = Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



2-13

PACKAGING INFORMATION





NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY PJG032

Sales Offices

U.S. Sales Offices

Northeast Area

Xicor, Inc. 83 Cambridge Street Unit 1D Burlington, Massachusetts 01803 Phone: 617/273-2110 Telex: 230322889 Fax: 617/273-3116

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 407/767-8010 TWX: 510-100-7141 Fax: 407/767-8912

Mid-Atlantic Area

Xicor, Inc. 50 North Street Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/605-1310 TWX: 910-997-3663 Fax: 312/605-1316

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor GmbH Technopark Neukeferloh Bretonischer Ring 15 D-8011 Grasbrunn bei Muenchen West Germany Phone: (49) 89/463089 Telex: 5213883 Fax: (49) 89/4605472

Japan Area

Xicor Japan K.K. Suzuki Building, 4th Floor 1-6-8 Shinjuku, Shinjuku-ku Tokyo 160, Japan Phone: (03) 225-2004 Fax: (03) 225-2319

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



64K

Commercial Industrial

X2864B X2864BI

8192 x 8 Bit

Electrically Erasable PROM

TYPICAL FEATURES

- 120 ns Access Time
- High Performance Scaled NMOS Technology
- Fast Write Cycle Times
 - -32-Byte Page Write Operation
 - -Byte or Page Write Cycle: 3 ms Typical
 - ---Complete Memory Rewrite: 750 ms Typical
 - --Effective Byte Write Cycle Time of 95 μ s Typical
- DATA Polling
 - -Allows User to Minimize Write Cycle Time
- Simple Byte and Page Write
 - -Single TTL Level WE Signal
 - -Internally Latched Address and Data
 - -Automatic Write Timing
- JEDEC Approved Byte-Wide Pinout

DESCRIPTION

The Xicor X2864B is a 8K x 8 E²PROM, fabricated with an advanced, high performance N-channel floating gate MOS technology. Like all Xicor programmable nonvolatile memories it is a 5V only device. The X2864B features the JEDEC approved pinout for bytewide memories, compatible with industry standard RAMs, ROMs and EPROMs.

The X2864B supports a 32-byte page write operation, effectively providing a 95 μ s/byte write cycle and enabling the entire memory to be written in less than 750 ms. The X2864B also features DATA Polling, a system software support scheme used to indicate the early completion of a write cycle.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 10 years.









PIN NAMES

| $A_0 - A_{12}$ | Address Inputs |
|----------------|-------------------|
| 1/00-1707 | Data Input/Output |
| WE | Write Enable |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| Vcc | + 5V |
| Vss | Ground |
| NČ | No Connect |

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | |
|-------------------------|----------------|
| X2864B | 10°C to +85°C |
| X2864BI | 65°C to +135°C |
| Storage Temperature | 65°C to +150°C |
| Voltage on any Pin with | |
| Respect to Ground | |
| D.C. Output Current | |
| Lead Temperature | |
| (Soldering, 10 Seconds) | |

D.C. OPERATING CHARACTERISTICS

X2864B T_A = 0°C to +70°C, V_{CC} = +5V ±5%, unless otherwise specified. X2864BI T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

2.4

Limits Symbol Units **Test Conditions** Parameter Typ.(1) Min. Max. $\overline{CE} = \overline{OE} = V_{II}$ V_{CC} Current (Active) 150 lcc 80 mΑ All I/O's = Open Other Inputs = V_{CC} $\overline{CE} = V_{IH}, \overline{OE} = V_{II}$ ISB V_{CC} Current (Standby) 50 80 mΑ All I/O's = Open Other Inputs = V_{CC} $V_{IN} = GND$ to V_{CC} L Input Leakage Current 10 μA $V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$ 10 ho **Output Leakage Current** μA VII (2) Input Low Voltage -1.00.8 v VIH(2) 2.0 ۷ Input High Voltage $V_{CC} + 1.0$ VOL **Output Low Voltage** 0.4 v $I_{OL} = 2.1 \text{ mA}$

TYPICAL POWER-UP TIMING

VOH

Output High Voltage

| Symbol | Parameter | Typ.(1) | Units |
|---------------------------------|-----------------------------|---------|-------|
| t _{PUR} ⁽³⁾ | Power-Up to Read Operation | 1 | ms |
| t _{PUW} (3) | Power-Up to Write Operation | 5 | ms |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{I/O} (3) | Input/Output Capacitance | 10 | pF | $V_{I/O} = 0V$ |
| C _{IN} (3) | Input Capacitance | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0.4V to 2.4V |
|-----------------------------------|---------------------------------------|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | 0.8V and 2.0V |
| Output Load | 1 TTL Gate and $C_L = 100 \text{ pF}$ |

MODE SELECTION

| | CE | ŌĒ | WE | Mode | I/O | Power |
|----|----|----|----|------------------------------|------------------|---------|
| | L | L | н | Read | D _{OUT} | Active |
| _ | L | Н | L | Write | D _{IN} | Active |
| / | н | x | x | Standby and Write Inhibit | High Z | Standby |
| nd | X | L | Х | Write Inhibit | _ | |
| | X | Х | н | Write Inhibit | _ | _ |

v

 $I_{OH} = -400 \,\mu A$

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(2) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

(3) This parameter is periodically sampled and not 100% tested.

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

A.C. CHARACTERISTICS

X2864B T_A = 0°C to +70°C, V_{CC} = +5V ±5%, unless otherwise specified. X2864BI T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | X286 X286 | 64B-12 4BI-12 | X286 X286 | 4 B- 15 4BI-15 | X2864B-18 X2864BI-18 | | Units |
|----------------------|---------------------------------|--------------|------------------|--------------|--------------------------|-------------------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | ŕ |
| t _{RC} | Read Cycle Time | 120 | | 150 | | 180 | | ns |
| t _{CE} | Chip Enable Access Time | | 120 | | 150 | | 180 | ns |
| t _{AA} | Address Access Time | | 120 | | 150 | | 180 | ns |
| t _{OE} | Output Enable Access Time | | 50 | | 70 | | 100 | ns |
| t _{LZ} (4) | CE Low to Active Output | 0 | | 0 | | 0 | | ns |
| toLZ ⁽⁴⁾ | OE Low to Active Output | 0 | | 0 | | 0 | | ns |
| t _{HZ} (5) | CE High to High Z Output | 0 | 50 | 0 | 50 | 0 | 50 | ns |
| t _{OHZ} (5) | OE High to High Z Output | 0 | 50 | 0 | 50 | 0 | 50 | ns |
| tон | Output Hold from Address Change | 0 | | 0 | | 0 | | ns |

Read Cycle



Notes: (4) tLZ min. and tOLZ min. are shown for reference only, they are periodically characterized and are not tested.

(5) t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven. t_{HZ} min. and t_{OHZ} min. are shown for reference only, they are periodically characterized and are not tested.

Write Cycle Limits

| Symbol | Parameter | Min. | Typ. ⁽⁶⁾ | Max. | Units |
|------------------|---------------------|------|---------------------|------|-------|
| t _{WC} | Write Cycle Time | | 3 | 5 | ms |
| t _{AS} | Address Setup Time | 5 | | | ns |
| t _{AH} | Address Hold Time | 50 | | | ns |
| t _{CS} | Write Setup Time | 0 | | | ns |
| t _{CH} | Write Hold Time | 0 | Ţ | | ns |
| t _{CW} | CE Pulse Width | 100 | | | ns |
| t _{OES} | OE High Setup Time | 10 | | | ns |
| t _{OEH} | OE High Hold Time | 10 | | | ns |
| t _{WP} | WE Pulse Width | 100 | | | ns |
| t _{WPH} | WE High Recovery | 50 | | | ns |
| t _{DV} | Data Valid | | | 100 | μs |
| t _{DS} | Data Setup | 50 | - | | ns |
| t _{DH} | Data Hold | 5 | | | ns |
| t _{DW} | Delay to Next Write | 10 | [| | μs |
| t _{BLC} | Byte Load Cycle | 1 | | 100 | μs |

WE Controlled Write Cycle



Note: (6) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

CE Controlled Write Cycle



Page Mode Write Cycle



Notes: (7) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW; e.g., this can be done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.

(8) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram⁽⁹⁾



SYMBOL TABLE

| WAVEFORM | INPUTS Must be steady | OUTPUTS Will be steady |
|----------|------------------------------------|-------------------------------------|
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care : Changes Allowed | Changing : State Not Known |
| | N/A | Center Line is High Impedance |

Note: (9) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

PIN DESCRIPTIONS

Addresses (A₀-A₁₂)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X2864B through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X2864B.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X2864B supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 3 ms.

Page Write Operation

The page write feature of the X2864B allows the entire memory to be written in 750 ms. Page write allows two

to thirty-two bytes of data to be consecutively written to the X2864B prior to the commencement of the internal programming cycle. The destination addresses for a page write operation must reside on the same page; that is, A_5 through A_{12} must not change.

The page write mode can be entered during any write operation. Following the initial byte write cycle, the host can write an additional one to thirty-one bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 100 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 100 μ s the internal automatic programming cycle will commence. There is no page write window limitation. The page write window is infinitely wide so long as the host continues to access the device within the byte load cycle time of 100 μ s.

DATA Polling

The X2864B features \overrightarrow{DATA} Polling as a method to indicate to the host system that the byte write or page write cycle has completed. \overrightarrow{DATA} Polling allows a simple bit test operation to determine the status of the X2864B, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data.

WRITE PROTECTION

There are two features that protect the nonvolatile data from inadvertent writes.

- V_{CC} Sense—All functions are inhibited when V_{CC} is \leq 3.5V.
- Write Inhibit—Holding either OE LOW, WE HIGH or CE HIGH during power-on and power-off, will inhibit inadvertent writes.

SYSTEM CONSIDERATIONS

Because the X2864B is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X2864B has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.



FUNCTIONAL DIAGRAM

ORDERING INFORMATION

64K E²PROMs

| Device Order | Organization | Package | | | | | | | | | | Temp. Range | Access | Process | Processing |
|-----------------|--------------|---------|---|---|---|----|----|---|---|---|---|----------------|--------|-------------|------------|
| Number | | S | Ρ | D | С | F1 | F2 | κ | J | E | G | liange | | reconnology | LEVUI |
| X2864BP-12 | 8192 x 8 | | • | | | | | | | | | † | 120 ns | NMOS | Standard |
| X2864BP-15 | 8192 x 8 | | • | | | | | | | | | † | 150 ns | NMOS | Standard |
| X2864BP-18 | 8192 x 8 | | • | | | | | | | | | † | 180 ns | NMOS | Standard |
| X2864BPI-12 | 8192 x 8 | | • | | | | | | | | | 1 | 120 ns | NMOS | Standard |
| X2864BPI-15 | 8192 x 8 | | • | | | | | | | | | 1 | 150 ns | NMOS | Standard |
| X2864BPI-18 | 8192 x 8 | | • | | | | | | | | | 1 | 180 ns | NMOS | Standard |
| X2864BD-12 | 8192 x 8 | | | • | | | | | | | | † | 120 ns | NMOS | Standard |
| X2864BD-15 | 8192 x 8 | | | • | | | | | | | | † | 150 ns | NMOS | Standard |
| X2864BD-18 | 8192 x 8 | | | ٠ | | | | | | | | † | 180 ns | NMOS | Standard |
| X2864BDI-12 | 8192 x 8 | | | • | | | | | | | | I | 120 ns | NMOS | Standard |
| X2864BDI-15 | 8192 x 8 | | | • | | | | | | | | 1 | 150 ns | NMOS | Standard |
| X2864BDI-18 | 8192 x 8 | | | ٠ | | | | | | | | 1 | 180 ns | NMOS | Standard |
| X2864BF-12 | 8192 x 8 | | | | | • | | | | | | † | 120 ns | NMOS | Standard |
| X2864BF-15 | 8192 x 8 | | | | | • | | | | | | † | 150 ns | NMOS | Standard |
| X2864BF-18 | 8192 x 8 | | | | | • | | | | | | † | 180 ns | NMOS | Standard |
| X2864BFI-12 | 8192 x 8 | | | | | • | | | | | | | 120 ns | NMOS | Standard |
| X2864BFI-15 | 8192 x 8 | | | | | • | | | | | | I | 150 ns | NMOS | Standard |
| X2864BFI-18 | 8192 x 8 | | | | | • | | | | | | 1 | 180 ns | NMOS | Standard |

Key:

- † = Blank = Commercial = 0°C to + 70°C

- $\begin{array}{l} I = Industrial = -40^{\circ}\text{C to} + 85^{\circ}\text{C} \\ \text{M} = Military = -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \text{T} = Ultra High Temp. = 0^{\circ}\text{C to} + 150^{\circ}\text{C} \end{array}$
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

64K E²PROMs (Continued)

| Device Order | Organization | Package | | | | | | | | | | Temp. Range | Access | Process | Processing |
|-----------------|--------------|---------|---|---|---|----|----|---|---|---|---|----------------|--------|---------|------------|
| Number | | S | Ρ | D | С | F1 | F2 | К | J | Ε | G | nange | | l | 2000. |
| X2864BK-12 | 8192 x 8 | | | | | | | ٠ | | | | † | 120 ns | NMOS | Standard |
| X2864BK-15 | 8192 x 8 | | | | | | | ٠ | | | | † | 150 ns | NMOS | Standard |
| X2864BK-18 | 8192 x 8 | | | | | | | ٠ | | | | † | 180 ns | NMOS | Standard |
| X2864BKI-12 | 8192 x 8 | | | | | | | • | | | | | 120 ns | NMOS | Standard |
| X2864BKI-15 | 8192 x 8 | | | | | | | • | | | | I | 150 ns | NMOS | Standard |
| X2864BKI-18 | 8192 x 8 | | | | | | | ٠ | | | | I | 180 ns | NMOS | Standard |
| X2864BJ-12 | 8192 x 8 | | | | | | | | • | | | † | 120 ns | NMOS | Standard |
| X2864BJ-15 | 8192 x 8 | | | | | | | _ | • | | | † | 150 ns | NMOS | Standard |
| X2864BJ-18 | 8192 x 8 | | | | | | | | • | | | † | 180 ns | NMOS | Standard |
| X2864BJI-12 | 8192 x 8 | | | | | | | | • | | | I | 120 ns | NMOS | Standard |
| X2864BJI-15 | 8192 x 8 | | | | | | | | • | | | I | 150 ns | NMOS | Standard |
| X2864BJI-18 | 8192 x 8 | | | | | | | | • | | | I | 180 ns | NMOS | Standard |
| X2864BE-12 | 8192 x 8 | | | | | | | | | ٠ | | † | 120 ns | NMOS | Standard |
| X2864BE-15 | 8192 x 8 | | | | | | | | | • | | † | 150 ns | NMOS | Standard |
| X2864BE-18 | 8192 x 8 | | | | | | | | | • | | † | 180 ns | NMOS | Standard |
| X2864BEI-12 | 8192 x 8 | | | | | | | | | • | ļ | 1 | 120 ns | NMOS | Standard |
| X2864BEI-15 | 8192 x 8 | | | | | | | | | • | | I | 150 ns | NMOS | Standard |
| X2864BEI-18 | 8192 x 8 | | | | | | | | | • | | Ī | 180 ns | NMOS | Standard |

Key:

- † = Blank = Commercial = 0°C to +70°C
- $I = Industrial = -40^{\circ}C to +85^{\circ}C$ M = Military = -55^{\circ}C to +125^{\circ}C
- $T = Ultra High Temp. = 0^{\circ}C to + 150^{\circ}C$
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

64K E²PROMs (Continued)

| Device Order | Organization | Package | | | | | | | | | | Temp. Bange | Access Time | Process Technology | Processing |
|-----------------|--------------|---------|---|---|---|----|----|---|---|---|---|----------------|----------------|-----------------------|------------|
| Number | | S | Ρ | D | С | F1 | F2 | κ | J | Ε | G | mange | | 3, | |
| X2864BG-12 | 8192 x 8 | | | | | | | | | | • | † | 120 ns | NMOS | Standard |
| X2864BG-15 | 8192 x 8 | | | | | | | | Γ | | • | † | 150 ns | NMOS | Standard |
| X2864BG-18 | 8192 x 8 | | | | | | | | | | • | † | 180 ns | NMOS | Standard |
| X2864BGI-12 | 8192 x 8 | | | | | | | | Γ | | • | 1 | 120 ns | NMOS | Standard |
| X2864BGI-15 | 8192 x 8 | | | | | | | | 1 | | • | I | 150 ns | NMOS | Standard |
| X2864BGI-18 | 8192 x 8 | | | | | | | | | | • | I | 180 ns | NMOS | Standard |

Key:

† = Blank = Commercial = 0°C to +70°C

- $I = Industrial = -40^{\circ}C to +85^{\circ}C$
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- T = Ultra High Temp. = 0°C to + 150°C
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PACKAGING INFORMATION



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

HDI028

PACKAGING INFORMATION



28-LEAD CERAMIC FLAT PACK TYPE F1

NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. CASE OUTLINE FOR X2864A, X2864B AND X2864H

PACKAGING INFORMATION





32-LEAD PLASTIC LEADED CHIP CARRIER PACKAGE TYPE J

NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY

PJG032



NOTES:



2. TOLERANCE: $\pm\,1\%$ NLT $\pm\,0.005$ (0.127)

32-PAD CERAMIC LEADLESS CHIP CARRIER (GLASS FRIT SEAL) PACKAGE TYPE G



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. TOLERANCE: \pm 1% NLT \pm 0.005 (0.127)

3. FOR EXTENDED STORAGE TEMPERATURE ENVIRONMENTS

U.S. Sales Offices

Northeast Area

Xicor, Inc. Montvale Executive Park 91 Montvale Avenue Stoneham, Massachusetts 02180 Phone: 617/279-0220 Telex: 230322889 Fax: 617/279-1132

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 305/767-8010 TWX: 510-100-7141 Fax: 305/767-8912

Mid-Atlantic Area

Xicor, Inc. Patriot Square 39 Mill Plain Road Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/490-1310 TWX: 910-997-3663 Fax: 312/490-0637

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor, Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor, GmbH Forsthausstrasse 1 D8013 Haar bei Muenchen West Germany Phone: 49.8946.3089 Telex: 8415213883 Fax: 49.89.460.5472

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



64K Military

X2864BM

8192 x 8 Bit

Electrically Erasable PROM

TYPICAL FEATURES

- 120 ns Access Time
- High Performance Scaled NMOS
 Technology
- Fast Write Cycle Times
 - -32-Byte Page Write Operation
 - -Byte or Page Write Cycle: 3 ms Typical
 - -Complete Memory Rewrite: 750 ms Typical
 - —Effective Byte Write Cycle Time of 95 μ s Typical
- DATA Polling
- -Allows User to Minimize Write Cycle Time
- Simple Byte and Page Write
 - -Single TTL Level WE Signal
 - —Internally Latched Address and Data
- —Automatic Write Timing
- JEDEC Approved Byte-Wide Pinout

DESCRIPTION

The Xicor X2864B is an 8K x 8 E²PROM, fabricated with an advanced, high performance N-channel floating gate MOS technology. Like all Xicor programmable nonvolatile memories it is a 5V only device. The X2864B features the JEDEC approved pinout for bytewide memories, compatible with industry standard RAMs, ROMs and EPROMs.

The X2864B supports a 32-byte page write operation, effectively providing a 95 μ s/byte write cycle and enabling the entire memory to be written in less than 750 ms. The X2864B also features DATA Polling, a system software support scheme used to indicate the early completion of a write cycle.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 10 years.



ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | 65°C to +135°C |
|-------------------------|----------------|
| Storage Temperature | 65°C to +150°C |
| Voltage on any Pin with | |
| Respect to Ground | 1.0V to +7V |
| D.C. Output Current | |
| Lead Temperature | |
| (Soldering, 10 Seconds) | |

***COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. OPERATING CHARACTERISTICS

 $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = +5V \pm 10\%$, unless otherwise specified.

| Symbol | Daramater | | Limits | B | Unite | Test Conditions | |
|---------------------|-----------------------------------|--------------|--------|-----------------------|-------|--|--|
| Symbol | Falameter | Min. Typ.(1) | | Max. | Units | Test conditions | |
| lcc | V _{CC} Current (Active) | | 80 | 150 | mA | $\overline{CE} = \overline{OE} = V_{IL}$ All I/O's = Open Other Inputs = V_{CC} | |
| I _{SB} | V _{CC} Current (Standby) | | 50 | 80 | mA | $ \overline{CE} = V_{IH}, \overline{OE} = V_{IL} $ All I/O's = Open Other Inputs = V_{CC} | |
| lu | Input Leakage Current | | | 10 | μΑ | $V_{IN} = GND$ to V_{CC} | |
| ILO | Output Leakage Current | | | 10 | μA | $V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$ | |
| V _{IL} (2) | Input Low Voltage | - 1.0 | | 0.8 | V | | |
| V _{IH} (2) | Input High Voltage | 2.0 | | V _{CC} + 1.0 | V | | |
| VOL | Output Low Voltage | | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | |
| VOH | Output High Voltage | 2.4 | | | V | $I_{OH} = -400 \mu A$ | |

TYPICAL POWER-UP TIMING

| Symbol | Parameter | Typ.(1) | Units |
|----------------------|-----------------------------|---------|-------|
| t _{PUR} (3) | Power-Up to Read Operation | 1 | ms |
| t _{PUW} (3) | Power-Up to Write Operation | 5 | ms |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{I/O} (3) | Input/Output Capacitance | 10 | pF | $V_{I/O} = 0V$ |
| C _{IN} (3) | Input Capacitance | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0.4V to 2.4V |
|-----------------------------------|---------------------------------------|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | 0.8V and 2.0V |
| Output Load | 1 TTL Gate and $C_L = 100 \text{ pF}$ |

MODE SELECTION

| CE | ŌĒ | WE | Mode | 1/0 | Power |
|----|----|----|------------------------------|------------------|---------|
| L | L | н | Read | D _{OUT} | Active |
| L | Н | L | Write | D _{IN} | Active |
| Н | x | x | Standby and Write Inhibit | High Z | Standby |
| Х | L | X | Write Inhibit | _ | |
| X | X | н | Write Inhibit | | _ |

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(2) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

(3) This parameter is periodically sampled and not 100% tested.

X2864BM

A.C. CHARACTERISTICS

 $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = +5V \pm 10\%$, unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | X2864 | 4BM-12 | X2864 | IBM-15 | X2864 | Units | | |
|--------------------------------|---------------------------------|-------|--------|-------|--------|-------|-------|----|--|
| Cymbol | | Min. | Max. | Min. | Max. | Min. | Max. | | |
| t _{RC} | Read Cycle Time | 120 | | 150 | | 180 | | ns | |
| tCE | Chip Enable Access Time | | 120 | | 150 | | 180 | ns | |
| t _{AA} | Address Access Time | | 120 | | 150 | | 180 | ns | |
| tOE | Output Enable Access Time | | 50 | | 70 | | 100 | ns | |
| t _{LZ} ⁽⁴⁾ | CE Low to Active Output | 0 | | 0 | | 0 | | ns | |
| toLz ⁽⁴⁾ | OE Low to Active Output | 0 | | 0 | | 0 | | ns | |
| t _{HZ} (5) | CE High to High Z Output | 0 | 50 | 0 | 50 | 0 | 50 | ns | |
| t _{OHZ} (5) | OE High to High Z Output | 0 | 50 | 0 | 50 | 0 | 50 | ns | |
| tон | Output Hold from Address Change | 0 | | 0 | | 0 | | ns | |

Read Cycle



Notes: (4) tLZ min. and tOLZ min. are shown for reference only, they are periodically characterized and are not tested.

(5) t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven. t_{HZ} min. and t_{OHZ} min. are shown for reference only, they are periodically characterized and are not tested.
Write Cycle Limits

| Symbol | Parameter | Min. | Тур.(6) | Max. | Units |
|------------------|---------------------|------|---------|------|-------|
| twc | Write Cycle Time | | 3 | 5 | ms |
| tAS | Address Setup Time | 5 | | | ns |
| t _{AH} | Address Hold Time | 50 | | | ns |
| tcs | Write Setup Time | 0 | | | ns |
| t _{CH} | Write Hold Time | 0 | | | ns |
| tcw | CE Pulse Width | 100 | | | ns |
| tOES | OE High Setup Time | 10 | | | ns |
| t _{OEH} | OE High Hold Time | 10 | | | ns |
| t _{WP} | WE Pulse Width | 100 | | | ns |
| twph | WE High Recovery | 50 | | | ns |
| t _{DV} | Data Valid | | | 100 | μs |
| t _{DS} | Data Setup | 50 | | | ns |
| t _{DH} | Data Hold | 5 | | | ns |
| tow | Delay to Next Write | 10 | | | μs |
| tBLC | Byte Load Cycle | 1 | | 100 | μs |

WE Controlled Write Cycle



Note: (6) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

CE Controlled Write Cycle



Page Mode Write Cycle



Notes: (7) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW; e.g., this can be done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.

(8) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram⁽⁹⁾



SYMBOL TABLE

| WAVEFORM | INPUTS Must be steady | OUTPUTS Will be steady |
|----------|------------------------------------|-------------------------------------|
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care : Changes Allowed | Changing : State Not Known |
| | N/A | Center Line is High Impedance |

Note: (9) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

PIN DESCRIPTIONS

Addresses (A₀-A₁₂)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X2864B through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X2864B.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X2864B supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 3 ms.

Page Write Operation

The page write feature of the X2864B allows the entire memory to be written in 750 ms. Page write allows two

to thirty-two bytes of data to be consecutively written to the X2864B prior to the commencement of the internal programming cycle. The destination addresses for a page write operation must reside on the same page; that is, A_5 through A_{12} must not change.

The page write mode can be entered during any write operation. Following the initial byte write cycle, the host can write an additional one to thirty-one bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 100 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 100 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. The page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100 μ s.

DATA Polling

The X2864B features $\overline{\text{DATA}}$ Polling as a method to indicate to the host system that the byte write or page write cycle has completed. $\overline{\text{DATA}}$ Polling allows a simple bit test operation to determine the status of the X2864B, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data.

WRITE PROTECTION

There are two features that protect the nonvolatile data from inadvertent writes.

- \bullet V_{CC} Sense—All functions are inhibited when V_{CC} is \leq 3.5V.
- Write Inhibit—Holding either OE LOW, WE HIGH or CE HIGH during power-on and power-off, will inhibit inadvertent writes.

SYSTEM CONSIDERATIONS

Because the X2864B is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X2864B has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

FUNCTIONAL DIAGRAM



ORDERING INFORMATION

64K E²PROMs

| Device Order | Device Order Organization Package | | | Temp. | Access | Process | Processing Level | | | | | | | | | |
|-----------------|--------------------------------------|---|---|-------|--------|---------|---------------------|---|---|---|--------|-------|---------------------|------------|---------------------|--|
| Number | | S | P | D | С | F1 | F2 | κ | J | E | G | nange | Inne | reennology | | |
| X2864BDM-12 | 8192 x 8 | | | • | | | | | | | | М | 120 ns | NMOS | Standard | |
| X2864BDM-15 | 8192 x 8 | | | • | | | | | | | | м | 150 ns | NMOS | Standard | |
| X2864BDM-18 | 8192 x 8 | | | • | | | | | | | | М | 180 ns | NMOS | Standard | |
| X2864BDMB-12 | 8192 x 8 | | | • | | | | | | | | м | 120 ns | NMOS | 883 Rev. C, Class B | |
| X2864BDMB-15 | 8192 x 8 | | | • | | | | | | | | М | 150 ns | NMOS | 883 Rev. C, Class B | |
| X2864BDMB-18 | 8192 x 8 | | | ٠ | | | | | | | | м | 180 ns | NMOS | 883 Rev. C, Class B | |
| X2864BFM-12 | 8192 x 8 | | | | | • | | | | | | м | 120 ns | NMOS | Standard | |
| X2864BFM-15 | 8192 x 8 | | | | | • | | | | | | м | 150 ns | NMOS | Standard | |
| X2864BFM-18 | 8192 x 8 | | | | | • | | | | | | м | 180 ns | NMOS | Standard | |
| X2864BFMB-12 | 8192 x 8 | | | | | • | | | | | | м | 120 ns | NMOS | 883 Rev. C, Class B | |
| X2864BFMB-15 | 8192 x 8 | | | | | • | | | | | | м | 150 ns | NMOS | 883 Rev. C, Class B | |
| X2864BFMB-18 | 8192 x 8 | | | | | • | | | | | | М | 180 ns | NMOS | 883 Rev. C, Class B | |
| X2864BKM-12 | 8192 x 8 | | | | | | | ٠ | | | | М | 120 ns | NMOS | Standard | |
| X2864BKM-15 | 8192 x 8 | | | | | | | • | | | | М | 150 ns | NMOS | Standard | |
| X2864BKM-18 | 8192 x 8 | | | | | | | ٠ | | | | м | 180 ns | NMOS | Standard | |
| X2864BKMB-12 | 8192 x 8 | 1 | | | | | | ٠ | | | | м | 120 ns | NMOS | 883 Rev. C, Class B | |
| X2864BKMB-15 | 8192 x 8 | | | | | ļ | | ٠ | | | | м | 150 ns | NMOS | 883 Rev. C, Class B | |
| X2864BKMB-18 | 8192 x 8 | | | | | • | | | | м | 180 ns | NMOS | 883 Rev. C, Class B | | | |
| X2864BEM-12 | 8192 x 8 | | | | | | | • | | м | 120 ns | NMOS | Standard | | | |
| X2864BEM-15 | 8192 x 8 | | | | | | | • | | м | 150 ns | NMOS | Standard | | | |
| X2864BEM-18 | 8192 x 8 | | | | | | | | | • | | М | 180 ns | NMOS | Standard | |

Key:

 $\begin{array}{l} \textbf{terms} \\ \textbf{t} = Blank = Commercial = 0^{\circ}C \ \text{to} + 70^{\circ}C \\ \textbf{l} = Industrial = -40^{\circ}C \ \text{to} + 85^{\circ}C \\ \textbf{M} = Military = -55^{\circ}C \ \text{to} + 125^{\circ}C \\ \textbf{T} = Ultra \ \text{High Temp.} = 0^{\circ}C \ \text{to} + 150^{\circ}C \end{array}$

- $\begin{array}{l} S = \mbox{ Plastic Small Outline Gull Wing} \\ P = \mbox{ Plastic DIP} \\ \end{array}$
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

64K E²PROMs (Continued)

| Device Order | Organization | Package | | | | | | | | | | Temp. | Access | Process | Processing |
|-----------------|--------------|---------|---|---|---|----|----|---|---|--------|------|---------------------|--------|------------|---------------------|
| Number | | S | Ρ | D | С | F1 | F2 | κ | J | E | G | nange | 1 mile | recimology | Level |
| X2864BEMB-12 | 8192 x 8 | | | | | | | | | • | | м | 120 ns | NMOS | 883 Rev. C, Class B |
| X2864BEMB-15 | 8192 x 8 | | | | | | | | | • | | м | 150 ns | NMOS | 883 Rev. C, Class B |
| X2864BEMB-18 | 8192 x 8 | | | | | • | | | м | 180 ns | NMOS | 883 Rev. C, Class B | | | |
| X2864BGM-12 | 8192 x 8 | | | | | | | | | | • | м | 120 ns | NMOS | Standard |
| X2864BGM-15 | 8192 x 8 | | | | | | | | | | • | м | 150 ns | NMOS | Standard |
| X2864BGM-18 | 8192 x 8 | | | | | | | | | | • | м | 180 ns | NMOS | Standard |
| X2864BGMB-12 | 8192 x 8 | | | | | | | | | | • | м | 120 ns | NMOS | 883 Rev. C, Class B |
| X2864BGMB-15 | 8192 x 8 | | | | | | | | | | • | м | 150 ns | NMOS | 883 Rev. C, Class B |
| X2864BGMB-18 | 8192 x 8 | | | | | ł | | | | | • | м | 180 ns | NMOS | 883 Rev. C, Class B |

Key:

 $\begin{array}{l} \uparrow = \text{Blank} = \text{Commercial} = 0^\circ\text{C to} + 70^\circ\text{C} \\ \text{I} = \text{Industrial} = -40^\circ\text{C to} + 85^\circ\text{C} \\ \text{M} = \text{Military} = -55^\circ\text{C to} + 125^\circ\text{C} \\ \text{T} = \text{Ultra High Temp.} = 0^\circ\text{C to} + 150^\circ\text{C} \\ \end{array}$

- S = Plastic Small Outline Gull Wing
- P = Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE BELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

HDI028

PACKAGING INFORMATION



1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. CASE OUTLINE FOR X2864A, X2864B AND X2864H

PACKAGING INFORMATION



PACKAGING INFORMATION

32-PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE TYPE E



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. TOLERANCE: \pm 1% NLT \pm 0.005 (0.127)

PACKAGING INFORMATION

32-PAD CERAMIC LEADLESS CHIP CARRIER (GLASS FRIT SEAL) PACKAGE TYPE G



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. TOLERANCE: ± 1% NLT ± 0.005 (0.127)

3. FOR EXTENDED STORAGE TEMPERATURE ENVIRONMENTS

U.S. Sales Offices

Northeast Area

Xicor, Inc. Montvale Executive Park 91 Montvale Avenue Stoneham, Massachusetts 02180 Phone: 617/279-0220 Telex: 230322889 Fax: 617/279-1132

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 305/767-8010 TWX: 510-100-7141 Fax: 305/767-8912

Mid-Atlantic Area

Xicor, Inc. Patriot Square 39 Mill Plain Road Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/490-1310 TWX: 910-997-3663 Fax: 312/490-0637

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor, Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor, GmbH Forsthausstrasse 1 D8013 Haar bei Muenchen West Germany Phone: 49.8946.3089 Telex: 8415213883 Fax: 49.89.460.5472

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



64K

Commercial Industrial

X2864H X2864HI

8192 x 8 Bit

Electrically Erasable PROM

TYPICAL FEATURES

- 70 ns Access Time
- High Performance Scaled NMOS
 Technology
- Fast Write Cycle Times
 - -32-Byte Page Write Operation
 - -Byte or Page Write Cycle: 3 ms Typical
 - --Complete Memory Rewrite: 750 ms Typical
 - --Effective Byte Write Cycle Time of 95 μ s Typical
- DATA Polling
 Allows Upor to Minim
- -Allows User to Minimize Write Cycle Time • Simple Byte and Page Write
 - -Single TTL Level WE Signal
 - -Internally Latched Address and Data
 - -Automatic Write Timing
- JEDEC Approved Byte-Wide Pinout

DESCRIPTION

The Xicor X2864H is a high speed 8K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, N-channel floating gate MOS technology. Like all Xicor programmable nonvolatile memories it is a 5V only device. The X2864H features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs, ROMs, and EPROMs.

The X2864H supports a 32-byte page write operation, effectively providing a 95 μ s/byte write cycle and enabling the entire memory to be written in less than 750 ms. The X2864H also features DATA Polling, a system software support scheme used to indicate the early completion of a write cycle.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 10 years.

PIN CONFIGURATIONS







PIN NAMES

| $A_0 - A_{12}$ | Address Inputs |
|----------------|-------------------|
| 1/00-1707 | Data Input/Output |
| WE | Write Enable |
| CE | Chip Enable |
| OE | Output Enable |
| Vcc | + 5V |
| Vss | Ground |
| NC | No Connect |

Characteristics subject to change without notice

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | |
|-------------------------|------------------|
| Х2864Н | – 10°C to + 85°C |
| X2864HI | 65°C to +135°C |
| Storage Temperature | 65°C to +150°C |
| Voltage on any Pin with | |
| Respect to Ground | 1.0V to $+7V$ |
| D.C. Output Current | 5 mA |
| Lead Temperature | |
| (Soldering, 10 Seconds) | |

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. OPERATING CHARACTERISTICS

X2864H T_A = 0°C to +70°C, V_{CC} = +5V \pm 5%, unless otherwise specified. X2864HI T_A = -40°C to +85°C, V_{CC} = +5V \pm 10%, unless otherwise specified.

| Symbol | Parameter | | Limits | 3 | Unite | Test Conditions | |
|---------------------|-----------------------------------|------|---------|-----------------------|-------|--|--|
| Symbol | Falameter | Min. | Typ.(1) | Max. | Units | | |
| lcc | V _{CC} Current (Active) | | 80 | 150 | mA | $ \overline{CE} = \overline{OE} = V_{IL} $ All I/O's = Open Other Inputs = V_{CC} | |
| I _{SB} | V _{CC} Current (Standby) | | 50 | 80 | mA | $ \overline{CE} = V_{IH}, \overline{OE} = V_{IL} $ All I/O's = Open Other Inputs = V_{CC} | |
| ι _u | Input Leakage Current | | | 10 | μA | $V_{IN} = GND$ to V_{CC} | |
| ILO | Output Leakage Current | | | 10 | μA | $V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$ | |
| V _{IL} (2) | Input Low Voltage | -1.0 | | 0.8 | V | | |
| V _{IH} (2) | Input High Voltage | 2.0 | | V _{CC} + 1.0 | V | | |
| VOL | Output Low Voltage | _ | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | |
| V _{OH} | Output High Voltage | 2.4 | | | V | $I_{OH} = -400 \ \mu A$ | |

TYPICAL POWER-UP TIMING

| Symbol | Parameter | Typ.(1) | Units |
|----------------------|-----------------------------|---------|-------|
| t _{PUR} (3) | Power-Up to Read Operation | 1 | ms |
| tPUW ⁽³⁾ | Power-Up to Write Operation | 5 | ms |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{I/O} (3) | Input/Output Capacitance | 10 | pF | $V_{I/O} = 0V$ |
| C _{IN} (3) | Input Capacitance | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0.4V to 2.4V |
|-----------------------------------|--------------------------------------|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | 0.8V and 2.0V |
| Output Load | 1 TTL Gate and $C_L = 30 \text{ pF}$ |

MODE SELECTION

| CE | ŌĒ | WE | Mode | I/O | Power |
|----|----|----|------------------------------|-----------------|---------|
| L | L | Н | Read | DOUT | Active |
| L | н | L | Write | D _{IN} | Active |
| н | x | x | Standby and Write Inhibit | High Z | Standby |
| Х | L | Х | Write Inhibit | | |
| Х | X | Н | Write Inhibit | | |

á

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(2) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

(3) This parameter is periodically sampled and not 100% tested.

X2864H, X2864HI

A.C. CHARACTERISTICS

X2864H T_A = 0°C to +70°C, V_{CC} = +5V \pm 5%, unless otherwise specified. X2864HI T_A = -40°C to +85°C, V_{CC} = +5V \pm 10%, unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | X286 X286 | 64H-70 4HI-70 | X286 X286 | Units | |
|---------------------------------|---------------------------------|--------------|------------------|--------------|-------|----|
| | | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 70 | | 90 | | ns |
| t _{CE} | Chip Enable Access Time | | 70 | | 90 | ns |
| t _{AA} | Address Access Time | | 70 | | 90 | ns |
| t _{OE} | Output Enable Access Time | | 35 | | 45 | ns |
| t _{LZ} (4) | CE Low to Active Output | 0 | ١. | 0 | | ns |
| t _{OLZ} ⁽⁴⁾ | OE Low to Active Output | 0 | | 0 | | ns |
| t _{HZ} (5) | CE High to High Z Output | 0 | 40 | 0 | 40 | ns |
| toHz ⁽⁵⁾ | OE High to High Z Output | 0 | 40 | 0 | 40 | ns |
| tон | Output Hold from Address Change | 0 | | 0 | | ns |

Read Cycle



Notes: (4) tLZ min. and tOLZ min. are shown for reference only, they are periodically characterized and are not tested.

(5) t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven. t_{HZ} min. and t_{OHZ} min. are shown for reference only, they are periodically characterized and are not tested.

Write Cycle Limits

| Symbol | Parameter | X286 X286 | 64H-70 64HI-70 | X286 X286 | Units | |
|------------------|---------------------|--------------|-------------------|--------------|-------|----|
| | | Min. | Max. | Min. | Max. | |
| twc | Write Cycle Time | | 5 | | 5 | ms |
| t _{AS} | Address Setup Time | 5 | | 5 | | ns |
| t _{AH} | Address Hold Time | 50 | | 50 | | ns |
| tcs | Write Setup Time | 0 | | 0 | | ns |
| tсн | Write Hold Time | 0 | | 0 | | ns |
| t _{CW} | CE Pulse Width | 60 | | 80 | | ns |
| tOES | OE High Setup Time | 10 | | 10 | | ns |
| t _{OEH} | OE High Hold Time | 5 | | 5 | | ns |
| t _{WP} | WE Pulse Width | 60 | | 80 | | ns |
| twph | WE High Recovery | 50 | | 50 | | ns |
| t _{DV} | Data Valid | | 100 | | 100 | μs |
| t _{DS} | Data Setup | 35 | | 35 | | ns |
| t _{DH} | Data Hold | 5 | | 5 | | ns |
| t _{DW} | Delay to Next Write | 10 | | 10 | | μs |
| tBLC | Byte Load Cycle | 1 | 100 | 1 | 100 | μs |

WE Controlled Write Cycle



л.

X2864H, X2864HI

CE Controlled Write Cycle



Page Mode Write Cycle



Notes: (6) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW; e.g., this can be done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.

(7) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram⁽⁸⁾



SYMBOL TABLE

| WAVEFORM | INPUTS Must be steady | OUTPUTS Will be steady |
|----------|------------------------------------|-------------------------------------|
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care : Changes Allowed | Changing : State Not Known |
| | N/A | Center Line is High Impedance |

Note: (8) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

PIN DESCRIPTIONS

Addresses (A₀-A₁₂)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O0-I/O7)

Data is written to or read from the X2864H through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X2864H.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X2864H supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 3 ms.

Page Write Operation

The page write feature of the X2864H allows the entire memory to be written in 750 ms. Page write allows two

to thirty-two bytes of data to be consecutively written to the X2864H prior to the commencement of the internal programming cycle. The destination addresses for a page write operation must reside on the same page; that is, A_5 through A_{12} must not change.

The page write mode can be entered during any write operation. Following the initial byte write cycle, the host can write an additional one to thirty-one bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 100 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 100 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the 100 μ s byte load cycle time.

DATA Polling

The X2864H features \overrightarrow{DATA} Polling as a method to indicate to the host system that the byte write or page write cycle has completed. \overrightarrow{DATA} Polling allows a simple bit test operation to determine the status of the X2864H, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data.

WRITE PROTECTION

There are two features that protect the nonvolatile data from inadvertent writes.

- V_{CC} Sense—All functions are inhibited when V_{CC} is $\leq\!4.0V.$
- Write Inhibit—Holding OE LOW, WE HIGH or CE HIGH during power-on and power-off, will inhibit inadvertent writes.

SYSTEM CONSIDERATIONS

Because the X2864H is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X2864H has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

X BUFFERS 65,536-BIT E²PROM LATCHES ARRAY AND DECODER A0 - A12 ADDRESS INPUTS BUFFERS I/O BUFFERS LATCHES AND LATCHES AND DECODER CONTROL ĈĒ LOGIC ŌĒ 1/00-1/07 AND WE DATA INPUTS/OUTPUTS TIMING Vcc O Vss O-0034-3

4

FUNCTIONAL DIAGRAM

X2864H, X2864HI

ORDERING INFORMATION

64K E²PROMs

| Device Order | Organization | | Package | | | | | | | | | Temp. Bange | Access | Process Technology | Processing |
|-----------------|--------------|---|---------|---|---|----|----|---|---|---|---|----------------|--------|-----------------------|------------|
| Number | | S | P | D | С | F1 | F2 | κ | J | E | G | liange | Time | recimology | Level |
| X2864HP-70 | 8192 x 8 | | • | | | | | | | | | † | 70 ns | NMOS | Standard |
| X2864HP-90 | 8192 x 8 | | • | | | | | | | | | † | 90 ns | NMOS | Standard |
| X2864HPI-90 | 8192 x 8 | | • | | | | | | | | | I | 90 ns | NMOS | Standard |
| X2864HD-70 | 8192 x 8 | | | ٠ | | | | | | | | † | 70 ns | NMOS | Standard |
| X2864HD-90 | 8192 x 8 | | | • | | | | | | | | † | 90 ns | NMOS | Standard |
| X2864HDI-90 | 8192 x 8 | | | • | | | | | | | | I | 90 ns | NMOS | Standard |
| X2864HF-70 | 8192 x 8 | | | | | • | | | | | | † | 70 ns | NMOS | Standard |
| X2864HF-90 | 8192 x 8 | | | | | • | | | | | | † | 90 ns | NMOS | Standard |
| X2864HFI-90 | 8192 x 8 | | | | | • | | | | | | 1 | 90 ns | NMOS | Standard |
| X2864HK-70 | 8192 x 8 | | | | | | | • | | | | † | 70 ns | NMOS | Standard |
| X2864HK-90 | 8192 x 8 | | | | | | | • | | | | † | 90 ns | NMOS | Standard |
| X2864HKI-90 | 8192 x 8 | | | | | | | • | | | | 1 | 90 ns | NMOS | Standard |
| X2864HJ-70 | 8192 x 8 | | | | | | | | • | | | † | 70 ns | NMOS | Standard |
| X2864HJ-90 | 8192 x 8 | | | | | | | | • | | | † | 90 ns | NMOS | Standard |
| X2864HJI-90 | 8192 x 8 | | | | | | | | ٠ | | | I | 90 ns | NMOS | Standard |

Key:

† = Blank = Commercial = 0°C to +70°C

 $I = Industrial = -40^{\circ}C to +85^{\circ}C$

 $M = Military = -55^{\circ}C \text{ to } + 125^{\circ}C$

T = Ultra High Temp. = 0°C to + 150°C

- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

64K E2PROMs (Continued)

| Device Order | Organization | Package | | | | | | | | | | Temp. Bange | Access | Process | Processing |
|-----------------|--------------|---------|---|---|---|----|----|---|---|---|---|----------------|--------|------------|------------|
| Number | | S | Ρ | D | С | F1 | F2 | κ | J | E | G | liange | 1110 | reennoiegy | Level |
| X2864HE-70 | 8192 x 8 | | | | | | | | | • | | † | 70 ns | NMOS | Standard |
| X2864HE-90 | 8192 x 8 | | | | | | | | | • | | † | 90 ns | NMOS | Standard |
| X2864HEI-90 | 8192 x 8 | | | | | | 1 | | | • | | 1 | 90 ns | NMOS | Standard |
| X2864HG-70 | 8192 x 8 | | | | | | | | | | • | † | 70 ns | NMOS | Standard |
| X2864HG-90 | 8192 x 8 | | | | | | | | | | ٠ | † | 90 ns | NMOS | Standard |
| X2864HGI-90 | 8192 x 8 | | ŕ | | | | | | | | • | 1 | 90 ns | NMOS | Standard |

Key:

† = Blank = Commercial = 0°C to +70°C

- $I = Industrial = -40^{\circ}C to +85^{\circ}C$
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- T = Ultra High Temp. = 0°C to +150°C
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

X2864H, X2864HI

PACKAGING INFORMATION



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)



2-66

HDI028

X2864H, X2864HI

PACKAGING INFORMATION



28-LEAD CERAMIC FLAT PACK TYPE F1

NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. CASE OUTLINE FOR X2864A, X2864B AND X2864H

X2864H, X2864HI

PACKAGING INFORMATION

28-PIN CERAMIC PIN GRID ARRAY PACKAGE TYPE K







NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY PJG032



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. TOLERANCE: \pm 1% NLT \pm 0.005 (0.127)

32-PAD CERAMIC LEADLESS CHIP CARRIER (GLASS FRIT SEAL) PACKAGE TYPE G



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. TOLERANCE: \pm 1% NLT \pm 0.005 (0.127)

3. FOR EXTENDED STORAGE TEMPERATURE ENVIRONMENTS

NOTES



U.S. Sales Offices

Northeast Area

Xicor, Inc. Montvale Executive Park 91 Montvale Avenue Stoneham, Massachusetts 02180 Phone: 617/279-0220 Telex: 230322889 Fax: 617/279-1132

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 305/767-8010 TWX: 510-100-7141 Fax: 305/767-8912

Mid-Atlantic Area

Xicor, Inc. Patriot Square 39 Mill Plain Road Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/490-1310 TWX: 910-997-3663 Fax: 312/490-0637

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor, Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor, GmbH Forsthausstrasse 1 D8013 Haar bei Muenchen West Germany Phone: 49.8946.3089 Telex: 8415213883 Fax: 49.89.460.5472

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



64K Military

X2864HM

8192 x 8 Bit

Electrically Erasable PROM

TYPICAL FEATURES

- 90 ns Access Time
- High Performance Scaled NMOS
 Technology
- Fast Write Cycle Times
 - -32-Byte Page Write Operation
 - -Byte or Page Write Cycle: 3 ms Typical
 - -Complete Memory Rewrite: 750 ms Typical
 - -Effective Byte Write Cycle Time of 95 μ s Typical
- DATA Polling
 - -Allows User to Minimize Write Cycle Time
- Simple Byte and Page Write
 - -Single TTL Level WE Signal
 - -Internally Latched Address and Data
 - —Automatic Write Timing
- JEDEC Approved Byte-Wide Pinout

DESCRIPTION

The Xicor X2864H is a high speed 8K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, N-channel floating gate MOS technology. Like all Xicor programmable nonvolatile memories it is a 5V only device. The X2864H features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs, ROMs and EPROMs.

The X2864H supports a 32-byte page write operation, effectively providing a 95 μ s/byte write cycle and enabling the entire memory to be written in less than 750 ms. The X2864H also features DATA Polling, a system software support scheme used to indicate the early completion of a write cycle.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 10 years.

PIN CONFIGURATIONS





PGA



0033-9

PIN NAMES

| A0-A12 | Address Inputs |
|-----------------|-------------------|
| 1/00-1/07 | Data Input/Output |
| WE | Write Enable |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| V _{CC} | + 5V |
| VSS | Ground |
| NC | No Connect |

Characteristics subject to change without notice

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | 65°C to +135°C |
|---------------------------|----------------|
| Storage Temperature | 65°C to +150°C |
| Voltage on Any Pin with | |
| Respect to Ground | 1.0V to +7V |
| D.C. Output Current | 5 mA |
| Lead Temperature | |
| (Soldering, 10 Seconds) . | |

D.C. OPERATING CHARACTERISTICS

 $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = +5V \pm 10\%$, unless otherwise specified.

| Symbol | Parameter | | Limite | 3 | Unite | Test Conditions | |
|---------------------|-----------------------------------|------|---------|-----------------------|-------|---|--|
| Symbol | Farameter | Min. | Typ.(1) | Max. | | | |
| Icc | V _{CC} Current (Active) | | 80 | 150 | mA | $\overline{CE} = \overline{OE} = V_{IL}$ All I/O's = Open Other Inputs = V_{CC} | |
| I _{SB} | V _{CC} Current (Standby) | | 50 | 80 | mA | $\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$ All I/O's = Open Other Inputs = V _{CC} | |
| ILI | Input Leakage Current | | | 10 | μΑ | $V_{IN} = GND$ to V_{CC} | |
| ILO | Output Leakage Current | | | 10 | μΑ | $V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$ | |
| V _{IL} (2) | Input Low Voltage | -1.0 | | 0.8 | V | | |
| V _{IH} (2) | Input High Voltage | 2.0 | | V _{CC} + 1.0 | V | | |
| VOL | Output Low Voltage | | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | |
| V _{OH} | Output High Voltage | 2.4 | | | V | $I_{OH} = -400 \mu A$ | |

***COMMENT**

may affect device reliability.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods

TYPICAL POWER-UP TIMING

| Symbol | Symbol Parameter | | Units |
|----------------------|-----------------------------|---|-------|
| t _{PUR} (3) | Power-Up to Read Operation | 1 | ms |
| t _{PUW} (3) | Power-Up to Write Operation | 5 | ms |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{I/O} (3) | Input/Output Capacitance | 10 | pF | $V_{I/O} = 0V$ |
| C _{IN} (3) | Input Capacitance | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0.4V to 2.4V |
|-----------------------------------|--------------------------------------|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | 0.8V and 2.0V |
| Output Load | 1 TTL Gate and $C_L = 30 \text{ pF}$ |

MODE SELECTION

| ĈĒ | ŌĒ | WE | Mode | I/O | Power |
|----|----|----|------------------------------|--------|---------|
| L | L | н | Read | DOUT | Active |
| L | н | L | Write | DIN | Active |
| н | x | x | Standby and Write Inhibit | High Z | Standby |
| X | L | X | Write Inhibit | _ | - |
| X | X | н | Write Inhibit | _ | — |

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(2) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

(3) This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS

 $T_A = -55^\circ C$ to $\,+\,125^\circ C,\,V_{CC} = \,+\,5V\,\pm10\%$, unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | Min. | Max. | Units |
|----------------------|---------------------------------|------|------|-------|
| t _{RC} | Read Cycle Time | 90 | | ns |
| t _{CE} | Chip Enable Access Time | | 90 | ns |
| t _{AA} | Address Access Time | | 90 | ns |
| tOE | Output Enable Access Time | | 45 | ns |
| t _{LZ} (4) | CE Low to Active Output | 0 | | ns |
| t _{OLZ} (4) | OE Low to Active Output | 0 | | ns |
| t _{HZ} (5) | CE High to High Z Output | 0 | 40 | ns |
| t _{OHZ} (5) | OE High to High Z Output | 0 | 40 | ns |
| tон | Output Hold from Address Change | 0 | | ns |

Read Cycle



Notes: (4) t_{LZ} min. and t_{OLZ} min. are shown for reference only, they are periodically characterized and are not tested.

(5) t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven. t_{HZ} min. and t_{OHZ} min. are shown for reference only, they are periodically characterized and are not tested.
Write Cycle Limits

| Symbol | Parameter | Min. | Max. | Units |
|------------------|---------------------|------|------|-------|
| twc | Write Cycle Time | | 5 | ms |
| t _{AS} | Address Setup Time | 5 | | ns |
| t _{AH} | Address Hold Time | 50 | | ns |
| tcs | Write Setup Time | 0 | | ns |
| ^t сн | Write Hold Time | 0 | | ns |
| t _{CW} | CE Pulse Width | 80 | | ns |
| tOES | OE High Setup Time | 10 | | ns |
| t _{OEH} | OE High Hold Time | 5 | | ns |
| twp | WE Pulse Width | 80 | | ns |
| twph | WE High Recovery | 50 | | ns |
| t _{DV} | Data Valid | | 100 | μs |
| t _{DS} | Data Setup | 35 | | ns |
| t _{DH} | Data Hold | 5 | | ns |
| t _{DW} | Delay to Next Write | 10 | | μs |
| t _{BLC} | Byte Load Cycle | 1 | 100 | μs |

WE Controlled Write Cycle



CE Controlled Write Cycle





Notes: (6) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW; e.g., this can be done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.

(7) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram⁽⁸⁾



SYMBOL TABLE

| WAVEFORM | INPUTS Must be steady | OUTPUTS Will be steady |
|----------|------------------------------------|-------------------------------------|
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care : Changes Allowed | Changing: State Not Known |
| | N/A | Center Line is High Impedance |

Note: (8) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

PIN DESCRIPTIONS

Addresses (A₀-A₁₂)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X2864H through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X2864H.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X2864H supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 3 ms.

Page Write Operation

The page write feature of the X2864H allows the entire memory to be written in 750 ms. Page write allows two

to thirty-two bytes of data to be consecutively written to the X2864H prior to the commencement of the internal programming cycle. The destination addresses for a page write operation must reside on the same page; that is, A_5 through A_{12} must not change.

The page write mode can be entered during any write operation. Following the initial byte write cycle, the host can write an additional one to thirty-one bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 100 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 100 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the 100 μ s byte load cycle time.

DATA Polling

The X2864H features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has completed. DATA Polling allows a simple bit test operation to determine the status of the X2864H, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O_7 (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O_7 will reflect true data.

WRITE PROTECTION

There are two features that protect the nonvolatile data from inadvertent writes.

- V_{CC} Sense—All functions are inhibited when V_{CC} is ${\leq}4.0V.$
- Write Inhibit—Holding OE LOW, WE HIGH or CE HIGH during power-on and power-off, will inhibit inadvertent writes.

SYSTEM CONSIDERATIONS

Because the X2864H is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X2864H has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.



FUNCTIONAL DIAGRAM

ORDERING INFORMATION

64K E²PROMs

| Device Order | Organization | Package | | | | | | | | Temp. | Femp. Access | Process | Processing | | |
|-----------------|--------------|---------|---|---|---|----|----|---|---|-------|--------------|---------|------------|-------------|---------------------|
| Number | | S | Ρ | D | С | F1 | F2 | к | J | Е | G | nange | 11116 | reciniology | Levei |
| X2864HDM-90 | 8192 x 8 | | | ٠ | | | | | | | | м | 90 ns | NMOS | Standard |
| X2864HDMB-90 | 8192 x 8 | | | • | | | | | | | | м | 90 ns | NMOS | 883 Rev. C, Class B |
| X2864HFM-90 | 8192 x 8 | | | | | • | | | | | | м | 90 ns | NMOS | Standard |
| X2864HFMB-90 | 8192 x 8 | | | | | • | | | | | | м | 90 ns | NMOS | 883 Rev. C, Class B |
| X2864HKM-90 | 8192 x 8 | | | | | | | ٠ | | | | м | 90 ns | NMOS | Standard |
| X2864HKMB-90 | 8192 x 8 | | | | | | | ٠ | | | | м | 90 ns | NMOS | 883 Rev. C, Class B |
| X2864HEM-90 | 8192 x 8 | | | | | | | | | ٠ | | м | 90 ns | NMOS | Standard |
| X2864HEMB-90 | 8192 x 8 | | | | | | | | | • | | М | 90 ns | NMOS | 883 Rev. C, Class B |
| X2864HGM-90 | 8192 x 8 | | | | | | | | | | ٠ | м | 90 ns | NMOS | Standard |
| X2864HGMB-90 | 8192 x 8 | | | | | | | | | | ٠ | м | 90 ns | NMOS | 883 Rev. C, Class B |

Key:

- † = Blank = Commercial = 0°C to + 70°C
- I = Industrial = -40°C to +85°C
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- T = Ultra High Temp. = 0°C to +150°C
- S = Plastic Small Outline Gull Wing
- P = Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PACKAGING INFORMATION



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

HD1028

PACKAGING INFORMATION



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. CASE OUTLINE FOR X2864A, X2864B AND X2864H

PACKAGING INFORMATION

28-PIN CERAMIC PIN GRID ARRAY PACKAGE TYPE K



PACKAGING INFORMATION



NOTES:



2. TOLERANCE: \pm 1% NLT \pm 0.005 (0.127)

PACKAGING INFORMATION

32-PAD CERAMIC LEADLESS CHIP CARRIER (GLASS FRIT SEAL) PACKAGE TYPE G



NOTES:



2. TOLERANCE: \pm 1% NLT \pm 0.005 (0.127)

3. FOR EXTENDED STORAGE TEMPERATURE ENVIRONMENTS

NOTES

Sales Offices

U.S. Sales Offices

Northeast Area

Xicor, Inc. Montvale Executive Park 91 Montvale Avenue Stoneham, Massachusetts 02180 Phone: 617/279-0220 Telex: 230322889 Fax: 617/279-1132

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 305/767-8010 TWX: 510-100-7141 Fax: 305/767-8912

Mid-Atlantic Area

Xicor, Inc. Patriot Square 39 Mill Plain Road Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/490-1310 TWX: 910-997-3663 Fax: 312/490-0637

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor, Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor, GmbH Forsthausstrasse 1 D8013 Haar bei Muenchen West Germany Phone: 49.8946.3089 Telex: 8415213883 Fax: 49.89.460.5472

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



64K

Commercial Industrial

X28C64 X28C64I

8K x 8 Bit

Electrically Erasable PROM

FEATURES

- LOW Power CMOS
 - -60 mA Active Current Max.
 - -200 µA Standby Current Max.
- Fast Write Cycle Times
 - -64-Byte Page Write Operation
 - -Byte or Page Write Cycle: 5 ms Typical
 - -Complete Memory Rewrite: 0.625 Sec. Typical
 - —Effective Byte Write Cycle Time: 78 μ s Typical
- Software Data Protection
- End of Write Detection
 - -DATA Polling
 - —Toggle Bit
- Simple Byte and Page Write
 - —Single TTL Compatible WE Signal
 - -Internally Latched Address and Data
 - —Automatic Write Timing
- JEDEC Approved Byte-Wide Pinout

PIN CONFIGURATIONS



PLCC LCC A12 NC NC Vcc WE NC **[**]#] 27 A11 NC 28 X28C64 2 ŌĒ (TOP VIEW) A10 24 CE 117] [23] [n]NC 12 1/01 ٧O 1/0 []] 1/01 1/02 V55 NC 1/03 1/04 1/05 0101-2

DESCRIPTION

The Xicor X28C64 is a 8K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. Like all Xicor programmable non-volatile memories the X28C64 is a 5V only device. The X28C64 features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs.

The X28C64 supports a 64-byte page write operation, effectively providing a 78 μ s/byte write cycle and enabling the entire memory to be typically written in 0.625 seconds. The X28C64 also features DATA Polling, a system software support scheme used to indicate the early completion of a write cycle. In addition, the X28C64 includes a user-optional software data protection mode that further enhances Xicor's hardware write protect capability.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 10 years.

PGA



PIN NAMES

| A0-A12 | Address Inputs |
|-----------|-------------------|
| 1/00-1/07 | Data Input/Output |
| WE | Write Enable |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| Vcc | + 5.V |
| Vss | Ground |
| NČ | No Connect |

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | |
|-------------------------|----------------|
| X28C64 | 10°C to +85°C |
| X28C64I | 65°C to +135°C |
| Storage Temperature | 65°C to +150°C |
| Voltage on any Pin with | |
| Respect to Ground | 1.0V to +7V |
| D.C. Output Current | 5 mA |
| Lead Temperature | |
| (Soldering, 10 Seconds) | |

D.C. OPERATING CHARACTERISTICS

X28C64 T_A = 0°C to +70°C, V_{CC} = +5V \pm 10%, unless otherwise specified. X28C64I T_A = -40°C to +85°C, V_{CC} = +5V \pm 10%, unless otherwise specified.

| Symbol | Parameter | l I | Limi | ts | Unite | Test Conditions | | |
|---------------------|--|--------------|------|-----------------------|-------|--|--|--|
| Symbol | Faiametei | Min. Typ.(1) | | Max. | | Test Conditions | | |
| lcc | V _{CC} Current (Active) (TTL Inputs) | | | 60 | mA | $\label{eq:central_constraint} \begin{array}{l} \overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH} \\ \text{All I/O's} = Open \\ \text{Address Inputs} = TTL Levels @ f = 5 \ MHz \end{array}$ | | |
| I _{SB1} | V _{CC} Current (Standby) (TTL Inputs) | | | 2 | mA | $\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V _{IH} | | |
| I _{SB2} | V _{CC} Current (Standby) (CMOS Inputs) | | 100 | 200 | μA | $\overline{CE} = \overline{WE} = V_{CC} - 0.3V$ All I/O's = Open, Other Inputs = Don't Care | | |
| 1 _{LI} | Input Leakage Current | | | 10 | μA | $V_{IN} = GND$ to V_{CC} | | |
| ILO | Output Leakage Current | | | 10 | μA | $V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$ | | |
| V _{IL} (2) | Input Low Voltage | -1.0 | | 0.8 | V | | | |
| V _{IH} (2) | Input High Voltage | 2.0 | | V _{CC} + 1.0 | V | | | |
| V _{OL} | Output Low Voltage | | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | | |
| VOH | Output High Voltage | 2.4 | | | V | $I_{OH} = -400 \mu A$ | | |

TYPICAL POWER-UP TIMING

| Symbol | Parameter | Typ.(1) | Units |
|----------------------|-----------------------------|---------|-------|
| t _{PUR} (3) | Power-Up to Read Operation | 100 | μs |
| t _{PUW} (3) | Power-Up to Write Operation | 5 | ms |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{I/O} (3) | Input/Output Capacitance | 10 | рF | $V_{I/O} = 0V$ |
| C _{IN} (3) | Input Capacitance | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0V to 3.0V |
|-----------------------------------|---------------------------------------|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | 1.5V |
| Output Load | 1 TTL Gate and $C_L = 100 \text{ pF}$ |

MODE SELECTION

| ĈE | ŌĒ | WE | Mode | 1/0 | Power |
|-----|----|------------|------------------------------|-----------------|---------|
| L | L | Н | Read | DOUT | Active |
| L | н | L | Write | D _{IN} | Active |
| Н | X | . X | Standby and Write Inhibit | High Z | Standby |
| Х | L | Х | Write Inhibit | _ | _ |
| · X | X | Н | Write Inhibit | | |

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(2) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

(3) This parameter is periodically sampled and not 100% tested.

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

A.C. CHARACTERISTICS

X28C64 T_A = 0°C to +70°C, V_{CC} = +5V ±10%, unless otherwise specified. X28C64I T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | X28C64-20 X28C64I-20 | | X28C64-25 X28C64I-25 | | X28C64 X28C64I | | X28C64-35 X28C64I-35 | | Units |
|----------------------|------------------------------------|-------------------------|------|-------------------------|------|-------------------|------|-------------------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 200 | | 250 | | 300 | | 350 | | ns |
| t _{CE} | Chip Enable Access Time | _ | 200 | | 250 | | 300 | | 350 | ns |
| t _{AA} | Address Access Time | | 200 | | 250 | | 300 | | 350 | ns |
| t _{OE} | Output Enable Access Time | | 80 | | 100 | | 100 | | 100 | ns |
| t _{LZ} (4) | CE Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| toLZ ⁽⁴⁾ | OE Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| t _{HZ} (5) | CE High to High Z Output | 0 | 50 | 0 | 50 | 0 | 50 | 0 | 50 | ns |
| t _{OHZ} (5) | OE High to High Z Output | 0 | 50 | 0 | 50 | 0 | 50 | 0 | 50 | ns |
| t _{OH} | Output Hold from Address Change | 0 | | 0 | | 0 | | 0 | | ns |

Read Cycle



Notes: (4) tLZ min. and tOLZ min. are shown for reference only, they are periodically characterized and are not tested.

(5) t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven. t_{HZ} min. and t_{OHZ} min. are shown for reference only, they are periodically characterized and are not tested.

Write Cycle Limits

| Symbol | Parameter | Min. | Тур.(6) | Max. | Units |
|------------------|---------------------|------|---------|------|-------|
| twc | Write Cycle Time | | 5 | 10 | ms |
| t _{AS} | Address Setup Time | 0 | | | ns |
| t _{AH} | Address Hold Time | 150 | | | ns |
| t _{CS} | Write Setup Time | 0 | | | ns |
| t _{CH} | Write Hold Time | 0 | | | ns |
| tcw | CE Pulse Width | 100 | | | ns |
| tOES | OE High Setup Time | 10 | | | ns |
| t _{OEH} | OE High Hold Time | 10 | | | ns |
| t _{WP} | WE Pulse Width | 100 | | | ns |
| twpH | WE High Recovery | 200 | | | ns |
| t _{DV} | Data Valid | | | 1 | μs |
| t _{DS} | Data Setup | 50 | | | ns |
| t _{DH} | Data Hold | 10 | | | ns |
| t _{DW} | Delay to Next Write | 10 | | | μs |
| t _{BLC} | Byte Load Cycle | 1 | | 100 | μs |

WE Controlled Write Cycle



Note: (6) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

CE Controlled Write Cycle



Page Write Cycle



Notes: (7) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW: e.g. this can <u>be</u> done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.

(8) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram⁽⁹⁾



Toggle Bit Timing Diagram⁽⁹⁾



SYMBOL TABLE

| INPUTS | OUTPUTS |
|--------------|---|
| Must be | Will be |
| steady | steady |
| May change | Will change |
| from Low to | from Low to |
| High | High |
| May change | Will change |
| from High to | from High to |
| Low | Low |
| Don't Care : | Changing : |
| Changes | State Not |
| Allowed | Known |
| N/A | Center Line is High Impedance |
| | INPUTS Must be steady May change from Low to High May change from High to Low Don't Care : Changes Allowed |

Note: (9) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

PIN DESCRIPTIONS

Addresses (A₀-A₁₂)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O0-I/O7)

Data is written to or read from the X28C64 through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X28C64.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X28C64 supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms.

Page Write Operation

The page write feature of the X28C64 allows the entire memory to be written in 0.625 seconds. Page write allows two to sixty-four bytes of data to be consecutively written to the X28C64 prior to the commencement of the internal programming cycle. The host can fetch data from another location within the system during a page write operation (change the source address), but the page address (A₆ through A₁₂) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.

The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to sixty-three bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 100 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 100 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100 μ s.

Write Operation Status Bits

The X28C64 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1: Status Bit Assignment



DATA Polling (I/O7)

The X28C64 features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has completed. DATA Polling allows a simple bit test operation to determine the status of the X28C64, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O_7 (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O_7 will reflect true data. Note: If the X28C64 is in the protected state and an illegal write operation is attempted DATA Polling will not operate.

Toggle Bit (I/O₆)

The X28C64 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O_6 will toggle from one to zero and zero to one on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.

DATA POLLING 1/07 Figure 2a: DATA Polling Bus Sequence



Figure 2b: DATA Polling Software Flow



DATA Polling can effectively halve the time for writing to the X28C64. The timing diagram in Figure 2a illustrates the sequence of events on the bus. The software flow diagram in Figure 2b illustrates one method of implementing the routine.

THE TOGGLE BIT I/O₆ Figure 3a: Toggle Bit Bus Sequence





Figure 3b: Toggle Bit Software Flow

The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement \overrightarrow{DATA} Polling. This can be especially helpful in an array comprised of multiple X28C64 memories that is frequently updated. The timing diagram in Figure 3a illustrates the sequence of events on the bus. The software flow diagram in Figure 3b illustrates a method for testing the Toggle Bit.

HARDWARE DATA PROTECTION

The X28C64 provides three hardware features (compatible with X2864A) that protect nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse less than 20 ns will not initiate a write cycle.
- Default V_{CC} Sense—All write functions are inhibited when V_{CC} is \leq 3V.
- Write Inhibit—Holding either OE LOW, WE HIGH, or OE HIGH will prevent an inadvertent write cycle during power-on and power-off, maintaining data integrity.

SOFTWARE DATA PROTECTION

The X28C64 offers a software controlled data protection feature. The X28C64 is shipped from Xicor with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/-down operations through the use of external circuits. The host would then have open read and write access of the device once V_{CC} was stable.

The X28C64 can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28C64 is also protected from inadvertent and accidental writes in the powered-on state. That is, the software algorithm must be issued prior to writing additional data to the device.

SOFTWARE ALGORITHM

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 4a and 4b for the sequence. The three byte sequence opens the page write window enabling the host to write from one to sixty-four bytes of data.⁽¹⁰⁾ Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

Note: (10) Once the three byte sequence is issued it must be followed by a valid byte or page write operation.

SOFTWARE DATA PROTECTION



Figure 4b: Write Sequence for Software Data Protection



Regardless of whether the device has previously been protected or not, once the software data protected algorithm is used and data has been written, the X28C64 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28C64 will be write protected during power-down and after any subsequent power-up.

Note: Once initiated, the sequence of write operations should not be interrupted.

RESETTING SOFTWARE DATA PROTECTION Figure 5a: Reset Software Data Protection Timing Sequence



Figure 5b: Software Sequence to Deactivate Software Data Protection



In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an E²PROM programmer, the following six step algorithm will reset the internal protection circuit. After t_{WC}, the X28C64 will be in standard operating mode.

Note: Once initiated, the sequence of write operations should not be interrupted.

SYSTEM CONSIDERATIONS

Because the X28C64 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28C64 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

FUNCTIONAL DIAGRAM



ORDERING INFORMATION

64K E²PROMs

| Device Order | Organization | | | | | Pac | kage |) | | | | Temp. | Access | Process | Processing |
|-----------------|--------------|---|---|---|---|-----|------|---|---|---|---|-------|--------|-------------|------------|
| Number | | S | Ρ | D | С | F1 | F2 | κ | J | E | G | nange | | reconnology | Level |
| X28C64P-20 | 8192 x 8 | | • | | | | | | | | | † | 200 ns | CMOS | Standard |
| X28C64P-25 | 8192 x 8 | | ٠ | | | 1 | | | | | | † | 250 ns | CMOS | Standard |
| X28C64P | 8192 x 8 | | • | | | | | | | | | † | 300 ns | CMOS | Standard |
| X28C64P-35 | 8192 x 8 | | • | | | | | | | | | † | 350 ns | CMOS | Standard |
| X28C64PI-20 | 8192 x 8 | | • | | | | | | | | | 1 | 200 ns | CMOS | Standard |
| X28C64PI-25 | 8192 x 8 | | • | | | | | | | | | 1 | 250 ns | CMOS | Standard |
| X28C64PI | 8192 x 8 | | • | | | | | | | | | I | 300 ns | CMOS | Standard |
| X28C64PI-35 | 8192 x 8 | | • | | | | | | | | | I | 350 ns | CMOS | Standard |
| X28C64D-20 | 8192 x 8 | | | • | | | | | | | | † | 200 ns | CMOS | Standard |
| X28C64D-25 | 8192 x 8 | | | • | | | | | | | | † | 250 ns | CMOS | Standard |
| X28C64D | 8192 x 8 | | | • | | | | | | | | † | 300 ns | CMOS | Standard |
| X28C64D-35 | 8192 x 8 | | | • | | | | | | | | † | 350 ns | CMOS | Standard |
| X28C64DI-20 | 8192 x 8 | | | • | | | | | | | | I | 200 ns | CMOS | Standard |
| X28C64DI-25 | 8192 x 8 | | | • | | | | | | | | Ι | 250 ns | CMOS | Standard |
| X28C64DI | 8192 x 8 | | | • | | | | | | | | 1 | 300 ns | CMOS | Standard |
| X28C64DI-35 | 8192 x 8 | | | • | | | | | | | | I | 350 ns | CMOS | Standard |

Key:

- † = Blank = Commercial = 0°C to + 70°C

- $I = Industrial = -40^{\circ}C \text{ to } +85^{\circ}C$ $M = Military = -55^{\circ}C \text{ to } +125^{\circ}C$ $T = UItra High Temp. = 0^{\circ}C \text{ to } +150^{\circ}C$
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

64K E²PROMs (Continued)

| Device Order | Organization | | | | | Pac | kage | • | | | | Temp. Bange | Access | Process | Processing |
|-----------------|--------------|---|---|---|---|-----|------|---|---|---|---|----------------|--------|------------|------------|
| Number | | S | Ρ | D | С | F1 | F2 | К | J | E | G | nange | 1 1110 | recimology | Level |
| X28C64F-20 | 8192 x 8 | | | | | • | | | | | | † | 200 ns | CMOS | Standard |
| X28C64F-25 | 8192 x 8 | | | | | • | | | | | | † | 250 ns | CMOS | Standard |
| X28C64F | 8192 x 8 | | | | | • | | | | | | † | 300 ns | CMOS | Standard |
| X28C64F-35 | 8192 x 8 | | | | | • | 1 | | | | | † | 350 ns | CMOS | Standard |
| X28C64FI-20 | 8192 x 8 | | | | | ٠ | | | | | | 1 | 200 ns | CMOS | Standard |
| X28C64FI-25 | 8192 x 8 | | | | | • | | | | | | 1 | 250 ns | CMOS | Standard |
| X28C64FI | 8192 x 8 | i | | | | • | | | | | | 1 | 300 ns | CMOS | Standard |
| X28C64FI-35 | 8192 x 8 | | | | | • | | | | | | 1 | 350 ns | CMOS | Standard |
| X28C64K-20 | 8192 x 8 | | | | | | | ٠ | | | | † | 200 ns | CMOS | Standard |
| X28C64K-25 | 8192 x 8 | | | | | | | • | | | | † | 250 ns | CMOS | Standard |
| X28C64K | 8192 x 8 | | | | | | | ٠ | | | | † | 300 ns | CMOS | Standard |
| X28C64K-35 | 8192 x 8 | | | | | | | • | | | | † | 350 ns | CMOS | Standard |
| X28C64KI-20 | 8192 x 8 | | | | | | | ٠ | | | | 1 | 200 ns | CMOS | Standard |
| X28C64KI-25 | 8192 x 8 | | | | | | | • | | | | I | 250 ns | CMOS | Standard |
| X28C64KI | 8192 x 8 | | | | | | | ٠ | | | | 1 | 300 ns | CMOS | Standard |
| X28C64KI-35 | 8192 x 8 | | | | | | | • | | | | I | 350 ns | CMOS | Standard |

Key:

- † = Blank = Commercial = 0°C to +70°C
- $I = Industrial = -40^{\circ}C to +85^{\circ}C$
- $M = Military = -55^{\circ}C \text{ to } +125^{\circ}C$ T = Ultra High Temp. = 0°C to +150°C
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

64K E2PROMs (Continued)

| Device Order | Organization | | | | | Pac | kage |) | | | | Temp. | Access | Process Technology | Processing Level |
|-----------------|--------------|---|---|---|---|-----|------|---|---|---|---|-------|--------|-----------------------|---------------------|
| Number | | S | P | D | C | F1 | F2 | κ | J | E | G | nange | 11116 | recimology | |
| X28C64J-20 | 8192 x 8 | | | | | | | | • | | | † | 200 ns | CMOS | Standard |
| X28C64J-25 | 8192 x 8 | | | | | | | | • | | | † | 250 ns | CMOS | Standard |
| X28C64J | 8192 x 8 | | | | | | | | • | | | † | 300 ns | CMOS | Standard |
| X28C64J-35 | 8192 x 8 | | | | | | | | • | | | † | 350 ns | CMOS | Standard |
| X28C64JI-20 | 8192 x 8 | | | | | | | | ٠ | | | 1 | 200 ns | CMOS | Standard |
| X28C64JI-25 | 8192 x 8 | | | | | | | | • | | | I | 250 ns | CMOS | Standard |
| X28C64JI | 8192 x 8 | | | | | | | | ٠ | | | I | 300 ns | CMOS | Standard |
| X28C64JI-35 | 8192 x 8 | | | | | | | | • | | | I | 350 ns | CMOS | Standard |
| X28C64E-20 | 8192 x 8 | | | | | | | | | • | | † | 200 ns | CMOS | Standard |
| X28C64E-25 | 8192 x 8 | | | | | | | | | • | | † | 250 ns | CMOS | Standard |
| X28C64E | 8192 x 8 | | | | | | | | | • | | † | 300 ns | CMOS | Standard |
| X28C64E-35 | 8192 x 8 | | | | | | | | 1 | • | | † | 350 ns | CMOS | Standard |
| X28C64EI-20 | 8192 x 8 | | | | | | | | i | • | | I | 200 ns | CMOS | Standard |
| X28C64EI-25 | 8192 x 8 | | | | | | | | | • | | I | 250 ns | CMOS | Standard |
| X28C64EI | 8192 x 8 | | | | | | | | | • | | 1 | 300 ns | CMOS | Standard |
| X28C64EI-35 | 8192 x 8 | | | | | | | | | • | | 1 | 350 ns | CMOS | Standard |

Key:

- † = Blank = Commercial = 0°C to +70°C

- $\begin{array}{l} I = Industrial = -40^{\circ}C \text{ to } +85^{\circ}C \\ M = Military = -55^{\circ}C \text{ to } +125^{\circ}C \\ T = Ultra High Temp. = 0^{\circ}C \text{ to } +150^{\circ}C \end{array}$
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

64K E2PROMs (Continued)

| Device Order Number | Organization | | | | | Pac | kage | e | | | _ | Temp. Range | Access Time | Process Technology | Processing Level |
|---------------------------|--------------|---|---|---|---|------------|------|---|---|---|---|----------------|----------------|-----------------------|---------------------|
| | | S | Ρ | D | С | F 1 | F2 | κ | J | Е | G | | | | |
| X28C64G-20 | 8192 x 8 | | | | | | | | | | • | † | 200 ns | CMOS | Standard |
| X28C64G-25 | 8192 x 8 | | | | | | | | | | • | † | 250 ns | CMOS | Standard |
| X28C64G | 8192 x 8 | | | | | | | | | | • | † | 300 ns | CMOS | Standard |
| X28C64G-35 | 8192 x 8 | | | | | | | | | | • | † | 350 ns | CMOS | Standard |
| X28C64GI-20 | 8192 x 8 | | | | | | | | | | • | 1 | 200 ns | CMOS | Standard |
| X28C64GI-25 | 8192 x 8 | | | | | | | | | | • | 1 | 250 ns | CMOS | Standard |
| X28C64GI | 8192 x 8 | | | | | | | | | | • | | 300 ns | CMOS | Standard |
| X28C64GI-35 | 8192 x 8 | | | | | | | | | | • | 1 | 350 ns | CMOS | Standard |

Key:

- \dagger = Blank = Commercial = 0°C to + 70°C
- $I = Industrial = -40^{\circ}C to +85^{\circ}C$
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- T = Ultra High Temp. = 0°C to + 150°C
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PACKAGING INFORMATION



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

PACKAGING INFORMATION



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

HDI028

PACKAGING INFORMATION



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. CASE OUTLINE FOR X2864A, X2864B, X2864H AND X28C64

PACKAGING INFORMATION

28-PIN CERAMIC PIN GRID ARRAY PACKAGE TYPE K



PACKAGING INFORMATION



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY PJG032

PACKAGING INFORMATION



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. TOLERANCE: \pm 1% NLT \pm 0.005 (0.127)
PACKAGING INFORMATION



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. TOLERANCE: \pm 1% NLT \pm 0.005 (0.127)

3. FOR EXTENDED STORAGE TEMPERATURE ENVIRONMENTS

Sales Offices

U.S. Sales Offices

Northeast Area

Xicor, Inc. Montvale Executive Park 91 Montvale Avenue Stoneham, Massachusetts 02180 Phone: 617/279-0220 Telex: 230322889 Fax: 617/279-1132

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 305/767-8010 TWX: 510-100-7141 Fax: 305/767-8912

Mid-Atlantic Area

Xicor, Inc. Patriot Square 39 Mill Plain Road Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/490-1310 TWX: 910-997-3663 Fax: 312/490-0637

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor GmbH Forsthausstrasse 1 D-8013 Haar bei Muenchen West Germany Phone: (49) 89/463089 Telex: 5213883 Fax: (49) 89/4605472

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



64K Military

X28C64M

8K x 8 Bit

Electrically Erasable PROM

FEATURES

- LOW Power CMOS
 - -60 mA Active Current Max.
 - -200 µA Standby Current Max.
- Fast Write Cycle Times
 - -64-Byte Page Write Operation
 - -Byte or Page Write Cycle: 5 ms Typical
 - --Complete Memory Rewrite: 0.625 Sec. Typical
 - —Effective Byte Write Cycle Time: 78 μs Typical
- Software Data Protection
- End of Write Detection
- -DATA Polling
- -Toggle Bit
- Simple Byte and Page Write
 —Single TTL Compatible WE Signal
 - -Internally Latched Address and Data
 - Automotio Write Timing
 - -Automatic Write Timing
- JEDEC Approved Byte-Wide Pinout

PIN CONFIGURATIONS



LCC NC NC Ver WE NO **r** -27 2 NC X28C64 õ 25 (TOP VIEW) 24 A10 ĈĒ 23 NC 12 22 1/0 1/0-1/0. 1/01 1/02 Vss NC 1/03 1/04 1/05 0100 - 2



The Xicor X28C64 is a 8K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. Like all Xicor programmable non-volatile memories the X28C64 is a 5V only device. The X28C64 features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs.

The X28C64 supports a 64-byte page write operation, effectively providing a 78 μ s/byte write cycle and enabling the entire memory to be typically written in 0.625 seconds. The X28C64 also features DATA Polling, a system software support scheme used to indicate the early completion of a write cycle. In addition, the X28C64 includes a user-optional software data protection mode that further enhances Xicor's hardware write protect capability.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 10 years.

PGA



0100

| PIN NAMES | |
|-----------|-------------------|
| A0-A12 | Address Inputs |
| 1/00-1707 | Data Input/Output |
| WE | Write Enable |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| Vcc | +5. V |
| Vss | Ground |
| NC | No Connect |

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | 65°C to +135°C |
|-------------------------|----------------|
| Storage Temperature | 65°C to +150°C |
| Voltage on any Pin with | |
| Respect to Ground | 1.0V to +7V |
| D.C. Output Current | |
| Lead Temperature | |
| (Soldering, 10 Seconds) | |

D.C. OPERATING CHARACTERISTICS

 $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = +5V \pm 10^{\circ}$, unless otherwise specified.

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Symbol | Darameter | | Limit | 8 | Unite | Test Conditions | | |
|---------------------|--|------|------------------------------|-----------------------|-------|---|--|--|
| Symbol | r di dille tei | Min. | in. Typ. ⁽¹⁾ Max. | | Unita | | | |
| lcc | V _{CC} Current (Active) (TTL Inputs) | | | 60 | mA | $\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$ All I/O's = Open Address Inputs = TTL Levels @ f = 5 MHz | | |
| I _{SB1} | V _{CC} Current (Standby) (TTL Inputs) | | | 2 | mA | $\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$ All I/O's = Open Other Inputs = V _{IH} | | |
| I _{SB2} | V _{CC} Current (Standby) (CMOS Inputs) | | 100 | 200 | μA | $\overline{CE} = \overline{WE} = V_{CC} - 0.3V$ All I/O's = Open Other inputs = Don't Care | | |
| ILI | Input Leakage Current | | | 10 | μA | $V_{IN} = GND$ to V_{CC} | | |
| ILO | Output Leakage Current | | | 10 | μA | $V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$ | | |
| V _{IL} (2) | Input Low Voltage | -1.0 | | 0.8 | V | | | |
| V _{IH} (2) | Input High Voltage | 2.0 | | V _{CC} + 1.0 | V | | | |
| VOL | Output Low Voltage | | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | | |
| VOH | Output High Voltage | 2.4 | | | V | $I_{OH} = -400 \mu A$ | | |

TYPICAL POWER-UP TIMING

| Symbol | Parameter | Typ.(1) | Units |
|----------------------|-----------------------------|---------|-------|
| t _{PUR} (3) | Power-Up to Read Operation | 100 | μs |
| t _{PUW} (3) | Power-Up to Write Operation | 5 | ms |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{I/O} (3) | Input/Output Capacitance | 10 | рF | $V_{I/O} = 0V$ |
| C _{IN} (3) | Input Capacitance | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0V to 3.0V |
|-----------------------------------|---------------------------------------|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | 1.5V |
| Output Load | 1 TTL Gate and $C_L = 100 \text{ pF}$ |

MODE SELECTION

| ĈĒ | ŌĒ | WE | Mode | 1/0 | Power |
|----|----|----|------------------------------|-----------------|---------|
| L | L | н | Read | DOUT | Active |
| L | Н | L | Write | D _{IN} | Active |
| н | X | x | Standby and Write Inhibit | High Z | Standby |
| Х | L | X | Write Inhibit | _ | |
| X | X | н | Write Inhibit | | |

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(2) VIL min. and VIH max. are for reference only and are not tested.

(3) This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS

 $T_A=-55^{\circ}C$ to $\,+\,125^{\circ}C,\,V_{CC}=\,+\,5V\,\pm\,10\,$ %, unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | X28C6 | 64 M- 20 | X28C | 64 M- 25 | X28 | C64M | X28C64M-35 | | Units |
|----------------------|------------------------------------|-------|-----------------|------|-----------------|------|------|------------|------|-------|
| Cymbol | T urumeter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 200 | | 250 | | 300 | | 350 | | ns |
| t _{CE} | Chip Enable Access Time | | 200 | | 250 | | 300 | | 350 | ns |
| t _{AA} | Address Access Time | | 200 | | 250 | | 300 | | 350 | ns |
| tOE | Output Enable Access Time | | 80 | | 100 | | 100 | | 100 | ns |
| t _{LZ} (4) | CE Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| toLZ ⁽⁴⁾ | OE Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| t _{HZ} (5) | CE High to High Z Output | 0 | 50 | 0 | 50 | 0 | 50 | 0 | 50 | ns |
| t _{OHZ} (5) | OE High to High Z Output | 0 | 50 | 0 | 50 | 0 | 50 | 0 | 50 | ns |
| tон | Output Hold from Address Change | 0 | | 0 | | 0 | | 0 | | ns |

Read Cycle



Notes: (4) tLZ min. and tOLZ min. are shown for reference only, they are periodically characterized and are not tested.

(5) t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven. t_{HZ} min. and t_{OHZ} min. are shown for reference only, they are periodically characterized and are not tested.

| Write | Cvcle | Limits |
|-------|-------|--------|
|-------|-------|--------|

| Symbol | Parameter | Min. | Тур.(6) | Max. | Units |
|-----------------|---------------------|------|---------|------|-------|
| twc | Write Cycle Time | | 5 | 10 | ms |
| tAS | Address Setup Time | Ó | | | ns |
| t _{AH} | Address Hold Time | 150 | | | ns |
| tcs | Write Setup Time | 0 | | | ns |
| t _{CH} | Write Hold Time | 0 | | | ns |
| t _{CW} | CE Pulse Width | 100 | | | ns |
| tOES | OE High Setup Time | 10 | | | ns |
| tOEH | OE High Hold Time | 10 | | | ns |
| twp | WE Pulse Width | 100 | | | ns |
| twph | WE High Recovery | 200 | | | ns |
| t _{DV} | Data Valid | | | 1 | μs |
| t _{DS} | Data Setup | 50 | | | ns |
| t _{DH} | Data Hold | 10 | | | ns |
| t _{DW} | Delay to Next Write | 10 | | | μs |
| tBLC | Byte Load Cycle | 1 | | 100 | μs |

WE Controlled Write Cycle



Note: (6) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

CE Controlled Write Cycle



Page Write Cycle



Notes: (7) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW: e.g. this can be done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.

(8) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram⁽⁹⁾



Toggle Bit Timing Diagram⁽⁹⁾



SYMBOL TABLE

| WAVEFORM | INPUTS Must be steady | OUTPUTS Will be steady |
|----------|------------------------------------|-------------------------------------|
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care : Changes Allowed | Changing : State Not Known |
| | N/A | Center Line is High Impedance |

Note: (9) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

PIN DESCRIPTIONS

Addresses (A₀-A₁₂)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X28C64 through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X28C64.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X28C64 supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms.

Page Write Operation

The page write feature of the X28C64 allows the entire memory to be written in 0.625 seconds. Page write allows two to sixty-four bytes of data to be consecutively written to the X28C64 prior to the commencement of the internal programming cycle. The host can fetch data from another location within the system during a page write operation (change the source address), but the page address (A₆ through A₁₂) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.

The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to sixty-three bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 100 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 100 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100 μ s.

Write Operation Status Bits

The X28C64 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1: Status Bit Assignment



DATA Polling (I/O7)

The X28C64 features $\overline{\text{DATA}}$ Polling as a method to indicate to the host system that the byte write or page write cycle has completed. $\overline{\text{DATA}}$ Polling allows a simple bit test operation to determine the status of the X28C64, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data. Note: If the X28C64 is in the protected state and an illegal write operation is attempted $\overline{\text{DATA}}$ Polling will not operate.

Toggle Bit (I/O₆)

The X28C64 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O_6 will toggle from one to zero and zero to one on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.





Figure 2b: DATA Polling Software Flow



DATA Polling can effectively halve the time for writing to the X28C64. The timing diagram in Figure 2a illustrates the sequence of events on the bus. The software flow diagram in Figure 2b illustrates one method of implementing the routine.

4

THE TOGGLE BIT I/O₆ Figure 3a: Toggle Bit Bus Sequence



Figure 3b: Toggle Bit Software Flow



The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement \overline{DATA} Polling. This can be especially helpful in an array comprised of multiple X28C64 memories that is frequently updated. The timing diagram in Figure 3a illustrates the sequence of events on the bus. The software flow diagram in Figure 3b illustrates a method for testing the Toggle Bit.

HARDWARE DATA PROTECTION

The X28C64 provides three hardware features (compatible with X2864A) that protect nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse less than 20 ns will not initiate a write cycle.
- Default V_{CC} Sense—All write functions are inhibited when V_{CC} is \leq 3V.
- Write Inhibit—Holding either OE LOW, WE HIGH, or OE HIGH will prevent an inadvertent write cycle during power-on and power-off, maintaining data integrity.

SOFTWARE DATA PROTECTION

The X28C64 offers a software controlled data protection feature. The X28C64 is shipped from Xicor with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/-down operations through the use of external circuits. The host would then have open read and write access of the device once V_{CC} was stable.

The X28C64 can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28C64 is also protected from inadvertent and accidental writes in the powered-on state. That is, the software algorithm must be issued prior to writing additional data to the device.

SOFTWARE ALGORITHM

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 4a and 4b for the sequence. The three byte sequence opens the page write window enabling the host to write from one to sixty-four bytes of data.⁽¹⁰⁾ Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

Note: (10) Once the three byte sequence is issued it must be followed by a valid byte or page write operation.

SOFTWARE DATA PROTECTION

Figure 4a: Timing Sequence—Byte or Page Write



Figure 4b: Write Sequence for Software Data Protection



Regardless of whether the device has previously been protected or not, once the software data protected algorithm is used and data has been written, the X28C64 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28C64 will be write protected during power-down and after any subsequent power-up.

Note: Once initiated, the sequence of write operations should not be interrupted.

RESETTING SOFTWARE DATA PROTECTION Figure 5a: Reset Software Data Protection Timing Sequence



Figure 5b: Software Sequence to Deactivate Software Data Protection



In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an E²PROM programmer, the following six step algorithm will reset the internal protection circuit. After t_{WC}, the X28C64 will be in standard operating mode.

Note: Once initiated, the sequence of write operations should not be interrupted.

SYSTEM CONSIDERATIONS

Because the X28C64 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28C64 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

FUNCTIONAL DIAGRAM



ORDERING INFORMATION

64K E²PROMs

| Device Order | Organization | Package | | | | | | | | | | Temp. | Access | Process | Processing |
|-----------------|--------------|---------|---|---|---|----|----|---|---|---|---|--------|--------|------------|---------------------|
| Number | | S | P | D | С | F1 | F2 | κ | J | Ε | G | inange | 1 1110 | recimology | Levei |
| X28C64DM-20 | 8192 x 8 | | | • | | | | | | | | М | 200 ns | CMOS | Standard |
| X28C64DM-25 | 8192 x 8 | | | ٠ | | | | | | | | м | 250 ns | CMOS | Standard |
| X28C64DM | 8192 x 8 | | | ٠ | | | | | | | | М | 300 ns | CMOS | Standard |
| X28C64DM-35 | 8192 x 8 | | | • | | | | | | | | М | 350 ns | CMOS | Standard |
| X28C64DMB-20 | 8192 x 8 | | | ٠ | | | | | | | | М | 200 ns | CMOS | 883 Rev. C, Class B |
| X28C64DMB-25 | 8192 x 8 | | | ٠ | | _ | | | | | | М | 250 ns | CMOS | 883 Rev. C, Class B |
| X28C64DMB | 8192 x 8 | | | ٠ | | | | | | | | М | 300 ns | CMOS | 883 Rev. C, Class B |
| X28C64DMB-35 | 8192 x 8 | | | ٠ | | | | | | | | М | 350 ns | CMOS | 883 Rev. C, Class B |
| X28C64FM-20 | 8192 x 8 | | | | | • | | | | | | М | 200 ns | CMOS | Standard |
| X28C64FM-25 | 8192 x 8 | | | | | • | | | | | | М | 250 ns | CMOS | Standard |
| X28C64FM | 8192 x 8 | | | | | • | | | | | | м | 300 ns | CMOS | Standard |
| X28C64FM-35 | 8192 x 8 | | | | | • | | | | | | М | 350 ns | CMOS | Standard |
| X28C64FMB-20 | 8192 x 8 | | | | | ٠ | | | | | | м | 200 ns | CMOS | 883 Rev. C, Class B |
| X28C64FMB-25 | 8192 x 8 | | | | | ٠ | | | | | | м | 250 ns | CMOS | 883 Rev. C, Class B |
| X28C64FMB | 8192 x 8 | | | | | • | | | | | | М | 300 ns | CMOS | 883 Rev. C, Class B |
| X28C64FMB-35 | 8192 x 8 | | | | | • | | | | | | м | 350 ns | CMOS | 883 Rev. C, Class B |

- Key: $\dagger = Blank = Commercial = 0^{\circ}C \text{ to } + 70^{\circ}C$ $I = Industrial = -40^{\circ}C \text{ to } + 85^{\circ}C$ $M = Military = -55^{\circ}C \text{ to } + 125^{\circ}C$ $T = Ultra High Temp. = 0^{\circ}C \text{ to } + 150^{\circ}C$
- $\begin{array}{l} S = \mbox{Plastic Small Outline Gull Wing} \\ P = \mbox{Plastic DIP} \\ D = \mbox{28-Lead Cerdip} \end{array}$

- C = Side Braze
- $\begin{array}{l} \text{F1} = 28\text{-Lead Ceramic Flat Pack for X2864A,} \\ \text{X2864B, X2864H and X28C64} \\ \text{F2} = \text{Ceramic Flat Pack for X28256 and X28C256} \end{array}$
- $\begin{array}{l} \mathsf{K} = 28\text{-Pin Ceramic Pin Grid Array} \\ \mathsf{J} = \mathsf{J}\text{-Hook Plastic Leaded Chip Carrier} \\ \mathsf{E} = 32\text{-Pad Ceramic Leadless Chip Carrier (Solder)} \end{array}$ Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

64K E²PROMs (Continued)

| Device Order | Organization | Package | | | | | | | | | | Temp. Bange | emp. Access | Process | Processing Level | |
|-----------------|--------------|---------|---|---|---|----|----|---|---|---|---|----------------|-------------|------------|---------------------|--|
| Number | | S | Ρ | D | С | F1 | F2 | κ | J | E | G | nange | Time | recimology | 2000 | |
| X28C64KM-20 | 8192 x 8 | | | | | | | ٠ | | | | М | 200 ns | CMOS | Standard | |
| X28C64KM-25 | 8192 x 8 | | | | | | | ٠ | | | | м | 250 ns | CMOS | Standard | |
| X28C64KM | 8192 x 8 | | | | | | | ٠ | | | | М | 300 ns | CMOS | Standard | |
| X28C64KM-35 | 8192 x 8 | | | | | | | ٠ | | | | м | 350 ns | CMOS | Standard | |
| X28C64KMB-20 | 8192 x 8 | | | | | | | • | | | | м | 200 ns | CMOS | 883 Rev. C, Class B | |
| X28C64KMB-25 | 8192 x 8 | | | | | | | • | | | | М | 250 ns | CMOS | 883 Rev. C, Class B | |
| X28C64KMB | 8192 x 8 | | | | | | | • | | | | м | 300 ns | CMOS | 883 Rev. C, Class B | |
| X28C64KMB-35 | 8192 x 8 | | | | | | | • | | | | М | 350 ns | CMOS | 883 Rev. C, Class B | |
| X28C64EM-20 | 8192 x 8 | | | | | | | | | • | | м | 200 ns | CMOS | Standard | |
| X28C64EM-25 | 8192 x 8 | | | | | | | | | ٠ | | м | 250 ns | CMOS | Standard | |
| X28C64EM | 8192 x 8 | | | | | | | | | • | | М | 300 ns | CMOS | Standard | |
| X28C64EM-35 | 8192 x 8 | | | | | | | | | ٠ | | м | 350 ns | CMOS | Standard | |
| X28C64EMB-20 | 8192 x 8 | | | | | | | | | • | | М | 200 ns | CMOS | 883 Rev. C, Class B | |
| X28C64EMB-25 | 8192 x 8 | | | | | | | | | • | | м | 250 ns | CMOS | 883 Rev. C, Class B | |
| X28C64EMB | 8192 x 8 | | | | | | | | | • | | м | 300 ns | CMOS | 883 Rev. C, Class B | |
| X28C64EMB-35 | 8192 x 8 | | | | | | | | | • | | М | 350 ns | CMOS | 883 Rev. C, Class B | |

Key:

- $\begin{array}{l} \uparrow = \text{Blank} = \text{Commercial} = 0^\circ\text{C to} + 70^\circ\text{C} \\ i = \text{Industrial} = -40^\circ\text{C to} + 85^\circ\text{C} \\ \text{M} = \text{Military} = -55^\circ\text{C to} + 125^\circ\text{C} \\ \text{T} = \text{Ultra High Temp.} = 0^\circ\text{C to} + 150^\circ\text{C} \end{array}$

- S = Plastic Small Outline Gull Wing
- P = Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

64K E2PROMs (Continued)

| Device Order | Organization | Package | | | | | | | | | | Temp. Bange | Access | Process | Processing |
|-----------------|--------------|---------|---|---|---|----|----|---|---|---|---|----------------|--------|-------------|---------------------|
| Number | | S | Ρ | D | C | F1 | F2 | κ | J | Ε | G | liange | Time | reciniology | Level |
| X28C64GM-20 | 8192 x 8 | | | | | | | | | | • | М | 200 ns | CMOS | Standard |
| X28C64GM-25 | 8192 x 8 | | | | | | | | | | • | м | 250 ns | CMOS | Standard |
| X28C64GM | 8192 x 8 | | | | | | | | | | • | М | 300 ns | CMOS | Standard |
| X28C64GM-35 | 8192 x 8 | | | | | | | | | | • | м | 350 ns | CMOS | Standard |
| X28C64GMB-20 | 8192 x 8 | | | | | | | | | | • | м | 200 ns | CMOS | 883 Rev. C, Class B |
| X28C64GMB-25 | 8192 x 8 | | | | | | | | | | • | М | 250 ns | CMOS | 883 Rev. C, Class B |
| X28C64GMB | 8192 x 8 | | | | | | | | | | • | м | 300 ns | CMOS | 883 Rev. C, Class B |
| X28C64GMB-35 | 8192 x 8 | | | | | | | | | | • | м | 350 ns | CMOS | 883 Rev. C, Class B |

Key:

- $\dagger = Blank = Commercial = 0^{\circ}C to + 70^{\circ}C$
- $I = Industrial = -40^{\circ}C to +85^{\circ}C$
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- T = Ultra High Temp. = 0°C to + 150°C
- S = Plastic Small Outline Gull Wing
- P = Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = 28-Lead Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PACKAGING INFORMATION



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

HDI028

PACKAGING INFORMATION



1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. CASE OUTLINE FOR X2864A, X2864B, X2864H AND X28C64

PACKAGING INFORMATION



PACKAGING INFORMATION



32-PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE TYPE E

NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. TOLERANCE: $\pm\,1\%$ NLT $\,\pm\,0.005$ (0.127)

CEG032

PACKAGING INFORMATION

32-PAD CERAMIC LEADLESS CHIP CARRIER (GLASS FRIT SEAL) PACKAGE TYPE G



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. TOLERANCE: $\pm\,1\%$ NLT $\,\pm\,0.005$ (0.127)

3. FOR EXTENDED STORAGE TEMPERATURE ENVIRONMENTS

U.S. Sales Offices

Northeast Area

Xicor, Inc. Montvale Executive Park 91 Montvale Avenue Stoneham, Massachusetts 02180 Phone: 617/279-0220 Telex: 230322889 Fax: 617/279-1132

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 305/767-8010 TWX: 510-100-7141 Fax: 305/767-8912

Mid-Atlantic Area

Xicor, Inc. Patriot Square 39 Mill Plain Road Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/490-1310 TWX: 910-997-3663 Fax: 312/490-0637

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor GmbH Forsthausstrasse 1 D-8013 Haar bei Muenchen West Germany Phone: (49) 89/463089 Telex: 5213883 Fax: (49) 89/4605472

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



256K

Commercial Industrial

X28C256 X28C256I

32K x 8 Bit

Electrically Erasable PROM

FEATURES

- LOW Power CMOS
 - —60 mA Active Current Max.
 - -200 µA Standby Current Max.
- Fast Write Cycle Times
 - -64-Byte Page Write Operation
 - -Byte or Page Write Cycle: 5 ms Typical
 - -Complete Memory Rewrite: 2.5 Sec. Typical
 - -Effective Byte Write Cycle Time: 78 µs Tvpical
- Software Data Protection
- End of Write Detection
 - -DATA Polling
 - —Toggle Bit
- Simple Byte and Page Write -Single TTL Compatible WE Signal —Internally Latched Address and Data —Automatic Write Timing
- Upward Compatible with X2864A
- JEDEC Approved Byte-Wide Pinout

PIN CONFIGURATIONS

DESCRIPTION

The Xicor X28C256 is a 32K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. Like all Xicor programmable nonvolatile memories the X28C256 is a 5V only device. The X28C256 features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs.

The X28C256 supports a 64-byte page write operation, effectively providing a 78 µs/byte write cycle and enabling the entire memory to be typically written in less than 2.5 seconds. The X28C256 also features DATA Polling, a system software support scheme used to indicate the early completion of a write cycle. In addition, the X28C256 includes a user-optional software data protection mode that further enhances Xicor's hardware write protect capability.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 10 years.



Characteristics subject to change without notice

No Connect

NC

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | |
|-------------------------|----------------|
| X28C256 | 10°C to +85°C |
| X28C256I | 65°C to +135°C |
| Storage Temperature | 65°C to +150°C |
| Voltage on any Pin with | |
| Respect to Ground | — 1.0V to +7V |
| D.C. Output Current | 5 mA |
| Lead Temperature | |
| (Soldering, 10 Seconds) | |

*COMMENT Stresses abov

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. OPERATING CHARACTERISTICS

X28C256 T_A = 0°C to +70°C, V_{CC} = +5V ±10%, unless otherwise specified. X28C256 T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

| Symbol | Parameter | | Limit | S | Inite | Test Conditions |
|---------------------|--|------|---------|-----------------------|-------|--|
| Cymbol | T drameter | Min. | Typ.(1) | Max. | Unita | |
| lcc | V _{CC} Current (Active) (TTL Inputs) | | | 60 | mA | $\label{eq:cell} \begin{array}{l} \overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH} \\ \text{All I/O's} = Open \\ \text{Address inputs} = TTL Levels @ f = 5 \ MHz \end{array}$ |
| I _{SB1} | V _{CC} Current (Standby) (TTL Inputs) | | | 2 | mA | $\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V _{IH} |
| I _{SB2} | V _{CC} Current (Standby) (CMOS Inputs) | | 100 | 200 | μΑ | $\overline{CE} = V_{CC} - 0.3V$, $\overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V _{CC} |
| ILI | Input Leakage Current | | | 10 | μΑ | $V_{IN} = GND$ to V_{CC} |
| ILO | Output Leakage Current | | | 10 | μA | $V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$ |
| V _{IL} (2) | Input Low Voltage | -1.0 | | 0.8 | V | |
| V _{IH} (2) | Input High Voltage | 2.0 | | V _{CC} + 1.0 | V | |
| VOL | Output Low Voltage | | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ |
| VOH | Output High Voltage | 2.4 | | | V | $I_{OH} = -400 \mu A$ |

POWER-UP TIMING

| Symbol | Parameter | Max. | Units |
|---------------------|-----------------------------|------|-------|
| tPUR ⁽³⁾ | Power-Up to Read Operation | 100 | μS |
| tPUW ⁽³⁾ | Power-Up to Write Operation | 5 | ms |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{I/O} (3) | Input/Output Capacitance | 10 | рF | $V_{I/Q} = 0V$ |
| C _{IN} (3) | Input Capacitance | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0V to 3.0V |
|-----------------------------------|---------------------------------------|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | 1.5V |
| Output Load | 1 TTL Gate and $C_L = 100 \text{ pF}$ |

MODE SELECTION

| CE | ŌĒ | WE | Mode | 1/0 | Power |
|----|----|----|------------------------------|------------------|---------|
| L | L | Н | Read | D _{OUT} | Active |
| L | Н | L | Write | D _{IN} | Active |
| н | X | x | Standby and Write Inhibit | High Z | Standby |
| Х | L | X | Write Inhibit | _ | _ |
| Х | Х | н | Write Inhibit | _ | |

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(2) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

(3) This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS

X28C256 T_A = 0°C to +70°C, V_{CC} = +5V ±10%, unless otherwise specified. X28C256 T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | X28C X28C2 | 256-20 2561-20 | X28C X28C | 256-25 2561-25 | X28C256 X28C256I | | X28C256-35 X28C256I-35 | | Units |
|----------------------|------------------------------------|---------------|-------------------|--------------|-------------------|---------------------|------|---------------------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 200 | | 250 | | 300 | | 350 | | ns |
| t _{CE} | Chip Enable Access Time | | 200 | | 250 | | 300 | | 350 | ns |
| t _{AA} | Address Access Time | | 200 | | 250 | | 300 | | 350 | ns |
| t _{OE} | Output Enable Access Time | | 80 | | 100 | | 100 | | 100 | ns |
| t _{LZ} (4) | CE Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| t _{OLZ} (4) | OE Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| t _{HZ} (5) | CE High to High Z Output | 0 | 50 | 0 | 50 | 0 | 50 | 0 | 50 | ns |
| t _{OHZ} (5) | OE High to High Z Output | 0 | 50 | 0 | 50 | 0 | 50 | 0 | 50 | ns |
| tон | Output Hold from Address Change | 0 | | 0 | | 0 | | 0 | | ns |

Read Cycle



Notes: (4) tLZ min. and tOLZ min. are shown for reference only, they are periodically characterized and are not tested.

(5) t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven. t_{HZ} min. and t_{OHZ} min. are shown for reference only, they are periodically characterized and are not tested.

Write Cycle Limits

| Symbol | Parameter | Min. | Тур.(6) | Max. | Units |
|------------------|---------------------|------|---------|------|-------|
| twc | Write Cycle Time | | 5 | 10 | ms |
| tAS | Address Setup Time | 0 | | | ns |
| t _{AH} | Address Hold Time | 150 | | | ns |
| t _{CS} | Write Setup Time | 0 | | | ns |
| tCH | Write Hold Time | 0 | | | ns |
| tcw | CE Pulse Width | 100 | | | ns |
| tOES | OE High Setup Time | 10 | | | ns |
| t _{OEH} | OE High Hold Time | 10 | | | ns |
| twp | WE Pulse Width | 100 | | | ns |
| twpH | WE High Recovery | 200 | | | ns |
| t _{DV} | Data Valid | | | 1 | μs |
| t _{DS} | Data Setup | 50 | | | ns |
| t _{DH} | Data Hold | 10 | | | ns |
| t _{DW} | Delay to Next Write | 10 | | | μs |
| tBLC | Byte Load Cycle | 1 | | 100 | μs |

WE Controlled Write Cycle



Note: (6) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

CE Controlled Write Cycle



Page Write Cycle



Notes: (7) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW: e.g. this can be done with \overline{OE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.

(8) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram⁽⁹⁾



Toggle Bit Timing Diagram



SYMBOL TABLE

| WAVEFORM | INPUTS | OUTPUTS |
|-------------------|--------------|--------------|
| | Must be | Will be |
| | steady | steady |
| <i></i> | May change | Will change |
| | from Low to | from Low to |
| | High | High |
| | May change | Will change |
| | from High to | from High to |
| (| Don't Cara | Changing |
| XXXXX | Changes | State Not |
| | Allowed | Known |
| | | Center Line |
| >>>>> { {{ | N/A | is High |
| | | Impedance |

Note: (9) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

PIN DESCRIPTIONS

Addresses (A₀-A₁₄)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X28C256 through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X28C256.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X28C256 supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms.

Page Write Operation

The page write feature of the X28C256 allows the entire memory to be written in 2.5 seconds. Page write allows two to sixty-four bytes of data to be consecutively written to the X28C256 prior to the commencement of the internal programming cycle. The host can fetch data from another location within the system during a page write operation (change the source address), but the page address (A₆ through A₁₄) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address. The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to sixty-three bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 100 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 100 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100 μ s.

Write Operation Status Bits

The X28C256 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1: Status Bit Assignment



DATA Polling (I/O7)

The X28C256 features $\overline{\text{DATA}}$ Polling as a method to indicate to the host system that the byte write or page write cycle has completed. $\overline{\text{DATA}}$ Polling allows a simple bit test operation to determine the status of the X28C256, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data. Note: If the X28C256 is in the protected state and an illegal write operation is attempted $\overline{\text{DATA}}$ Polling will not operate.

Toggle Bit (I/O₆)

The X28C256 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O_6 will toggle from one to zero and zero to one on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.


DATA POLLING 1/07 Figure 2a: DATA Polling Bus Sequence

Figure 2b: DATA Polling Software Flow



DATA Polling can effectively halve the time for writing to the X28C256. The timing diagram in Figure 2a illustrates the sequence of events on the bus. The software flow diagram in Figure 2b illustrates one method of implementing the routine.

THE TOGGLE BIT I/O6







Figure 3b: Toggle Bit Software Flow

The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple X28C256 memories that is frequently updated. The timing diagram in Figure 3a illustrates the sequence of events on the bus. The software flow diagram in Figure 3b illustrates a method for testing the Toggle Bit.

HARDWARE DATA PROTECTION

The X28C256 provides three hardware features (compatible with X2864A) that protect nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse less than 20 ns will not initiate a write cycle.
- Default V_{CC} Sense—All write functions are inhibited when V_{CC} is \leq 3V.
- Write Inhibit—Holding either OE LOW, WE HIGH, or CE HIGH will prevent an inadvertent write cycle during power-on and power-off, maintaining data integrity.

SOFTWARE DATA PROTECTION

The X28C256 offers a software controlled data protection feature. The X28C256 is shipped from Xicor with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/down operations through the use of external circuits. The host would then have open read and write access of the device once V_{CC} was stable.

The X28C256 can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28C256 is also protected from inadvertent and accidental writes in the powered-on state. That is, the software algorithm must be issued prior to writing additional data to the device.

SOFTWARE ALGORITHM

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 4a and 4b for the sequence. The three byte sequence opens the page write window enabling the host to write from one to sixty-four bytes of data.⁽¹⁰⁾ Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

Note: (10) Once the three byte sequence is issued it must be followed by a valid byte or page write operation.

SOFTWARE DATA PROTECTION Figure 4a: Timing Sequence—Byte or Page Write



Figure 4b: Write Sequence for Software Data Protection



Regardless of whether the device has previously been protected or not, once the software data protected algorithm is used and data has been written, the X28C256 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28C256 will be write protected during power-down and after any subsequent power-up.

Note: Once initiated, the sequence of write operations should not be interrupted.



RESETTING SOFTWARE DATA PROTECTION Figure 5a: Reset Software Data Protection Timing Sequence

Figure 5b: Software Sequence to Deactivate Software Data Protection



In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an E²PROM programmer, the following six step algorithm will reset the internal protection circuit. After t_{WC}, the X28C256 will be in standard operating mode.

Note: Once initiated, the sequence of write operations should not be interrupted.

SYSTEM CONSIDERATIONS

Because the X28C256 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28C256 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.



FUNCTIONAL DIAGRAM









ORDERING INFORMATION

256K E²PROMs

| Device Order | Organization | | P: | | | | kage | 9 | | | | Temp. Bange | Temp. Access Range Time | Process Technology | Processing Level |
|-----------------|--------------|---|----|---|---|----|------|---|---|---|---|----------------|----------------------------|-----------------------|---------------------|
| Number | | S | Ρ | D | С | F1 | F2 | κ | J | Ε | G | mange | | reconnology | 2010. |
| X28C256P-20 | 32768 x 8 | | • | | | | | | | | | † | 200 ns | CMOS | Standard |
| X28C256P-25 | 32768 x 8 | | • | | | | | | | | | † | 250 ns | CMOS | Standard |
| X28C256P | 32768 x 8 | | • | | | | | | | | | † | 300 ns | CMOS | Standard |
| X28C256P-35 | 32768 x 8 | | • | | | | | | | | | † | 350 ns | CMOS | Standard |
| X28C256PI-20 | 32768 x 8 | | • | | | | | | | | | 1 | 200 ns | CMOS | Standard |
| X28C256PI-25 | 32768 x 8 | | • | | | | | | | | | 1 | 250 ns | CMOS | Standard |
| X28C256PI | 32768 x 8 | | • | | | | | | | | | Ι | 300 ns | CMOS | Standard |
| X28C256PI-35 | 32768 x 8 | | • | | | - | | | | | | 1 | 350 ns | CMOS | Standard |
| X28C256D-20 | 32768 x 8 | | | • | | | | | | | | † | 200 ns | CMOS | Standard |
| X28C256D-25 | 32768 x 8 | | | ٠ | | | | | | | | † | 250 ns | CMOS | Standard |
| X28C256D | 32768 x 8 | | | ٠ | | | | | | | | † | 300 ns | CMOS | Standard |
| X28C256D-35 | 32768 x 8 | | | ٠ | | | | | | | | † | 350 ns | CMOS | Standard |
| X28C256DI-20 | 32768 x 8 | | | • | | | | | | | | _ | 200 ns | CMOS | Standard |
| X28C256DI-25 | 32768 x 8 | | | ٠ | | | | | | | - | I | 250 ns | CMOS | Standard |
| X28C256DI | 32768 x 8 | | | ٠ | | | | | | | İ | 1 | 300 ns | CMOS | Standard |
| X28C256DI-35 | 32768 x 8 | | | ٠ | | | | | | | | 1 | 350 ns | CMOS | Standard |
| X28C256F-20 | 32768 x 8 | | | | | | • | | | | | † | 200 ns | CMOS | Standard |
| X28C256F-25 | 32768 x 8 | | | | | | • | | | | | † | 250 ns | CMOS | Standard |
| X28C256F | 32768 x 8 | | | | | | ٠ | | | | | † | 300 ns | CMOS | Standard |
| X28C256F-35 | 32768 x 8 | | | | | | • | | | | | † | 350 ns | CMOS | Standard |

Key:

† = Blank = Commercial = 0°C to +70°C

- I = Industrial = -40° C to $+85^{\circ}$ C M = Military = -55° C to $+125^{\circ}$ C T = Ultra High Temp. = 0° C to $+150^{\circ}$ C
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = 28-Lead Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

256K E²PROMs (Continued)

| Device Order | Organization | | Package | | | | | | Temp. Bange | Access | Process | Processing | | | |
|-----------------|--------------|---|---------|---|---|----|----|---|----------------|--------|---------|------------|--------|------------|----------|
| Number | | S | Ρ | D | С | F1 | F2 | к | J | Ε | G | nange | | reennology | 20101 |
| X28C256FI-20 | 32768 x 8 | | | | | | • | | | | | 1 | 200 ns | CMOS | Standard |
| X28C256FI-25 | 32768 x 8 | | | | | | • | | | | | 1 | 250 ns | CMOS | Standard |
| X28C256FI | 32768 x 8 | | | | | | • | _ | | | | I | 300 ns | CMOS | Standard |
| X28C256FI-35 | 32768 x 8 | | | | | | • | | | | | I | 350 ns | CMOS | Standard |
| X28C256K-20 | 32768 x 8 | | | | | | | ٠ | | | | † | 200 ns | CMOS | Standard |
| X28C256K-25 | 32768 x 8 | | | | | ļ | | ٠ | | | | † | 250 ns | CMOS | Standard |
| X28C256K | 32768 x 8 | | | | | | | ٠ | | | | † | 300 ns | CMOS | Standard |
| X28C256K-35 | 32768 x 8 | | | | | | | • | | | | † | 350 ns | CMOS | Standard |
| X28C256K1-20 | 32768 x 8 | | | | | | | • | | | | I | 200 ns | CMOS | Standard |
| X28C256KI-25 | 32768 x 8 | | | | | | | ٠ | | | | 1 | 250 ns | CMOS | Standard |
| X28C256KI | 32768 x 8 | | | | | | | ٠ | | | | 1.2 | 300 ns | CMOS | Standard |
| X28C256KI-35 | 32768 x 8 | | | | | | | • | | | | 1 | 350 ns | CMOS | Standard |
| X28C256J-20 | 32768 x 8 | | | | | | | | • | | | † | 200 ns | CMOS | Standard |
| X28C256J-25 | 32768 x 8 | | | | | | | | • | | | † | 250 ns | CMOS | Standard |
| X28C256J | 32768 x 8 | | | | | | | | • | | | † | 300 ns | CMOS | Standard |
| X28C256J-35 | 32768 x 8 | | | | | | | | • | | | † | 350 ns | CMOS | Standard |
| X28C256JI-20 | 32768 x 8 | | | | | | | | • | | | I | 200 ns | CMOS | Standard |
| X28C256JI-25 | 32768 x 8 | | | | | | | | • | | | I | 250 ns | CMOS | Standard |
| X28C256JI | 32768 x 8 | | | | | | | | • | | | 1 | 300 ns | CMOS | Standard |
| X28C256JI-35 | 32768 x 8 | | | | | | | | • | | | I | 350 ns | CMOS | Standard |

Key:

- † = Blank = Commercial = 0°C to +70°C
- $l = Industrial = -40^{\circ}C \text{ to } + 85^{\circ}C$ $M = Military = -55^{\circ}C \text{ to } + 125^{\circ}C$
- T = Ultra High Temp. = 0°C to +150°C
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = 28-Lead Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

256K E²PROMs (Continued)

| Device Order Number | Organization | | Package | | | | | | | | | Temp. Bange | Access | Process | Processing |
|---------------------------|--------------|---|---------|---|---|----|----|---|---|---|---|----------------|--------|---|------------|
| | | S | Ρ | D | С | F1 | F2 | κ | J | E | G | liange | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | Level |
| X28C256E-20 | 32768 x 8 | | | | | | | | | • | | † | 200 ns | CMOS | Standard |
| X28C256E-25 | 32768 x 8 | | | | | | | | | • | | † | 250 ns | CMOS | Standard |
| X28C256E | 32768 x 8 | | | | | | | | | • | | † | 300 ns | CMOS | Standard |
| X28C256E-35 | 32768 x 8 | | | | | | | | | • | | † | 350 ns | CMOS | Standard |
| X28C256EI-20 | 32768 x 8 | | | | | | | | | • | | 1 | 200 ns | CMOS | Standard |
| X28C256EI-25 | 32768 x 8 | | | | | | | | | • | Γ | 1 | 250 ns | CMOS | Standard |
| X28C256EI | 32768 x 8 | | | | | | | | | • | | | 300 ns | CMOS | Standard |
| X28C256EI-35 | 32768 x 8 | | | | | | | | | • | | 1 | 350 ns | CMOS | Standard |

Key:

- † = Blank = Commercial = 0°C to + 70°C
- I = Industrial = -40°C to +85°C
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- T = Ultra High Temp. = 0°C to + 150°C
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = 28-Lead Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PACKAGING INFORMATION



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

PACKAGING INFORMATION



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

HDI028

PACKAGING INFORMATION



28-LEAD CERAMIC FLAT PACK TYPE F2

NOTES:

^{1.} ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. CASE OUTLINE FOR X28256 AND X28C256

PACKAGING INFORMATION

28-PIN CERAMIC PIN GRID ARRAY PACKAGE TYPE K



PACKAGING INFORMATION



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY PJG032

PACKAGING INFORMATION



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. TOLERANCE: \pm 1% NLT \pm 0.005 (0.127)

U.S. Sales Offices

Northeast Area

Xicor, Inc. Montvale Executive Park 91 Montvale Avenue Stoneham, Massachusetts 02180 Phone: 617/279-0220 Telex: 230322889 Fax: 617/279-1132

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 305/767-8010 TWX: 510-100-7141 Fax: 305/767-8912

Mid-Atlantic Area

Xicor, Inc. Patriot Square 39 Mill Plain Road Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/490-1310 TWX: 910-997-3663 Fax: 312/490-0637

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor, Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor, GmbH Forsthausstrasse 1 D8013 Haar bei Muenchen West Germany Phone: 49.8946.3089 Telex: 8415213883 Fax: 49.89.460.5472

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



256K Military

X28C256M

32K x 8 Bit

Electrically Erasable PROM

FEATURES

- LOW Power CMOS
 - -60 mA Active Current Max.
 - -200 µA Standby Current Max.
- Fast Write Cycle Times
 - -64-Byte Page Write Operation
 - -Byte or Page Write Cycle: 5 ms Typical
 - -Complete Memory Rewrite: 2.5 Sec. Typical
 - --Effective Byte Write Cycle Time: 78 μs Typical
- Software Data Protection
- End of Write Detection
 - -DATA Polling
 - -Toggle Bit
- Simple Byte and Page Write
- -Single TTL Compatible WE Signal
- -Internally Latched Address and Data
- -Automatic Write Timing
- Upward Compatible with X2864A
- JEDEC Approved Byte-Wide Pinout

PIN CONFIGURATIONS



LCC Vcc WE 28 A, 27 A11 2 NC ¥28C256 25 ŌĒ (TOP VIEW) A10 24 (ĈĒ 11 1 23 (NC 12 22 1/07 1/0 13 121 1/06 15 17 18 1/01 1/02 VSS NC 1/03 1/04 1/05 0065-2

DESCRIPTION

The Xicor X28C256 is a 32K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. Like all Xicor programmable non-volatile memories the X28C256 is a 5V only device. The X28C256 features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs.

The X28C256 supports a 64-byte page write operation, effectively providing a 78 μ s/byte write cycle and enabling the entire memory to be typically written in less than 2.5 seconds. The X28C256 also features DATA Polling, a system software support scheme used to indicate the early completion of a write cycle. In addition, the X28C256 includes a user-optional software data protection mode that further enhances Xicor's hardware write protect capability.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 10 years.



0065-21

PIN NAMES

| $A_0 - A_{14}$ | Address Inputs |
|----------------|-------------------|
| 1/00-1/07 | Data Input/Output |
| WE | Write Enable |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| Vcc | + 5.V |
| Vss | Ground |
| NČ | No Connect |

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | 65°C to +135°C |
|-------------------------|----------------|
| Storage Temperature | 65°C to +150°C |
| Voltage on any Pin with | |
| Respect to Ground | 1.0V to +7V |
| D.C. Output Current | 5 mA |
| Lead Temperature | |
| (Soldering, 10 Seconds) | |

D.C. OPERATING CHARACTERISTICS

 $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = +5V \pm 10\%$, unless otherwise specified.

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Symbol | Parameter | | Limit | S | Unite | Test Conditions | |
|---------------------|--|------|---------|-----------------------|-------|--|--|
| Symbol | Faiailielei | Min. | Typ.(1) | Max. | Unita | | |
| Icc | V _{CC} Current (Active) (TTL Inputs) | | | 60 | mA | $\label{eq:cell} \begin{array}{l} \overline{CE} = \overline{OE} = V_{1L}, \overline{WE} = V_{1H} \\ \mbox{All I/O's} = Open \\ \mbox{Address Inputs} = TTL \mbox{Levels @ } f = 5 \mbox{ MHz} \end{array}$ | |
| I _{SB1} | V _{CC} Current (Standby) (TTL Inputs) | | | 2 | mA | $ \overline{CE} = V_{IH}, \overline{OE} = V_{IL} $ All I/O's = Open Other Inputs = V_{IH} | |
| I _{SB2} | V _{CC} Current (Standby) (CMOS Inputs) | | 100 | 200 | μA | $ \overline{CE} = V_{CC} - 0.3V, \overline{OE} = V_{IL} $ All I/O's = Open Other Inputs = V_{CC} | |
| l _{LI} | Input Leakage Current | | | 10 | μΑ | $V_{IN} = GND$ to V_{CC} | |
| ILO | Output Leakage Current | | | 10 | μΑ | $V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$ | |
| V _{IL} (2) | Input Low Voltage | -1.0 | | 0.8 | ٧ | | |
| V _{IH} (2) | Input High Voltage | 2.0 | | V _{CC} + 1.0 | ٧ | | |
| VOL | Output Low Voltage | | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | |
| VOH | Output High Voltage | 2.4 | | | ٧ | $I_{OH} = -400 \mu A$ | |

POWER-UP TIMING

| Symbol | Parameter | Max. | Units |
|----------------------|-----------------------------|------|-------|
| t _{PUR} (3) | Power-Up to Read Operation | 100 | μs |
| t _{PUW} (3) | Power-Up to Write Operation | 5 | ms |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{1/O} (3) | Input/Output Capacitance | 10 | pF | $V_{I/O} = 0V$ |
| C _{IN} (3) | Input Capacitance | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0V to 3.0V |
|-----------------------------------|---------------------------------------|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | 1.5V |
| Output Load | 1 TTL Gate and $C_L = 100 \text{ pF}$ |

MODE SELECTION

| CE | ŌE | WE | Mode | 1/0 | Power |
|----|----|----|------------------------------|--------|---------|
| L | L | Н | Read | DOUT | Active |
| L | Ĥ | L | Write | DIN | Active |
| Н | X | x | Standby and Write Inhibit | High Z | Standby |
| Х | L | Х | Write Inhibit | | |
| Х | Х | н | Write Inhibit | _ | _ |

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(2) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

(3) This parameter is periodically sampled and not 100% tested.

X28C256M

A.C. CHARACTERISTICS

 $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = +5V \pm 10\%$, unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | X28C2 | 56M-20 | X28C2 | 56 M-2 5 | X280 | 256M | X28C256M-35 | | Units |
|----------------------|------------------------------------|-------|--------|-------|-----------------|------|------|-------------|------|-------|
| Cymbol | i arameter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 200 | | 250 | | 300 | | 350 | | ns |
| t _{CE} | Chip Enable Access Time | | 200 | | 250 | | 300 | | 350 | ns |
| t _{AA} | Address Access Time | | 200 | | 250 | | 300 | | 350 | ns |
| tOE | Output Enable Access Time | | 80 | | 100 | | 100 | | 100 | ns |
| t _{LZ} (4) | CE Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| t _{OLZ} (4) | OE Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| t _{HZ} (5) | CE High to High Z Output | 0 | 50 | 0 | 50 | 0 | 50 | 0 | 50 | ns |
| toHz ⁽⁵⁾ | OE High to High Z Output | 0 | 50 | 0 | 50 | 0 | 50 | 0 | 50 | ns |
| ^t он | Output Hold from Address Change | 0 | | 0 | | 0 | | 0 | | ns |

Read Cycle



Notes: (4) t_{LZ} min. and t_{OLZ} min. are shown for reference only, they are periodically characterized and are not tested.

(5) t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven. t_{HZ} min. and t_{OHZ} min. are shown for reference only, they are periodically characterized and are not tested.

(

Write Cycle Limits

| Symbol | Parameter | Min. | Тур.(6) | Max. | Units |
|------------------|---------------------|------|---------|------|-------|
| twc | Write Cycle Time | | 5 | 10 | ms |
| t _{AS} | Address Setup Time | 0 | | | ns |
| t _{AH} | Address Hold Time | 150 | | | ns |
| t _{CS} | Write Setup Time | 0 | | | ns |
| t _{CH} | Write Hold Time | 0 | | | ns |
| t _{CW} | CE Pulse Width | 100 | | ···· | ns |
| tOES | OE High Setup Time | 10 | | | ns |
| ^t OEH | OE High Hold Time | 10 | | | ns |
| t _{WP} | WE Pulse Width | 100 | | | ns |
| twpH | WE High Recovery | 200 | | | ns |
| t _{DV} | Data Valid | | | 1 | μs |
| t _{DS} | Data Setup | 50 | | | ns |
| t _{DH} | Data Hold | 10 | | | ns |
| t _{DW} | Delay to Next Write | 10 | | | μs |
| t _{BLC} | Byte Load Cycle | 1 | | 100 | μs |

WE Controlled Write Cycle



Note: (6) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

X28C256M

CE Controlled Write Cycle



Page Write Cycle



Notes: (7) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW: e.g. this can be done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.

(8) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

X28C256M

DATA Polling Timing Diagram⁽⁹⁾



Toggle Bit Timing Diagram



SYMBOL TABLE

| WAVEFORM | INPUTS | OUTPUTS |
|----------|--------------|-----------------------|
| | Must be | Will be |
| | steady | steady |
| | May change | Will change |
| | from Low to | from Low to |
| | High | High |
| | May change | Will change |
| | from High to | from High to |
| | Low | Low |
| 377777 | Don't Care: | Changing : |
| XXXXX | Changes | State Not |
| | Allowed | Known |
| | NI /A | Center Line |
| | n/A | is riign Impedence |
| | | mpedance |

Note: (9) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

PIN DESCRIPTIONS

Addresses (A₀-A₁₄)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X28C256 through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X28C256.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X28C256 supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms.

Page Write Operation

The page write feature of the X28C256 allows the entire memory to be written in 2.5 seconds. Page write allows two to sixty-four bytes of data to be consecutively written to the X28C256 prior to the commencement of the internal programming cycle. The host can fetch data from another location within the system during a page write operation (change the source address), but the page address (A₆ through A₁₄) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address. The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to sixty-three bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 100 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 100 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100 μ s.

Write Operation Status Bits

The X28C256 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1: Status Bit Assignment



DATA Polling (I/O7)

The X28C256 features $\overline{\text{DATA}}$ Polling as a method to indicate to the host system that the byte write or page write cycle has completed. $\overline{\text{DATA}}$ Polling allows a simple bit test operation to determine the status of the X28C256, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data. Note: If the X28C256 is in the protected state and an illegal write operation is attempted $\overline{\text{DATA}}$ Polling will not operate.

Toggle Bit (I/O₆)

The X28C256 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O_6 will toggle from one to zero and zero to one on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.

DATA POLLING 1/07 Figure 2a: DATA Polling Bus Sequence



Figure 2b: DATA Polling Software Flow



DATA Polling can effectively halve the time for writing to the X28C256. The timing diagram in Figure 2a illustrates the sequence of events on the bus. The software flow diagram in Figure 2b illustrates one method of implementing the routine.

THE TOGGLE BIT I/O₆ Figure 3a: Toggle Bit Bus Sequence





Figure 3b: Toggle Bit Software Flow

The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement \overrightarrow{DATA} Polling. This can be especially helpful in an array comprised of multiple X28C256 memories that is frequently updated. The timing diagram in Figure 3a illustrates the sequence of events on the bus. The software flow diagram in Figure 3b illustrates a method for testing the Toggle Bit.

HARDWARE DATA PROTECTION

The X28C256 provides three hardware features (compatible with X2864A) that protect nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse less than 20 ns will not initiate a write cycle.
- Default V_{CC} Sense—All write functions are inhibited when V_{CC} is \leq 3V.
- Write Inhibit—Holding either OE LOW, WE HIGH, or OE HIGH will prevent an inadvertent write cycle during power-on and power-off, maintaining data integrity.

SOFTWARE DATA PROTECTION

The X28C256 offers a software controlled data protection feature. The X28C256 is shipped from Xicor with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/down operations through the use of external circuits. The host would then have open read and write access of the device once V_{CC} was stable.

The X28C256 can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28C256 is also protected from inadvertent and accidental writes in the powered-on state. That is, the software algorithm must be issued prior to writing additional data to the device.

SOFTWARE ALGORITHM

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 4a and 4b for the sequence. The three byte sequence opens the page write window enabling the host to write from one to sixty-four bytes of data.⁽¹⁰⁾ Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

Note: (10) Once the three byte sequence is issued it must be followed by a valid byte or page write operation.

SOFTWARE DATA PROTECTION Figure 4a: Timing Sequence—Byte or Page Write



Figure 4b: Write Sequence for Software Data Protection



Regardless of whether the device has previously been protected or not, once the software data protected algorithm is used and data has been written, the X28C256 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28C256 will be write protected during power-down and after any subsequent power-up.

Note: Once initiated, the sequence of write operations should not be interrupted.

RESETTING SOFTWARE DATA PROTECTION Figure 5a: Reset Software Data Protection Timing Sequence



Figure 5b: Software Sequence to Deactivate Software Data Protection



In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an E²PROM programmer, the following six step algorithm will reset the internal protection circuit. After t_{WC}, the X28C256 will be in standard operating mode.

Note: Once initiated, the sequence of write operations should not be interrupted.

SYSTEM CONSIDERATIONS

Because the X28C256 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28C256 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.



FUNCTIONAL DIAGRAM

Normalized Active Supply Current vs. Ambient Temperature





Normalized Standby Supply Current vs. Ambient Temperature

ORDERING INFORMATION

256K E²PROMs

| Device Order | Organization | | | | F | ac | kag | e | | | | Temp. | p. Access ge Time | Process Technology | Processing Level |
|-----------------|--------------|---|---|---|---|----|-----|---|---|---|---|--------|----------------------|-----------------------|---------------------|
| Number | | S | Ρ | D | С | F1 | F2 | κ | J | Ε | G | liange | | | |
| X28C256DM-20 | 32768 x 8 | | | • | | | | | | | | М | 200 ns | CMOS | Standard |
| X28C256DM-25 | 32768 x 8 | | | • | | | | | | | | м | 250 ns | CMOS | Standard |
| X28C256DM | 32768 x 8 | | | ٠ | | | | | | | | м | 300 ns | CMOS | Standard |
| X28C256DM-35 | 32768 x 8 | | | • | | | | | | | | м | 350 ns | CMOS | Standard |
| X28C256DMB-20 | 32768 x 8 | | | • | | | | | | | | м | 200 ns | CMOS | 883 Rev. C, Class B |
| X28C256DMB-25 | 32768 x 8 | | | • | | | | | | | | м | 250 ns | CMOS | 883 Rev. C, Class B |
| X28C256DMB | 32768 x 8 | | | • | | | | | | | | М | 300 ns | CMOS | 883 Rev. C, Class B |
| X28C256DMB-35 | 32768 x 8 | | | • | | | | | | | | м | 350 ns | CMOS | 883 Rev. C, Class B |
| X28C256FM-20 | 32768 x 8 | | | | | | • | | | | | м | 200 ns | CMOS | Standard |
| X28C256FM-25 | 32768 x 8 | | | | | | • | | | | | м | 250 ns | CMOS | Standard |
| X28C256FM | 32768 x 8 | | | | | | • | | | | | м | 300 ns | CMOS | Standard |
| X28C256FM-35 | 32768 x 8 | | | | | | • | | | | | м | 350 ns | CMOS | Standard |
| X28C256FMB-20 | 32768 x 8 | | | | | | • | | | | | М | 200 ns | CMOS | 883 Rev. C, Class B |
| X28C256FMB-25 | 32768 x 8 | | | | | | • | | | | | м | 250 ns | CMOS | 883 Rev. C, Class B |
| X28C256FMB | 32768 x 8 | | | | | | • | | | | | м | 300 ns | CMOS | 883 Rev. C, Class B |
| X28C256FMB-35 | 32768 x 8 | | | | | | • | | | | | М | 350 ns | CMOS | 883 Rev. C, Class B |

Key:

- $\begin{array}{l} \textbf{f} = \text{Blank} = \text{Commercial} = 0^\circ\text{C to} + 70^\circ\text{C} \\ \textbf{i} = \text{industrial} = -40^\circ\text{C to} + 85^\circ\text{C} \\ \textbf{M} = \text{Military} = -55^\circ\text{C to} + 125^\circ\text{C} \\ \textbf{T} = \text{Ultra High Temp.} = 0^\circ\text{C to} + 150^\circ\text{C} \end{array}$

- D = 28-Lead Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B and X2864H
- Karation State St
- Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

X28C256M

ORDERING INFORMATION

256K E²PROMs (Continued)

| Device Order Number | Organization | | | | P | ac | kag | е | | _ | | Temp. Bange | Temp. Access Range Time | Process Technology | Processing Level |
|---------------------------|--------------|---|---|---|---|----|-----|---|---|---|---|----------------|----------------------------|-----------------------|---------------------|
| | | S | Ρ | D | С | F1 | F2 | κ | J | Ε | G | nange | | | |
| X28C256KM-20 | 32768 x 8 | | | | | | | ٠ | | | | м | 200 ns | CMOS | Standard |
| X28C256KM-25 | 32768 x 8 | | | | | | | ٠ | | | | М | 250 ns | CMOS | Standard |
| X28C256KM | 32768 x 8 | | | | | | | ٠ | | | | М | 300 ns | CMOS | Standard |
| X28C256KM-35 | 32768 x 8 | | | | | | | ٠ | | | | М | 350 ns | CMOS | Standard |
| X28C256KMB-20 | 32768 x 8 | | | | | | | ٠ | | | | М | 200 ns | CMOS | 883 Rev. C, Class B |
| X28C256KMB-25 | 32768 x 8 | | | | | | | ٠ | | | | М | 250 ns | CMOS | 883 Rev. C, Class B |
| X28C256KMB | 32768 x 8 | | | | | | | ٠ | | | | м | 300 ns | CMOS | 883 Rev. C, Class B |
| X28C256KMB-35 | 32768 x 8 | | | | | | | ٠ | | | | М | 350 ns | CMOS | 883 Rev. C, Class B |
| X28C256EM-20 | 32768 x 8 | | | | | | | | | • | | М | 200 ns | CMOS | Standard |
| X28C256EM-25 | 32768 x 8 | | | | | | | | | ٠ | | М | 250 ns | CMOS | Standard |
| X28C256EM | 32768 x 8 | | | | | | | | | ٠ | | М | 300 ns | CMOS | Standard |
| X28C256EM-35 | 32768 x 8 | | | | | | | | | • | | М | 350 ns | CMOS | Standard |
| X28C256EMB-20 | 32768 x 8 | | | | | | | | | • | | м | 200 ns | CMOS | 883 Rev. C, Class B |
| X28C256EMB-25 | 32768 x 8 | | | | | | | | | • | | м | 250 ns | CMOS | 883 Rev. C, Class B |
| X28C256EMB | 32768 x 8 | | | | | | | | | • | | м | 300 ns | CMOS | 883 Rev. C, Class B |
| X28C256EMB-35 | 32768 x 8 | | | | | | | | | • | | м | 350 ns | CMOS | 883 Rev. C, Class B |

- Key: \uparrow = Blank = Commercial = 0°C to +70°C I = Industrial = -40°C to +85°C M = Military = -55°C to +125°C T = Ultra High Temp. = 0°C to +150°C

- D = 28-Lead Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = 28-Lead Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = 32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

256K E²PROMs (Continued)

| Device Order Number | Organization | | | | F | ac | kag | e | | | | Temp. Range | Access Time | Process Technology | Processing Level |
|---------------------------|--------------|---|---|---|---|----|-----|---|---|---|---|----------------|----------------|-----------------------|---------------------|
| | | S | Ρ | D | С | F1 | F2 | κ | J | E | G | | | | |
| X28C256GM-20 | 32768 x 8 | | | | | | | | | | • | м | 200 ns | CMOS | Standard |
| X28C256GM-25 | 32768 x 8 | | | | | | | | | | • | м | 250 ns | CMOS | Standard |
| X28C256GM | 32768 x 8 | | | | | | | | | | • | М | 300 ns | CMOS | Standard |
| X28C256GM-35 | 32768 x 8 | | | | | | | | | | • | м | 350 ns | CMOS | Standard |
| X28C256GMB-20 | 32768 x 8 | | | | | | | | | | • | м | 200 ns | CMOS | 883 Rev. C, Class B |
| X28C256GMB-25 | 32768 x 8 | | | | | | | | | | • | м | 250 ns | CMOS | 883 Rev. C, Class B |
| X28C256GMB | 32768 x 8 | | | | | | | | | | • | м | 300 ns | CMOS | 883 Rev. C, Class B |
| X28C256GMB-35 | 32768 x 8 | | | | | | | | | | • | м | 350 ns | CMOS | 883 Rev. C, Class B |

Key:

- $\dagger = Blank = Commercial = 0^{\circ}C to + 70^{\circ}C$
- $I = Industrial = -40^{\circ}C \text{ to } +85^{\circ}C$ $M = Military = -55^{\circ}C \text{ to } +125^{\circ}C$
- T = Ultra High Temp. = 0°C to + 150°C
- S = Plastic Small Outline Gull Wing
- P = Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = 28-Lead Ceramic Flat Pack for X28256 and X28C256
- K = 28-Pin Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G =32-Pad Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PACKAGING INFORMATION



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

HDI028

2-184

X28C256M

PACKAGING INFORMATION



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. CASE OUTLINE FOR X28256 AND X28C256
X28C256M

PACKAGING INFORMATION



32-PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE TYPE E



CEG032

NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

2. TOLERANCE: \pm 1% NLT \pm 0.005 (0.127)

32-PAD CERAMIC LEADLESS CHIP CARRIER (GLASS FRIT SEAL) PACKAGE TYPE G



NOTES:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. TOLERANCE: ± 1% NLT ± 0.005 (0.127)

3. FOR EXTENDED STORAGE TEMPERATURE ENVIRONMENTS

U.S. Sales Offices

Northeast Area

Xicor, Inc. Montvale Executive Park 91 Montvale Avenue Stoneham, Massachusetts 02180 Phone: 617/279-0220 Telex: 230322889 Fax: 617/279-1132

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 305/767-8010 TWX: 510-100-7141 Fax: 305/767-8912

Mid-Atlantic Area

Xicor, Inc. Patriot Square 39 Mill Plain Road Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/490-1310 TWX: 910-997-3663 Fax: 312/490-0637

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor, Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor, GmbH Forsthausstrasse 1 D8013 Haar bei Muenchen West Germany Phone: 49.8946.3089 Telex: 8415213883 Fax: 49.89.460.5472

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



256K Mil-Std-883C X28C256MB

32K x 8 Bit

Electrically Erasable PROM

REQUIREMENTS FOR CHIP ERASE

CHIP ERASE FUNCTIONALITY WILL BE GUARANTEED VIA C-SPEC ONLY. ADD C6767 TO XICOR PART NUMBER WHEN ORDERING.

DESCRIPTION

The X28C256MB may be erased (all bits cleared to logic "1") by two different methods. Both erasure methods clear the device within 10 ms. Because both methods employ Fowler-Nordheim Tunneling vs. Avalanche Programming, previously written data is not recoverable; thus, providing a method for maintaining security of proprietary information.

The first method is similar to that employed on earlier generations of E²PROMs requiring the application of V_{OE} to the \overline{OE} pin. Although a high voltage is applied to the pin, it is not coupled internally into the device.

The voltage is sensed as being greater than V_{IH} and in conjunction with \overline{CE} and \overline{WE} LOW initiates an internal erase cycle. The voltages required to perform the actual erase operation are developed and controlled internally.

The second method of erasure is an extension of the Software Data Protection command sequence. It is a 5V only operation; thereby, eliminating the need for dual voltages within a system. Once the command sequence is issued by the host, the X28C256MB will automatically complete the erasure of the device within 10 ms.

A.C. CHIP ERASE CHARACTERISTICS

 $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = +5V \pm 10\%$.

| Symbol | Parameter | Lir | Unite | |
|---------------------------------|----------------------------------|------|-------|---------|
| Cymbol | i ulunotoi | Min. | Max. | - Onits |
| V _{OE} | Output Enable Voltage | + 14 | + 16 | V |
| tcs | CE to WE Setup Time | 20 | | ns |
| t _{DS} | Data to WE Setup Time | 20 | | ns |
| t _{DH} | Data Hold after WE High | 20 | | ns |
| t _{WP} | Write Enable Pulse Width | 150 | | ns |
| tсн | WE High to CE Hold Time | 20 | | ns |
| t _{OES} ⁽¹⁾ | V _{OE} to WE Setup Time | 20 | | ns |
| t _{OEH} (1) | V _{OE} Hold Time | 20 | | ns |
| twc | C Erase Cycle Time | | 10 | ms |

Chip Erase Cycle



Note: (1) t_{OES} and t_{OEH} guaranteed by design, not 100% tested.

5V Only Chip Erase Timing Diagram



5V Only Chip Erase Flow



Note: 5V only erase function timings are referenced to the \overline{WE} or \overline{CE} inputs, whichever is last to go LOW, and the \overline{WE} or \overline{CE} inputs, whichever is first to go HIGH.

The command sequence must conform to the page write timing.

Refer to the X28C256M data sheet for write timing parameters.

Write protection is set after 5V Only Chip Erase.

U.S. Sales Offices

Northeast Area

Xicor, Inc. Montvale Executive Park 91 Montvale Avenue Stoneham, Massachusetts 02180 Phone: 617/279-0220 Telex: 230322889 Fax: 617/279-1132

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 305/767-8010 TWX: 510-100-7141 Fax: 305/767-8912

Mid-Atlantic Area

Xicor, Inc. Patriot Square 39 Mill Plain Road Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/490-1310 TWX: 910-997-3663 Fax: 312/490-0637

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor, Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor, GmbH Forsthausstrasse 1 D8013 Haar bei Muenchen West Germany Phone: 49.8946.3089 Telex: 8415213883 Fax: 49.89.460.5472

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



32K x 8 Bit

X28C256B X28C256BI

Electrically Erasable PROM

FEATURES

256K

- 150 ns Access Time
- LOW Power CMOS
 - -60 mA Active Current Max.
 - -200 μ A Standby Current Max.
- Fast Write Cycle Times
 - ---64-Byte Page Write Operation
 - -Byte or Page Write Cycle: 5 ms Typical

Commercial

Industrial

- ---Complete Memory Rewrite: 2.5 Sec. Typical
- —Effective Byte Write Cycle Time: 78 μs Typical
- Software Data Protection
- End of Write Detection
 - —DATA Polling
 - -Toggle Bit
- Simple Byte and Page Write
 - -Single TTL Compatible WE Signal
 - -Internally Latched Address and Data

28 🗖 Vcc

27 🗋 WE

26 A13

23 A11

22 **5** 07

20 6 CE

19 1/07

18 100

17 11/05

16 104

15 1/03

0098-1

21 6 410

25 🗖 🗛

24 7 49

—Automatic Write Timing

PLASTIC

CERDIP

X28C256B

- Upward Compatible with X2864A
- JEDEC Approved Byte-Wide Pinout

PIN CONFIGURATIONS

A14 [] A12 []

A7 🗖 3

As []

As [] 5

A4C

Asl

A1 🗋 9

1/00 11 11

1/01 12

1/02 13

2

6

A2 🗖 8

Ao 🚺 10

Vss 🖸 14

DESCRIPTION

The Xicor X28C256B is a 32K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. Like all Xicor programmable non-volatile memories the X28C256B is a 5V only device. The X28C256B features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs.

The X28C256B supports a 64-byte page write operation, effectively providing a 78 μ s/byte write cycle and enabling the entire memory to be typically written in less than 2.5 seconds. The X28C256B also features DATA Polling, a system software support scheme used to indicate the early completion of a write cycle. In addition, the X28C256B includes a user-optional software data protection mode that further enhances Xicor's hardware write protect capability.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 10 years.

PIN NAMES

| A0-A14 | Address Inputs |
|-----------|-------------------|
| 1/00-1/07 | Data Input/Output |
| WE | Write Enable |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| Vcc | + 5V |
| Vss | Ground |
| NC | No Connect |

PLCC

LCC

¥28C256B

(TOP VIEW)

1/01 1/02 VSS NC 1/03 1/04 1/05

12

NC

1/0/

Vcc WE A

20

(131 A.

277 A11

THE NC

24 (A10

22 1/07

[217 VO.

THE OF

23 CE

0098 - 2

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | |
|-------------------------|----------------|
| X28C256B | 10°C to +85°C |
| X28C256BI | 65°C to +135°C |
| Storage Temperature | 65°C to +150°C |
| Voltage on any Pin with | |
| Respect to Ground | 1.0V to +7\ |
| D.C. Output Current | |
| Lead Temperature | |
| (Soldering, 10 Seconds) | |
| | |

D.C. OPERATING CHARACTERISTICS

X28C256B T_A = 0°C to +70°C, V_{CC} = +5V ±10%, unless otherwise specified. X28C256BI T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

| Symbol | Parameter | | Limit | S | Unite | Test Conditions | | |
|---------------------|--|------|---------|-----------------------|-------|---|--|--|
| | Farameter | Min. | Typ.(1) | Max. | Units | | | |
| lcc | V _{CC} Current (Active) (TTL Inputs) | | | 60 | mA | $\label{eq:cell} \begin{split} \overline{CE} &= \overline{OE} = V_{IL}, \overline{WE} = V_{IH} \\ \text{All I/O's} &= \text{Open} \\ \text{Address Inputs} &= \text{TTL Levels @ } f = 5 \text{ MHz} \end{split}$ | | |
| I _{SB1} | V _{CC} Current (Standby) (TTL Inputs) | | | 2 | mA | $\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V _{IH} | | |
| I _{SB2} | V _{CC} Current (Standby) (CMOS Inputs) | | 100 | 200 | μΑ | $\overline{CE} = V_{CC} - 0.3V, \overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V _{CC} | | |
| ILI | Input Leakage Current | | | 10 | μA | $V_{IN} = GND$ to V_{CC} | | |
| ILO | Output Leakage Current | | | 10 | μA | $V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$ | | |
| V _{IL} (2) | Input Low Voltage | -1.0 | | 0.8 | V | | | |
| V _{IH} (2) | Input High Voltage | 2.0 | | V _{CC} + 1.0 | V | | | |
| VOL | Output Low Voltage | | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | | |
| VOH | Output High Voltage | 2.4 | | | V | $I_{OH} = -400 \mu A$ | | |

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

POWER-UP TIMING

| Symbol | Parameter | Max. | Units |
|----------------------|-----------------------------|------|-------|
| t _{PUR} (3) | Power-Up to Read Operation | 100 | μs |
| t _{PUW} (3) | Power-Up to Write Operation | 5 | ms |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{I/O} (3) | Input/Output Capacitance | 10 | pF | $V_{I/O} = 0V$ |
| C _{IN} (3) | Input Capacitance | 6 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0V to 3.0V |
|-----------------------------------|--------------------------------|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | 1.5V |
| Output Load | 1 TTL Gate and $C_L = 100 pF$ |

MODE SELECTION

| CE | ŌĒ | WE | Mode | I/O | Power |
|----|----|----|------------------------------|--------|---------|
| L | L | Н | Read | DOUT | Active |
| L | Н | L | Write | DIN | Active |
| Н | X | X | Standby and Write Inhibit | High Z | Standby |
| Х | L | X | Write Inhibit | - | — |
| Х | X | Н | Write Inhibit | — | - |

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(2) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

(3) This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS

X28C256B T_A = 0°C to +70°C, V_{CC} = +5V \pm 10%, unless otherwise specified. X28C256BI T_A = -40° C to $+85^{\circ}$ C, V_{CC} = $+5V \pm 10\%$, unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | X28C2 X28C2 | 256B-15 256BI-15 | X28C2 X28C2 | Units | |
|--------------------------------|------------------------------------|----------------|---------------------|----------------|-------|----|
| | | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 150 | | 180 | | ns |
| tCE | Chip Enable Access Time | | 150 | | 180 | ns |
| t _{AA} | Address Access Time | | 150 | | 180 | ns |
| tOE | Output Enable Access Time | | 50 | | 50 | ns |
| t _{LZ} ⁽⁴⁾ | CE Low to Active Output | 0 | | 0 | | ns |
| toLZ ⁽⁴⁾ | OE Low to Active Output | 0 | | 0 | | ns |
| t _{HZ} (5) | CE High to High Z Output | 0 | 50 | 0 | 50 | ns |
| toHZ ⁽⁵⁾ | OE High to High Z Output | 0 | 50 | 0 | 50 | ns |
| tон | Output Hold from Address Change | 0 | | 0 | | ns |

Read Cycle



Notes: (4) tLZ min. and tOLZ min. are shown for reference only, they are periodically characterized and are not tested.

(5) t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven. t_{HZ} min. and t_{OHZ} min. are shown for reference only, they are periodically characterized and are not tested.

Write Cycle Limits

| Symbol | Parameter | Min. | Typ. ⁽⁶⁾ | Max. | Units |
|------------------|---------------------|------|---------------------|------|-------|
| twc | Write Cycle Time | | 5 | 10 | ms |
| tAS | Address Setup Time | 0 | | | ns |
| t _{AH} | Address Hold Time | 150 | | | ns |
| tcs | Write Setup Time | 0 | | | ns |
| t _{CH} | Write Hold Time | 0 | | | ns |
| t _{CW} | CE Pulse Width | 100 | | | ns |
| tOES | OE High Setup Time | 10 | | | ns |
| t _{OEH} | OE High Hold Time | 10 | | | ns |
| t _{WP} | WE Pulse Width | 100 | | | ns |
| twpH | WE High Recovery | 200 | | | ns |
| t _{DV} | Data Valid | | | 1 | μs |
| t _{DS} | Data Setup | 50 | | | ns |
| t _{DH} | Data Hold | 10 | | | ns |
| t _{DW} | Delay to Next Write | 10 | | | μs |
| t _{BLC} | Byte Load Cycle | 1 | | 100 | μs |

WE Controlled Write Cycle



Note: (6) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

X28C256B, X28C256BI

CE Controlled Write Cycle



Page Write Cycle



Notes: (7) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW: e.g. this can be done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.

(8) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

X28C256B, X28C256BI

DATA Polling Timing Diagram⁽⁹⁾



Toggle Bit Timing Diagram



SYMBOL TABLE

| WAVEFORM | INPUTS | OUTPUTS |
|----------|--------------|--------------|
| | Must be | Will be |
| | steady | steady |
| | May change | Will change |
| | from Low to | from Low to |
| | High | High |
| | May change | Will change |
| | from High to | from High to |
| | Low | Low |
| *** | Don't Care: | Changing : |
| XXXXX | Changes | State Not |
| | Allowed | Known |
| | | Center Line |
| | N/A | is High |
| | | impedance |

Note: (9) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

PIN DESCRIPTIONS

Addresses (A₀-A₁₄)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X28C256B through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X28C256B.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X28C256B supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms.

Page Write Operation

The page write feature of the X28C256B allows the entire memory to be written in 2.5 seconds. Page write allows two to sixty-four bytes of data to be consecutively written to the X28C256B prior to the commencement of the internal programming cycle. The host can fetch data from another location within the system during a page write operation (change the source address), but the page address (A₆ through A₁₄) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address. The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to sixty-three bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 100 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 100 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100 μ s.

Write Operation Status Bits

The X28C256B provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1: Status Bit Assignment



DATA Polling (I/O7)

The X28C256B features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has completed. DATA Polling allows a simple bit test operation to determine the status of the X28C256B, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O_7 (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O_7 will reflect true data. Note: If the X28C256B is in the protected state and an illegal write operation is attempted DATA Polling will not operate.

Toggle Bit (I/O₆)

The X28C256B also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O_6 will toggle from one to zero and zero to one on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.





Figure 2b: DATA Polling Software Flow



DATA Polling can effectively halve the time for writing. to the X28C256B. The timing diagram in Figure 2a illustrates the sequence of events on the bus. The software flow diagram in Figure 2b illustrates one method of implementing the routine.

THE TOGGLE BIT I/O₆ Figure 3a: Toggle Bit Bus Sequence





Figure 3b: Toggle Bit Software Flow

The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple X28C256B memories that is frequently updated. The timing diagram in Figure 3a illustrates the sequence of events on the bus. The software flow diagram in Figure 3b illustrates a method for testing the Toggle Bit.

HARDWARE DATA PROTECTION

The X28C256B provides three hardware features (compatible with X2864A) that protect nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse less than 20 ns will not initiate a write cycle.
- Default V_{CC} Sense—All write functions are inhibited when V_{CC} is \leq 3V.
- Write Inhibit—Holding either OE LOW, WE HIGH, or CE HIGH will prevent an inadvertent write cycle during power-on and power-off, maintaining data integrity.

SOFTWARE DATA PROTECTION

The X28C256B offers a software controlled data protection feature. The X28C256B is shipped from Xicor with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/down operations through the use of external circuits. The host would then have open read and write access of the device once V_{CC} was stable.

The X28C256B can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28C256B is also protected from inadvertent and accidental writes in the powered-on state. That is, the software algorithm must be issued prior to writing additional data to the device.

SOFTWARE ALGORITHM

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 4a and 4b for the sequence. The three byte sequence opens the page write window enabling the host to write from one to sixty-four bytes of data.⁽¹⁰⁾ Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

Note: (10) Once the three byte sequence is issued it must be followed by a valid byte or page write operation.

X28C256B, X28C256BI

SOFTWARE DATA PROTECTION



Figure 4b: Write Sequence for Software Data Protection



Regardless of whether the device has previously been protected or not, once the software data protected algorithm is used and data has been written, the X28C256B will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28C256B will be write protected during power-down and after any subsequent power-up.

Note: Once initiated, the sequence of write operations should not be interrupted.

X28C256B, X28C256BI

RESETTING SOFTWARE DATA PROTECTION Figure 5a: Reset Software Data Protection Timing Sequence



Figure 5b: Software Sequence to Deactivate Software Data Protection



In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an E²PROM programmer, the following six step algorithm will reset the internal protection circuit. After t_{WC}, the X28C256B will be in standard operating mode.

Note: Once initiated, the sequence of write operations should not be interrupted.

SYSTEM CONSIDERATIONS

Because the X28C256B is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28C256B has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.



FUNCTIONAL DIAGRAM

X28C256B, X28C256BI

Normalized Active Supply Current vs. Ambient Temperature





Normalized Standby Supply Current

ORDERING INFORMATION

256K E²PROMs

| Device Order | Organization | | Package | | | | | | | | | Temp. Ac | Access | Process | Processing |
|-----------------|--------------|---|---------|---|---|------------|----|---|---|---|---|----------|--------|------------|------------|
| Number | | S | Ρ | D | С | F 1 | F2 | к | J | Ε | G | nange | Time | recinicity | Level |
| X28C256BP-15 | 32768 x 8 | | ٠ | | | | | | | | | † | 150 ns | CMOS | Standard |
| X28C256BP-18 | 32768 x 8 | | • | | | | | | | | | † | 180 ns | CMOS | Standard |
| X28C256BPI-15 | 32768 x 8 | | ٠ | | | | | | | | | 1 | 150 ns | CMOS | Standard |
| X28C256BPI-18 | 32768 x 8 | | • | | | | | | | | | I | 180 ns | CMOS | Standard |
| X28C256BD-15 | 32768 x 8 | | | • | | | | | | | | † | 150 ns | CMOS | Standard |
| X28C256BD-18 | 32768 x 8 | | | • | | | | | | | | † | 180 ns | CMOS | Standard |
| X28C256BDI-15 | 32768 x 8 | | | • | | | | | | | | I | 150 ns | CMOS | Standard |
| X28C256BDI-18 | 32768 x 8 | | | • | | | | | | | | 1 | 180 ns | CMOS | Standard |
| X28C256BJ-15 | 32768 x 8 | | | | | | | | • | | | † | 150 ns | CMOS | Standard |
| X28C256BJ-18 | 32768 x 8 | | | | | | | | • | | | † | 180 ns | CMOS | Standard |
| X28C256BJI-15 | 32768 x 8 | | | | | | | | • | | | 1 | 150 ns | CMOS | Standard |
| X28C256BJI-18 | 32768 x 8 | | | | | | | | ٠ | | | I | 180 ns | CMOS | Standard |

Key:

- $\dagger = Blank = Commercial = 0^{\circ}C to + 70^{\circ}C$
- $I = Industrial = -40^{\circ}C to +85^{\circ}C$
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- $T = Ultra High Temp. = 0^{\circ}C to + 150^{\circ}C$
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- $\mathsf{F1}=\mathsf{Ceramic}\ \mathsf{Flat}\ \mathsf{Pack}\ \mathsf{for}\ \mathsf{X2864A}, \mathsf{X2864B}\ \mathsf{and}\ \mathsf{X2864H}$
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

256K E²PROMs (Continued)

| Device Order | Organization | Package | | | | | | | | | | Temp. Bange | Access | Process | Processing |
|-----------------|--------------|---------|---|---|---|----|----|---|---|---|---|----------------|--------|------------|------------|
| Number | | S | Ρ | D | С | F1 | F2 | κ | J | Ε | G | nungo | | recenterey | |
| X28C256BE-15 | 32768 x 8 | | | | | | | | | ٠ | | † | 150 ns | CMOS | Standard |
| X28C256BE-18 | 32768 x 8 | | | | | | | | | ٠ | | † | 180 ns | CMOS | Standard |
| X28C256BEI-15 | 32768 x 8 | | | | | | | | | ٠ | | I | 150 ns | CMOS | Standard |
| X28C256BEI-18 | 32768 x 8 | | | | | | | | | ٠ | | I | 180 ns | CMOS | Standard |

Key:

- † = Blank = Commercial = 0°C to +70°C
- I = Industrial = -40°C to +85°C
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- T = Ultra High Temp. = 0°C to +150°C
- S = Plastic Small Outline Gull Wing
- P = 28-Lead Plastic DIP
- D = 28-Lead Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B and X2864H
- F2 = Ceramic Flat Pack for X28256 and X28C256
- K = Ceramic Pin Grid Array
- J = 32-Lead J-Hook Plastic Leaded Chip Carrier
- E = 32-Pad Ceramic Leadless Chip Carrier (Solder
 - Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

X28C256B, X28C256BI

PACKAGING INFORMATION



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

HDI028



NOTES:

1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY PJG032



NOTES:



2. TOLERANCE: ±1% NLT ±0.005 (0.127)

Sales Offices

U.S. Sales Offices

Northeast Area

Xicor, Inc. Montvale Executive Park 91 Montvale Avenue Stoneham, Massachusetts 02180 Phone: 617/279-0220 Telex: 230322889 Fax: 617/279-1132

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 305/767-8010 TWX: 510-100-7141 Fax: 305/767-8912

Mid-Atlantic Area

Xicor, Inc. Patriot Square 39 Mill Plain Road Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/490-1310 TWX: 910-997-3663 Fax: 312/490-0637

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor, Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor, GmbH Forsthausstrasse 1 D8013 Haar bei Muenchen West Germany Phone: 49.8946.3089 Telex: 8415213883 Fax: 49.89.460.5472

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



1**M**

Commercial Industrial

X28C010 X28C010I

128K x 8 Bit

Electrically Erasable PROM

FEATURES

- Low Power CMOS
 - —50 mA Active Current Max.
- -500 μ A Standby Current Max.
- High Speed Page Write Operation
- Fast Write Cycle Times
- -256-Byte Page Size
- -Byte or Page Write Cycle: 5 ms Typical
- -Complete Memory Rewrite: 2.5 Sec.
- —Effective Byte Write Cycle Time: 19 μ s
- End of Write Detection
 - -DATA Polling
 - -Toggle Bit Testing
 - -Accommodates Multiprocessor Applications
- Software Data Protection
- JEDEC Approved Byte-Wide Pinout for DIPs

DESCRIPTION

The Xicor X28C010 is a 128K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. Like all Xicor programmable non-volatile memories the X28C010 is a 5V only device. The X28C010 features the JEDEC approved pinout for byte-wide memories, compatible with industry EPROMs.

The X28C010 supports a 256-byte page write operation, effectively providing a 19 μ s/byte write cycle and enabling the entire memory to be written in less than 2.5 seconds. The X28C010 also features DATA Polling and Toggle Bit test, system software support schemes used to indicate the early completion of a write cycle. In addition, the X28C010 supports the Software Data Protection option.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 10 years.

PIN CONFIGURATIONS



PIN NAMES

| A ₀ -A ₁₆ | Address Inputs |
|---------------------------------|-------------------|
| 1/00-1/07 | Data Input/Output |
| WE | Write Enable |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| Vcc | + 5V |
| Vss | Ground |
| NČ | No Connect |

X28C010, X28C010I

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | |
|-------------------------|----------------|
| X28C010 | 10°C to +85°C |
| X28C010I | 65°C to +135°C |
| Storage Temperature | 65°C to +150°C |
| Voltage on any Pin with | |
| Respect to Ground | |
| D.C. Output Current | 5 mA |
| Lead Temperature | |
| (Soldering, 10 Seconds) | |

D.C. OPERATING CHARACTERISTICS

X28C010 T_A = 0°C to +70°C, V_{CC} = +5V \pm 10%, unless otherwise specified. X28C010I T_A = -40° C to $+85^{\circ}$ C, V_{CC} = $+5V \pm 10\%$, unless otherwise specified.

| Symbol | Darameter | L | Limits | Linite | Test Conditions | | |
|---------------------|--|------|-----------------------|--------|--|--|--|
| Oyinboi | Farameter | Min. | Max. | Units | | | |
| ICC | V _{CC} Current (Active) (TTL Inputs) | | 50 | mA | $\label{eq:cell} \begin{array}{l} \overline{\text{CE}} = \overline{\text{OE}} = \text{V}_{\text{IL}}, \overline{\text{WE}} = \text{V}_{\text{IH}} \\ \text{All I/O's} = \text{Open} \\ \text{Address Inputs} = \text{TTL Levels @ f} = 5 \ \text{MHz} \end{array}$ | | |
| I _{SB1} | V _{CC} Current (Standby) (TTL Inputs) | | 3 | mA | $\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V _{IH} | | |
| I _{SB2} | V _{CC} Current (Standby) (CMOS Inputs) | | 500 | μΑ | $\overline{CE} = V_{CC} - 0.3V, \overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V _{CC} | | |
| ILI | Input Leakage Current | | 10 | μA | $V_{IN} = GND$ to V_{CC} | | |
| ILO | Output Leakage Current | | 10 | μA | $V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$ | | |
| V _{IL} (1) | Input Low Voltage | -1.0 | 0.8 | V | | | |
| V _{IH} (1) | Input High Voltage | 2.0 | V _{CC} + 1.0 | V | | | |
| V _{OL} | Output Low Voltage | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | | |
| VOH | Output High Voltage | 2.4 | | V | $I_{OH} = -400 \mu A$ | | |

POWER-UP TIMING

| Symbol | Parameter | Max. | Units |
|----------------------|-----------------------------|------|-------|
| t _{PUR} (2) | Power-Up to Read Operation | 100 | μs |
| t _{PUW} (2) | Power-Up to Write Operation | 5 | ms |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{1/O} (2) | Input/Output Capacitance | 10 | pF | $V_{I/O} = 0V$ |
| C _{IN} (2) | Input Capacitance | 10 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0V to 3.0V |
|-----------------------------------|---------------------------------------|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | 1.5V |
| Output Load | 1 TTL Gate and $C_L = 100 \text{ pF}$ |

MODE SELECTION

| ĈĒ | ŌĒ | WE | Mode | I/O | Power |
|----|----|----|------------------------------|--------|---------|
| L | L | н | Read | DOUT | Active |
| L | н | L | Write | DIN | Active |
| н | x | x | Standby and Write Inhibit | High Z | Standby |
| X | L | X | Write Inhibit | _ | |
| X | X | Н | Write Inhibit | _ | _ |

Notes: (1) VIL min. and VIH max. are for reference only and are not tested.

(2) This parameter is periodically sampled and not 100% tested.

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

A.C. CHARACTERISTICS

X28C010 T_A = 0°C to +70°C, V_{CC} = +5V ±10%, unless otherwise specified. X28C010I T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | X28C010-20 X28C010I-20 | | X28C010-25 X28C010I-25 | | X28C010 X28C010I | | X28C010-35 X28C010I-35 | | Units |
|----------------------|------------------------------------|---------------------------|------|---------------------------|------|---------------------|------|---------------------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 200 | | 250 | | 300 | | 350 | | ns |
| t _{CE} | Chip Enable Access Time | | 200 | | 250 | | 300 | | 350 | ns |
| t _{AA} | Address Access Time | | 200 | | 250 | | 300 | | 350 | ns |
| t _{OE} | Output Enable Access Time | | 50 | | 50 | | 100 | | 100 | ns |
| t _{LZ} (3) | CE Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| toLZ ⁽³⁾ | OE Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| t _{HZ} (4) | CE High to High Z Output | | 50 | | 50 | | 50 | | 50 | ns |
| t _{OHZ} (4) | OE High to High Z Output | | 50 | | 50 | | 50 | | 50 | ns |
| tон | Output Hold from Address Change | 0 | | 0 | | 0 | | 0 | | ns |

Read Cycle



Notes: (3) tLZ min. and tOLZ min. are shown for reference only, they are periodically characterized and are not tested.

(4) t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven.
Write Cycle Limits

| Symbol | Parameter | Min. | Max. | Units |
|------------------|---------------------|------|------|-------|
| twc | Write Cycle Time | | 10 | ms |
| t _{AS} | Address Setup Time | 0 | | ns |
| t _{AH} | Address Hold Time | 50 | | ns |
| tcs | Write Setup Time | 0 | | ns |
| t _{CH} | Write Hold Time | 0 | | ns |
| tcw | CE Pulse Width | 100 | | ns |
| tOES | OE High Setup Time | 10 | | ns |
| t _{OEH} | OE High Hold Time | 10 | | ns |
| twp | WE Pulse Width | 100 | | ns |
| twpH | WE High Recovery | 100 | | ns |
| t _{DV} | Data Valid | | 1 | μs |
| t _{DS} | Data Setup | 50 | | ns |
| t _{DH} | Data Hold | 10 | | ns |
| t _{DW} | Delay to Next Write | 10 | | μs |
| tBLC | Byte Load Cycle | 0.20 | 200 | μs |

WE Controlled Write Cycle



CE Controlled Write Cycle



Page Write Cycle



Notes: (5) Between successive byte writes within a page write operation, OE can be strobed LOW: e.g. this can be done with CE and WE HIGH to fetch data from another memory device within the system for the next write; or with WE HIGH and CE LOW effectively performing a polling operation.

(6) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram(7)



Toggle Bit Timing Diagram



SYMBOL TABLE

| WAVEFORM | INPUTS Must be steady | OUTPUTS Will be |
|----------|------------------------------------|-------------------------------------|
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care : Changes Allowed | Changing : State Not Known |
| | N/A | Center Line is High Impedance |

Note: (7) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

PIN DESCRIPTIONS

Addresses (A₀-A₁₆)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O0-I/O7)

Data is written to or read from the X28C010 through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X28C010.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X28C010 supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms.

Page Write Operation

The page write feature of the X28C010 allows the entire memory to be written in 2.5 seconds. Page write allows two to two hundred fifty-six bytes of data to be consecutively written to the X28C010 prior to the commencement of the internal programming cycle. The host can fetch data from another location within the system during a page write operation (change the source address), but the page address (A₈ through A₁₆) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address. The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to two hundred fifty-five bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 200 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 200 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 200 μ s.

Write Operation Status Bits

The X28C010 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1: Status Bit Assignment



DATA Polling (I/O7)

The X28C010 features $\overline{\text{DATA}}$ Polling as a method to indicate to the host system that the byte write or page write cycle has completed. $\overline{\text{DATA}}$ Polling allows a simple bit test operation to determine the status of the X28C010, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data. Note: If the X28C010 is in the protected state and an illegal write operation is attempted $\overline{\text{DATA}}$ Polling will not operate.

Toggle Bit (I/O₆)

The X28C010 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O_6 will alternate between one and zero on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.



Figure 2b: DATA Polling Software Flow



DATA Polling can effectively halve the time for writing to the X28C010. The timing diagram in Figure 2a illustrates the sequence of events on the bus. The software flow diagram in Figure 2b illustrates one method of implementing the routine.

THE TOGGLE BIT I/O₆ Figure 3a: Toggle Bit Bus Sequence



Figure 3b: Toggle Bit Software Flow



The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple X28C010 memories that is frequently updated. Toggle Bit testing can also provide a method for status checking in multiprocessor applications. The timing diagram in Figure 3a illustrates the sequence of events on the bus. The software flow diagram in Figure 3b illustrates a method for testing the Toggle Bit.

HARDWARE DATA PROTECTION

The X28C010 provides three hardware features that protect nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse less than 10 ns will not initiate a write cycle.
- Default V_{CC} Sense—All write functions are inhibited when V_{CC} is \leq 3.8V.
- Write Inhibit—Holding either OE LOW, WE HIGH, or CE HIGH will prevent an inadvertent write cycle during power-on and power-off, maintaining data integrity.

SOFTWARE DATA PROTECTION

The X28C010 offers a software controlled data protection feature. The X28C010 is shipped from Xicor with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/down operations through the use of external circuits. The host would then have open read and write access of the device once V_{CC} was stable. The X28C010 can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28C010 is also protected from inadvertent and accidental writes in the powered-on state. That is, the software algorithm must be issued prior to writing additional data to the device.

SOFTWARE ALGORITHM

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 4a and 4b for the sequence. The three byte sequence opens the page write window enabling the host to write from one to two hundred fifty-six bytes of data. Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

SOFTWARE DATA PROTECTION



Figure 4b: Write Sequence for Software Data Protection



Regardless of whether the device has previously been protected or not, once the software data protection algorithm is used and data has been written, the X28C010 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28C010 will be write protected during power-down and after any subsequent power-up.

Note: Once initiated, the sequence of write operations should not be interrupted.

RESETTING SOFTWARE DATA PROTECTION Figure 5a: Reset Software Data Protection Timing Sequence



Figure 5b: Software Sequence to Deactivate Software Data Protection



In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an E²PROM programmer, the following six step algorithm will reset the internal protection circuit. After t_{WC}, the X28C010 will be in standard operating mode.

Note: Once initiated, the sequence of write operations should not be interrupted.

SYSTEM CONSIDERATIONS

Because the X28C010 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28C010 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger. In addition, it is recommended that a 4.7 μF electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.





ORDERING INFORMATION

1M E²PROMs

| Device Order | Organization | Package | | | | | | | | | | Temp. | Access | Process | Processing |
|-----------------|--------------|---------|---|---|---|----|----|---|---|---|---|--------|--------|------------|------------|
| Number | | S | Ρ | D | C | F1 | F2 | κ | J | Ε | G | inange | | recimology | Level |
| X28C010C-20 | 131072 x 8 | | | | ٠ | | | | | | | † | 200 ns | CMOS | Standard |
| X28C010C-25 | 131072 x 8 | | | | • | | | | | | | † | 250 ns | CMOS | Standard |
| X28C010C | 131072 x 8 | | | | • | | | | | | | † | 300 ns | CMOS | Standard |
| X28C010C-35 | 131072 x 8 | | | | • | | | | | | | † | 350 ns | CMOS | Standard |
| X28C010Cl-20 | 131072 x 8 | | | | • | | | | | | | 1 | 200 ns | CMOS | Standard |
| X28C010CI-25 | 131072 x 8 | | | | • | | | | | | | 1 | 250 ns | CMOS | Standard |
| X28C010CI | 131072 x 8 | | | | • | | | | | | | 1 | 300 ns | CMOS | Standard |
| X28C010CI-35 | 131072 x 8 | | | | • | | | | | | | I | 350 ns | CMOS | Standard |

Key:

- \dagger = Blank = Commercial = 0°C to + 70°C
- I = Industrial = -40°C to +85°C
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- S = Plastic Small Outline Gull Wing
- P = Plastic DIP
- D = Cerdip
- C = 32-Lead Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64
- F2 = Ceramic Flat Pack for X28C256 and X28C256B
- K = Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = 44-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PACKAGING INFORMATION



32-LEAD SIDE BRAZE PACKAGE TYPE C

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

Sales Offices

U.S. Sales Offices

Northeast Area

Xicor, Inc. 83 Cambridge Street Unit 1D Burlington, Massachusetts 01803 Phone: 617/273-2110 Telex: 230322889 Fax: 617/273-3116

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 407/767-8010 TWX: 510-100-7141 Fax: 407/767-8912

Mid-Atlantic Area

Xicor, Inc. 50 North Street Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/605-1310 TWX: 910-997-3663 Fax: 312/605-1316

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor GmbH Forsthausstrasse 1 D-8013 Haar bei Muenchen West Germany Phone: (49) 89/463089 Telex: 5213883 Fax: (49) 89/4605472

Japan Area

Xicor Japan K.K. Suzuki Building, 4th Floor 1-6-8 Shinjuku, Shinjuku-ku Tokyo 160, Japan Phone: (03) 225-2004 Fax: (03) 225-2319

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



1M Military

X28C010M

128K x 8 Bit

Electrically Erasable PROM

FEATURES

- Low Power CMOS

 —50 mA Active Current Max.
 —500 µA Standby Current Max.

 High Speed Page Write Operation
 Fast Write Cycle Times
- -256-Byte Page Size
- -Byte or Page Write Cycle: 5 ms Typical
- -Complete Memory Rewrite: 2.5 Sec.
- —Effective Byte Write Cycle Time: 19 μ s
- End of Write Detection
 - -DATA Polling
 - -Toggle Bit Testing
 - Accommodates Multiprocessor
 Applications
- Software Data Protection
- JEDEC Approved Byte-Wide Pinout for DIPs

DESCRIPTION

The Xicor X28C010 is a 128K x 8 E²PROM, fabricated with Xicor's proprietary, high performance, floating gate CMOS technology. Like all Xicor programmable non-volatile memories the X28C010 is a 5V only device. The X28C010 features the JEDEC approved pinout for byte-wide memories, compatible with industry EPROMs.

The X28C010 supports a 256-byte page write operation, effectively providing a 19 μ s/byte write cycle and enabling the entire memory to be written in less than 2.5 seconds. The X28C010 also features DATA Polling and Toggle Bit test, system software support schemes used to indicate the early completion of a write cycle. In addition, the X28C010 supports the Software Data Protection option.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Data retention is specified to be greater than 10 years.

PIN CONFIGURATIONS

| SIDE BR | AZE | LCC | | | | | |
|--|---|---|---|--|--|--|--|
| SIDE BR NC [1 A ₁₆ [2 A ₁₅] 3 A ₁₂] 4 A ₇] 5 A ₆ [6 A ₅] 7 A ₄ [8 A ₃] 9 A ₂ [10 A ₁] 11 A ₀ [12 I/0 ₀] 13 | AZE 32 V _{CC} 31 WE 30 NC 29 A ₁₄ 28 A ₁₃ 27 A ₈ 26 A ₉ 25 A ₁₁ 24 OE 23 A ₁₀ 22 CE 21 1//07 20 1//06 | LCC A15 A16 NC NC NC NC VC VC VE NC NC A12 27 A7 A5 20 NC 100 NC 100 NC 100 NC 100 A3 200 A12 27 A12 A17 A12 A17 A12 A17 A12 A17 A12 A17 A12 A17 A12 | A14 191 191 191 191 191 191 191 191 191 1 | | | | |
| $ \begin{array}{c c} A_0 & 12 \\ I/0_0 & 13 \\ I/0_1 & 14 \\ I/0_2 & 15 \\ V_{SS} & 16 \\ \end{array} $ | $21 \Box 1/0_7$ $20 \Box 1/0_6$ $19 \Box 1/0_5$ $18 \Box 1/0_4$ $17 \Box 1/0_3$ | A1 (22) N N N N N N N N N N N N N N N N N N N | 0103-2 | | | | |
| | 0103-1 | 1 | | | | | |

PIN NAMES

| A0-A16 | Address Inputs |
|-----------|-------------------|
| 1/00-1/07 | Data Input/Output |
| WE | Write Enable |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| Vcc | + 5V |
| VSS | Ground |
| NC | No Connect |

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | 65°C to +135°C |
|-------------------------|----------------|
| Storage Temperature | 65°C to +150°C |
| Voltage on any Pin with | |
| Respect to Ground | 1.0V to +7V |
| D.C. Output Current | 5 mA |
| Lead Temperature | |
| (Soldering, 10 Seconds) | |

D.C. OPERATING CHARACTERISTICS

 $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = +5V \pm 10\%$, unless otherwise specified.

| Symbol | Parameter | L | _imits | Linite | Test Conditions | | |
|---------------------|--|------|-----------------------|--------|---|--|--|
| Symbol | ralameter | Min. | Min. Max. | | | | |
| Icc | V _{CC} Current (Active) (TTL Inputs) | | 50 | mA | $\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$ All I/O's = Open Address Inputs = TTL Levels @ f = 5 MHz | | |
| I _{SB1} | V _{CC} Current (Standby) (TTL Inputs) | | 3 | mA | $\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V _{IH} | | |
| I _{SB2} | V _{CC} Current (Standby) (CMOS Inputs) | | 500 | μΑ | $\overline{CE} = V_{CC} - 0.3V, \overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V _{CC} | | |
| lu | Input Leakage Current | | 10 | μA | $V_{IN} = GND$ to V_{CC} | | |
| ILO | Output Leakage Current | | 10 | μA | $V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$ | | |
| V _{IL} (1) | Input Low Voltage | -1.0 | 0.8 | V | | | |
| V _{IH} (1) | Input High Voltage | 2.0 | V _{CC} + 1.0 | V | | | |
| VOL | Output Low Voltage | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | | |
| VOH | Output High Voltage | 2.4 | | V | $I_{OH} = -400 \mu A$ | | |

***COMMENT**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

POWER-UP TIMING

| Symbol | Parameter | Max. | Units |
|----------------------|-----------------------------|------|-------|
| t _{PUR} (2) | Power-Up to Read Operation | 100 | μs |
| t _{PUW} (2) | Power-Up to Write Operation | 5 | ms |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{I/O} (2) | Input/Output Capacitance | 10 | pF. | $V_{1/O} = 0V$ |
| C _{IN} (2) | Input Capacitance | 10 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0V to 3.0V |
|-----------------------------------|---------------------------------------|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | 1.5V |
| Output Load | 1 TTL Gate and $C_L = 100 \text{ pF}$ |

MODE SELECTION

| ĈE | ŌĒ | WE | Mode | I/O | Power |
|----|----|----|------------------------------|------------------|---------|
| L | L | Н | Read | D _{OUT} | Active |
| L | Н | L | Write | D _{IN} | Active |
| н | × | х | Standby and Write Inhibit | High Z | Standby |
| х | L | Х | Write Inhibit | | — |
| Х | Х | Н | Write Inhibit | _ | _ |

Notes: (1) V_{IL} min. and V_{IH} max. are for reference only and are not tested. (2) This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS

 $T_A=-55^{\circ}C$ to $\,+\,125^{\circ}C,\,V_{CC}=\,+\,5V\,\pm\,10\,\%,$ unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | X28C010M-20 | | X28C0 | 10 M-2 5 | X28C | 010M | X28C010M-35 | | Linite |
|---------------------------------|------------------------------------|-------------|------|-------|-----------------|------|------|-------------|------|--------|
| | i arameter | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 200 | | 250 | | 300 | | 350 | | ns |
| t _{CE} | Chip Enable Access Time | | 200 | | 250 | | 300 | | 350 | ns |
| t _{AA} | Address Access Time | | 200 | | 250 | | 300 | | 350 | ns |
| t _{OE} | Output Enable Access Time | | 50 | | 50 | | 100 | | 100 | ns |
| t _{LZ} (3) | CE Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| toLZ ⁽³⁾ | OE Low to Active Output | 0 | | 0 | | 0 | | 0 | | ns |
| t _{HZ} (4) | CE High to High Z Output | | 50 | | 50 | | 50 | | 50 | ns |
| t _{OHZ} ⁽⁴⁾ | OE High to High Z Output | | 50 | | 50 | | 50 | | 50 | ns |
| tон | Output Hold from Address Change | 0 | | 0 | | 0 | | 0 | | ns |

Read Cycle



Notes: (3) t_{LZ} min. and t_{OLZ} min. are shown for reference only, they are periodically characterized and are not tested.

(4) t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven.

X28C010M

Write Cycle Limits

| Symbol | Parameter | Min. | Max. | Units |
|------------------|---------------------|------|------|-------|
| twc | Write Cycle Time | | 10 | ms |
| t _{AS} | Address Setup Time | 0 | | ns |
| t _{AH} | Address Hold Time | 50 | | ns |
| t _{CS} | Write Setup Time | 0 | | ns |
| tсн | Write Hold Time | 0 | | ns |
| tcw | CE Pulse Width | 100 | | ns |
| tOES | OE High Setup Time | 10 | | ns |
| t _{OEH} | OE High Hold Time | 10 | | ns |
| t _{WP} | WE Pulse Width | 100 | | ns |
| t _{WPH} | WE High Recovery | 100 | | ns |
| t _{DV} | Data Valid | | 1 | μs |
| t _{DS} | Data Setup | 50 | | ns |
| t _{DH} | Data Hold | 10 | | ns |
| t _{DW} | Delay to Next Write | 10 | | μs |
| t _{BLC} | Byte Load Cycle | 0.20 | 200 | μs |

WE Controlled Write Cycle



X28C010M

CE Controlled Write Cycle



Page Write Cycle



Notes: (5) Between successive byte writes within a page write operation, OE can be strobed LOW: e.g. this can be done with CE and WE HIGH to fetch data from another memory device within the system for the next write; or with WE HIGH and CE LOW effectively performing a polling operation.

(6) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram⁽⁷⁾



Toggle Bit Timing Diagram



SYMBOL TABLE

| WAVEFORM | INPUTS | OUTPUTS |
|----------|------------------------------------|--|
| | Must be steady | Will be steady |
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care : Changes Allowed | Ch anging : State Not Known |
| | N/A | Center Line is High Impedance |

Note: (7) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

PIN DESCRIPTIONS

Addresses (A₀-A₁₆)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X28C010 through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the X28C010.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The X28C010 supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms.

Page Write Operation

The page write feature of the X28C010 allows the entire memory to be written in 2.5 seconds. Page write allows two to two hundred fifty-six bytes of data to be consecutively written to the X28C010 prior to the commencement of the internal programming cycle. The host can fetch data from another location within the system during a page write operation (change the source address), but the page address (A₈ through A₁₆) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address. The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to two hundred fifty-five bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 200 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 200 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 200 μ s.

Write Operation Status Bits

The X28C010 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1: Status Bit Assignment



DATA Polling (I/O7)

The X28C010 features $\overline{\text{DATA}}$ Polling as a method to indicate to the host system that the byte write or page write cycle has completed. $\overline{\text{DATA}}$ Polling allows a simple bit test operation to determine the status of the X28C010, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data. Note: If the X28C010 is in the protected state and an illegal write operation is attempted $\overline{\text{DATA}}$ Polling will not operate.

Toggle Bit (I/O₆)

The X28C010 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O_6 will alternate between one and zero on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.

X28C010M





Figure 2b: DATA Polling Software Flow



DATA Polling can effectively halve the time for writing to the X28C010. The timing diagram in Figure 2a illustrates the sequence of events on the bus. The software flow diagram in Figure 2b illustrates one method of implementing the routine.

THE TOGGLE BIT I/O₆ Figure 3a: Toggle Bit Bus Sequence





Figure 3b: Toggle Bit Software Flow

The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple X28C010 memories that is frequently updated. Toggle Bit testing can also provide a method for status checking in multiprocessor applications. The timing diagram in Figure 3a illustrates the sequence of events on the bus. The software flow diagram in Figure 3b illustrates a method for testing the Toggle Bit.

HARDWARE DATA PROTECTION

The X28C010 provides three hardware features that protect nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse less than 10 ns will not initiate a write cycle.
- Default V_{CC} Sense—All write functions are inhibited when V_{CC} is \leq 3.8V.
- Write Inhibit—Holding either OE LOW, WE HIGH, or OE HIGH will prevent an inadvertent write cycle during power-on and power-off, maintaining data integrity.

SOFTWARE DATA PROTECTION

The X28C010 offers a software controlled data protection feature. The X28C010 is shipped from Xicor with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/down operations through the use of external circuits. The host would then have open read and write access of the device once V_{CC} was stable.

The X28C010 can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device unless the reset command is issued.

Once the software protection is enabled, the X28C010 is also protected from inadvertent and accidental writes in the powered-on state. That is, the software algorithm must be issued prior to writing additional data to the device.

SOFTWARE ALGORITHM

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 4a and 4b for the sequence. The three byte sequence opens the page write window enabling the host to write from one to two hundred fifty-six bytes of data. Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

SOFTWARE DATA PROTECTION





Figure 4b: Write Sequence for Software Data Protection



Regardless of whether the device has previously been protected or not, once the software data protection algorithm is used and data has been written, the X28C010 will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the X28C010 will be write protected during power-down and after any subsequent power-up.

Note: Once initiated, the sequence of write operations should not be interrupted.

RESETTING SOFTWARE DATA PROTECTION Figure 5a: Reset Software Data Protection Timing Sequence



Figure 5b: Software Sequence to Deactivate Software Data Protection



In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an E²PROM programmer, the following six step algorithm will reset the internal protection circuit. After t_{WC}, the X28C010 will be in standard operating mode.

Note: Once initiated, the sequence of write operations should not be interrupted.

SYSTEM CONSIDERATIONS

Because the X28C010 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X28C010 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger. In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.





ORDERING INFORMATION

1M E²PROMs

| Device Order | Organization | Package | | | | | | Temp. Ac | Access | Process | Processing | | | | |
|-----------------|--------------|---------|---|---|---|----|----|----------|--------|---------|------------|-------|--------|-------------|----------|
| Number | | S | Ρ | D | C | F1 | F2 | К | J | E | G | nange | 1.116 | , connology | Level |
| X28C010CM-20 | 131072 x 8 | | | | • | | | | | | | м | 200 ns | CMOS | Standard |
| X28C010CM-25 | 131072 x 8 | | - | | • | | | | | | | м | 250 ns | CMOS | Standard |
| X28C010CM | 131072 x 8 | | | | • | | | | | | | м | 300 ns | CMOS | Standard |
| X28C010CM-35 | 131072 x 8 | | | | • | | | | | | | М | 350 ns | CMOS | Standard |

Key:

- † = Blank = Commercial = 0°C to +70°C
- $I = Industrial = -40^{\circ}C to + 85^{\circ}C$
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- S = Plastic Small Outline Gull Wing
- P = Plastic DIP
- D = Cerdip
 - C = 32-Lead Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64
- F2 = Ceramic Flat Pack for X28C256 and X28C256B
- K = Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = 44-Pad Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc, makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE BELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

X28C010M

PACKAGING INFORMATION



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

U.S. Sales Offices

Northeast Area

Xicor, Inc. 83 Cambridge Street Unit 1D Burlington, Massachusetts 01803 Phone: 617/273-2110 Telex: 230322889 Fax: 617/273-3116

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 407/767-8010 TWX: 510-100-7141 Fax: 407/767-8912

Mid-Atlantic Area

Xicor, Inc. 50 North Street Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/605-1310 TWX: 910-997-3663 Fax: 312/605-1316

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor GmbH Forsthausstrasse 1 D-8013 Haar bei Muenchen West Germany Phone: (49) 89/463089 Telex: 5213883 Fax: (49) 89/4605472

Japan Area

Xicor Japan K.K. Suzuki Building, 4th Floor 1-6-8 Shinjuku, Shinjuku-ku Tokyo 160, Japan Phone: (03) 225-2004 Fax: (03) 225-2319

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



1Megabit Module

XM28C010

128K x 8 Bit

Electrically Erasable PROM

FEATURES

- High Density 1Megabit (128K x 8) E²PROM Module
- Access Time of 250 ns at -55°C to + 125°C
- Base Memory Component: Xicor CMOS X28C256
- JEDEC Standard 32-Pin 600 Mil Wide Ceramic Side Braze Package
- Pin Compatible with the X28C010 1Megabit Monolithic CMOS E²PROM
- Fast Write Cycle Times Supported by: —Internal Program Cycle 10 ms Max.
 - -64-Byte Page
 - -DATA Polling
 - -Toggle Status Bit
- High Rel Module Available with: —100% MIL-STD-883 Compliant Components
 - -100% Screening and MIL-STD-883 Processing of Modules
- Software Data Protection

DESCRIPTION

The XM28C010 is a high density 1Megabit E²PROM comprised of four X28C256 32K x 8 LCCs mounted on a co-fired multilayered ceramic substrate. The XM28C010 is configured 128K x 8 bit and features the JEDEC approved pinout for byte-wide memories, compatible with the monolithic X28C010.

The XM28C010 is available in commercial, industrial and military temperature ranges. The military temperature range module is built with MIL-STD-883 Class B microcircuit components. In addition, after being assembled all High Rel modules undergo 100% screening.

The XM28C010 supports a 64-byte page write operation, this, combined with $\overrightarrow{\text{DATA}}$ Polling or Toggle Bit testing, effectively provides a 78 μ s/byte write cycle, enabling the module memory array to be rewritten in 10 seconds.

The XM28C010 will also support Software Data Protection, a user-optional method of protecting data during power transitions.

The XM28C010 provides the same high endurance and data retention as the base memory components.

FUNCTIONAL DIAGRAM



PIN CONFIGURATION

| NC E | 1 32 | |
|--------------------|---------------|-------------------|
| A16 🗖 | 2 31 | I WE |
| A15 C | 3 30 | DINC |
| A12 | 4 29 | |
| A7 🗖 | 5 28 | |
| A6 🗖 | 6 27 | |
| ^5 ⊑ | 7 26 | |
| A4 C | 8 25 | |
| A3 🗖 | 9 XM28C010 24 | 30 E |
| A2 🗖 | 10 23 | |
| A1 🗖 | 11 22 | ⊐ CĒ |
| ^₀ ⊏ | 12 21 | D 1/07 |
| ı∕₀⊏ | 13 20 | □1/0 ₆ |
| ı∕o₁⊏ | 14 19 | D 1/05 |
| 1/0 ₂ 🗖 | 15 18 | ⊐ı⁄o₄ |
| v _{ss} ⊏ | 16 17 | 1 1/03 |
| | | 0091-1 |
| PIN NAMES | | |
| An-Aie | Address | Inputs |
| | Data Inni | it/Output |
| | Write Ep | able |
| | | |
| | Chip Ena | DIE |
| OF | Output E | nable |
| V _{CC} | +5V | |
| Vee | Ground | |
| NČ | No Conn | ect |
| | | <u> </u> |
| Xicor, 1988 Pat | ents Pending | |

ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | 65°C to +135°C |
|-------------------------|----------------|
| Storage Temperature | 65°C to +150°C |
| Voltage on any Pin with | |
| Respect to Ground | 1.0V to +7V |
| D.C. Output Current | 5 mA |
| Lead Temperature | |
| (Soldering, 10 Seconds) | 300°C |

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. OPERATING CHARACTERISTICS

XM28C010 T_A = 0°C to +75°C, V_{CC} = +5V ±10%, unless otherwise specified. XM28C010I T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified. XM28C010M T_A = -55°C to +125°C, V_{CC} = +5V ±10%, unless otherwise specified.

| Symbol | Parameter | Limits | | l Inite | Test Conditions | | |
|------------------|--|-----------|-----------------------|---------|--|--|--|
| Cymbol | | Min. Max. | | onito | | | |
| lcc | V _{CC} Current (Active) (TTL Inputs) | | 70 | mA | $ \overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH} All I/O's = Open, 1 Device Active Address Inputs = TTL Levels @ f = 5 MHz $ | | |
| I _{SB1} | V _{CC} Current (Standby) (TTL Inputs) | | 15 | mA | $\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V _{IH} | | |
| I _{SB2} | V _{CC} Current (Standby) (CMOS Inputs) | | 800 | μΑ | $\overline{CE} = V_{IH}, \overline{OE} = V_{IL}$ All I/O's = Open, Other Inputs = V _{CC} | | |
| ILI | Input Leakage Current | | 10 | μΑ | $V_{IN} = GND$ to V_{CC} | | |
| ILO | Output Leakage Current | | 10 | μΑ | $V_{OUT} = GND$ to V_{CC} , $\overline{CE} = V_{IH}$ | | |
| VIL | Input Low Voltage | -1.0 | 0.8 | V | | | |
| VIH | Input High Voltage | 2.0 | V _{CC} + 1.0 | V | | | |
| V _{OL} | Output Low Voltage | | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ | | |
| VOH | Output High Voltage | 2.4 | | V | $I_{OH} = -400 \mu A$ | | |

TYPICAL POWER-UP TIMING

| Symbol | Parameter | Typ. (1) | Units |
|----------------------|-----------------------------|-----------------|-------|
| t _{PUR} (2) | Power-Up to Read Operation | 100 | μs |
| t _{PUW} (2) | Power-Up to Write Operation | 5 | ms |

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

| Symbol | Test | Max. | Units | Conditions |
|----------------------|--------------------------|------|-------|----------------|
| C _{I/O} (2) | Input/Output Capacitance | 40 | pF | $V_{I/O} = 0V$ |
| C _{IN} (2) | Input Capacitance | 24 | pF | $V_{IN} = 0V$ |

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0V to 3.0V |
|-----------------------------------|---------------------------------------|
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Levels | 1.5V |
| Output Load | 1 TTL Gate and $C_L = 100 \text{ pF}$ |

MODE SELECTION

| CE | ŌĒ | WE | Mode | I/O | Power |
|----|----|----|------------------------------|--------|---------|
| L | L | н | Read | DOUT | Active |
| L | н | L | Write | DIN | Active |
| н | x | X | Standby and Write Inhibit | High Z | Standby |
| х | L | X | Write Inhibit | _ | |
| X | X | н | Write Inhibit | — | |

Notes: (1) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(2) This parameter is periodically sampled and not 100% tested.

XM28C010

A.C. CHARACTERISTICS

XM28C010 T_A = 0°C to +75°C, V_{CC} = +5V ±10%, unless otherwise specified. XM28C010I T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified. XM28C010M T_A = -55°C to +125°C, V_{CC} = +5V ±10%, unless otherwise specified.

Read Cycle Limits

| Symbol | Parameter | XM28 | C010-25 | XM2 | Unite | |
|----------------------|------------------------------------|------|---------|------|-------|----|
| - Cymbol | | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 250 | | 300 | | ns |
| ^t CE | Chip Enable Access Time | | 250 | | 300 | ns |
| t _{AA} | Address Access Time | | 250 | | 300 | ns |
| ^t OE | Output Enable Access Time | | 100 | | 100 | ns |
| t _{LZ} | CE Low to Active Output | 0 | | 0 | | ns |
| tolz | OE Low to Active Output | 0 | | 0 | | ns |
| t _{HZ} (3) | CE High to High Z Output | 0 | 100 | 0 | 100 | ns |
| t _{OHZ} (3) | OE High to High Z Output | 0 | 100 | 0 | 100 | ns |
| ^t ОН | Output Hold from Address Change | 0 | | 0 | | ns |

Read Cycle



Note: (3) t_{HZ} and t_{OHZ} are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven.

Write Cycle Limits

| Symbol | Parameter | WE Co | ontrolled /rite | CE Co Wr | Units | |
|------------------|---------------------|-------|--------------------|-------------|-------|----|
| | | Min. | Max. | Min. | Max. | |
| twc | Write Cycle Time | | 10 | | 10 | ms |
| t _{AS} | Address Setup Time | 0 | | 0 | | ns |
| t _{AH} | Address Hold Time | 150 | | 175 | | ns |
| tcs | Write Setup Time | 25 | | 0 | | ns |
| t _{CH} | Write Hold Time | 0 | | 25 | | ns |
| t _{CW} | CE Pulse Width | 125 | | 100 | | ns |
| tOES | OE High Setup Time | 10 | | 10 | | ns |
| t _{OEH} | OE High Hold Time | 10 | | 35 | | ns |
| t _{WP} | WE Pulse Width | 100 | | 125 | | ns |
| twpH | WE High Recovery | 1 | | 1 | | μs |
| t _{DV} | Data Valid | | 1 | | 1 | μs |
| t _{DS} | Data Setup | 50 | | 50 | | ns |
| t _{DH} | Data Hold | 10 | | 35 | | ns |
| t _{DW} | Delay to Next Write | 10 | | 10 | | μs |
| t _{BLC} | Byte Load Cycle | 1 | 100 | 1 | 100 | μs |

WE Controlled Write Cycle



Note: (4) Due to the inclusion of the decoder IC on board the module the WE and CE write controlled timings will vary. When utilizing the CE controlled write operation all the hold timings must be extended by the worst case propagation delay of the decoder. For a WE controlled write operation CE must be a minimum 125 ns to accommodate the additional setup time required.

XM28C010

CE Controlled Write Cycle



Page Write Cycle



XM28C010

DATA Polling Timing Diagram



Toggle Bit Timing Diagram



PIN DESCRIPTIONS

Addresses (A₀-A₁₆)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When \overline{CE} is HIGH, power consumption is reduced (see Note 4).

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the XM28C010 through the I/O pins.

Write Enable (WE)

The Write Enable input controls the writing of data to the XM28C010.

DEVICE OPERATION

Read

Read operations are initiated by both \overline{OE} and \overline{CE} LOW. The read operation is terminated by either \overline{CE} or \overline{OE} returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either \overline{OE} or \overline{CE} is HIGH.

Write

Write operations are initiated when both \overline{CE} and \overline{WE} are LOW and \overline{OE} is HIGH. The XM28C010 supports both a \overline{CE} and \overline{WE} controlled write cycle. That is, the address is latched by the falling edge of either \overline{CE} or \overline{WE} , whichever occurs last. Similarly, the data is latched internally by the rising edge of either \overline{CE} or \overline{WE} , whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms (see Note 4).

Page Write Operation

The page write feature of the XM28C010 allows the entire memory to be written in 10 seconds. Page write allows two to sixty-four bytes of data to be consecutively written to the XM28C010 prior to the commencement of the internal programming cycle. The host can fetch data from another location within the system during a page write operation (change the source address), but the page address (A₆ through A₁₆) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address. The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to sixty-three bytes in the same manner as the first byte was written. Each successive byte load cycle, started by the \overline{WE} HIGH to LOW transition, must begin within 100 μ s of the falling edge of the preceding \overline{WE} . If a subsequent \overline{WE} HIGH to LOW transition is not detected within 100 μ s, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 100 μ s.

Write Operation Status Bits

The XM28C010 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1: Status Bit Assignment



DATA Polling (I/O7)

The XM28C010 features $\overline{\text{DATA}}$ Polling as a method to indicate to the host system that the byte write or page write cycle has completed. $\overline{\text{DATA}}$ Polling allows a simple bit test operation to determine the status of the XM28C010, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data. Note: If the XM28C010 is in the protected state and an illegal write operation is attempted $\overline{\text{DATA}}$ Polling will not operate.

Toggle Bit (I/O₆)

The XM28C010 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle I/O_6 will toggle from one to zero and zero to one on subsequent attempts to read the last byte written. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.
DATA POLLING 1/07 Figure 2a: DATA Polling Bus Sequence



Figure 2b: DATA Polling Software Flow



DATA Polling can effectively halve the time for writing to the XM28C010. The timing diagram in Figure 2a illustrates the sequence of events on the bus. The software flow diagram in Figure 2b illustrates one method of implementing the routine.

THE TOGGLE BIT I/O₆ Figure 3a: Toggle Bit Bus Sequence



Figure 3b: Toggle Bit Software Flow



The Toggle Bit can eliminate the software housekeeping chore of saving and fetching the last address and data written to a device in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple XM28C010 memories that is frequently updated. The timing diagram in Figure 3a illustrates the sequence of events on the bus. The software flow diagram in Figure 3b illustrates a method for testing the Toggle Bit.

HARDWARE DATA PROTECTION

The XM28C010 provides three hardware features that protect nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse less than 20 ns will not initiate a write cycle.
- Default V_{CC} Sense—All functions are inhibited when V_{CC} is \leq 3V.
- Write Inhibit—Holding OE LOW will prevent an inadvertent write cycle during power-on and power-off.

SOFTWARE DATA PROTECTION

The XM28C010 does provide the Software Data Protection (SDP) feature. Because the module is comprised of four discrete X28C256 LCCs, the algorithm will differ from the algorithm employed for the monolithic 1Megabit X28C010.

The module is shipped from Xicor with the Software Data Protect NOT ENABLED; that is, the module will be in the standard operating mode. In this mode data should be protected during power-up/-down operations through the use of external circuits. The host system will then have open read and write access of the module once V_{CC} is stable.

The module can be automatically protected during power-up/-down without the need for external circuits by employing the SDP feature. The internal SDP circuit is enabled after the first write operation utilizing the SDP command sequence.

When this feature is employed, it will be easiest to incorporate in the system software if the module is viewed as a subsystem composed of four discrete memory devices with an address decoder (see Functional Diagram). In this manner, system memory mapping will extend onto the module. That is, the discrete memory ICs and decoder should be considered memory board components and SDP can be implemented at the component level as described below.

SOFTWARE COMMAND SEQUENCE

 A_{15} and A_{16} are used by the decoder to select one of the four LCCs. Therefore, only one of the four memory devices can be accessed at one time. In order to protect the entire module, the command sequence must be issued separately to each device.

Enabling the software data protection mode requires the host system to issue a series of three write operations: each write operation must conform to the data and address sequence illustrated in Figures 4a and 4b. Because this involves writing to a nonvolatile bit the device will become protected after t_{WC} has elapsed. After this point in time devices will inhibit inadvertent write operations.

Once in the protected mode, authorized writes may be performed by issuing the same command sequence that enables SDP, immediately followed by the address/data combination desired. The command sequence opens the page write window enabling the host to write from one to sixty-four bytes of data. Once the data has been written, the device will automatically be returned to the protected state.

In order to facilitate testing of the devices the SDP mode can be deactivated. This is accomplished by issuing a series of six write operations: each write operation must conform to the data and address sequence illustrated in Figures 5a and 5b. This is a nonvolatile operation, and the host will have to wait a minimum t_{WC} before attempting to write new data.

XM28C010

SOFTWARE DATA PROTECTION Figure 4a: Timing Sequence—Byte or Page Write



L_____



Regardless of whether the device has previously been protected or not, once the software data protected algorithm is used and data has been written, the device will automatically disable further writes unless another command is issued to cancel it. If no further commands are issued the device will be write protected during power-down and after any subsequent power-up.



RESETTING SOFTWARE DATA PROTECTION

Figure 5b: Software Sequence to Deactivate Software Data Protection



In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an E²PROM programmer, the following six step algorithm will reset the internal protection circuit. After t_{WC} , the device will be in standard operating mode.

SYSTEM CONSIDERATIONS

Because the XM28C010 is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the XM28C010 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for every two modules employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

SYMBOL TABLE

| WAVEFORM | INPUTS Must be steady | OUTPUTS Will be steady |
|----------|-----------------------------------|-------------------------------------|
| | May change from Low to High | Will change from Low to High |
| | May change from High to Low | Will change from High to Low |
| XXXXX | Don't Care: Changes Allowed | Changing : State Not Known |
| | N/A | Center Line is High Impedance |

Ordering Information

1MEGABIT E² MODULES

| Device Order Number | Organization | Temp. Range | Access Time | Process Technology | Processing Level |
|---------------------------|--------------|----------------|----------------|-----------------------|---------------------|
| XM28C010-25 | 131072 x 8 | † | 250 ns | CMOS | Standard |
| XM28C010I-25 | 131072 x 8 | I | 250 ns | CMOS | Standard |
| XM28C010M-25 | 131072 x 8 | м | 250 ns | CMOS | High Rel |
| XM28C010 | 131072 x 8 | † | 300 ns | CMOS | Standard |
| XM28C010I | 131072 x 8 | I | 300 ns | CMOS | Standard |
| XM28C010M | 131072 x 8 | М | 300 ns | CMOS | High Rel |

Key:

† = Blank = Commercial = 0°C to +70°C

I = Industrial = -40°C to +85°C

 $M = Military = -55^{\circ}C to + 125^{\circ}C$

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Packaging Information



U.S. Sales Offices

Northeast Area

Xicor, Inc. Montvale Executive Park 91 Montvale Avenue Stoneham, Massachusetts 02180 Phone: 617/279-0220 Telex: 230322889 Fax: 617/279-1132

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 305/767-8010 TWX: 510-100-7141 Fax: 305/767-8912

Mid-Atlantic Area

Xicor, Inc. Patriot Square 39 Mill Plain Road Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/490-1310 TWX: 910-997-3663 Fax: 312/490-0637

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor, Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor, GmbH Forsthausstrasse 1 D8013 Haar bei Muenchen West Germany Phone: 49.8946,3089 Telex: 8415213883 Fax: 49.89.460.5472

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640



0110-3

 THE X9MME

 Image: Stress of the stre

| Maximum Resistance |
|--------------------|
| 1 ΚΩ |
| 10 Κ Ω |
| 50 ΚΩ |
| 100 ΚΩ |
| |

Please use this Xicor Data Book Supplement in conjunction with the Xicor 1988 Data Book, Stock No. 100-080, which contains additional product line information, product reliability reports and application notes.

PRELIMINARY INFORMATION

Commercial Industrial

X9MME X9MMEI

E²POT[™] Digitally Controlled Potentiometer

FEATURES

- Solid State Reliability
- Single Chip MOS Implementation
- Three Wire TTL Control
- Operates From Standard 5V Supply
- 99 Resistive Elements
- —Temperature Compensated
- -± 20% End to End Resistance Range
- 100 Wiper Tap Points
 - -Wiper Position Digitally Controlled
 - -Wiper Position Stored in Nonvolatile Memory Then Automatically Recalled on Power-Up
- 100 Year Wiper Position Retention
- 8 Pin Mini-DIP Package
- 14 Pin SOIC Package

DESCRIPTION

The Xicor X9MME is a solid state nonvolatile potentiometer and is ideal for digitally controlled resistance trimming.

The X9MME is a resistor array composed of 99 resistive elements. Between each element and at either end are tap points accessible to the wiper element. The position of the wiper element on the array is controlled by the \overline{CS} , U/\overline{D} , and \overline{INC} inputs. The position of the wiper can be stored in nonvolatile memory and is recalled upon a subsequent power-up.

The resolution of the X9MME is equal to the maximum resistance value divided by 99. As an example; for the X9503 (50 K Ω) each tap point represents 505 Ω .

Xicor E² products are designed and tested for applications requiring extended endurance. Refer to Xicor reliability reports for further endurance information. E²POT™ is a trademark of Xicor, Inc.

PIN CONFIGURATIONS





PIN NAMES

| VH | High Terminal of Pot |
|-----|------------------------|
| Vw | Wiper Terminal of Pot |
| VL | Low Terminal of Pot |
| VSS | Ground |
| Vcc | System Power |
| U/D | Up/Down Control |
| INC | Wiper Movement Control |
| CS | Chip Select for Wiper |
| | Movement/Storage |
| NC | No Connect |
| | |

ANALOG CHARACTERISTICS

Electrical Characteristics

| End to End Resistance Tolerance |
|---|
| Power Rating at 25°C |
| X9102 |
| X9103, X9503 and X910410 mW |
| Wiper Current |
| Typical Wiper Resistance |
| Typical Noise |
| X9102 |
| X9103, X9503 and X9104 < -95 dB/ /Hz Ref: 1V |
| Resolution |
| Resistance |
| l inearity |
| Absolute Linearity(1) + 1 0 MI(2) |
| Relative inearity(3) +0.2 MI(2) |
| Town out of a still lost |
| I emperature Coefficient |
| -40°C 10 + 85°C |
| X9102±600 ppm/*C typical |
| As 103, As 503 and As 104 ± 300 ppm/ C Typical |
| Ratiometric Temperature Coefficient ±20 ppm |
| Wiper Adjustability |
| Unlimited Wiper Adjustment |
| (Volatile Mode While Chip is Selected) |
| Nonvolatile Storage of Winer Position |

| privolatile Storage of wiper Position | |
|---------------------------------------|-----------------------|
| | 10,000 Cycles Typical |

| Environmental Characteristics Temperature Range Operating X9MME 0°C to + 70°C X9MMEI -40°C to + 85°C 5torage |
|--|
| Physical Characteristics Marking Includes: Manufacturer's Trademark Resistance Value or Code Date Code |
| ABSOLUTE MAXIMUM RATINGS* |
| Temperature Under Bias |
| Referenced to Ground1.0V to +7.0V |
| Referenced to Ground8.0V to +8.0V |
| Lead Temperature (Soldering, 10 Seconds)+300°C Wiper Current |
| $\Delta V = V_H - V_L $ |
| X9102 |

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. OPERATING CHARACTERISTICS

X9MME $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = +5V \pm 10\%$, unless otherwise specified. X9MMEI $T_A = -40^{\circ}C$ to +85°C, $V_{CC} = +5V \pm 10\%$, unless otherwise specified.

| Symbol | Parameter | Limits | | | Linite | Test Conditions |
|---------------------|------------------------------------|--------|---------|-----------------------|--------|--|
| | | Min. | Тур.(4) | Max. | | Test conditions |
| lcc | Supply Current | | 25 | 35 | mA | |
| կլ | Input Leakage Current | | | ±10 | μΑ | $V_{IN} = 0V$ to 5.5V, \overline{INC} , U/\overline{D} , \overline{CS} |
| VIH | Input High Voltage | 2.0 | | V _{CC} + 1.0 | V | |
| VIL | Input Low Voltage | - 1.0 | | 0.8 | V | |
| Rw | Wiper Resistance | | 40 | 100 | Ω | ±1 mA |
| V _{VH} (5) | V _H Voltage | -5.0 | | + 5.0 | V | |
| V _{VL} (5) | V _L Voltage | -5.0 | | + 5.0 | V | |
| C _{IN} (6) | CS, INC, U/D, Input Capacitance | | | 10 | pF | |

Notes: (1) Absolute Linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

Absolute Linearity = $(V_{W(n)}(actual) - V_{W(n)}(actual)) = \pm 1 \text{ MI Max.}$

- (2) 1 MI = $R_{TOT}/99$ or $\frac{V_H V_L}{99}$ = Minimum Increment.
- (3) Relative Linearity is utilized to determine the actual change in voltage between successive tap position when used as a potentiometer. It is a measure of the error in step size.

Relative Linearity = $V_{W(n+1)} - [V_{W(n)} + M] = \pm 0.2$ MI Max. Typical values of Linearity are shown in Figures 3, 6, 9 and 12.

(4) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

(5) ΔV for X9102 = $|V_H - V_L| \le 4V$. ΔV for X9103, X9503 and X9104 = $|V_H - V_L| \le 10V$.

(6) This parameter is periodically sampled and not 100% tested.

A.C. CONDITIONS OF TEST

| Input Pulse Levels | 0V to 3.0V |
|------------------------------|------------|
| Input Rise and Fall Times | 10 ns |
| Input | 1.5V |

MODE SELECTION

| CS | INC | U/D | Mode |
|----|-----|-----|----------------------|
| L | ~ | н | Wiper Up |
| L | ~~ | L | Wiper Down |
| × | н | х | Store Wiper Position |

A.C. CHARACTERISTICS

X9MME T_A = 0°C to +70°C, V_{CC} = +5V ±10%, unless otherwise specified. X9MMEI T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

| Symbol | Parameter | | Unite | | |
|------------------|---|------|---------|------|----|
| Symbol | Faranieter | Min. | Тур.(7) | Max. | |
| t _{CI} | CS to INC Setup | 100 | | | ns |
| t _{ID} | \overline{INC} High to U/ \overline{D} Change | 100 | | | ns |
| t _{DI} | U/\overline{D} to \overline{INC} Setup | 2.9 | | | μs |
| t _{IL} | INC Low Period | 1 | | | μs |
| t _{iH} | INC High Period | 3 | | | μs |
| t _{IC} | INC Inactive to CS Inactive | 1 | | | μs |
| t _{CPH} | CS Deselect Time | 20 | | | ms |
| t _{IW} | INC to V _W Change | | 100 | 500 | μs |

A.C. Timing



Note: (7) Typical values are for $T_A = 25^{\circ}C$ and nominal supply voltage.

PIN DESCRIPTIONS

VH

The high terminal of the X9MME is capable of handling an input voltage from -5V to +5V.

٧L

The low terminal input is limited from -5V to +5V.

٧w

The wiper terminal series resistance is typically less than 40Ω . The value of the wiper is controlled by the use of U/D and INC.

$Up/Down (U/\overline{D})$

The U/ \overline{D} input controls the direction of the wiper movement and the value of the nonvolatile counter.

Increment (INC)

The \overline{INC} input is negative-edge triggered. Toggling \overline{INC} will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/ \overline{D} input.

Chip Select (CS)

The device is selected when the \overline{CS} input is LOW. The current counter value is stored in nonvolatile memory when \overline{CS} is returned HIGH with \overline{INC} HIGH.

DEVICE OPERATION

The \overline{INC} , U/\overline{D} and \overline{CS} inputs control the movement of the wiper along the resistor array. HIGH to LOW transitions on \overline{INC} , with \overline{CS} LOW, increment ($U/\overline{D} = HIGH$) or decrement ($U/\overline{D} = LOW$) an internal counter. The output of the counter is decoded to position the wiper. When \overline{CS} is brought HIGH the counter value is automatically stored in the nonvolatile memory. Upon power-up the nonvolatile memory contents are restored to the counter.

With the wiper at position 99, additional increments $(U/\overline{D} = HIGH)$ will not move the wiper. With the wiper at position 0, additional decrements $(U/\overline{D} = LOW)$ will not move the wiper.

The state of U/\overline{D} may be changed while \overline{CS} remains LOW, allowing a gross then fine adjustment during system calibration.

If V_{CC} is removed while \overline{CS} is LOW the contents of the nonvolatile memory may be lost.

The end to end resistance of the array will fluctuate once V_{CC} is removed.

APPLICATIONS

The combination of a digital interface and nonvolatile memory in a silicon based trimmer pot provides many application opportunities that could not be addressed by either mechanical potentiometers or digital to analog circuits. The X9MME addresses and solves many issues that are of concern to designers of a wide range of equipment.

Consider the possibilities:

Automated assembly line calibration versus mechanical tweaking of potentiometers.

Protection against drift due to vibration or contamination.

Eliminate precise alignment of PWB mounted potentiometers with case access holes.

Eliminate unsightly access holes on otherwise aesthetically pleasing enclosures.

Product enhancements such as keyboard adjustment of volume or brightness control.

Front panel microprocessor controlled calibration of test instruments.

Remote location calibration via radio, modem or LAN link.

Calibration of hard to reach instruments in aircraft or other confined spaces.

APPLICATION CIRCUITS

Application Circuit #1



Application Circuit #2





Figure 1: Typical Frequency Response for X9102

Figure 2: Typical Total Harmonic Distortion for X9102



Figure 3: Typical Linearity for X9102



Figure 4: Typical Frequency Response for X9103





Figure 5: Typical Total Harmonic Distortion for X9103







Figure 7: Typical Frequency Response for X9503

Figure 8: Typical Total Harmonic Distortion for X9503



Figure 9: Typical Linearity for X9503



Figure 10: Typical Frequency Response for X9104





Figure 11: Typical Total Harmonic Distortion for X9104







Standard Parts

| Minimum Resistance | Wiper Increments | Maximum Resistance | Part Number |
|--------------------|------------------|--------------------|-------------|
| 40Ω | 10.1Ω | 1 ΚΩ | X9102 |
| 40Ω | 101Ω | 10 ΚΩ | X9103 |
| 40Ω | 505Ω | 50 ΚΩ | X9503 |
| 40Ω | 1010Ω | 100 ΚΩ | X9104 |

FUNCTIONAL DIAGRAM



ORDERING INFORMATION

E²**POTENTIOMETERs**

| Device Order Besistance | | Package | | | | | | | | | | Temp. Bange | Processing |
|-------------------------------|-------------|---------|---|---|---|----|----|---|---|---|---|----------------|------------|
| Number | Tresistance | S | Ρ | D | С | F1 | F2 | к | J | E | G | nange | Lever |
| X9102S | 1 KΩ | • | | | | | | | | | | † | Standard |
| X9103S | 10 KΩ | • | | | | | | | | | | † | Standard |
| X9503S | 50 KΩ | • | | | | | | | | | | † | Standard |
| X9104S | 100 KΩ | • | | | | | | | | | | † | Standard |
| X9102SI | 1 KΩ | • | | | | | | | | | | I | Standard |
| X9103SI | 10 KΩ | • | | | | | | | | | | 1 | Standard |
| X9503SI | 50 KΩ | • | | | | | | | | | | I | Standard |
| X9104SI | 100 KΩ | • | | | | | | | | | | l | Standard |
| X9102P | 1 KΩ | | • | | I | | | | | | | † | Standard |
| X9103P | 10 KΩ | | • | | | | | | | | | † | Standard |
| X9503P | 50 KΩ | | • | | | | | | | | | † | Standard |
| X9104P | 100 KΩ | | ٠ | | | | | | | | | † | Standard |
| X9102PI | 1 KΩ | | • | | | | | | | | | I | Standard |
| X9103PI | 10 KΩ | | • | | | | | | | | | 1 | Standard |
| X9503PI | 50 KΩ | | • | | | | | | | | | I | Standard |
| X9104PI | 100 KΩ | | • | | | | | | | | | 1 | Standard |

Key:

- † = Blank = Commercial = 0°C to +70°C
- $I = Industrial = -40^{\circ}C \text{ to } +85^{\circ}C$ $M = Military = -55^{\circ}C \text{ to } +125^{\circ}C$
- S = 14-Lead Plastic Small Outline Gull Wing
- P = 8-Lead Plastic DIP
- D = 8-Lead Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64
- F2 = Ceramic Flat Pack for X28C256 and X28C256B
- K = Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

ORDERING INFORMATION

E²POTENTIOMETERs (Continued)

| Device Order Number | Maximum Resistance | Package | | | | | | | | | | Temp. | Processing |
|---------------------------|-----------------------|---------|---|---|---|----|----|---|---|---|---|-------|------------|
| | | S | Р | D | С | F1 | F2 | ĸ | J | Е | G | nange | ECVCI |
| X9102D | 1 ΚΩ | | | • | | | | | | | | † | Standard |
| X9103D | 10 ΚΩ | | | • | | | | | | | | † | Standard |
| X9503D | 50 ΚΩ | | | • | | | | | | | | † | Standard |
| X9104D | 100 ΚΩ | | | • | | | | | | | | † | Standard |
| X9102DI | 1 KΩ | | | ٠ | | | | | | | | I | Standard |
| X9103DI | 10 ΚΩ | | | • | | | | | | | | 1 | Standard |
| X9503DI | 50 KΩ | | | • | | | | | | | | I | Standard |
| X9104DI | 100 KΩ | | | • | | | | | | | | | Standard |

Key:

- † = Blank = Commercial = 0°C to +70°C
- $I = Industrial = -40^{\circ}C to +85^{\circ}C$
- $M = Military = -55^{\circ}C to + 125^{\circ}C$
- S = 14-Lead Plastic Small Outline Gull Wing
- P = 8-Lead Plastic DIP
- D = 8-Lead Cerdip
- C = Side Braze
- F1 = Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64
- F2 = Ceramic Flat Pack for X28C256 and X28C256B
- K = Ceramic Pin Grid Array
- J = J-Hook Plastic Leaded Chip Carrier
- E = Ceramic Leadless Chip Carrier (Solder Seal)
- G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PACKAGING INFORMATION

14-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S



PSE014

PACKAGING INFORMATION



8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P

PACKAGING INFORMATION



8-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D

HDI008

NOTES

Sales Offices

U.S. Sales Offices

Northeast Area

Xicor, Inc. Montvale Executive Park 91 Montvale Avenue Stoneham, Massachusetts 02180 Phone: 617/279-0220 Telex: 230322889 Fax: 617/279-1132

Southeast Area

Xicor, Inc. 201 Park Place Suite 203 Altamonte Springs Florida 32701 Phone: 407/767-8010 TWX: 510-100-7141 Fax: 407/767-8912

Mid-Atlantic Area

Xicor, Inc. 50 North Street Danbury, Connecticut 06810 Phone: 203/743-1701 Telex: 230853137 Fax: 203/794-9501

North Central Area

Xicor, Inc. 953 North Plum Grove Road Suite D Schaumburg, Illinois 60173 Phone: 312/605-1310 TWX: 910-997-3663 Fax: 312/605-1316

South Central Area

Xicor, Inc. 9330 Amberton Parkway Suite 137 Dallas, Texas 75243 Phone: 214/669-2022 Telex: 62027057 Fax: 214/644-5835

Southwest Area

Xicor, Inc. 4141 MacArthur Boulevard Suite 205 Newport Beach, California 92660 Phone: 714/752-8700 TWX: 510-101-0110 Fax: 714/752-8634

Northwest Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 Phone: 408/292-2011 TWX: 910-379-0033 Fax: 408/432-0640

International Sales Offices

Northern Europe Area

Xicor Ltd. Hawkins House 14 Black Bourton Road Carterton Oxford 0X8 3QA United Kingdom Phone: 44.993.844.435 Telex: 851838029 Fax: 44.993.841.029

Southern Europe Area

Xicor GmbH Forsthausstrasse 1 D-8013 Haar bei Muenchen West Germany Phone: (49) 89/463089 Telex: 5213883 Fax: (49) 89/4605472

Japan Area

Xicor Japan K.K. Suzuki Building, 4th Floor 1-6-8 Shinjuku, Shinjuku-ku Tokyo, Japan 160 Phone: (03) 225-2004 Fax: (03) 225-2319

Far East Area

Xicor, Inc. 851 Buckeye Court Milpitas, California 95035 USA Phone: 408/432-8888 TWX: 910-379-0033 Fax: 408/432-0640





POSTAGE WILL BE PAID BY ADDRESSEE



M/S 301 851 BUCKEYE COURT MILPITAS CA 95035-9985



POSTAGE WILL BE PAID BY ADDRESSEE



M/S 301 851 BUCKEYE COURT MILPITAS CA 95035-9985 NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES



Ավուլիվելուսվերիվոլիվուլիվուիսիներով



1990 Data Book Reservation Form

| Is the information you received adequate? Yes No | Please select the description be interest and circle one number | elow that best matches your under each category. |
|---|--|--|
| 2. What additional information do you need? 3. Have you been contacted by a Xicor sales represent- ative? Yes No A. If not, would you like a Xicor sales representative to call you? Yes No Phone No: Ext. Ext. 5. What distributor do you buy from? B. What is your time requirement? Immediate 3-6 months 1-3 months 612 months | A. My Job Function is: Corporate Management Operations Management Engineering Management Components Engineer Design Engineer Purchasing Marketing Consultant Library Other | B. My Product Application is: 1. Industrial Control 2. Commercial 3. Military 4. Computer 5. Instrumentation 6. Telecommunications 7. Consumer 8. Automotive 9. Medical 10. Other |
| Name | Title | |
| Company | | |
| Address | Mail Sto | p |
| City | State Zip | · |
| Country | Country Code | |



| 1990 Data Boo | ok Reservation Form | | | | | |
|--|---|---|--|--|--|--|
| 1. Is the information you received adequate? ☐ Yes ☐ No | Please select the description be interest and circle one number u | elow that best matches your inder each category. | | | | |
| 2. What additional information do you need? | A. My Job Function is: 1. Corporate Management 2. Operations Management 3. Engineering Management 4. Components Engineer 5. Design Engineer 6. Purchasing 7. Marketing 8. Consultant 9. Library 10. Other C. My Primary Product Interest is: 1. Byte-Wide NOVRAMS 2. Nibble-Wide NOVRAMS 3. Serial NOVRAMS 4. 4K, 16K, 64K E ² PROMS 5. 256K E ² PROMS 6. 1M E ² PROMS 7. Serial E ² PROMS | B. My Product Application is: 1. Industrial Control 2. Commercial 3. Military 4. Computer 5. Instrumentation 6. Telecommunications 7. Consumer 8. Automotive 9. Medical 10. Other 8. E ² Potentiometers D. My Primary Technology Interest is: 1. NMOS 2. CMOS Thank You | | | | |
| Name | Title | | | | | |
| Company | | · · · · · · · · · · · · · · · · · · · | | | | |
| Address | Mail Stop |) | | | | |
| City | State Zip | | | | | |

Country ____

___ Country Code _



XICOR, Inc. 851 Buckeye Court, Milpitas, California 95035 (408) 432-8888 TWX 910-379-0033 FAX (408) 432-0640

Stock No. 100-097 20K SA