## High Performance CMOS Memory and Programmable VLSI

1990 Data Book

PROMs/RPROMs EPROMs Programmable System™ Devices



WAFERSCALE INTEGRATION, INC.



3350 Scott Blvd. Bldg. #44 • Santa Clara, CA 95054-3120



## HIGH PERFORMANCE CMOS MEMORY AND PROGRAMMABLE VLSI DATABOOK

1990

Copyright © 1990 WaferScale Integration, Inc. (All rights reserved.)

47280 Kato Road, Fremont, California 94538 415-656-5400 Facsimile: 415-657-5916 Telex: 289255

Printed in U.S.A.

-W5;----



WAFERSCALE INTEGRATION, INC.



## **SECTION INDEX**

#### **GENERAL INFORMATION**

| Table of Contents                                  |
|--|
| Company Profile                                    |
| WSI CMOS Technology and Patents                    |
| Technical Brief 001                                |
| Article Reprints                                   |
| Product Summary                                    |
| Numerical Product Listing                          |
| Ordering Information                               |
| Cross Reference                                    |
| Advance Information/Preliminary/Final Defined 1-37 |

For additional information, call 800-TEAM-WSI (800-832-6974). In California, call 800-562-6363.

·**W**///



## TABLE OF CONTENTS

#### **GENERAL INFORMATION**

| Table of Contents                             |
|---|
| Company Profile                               |
| WSI CMOS Technology and Patents               |
| Technical Brief 001                           |
| Article Reprints                              |
| Product Summary                               |
| Numerical Product Listing                     |
| Ordering Information                          |
| Cross Reference                               |
| Advance Information/Preliminary/Final Defined |

#### **PROM/RPROM MEMORY PRODUCTS**

| PROM/RPROM Se  | lection Guide                                | 2-1    |
|----------------|--|--------|
| WS57C191B/291B | High Speed 2K × 8 CMOS PROM/RPROM            | . 2-3  |
| WS57C43B       | High Speed 4K × 8 CMOS PROM/RPROM            | . 2-9  |
| WS57C43C       | High Speed 4K × 8 CMOS PROM/RPROM            | . 2-15 |
| WS57C45        | High Speed 2K × 8 Registered CMOS PROM/RPROM | . 2-19 |
| WS57C49B       | High Speed 8K × 8 CMOS PROM/RPROM            | . 2-27 |
| WS57C49C       | High Speed 8K × 8 CMOS PROM/RPROM            | 2-33   |
| WS57C51B       | High Speed 16K × 8 CMOS PROM/RPROM           | . 2-37 |
| WS57C71C       | High Speed 32K × 8 CMOS RPROM                | 2-43   |

#### **EPROM MEMORY PRODUCTS**

| 64K EPROM Selec            | ction Guide                   |  |
|----------------------------|-------------------------------|--|
| WS27C64F                   | Military 8K × 8 CMOS EPROM3-3 |  |
| WS27C64L                   | 8K × 8 CMOS EPROM             |  |
| WS57C64F                   | High Speed 8K × 8 CMOS EPROM  |  |
| WS57C65                    | High Speed 4K × 16 CMOS EPROM |  |
| 128K EPROM Selection Guide |                               |  |
| WS27C128F                  | Military 16K × 8 CMOS EPROM   |  |
| WS27C128L                  | 16K × 8 CMOS EPROM3-35        |  |
| WS57C128F                  | High Speed 16K × 8 CMOS EPROM |  |

## EPROM MEMORY PRODUCTS (Cont.)

| 256K EPROM Sele | ction Guide                        |
|-----------------|------------------------------------|
| WS27C256F       | High Speed 32K × 8 CMOS EPROM      |
| WS27C256L       | 32K × 8 CMOS EPROM                 |
| WS57C256F       | High Speed 32K × 8 CMOS EPROM      |
| WS57C257        | High Speed 16K × 16 CMOS EPROM     |
| 512K EPROM Sele | ction Guide                        |
| WS27C512F       | High Speed 64K × 8 CMOS EPROM      |
| WS57C512F       | High Speed 64K × 8 CMOS EPROM      |
| WS27C512L       | 64K × 8 CMOS EPROM                 |
| 1 Meg EPROM Sel | ection Guide                       |
| WS27C010L       | 128K × 8 CMOS EPROM                |
| WS57C010M       | 1 Meg (128K × 8) CMOS EPROM Module |
| WS27C010F       | 1 Meg (128K × 8) CMOS EPROM        |
| WS27C210L       | 1 Meg (64K × 16) CMOS EPROM        |
| WS57C210M       | 1 Meg (64K × 16) CMOS EPROM Module |
| WS27C210F       | 1 Meg (64K × 16) CMOS EPROM        |
| 2 Meg EPROM Sel | ection Guide                       |
| WS27C020L       | 2 Meg (256K × 8) CMOS EPROM        |
| WS27C220L       | 2 Meg (128K × 16) CMOS EPROM       |
| 4 Meg EPROM Sel | ection Guide                       |
| WS27C040L       | 4 Meg (512K × 8) CMOS EPROM        |
| WS27C240L       | 4 Meg (256K × 16) CMOS EPROM       |

## PROGRAMMABLE SYSTEM<sup>™</sup> DEVICES (PSD)

| Introduction to Pro           | ogrammable System Devices4-1                |
|-------------------------------|---|
| MAP168/PSD301<br>Introduction | User-Configurable Peripheral with Memory4-3 |
| MAP168                        | User-Configurable Peripheral with Memory4-7 |
| PSD301                        | User-Configurable Peripheral with Memory    |
| PAC1000 Introduction          | User-Configurable Microcontroller           |
| PAC1000                       | User-Configurable Microcontroller           |
| SAM448 Introduction           | User-Configurable Microsequencer            |
| SAM448                        | User-Configurable Microsequencer            |
| Electronic Bulletin Boar      | rd  |

#### MEMORY PROGRAMMING AND PSD DEVELOPMENT SYSTEMS

| Introduction   | 5-1 |
|--|-----|
| Data I/O Programming Support                                 | 5-3 |
| Memory Programming System                                    | 5-5 |
| PAC1000 — PSD Development Systems                            | 5-9 |
| MAP168 — PSD Development Systems                             | -13 |
| SAM448 — PSD Development Systems                             | ·17 |
| WS6000 MagicPro <sup>™</sup> Programmer and Package Adaptors | 21  |

#### **CMOS LOGIC PRODUCTS**

| WS5901                                  | CMOS 4-Bit High-Speed Microprocessor Slice  |
|---|---|
| WS59016                                 | CMOS 16-Bit High-Speed Microprocessor Slice |
| WS59032                                 | CMOS 32-Bit High-Speed Microprocessor Slice |
| WS5910A/B                               | CMOS Microprogram Controller                |
| WS59510                                 | Multilevel Pipeline Register                |
| WS59520/521                             | Multilevel Pipeline Register                |
| WS59820/820B                            | Bi-Directional Bus Interface Registers      |
| MILITARY PRODUCTS<br>QUALITY AND RELIAB |   |
| PACKAGE INTRODUCT                       | <b>TON</b>                                  |
| Package Information (B                  | y Drawing Number)                           |
| Package Information (B                  | y Pin Count)                                |
| Package Drawings                        |   |
| SALES REPRESENTATI                      | VES AND DISTRIBUTORS                        |

·**W**5:-



WAFERSCALE INTEGRATION, INC.

#### INTRODUCTION

WaferScale Integration, Inc. (WSI) designs and produces the world's broadest and fastest families of CMOS PROMs, RPROMs, EPROMs, and Programmable System<sup>™</sup> Devices (PSD). These product families target the needs of system designers who must reduce system development time and deliver market competitive products in continuously shorter periods of time. WSI's programmable VLSI products additionally enable higher system performance from smaller, more compact end products due to higher levels of system integration at the chip level.

WSI's mission is clear — to build a great company by serving its customers with a portfolio of high-performance programmable VLSI products that enable designers to achieve faster time to market with new, advanced electronic systems.

The company's patented self-aligned, split-gate EPROM technology forms the core of WSI's programmable products and delivers higher performance and greater density than competing "stacked gate" EPROM technologies. This core technology has enabled WSI to be first in the industry with numerous breakthroughs in speed, density, process and packaging. WSI has leveraged this technology into the broadest family of CMOS PROMs, RPROMs, and EPROMs available.

WSI's new "off the shelf" user-configurable PSDs provide system level building blocks on a single chip that enable quick implementation of application specific controllers and peripherals. They are the first to integrate high-performance EPROM, SRAM and logic and deliver a performance and integration breakthrough to the programmable products market. PSDs are user-configurable on a PC or compatible and can be tailored for use in a variety of system applications. As a result, WSI has established itself as a leading supplier of high-performance programmable VLSI solutions to a broad customer base that includes some of the world's largest and most technologically advanced electronics companies.

Founded in 1983, WSI is headquartered in a 66,000 square foot facility in Fremont, California and has more than 125 employees. Through a long-term equity, manufacturing and technology license agreement with Sharp Corporation of Japan, WSI produces its products in a world-class production facility that guarantees the highest quality at competitive costs.

#### MARKETS AND APPLICATIONS\_

WSI's high-performance non-volatile memory and PSD products are used by the world's leading suppliers of highperformance electronic systems in communications, data processing, military and industrial markets. Customer end products cover a broad spectrum and typically include cellular telephones, workstations, DSP computers, navigation controllers, T1 multiplexers, modems, image processors, missiles, LAN controllers, high density disk drives and the like. Customer applications include image processing, digital signal processing, bus control, LAN data and file control, real time process control, graphics processing, hard disk control, flight simulators, DMA control, and others. WSI products are ideally suited for these applications where designers are faced with increasingly shorter product life cycles and must develop new, competitive high-performance products in short periods of time.

#### PRODUCTS\_

#### Memory Products

#### **EPROM**s

WSI offers the broadest line of CMOS EPROM products available featuring architectures ranging from  $8K \times 8$  to  $128K \times 8$ , plus several  $\times 16$  products, with speeds ranging from 40 to 200 ns. Commercial, industrial and MIL-STD-883C/SMD products are available. A wide variety of package selections are available including plastic and hermetic, through-hole and surface mount types.

#### ''L'' Family

WSI's "L" family memory products are the industry's fastest, low power JEDEC pinout EPROMs and meet the requirements of many mainstream system applications. With speeds ranging from 90 to 200 ns and architectures from  $8K \times 8$  to  $128K \times 8$  including several  $\times 16$  products, "L" family EPROMs are ideal for high-performance personal computers and workstations. Taking advantage of its split-gate EPROM technology, WSI uses a conservative 1.2 micron lithography to achieve world-class memory densities that traditionally require lower yielding sub-micron technologies.

#### "F" Family

The "F" family is WSI's fastest line of EPROMs, featuring speeds ranging from 40 to 110 ns and architectures from  $8K \times 8$  to  $32K \times 8$ , plus several  $\times 16$  products. The high speed and word width options of the "F" family EPROMs make them attractive for use in high-end engineering and scientific workstations, data communications and other high-performance applications.

#### **RPROMs**

RPROMs provide bipolar PROM pin-out with matching speed and CMOS low power operation. The RPROM (Re-Programmable Read Only Memory) product series includes architectures ranging from 2K × 8 to 32K × 8 with speeds ranging from 25 to 70 ns.

Commercial, industrial and MIL-STD-883C/SMD configurations are available in a variety of hermetic and plastic package styles.

#### Programmable System<sup>™</sup> Devices (PSDs)

WSI's family of Programmable System Devices (PSDs) represent a new class of programmable VLSI products, achieving unparalleled levels of performance, configurability and integration. Offering a significantly higher level of integration over programmable logic, PSDs are the first programmable VLSI products to integrate high-speed EPROM, SRAM and logic on a single chip thereby providing complete system solutions to the design engineer. PSDs are off-the-shelf system building elements that can be quickly configured and programmed for a variety of system applications thus enabling system designers to shorten system development time.

The PSD is a new solution for system designers who build high-end systems around embedded controllers and advanced microprocessors. These new systems require faster, more highly integrated and lower cost VLSI solutions as well as rapid design cycles. WSI's new PSD family meets this demanding set of needs.

The initial members of WSI's PSD family includes:

- The PAC1000 User-Configurable Microcontroller
- The MAP168 User-Configurable Peripheral with Memory
- The PSD301 User-Configurable Peripheral with Memory
- The SAM448 User-Configurable Microsequencer

#### **Design Tools and Support**

WSI's development tools minimize the time required for designers to program PSDs for use in a variety of system applications. PSDs are supported with complete easy-to-use program development, simulation and programming software, the PC hosted MagicPro<sup>™</sup> Memory and PSD Programmer, a dial-in applications bulletin board and WSI's team of factory and field applications engineers. As a result, WSI customers achieve their goal of shorter system development time and reach new markets sooner.

us:

1-6

#### PRODUCTS (Cont.)\_

#### **Custom Circuits**

To serve the needs of its customers with unique requirements, WSI offers its custom circuit capability using its cell based library of EPROM, static RAM and logic functions. Standard products described in this catalog can usually be modified on a custom basis to serve particular requirements. New customer defined custom products that incorporate high-performance non-volatile memory, SRAM and logic can be produced that deliver significant speed or system integration advantages. Contact your local WSI sales office for additional information.

#### MANUFACTURING \_\_

A key ingredient for success in leading-edge semiconductors is a world-class fabrication facility that ensures high volume capacity and prompt delivery of highly reliable and high yielding VLSI circuits. To this end, WSI has licensed its proprietary CMOS EPROM and logic process technology to Sharp Corporation of Osaka, Japan. This long term alliance ensures high quality, high-volume production, competitive costs and fast delivery. The Sharp facility in Fukuyama, Japan employs the most advanced sub-micron VLSI integrated circuit manufacturing equipment available including ion implantation, reactive ion etch, and wafer stepper lithographic systems.

#### QUALITY AND RELIABILITY\_

WSI is deeply committed to product excellence. This begins with proper management attitude and direction and with this focus, the Quality and Reliability Program is able to operate efficiently. As a result, product quality becomes part of each employee's responsibility.

Quality and Reliability begin with the proper product and process designs and is supported by material and process controls. Examples are products manufactured on an epitaxial silicon layer to reduce latch-up sensitivity, all pins are designed to withstand >2,000 volts ESDS, numerous ground taps are used which increases product noise immunity, metal traces are designed to carry a current density of  $>2.0 \times 10^5$  amps/cm<sup>2</sup>, top passivation extends over into the scribe lane to seal the die edges, data retention is performed 100% on re-programmable products (T<sub>A</sub> = +225°C, T = 72 hours), automated die attach and bonding is used extensively, wafers are fabricated in a Class 10 clean room, raw materials, chemicals and gases are inspected before use, and statistical controls are used to keep the process on course.

Product and process introductions or changes are routinely evaluated for worthiness. Life tests are conducted at higher than typical stress levels ( $T_A = +150^{\circ}$ C,  $V_{CC} = +6.5$ V) and even at these stress levels, WSI products have demonstrated low failure rates (see the Quality and Reliability section in this databook).

WSI is active in Military programs and its Quality and Reliability System supports Compliant Non-Jan products. WSI also supports DESC's (Defense Electronics Supply Center) Standardized Military Drawings (SMD) program. As of October, 1989, WSI has eighteen products on SMDs with additional products pending. Several additional products not on SMDs are available per MIL-STD-883C. See Section 7 (Military Products) in this databook.

#### SALES NETWORK .

WSI's international sales network includes regional sales managers, field applications engineers, manufacturers representatives and many of the leading component distributors in the United States, Europe and Asia. See Section 10 in this catalog.

#### **United States**

Direct sales and field applications engineering offices in Boston, Chicago, Huntsville, Philadelphia, Los Angeles areas and Fremont, CA; more than 25 manufacturers' representatives for major national accounts; national distributors including Schweber Electronics, Time Electronics and Wyle Laboratories; and regional distributors.

#### International

Distributors in West Germany, England, France, Italy, Sweden, Finland, Denmark, Norway, Spain, Belgium, Luxembourg, the Netherlands, and Israel. Distributors for the Asia/Pacific Rim region in Japan, Korea, Taiwan, Hong Kong and Australia.





## WSI CMOS TECHNOLOGY AND PATENTS

WAFERSCALE INTEGRATION, INC.

Each generation of systems involved with data processing, communications, military and industrial control historically requires faster and more efficient system functions to accomplish greater productivity. Issues of performance, reliability, design time, system integration, power, and cost must be successfully treated to insure the market success of competitive end products. WSI's CMOS technology forms the foundation of a portfolio of programmable VLSI integrated circuits that are used by leading systems manufacturers worldwide to address the above issues and retain their competitive edge.

WSI's core technology begins with its patented self-aligned, split-gate single transistor EPROM cell (U.S. patents #4,639,893 and 4,795,719). The self-aligned, split-gate EPROM cell pioneered by WSI is the only major EPROM technology/architecture innovation since 1972. This advancement beyond the traditional "stacked gate" EPROM cell, when coupled with several memory array design enhancements, provides WSI with a broad product line of high-performance PROMs, RPROMs, EPROMs and Programmable System<sup>™</sup> Devices.

The WSI self-aligned, split-gate EPROM cell will not program in the reverse direction. This feature has enabled the development of a high density virtual ground array EPROM architecture that has resulted in smaller EPROM die sizes than competitive products even when fabricated with less aggressive photolithography.

WSI's 1.2 micron double metal/double poly N-well CMOS process enables the combining of high-performance EPROM memory, static random access memory and logic all on the same low power circuit. This capability has enabled the development of the Programmable System Devices product family. These standard product integrated circuits shorten system development time by enabling the design engineer to quickly configure and program them for use in various portions of the system. Their high level of integration and versatility enable designers to develop end products faster and reach markets ahead of their competition.

WSI's use of epi wafers and design innovations result in products that exhibit immunity to latch-up and provide ESD protection far in excess of that specified by MIL-STD-883C.

Technology and design patents held by WSI are listed below. Several additional patents are pending.

- #4,328,656 Non-Volatile EPROM with Increased Efficiency
- #4,361,847 Non-Volatile EPROM and EEPROM with Increased Efficiency
- #4,409,723 Non-Volatile EPROM and EEPROM with Increased Efficiency
- #4,639,893 A Self-Aligned, Split-Gate EPROM
- #4,649,520 A Single Layer Polycrystalline Floating Gate
- #4,758,869 Non-Volatile Floating Gate Transistor Structure
- #4,763,184 Input Circuit for Protecting Against Damage Caused by Electrostatic Discharge
- #4,795,719 A Self-Aligned, Split-Gate EPROM

·**W**// -



## **EPROMs FOR MODERN TIMES**

#### HIGH SPEED EPROMs:

Early generations of microprocessors (e.g., 6809, 8085, 8086, etc.) and microcontrollers (8048, 8051, 6805, etc.) operated at frequencies in the 1-5 MHz range. At these operating frequencies, memory access time requirements varied from 200-500 ns. The EPROM technology available at the time was well suited for such applications. This technology, based upon a single transistor "stacked gate" EPROM cell (see Figure 1), was optimized for programmability and density, not speed. Many manufacturers were quite successful with this technology and manufactured EPROMs from 16K bits up to 1 Mbit.

However, today's generation of high performance microprocessors (80286, 80386, 68000, 68020, etc.), microcontrollers (8096, etc.) and dedicated DSP processors (TMS320xx, MC56000, etc.) operate in the 12-40 MHz range and require memories with access times well below 100 ns (see Table 1).

| PART # | FREQUENCY | MEMORY ACCESS |
|--------|-----------|---------------|
| 80386  | 16 MHz    | 70 ns         |
| 68020  | 20 MHz    | 70 ns         |
| 32020  | 20 MHz    | 75 ns         |
| 56000  | 20 MHz    | 55 ns         |
| 320C25 | 40 MHz    | 40 ns         |

Table 1 MEMORY ACCESS TIME REQUIREMENTS

As will be shown, the traditional single transistor "stacked gate" approach is not able to provide such high speeds. As a result, system designers are forced into alternatives such as down loading from slow EPROM into fast SRAM, which provides non-volatility and high speed. Unfortunately, these techniques result in higher system costs (board space, components, power, etc.).

Semiconductor manufacturers are attempting to solve this problem at the I.C. level with various approaches. This article explains the various techniques for achieving high speed EPROMs and allows the reader to determine which technique is best suited for their application and which technique provides the best path for the future.

#### HIGH SPEED NVM: A GENERAL DISCUSSION

Memory arrays are laid out in two-dimensional row and column formats. These are referred to as word lines and bit lines, respectively. Selecting a word line determines which row of cells in the array has been chosen to provide the programmed output. The bit line, or column, is used to determine which of the selected cells in the row is to be read from an output. Although this technique singles out a particular EPROM cell for reading, the output of the selected EPROM is still connected to the outputs of several non-selected EPROM cells which share the same column, or bit line. Each of these non-selected cells adds some capacitance to the bit line. This capacitance must be overcome by the selected cell before the proper state ("1" or "0") can be sent to the output. The selected cell must have enough drive to be able to discharge the combined bit line capacitance. Higher drive, or read current, results in a faster capacitive discharge and, therefore, faster reading. Lower bit line capacitance and/or increasing read current are the fundamental goals associated with developing high speed, dense EPROMs. Lowering bit line capacitance is easily achieved by reducing the number of memory cells. Although this results in a speed improvement, it severely limits density.

The main problem to solve, therefore, is how to manufacture an EPROM cell which can provide high read current (for speed), high density (for small size), high reliability and ease of programming.

The following paragraphs discuss four approaches for developing a fast, dense, reliable and programmable EPROM memory.

#### SINGLE TRANSISTOR ("STACKED GATE")

The industry standard single transistor stacked gate EPROM cell (Figure 1) is optimized for efficient programming and high density. It is not well suited for high speed because of its low read current. The typical read current for a single unprogrammed stacked gate EPROM cell is between 20-50 microamps and the total bit line capacitance for a typical EPROM can be as high as 3-5 pF. Consequently, at 40 microamps of worst-case read current, it would take a "stacked gate" EPROM cell 70 ns to discharge the bit line by enough voltage to detect an unprogrammed condition. Address decoding and output buffers add another 25-50 ns (depending upon technology). Clearly, this makes it very difficult to achieve a worst-case total access time which will allow an EPROM to run with today's generation of processors (see Table 1). Several semiconductor manufacturers are looking for alternatives to surmount the inherent limitations of the older single transistor "stacked gate" EPROM.





#### TWO TRANSISTOR FAST CELL ("STACKED GATE" EPROM)

In this approach each bit consists of *two stacked gate EPROM cells* in a differential pair. With this architecture, it is possible to employ a differential sensing technique which allows a programmed or unprogrammed state ("0" or "1") to be detected with a very small voltage swing. As a result, a memory cell can be read much faster than with a standard sensing technique. However, this incurs the penalty of twice the area of the single cell memory array as well as implications of lower yields, higher costs and lower reliability than a single cell approach.

#### FOUR TRANSISTOR FAST CELL ("STACKED GATE" EPROM)

In this approach, the differential sensing technique is also used. However, each half bit is constructed with two transistors, one of which is optimized for programming efficiency while the second transistor is optimized to give high read current (typically 150 microamps). This makes it possible to achieve very high speeds. However, a four transistor cell results in a very large memory array resulting in problems more severe than those of the two transistor approach (again, low yields, high costs and low reliability). Consequently, this technique is limited to low density devices.

| MEMORY TYPE       | RELATIVE SPEED | RELATIVE DIE SIZE |
|-------------------|----------------|-------------------|
| Single Transistor | Slow           | Small             |
| Two Transistor    | Fast           | Large             |
| Four Transistor   | Fastest        | Larger            |

#### STACKED GATE SUMMARY

#### SINGLE TRANSISTOR FAST CELL ("SPLIT GATE" EPROM)

WaferScale Integration Inc. (WSI) has developed a proprietary technology which embodies all of the benefits of the single transistor "stacked gate" (ease of programming, reliability, and density) and conquers the fundamental problem of low read current. This patented technology is known as the "split gate" EPROM (see Figure 2).



Figure 2

The "split gate" cell uses a single transistor per bit and, although it is nearly the same size as the "stacked gate," each cell provides a read current of at least 160 microamps under worst-case voltage and temperature conditions. This allows the design of very high density and *very fast* memory products. As an example of the capabilities of the "split gate," WaferScale has introduced families of EPROM products varying in density from 16K to 1 Mbits and in speed ranging from 25-200 ns, all manufactured with the same EPROM technology.

#### SPLIT GATE SUMMARY

| MEMORY TYPE       | RELATIVE SPEED | RELATIVE DIE SIZE |
|-------------------|----------------|-------------------|
| Single Transistor | Fastest        | Small             |

As is seen from the table above, the WSI split gate EPROM technology provides the high density capability of the single transistor "stacked gate" and the fast speed of the four transistor solution.

#### **REQUIRED FEATURES**

Although speed and density are necessary EPROM attributes, they alone are not sufficient for today's memory requirements. Reliability and ease of programming play an equally important role in determining the usefulness of a memory product.

#### SUMMARY

Although the single transistor "stacked gate" EPROM technology is very well suited for its intended use (slow, dense NVM), it is not well suited for today's high performance memory requirements. Brute force techniques, such as using multiple transistor memory cells, can provide high performance; however, the penalty paid in die size and resultant higher costs limits these techniques to relatively low densities.

WaferScale's patented "split gate" technology combines all of the attributes of the single transistor "stacked gate" (reliability, ease of programming and density) with the speed of the multi-transistor memory cell. The result is a family of dense, high speed EPROM based products. Also, since WaferScale's technology is well suited for device scaling, the technology path for future products is already in place. This will result in products with higher density that utilize both standard and application specific architectures.



-451 -



## **COVER FEATURE**

## PACKING ALL THE MAJOR BLOCKS OF A MICROPROGRAMMABLE SYSTEM, A CMOS IC EASES EMBEDDED CONTROLLER DESIGNS

# CONFIGURABLE CHIP EASES CONTROL-SYSTEM DESIGN

**DAVE BURSKY** 

nyone who has ever designed a high-performance controller subsyst m using highspeed microprogrammed building blocks, programmable logic devices, gate arrays, or discrete logic

realizes the difficulties in integrating the complete solution. In such a system, the chip count escalates, the operating power rises, and the development schedule lengthens.

By integrating all these functions and resources onto one high-speed CMOS chip—the PAC1000 microcontroller—WaferScale Integration Inc. has drastically reduced the chip count from the typically required 50 or so ICs to just one. At the same time, the PAC1000 slashes the power consumption from tens of watts to less than 1.5 W and cuts development time.

The PAC1000 can solve many highend embedded control applications and is the only available circuit that can tackle system, data, and event control tasks. A C-like language and PC-hosted system-development tools simplify the creation of the control software. Users can configure the circuit as a microprocessor peripheral or as a standalone controller to meet the unique requirements of high-performance system. data, or event controllers. Each of the chip's two bidirectional 16-bit buses, its individual I/O lines, and interrupt inputs can, if necessary, be redefined during each 50-ns instruction cycle.



At the heart of the PAC1000's flexibility lies an internal microprogrammable architecture, including a 16-bit CPU, a fast 10-bit microsequencer, a 32-wordby-16-bit register file, and a 1kword-by-64-bit high-speed EPROM. As product planning manager Yoram Cedar explains, since the circuit executes any of its instructions in one clock cycle, the controller delivers a raw throughput of

Copyright 1988 VNU Business Publications, Inc

Reprinted with permission from ELECTRONIC DESIGN - October 27, 1988

## COVER: USER-CONFIGURABLE CONTROLLER

#### 20 MIPS.

Every instruction of the PAC1000 can perform as many as three simultaneous operations: program control, CPU functions, and output control, with all possible combinations allowed. Cedar claims the more powerful instruction format, combined with the higher clock speed, yields a five- to tenfold performance improvement, compared with other one-chip microcontrollers. The high throughput suits many tasks well. It has already found homes in radar, communications, video-graphics, I/O subsystems, bus and DMA controllers, and disk-drive-controllers.

Besides the CPU, register file, and sequencer, the chip includes an auxiliary Q-register for double-word operations, an 8-input interrupt controller, 16 output control lines, 8 bi-





1. PACKING A 16-bit microprogrammable central processor with a 32word register file, a 1-kword-by-64-bit microcode UV EPROM, sequencer, and other configurable resources, the PAC1000 user-configurable microcontroller from WaferScale Integration delivers a raw instruction throughput of 20 MIPS at 20 MHz (top). Designers can add or alter various blocks to customize versions for high-volume users (left).

us:

directional I/O lines, scan-test and CASE program test logic, and a 22bit external address bus (Fig. 1, top).

Also, Cedar emphasizes, the circuit deals much more rapidly with interrupts than most controllers do. and that serves embedded control applications well. The chip changes program flow in either of two ways. First, it has four user-definable interrupt input lines plus four dedicated internal interrupts that require just 100 ns, at most, to alter the program flow. Second, another set of input lines-22 condition-code inputs (8 external and 14 internal)-let the processor alter the program flow with condition calls and program jumps in just one 50-ns instruction cycle.

And if on-chip resources don't quite match an application's requirements, chip modifications can be done for large-volume users. The circuit was designed with the company's standard-cell library, and many of the chip's sections are actually cells in WaferScale's library (Fig. 1. left). Noticeable on the chip's left side are the large cells that include the 64-kbit EPROM block on the bottom and the 16-bit CPU on the upper left. On the chip's right side, random logic performs the control and interface functions; small standard cells are used to create those circuits.

For every instruction, a dedicated field specifies the bit pattern on the output lines. Also, designers can individually program eight I/O lines as inputs or outputs or to perform special functions under the control of the chip's mode and I/O registers. The special functions turn the I/O lines into control signals that allow various features and flags to indicate several status conditions. In addition to the eight I/O lines, the circuit has two 16-bit bidirectional buses that go on and off the chip: One links with the host; the other is the upper 16 bits of the address/data bus. Another 16 lines are dedicated, user-programmable latched output lines. These can be changed on a cycle-by-cycle basis.

Thanks to all its buses and control signals, the PAC1000 microcontroller operates as either a memory-

## COVER: USER-CONFIGURABLE CONTROLLER

mapped peripheral to a microprocessor to offload the CPU (Fig. 2a) or as a standalone controller running from its own internally or externally stored program (Fig. 2b). As a peripheral, the chip ties into the host with a straightforward bus interface-a 16-bit data bus and a 6-bit address bus to access the internal resources of the PAC1000-and the standard Chip Select, Read, and Write control lines. In the standalone mode, the chip typically runs the application program from its internal memory and uses its 16-bit output bus and 8-bit I/O port to control the application and communicate to a host system.

To handle multiple operations in parallel, the chip internally takes advantage of a long-64-bit-microcode word so that each word can control multiple sections of the circuitry. The on-chip microcode storage area consists of a fast, reprogrammable UV EPROM, organized as 1 kword by 64 bits. Since the EPROM is read only by the on-chip logic. it doesn't need high-current output buffers, which slow down the memory access. Thus, the EPROM contents can be read very quickly-the chip's 20-MHz version accesses memory in just 30 ns, well within the CPU's 50-ns instruction cycle time. The memory is also secure. Users can program a security bit to prevent an external system from extracting the code from the memory array.

Besides its own program memory, the chip also has a separate address/ data bus that can be programmed for either 16 or 22 address lines (with 64kword or 4-Mword off-chip addressing ranges, respectively). The addresses generator for the bus is separate from the sequencer that addresses the program memory. The PAC1000 can therefore execute a program while it's using the address bus to move data from memory into the on-chip register file or to an externally controlled device.

The address bus, in fact, can serve as a simple direct-memory-access controller when used with the onchip 22-bit address counter and 16-bit block counter. This DMA controller can transfer data from external memory to the on-chip register file or to an external device.

An eight-word FIFO register lets a host microprocessor asynchronously load commands or data into the controller. The 22-bit word length in the FIFO register is employed, so that if data values are to be loaded into the register file, the lower 16 bits of the 22-bit word sent over the host data bus represent the data, and the next five bits-the lower five bits of the host-interface address bus-represent the register location into which the data will be loaded (R0 to R31). The sixth bit of the host-interface address bus signifies whether the word loaded into the FIFO register is a command or data word. If it's a command, the lower 10 bits of the host-data bus are used as a branch address to one of the 1024 memory locations in the EPROM.

The 10-bit sequencer addresses the 1,024 words of program memory and has a 15-level stack that permits multiple subroutine calls to occur without forcing the program to go back to a higher level before calling the next subroutine. Besides having more levels in the stack than WaferScale's 5910 microsequencer, the enhanced sequencer block has a 10bit loop counter that cuts overhead in programs for loops and nested loops. The application program can load the counter with a constant or a value calculated in the CPU.

Because programming fast, embedded controllers can get complicated, the company includes on-chip programming and test features to ease system development. For starters, a 10-bit breakpoint register simplifies real-time debugging. It can be loaded from either of two sources—a value stored in a CPU register or a constant value specified in the program memory. When the program memory address matches the register contents, the register issues an interrupt, which a service routine in memory could then react to.

Test and CASE logic on the chip also aids program and hardware testing. The condition-code logic responds to 22 different program test conditions that can be tested for true



a memory-mapped peripheral to offload the host microprocessor (a). Or it can be operated as a standalone controller (b).

us:

## COVER: USER-CONFIGURABLE CONTROLLER

#### SAMPLE PROGRAM FOR PAC1000 MICROCONTROLLER

| /* control memory read/write based on CC0 */<br>segment memcon. |                                     |    |
|---|-------------------------------------|----|
| enmem equ h'0002',  | /* output control constants         | */ |
| wr equ h'0000';   |                                     |    |
| rd equ h'1000',   |                                     |    |
| start   |                                     |    |
| IF CC0, OUT enmem;  | /* enable memory                    | */ |
| FOR 6, AOR = $R0 + R1$ , OUT wr,                                | /* store begin addr in AOR and loop | •/ |
| AOR = AOR + 4, OUT rd   | /* inc addr by 4 and do rd/wr       | •/ |
| ENDFOR, OUT wr,   | /* end loop body                    | */ |
| ELSE, OUT dismem,   | /* disable mem if CC0 is not true   | •/ |
| ENDIF,  |                                     |    |
| end ,   |                                     |    |



or not-true results. Up to four conditions can be tested simultaneously. Tests can check for the state of various flags or register contents.

The processor handles two types of CASE operations: standard and priority. A CASE group consists of a combination of four test conditions that can be tested in a single cycle. In that same cycle, the PAC1000 branches to any one of 16 locations, depending on the status of the four inputs to the CASE group being tested. The priority CASE instruction operates on internal and external interrupt conditions and treats interrupts as prioritized test conditions. The priority encoder generates a branch to the highest-priority condition.

Thanks to all its on-chip resources, the PAC1000 is a powerful one-chip controller, housed in a windowed, 88lead pin-grid-array package or an 84lead ceramic leaded chip carrier. An 84-lead plastic leaded chip carrier package (the one-time-programmable version) is also available. Because the chip employs an EPROM to hold the program, revisions to the code are no more difficult than reprogramming a standard EPROM. Prototype systems and production products can benefit from the ability to revise the code at the last minute.

To alleviate the complexity of microcode program development, WaferScale has assembled a series of PC-hosted system-development tools (PAC-SDT). These make the PAC1000 as easy to program as any one-chip microcontroller. A simple example of a multiple-command expression in the C-like language lets designers combine operations such as FOR6,AOR=R0+R1,OUT WR (loop for six cycles, add the contents of registers R0 and R1 and store the result in the AOR register, output the value WR) in one word (Fig. 3).

The toolset has a system-entry language, a functional simulator, and a device programmer (MagicPro). The system-entry, language software is the most critical part. The high-level language uses a structure similar to C's and practically eliminates writing routines in machine or assembly code. But designers who are more comfortable working on that level can write machine-code routines.

# WSI Launches The Programmable System Device.<sup>™</sup>

A new class of user-configurable products; a higher standard in functionality, integration, and performance.

**PSD:**<sup> $^{\text{M}}$ </sup> *n* Programmable System Device.<sup> $^{\text{M}}$ </sup> 1) A user-configurable system-on-a-chip, integrating high-performance EPROM, SRAM, and Logic; 2) User configurable with a menu-driven, familiar "C"-like language and IBM-PC<sup>®</sup>-hosted system development tools; 3) A standard product first launched in 1988 by WSI.





Not just programmable logic, but programmable logic and memory ---programmable systems.



u

### **NEW INTEL CHIP NUKES THE WORK-STATION MARKET/25** NONVOLATILE TECHNOLOGY TAKES ON A STRATEGIC ROLE/80



#### SEMICONDUCTORS

## A 'DISADVANTAGE' LEADS TO A FAST 4-MBIT EPROM

By making an advan-tage out of what a lot of companies would consider a serious drawback. WaferScale Integration Inc. has come up with a 4-Mbit erasable programmable read-only memory in a die size the same as or smaller than memories

one fourth its density-and with access times as fast or faster. Moreover, the Fremont, Calif., company fabricated the CMOS EPROM with the same tried-and-



used in its earlier 256-Kbit and 1-Mbit designs. Actually, WaferScale more or less had to use

tested process that it

the same process-unlike most other EPROM companies, it doesn't have its own fabrication facilities, relying

instead on outside foundries. That could be a serious disadvantage, but WaferScale turns it into a boon. "We do not have the luxury of playing around with the pro-

cess every time we want to improve the speed, increase the density, or reduce the die size," says Boaz Eitan, director of device technology and memory design. "Instead, working within very precise limits, we must rely on circuit and architecture improvements to get the speed and density enhancements we want.'

By making those kinds of improvements. WaferScale could use its 1.2-um process to build the new EPROM and still achieve a 90- to 120-ns read-access timeas fast as any 1-Mbit EPROM available and twice as fast as any of the 4-Mbit EPROMs now being offered as samples. The average cell size is only 9.5 µm<sup>2</sup> and the die area only 320 mil2. Competitive 4-Mbit EPROMs available as samples from such companies as Intel, NEC, and Toshiba require much tighter 0.8- to 1-µm design rules to achieve die sizes ranging from 375 to 385 mil<sup>2</sup>.

WaferScale's initial parts, specified at 100 to 120 ns, will be available in sample quantities by midvear, with faster parts-90 ns-arriving before the end of the year.

WaferScale expects the new part will find eager users among the manufacturers of high-performance 32-bit processors, in both reduced- and complex-instruction-set systems, says Dale Prull, director of marketing communications.

"Currently, systems designers have had to make a choice when considering memory for program or code storage: low-density, sub-256-Kbit, sub-100-ns EPROMs with no wait states, or 1-Mbit designs with access times anywhere from 100 to 150 ns," he says. "Alternatively. if both speed and density were required, designers had to sacrifice nonvolatility and use static random-access memories in combination with some form of nonvolatile memory."

**STAGGERING.** The improvements that WaferScale made to boost performance, says Syed Ali, manager of memory design, were largely circuit-design enhancements to the company's proprietary splitgate architecture [Electronics, July 9, 1987, p. 65]. The enhancements include a staggered-contact architecture that reduces the number of contacts in an array by almost 25 times, and a staggered-cell design that further improves packing density by alternating the floating gates and reducing bit-line area. (over)



WORD LINE FLOATING RIT RIT LINE GATE LINE WORD LINE VIA OXIDE OXIDE OXIDE FIELD FIFID FIFLD WaferScale's staggered-contact, staggered-gate architecture enables it to make a 4-Mbit

EPROM with its old 1.2-µm process technology and still achieve 90-ns access times.



1-21

In addition, some tinkering with the process resulted in a fieldless array that allows devices to be moved closer together while at the same time increasing the effective channel width. Although the bitline capacitance of this design is much higher due to the longer continuous n+bit lines, says Eitan, this disadvantage is offset by the fact that the EPROM cell is capable of generating read currents of about 140 to 160  $\mu$ A at 5 V, about twice what is possible with current EPROMs.

To improve the speed of the device, designers can employ a number of techniques. Chief among them are a differential-balanced amplifier design employing address-transition detection, along with a dual-function column multiplexer and decoder scheme.

The improvements give WaferScale a decided advantage, Eitan says. At most of the companies making EPROMs, circuit designers are running into a brick wall as they try to improve density and speed through scaling. The industry-standard ground-array architecture, with one contact every two cells, limits the scalability of the cell.

WaferScale, by contrast, has eliminated this limitation with its proprietary staggered virtual-ground-array architecture combining staggered contacts and staggered cells. In effect, says Ali, the architecture allows significant reductions in both cell and array size without pushing the lithography. *-Bernard C. Cole* 

Reprinted with permission from ELECTRONICS - March 1989

Copyright 1989 VNU Business Publications, Inc.



WAFERSCALE INTEGRATION, INC.

| PART NO.                         | DESCRIPTION                          | ТЕМР        | SPEED (ns)                           | PACKAGES  |  |
|----------------------------------|--------------------------------------|-------------|--------------------------------------|---|--|
| PROM/RPROM Memory Products       |                                      |             |                                      |   |  |
| WS57C191B                        | 2K × 8 CMOS PROM/RPROM               | C<br>I<br>M | 35/45<br>45<br>45/55                 | 24 Pin CERDIP, 0.6"<br>28 Pin PLDCC<br>24 Pin Plastic DIP, 0.6"<br>28 Pad CLLCC   |  |
| WS57C291B                        | 2K × 8 CMOS PROM/RPROM               | C<br>I<br>M | 35/45<br>45<br>45/55                 | 24 Pin Plastic DIP, 0.3"<br>24 Pin CERDIP, 0.3"   |  |
| WS57C43B                         | 4K × 8 CMOS PROM/RPROM               | C<br>I<br>M | 35/45/55/70<br>45/55<br>45/55/70     | 24 Pin CERDIP, 0.6"<br>28 Pin PLDCC<br>24 Pin Plastic DIP, 0.3"<br>24 Pin CERDIP, 0.3"<br>28 Pad CLLCC  |  |
| WS57C43C                         | 4K × 8 CMOS PROM/RPROM               |             | 25/30                                | Advance Information   |  |
| WS57C45                          | 2K × 8 Registered CMOS<br>PROM/RPROM | C<br>M      | 25/35<br>35/45                       | 24 Pin CERDIP, 0.3"<br>28 Pad CLLCC<br>24 Pin Ceramic Flatpack<br>24 Pin Plastic DIP, 0.3"  |  |
| WS57C49B                         | 8K × 8 CMOS PROM/RPROM               | C<br>I<br>M | 35/45/55/70<br>45<br>45/55/70        | 24 Pin CERDIP, 0.6"<br>28 Pin PLDCC<br>24 Pin Plastic DIP, 0.6"<br>24 Pin CERDIP, 0.3"<br>28 Pad CLLCC<br>24 Pin Plastic DIP, 0.3"<br>24 Pin Ceramic Flatpack |  |
| WS57C49C                         | 8K × 8 CMOS PROM/RPROM               |             | 25/30                                | Advance Information   |  |
| WS57C51B                         | 16K × 8 CMOS PROM/RPROM              | C<br>M      | 40/45/55/70<br>45/55/70              | 28 Pin CERDIP, 0.6"<br>32 Pin CLDCC<br>28 Pin CERDIP, 0.3"<br>32 Pad CLLCC  |  |
| WS57C71C                         | 32K × 8 CMOS RPROM                   | C<br>M      | 40/45/55<br>55                       | 28 Pin CERDIP, 0.6"<br>32 Pin CLDCC<br>28 Pin CERDIP, 0.3"<br>32 Pad CLLCC  |  |
| EPROM Memory Products (Bytewide) |                                      |             |                                      |   |  |
| WS27C64F                         | Military 8K × 8 CMOS EPROM           | М           | 90/100                               | 32 Pad CLLCC<br>28 Pin CERDIP, 0.6"   |  |
| WS27C64L                         | 8K × 8 CMOS EPROM                    | C<br>I<br>M | 90/120/150/200<br>120<br>120/150/200 | 28 Pin CERDIP, 0.6"<br>28 Pin CERDIP, 0.3"<br>32 Pin PLDCC<br>28 Pin Plastic DIP, 0.6"  |  |

1

## CMOS PRODUCT SUMMARY (Cont.)

| PART NO.                                 | DESCRIPTION                 | TEMP        | SPEED (ns)                                    | PACKAGES   |  |  |
|--|-----------------------------|-------------|---|--|--|--|
| EPROM Memory Products (Bytewide) (Cont.) |                             |             |   |  |  |  |
| WS57C64F                                 | 8K × 8 CMOS EPROM           | C<br>I<br>M | 55/70<br>70<br>70                             | 28 Pin CERDIP, 0.6"<br>32 Pad CLLCC<br>32 Pin PLDCC  |  |  |
| WS27C128F                                | Military 16K × 8 CMOS EPROM | м           | 90  | 32 Pad CLLCC<br>28 Pin CERDIP, 0.6"  |  |  |
| WS27C128L                                | 16K × 8 CMOS EPROM          | C<br>I<br>M | 90/120/150<br>120<br>120/150/200              | 28 Pin CERDIP, 0.6"<br>32 Pin PLDCC<br>28 Pin Plastic DIP, 0.6"<br>28 Pin CERDIP, 0.3"                                 |  |  |
| WS57C128F                                | 16K × 8 CMOS EPROM          | C<br>I<br>M | 55/70<br>70<br>70                             | 28 Pin CERDIP, 0.6"<br>32 Pad CLLCC  |  |  |
| WS27C256F                                | 32K × 8 CMOS EPROM          | C<br>M      | 45/55/70<br>70/90                             | 28 Pin CERDIP, 0.6"<br>32 Pad CLLCC<br>32 Pin CLDCC  |  |  |
| WS27C256L                                | 32K × 8 CMOS EPROM          | C<br>I<br>M | 90/120/150<br>120/150<br>120/150/200          | 28 Pin CERDIP, 0.6"<br>28 Pin CERDIP, 0.3"<br>32 Pad CLLCC<br>32 Pin PLDCC<br>32 Pin CLDCC<br>28 Pin Plastic DIP, 0.6" |  |  |
| WS57C256F                                | 32K × 8 CMOS EPROM          | C<br>I<br>M | 40/55/70/90<br>70/90<br>55/70/90              | 28 Pin CERDIP, 0.6"<br>32 Pad CLLCC<br>32 Pin CLDCC  |  |  |
| WS27C512F                                | 64K × 8 CMOS EPROM          | C<br>M      | 90<br>90/120                                  | 32 Pad CLLCC<br>28 Pin CERDIP, 0.6"  |  |  |
| WS57C512F                                | 64K × 8 CMOS EPROM          | —           | 55/70/90                                      | Advance Information  |  |  |
| WS27C512L                                | 64K × 8 CMOS EPROM          | C<br>M      | 100/120/150<br>150/200                        | 28 Pin CERDIP, 0.6"<br>32 Pin PLDCC<br>32 Pad CLLCC<br>32 Pin CLDCC  |  |  |
| WS27C010L                                | 128K × 8 CMOS EPROM         | C<br>I<br>M | 100/120/150/200<br>120/150<br>120/130/150/200 | 32 Pin CERDIP, 0.6"<br>32 Pin CLDCC<br>32 Pad CLLCC<br>32 Pin PLDCC<br>32 Pin Plastic DIP, 0.6"                        |  |  |
| WS57C010M                                | 128K × 8 CMOS EPROM         | _           | 55/70   | Advance Information  |  |  |
| WS27C010F                                | 128K × 8 CMOS EPROM         |             | 55/70/90/100                                  | Advance Information  |  |  |
| WS27C020L                                | 256K × 8 CMOS EPROM         |             | 120/150/170/200                               | Advance Information  |  |  |
| WS27C040L                                | 512K × 8 CMOS EPROM         | C<br>M      | 120/150/170/200<br>150/170/200                | 32 Pin CERDIP, 0.6"<br>32 Pad CLLCC  |  |  |

·US-

#### CMOS PRODUCT SUMMARY (Cont.)

| PART NO.                         | DESCRIPTION                                    | ТЕМР        | SPEED (ns)                             | PACKAGES  |  |  |
|----------------------------------|--|-------------|--|---|--|--|
| EPROM Memory Products (Wordwide) |  |             |  |   |  |  |
| WS57C65                          | 4K × 16 CMOS EPROM                             | С           | 55/70                                  | 44 Pad CLLCC<br>40 Pin CERDIP, 0.6"   |  |  |
| WS57C257                         | 16K × 16 CMOS EPROM                            | C<br>I<br>M | 55/70<br>70/90<br>70/90                | 40 Pin CERDIP, 0.6"<br>44 Pad CLLCC<br>44 Pin CLDCC   |  |  |
| WS27C210L                        | 64K × 16 CMOS EPROM                            | C<br>M      | 100/120/150/200<br>120/150/200         | 40 Pin CERDIP, 0.6"<br>44 Pin PLDCC<br>44 Pad CLLCC<br>44 Pin CLDCC                                       |  |  |
| WS57C210M                        | 64K × 16 CMOS EPROM Module                     | C<br>M      | 55/70/90<br>70/90                      | 40 Pin Ceramic S/B, 0.6"  |  |  |
| WS27C210F                        | 64K × 16 CMOS EPROM                            |             | 55/70/90/100                           | Advance Information   |  |  |
| WS27C220L                        | 128K × 16 CMOS EPROM                           |             | 120/150/170/200                        | Advance Information   |  |  |
| WS27C240L                        | 256K × 16 CMOS EPROM                           |             | 120/150/170/200                        | Advance Information   |  |  |
| Programmable System Devices      |  |             |  |   |  |  |
| MAP168                           | User-Configurable Peripheral with Memory       | C<br>M      | 40/45/55<br>45/55                      | 44 Pad CLLCC<br>44 Pin PLDCC<br>44 Pin CLDCC<br>44 Pin CPGA   |  |  |
| PSD301                           | User-Configurable Peripheral with Memory       |             | 120/150/200                            | Advance Information   |  |  |
| PAC1000                          | User-Configurable Microcontroller              | C<br>I<br>M | 12/16/20 MHz<br>12/16 MHz<br>12/16 MHz | 100 Pin Ceramic Quad<br>Flatpack, Gull Wing<br>100 Pin Plastic Quad<br>Flatpack, Gull Wing<br>88 Pin CPGA |  |  |
| SAM448                           | User-Configurable Microsequencer               | C<br>I<br>M | 20/25/30 MHz<br>20 MHz<br>20 MHz       | 28 Pin PLDCC<br>28 Pin CLDCC<br>28 Pin Plastic DIP, 0.3"<br>28 Pin CERDIP, 0.3"                           |  |  |
| CMOS Logic Products              |  |             |  |   |  |  |
| WS5901                           | CMOS 4-Bit High-Speed<br>Microprocessor Slice  | C<br>M      | C/D<br>C/D                             | 40 Pin Plastic DIP, 0.6"<br>40 Pin CERDIP, 0.6"   |  |  |
| WS59016                          | CMOS 16-Bit High-Speed<br>Microprocessor Slice | C<br>M      | C/D<br>C/D                             | 64 Pin Ceramic S/B, 0.9"<br>68 Pin PLDCC<br>68 Pin CLDCC  |  |  |
| WS59032                          | CMOS 32-Bit High-Speed<br>Microprocessor Slice | C<br>M      | D/E<br>D/E                             | 101 Pin CPGA  |  |  |
| WS5910A/B                        | CMOS Microprogram Controller                   | C<br>M      | 20/30 MHz<br>20/30 MHz                 | 40 Pin Plastic DIP, 0.6"<br>40 Pin CERDIP, 0.6"   |  |  |



1

#### CMOS PRODUCT SUMMARY (Cont.)

| PART NO.                    | DESCRIPTION  | ТЕМР   | SPEED (ns)                 | PACKAGES  |  |
|-----------------------------|--|--|----------------------------|---|--|
| CMOS Logic Products (Cont.) |  |  |                            |   |  |
| WS59510                     | CMOS 16 × 16 Multiplier<br>Accumulator   | C<br>M   | 30/35/40/50 ns<br>40/50 ns | 68 Pin PLDCC<br>68 Pin CPGA<br>64 Pin Plastic DIP, 0.9″ |  |
| WS59520/521                 | CMOS Multilevel Pipeline<br>Register   | C<br>M   | 22 ns<br>24 ns             | 24 Pin Plastic DIP, 0.3"<br>24 Pin CERDIP, 0.3"         |  |
| WS59820                     | CMOS Bidirectional Bus<br>Interface Registers                                  | C<br>M   | 23 ns<br>25 ns             | 68 Pin PLDCC<br>68 Pin CPGA                             |  |
| WS59820B                    | CMOS Bidirectional Bus<br>Interface Registers                                  | C<br>M   | 23 ns<br>25 ns             | 68 Pin PLDCC<br>68 Pin CPGA                             |  |
|                             | System Deve  | lopment <sup>·</sup>                                       | Tools                      |   |  |
| Memory-Silver               | WSI EPROM/PROM-RPROM/Flash   | Programm   | ning Software, Use         | er's Manual, WSI-Support                                |  |
| Memory-Gold                 | Memory-Silver, WS6000 MagicPro P   | Memory-Silver, WS6000 MagicPro Programmer, WSI-Support     |                            |   |  |
| PAC1000-Silver              | PAC1000 Software, Software User's Manual, WSI-Support                          |  |                            |   |  |
| PAC1000-Gold                | PAC1000-Silver, WS6000 MagicPro Programmer, WSI-Support                        |  |                            |   |  |
| MAP168-Silver               | MAP168 Software, Software User's Manual, WSI-Support                           |  |                            |   |  |
| MAP168-Gold                 | MAP168-Silver, WS6000 MagicPro Programmer, WSI-Support                         |  |                            |   |  |
| SAM448-Silver               | SAM448 Software, Software User's Manual, WSI-Support                           |  |                            |   |  |
| SAM448-Gold                 | SAM448-Silver, WS6000 MagicPro Programmer, WSI-Support                         |  |                            |   |  |
| WSI-Support                 | 12-Month Software Update Service, 24-Hour Bulletin Board, Applications Hotline |  |                            |   |  |
| WS6000                      | Memory and PSD Programmer  |  |                            |   |  |
| WS6001                      | MagicPro Adaptor, 28 Pin CLLCC Pa  | ackage, M  | emory                      |   |  |
| WS6003                      | MagicPro Adaptor, 44 Pin PLDCC/C   | MagicPro Adaptor, 44 Pin PLDCC/CLDCC/CLLCC Package, MAP168 |                            |   |  |
| WS6008                      | MagicPro Adaptor, 28 Pin 0.3" DIP, SAM448                                      |  |                            |   |  |
| WS6009                      | MagicPro Adaptor, 28 Pin PLDCC/CLDCC/CLLCC Package, SAM448                     |  |                            |   |  |
| WS6010                      | MagicPro Adaptor, 88 Pin PGA Package, PAC1000                                  |  |                            |   |  |
| WS6011                      | MagicPro Adaptor, 44 Pin PGA Package, MAP168                                   |  |                            |   |  |
| WS6012                      | MagicPro Adaptor, 32 Pin CLDCC Package, Memory                                 |  |                            |   |  |
| WS6013                      | MagicPro Adaptor, 100 Pin Quad Flatpack Package, PAC1000                       |  |                            |   |  |
| WS6014                      | MagicPro Adaptor, 44 Pin CLDCC/PLDCC Package, MAP168/PSD301                    |  |                            |   |  |
| WS6015                      | MagicPro Adaptor, 44 Pin PGA Package, MAP168/PSD301                            |  |                            |   |  |

·UJ#-



WAFERSCALE INTEGRATION, INC.

| PART NO.                       | DESCRIPTION  | TEMP                  | SPEED (ns)                           | PACKAGES  |  |
|--------------------------------|--|-----------------------|--------------------------------------|---|--|
| MAP168                         | User-Configurable Peripheral with Memory   | C<br>M                | 40/45/55<br>45/55                    | 44 Pad CLLCC<br>44 Pin PLDCC<br>44 Pin CLDCC<br>44 Pin CPGA   |  |
| MAP168-Silver<br>MAP168-Gold   | MAP168 Software, Software User's Manual, WSI-Support<br>MAP168-Silver, WS6000 MagicPro Programmer, WSI-Support   |                       |                                      |   |  |
| PSD301                         | User-Configurable Peripheral with Memory   | _                     | 120/150/200                          | Advance Information   |  |
| SAM448                         | User-Configurable Microsequencer   | C<br>I<br>M           | 20/25/30 MHz<br>20 MHz<br>20 MHz     | 28 Pin PLDCC<br>28 Pin CLDCC<br>28 Pin Plastic DIP, 0.3"<br>28 Pin CERDIP, 0.3"   |  |
| SAM448-Silver<br>SAM448-Gold   | SAM448 Software, Software User's SAM448-Silver, WS6000 MagicPro F  | Manual, V<br>Programm | VSI-Support<br>er, WSI-Support       |   |  |
| PAC1000                        | User-Configurable Microcontroller  | С                     | 12/16/20 MHz                         | 100 Pin Ceramic Quad  |  |
|                                |  | I                     | 12/16 MHz                            | 100 Pin Plastic Quad<br>Flatpack, Gull Wing   |  |
|                                |  | м                     | 12/16 MHz                            | 88 Pin CPGA   |  |
| PAC1000-Silver<br>PAC1000-Gold | PAC1000 Software, Software User's Manual, WSI-Support<br>PAC1000-Silver, WS6000 MagicPro Programmer, WSI-Support |                       |                                      |   |  |
| WS27C64F                       | Military 8K × 8 CMOS EPROM   | м                     | 90/100                               | 32 Pad CLLCC<br>28 Pin CERDIP, 0.6"   |  |
| WS27C64L                       | 8K × 8 CMOS EPROM  | C<br>I<br>M           | 90/120/150/200<br>120<br>120/150/200 | 28 Pin CERDIP, 0.6"<br>28 Pin CERDIP, 0.3"<br>32 Pin PLDCC<br>28 Pin Plastic DIP, 0.6"  |  |
| WS57C43B                       | 4K × 8 CMOS PROM/RPROM   | C<br>I<br>M           | 35/45/55/70<br>45/55<br>45/55/70     | 24 Pin CERDIP, 0.6"<br>28 Pin PLDCC<br>24 Pin Plastic DIP, 0.3"<br>24 Pin CERDIP, 0.3"<br>28 Pad CLLCC  |  |
| WS57C43C                       | 4K × 8 CMOS PROM/RPROM   |                       | 25/30                                | Advance Information   |  |
| WS57C45                        | 2K × 8 Registered CMOS<br>PROM/RPROM   | C<br>M                | 25/35<br>35/45                       | 24 Pin CERDIP, 0.3"<br>28 Pad CLLCC<br>24 Pin Ceramic Flatpack<br>24 Pin Plastic DIP, 0.3"  |  |
| WS57C49B                       | 8K × 8 CMOS PROM/RPROM   | C<br>I<br>M           | 35/45/55/70<br>45<br>45/55/70        | 24 Pin CERDIP, 0.6"<br>28 Pin PLDCC<br>24 Pin Plastic DIP, 0.6"<br>24 Pin CERDIP, 0.3"<br>28 Pad CLLCC<br>24 Pin Plastic DIP, 0.3"<br>24 Pin Ceramic Flatpack |  |
| WS57C49C                       | 8K × 8 CMOS PROM/RPROM   |                       | 25/30                                | Advance Information   |  |

1

#### NUMERICAL PRODUCT LISTING (Cont.)

| PART NO.  | DESCRIPTION  | TEMP        | SPEED (ns)                                    | PACKAGES  |  |
|-----------|--|-------------|---|---|--|
| WS57C51B  | 16K × 8 CMOS PROM/RPROM                                    | С<br>М      | 40/45/55/70<br>45/55/70                       | 28 Pin CERDIP, 0.6"<br>32 Pin CLDCC<br>28 Pin CERDIP, 0.3"<br>32 Pad CLLCC                      |  |
| WS57C64F  | 8K × 8 CMOS EPROM  | C<br>I<br>M | 55/70<br>70<br>70                             | 28 Pin CERDIP, 0.6"<br>32 Pad CLLCC<br>32 Pin PLDCC   |  |
| WS57C65   | 4K × 16 CMOS EPROM   | С           | 55/70   | 44 Pad CLLCC<br>40 Pin CERDIP, 0.6"   |  |
| WS57C71C  | 32K × 8 CMOS RPROM   | C<br>M      | 40/45/55<br>55                                | 28 Pin CERDIP, 0.6"<br>32 Pin CLDCC<br>28 Pin CERDIP, 0.3"<br>32 Pad CLLCC                      |  |
| WS5901    | CMOS 4-Bit High-Speed<br>Microprocessor Slice              | C<br>M      | C/D<br>C/D                                    | 40 Pin Plastic DIP, 0.6"<br>40 Pin CERDIP, 0.6"   |  |
| WS5910A/B | CMOS Microprogram Controller                               | C<br>M      | 20/30 MHz<br>20/30 MHz                        | 40 Pin Plastic DIP, 0.6"<br>40 Pin CERDIP, 0.6"   |  |
| WS6000    | Memory and PSD Programmer                                  |             |   |   |  |
| WS6001    | MagicPro Adaptor, 28 Pin CLLCC Package, Memory             |             |   |   |  |
| WS6003    | MagicPro Adaptor, 44 Pin PLDCC/CLDCC/CLLCC Package, MAP168 |             |   |   |  |
| WS6008    | MagicPro Adaptor, 28 Pin 0.3" DIP, SAM448                  |             |   |   |  |
| WS6009    | MagicPro Adaptor, 28 Pin PLDCC/CLDCC/CLLCC Package, SAM448 |             |   |   |  |
| WS6010    | MagicPro Adaptor, 88 Pin PGA Package, PAC1000              |             |   |   |  |
| WS6011    | MagicPro Adaptor, 44 Pin PGA Package, MAP168               |             |   |   |  |
| WS6012    | MagicPro Adaptor, 32 Pin CLDCC Package, Memory             |             |   |   |  |
| WS6013    | MagicPro Adaptor, 100 Pin Quad Flatpack Package, PAC1000   |             |   |   |  |
| WS6014    | MagicPro Adaptor, 44 Pin CLDCC/P                           | LDCC Pad    | ckage, MAP168/PS                              | D301  |  |
| WS6015    | MagicPro Adaptor, 44 Pin PGA Pack                          | age, MAF    | 2168/PSD301                                   |   |  |
| WS27C010F | 128K × 8 CMOS EPROM  | <u> </u>    | 55/70/90/100                                  | Advance Information   |  |
| WS27C010L | 128K × 8 CMOS EPROM  | C<br>I<br>M | 100/120/150/200<br>120/150<br>120/130/150/200 | 32 Pin CERDIP, 0.6"<br>32 Pin CLDCC<br>32 Pad CLLCC<br>32 Pin PLDCC<br>32 Pin Plastic DIP, 0.6" |  |
| WS27C020L | 256K × 8 CMOS EPROM  |             | 120/150/170/200                               | Advance Information   |  |
| WS27C040L | 512K × 8 CMOS EPROM  | C<br>M      | 120/150/170/200<br>150/170/200                | 32 Pin CERDIP, 0.6"<br>32 Pad CLLCC   |  |
| WS27C128F | Military 16K × 8 CMOS EPROM                                | М           | 90  | 32 Pad CLLCC<br>28 Pin CERDIP, 0.6″   |  |



#### NUMERICAL PRODUCT LISTING (Cont.)

| PART NO.  | DESCRIPTION                | TEMP        | SPEED (ns)                           | PACKAGES   |
|-----------|----------------------------|-------------|--------------------------------------|--|
| WS27C128L | 16K × 8 CMOS EPROM         | C<br>I<br>M | 90/120/150<br>120<br>120/150/200     | 28 Pin CERDIP, 0.6"<br>32 Pin PLDCC<br>28 Pin Plastic DIP, 0.6"<br>28 Pin CERDIP, 0.3"                                 |
| WS27C210F | 64K × 16 CMOS EPROM        |             | 55/70/90/100                         | Advance Information  |
| WS27C210L | 64K × 16 CMOS EPROM        | C<br>M      | 100/120/150/200<br>120/150/200       | 40 Pin CERDIP, 0.6"<br>44 Pin PLDCC<br>44 Pad CLLCC<br>44 Pin CLDCC  |
| WS27C220L | 128K × 16 CMOS EPROM       |             | 120/150/170/200                      | Advance Information  |
| WS27C240L | 256K × 16 CMOS EPROM       |             | 120/150/170/200                      | Advance Information  |
| WS27C256F | 32K × 8 CMOS EPROM         | C<br>M      | 45/55/70<br>70/90                    | 28 Pin CERDIP, 0.6"<br>32 Pad CLLCC<br>32 Pin CLDCC  |
| WS27C256L | 32K × 8 CMOS EPROM         | C<br>I<br>M | 90/120/150<br>120/150<br>120/150/200 | 28 Pin CERDIP, 0.6"<br>28 Pin CERDIP, 0.3"<br>32 Pad CLLCC<br>32 Pin PLDCC<br>32 Pin CLDCC<br>28 Pin Plastic DIP, 0.6" |
| WS27C512F | 64K × 8 CMOS EPROM         | C<br>M      | 90<br>90/120                         | 32 Pad CLLCC<br>28 Pin CERDIP, 0.6"  |
| WS27C512L | 64K × 8 CMOS EPROM         | C<br>M      | 100/120/150<br>150/200               | 28 Pin CERDIP, 0.6"<br>32 Pin PLDCC<br>32 Pad CLLCC<br>32 Pin CLDCC  |
| WS57C010M | 128K × 8 CMOS EPROM Module | _           | 55/70                                | Advance Information  |
| WS57C128F | 16K × 8 CMOS EPROM         | C<br>I<br>M | 55/70<br>70<br>70                    | 28 Pin CERDIP, 0.6"<br>32 Pad CLLCC  |
| WS57C191B | 2K × 8 CMOS PROM/RPROM     | C<br>I<br>M | 35/45<br>45<br>45/55                 | 24 Pin CERDIP, 0.6"<br>28 Pin PLDCC<br>24 Pin Plastic DIP, 0.6"<br>28 Pad CLLCC  |
| WS57C210M | 64K × 16 CMOS EPROM Module | С<br>М      | 55/70/90<br>70/90                    | 40 Pin Ceramic S/B,<br>0.6"  |
| WS57C256F | 32K × 8 CMOS EPROM         | C<br>I<br>M | 40/55/70/90<br>70/90<br>55/70/90     | 28 Pin CERDIP, 0.6"<br>32 Pad CLLCC<br>32 Pin CLDCC  |

#### NUMERICAL PRODUCT LISTING (Cont.)

| PART NO.      | DESCRIPTION  | TEMP        | SPEED (ns)              | PACKAGES   |
|---------------|--|-------------|-------------------------|--|
| WS57C257      | 16K × 16 CMOS EPROM  | C<br>I<br>M | 55/70<br>70/90<br>70/90 | 40 Pin CERDIP, 0.6"<br>44 Pad CLLCC<br>44 Pin CLDCC      |
| WS57C291B     | 2K × 8 CMOS PROM/RPROM   | C<br>I<br>M | 35/45<br>45<br>45/55    | 24 Pin Plastic DIP, 0.3"<br>24 Pin CERDIP, 0.3"          |
| WS57C512F     | 64K × 8 CMOS EPROM   | —           | 55/70/90                | Advance Information                                      |
| WS59016       | CMOS 16-Bit High-Speed<br>Microprocessor Slice                                 | C<br>M      | C/D<br>C/D              | 64 Pin Ceramic S/B, 0.9"<br>68 Pin PLDCC<br>68 Pin CLDCC |
| WS59032       | CMOS 32-Bit High-Speed<br>Microprocessor Slice                                 | C<br>M      | D/E<br>D/E              | 101 Pin CPGA   |
| WS59510       | CMOS 16 × 16 Multiplier<br>Accumulator   | C<br>M      | 30/35/40/50<br>40/40    | 68 Pin PLDCC<br>68 Pin CPGA<br>64 Pin Plastic DIP, 0.9″  |
| WS59520/521   | CMOS Multi-Level Pipeline Register   | C<br>M      | 22<br>24                | 24 Pin Plastic DIP, 0.3"<br>24 Pin CERDIP, 0.3"          |
| WS59820       | CMOS Bidirectional Bus Interface<br>Registers                                  | C<br>M      | 23<br>25                | 68 Pin PLDCC<br>68 Pin CPGA                              |
| WS59820B      | CMOS Bidirectional Bus Interface<br>Registers                                  | C<br>M      | 23<br>25                | 68 Pin PLDCC<br>68 Pin CPGA                              |
| Memory-Silver | WSI EPROM/PROM-RPROM/Flash Programming Software, User's Manual, WSI-Support    |             |                         |  |
| Memory-Gold   | Memory-Silver, WS6000 MagicPro Programmer, WSI-Support                         |             |                         |  |
| WSI-Support   | 12-Month Software Update Service, 24-Hour Bulletin Board, Applications Hotline |             |                         |  |



## ORDERING INFORMATION

WAFERSCALE INTEGRATION, INC.

## HIGH-PERFORMANCE CMOS PRODUCTS






# **PRODUCT CROSS REFERENCE**

## WAFERSCALE INTEGRATION, INC.

| ANALOG DEVICES     | wsi l       | EXCEL     | WSI         |
|--------------------|-------------|-----------|-------------|
| ADSP1010           | WS59510     | 46C16     | WS57C291B   |
| ADSP1010A          | WS59510     |           |             |
|                    |             | FAIRCHILD | WSI         |
| AMD                | WSI         | 29F01     | WS5901      |
| AM27C49            | WS57C49/49B | 29F10     | WS59510A/B  |
| AM27C191           | WS57C291B   | 93Z510    | WS57C291B   |
| AM27C256           | WS27C256L.F | 93Z511    | WS57C191B   |
| AM27C291           | WS57C291B   | 93Z511    | WS57C291B   |
| AM27C1024          | WS27C210L   | 93Z512    | WS57C291B   |
| AM27PS43           | WS57C43/43B | 93Z565    | WS57C49/49B |
| AM27S43            | WS57C43/43B | 93Z667    | WS57C49/49B |
| AM27S43A           | WS57C43/43B |           |             |
| AM27S45            | WS57C45     | FUJITSU   | WSI         |
| AM27S49            | WS57C49/49B | MBM27C256 | WS27C256L,F |
| AM27S51            | WS57C51/51B | MBM27C512 | WS27C512L   |
| AM27S51A           | WS57C51/51B | MBH38H    | WS57C191B   |
| AM27S191           | WS57C191B   | MBH38-SK  | WS57C291B   |
| AM278201           | WS57C291B   | MB7142    | WS57C43/43B |
| AM27010            | WS27C010I   | MB7143    | WS57C49/49B |
| AM27512            | WS27C512I   | MB7144E   | WS57C49/49B |
|                    | WS50016*    | MB7144H   | WS57C49/49B |
| AM290101           | WS59510     |           |             |
| AM29201            | WS5901      | GI        | WSI         |
| AM2010A            | WS5010A/B   | 27C256    | WS27C256L,F |
| AM29510A           | WS50510     | 27C512    | WS27C512L   |
| AM29510            | WS50520/21  | 27C1024   | WS27C010L   |
| AM20521            | WS50520/21  | 27HC64    | WS57C64F    |
| AW129521           | W339520/21  | 27HC641   | WS57C49/49B |
|                    | WO          | 27256     | WS27C256L,F |
|                    | WS07CE10LE  | RO9256    | WS27C256L,F |
| 270312<br>AT070056 | WS27C512L,F |           |             |
| A12/0250           | WS27C236L,F | GOLDSTAR  | WSI         |
|                    | WS57C64F    | GL3620    | WS57C64F    |
|                    | W0570191B   | GM27HC64  | WS57C64F    |
| AT27HC256          | WS57C256F   |           |             |
| A12/HC291          | WS57C291B   | HARRIS    | WSI         |
| AI2/HC641/2        | WS57C49/49B | HM-76161  | WS57C191B   |
| 01/00500           | Wei         | HM-76641  | WS57C49/49B |
| CTPRESS            | WOFOOI      | HM-76641A | WS57C49/49B |
| 012901             | WS5901      |           | 14/01       |
| CY7C245            | WS57C45     |           | WSI         |
| CY7C245A           | WS57C45     | HN25169   | W657C191B   |
| 0170251            | WS57C51/51B | HN25169   | WS57C291B   |
| CY7C253            | WS57C51/51B | HN27C128  | WS27C128L   |
| CY7C254            | WS57C51/51B | HN2/C256  | WS2/C256L,F |
| CY7C261            | WS57C49/49B | HN27C101G | WS27C010L   |
| CY/C263            | WS57C49/49B | HN27C301  | WS27C010L   |
| CY7C264            | WS57C49/49B | HN2/512G  | WS2/C512L   |
| CY/C2/4            | WS57C256F   | 107       | 14/01       |
| CY/C291            | WS5/C291/B  |           | WSI         |
| CY/C292            | WS5/C191/B  | 2/CX321   | WS5/C43/43B |
| CY/C510            | WS59510     | 27CX322   | WS57C43/43B |
| CY7C910            | WS5910A/B   | 27CX641   | WS57C49/49B |
| CY7C9101           | WS59016*    | 27CX642   | WS57C49/49B |

·**U**JF

# **PRODUCT CROSS REFERENCE (Cont.)**

| IDT        | WSI          | NATIONAL   | WSI         |
|------------|--------------|------------|-------------|
| IDTT4210   | WS59510      | 87S321     | WS57C43/43B |
| IDT39C01   | WS5901       | 93Z665C    | WS57C49/49B |
| IDT39C10   | WS59510A/B   | 93Z667C    | WS57C49/49B |
| IDT49C401  | WS59016*     | DM77S321   | WS57C43/43B |
| 29ECT521   | W\$59520/521 | DM87S291   | WS57C291B   |
| 201 01021  | 1000020/021  | DM87S291A  | WS57C291B   |
| INTEL      | wsi          | DM87S291B  | WS57C291B   |
| 1M29C510   | WS59510      | DM87S321   | WS57C43/43B |
| 27C128/A   | WS27C128I    | DM87SB191  | WS57C191B   |
| 270256     | WS27C256L F  | DM87SB193  | WS57C191B   |
| 27010      | WS27C010I    | NMC27C256  | WS27C256L F |
| 27210      | WS27C2101    | NMC27C512A | WS27C512L   |
| 27512      | WS27C512I    | NMC27C1023 | WS27C010L   |
| 2/012      | WOEF COTEE   | NMC27C1024 | WS27C210L   |
|            | wsi          | VM27C256   | WS27C256L F |
| L MA1010   | WS59510      | 11121 0200 |             |
| L MA2010   | WS59510      | NEC        | WSI         |
| 1 290 520  | WS59520/21   | 27HC65     | WS57C49/49B |
| 1 290 521  | WS59520/21   | M27C256    | WS27C256L,F |
| 1429001    | WS5901       | μPB429     | WS57C191B   |
| 2423001    | W33901       | μPB429     | WS57C291B   |
|            | Wei          | μPD27C256  | WS57C256F   |
|            | WS50510      | μPD27C512D | WS27C512L   |
|            | WS59510      | μPD27C1024 | WS27C210L   |
| 204012     | W359510      |            |             |
|            | WSI          | OKI        | WSI         |
| MS2010     | WS50510      | MSM27C256  | WS27C256L,F |
| 10132010   | W339510      | M27512     | WS27C512L   |
| MITEL      | WSI          | RAYTHEON   | WSI         |
| M27C256    | WS27C256L,F  | 29671      | WS57C43/43B |
| M27256     | WS27C256L,F  | 29671A     | WS57C43/43B |
| M5L27256   | WS27C256L,F  | 29681      | WS57C291B   |
|            |              | 29681A     | WS57C291B   |
| MITSUBISHI | WSI          | 29683A     | WS57C191B   |
| M5L27C128  | WS27C128L    | 39VP864    | WS57C49/49B |
| M5L27256K  | WS27C256L,F  |            |             |
| M27C512    | WS27C512L    | SANYO      | WSI         |
|            |              | LA7620     | WS57C64F    |
| MMI        | WSI          | SEEQ       | WSI         |
| 53S3281    | WS57C43/43B  | 36C16      | WS57C191B   |
| 63S1681    | WS57C191B    | 36C32      | WS57C43/43B |
| 63S1681A   | WS57C191B    | 36S16      | WS57C291B   |
| 63S1681A   | WS57C291B    | 27C256     | WS57C256L,F |
| 63S3281    | WS57C43/43B  | 2764       | WS57C64F    |
| 631681     | WS57C291B    | 27256      | WS57C256L,F |
| MOTOROLA   | WSI          | SHARP      | WSI         |
| MCM76      | WS57C191B    | LH5749     | WS57C49/49B |
| MCM76160   | WS57C291B    | LH5763     | WS57C64F    |
| MCM76161   | WS57C291B    | LH57127    | WS57C51/51B |
|            |              | LH57191    | WS57C191B   |
|            |              | LH57256    | WS57C256F   |

SH5762

·WSi

WS57C49/49B

# **PRODUCT CROSS REFERENCE (Cont.)**

#### SIGNETICS

27C256 27C512 27HC641 27HC642 N82HS321 N82HS1281 N82S191 N82S191 N82S191A N82S191A N82S191A N82S191B N82S191B N82S191B N82S641

SPRAGUE

SCM27C256

**SSI** SS1203

THOMSON JBP38S165 JBP38S165 TS27C256

\* Functional Equivalent

WSI WS57C256L,F WS27C512L WS57C49/49B WS57C49/49B WS57C49/49B WS57C191B WS57C191B WS57C191B WS57C291B WS57C291B WS57C291B WS57C191B WS57C291B WS57C291B

WSI WS27C256L,F

WSI WS57C49/49B

WS57C191B WS57C291B WS27C256L,F TI 38S165 38S165 SMJ27C128 SMJ27C56 SMJ27C512 SN74HCT9510 TICPAL1010 TMS27C128 TMS27C256 TMS27C292 TMS27C292 TMS27C292 TMS278C49

#### **TOSHIBA** TMM27256

TMM27512D

TRW TMC2210

#### WEITEK WTL1010 WTL2010 WTL2245

US-

WSI WS57C191B WS57C291B WS27C256L,F WS27C512L WS59510 WS59510 WS59510 WS27C128L WS27C128L WS57C191B WS57C291B WS57C49/49B

## WS27C256L,F WS27C512L

WSI WS59510

WS59510 WS59510 WS59510 WS59510



-*WS*-



# ADVANCE INFORMATION/PRELIMINARY/ FINAL DEFINED

#### ADVANCE INFORMATION:

A WSI product data sheet marked "Advance Information" on its cover page describes a product that is in the planning stages at WSI at the time this book went to press. Design parameters and objectives are included in the data sheet but are subject to change before the actual product is formally introduced. Please contact your WSI Sales Representative or Distributor for availability status.

#### PRELIMINARY:

A WSI product data sheet marked "Preliminary" on its cover page describes a product that requires further characterization testing. Functional parameters are "frozen" but certain electrical limits may be subject to slight change before the data sheet is "Final." Please contact your WSI Sales Representative or Distributor for price and availability.

#### FINAL:

A WSI product data sheet without either "Advance Information" or "Preliminary" on the cover page describes a product that has completed all characterization and reliability testing. All functional and electrical parameters are "frozen." Please contact your WSI Sales Representative or Distributor for price and availability.

·WS:-



## **SECTION INDEX**

## **PROM/RPROM MEMORY PRODUCTS**

| PROM/RPROM     | Selection Guide                              |  |
|----------------|--|--|
| WS57C191B/291B | High Speed 2K × 8 CMOS PROM/RPROM            |  |
| WS57C43B       | High Speed 4K × 8 CMOS PROM/RPROM            |  |
| WS57C43C       | High Speed 4K × 8 CMOS PROM/RPROM            |  |
| WS57C45        | High Speed 2K × 8 Registered CMOS PROM/RPROM |  |
| WS57C49B       | High Speed 8K × 8 CMOS PROM/RPROM            |  |
| WS57C49C       | High Speed 8K × 8 CMOS PROM/RPROM            |  |
| WS57C51B       | High Speed 16K × 8 CMOS PROM/RPROM           |  |
| WS57C71C       | High Speed 32K × 8 CMOS RPROM                |  |

For additional information, call 800-TEAM-WSI (800-832-6974). In California, call 800-562-6363.

·**U**/f





# **PROM/RPROM SELECTION GUIDE**



WAFERSCALE INTEGRATION, INC.

# HIGH SPEED 2K × 8 CMOS PROM/RPROM

## **KEY FEATURES**

- Ultra-Fast Access Time — 35 ns
- Low Power Consumption
- Fast Programming
- DESC SMD Nos. 5962-87650/5962-88734
- Pin Compatible with AM27S191/291 and N82S191 Bipolar PROMs
- Immune to Latch-Up — Up to 200 mA
- ESD Protection Exceeds 2000V

## **GENERAL DESCRIPTION**

The WS57C191B/291B is an extremely HIGH PERFORMANCE 16K UV Erasable Electrically Re-Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which allows it to operate at Bipolar PROM speeds while consuming only 25% of the power of its Bipolar counterparts.

A further advantage of the WS57C191B/291B over Bipolar PROM devices is the fact that it utilizes a proven EPROM technology. This allows the entire memory array to be tested for switching characteristics and functionality after assembly. Unlike devices which cannot be erased, every WS57C191B/291B is 100% tested with worst case test patterns both before and after assembly.

The WS57C191B/291B is configured in the standard Bipolar PROM pinout which provides an easy upgrade path for systems which are currently using Bipolar PROMs.

## MODE SELECTION

#### **PIN CONFIGURATION**

|                   |                         |                 |                 |                 |                  | TOP VIEW   |  |  |  |
|-------------------|-------------------------|-----------------|-----------------|-----------------|------------------|--|--|--|--|
| PINS<br>MODE      | CS1/<br>V <sub>PP</sub> | CS2             | CS3             | v <sub>cc</sub> | OUTPUTS          | Chip Carrier CERDIP/Plastic DIP  |  |  |  |
| Read              | VIL                     | V <sub>IH</sub> | V <sub>IH</sub> | V <sub>CC</sub> | D <sub>OUT</sub> |  |  |  |  |
| Output<br>Disable | VIH                     | х               | х               | V <sub>cc</sub> | High Z           | $\begin{array}{c} \text{NC} \\ \text{A_5 A_6 A_7   V_{CC} A_8 A_9} \\ \hline \\ $  |  |  |  |
| Output<br>Disable | х                       | V <sub>IL</sub> | х               | V <sub>cc</sub> | High Z           | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$  |  |  |  |
| Program           | V <sub>PP</sub>         | Х               | Х               | V <sub>CC</sub> | D <sub>IN</sub>  | $\begin{array}{c c} A_2 & \hline & 7 \\ A_1 & \hline & 8 \end{array} \xrightarrow{23} \begin{array}{c} 23 & \hline & CS2 \\ 22 & \hline & CS3 \\ 22 & \hline & CS3 \end{array} \xrightarrow{4_3} \begin{array}{c} 15 \\ A_2 & \hline & 6 \\ 19 \end{array} \xrightarrow{20} \begin{array}{c} CS1/V_{\text{pf}} \\ CS2 \end{array}$ |  |  |  |
| Program<br>Verify | V <sub>IL</sub>         | VIH             | V <sub>IH</sub> | V <sub>cc</sub> | D <sub>OUT</sub> | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$  |  |  |  |
| Output<br>Disable | х                       | х               | V <sub>IL</sub> | V <sub>cc</sub> | High Z           | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$  |  |  |  |
|                   |                         |                 |                 |                 |                  | GND  |  |  |  |

## **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS57C191B/291B-35 | WS57C191B/291B-45 | WS57C191B/291B-55 |
|---------------------------|-------------------|-------------------|-------------------|
| Address Access Time (Max) | 35 ns             | 45 ns             | 55 ns             |
| Output Enable Time (Max)  | 20 ns             | 20 ns             | 20 ns             |





#### **ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature  $\dots -65^{\circ}$ C to  $+150^{\circ}$ C Voltage on Any Pin with

| Respect to Ground          | 0.6V to +7V  |
|----------------------------|--------------|
| VPP with Respect to Ground | 0.6V to +14V |
| ESD Protection             | >2000V       |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

### **OPERATING RANGE**

| RANGE TEMPERATUR |                 | V <sub>cc</sub> |
|------------------|-----------------|-----------------|
| Commercial       | 0°C to +70°C    | +5V ± 5%        |
| Industrial       | -40°C to +85°C  | +5V ± 10%       |
| Military         | -55°C to +125°C | +5V ± 10%       |

DC READ CHARACTERISTICS Over Operating Range. (See Above)

| SYMBOL          | PARAMETER                             | TEST CONDITION                  | MIN,     | MAX | UNITS |      |
|-----------------|---------------------------------------|---------------------------------|----------|-----|-------|------|
| V <sub>OL</sub> | Output Low Voltage                    | $I_{OL} = 16 \text{ mA}$        |          |     | 0.4   | v    |
| V <sub>OH</sub> | Output High Voltage                   | $I_{OH} = -4 \text{ mA}$        |          | 2.4 |       | v    |
|                 | V Active Current (CMOS)               | Notes 1 and 2                   | Comm'l   |     | 30    |      |
| ICC1            | V <sub>CC</sub> Active Current (CMOS) | Notes 1 and 3                   | Military |     | 35    | m 4  |
|                 | V Active Ourrest (TTL)                | Notes 0 and 0                   | Comm'l   |     | 40    | IIIA |
| ICC2            | V <sub>CC</sub> Active Current (TTL)  | Notes 2 and 3                   | Military |     | 40    |      |
| ۱ <sub>LI</sub> | Input Load Current                    | $V_{IN} = 5.5V \text{ or Gnd}$  |          | -10 | 10    |      |
| I <sub>LO</sub> | Output Leakage Current                | $V_{OUT} = 5.5V \text{ or Gnd}$ |          | -10 | 10    | μΛ   |

NOTES: 1. CMOS inputs: GND  $\pm$  0.3V or V\_{CC}  $\pm$  0.3V. 2. TTL inputs: V\_{IL}  $\leq$  0.8V, V\_{IH}  $\geq$  2.0V.

3. Add 3 mA/MHz for A.C power component.

#### AC READ CHARACTERISTICS Over Operating Range. (See Above)

|                                | OVMDOL           | 57C191B/291B-35 |     | 57C191B/291B-45 |     | 57C191B/291B-55 |     |       |
|--------------------------------|------------------|-----------------|-----|-----------------|-----|-----------------|-----|-------|
| PARAMETER                      | STMBUL           | MIN             | MAX | MIN             | MAX | MIN             | MAX | UNITS |
| Address to Output Delay        | t <sub>ACC</sub> |                 | 35  |                 | 45  |                 | 55  |       |
| CS to Output Delay             | t <sub>CE</sub>  |                 | 20  |                 | 20  |                 | 20  | ne    |
| Output Disable to Output Float | t <sub>DF</sub>  |                 | 20  |                 | 20  |                 | 20  | 115   |
| Address to Output Hold         | t <sub>OH</sub>  | 0               |     | 0               |     | 0               |     |       |

## AC READ TIMING DIAGRAM



## **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

NOTES:

4. This parameter is only sampled and is not 100% tested.

5 Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

#### **TEST LOAD** (High Impedance Test Systems)

#### TIMING LEVELS



#### **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T\_A = 25  $\pm$  5°C, V\_{CC} = 5.50V  $\pm$  5%, V\_{PP} = 13.5  $\pm$  0.5V)

| PARAMETER   | SYMBOLS         | MIN  | МАХ                | UNIT |
|---|-----------------|------|--------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd) | l <sub>LI</sub> | -10  | 10                 | μΑ   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse          | I <sub>PP</sub> |      | 60                 | mA   |
| V <sub>CC</sub> Supply Current                                      | I <sub>CC</sub> |      | 25                 | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | $V_{\rm CC}$ + 0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)       | V <sub>OL</sub> |      | 0.45               | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)      | V <sub>OH</sub> | 2.4  |                    | v    |

NOTE: 6. V<sub>PP</sub> must not be greater than 14 volts including overshoot.

## AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.50V $\pm$ 5%, V<sub>PP</sub> = 13.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS         | MIN | ТҮР | MAX | UNIT |
|------------------------------------|-----------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub> | 2   |     |     | μs   |
| Chip Disable Setup Time            | t <sub>DF</sub> | 2   |     | 30  | ns   |
| Data Setup Time                    | t <sub>DS</sub> |     |     |     | μs   |
| Program Pulse Width (Note 7)       | t <sub>PW</sub> | 1   | 3   | 10  | ms   |
| Data Hold Time                     | t <sub>DH</sub> | 2   |     |     | μs   |
| Chip Select Delay                  | t <sub>CS</sub> |     |     | 30  | ns   |
| V <sub>PP</sub> Rise and Fall Time | t <sub>RF</sub> | 1   |     |     | μs   |

NOTE: 7. For programmers utilizing a one shot programming pulse, a 10 ms pulse width should be used.

### PROGRAMMING WAVEFORM



U.F.

## PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

## ORDERING INFORMATION

| PART NUMBER     | SPEED<br>(ns) | PACKAGE<br>TYPE          | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|-----------------|---------------|--------------------------|--------------------|-----------------------------------|-----------------------------------|
| WS57C191B-35D   | 35            | 24 Pin CERDIP, 0.6"      | D1                 | Comm'l                            | Standard                          |
| WS57C191B-35J   | 35            | 28 Pin PLDCC             | J3                 | Comm'l                            | Standard                          |
| WS57C191B-35P   | 35            | 24 Pin Plastic DIP, 0.6" | P2                 | Comm'l                            | Standard                          |
| WS57C191B-45CMB | 45            | 28 Pad CLLCC             | C1                 | Military                          | MIL-STD-883C                      |
| WS57C191B-45D   | 45            | 24 Pin CERDIP, 0.6"      | D1                 | Comm'l                            | Standard                          |
| WS57C191B-45DI  | 45            | 24 Pin CERDIP, 0.6"      | D1                 | Industrial                        | Standard                          |
| WS57C191B-45DMB | 45            | 24 Pin CERDIP, 0.6"      | D1                 | Military                          | MIL-STD-883C                      |
| WS57C191B-45J   | 45            | 28 Pin PLDCC             | J3                 | Comm'l                            | Standard                          |
| WS57C191B-45P   | 45            | 24 Pin Plastic DIP, 0.6" | P2                 | Comm'l                            | Standard                          |
| WS57C191B-55CMB | 55            | 28 Pad CLLCC             | C1                 | Military                          | MIL-STD-883C                      |
| WS57C191B-55DMB | 55            | 24 Pin CERDIP, 0.6"      | D1                 | Military                          | MIL-STD-883C                      |
| WS57C291B-35S   | 35            | 24 Pin Plastic DIP, 0.3" | S1                 | Comm'l                            | Standard                          |
| WS57C291B-35T   | 35            | 24 Pin CERDIP, 0.3"      | T1                 | Comm'l                            | Standard                          |
| WS57C291B-45S   | 45            | 24 Pin Plastic DIP, 0.3" | S1                 | Comm'l                            | Standard                          |
| WS57C291B-45T   | 45            | 24 Pin CERDIP, 0.3"      | T1                 | Comm'l                            | Standard                          |
| WS57C291B-45TI  | 45            | 24 Pin CERDIP, 0.3"      | T1                 | Industrial                        | Standard                          |
| WS57C291B-45TMB | 45            | 24 Pin CERDIP, 0.3"      | T1                 | Military                          | MIL-STD-883C                      |
| WS57C291B-55T   | 55            | 24 Pin CERDIP, 0.3"      | T1                 | Comm'l                            | Standard                          |
| WS57C291B-55TMB | 55            | 24 Pin CERDIP, 0.3"      | T1                 | Military                          | MIL-STD-883C                      |

·W/F

2

- 775 -





# HIGH SPEED 4K × 8 CMOS PROM/RPROM

#### **KEY FEATURES**

- Ultra-Fast Access Time — 35 ns
- Low Power Consumption
- Fast Programming

- Pin Compatible with AM27S43 and N82S321 Bipolar PROMs
- Immune to Latch-Up — Up to 200 mA
- Available in 300 Mil Dip

#### **GENERAL DESCRIPTION**

The WS57C43B is an extremely HIGH PERFORMANCE 32K UV Erasable Electrically Re-Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which allows it to operate at Bipolar PROM speeds while consuming only 25% of the power required by its Bipolar counterparts.

A further advantage of the WS57C43B over Bipolar PROM devices is the fact that it utilizes a proven EPROM technology. This allows the entire memory array to be tested for switching characteristics and functionality after assembly. Unlike devices which cannot be erased, every WS57C43B is 100% tested with worst case test patterns both before and after assembly.

The WS57C43B is configured in the standard Bipolar PROM pinout which provides an easy upgrade path for systems which are currently using Bipolar PROMs. It also uses the same programming algorithm as its predecessor the WS57C43.

#### **MODE SELECTION**

#### **PIN CONFIGURATION**

| PINS $\overline{CS1/}$<br>$V_{PP}$ $CS2$ $V_{CC}$ OUTPUTSChip CarrierCERead $V_{IL}$ $V_{IH}$ $V_{CC}$ $D_{OUT}$ NCAOutput<br>Disable $V_{IH}$ X $V_{CC}$ High ZAOutput<br>DisableX $V_{IL}$ $V_{CC}$ High ZAProgram $V_{PP}$ X $V_{CC}$ DINNCAProgram $V_{PP}$ X $V_{CC}$ DINNCAProgram $V_{PP}$ X $V_{CC}$ DOUTNCAOutput<br>Disable $V_{IL}$ $V_{IH}$ $V_{CC}$ DOUTNCAProgram $V_{PP}$ X $V_{CC}$ DOUTNC11020Co $O_{0}$ 11119Co06OOOO $O_{0}$ 11119Co06OO $O_{0}$ 1100.000.000.000.000.00  | v  | TOP VIEW  |                  |                 |                 |                         |                   |
|--|--|---|------------------|-----------------|-----------------|-------------------------|-------------------|
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $  | ERDIP/Plastic DIP  | Chip Carrier CEF  | OUTPUTS          | v <sub>cc</sub> | CS2             | CS1/<br>V <sub>PP</sub> | PINS<br>MODE      |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $   | A <sub>7</sub> 1 24 V <sub>cc</sub>  | $\begin{array}{c c} A_5 A_6 A_7   V_{CC} A_8 A_9 \\ \hline \end{array} \qquad A_7 \\ \hline \end{array}$                                | D <sub>OUT</sub> | V <sub>CC</sub> | V <sub>IH</sub> | VIL                     | Read              |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $   | $\begin{array}{cccccccccccccccccccccccccccccccccccc$   | $\begin{bmatrix} 4 & 3 & 2 & 28 & 27 & 26 \\ A_4 & \Box 5 & 1 & 25 & \Box \\ A_3 & \Box 6 & 24 & \Box & CS1/V_{PP} & A_4 \end{bmatrix}$ | High Z           | V <sub>CC</sub> | х               | V <sub>IH</sub>         | Output<br>Disable |
| Program         V <sub>PP</sub> X         V <sub>CC</sub> D <sub>IN</sub> NC         10         20 C         O <sub>7</sub> O           Program         V <sub>IL</sub> V <sub>IH</sub> V <sub>CC</sub> D <sub>OUT</sub> NC         11         19 C         O <sub>6</sub> 0           Verify         V <sub>IL</sub> V <sub>IH</sub> V <sub>CC</sub> D <sub>OUT</sub> 0,0         12 13 14 15 16 17 18         O <sub>7</sub> O         O         O         0,0         0,0         0,0         0,0         O         O         O         0,0         < | $\begin{array}{c} A_{3} \sqcup 5 \\ A_{2} \sqcup 6 \\ A_{1} \sqcup 7 \\ A_{1} \sqcup 7 \\ A_{2} \sqcup 6 \\ A_{1} \sqcup 8 \\ A_{1} \sqcup 7 \\ A_{2} \sqcup 6 \\ A_{1} \sqcup 8 \\ A_{2} \sqcup 8 \\ A_{1} \sqcup 8 \\$ | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   | High Z           | V <sub>CC</sub> | V <sub>IL</sub> | х                       | Output<br>Disable |
| Program         VIL         VIH         VCC         DOUT         It is if  |  | NC [] 10 20 [] 07 00  | D <sub>IN</sub>  | V <sub>CC</sub> | Х               | V <sub>PP</sub>         | Program           |
|  | $O_1 \ 10 \ 15 \ O_5$<br>$O_2 \ 11 \ 14 \ O_4$<br>$ND \ 12 \ 13 \ O_3$   | 12 13 14 15 16 17 18<br>12 13 14 15 16 17 18<br>02<br>01<br>0, 02   NC 030405<br>GND  | D <sub>OUT</sub> | V <sub>cc</sub> | V <sub>IH</sub> | V <sub>IL</sub>         | Program<br>Verify |
| GND  |  | GND   |                  |                 |                 |                         |                   |

#### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS57C43B-35 | WS57C43B-45 | WS57C43B-55 | WS57C43B-70 |
|---------------------------|-------------|-------------|-------------|-------------|
| Address Access Time (Max) | 35 ns       | 45 ns       | 55 ns       | 70 ns       |
| Output Enable Time (Max)  | 20 ns       | 25 ns       | 25 ns       | 25 ns       |

#### **ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature  $\dots -65^{\circ}$ C to  $+150^{\circ}$ C Voltage on Any Pin with

| Respect to Ground                      | 0.6V to +7V  |
|--|--------------|
| V <sub>PP</sub> with Respect to Ground | 0.6V to +14V |
| ESD Protection                         | >2000V       |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE    | V <sub>cc</sub> |
|------------|----------------|-----------------|
| Comm'l     | 0° to +70°C    | +5V ± 5%        |
| Industrial | -40° to +85°C  | +5V ± 10%       |
| Military   | –55° to +125°C | +5V ± 10%       |

#### **DC READ CHARACTERISTICS** Over Operating Range. (See Above)

| SYMBOL          | PARAMETER                             | TEST CONDITI             | MIN      | MAX | UNITS |      |
|-----------------|---------------------------------------|--------------------------|----------|-----|-------|------|
| V <sub>OL</sub> | Output Low Voltage                    | $I_{OL} = 16 \text{ mA}$ |          |     | 0.4   | V    |
| V <sub>OH</sub> | Output High Voltage                   | $I_{OH} = -4 \text{ mA}$ |          | 2.4 |       | v    |
|                 |                                       | Notes 1 and 0            | Comm'l   |     | 30    |      |
| ICC1            | V <sub>CC</sub> Active Current (CMOS) | Notes 1 and 3            | Military |     | 35    | m۸   |
|                 |                                       | Notes 0 and 0            | Comm'l   |     | 40    | IIIA |
| ICC2            | V <sub>CC</sub> Active Current (TTL)  | Notes 2 and 3            | Military |     | 40    |      |
| I <sub>LI</sub> | Input Load Current                    | $V_{IN} = 5.5V$ or Gnd   |          | -10 | 10    | Δ    |
| I <sub>LO</sub> | Output Leakage Current                | $V_{OUT} = 5.5V$ or Gnd  |          | -10 | 10    | μΛ   |

3. Add 3 mA/MHz for A.C. power component.

#### AC READ CHARACTERISTICS Over Operating Range. (See Above)

| DADAMETED                      | OVMDOL           | 57C43B-35 |     | 57C43B-45 |     | 57C43B-55 |     | 57C43B-70 |     | UNITO |
|--------------------------------|------------------|-----------|-----|-----------|-----|-----------|-----|-----------|-----|-------|
| PARAMETER                      | STNBUL           | MIN       | MAX | MIN       | MAX | MIN       | MAX | MIN       | MAX | UNITS |
| Address to Output Delay        | t <sub>ACC</sub> |           | 35  |           | 45  |           | 55  |           | 70  |       |
| CS to Output Delay             | t <sub>CS</sub>  |           | 20  |           | 25  |           | 25  |           | 25  | ne    |
| Output Disable to Output Float | t <sub>DF</sub>  |           | 25  |           | 25  |           | 25  |           | 25  | 113   |
| Address to Output Hold         | t <sub>OH</sub>  | 0         |     | 0         |     | 0         |     | 0         |     |       |

#### AC READ TIMING DIAGRAM



## **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

NOTES:

4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

**TEST LOAD** (High Impedance Test Systems)

#### **TIMING LEVELS**



#### **PROGRAMMING INFORMATION**

## DC CHARACTERISTICS (T\_A = 25 $\pm$ 5°C, V\_{CC} = 5.50V $\pm$ 5%, V\_{PP} = 13.5 $\pm$ 0.5V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                   | UNIT |
|---|-----------------|------|-----------------------|------|
| Input Leakage Current<br>V <sub>IN</sub> = V <sub>CC</sub> or Gnd | ۱ <sub>LI</sub> | -10  | 10                    | μA   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse        | I <sub>PP</sub> |      | 60                    | mA   |
| V <sub>CC</sub> Supply Current (Notes 2 and 3)                    | Icc             |      | 30                    | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                   | v    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> + 0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)     | V <sub>OL</sub> |      | 0.45                  | v    |
| Output High Voltage During Verify $(I_{OH} = -4 \text{ mA})$      | V <sub>OH</sub> | 2.4  |                       | v    |

NOTE: 6. V<sub>PP</sub> must not be greater than 14 volts including overshoot.

## AC CHARACTERISTICS (T\_A = 25 $\pm$ 5°C, V\_{CC} = 5.5V $\pm$ 5%, V\_{PP} = 13.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS         | MIN | ТҮР | MAX | UNIT |
|------------------------------------|-----------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub> | 2   |     |     | μs   |
| Chip Disable Setup Time            | t <sub>DF</sub> |     |     | 30  | ns   |
| Data Setup Time                    | t <sub>DS</sub> | 2   |     |     | μs   |
| Program Pulse Width                | t <sub>PW</sub> | 1   | 3   | 10  | ms   |
| Data Hold Time                     | t <sub>DH</sub> | 2   |     |     | μs   |
| Chip Select Delay                  | t <sub>CS</sub> |     |     | 30  | ns   |
| V <sub>PP</sub> Rise and Fall Time | t <sub>RF</sub> | 1   |     |     | μs   |

NOTE: A single shot programming algorithm should use one 10 ms pulse.

#### PROGRAMMING WAVEFORM



## PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

## **ORDERING INFORMATION**

| PART NUMBER    | SPEED<br>(ns) | PACKAGE<br>TYPE          | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|----------------|---------------|--------------------------|--------------------|-----------------------------------|-----------------------------------|
| WS57C43B-35D   | 35            | 24 Pin CERDIP, 0.6"      | D1                 | Comm'l                            | Standard                          |
| WS57C43B-35J   | 35            | 28 Pin PLDCC             | J3                 | Comm'l                            | Standard                          |
| WS57C43B-35S   | 35            | 24 Pin Plastic DIP, 0.3" | S1                 | Comm'l                            | Standard                          |
| WS57C43B-35T   | 35            | 24 Pin CERDIP, 0.3"      | T1                 | Comm'l                            | Standard                          |
| WS57C43B-45CMB | 45            | 28 Pad CLLCC             | C1                 | Military                          | MIL-STD-883C                      |
| WS57C43B-45D   | 45            | 24 Pin CERDIP, 0.6"      | D1                 | Comm'l                            | Standard                          |
| WS57C43B-45DI  | 45            | 24 Pin CERDIP, 0.6"      | D1                 | Industrial                        | Standard                          |
| WS57C43B-45DMB | 45            | 24 Pin CERDIP, 0.6"      | D1                 | Military                          | MIL-STD-883C                      |
| WS57C43B-45J   | 45            | 28 Pin PLDCC             | J3                 | Comm'l                            | Standard                          |
| WS57C43B-45S   | 45            | 24 Pin Plastic DIP, 0.3" | S1                 | Comm'l                            | Standard                          |
| WS57C43B-45T   | 45            | 24 Pin CERDIP, 0.3"      | T1                 | Comm'l                            | Standard                          |
| WS57C43B-45TI  | 45            | 24 Pin CERDIP, 0.3"      | T1                 | Industrial                        | Standard                          |
| WS57C43B-45TMB | 45            | 24 Pin CERDIP, 0.3"      | T1                 | Military                          | MIL-STD-883C                      |
| WS57C43B-45Y   | 45            | 24 Pin CERDIP, 0.6"      | Y3                 | Comm'l                            | Standard                          |
| WS57C43B-55CMB | 55            | 28 Pad CLLCC             | C1                 | Military                          | MIL-STD-883C                      |
| WS57C43B-55D   | 55            | 24 Pin CERDIP, 0.6"      | D1                 | Comm'l                            | Standard                          |
| WS57C43B-55DMB | 55            | 24 Pin CERDIP, 0.6"      | D1                 | Military                          | MIL-STD-883C                      |
| WS57C43B-55TI  | 55            | 24 Pin CERDIP, 0.3"      | T1                 | Industrial                        | Standard                          |
| WS57C43B-55TMB | 55            | 24 Pin CERDIP, 0.3"      | T1                 | Military                          | MIL-STD-883C                      |
| WS57C43B-55Y   | 55            | 24 Pin CERDIP, 0.6"      | Y3                 | Comm'l                            | Standard                          |
| WS57C43B-70D   | 70            | 24 Pin CERDIP, 0.6"      | D1                 | Comm'l                            | Standard                          |
| WS57C43B-70TMB | 70            | 24 Pin CERDIP, 0.3"      | T1                 | Military                          | MIL-STD-883C                      |

US-





WAFERSCALE INTEGRATION, INC.

WS57C43C ADVANCE INFORMATION

# HIGH SPEED 4K × 8 CMOS PROM/RPROM

#### **KEY FEATURES**

- Ultra-Fast Access Time - 25 ns
- Low Power Consumption
- Fast Programming

- Pin Compatible with AM27S43 and N82S321 Bipolar PROMs
- Immune to Latch-Up — Up to 200 mA
- Available in 300 Mil Dip

#### **GENERAL DESCRIPTION**

The WS57C43C is an extremely HIGH PERFORMANCE 32K UV Erasable Electrically Re-Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which allows it to operate at Bipolar PROM speeds while consuming only 25% of the power required by its Bipolar counterparts.

A further advantage of the WS57C43C over Bipolar PROM devices is the fact that it utilizes a proven EPROM technology. This allows the entire memory array to be tested for switching characteristics and functionality after assembly. Unlike devices which cannot be erased, every WS57C43C is 100% tested with worst case test patterns both before and after assembly.

The WS57C43C is configured in the standard Bipolar PROM pinout which provides an easy upgrade path for systems which are currently using Bipolar PROMs. It also uses the same programming algorithm as its predecessor the WS57C43.

#### **MODE SELECTION**

#### PIN CONFIGURATION



#### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS57C43C-25 | WS57C43C-30 |
|---------------------------|-------------|-------------|
| Address Access Time (Max) | 25 ns       | 30 ns       |
| Output Enable Time (Max)  | 15 ns       | 20 ns       |

#### ABSOLUTE MAXIMUM RATINGS\*

| Storage Temperature        | -65°C to +150°C |
|----------------------------|-----------------|
| Voltage on Any Pin with    |                 |
| Respect to Ground          | 0.6V to +7V     |
| VPP with Respect to Ground | 0.6V to +14V    |
| ESD Protection             | >2000V          |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE    | V <sub>cc</sub> |
|------------|----------------|-----------------|
| Comm'l     | 0° to +70°C    | +5V ± 5%        |
| Industrial | -40° to +85°C  | +5V ± 10%       |
| Military   | -55° to +125°C | +5V ± 10%       |

#### DC READ CHARACTERISTICS Over Operating Range. (See Above)

| SYMBOL          | PARAMETER  | TEST CONDITIONS                 |          | MIN | MAX | UNITS |
|-----------------|--|---------------------------------|----------|-----|-----|-------|
| V <sub>OL</sub> | Output Low Voltage                                     | $I_{OL} = 16 \text{ mA}$        |          |     | 0.4 | v     |
| V <sub>OH</sub> | Output High Voltage                                    | $I_{OH} = -4 \text{ mA}$        |          | 2.4 |     | v     |
|                 | V Active Current (CMOS)                                | Notes 1 and 2                   | Comm'l   |     | 30  |       |
| ICC1            | I <sub>CC1</sub> V <sub>CC</sub> Active Current (CMOS) | Notes 1 and 5                   | Military |     | 35  | m۸    |
| 1               | V( Asting Original (TTL)                               | Notoo 2 and 2                   | Comm'l   |     | 40  |       |
| ICC2            | V <sub>CC</sub> Active Current (TTL)                   | Notes 2 and 3                   | Military |     | 40  |       |
| I <sub>LI</sub> | Input Load Current                                     | $V_{IN} = 5.5V$ or Gnd          |          | -10 | 10  | Δ     |
| ILO             | Output Leakage Current                                 | $V_{OUT} = 5.5V \text{ or Gnd}$ |          | -10 | 10  | μΛ    |

NOTES: 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 3. Ad 2. TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V.

3. Add 3 mA/MHz for A.C. power component.

#### AC READ CHARACTERISTICS Over Operating Range. (See Above)

| PARAMETER                      | SYMBOL           | WS57C43C-25 |     | WS57C43C-30 |     |       |  |
|--------------------------------|------------------|-------------|-----|-------------|-----|-------|--|
|                                | STMBOL           | MIN         | MAX | MIN         | MAX | UNITS |  |
| Address to Output Delay        | t <sub>ACC</sub> |             | 25  |             | 30  |       |  |
| CS to Output Delay             | t <sub>CS</sub>  |             | 15  |             | 20  | ne    |  |
| Output Disable to Output Float | t <sub>DF</sub>  |             | 20  |             | 25  | 115   |  |
| Address to Output Hold         | t <sub>он</sub>  | 0           |     | 0           |     |       |  |

#### AC READ TIMING DIAGRAM



## **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

NOTES: 4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

**TEST LOAD** (High Impedance Test Systems)

#### TIMING LEVELS



#### **PROGRAMMING INFORMATION**

## DC CHARACTERISTICS (T\_A = 25 $\pm$ 5°C, V\_{CC} = 5.50V $\pm$ 5%, V\_{PP} = 13.5 $\pm$ 0.5V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                | UNIT |
|---|-----------------|------|--------------------|------|
| Input Leakage Current<br>V <sub>IN</sub> = V <sub>CC</sub> or Gnd | I <sub>LI</sub> | -10  | 10                 | μA   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse        | I <sub>PP</sub> |      | 60                 | mA   |
| V <sub>CC</sub> Supply Current (Notes 2 and 3)                    | I <sub>CC</sub> |      | 30                 | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | $V_{\rm CC} + 0.3$ | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)     | V <sub>OL</sub> |      | 0.45               | v    |
| Output High Voltage During Verify $(I_{OH} = -4 \text{ mA})$      | V <sub>OH</sub> | 2.4  |                    | v    |

NOTE: 6. V<sub>PP</sub> must not be greater than 14 volts including overshoot.

## AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.5V $\pm$ 5%, V<sub>PP</sub> = 13.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS         | MIN | ТҮР | MAX | UNIT |
|------------------------------------|-----------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub> | 2   |     |     | μs   |
| Chip Disable Setup Time            | t <sub>DF</sub> |     |     | 30  | ns   |
| Data Setup Time                    | t <sub>DS</sub> | 2   |     |     | μs   |
| Program Pulse Width                | t <sub>PW</sub> | 1   | 3   | 10  | ms   |
| Data Hold Time                     | t <sub>DH</sub> | 2   |     |     | μs   |
| Chip Select Delay                  | t <sub>CS</sub> |     |     | 30  | ns   |
| V <sub>PP</sub> Rise and Fall Time | t <sub>RF</sub> | 1   |     |     | μs   |

NOTE: A single shot programming algorithm should use one 10 ms pulse.

#### **PROGRAMMING WAVEFORM**





WAFERSCALE INTEGRATION, INC.

## HIGH-SPEED 2K × 8 REGISTERED CMOS PROM/RPROM

#### **KEY FEATURES**

- Ultra-Fast Access Time
  - 25 ns Setup
  - 12 ns Clock to Output
- Low Power Consumption
- Fast Programming
- Programmable Synchronous or Asynchronous Output Enable

- DESC SMD Nos. 5962-88735/5962-87529
- Pin Compatible with AM27S45 and CY7C245
- Immune to Latch-Up — Up to 200 mA
- ESD Protection Exceeds 2000V
- Programmable Asynchronous Initialize Register

#### **GENERAL DESCRIPTION**

The WS57C45 is an extremely HIGH PERFORMANCE 16K UV Erasable Registered CMOS RPROM. It is a direct drop-in replacement for such devices as the AM27S45 and CY7C245.

To meet the requirements of systems which execute and fetch instructions simultaneously, an 8-bit parallel data register has been provided at the output which allows RPROM data to be stored while other data is being addressed.

An asynchronous initialization feature has been provided which enables a user programmable 2049th word to be placed on the outputs independent of the system clock. This feature can be used to force an initialize word or provide a preset or clear function.

A further advantage of the WS57C45 over Bipolar PROM devices is the fact that it utilizes a proven EPROM technology. This enables the entire memory array to be tested for switching characteristics and functionality after assembly. Unlike devices which cannot be erased, every WS57C45 RPROM is 100% tested with worst case test patterns both before and after assembly.

## PIN CONFIGURATION



#### **PRODUCT SELECTION GUIDE**

| PARAMETER             | WS57C45-25 | WS57C45-35 | WS57C45-45 |
|-----------------------|------------|------------|------------|
| Set Up Time (Max)     | 25 ns      | 35 ns      | 45 ns      |
| Clock to Output (Max) | 12 ns      | 15 ns      | 25 ns      |

#### **ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature .....-65°C to +150°C Voltage on Any Pin with

| Respect to GND          | 0.6V to +7V  |
|-------------------------|--------------|
| VPP with Respect to GND | 0.6V to +14V |
| ESD Protection          | >2000V       |

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE    | V <sub>cc</sub>  |
|------------|----------------|------------------|
| Comm'l     | 0° to +70°C    | +5V ± 5%         |
| Industrial | -40° to +85°C  | +5 <u>+</u> 10%  |
| Military   | -55° to +125°C | +5V <u>+</u> 10% |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### DC READ CHARACTERISTICS Over Operating Range. (See Above)

| SYMBOL          | PARAMETER                             | TEST CONDITIONS          |                        | MIN      | MAX | UNITS |       |
|-----------------|---------------------------------------|--------------------------|------------------------|----------|-----|-------|-------|
| V <sub>OL</sub> | Output Low Voltage                    | $I_{OL} = 16 \text{ mA}$ |                        |          | 0.4 | v     |       |
| V <sub>OH</sub> | Output High Voltage                   | $I_{OH} = -4 \text{ mA}$ |                        | 2.4      |     | v     |       |
|                 |                                       | Notes 1 and 0            | Comm'l                 |          | 20  |       |       |
| ICC1            | V <sub>CC</sub> Active Current (CMOS) | Notes 1 and 3            | Notes 1 and 3 Military | Military |     | 30    | m∆    |
| 1               |                                       |                          | Notes 0 and 0          | Comm'l   |     | 25    | 110 ( |
| ICC2            | V <sub>CC</sub> Active Current (TTL)  | Notes 2 and 3            | Military               |          | 35  |       |       |
| l <sub>LI</sub> | Input Load Current                    | $V_{IN} = 5.5V$ or Gnd   |                        | -10      | 10  | ۸     |       |
| I <sub>LO</sub> | Output Leakage Current                | $V_{OUT} = 5.5V$ or Gnd  |                        | -10      | 10  | μΑ    |       |

**NOTES:** 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 2. TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V.

3. Add 2 mA/MHz for A.C. power component.

4. This parameter is only sampled and is not 100% tested.

#### CAPACITANCE<sup>(4)</sup>

| PARAMETERS       | DESCRIPTION        | TEST CONDITIONS                          | MAX | UNITS      |
|------------------|--------------------|--|-----|------------|
| C <sub>IN</sub>  | Input Capacitance  | $T_{A} = 25^{\circ}C, f = 1 \text{ MHz}$ | 5   | ~ <b>F</b> |
| C <sub>OUT</sub> | Output Capacitance | $V_{CC} = 5.0V$                          | 8   | рг         |

#### AC READ CHARACTERISTICS Over Operating Range. (See Above)

| DADAMETED                            | OVMDOL            | WS57C45-25 |     | WS57C45-35 |     | WS57C45-45 |     |       |
|--------------------------------------|-------------------|------------|-----|------------|-----|------------|-----|-------|
| PARAMETER                            | SYMBOL            | MIN        | МАХ | MIN        | MAX | MIN        | MAX | UNITS |
| Address Setup to Clock HIGH          | t <sub>SA</sub>   | 25         |     | 35         |     | 45         |     |       |
| Address Hold From Clock HIGH         | t <sub>HA</sub>   | 0          |     | 0          |     | 0          |     |       |
| Clock HIGH to Valid Output           | t <sub>co</sub>   |            | 12  |            | 15  |            | 25  |       |
| Clock Pulse Width                    | t <sub>PWC</sub>  | 15         |     | 20         |     | 20         |     |       |
| OE <sub>S</sub> Setup to Clock HIGH  | t <sub>SOES</sub> | 12         |     | 15         |     | 15         |     |       |
| OE <sub>s</sub> Hold From Clock HIGH | t <sub>HOES</sub> | 5          |     | 5          |     | 5          |     | ne    |
| Delay From INIT to Valid Output      | t <sub>DI</sub>   |            | 20  |            | 20  |            | 35  | 115   |
| <b>INIT</b> Recovery to Clock HIGH   | t <sub>RI</sub>   | 15         |     | 20         |     | 20         |     |       |
| INIT Pulse Width                     | t <sub>PWI</sub>  | 15         |     | 20         |     | 25         |     |       |
| Active Output From Clock HIGH        | t <sub>LZC</sub>  |            | 15  |            | 20  |            | 30  |       |
| Inactive O tput From Clock HIGH      | t <sub>HZC</sub>  |            | 15  |            | 20  |            | 30  |       |
| Active Output From OE LOW            | t <sub>LZOE</sub> |            | 15  |            | 20  |            | 30  |       |
| Inactive Output From OE HIGH         | t <sub>HZOE</sub> |            | 15  |            | 20  |            | 30  |       |

### **BLOCK DIAGRAM**



### TEST LOAD (High Impedance Test Systems)

# TIMING LEVELS



Input Levels: 0 and 3V Reference Levels: 0.8 and 2.0V

## AC READ TIMING DIAGRAM





## FUNCTIONAL DESCRIPTION

The WS57C45 is an electrically programmable read only memory produced with WSI's patented high-performance self-aligned split-gate CMOS EPROM technology. It is organized as  $2048 \times 8$  bits and is pin-for-pin compatible with bipolar TTL fuse link PROMs. The WS57C45 includes a D-type 8-bit data register on-chip which reduces the complexity and cost of microprogrammed pipelined systems where PROM data is held temporarily in a register. The circuit features a programmable synchronous ( $\overline{OE}_{S}$ ) or asynchronous ( $\overline{OE}$ ) output enable and asynchronous initialization ( $\overline{INIT}$ ).

The programmed state of the enable pin  $(\overline{OE_S} \text{ or } \overline{OE})$  will dictate the state of the outputs at power up. If  $\overline{OE_S}$  has been programmed, the outputs will be in the OFF or high impedance state. If  $\overline{OE}$  has been programmed, the outputs will be OFF or high impedance only if the  $\overline{OE}$  input is HIGH. Data is read by applying the address to inputs  $A_{10}$ - $A_0$  and a LOW to the enable input. The data is retrieved and loaded into the master section of the 8-bit data register during the address set-up time. The data is transferred to the slave output of the data register at the next LOW to HIGH clock (CP) transition. Then the output buffers present the data on the outputs ( $0_7$ - $0_0$ ).

When using the asynchronous enable  $(\overline{OE})$ , the output buffers may be disabled at any time by switching the enable input to a logic HIGH. They may be re-enabled by switching the enable to a logic LOW.

When using the synchronous enable  $(\overline{OE_S})$ , the outputs revert to a high impedance or OFF state at the next positive clock edge following the  $\overline{OE_S}$  input transition to a HIGH state. The output will revert to the active state following a positive clock edge when the  $\overline{OE_S}$  input is at a LOW state. The address and synchronous enable inputs are free to change following a positive clock edge since the output will not change until the next low to high clock transition. This enables accessing the next data location while previously addressed data is present on the outputs.

To avoid race conditions and simplify system timing, the 8-bit edge triggered data register clock is derived directly from the system clock.

The WS57C45 has an asynchronous initialize input (INIT). This function can be used during power-up and time-out periods to implement functions such as a start address or initialized bus control word. The INIT input enables the contents of a 2049th 8-bit word to be loaded directly into the output data register. The INIT input can be used to load any 8-bit data pattern into the register since each bit is programmable by the user. When unprogrammed, activating INIT will result in clearing the register (outputs LOW). When all bits are programmed, activating INIT results in PRESETting the register (outputs HIGH).

When activated LOW, the  $\overline{\text{INIT}}$  input results in an immediate load of the 2049th word into both the master and slave sections of the output register. This is independent of any other input including the clock (CP) input. The initialize data will be present at the outputs after the asynchronous enable ( $\overline{\text{OE}}$ ) is taken to a LOW state.

#### **Programming Information**

Apply power to the WS57C45 for normal read mode operation with CP/ $\overline{PGM}$ ,  $\overline{OE}/\overline{OE}_S$  and  $\overline{INIT}/V_{PP}$  at  $V_{IH}$ . Then take  $\overline{INIT}/V_{PP}$  to  $V_{PP}$ . The part is then in the program inhibit mode operation and the output lines are in a high impedance state. Refer to figure 5. As shown in figure 5, address, program and verify one byte of data. Repeat this sequence for each location to be programmed.

When intelligent programming is used, the program pulse width is 1 ms in length. Each address location is programmed and verified until it verifies correctly up to and including 5 times. After the location verifies, an additional programming pulse should be applied that is X1 times in duration of the sum of the previous programming pulses before proceeding on to the next address and repeating the process.

#### Initialization Byte Programming

The WS57C45 has a 2049th byte of data that can be used to initialize the value of the data register. This byte contains the value "0" when it is shipped from the factory. The user must program the 2049th byte with a value other than "0" for data register initialization if that value is not desired. Except for the following details, the user may program the 2049th byte in the same manner as the other 2048 bytes. First, since all 2048 addresses are used up, a super voltage address feature is used to enable an additional address. The actual address includes V<sub>PP</sub> on A<sub>1</sub> and V<sub>IL</sub> on A<sub>2</sub>. Refer to the Mode Selection table. The programming and verification of the Initial Byte is accomplished operationally by performing an initialize function.

Uli

2-22

#### Synchronous Enable Programming

The WS57C45 contains both a synchronous and asynchronous enable feature. The part is delivered configured in the asynchronous mode and only requires alteration if the synchronous mode is required. This is accomplished by programming an on-chip EPROM cell. Similar to the Initial Byte, this function is enabled and addressed by using a super voltage. Referring to the Mode Selection table,  $V_{PP}$  is applied to  $A_1$  followed by  $V_{IH}$  applied to  $A_2$ . This procedure addresses the EPROM cell that programs the synchronous enable feature. The EPROM cell is programmed with a 10 ms program pulse on CP/PGM. It does not require any data since there is no selection as to how synchronous enable may be programmed, only if it is to be programmed.

#### Synchronous Enable Verification

The WS57C45's synchronous enable function is verified operationally. Apply power for read operation with  $\overline{OE}/\overline{OE}_S$  and  $\overline{INIT}/V_{PP}$  at  $V_{IH}$  and take the clock (CP/PGM) from  $V_{IL}$  to  $V_{IH}$ . The output data bus should be in a high impedance state. Next take  $\overline{OE}/\overline{OE}_S$  to  $V_{IL}$ . The outputs will remain in the high impedance state. Take the clock (CP/PGM) from  $V_{IL}$  to  $V_{IH}$  and the outputs will now contain the data that is present. Take  $\overline{OE}/\overline{OE}_S$  to  $V_{IH}$ . The output should remain driven. Clocking CP/PGM once more from  $V_{IL}$  to  $V_{IH}$  should place the outputs again in a high impedance state.

#### Blank Check

Upon delivery from WaferScale Integration, Inc. or after each erasure (see Erasure section), the WS57C45 has all 2048 bytes in the '0' state. ''1's'' are loaded into the WS57C45 through the procedure of programming.

| MODE                | READ OR OUTPUT DISABLE      | A <sub>2</sub> | CP/PGM          | (OE/OE <sub>s</sub> )/VFY | ÎNIT/V <sub>PP</sub> | <b>A</b> <sub>1</sub> | OUTPUTS  |
|---------------------|-----------------------------|----------------|-----------------|---------------------------|----------------------|-----------------------|----------|
| Read <sup>(6)</sup> |                             | X              | Х               | V <sub>IL</sub>           | V <sub>IH</sub>      | X                     | Data Out |
| Output D            | Disable                     | Х              | Х               | V <sub>IH</sub>           | V <sub>IH</sub>      | Х                     | High Z   |
| Program             | (5,7)                       | X              | V <sub>IL</sub> | V <sub>IH</sub>           | V <sub>PP</sub>      | Х                     | Data In  |
| Program             | Verify <sup>(5,7)</sup>     | Х              | V <sub>IH</sub> | V <sub>IL</sub>           | V <sub>PP</sub>      | Х                     | Data Out |
| Program             | Inhibit <sup>(5,7)</sup>    | Х              | V <sub>IH</sub> | V <sub>IH</sub>           | V <sub>PP</sub>      | X                     | High Z   |
| Intelligen          | t Program <sup>(5,7)</sup>  | X              | V <sub>IL</sub> | V <sub>IH</sub>           | V <sub>PP</sub>      | Х                     | Data In  |
| Program             | Synch Enable <sup>(7)</sup> | VIH            | V <sub>IL</sub> | V <sub>IH</sub>           | V <sub>PP</sub>      | V <sub>PP</sub>       | High Z   |
| Program             | Initial Byte <sup>(7)</sup> | VIL            | V <sub>IL</sub> | V <sub>IH</sub>           | V <sub>PP</sub>      | V <sub>PP</sub>       | Data In  |
| Blank Ch            | neck                        | X              | V <sub>PP</sub> | V <sub>IH</sub>           | V <sub>IL</sub>      | X                     | Zeros    |

us

#### MODE SELECTION

NOTES:

5.  $X = \text{Don't care but not to exceed } V_{PP}$ .

6 During read operation, the output latches are loaded on a "0" to "1" transition of CP.

7 During programming and verification, all unspecified pins to be at  $\ensuremath{V_{\text{IL}}}\xspace$ 



#### FIGURE 5. PROM PROGRAMMING WAVEFORMS





FIGURE 7. PROGRAM SYNCHRONOUS ENABLE



#### **PROGRAMMING INFORMATION**

## DC CHARACTERISTICS (T\_A = 25 $\pm$ 5°C, V\_{CC} = 5.50V $\pm$ 5%, V\_{PP} = 13.5 $\pm$ 0.5V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>V <sub>IN</sub> = V <sub>CC</sub> or Gnd | I <sub>LI</sub> | -10  | 10                   | μA   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse        | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current                                    | Icc             |      | 25                   | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)     | V <sub>OL</sub> |      | 0.45                 | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)    | V <sub>OH</sub> | 2.4  |                      | v    |

NOTE: 8. V<sub>PP</sub> must not be greater than 14 volts including overshoot

## AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.50V $\pm$ 5%, V<sub>PP</sub> = 13.5 $\pm$ 0.5V)

| PARAMETER                       | DESCRIPTION                        | MIN | MAX | UNITS |
|---------------------------------|------------------------------------|-----|-----|-------|
| t <sub>PW</sub>                 | Programming Pulse Width            | 0.1 | 10  | ms    |
| t <sub>AS</sub>                 | Address Setup Time                 | 1.0 |     | μs    |
| t <sub>DS</sub>                 | Data Setup Time                    | 1.0 |     | μs    |
| t <sub>AH</sub>                 | Address Hold Time                  | 1.0 |     | μs    |
| t <sub>DH</sub>                 | Data Hold Time                     | 1.0 |     | μs    |
| t <sub>R</sub> , t <sub>F</sub> | V <sub>PP</sub> Rise and Fall Time | 1.0 |     | μs    |
| t <sub>VD</sub>                 | Delay to VFY                       | 1.0 |     | μS    |
| t <sub>VP</sub>                 | VFY Pulse Width                    | 2.0 |     | μs    |
| t <sub>DV</sub>                 | VFY Data Valid                     |     | 1.0 | μS    |
| t <sub>DZ</sub>                 | VFY HIGH to High Z                 |     | 1.0 | μs    |

## PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

## ORDERING INFORMATION

| PART NUMBER   | SPEED<br>(ns) | PACKAGE<br>TYPE          | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |  |
|---------------|---------------|--------------------------|--------------------|-----------------------------------|-----------------------------------|--|
| WS57C45-25T   | 25            | 24 Pin CERDIP, 0.3"      | T1                 | Comm'l                            | Standard                          |  |
| WS57C45-35CMB | 35            | 28 pad CLLCC             | C1                 | Military                          | MIL-STD-883C                      |  |
| WS57C45-35FMB | 35            | 24 Pin Ceramic Flatpack  | F1                 | Military                          | MIL-STD-883C                      |  |
| WS57C45-35S   | 35            | 24 Pin Plastic Dip, 0.3" | S1                 | Comm'l                            | Standard                          |  |
| WS57C45-35T   | 35            | 24 Pin CERDIP, 0.3"      | T1                 | Comm'l                            | Standard                          |  |
| WS57C45-35TMB | 35            | 24 Pin CERDIP, 0.3"      | T1                 | Military                          | MIL-STD-883C                      |  |
| WS57C45-45KMB | 45            | 24 Pin CERDIP, 0.3"      | K1                 | Military                          | MIL-STD-883C                      |  |
| WS57C45-45TMB | 45            | 24 Pin CERDIP, 0.3"      | T1                 | Military                          | MIL-STD-883C                      |  |





WAFERSCALE INTEGRATION, INC.

# HIGH SPEED 8K × 8 CMOS PROM/RPROM

#### **KEY FEATURES**

- Ultra-Fast Access Time
   \_ 35 ns
- Low Power Consumption
- Fast Programming
- DESC SMD 5962-87515

- Pin Compatible with AM27S49 and MB7144 Bipolar PROMs
- Immune to Latch-Up — Up to 200 mA
- ESD Protection Exceeds 2000V

#### **GENERAL DESCRIPTION**

The WS57C49B is an extremely HIGH PERFORMANCE 64K UV Erasable Electrically Re-Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which allows it to operate at Bipolar PROM speeds while consuming only 25% of the power required by its Bipolar counterparts.

A further advantage of the WS57C49B over Bipolar PROM devices is the fact that it utilizes a proven EPROM technology. This allows the entire memory array to be tested for switching characteristics and functionality after assembly. Unlike devices which cannot be erased, every WS57C49B is 100% tested with worst case test patterns both before and after assembly.

A unique feature of the WS57C49B is a designed-in output hold from address change. This allows the WS57C49B to be run at a cycle time equal to the address access time. While addresses are changing, output data is held long enough to be latched into external circuitry.

The WS57C49B is configured in the standard Bipolar PROM pinout which provides an easy upgrade path for systems which are currently using Bipolar PROMs.

#### **MODE SELECTION**

#### PIN CONFIGURATION



#### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS57C49B-35 | WS57C49B-45 | WS57C49B-55 | WS57C49B-70 |
|---------------------------|-------------|-------------|-------------|-------------|
| Address Access Time (Max) | 35 ns       | 45 ns       | 55 ns       | 70 ns       |
| Output Enable Time (Max)  | 20 ns       | 25 ns       | 25 ns       | 25 ns       |
### ABSOLUTE MAXIMUM RATINGS\*

| Storage Temperature     | -65°C to | o +150℃ |
|-------------------------|----------|---------|
| Voltage on Any Pin with |          |         |

| Respect to Ground          | –0.6V to +7V |
|----------------------------|--------------|
| VPP with Respect to Ground | 0.6V to +14V |
| ESD Protection             | >2000V       |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

### **OPERATING RANGE**

| RANGE      | TEMPERATURE    | V <sub>cc</sub> |
|------------|----------------|-----------------|
| Comm'l     | 0° to +70°C    | +5V ± 5%        |
| Industrial | -40° to +85°C  | +5V ± 10%       |
| Military   | -55° to +125°C | +5V ± 10%       |

### **DC READ CHARACTERISTICS** Over Operating Range. (See Above)

| SYMBOL          | PARAMETER                             | TEST CONDITIONS                |          | MIN | MAX | UNITS |
|-----------------|---------------------------------------|--------------------------------|----------|-----|-----|-------|
| V <sub>OL</sub> | Output Low Voltage                    | $I_{OL} = 16 \text{ mA}$       |          |     | 0.4 | v     |
| V <sub>OH</sub> | Output High Voltage                   | $I_{OH} = -4 \text{ mA}$       |          | 2.4 |     | v     |
|                 | V Active Current (CMOS)               | Notos 1 and 2                  | Comm'l   |     | 30  |       |
| ICC1            | V <sub>CC</sub> Active Current (CMOS) | Notes 1 and 3                  | Military |     | 35  | m۵    |
|                 | V Active Current (TTL)                | Natas 0 and 0                  | Comm'l   |     | 40  | 1114  |
| ICC2            | V <sub>CC</sub> Active Current (TTL)  | Notes 2 and 3                  | Military |     | 40  |       |
| Ι <sub>LI</sub> | Input Load Current                    | $V_{IN} = 5.5V \text{ or Gnd}$ |          | -10 | 10  | Δ     |
| I <sub>LO</sub> | Output Leakage Current                | $V_{OUT} = 5.5V$ or Gnd        |          | -10 | 10  | μΛ    |

#### AC READ CHARACTERISTICS Over Operating Range. (See Above)

| DADAMETED                      | OVMDOL           | 57C4 | 9B-35 | 57C4 | 9 <b>B</b> -45 | 57C4 | 9 <b>B-</b> 55 | 57C4 | 9B-70 |       |
|--------------------------------|------------------|------|-------|------|----------------|------|----------------|------|-------|-------|
| PARAMETER                      | STMBUL           | MIN  | MAX   | MIN  | MAX            | MIN  | MAX            | MIN  | MAX   | UNITS |
| Address to Output Delay        | t <sub>ACC</sub> |      | 35    |      | 45             |      | 55             |      | 70    |       |
| CS to Output Delay             | t <sub>CS</sub>  |      | 20    |      | 25             |      | 25             |      | 25    | ne    |
| Output Disable to Output Float | t <sub>DF</sub>  |      | 25    |      | 25             |      | 25             |      | 25    | 113   |
| Address to Output Hold         | t <sub>OH</sub>  | 0    |       | 0    |                | 0    |                | 0    |       |       |

### AC READ TIMING DIAGRAM



# **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

-005-

NOTES: 4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

## **TEST LOAD** (High Impedance Test Systems)

### TIMING LEVELS



Input Levels: 0 and 3V Reference Levels: 1.5V

### **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T\_A = 25  $\pm$  5°C, V\_{CC} = 5.50V  $\pm$  5%, V\_{PP} = 13.5  $\pm$  0.5V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                   | UNIT |
|---|-----------------|------|-----------------------|------|
| Input Leakage Current<br>V <sub>IN</sub> = V <sub>CC</sub> or Gnd | l <sub>Li</sub> | -10  | 10                    | μΑ   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse        | I <sub>PP</sub> |      | 60                    | mA   |
| V <sub>CC</sub> Supply Current                                    | I <sub>CC</sub> |      | 35                    | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                   | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> + 0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)     | V <sub>OL</sub> |      | 0.45                  | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)    | V <sub>OH</sub> | 2.4  |                       | v    |

NOTE: 6  $V_{\rm PP}$  must not be greater than 14 volts including overshoot.

# AC CHARACTERISTICS (T\_A = 25 $\pm$ 5°C, V\_{CC} = 5.5V $\pm$ 5%, V\_{PP} = 13.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS         | MIN | ТҮР | MAX | UNIT |
|------------------------------------|-----------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub> | 2   |     |     | μs   |
| Chip Disable Setup Time            | t <sub>DF</sub> |     |     | 30  | ns   |
| Data Setup Time                    | t <sub>DS</sub> | 2   |     |     | μs   |
| Program Pulse Width                | t <sub>PW</sub> | 1   | 3   | 10  | ms   |
| Data Hold Time                     | t <sub>DH</sub> | 2   |     |     | μs   |
| Chip Select Delay                  | t <sub>CS</sub> |     |     | 30  | ns   |
| V <sub>PP</sub> Rise and Fall Time | t <sub>RF</sub> | 1   |     |     | μs   |

NOTE: A single shot programming algorithm should use one 10 ms pulse.

### PROGRAMMING WAVEFORM



## PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

## **ORDERING INFORMATION**

| PART NUMBER    | SPEED<br>(ns) | PACKAGE<br>TYPE          | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|----------------|---------------|--------------------------|--------------------|-----------------------------------|-----------------------------------|
| WS57C49B-35D   | 35            | 24 Pin CERDIP, 0.6"      | D1                 | Comm'l                            | Standard                          |
| WS57C49B-35J   | 35            | 28 Pin PLDCC             | J3                 | Comm'l                            | Standard                          |
| WS57C49B-35P   | 35            | 24 Pin Plastic DIP, 0.6" | P2                 | Comm'l                            | Standard                          |
| WS57C49B-35T   | 35            | 24 Pin CERDIP, 0.3"      | T1                 | Comm'l                            | Standard                          |
| WS57C49B-45CMB | 45            | 28 Pad CLLCC             | C1                 | Military                          | MIL-STD-883C                      |
| WS57C49B-45D   | 45            | 24 Pin CERDIP, 0.6"      | D1                 | Comm'l                            | Standard                          |
| WS57C49B-45DI  | 45            | 24 Pin CERDIP, 0.6"      | D1                 | Industrial                        | Standard                          |
| WS57C49B-45DMB | 45            | 24 Pin CERDIP, 0.6"      | D1                 | Military                          | MIL-STD-883C                      |
| WS57C49B-45J   | 45            | 28 Pin PLDCC             | J3                 | Comm'l                            | Standard                          |
| WS57C49B-45P   | 45            | 24 Pin Plastic DIP, 0.6" | P2                 | Comm'l                            | Standard                          |
| WS57C49B-45S   | 45            | 24 Pin Plastic DIP, 0.3" | S1                 | Comm'l                            | Standard                          |
| WS57C49B-45T   | 45            | 24 Pin CERDIP, 0.3"      | T1                 | Comm'l                            | Standard                          |
| WS57C49B-45TI  | 45            | 24 Pin CERDIP, 0.3"      | T1                 | Industrial                        | Standard                          |
| WS57C49B-45TMB | 45            | 24 Pin CERDIP, 0.3"      | T1                 | Military                          | MIL-STD-883C                      |
| WS57C49B-55CMB | 55            | 28 Pad CLLCC             | C1                 | Military                          | STD-MIL-883C                      |
| WS57C49B-55D   | 55            | 24 Pin CERDIP, 0.6"      | D1                 | Comm'i                            | Standard                          |
| WS57C49B-55DMB | 55            | 24 Pin CERDIP, 0.6"      | D1                 | Military                          | MIL-STD-883C                      |
| WS57C49B-55FMB | 55            | 24 Pin Ceramic Flatpack  | F1                 | Military                          | MIL-STD-883C                      |
| WS57C49B-55T   | 55            | 24 Pin CERDIP, 0.3"      | T1                 | Comm'l                            | Standard                          |
| WS57C49B-55TMB | 55            | 24 Pin CERDIP, 0.3"      | T1                 | Military                          | MIL-STD-883C                      |
| WS57C49B-70CMB | 70            | 28 Pad CLLCC             | C1                 | Military                          | MIL-STD-883C                      |
| WS57C49B-70D   | 70            | 24 Pin CERDIP, 0.6"      | D1                 | Comm'l                            | Standard                          |
| WS57C49B-70DMB | 70            | 24 Pin CERDIP, 0.6"      | D1                 | Military                          | MIL-STD-883C                      |
| WS57C49B-70T   | 70            | 24 Pin CERDIP, 0.3"      | T1                 | Comm'l                            | Standard                          |
| WS57C49B-70TMB | 70            | 24 Pin CERDIP, 0.3"      | T1                 | Military                          | MIL-STD-883C                      |

2

.

-772



WS57C49C ADVANCE INFORMATION

# HIGH SPEED 8K × 8 CMOS PROM/RPROM

### **KEY FEATURES**

- Ultra-Fast Access Time
  \_ 25 ns
- Low Power Consumption
- Fast Programming
- DESC SMD 5962-87515

- Pin Compatible with AM27S49 and MB7144 Bipolar PROMs
- Immune to Latch-Up — Up to 200 mA
- ESD Protection Exceeds 2000V

### **GENERAL DESCRIPTION**

The WS57C49C is an extremely HIGH PERFORMANCE 64K UV Erasable Electrically Re-Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which allows it to operate at Bipolar PROM speeds while consuming only 25% of the power required by its Bipolar counterparts.

A further advantage of the WS57C49C over Bipolar PROM devices is the fact that it utilizes a proven EPROM technology. This allows the entire memory array to be tested for switching characteristics and functionality after assembly. Unlike devices which cannot be erased, every WS57C49C is 100% tested with worst case test patterns both before and after assembly.

A unique feature of the WS57C49C is a designed-in output hold from address change. This allows the WS57C49C to be run at a cycle time equal to the address access time. While addresses are changing, output data is held long enough to be latched into external circuitry.

The WS57C49C is configured in the standard Bipolar PROM pinout which provides an easy upgrade path for systems which are currently using Bipolar PROMs.

### **MODE SELECTION**

### PIN CONFIGURATION





### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS57C49C-25 | WS57C49C-30 |
|---------------------------|-------------|-------------|
| Address Access Time (Max) | 25 ns       | 30 ns       |
| Output Enable Time (Max)  | 15 ns       | 20 ns       |

### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature                    | -65°C to +150°C |
|--|-----------------|
| Voltage on Any Pin with                |                 |
| Respect to Ground                      | 0.6V to +7V     |
| V <sub>PP</sub> with Respect to Ground | 0.6V to +14V    |
| ESD Protection                         | >2000V          |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

### **OPERATING RANGE**

| RANGE      | TEMPERATURE    | V <sub>cc</sub> |
|------------|----------------|-----------------|
| Comm'l     | 0° to +70°C    | +5V ± 5%        |
| Industrial | -40° to +85°C  | +5V ± 10%       |
| Military   | -55° to +125°C | +5V ± 10%       |

#### **DC READ CHARACTERISTICS** Over Operating Range. (See Above)

| SYMBOL           | PARAMETER                             | TEST CONDITION                  | MIN      | MAX | UNITS |            |
|------------------|---------------------------------------|---------------------------------|----------|-----|-------|------------|
| V <sub>OL</sub>  | Output Low Voltage                    | l <sub>OL</sub> = 16 mA         |          |     | 0.4   | v          |
| V <sub>OH</sub>  | Output High Voltage                   | $I_{OH} = -4 \text{ mA}$        |          | 2.4 |       | v          |
| I <sub>CC1</sub> | V <sub>CC</sub> Active Current (CMOS) | Notae 1 and 2                   | Comm'l   |     | 30    | <b>m</b> 4 |
|                  |                                       | Notes 1 and 3                   | Military |     | 35    |            |
|                  | V( Active Overcet (TTL)               | Notes 0 and 0                   | Comm'l   |     | 40    |            |
| ICC2             | V <sub>CC</sub> Active Current (11L)  | Notes 2 and 3                   | Military |     | 40    |            |
| ۱ <sub>LI</sub>  | Input Load Current                    | $V_{IN} = 5.5V \text{ or Gnd}$  |          | -10 | 10    | Δ          |
| ILO              | Output Leakage Current                | $V_{OUT} = 5.5V \text{ or Gnd}$ |          | -10 | 10    | μΛ         |

NOTES: 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 2. TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V.

3. Add 3 mA/MHz for A.C. power component.

### AC READ CHARACTERISTICS Over Operating Range. (See Above)

| DADAMETED                      | OVMDOL           | WS57C49C-25 |     | WS570 |     |       |
|--------------------------------|------------------|-------------|-----|-------|-----|-------|
| PARAMETER                      | SYMBOL           | MIN         | MAX | MIN   | MAX | UNITS |
| Address to Output Delay        | t <sub>ACC</sub> |             | 25  |       | 30  |       |
| CS to Output Delay             | t <sub>CS</sub>  |             | 15  |       | 20  | ne    |
| Output Disable to Output Float | t <sub>DF</sub>  |             | 20  |       | 25  |       |
| Address to Output Hold         | t <sub>он</sub>  | 0           |     | 0     |     |       |

### AC READ TIMING DIAGRAM



# **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

NOTES: 4 This parameter is only sampled and is not 100% tested

5 Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

**TEST LOAD** (High Impedance Test Systems)

TIMING LEVELS



### **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T\_A = 25  $\pm$  5°C, V\_{CC} = 5.50V  $\pm$  5%, V\_{PP} = 13.5  $\pm$  0.5V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                   | UNIT |
|---|-----------------|------|-----------------------|------|
| Input Leakage Current<br>V <sub>IN</sub> = V <sub>CC</sub> or Gnd | I <sub>LI</sub> | -10  | 10                    | μA   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse        | I <sub>PP</sub> |      | 60                    | mA   |
| V <sub>CC</sub> Supply Current                                    | I <sub>CC</sub> |      | 35                    | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                   | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> + 0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)     | V <sub>OL</sub> |      | 0.45                  | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)    | V <sub>OH</sub> | 2.4  |                       | v    |

NOTE: 6.  $V_{PP}$  must not be greater than 14 volts including overshoot.

# AC CHARACTERISTICS (T\_A = 25 $\pm$ 5°C, V\_{CC} = 5.5V $\pm$ 5%, V\_{PP} = 13.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS         | MIN | ТҮР | MAX | UNIT |
|------------------------------------|-----------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub> | 2   |     |     | μs   |
| Chip Disable Setup Time            | t <sub>DF</sub> |     |     | 30  | ns   |
| Data Setup Time                    | t <sub>DS</sub> | 2   |     |     | μs   |
| Program Pulse Width                | t <sub>PW</sub> | 1   | 3   | 10  | ms   |
| Data Hold Time                     | t <sub>DH</sub> | 2   |     |     | μs   |
| Chip Select Delay                  | t <sub>CS</sub> |     |     | 30  | ns   |
| V <sub>PP</sub> Rise and Fall Time | t <sub>RF</sub> | 1   |     |     | μs   |

## PROGRAMMING WAVEFORM





# HIGH SPEED 16K × 8 CMOS PROM/RPROM

### **KEY FEATURES**

- Ultra-Fast Access Time — 40 ns
- Low Power Consumption
- Fast Programming

- Pin Compatible with AM27S51
- Immune to Latch-Up — Up to 200 mA
- ESD Protection Exceeds 2000V

### GENERAL DESCRIPTION

The WS57C51B is a High Performance 128K UV Erasable Electrically Re-Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which allows it to operate at Bipolar PROM speeds while consuming only 25% of the power required by its Bipolar counterparts.

A further advantage of the WS57C51B over Bipolar PROM devices is the fact that it utilizes a proven EPROM technology. This allows the entire memory array to be tested for switching characteristics and functionality after assembly. Unlike devices which cannot be erased, every WS57C51B is 100% tested with worst case test patterns both before and after assembly.

The WS57C51B provides a low power alternative to those designs which are committed to a bipolar PROM footprint. It is a direct drop-in replacement for a bipolar PROM of the same architecture ( $16K \times 8$ ). No software, hardware or layout changes need be performed.

### **MODE SELECTION**

| PINS<br>MODE      | CS1/<br>V <sub>PP</sub> | CS2             | CS3             | CS4             | v <sub>cc</sub> | OUTPUTS          |
|-------------------|-------------------------|-----------------|-----------------|-----------------|-----------------|------------------|
| Read              | V <sub>IL</sub>         | $V_{\text{IL}}$ | VIH             | VIL             | $V_{CC}$        | D <sub>OUT</sub> |
| Output<br>Disable | V <sub>IH</sub>         | х               | x               | x               | V <sub>CC</sub> | High Z           |
| Output<br>Disable | х                       | VIH             | x               | x               | v <sub>cc</sub> | High Z           |
| Output<br>Disable | х                       | x               | V <sub>IL</sub> | x               | V <sub>cc</sub> | High Z           |
| Output<br>Disable | х                       | х               | x               | V <sub>IH</sub> | V <sub>cc</sub> | High Z           |
| Program           | V <sub>PP</sub>         | Х               | Х               | Х               | $V_{CC}$        | D <sub>IN</sub>  |
| Program<br>Verify | V <sub>IL</sub>         | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>CC</sub> | D <sub>OUT</sub> |

## PIN CONFIGURATION



## **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS57C51B-40 | WS57C51B-45 | WS57C51B-55 | WS57C51B-70 |
|---------------------------|-------------|-------------|-------------|-------------|
| Address Access Time (Max) | 40 ns       | 45 ns       | 55 ns       | 70 ns       |
| Output Enable Time (Max)  | 20 ns       | 20 ns       | 25 ns       | 30 ns       |

### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature        | 65°C to +150°C |
|----------------------------|----------------|
| Voltage on Any Pin with    |                |
| Respect to Ground          | 0.6V to +7V    |
| VPP with Respect to Ground | 0.6V to +14V   |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

### **OPERATING RANGE**

| RANGE      | TEMPERATURE    | V <sub>cc</sub> |
|------------|----------------|-----------------|
| Comm'l     | 0° to +70°C    | +5V ± 5%        |
| Industrial | -40° to +85°C  | +5V ± 10%       |
| Military   | -55° to +125°C | +5V ± 10%       |

#### DC READ CHARACTERISTICS Over Operating Range. (See Above)

| SYMBOL          | PARAMETER                             | TEST CONDIT                    | MIN                      | N   | IAX | UNITS |       |
|-----------------|---------------------------------------|--------------------------------|--------------------------|-----|-----|-------|-------|
| V <sub>OL</sub> | Output Low Voltage                    | $I_{OL} = 16 \text{ mA}$       | $I_{OL} = 16 \text{ mA}$ |     |     | 0.4   | v     |
| V <sub>OH</sub> | Output High Voltage                   | $I_{OH} = -4 \text{ mA}$       |                          | 2.4 |     |       | v     |
|                 | V <sub>CC</sub> Active Current (CMOS) | Notes 1 and 3                  | Comm'l                   |     | 30  | Note  |       |
| ICC1            |                                       |                                | Military                 |     | 35  | 3     | mΑ    |
|                 | M Active Ourrent (TTL)                | Natao 0 and 2                  | Comm'l                   |     | 40  | Note  | 110 ( |
| ICC2            | V <sub>CC</sub> Active Current (TTL)  | Notes 2 and 3                  | Military                 |     | 40  | 3     |       |
| ۱ <sub>LI</sub> | Input Load Current                    | $V_{IN} = 5.5V \text{ or Gnd}$ | -10                      |     | 10  | ıιΔ   |       |
| I <sub>LO</sub> | Output Leakage Current                | $V_{OUT} = 5.5V$ or Gno        | -10                      |     | 10  | μΛ    |       |

NOTES: 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 2. TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V.

3. Add 3 mA/MHz for A.C. power component.

### AC READ CHARACTERISTICS Over Operating Range. (See Above)

| DADAMETED                         | SAMBOI           | WS570 | C51B-40 | WS570 | C51B-45 | WS570 | C51B-55 | WS570 | C51B-70 |       |
|-----------------------------------|------------------|-------|---------|-------|---------|-------|---------|-------|---------|-------|
| FANAMETEN                         | STNIBUL          | MIN   | MAX     | MIN   | MAX     | MIN   | MAX     | MIN   | MAX     | UNITS |
| Address to Output Delay           | t <sub>ACC</sub> |       | 40      |       | 45      |       | 55      |       | 70      |       |
| CS to Output Delay                | t <sub>CS</sub>  |       | 20      |       | 20      |       | 25      |       | 30      |       |
| Output Disable to<br>Output Float | t <sub>DF</sub>  |       | 20      |       | 20      |       | 25      |       | 25      | ns    |
| Address to Output Hold            | t <sub>OH</sub>  | 0     |         | 0     |         | 0     |         | 0     |         |       |

us:

## AC READ TIMING DIAGRAM



# **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | МАХ | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

**NOTES:** 4. This parameter is only sampled and is not 100% tested.

5 Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

TEST LOAD (High Impedance Test Systems)

TIMING LEVELS





### **PROGRAMMING INFORMATION**

# **DC CHARACTERISTICS** (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.50V $\pm$ 5%, V<sub>PP</sub> = 13.5 $\pm$ 0.5V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                   | UNIT |
|---|-----------------|------|-----------------------|------|
| Input Leakage Current<br>V <sub>IN</sub> = V <sub>CC</sub> or Gnd | l <sub>LI</sub> | -10  | 10                    | μΑ   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse        | I <sub>PP</sub> |      | 60                    | mA   |
| V <sub>CC</sub> Supply Current                                    | I <sub>CC</sub> |      | 25                    | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                   | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> + 0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)     | V <sub>OL</sub> |      | 0.45                  | v    |
| Output High Voltage During Verify $(I_{OH} = -4 \text{ mA})$      | V <sub>OH</sub> | 2.4  |                       | v    |

NOTE: 6.  $V_{PP}$  must not be greater than 14 volts including overshoot.

# AC CHARACTERISTICS (T\_A = 25 $\pm$ 5°C, V\_{CC} = 5.5V $\pm$ 5%, V\_{PP} = 13.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS         | MIN | ТҮР | MAX | UNIT |
|------------------------------------|-----------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub> | 2   |     |     | μs   |
| Chip Disable Setup Time            | t <sub>DF</sub> |     |     | 30  | ns   |
| Data Setup Time                    | t <sub>DS</sub> | 2   |     |     | μs   |
| Program Pulse Width (Note 7)       | t <sub>PW</sub> | 1   | 3   | 10  | ms   |
| Data Hold Time                     | t <sub>DH</sub> | 2   |     |     | μs   |
| Chip Select Delay                  | t <sub>CS</sub> |     |     | 30  | ns   |
| V <sub>PP</sub> Rise and Fall Time | t <sub>RF</sub> | 1   |     |     | μS   |

NOTE: 7. A single shot programming algorithm should use one 10 ms pulse.

### PROGRAMMING WAVEFORM



# PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

# ORDERING INFORMATION

| PART NUMBER    | SPEED<br>(ns) | PACKAGE<br>TYPE     | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|----------------|---------------|---------------------|--------------------|-----------------------------------|-----------------------------------|
| WS57C51B-40D   | 40            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C51B-40L   | 40            | 32 Pin CLDCC        | L3                 | Comm'i                            | Standard                          |
| WS57C51B-40T   | 40            | 28 Pin CERDIP, 0.3" | T2                 | Comm'l                            | Standard                          |
| WS57C51B-45D   | 45            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C51B-45DMB | 45            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |
| WS57C51B-45L   | 45            | 32 Pin CLDCC        | L3                 | Comm'l                            | Standard                          |
| WS57C51B-45T   | 45            | 28 Pin CERDIP, 0.3" | T2                 | Comm'l                            | Standard                          |
| WS57C51B-55CMB | 55            | 32 Pad CLLCC        | C2                 | Military                          | MIL-STD-883C                      |
| WS57C51B-55D   | 55            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C51B-55DMB | 55            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |
| WS57C51B-55LMB | 55            | 32 Pin CLDCC        | L3                 | Military                          | MIL-STD-883C                      |
| WS57C51B-55T   | 55            | 28 Pin CERDIP, 0.3" | T2                 | Comm'l                            | Standard                          |
| WS57C51B-55TMB | 55            | 28 Pin CERDIP, 0.3" | T2                 | Military                          | MIL-STD-883C                      |
| WS57C51B-70CMB | 70            | 32 Pad CLLCC        | C2                 | Military                          | MIL-STD-883C                      |
| WS57C51B-70D   | 70            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C51B-70DMB | 70            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |
| WS57C51B-70LMB | 70            | 32 Pin CLDCC        | L3                 | Military                          | MIL-STD-883C                      |
| WS57C51B-70T   | 70            | 28 Pin CERDIP, 0.3" | T2                 | Comm'l                            | Standard                          |

·**W**//-

2

- 777 -



WAFERSCALE INTEGRATION, INC.

# HIGH SPEED 32K × 8 CMOS RPROM

### **KEY FEATURES**

- Ultra-Fast Access Time - 40 ns
- Low Power Consumption
- Fast Programming

#### • Immune to Latch-Up — Up to 200 mA

• ESD Protection Exceeds 2000V

### **GENERAL DESCRIPTION**

The WS57C71C is an extremely High-Performance 256K UV erasable electrically <u>Re-Programmable Read Only</u> <u>Memory (RPROM).</u> It is manufactured in an advanced CMOS technology and utilizes WSI's patented self-aligned split gate EPROM cell (see WSI Technical Brief 001).

The WS57C71C was developed for High-Performance Embedded Control applications. Its very high speed enables it to run at full speed with embedded processors such as the TMS320XX, 80960, M56/96000, etc.

The industry standard RPROM pin configuration of the WS57C71C provides an easy upgrade path from a 16K  $\times$  8 device as well as providing an upgrade path to 64K  $\times$  8 and 128K  $\times$  8 devices.

The WS57C71C utilizes WSI's patented split gate EPROM cell. This technology enables WSI to manufacture high density low power CMOS EPROMs that operate at the high speed of bipolar PROMs.

For further information on WSI products, contact the nearest WSI sales office, sales representative, or call WSI at 800-TEAM-WSI (832-6974).

### **MODE SELECTION**

## PIN CONFIGURATION

|                 |                         |     |                 |                 |                  | TOP VIEV   | N  |
|-----------------|-------------------------|-----|-----------------|-----------------|------------------|--|--|
| PINS            | CS1/<br>V <sub>PP</sub> | CS2 | CS3             | v <sub>cc</sub> | OUTPUTS          | Chip Carrier   | CERDIP   |
| Read            | V <sub>IL</sub>         | VIH | VIL             | V <sub>cc</sub> | D <sub>OUT</sub> |  | A <sub>9</sub> 1 28 V <sub>CC</sub>  |
| Output Disable  | VIH                     | Х   | Х               | V <sub>CC</sub> | High Z           | $\begin{array}{c} 4 3 2 323130 \\ A_{5} 1 29 3231 \\ A_{7} 4 3 2 32 31 \\ A_{7} 4 3 2 3 3 3 \\ A_{7} 4 3 2 3 3 \\ A_{7} 4 3 2 3 3 \\ A_{7} 4 3 2 3 \\ A_{7} 4 3 2 \\ A_{7} 4 \\ A_{7} $  | A <sub>8</sub> [] 2 27 [] A <sub>10</sub><br>A <sub>7</sub> [] 3 26 [] A <sub>11</sub>   |
| Output Disable  | Х                       | VIL | Х               | V <sub>CC</sub> | High Z           | A <sub>4</sub> = 16 28 = A <sub>13</sub><br>A <sub>13</sub> 27 = A <sub>14</sub>   | $\begin{array}{ccc} A_6 \Box 4 & 25 \Box A_{12} \\ A_7 \Box 5 & 24 \Box A_{13} \end{array}$  |
| Output Disable  | Х                       | Х   | VIH             | V <sub>CC</sub> | High Z           | $\begin{array}{c} A_{2} \\ A_{2} \\ \hline \end{array} \\ B \\ \hline \end{array} \\ \begin{array}{c} A_{2} \\ \hline \end{array} \\ \begin{array}{c} A_{1} \\ \hline \end{array} \\ \begin{array}{c} A_{2} \\ \hline \end{array} \\ \begin{array}{c} A_{1} \\ \hline \end{array} \\ \begin{array}{c} A_{2} \\ \hline \end{array} \\ \begin{array}{c} A_{1} \\ \hline \end{array} \\ \begin{array}{c} A_{2} \\ \hline \end{array} \\ \begin{array}{c} A_{1} \\ \hline \end{array} \\ \begin{array}{c} A_{2} \\ \hline \end{array} \\ \begin{array}{c} A_{2} \\ \hline \end{array} \\ \begin{array}{c} A_{1} \\ \hline \end{array} \\ \begin{array}{c} A_{2} \\ \hline \end{array} \\ \begin{array}{c} A_{1} \\ \hline \end{array} \\ \begin{array}{c} A_{2} \\ \hline \end{array} \\ \begin{array}{c} A_{2} \\ \hline \end{array} \\ \begin{array}{c} A_{2} \\ \hline \end{array} \\ \begin{array}{c} A_{1} \\ \hline \end{array} \\ \begin{array}{c} A_{2} \\ \hline \end{array} \\ \end{array} \\ \begin{array}{c} A_{2} \\ \hline \end{array} \\ \end{array} \\ \begin{array}{c} A_{2} \\ \end{array} \\ \end{array} \\ \begin{array}{c} A_{2} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} A_{2} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} A_{2} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} $ \\ \begin{array}{c} A_{2} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array}  \\ \begin{array}{c} A_{2} \\ \end{array}  \\ \end{array}  \\ \begin{array}{c} A_{2} \\ \end{array} \\ | $\begin{array}{c} A_4 \\ A_4 \\$ |
| Program         | V <sub>PP</sub>         | Х   | VIH             | V <sub>CC</sub> | D <sub>IN</sub>  | $\begin{array}{c c} A_1 & 19 \\ A_0 & 110 \end{array} \qquad \begin{array}{c} 25 & 10 \\ 24 & CS1 \\ 24 & CS1 \\ \end{array} $   | $\begin{array}{c} A_3 \\ A_2 \\ A_2 \\ a \end{array} \begin{vmatrix} 7 \\ 0 \\ 1 \\ a \end{vmatrix} = \begin{array}{c} 22 \\ 21 \\ c \\ $  |
| Program Verify  | V <sub>IL</sub>         | VIH | VIL             | V <sub>CC</sub> | D <sub>OUT</sub> | NC 11<br>Q <sub>0</sub> 112 23 C NC<br>22 C Q <sub>7</sub>   | A <sub>1</sub> 0 9 20 CS1/V <sub>P</sub><br>A <sub>0</sub> 10 19 0 <sub>7</sub>  |
| Program Inhibit | V <sub>PP</sub>         | Х   | V <sub>IL</sub> | V <sub>cc</sub> | High Z           | $Q_1 = 13$ 21 $= Q_6$<br>14 15 16 17 18 19 20  | 0₀ [] 11 18 [] 0 <sub>6</sub><br>0₁ [] 12 17 [] 0₅   |
|                 |                         |     |                 |                 | <u> </u>         | စိမ္ခန္မှု စိမ္မ စီ  | $O_2 \begin{bmatrix} 13 & 16 \end{bmatrix} O_4$<br>GND $\begin{bmatrix} 14 & 15 \end{bmatrix} O_3$   |

### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS57C71C-40 | WS57C71C-45 | WS57C71C-55 |  |
|---------------------------|-------------|-------------|-------------|--|
| Address Access Time (Max) | 40 ns       | 45 ns       | 55 ns       |  |
| Output Enable Time (Max)  | 20 ns       | 20 ns       | 20 ns       |  |

### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature 65°C to + 150°C         |
|---|
| Voltage on Any Pin with                     |
| Respect to Ground 0.6V to +7V               |
| $V_{PP}$ with Respect to Ground0.6V to +14V |
| ESD Protection                              |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

### **OPERATING RANGE**

| RANGE      | TEMPERATURE     | V <sub>cc</sub> |
|------------|-----------------|-----------------|
| Commercial | 0°C to +70°C    | +5V ± 5%        |
| Industrial | -40°C to +85°C  | +5V ± 10%       |
| Military   | -55°C to +125°C | +5V ± 10%       |

#### DC READ CHARACTERISTICS Over Operating Range. (See Above)

| SYMBOL          | PARAMETER                      | TEST CONDIT              | MIN      | МАХ |    | UNITS |    |
|-----------------|--------------------------------|--------------------------|----------|-----|----|-------|----|
| V <sub>OL</sub> | Output Low Voltage             | $I_{OL} = 16 \text{ mA}$ |          |     | (  | 0.4   | v  |
| V <sub>OH</sub> | Output High Voltage            | $I_{OH} = -4 \text{ mA}$ |          | 2.4 |    |       | v  |
| V <sub>IL</sub> | Input Low Voltage              |                          |          |     | (  | 0.8   | V  |
| V <sub>IH</sub> | Input High Voltage             |                          |          | 2.0 |    |       | v  |
| 1               |                                | Noto 2                   | Comm'l   |     | 30 | Note  | m۸ |
| 'CC             | V <sub>CC</sub> Active Current | NOLE 3                   | Military |     | 40 | 3     | ША |
| Ι <sub>LI</sub> | Input Load Current             | $V_{IN} = 5.5V$ or Gnd   |          | -10 | 10 |       | μA |
| ILO             | Output Leakage Current         | $V_{OUT} = 5.5V$ or Gnd  |          | -10 | 10 |       | μ  |

NOTES: 1. CMOS inputs: GND  $\pm$  0.3V or V\_{CC}  $\pm$  0.3V 2. TTL inputs: V\_{IL}  $\leq$  0.8V, V\_{IH}  $\geq$  2.0V.

3V 3. Add 2 mA/MHz for A.C. power component.

### AC READ CHARACTERISTICS Over Operating Range. (See Above)

| PARAMETER                         | SYMBOL           | 57C71C-40 |     | 57C71C-45 |     | 57C71C-55 |     |       |
|-----------------------------------|------------------|-----------|-----|-----------|-----|-----------|-----|-------|
|                                   |                  | MIN       | MAX | MIN       | МАХ | MIN       | MAX | UNITS |
| Address to Output Delay           | t <sub>ACC</sub> |           | 40  |           | 45  |           | 55  |       |
| CS to Output Delay                | t <sub>CS</sub>  |           | 20  |           | 20  |           | 20  |       |
| Output Disable to<br>Output Float | t <sub>DF</sub>  |           | 20  |           | 20  |           | 20  | ns    |
| Address to Output Hold            | t <sub>он</sub>  | 0         |     | 0         |     | 0         |     |       |

Us:

### AC READ TIMING DIAGRAM



# $CAPACITANCE^{(4)} T_A = 25^{\circ}C, f = 1 MHz$

| SYMBOL           | PARAMETER                   | CONDITIONS     | <b>TYP</b> <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|---------------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                         | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                         | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                        | 25  | pF    |

NOTES:

4. This parameter is only sampled and is not 100% tested. 5. Typical values are for  $T_A$  = 25°C and nominal supply voltages

TEST LOAD (High Impedance Test Systems)

### TIMING LEVELS

Input Levels: 0 and 3V **98**Ω 2.01V O-----Reference Levels: 1.5V D.U.T. 0-30 pF (INCLUDING SCOPE AND JIG CAPACITANCE)

### **PROGRAMMING INFORMATION**

**DC CHARACTERISTICS** (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 5.50V  $\pm$  5%, V<sub>PP</sub> = 12.5  $\pm$  0.5V)

| PARAMETER  | SYMBOLS         | MIN  | MAX                   | UNIT |
|--|-----------------|------|-----------------------|------|
| Input Leakage Current $V_{IN} = V_{CC}$ or Gnd                 | I <sub>LI</sub> | -10  | 10                    | μΑ   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse     | I <sub>PP</sub> |      | 60                    | mA   |
| V <sub>CC</sub> Supply Current                                 | Icc             |      | 25                    | mA   |
| Input Low Level  | V <sub>IL</sub> | -0.1 | 0.8                   | v    |
| Input High Level   | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> + 0.3 | v    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)  | V <sub>OL</sub> |      | 0.45                  | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA) | V <sub>OH</sub> | 2.4  |                       | v    |

NOTE: 6.  $V_{PP}$  must not be greater than 14 volts including overshoot.

# AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.5V $\pm$ 5%, V<sub>PP</sub> = 12.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS         | MIN | ТҮР | MAX | UNIT |
|------------------------------------|-----------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub> | 2   |     |     | μs   |
| Chip Disable Setup Time            | t <sub>DF</sub> |     |     | 30  | ns   |
| Data Setup Time                    | t <sub>DS</sub> | 2   |     |     | μs   |
| Program Pulse Width                | t <sub>PW</sub> | 1   | 3   | 10  | ms   |
| Data Hold Time                     | t <sub>DH</sub> | 2   |     |     | μs   |
| Chip Select Delay                  | t <sub>CS</sub> |     |     | 30  | ns   |
| V <sub>PP</sub> Rise and Fall Time | t <sub>RF</sub> | 1   |     |     | μs   |

### PROGRAMMING WAVEFORM



-415-

# PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

# ORDERING INFORMATION

| PART NUMBER    | SPEED<br>(ns) | PACKAGE<br>TYPE     | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|----------------|---------------|---------------------|--------------------|-----------------------------------|-----------------------------------|
| WS57C71C-40D*  | 40            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C71C-40L*  | 40            | 32 Pin CLDCC        | L3                 | Comm'l                            | Standard                          |
| WS57C71C-40T*  | 40            | 28 Pin CERDIP, 0.3" | T2                 | Comm'l                            | Standard                          |
| WS57C71C-45D   | 45            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C71C-45L   | 45            | 32 Pin CLDCC        | L3                 | Comm'l                            | Standard                          |
| WS57C71C-45T   | 45            | 28 Pin CERDIP, 0.3" | T2                 | Comm'l                            | Standard                          |
| WS57C71C-55CM  | 55            | 32 Pad CLLCC        | C2                 | Military                          | Standard                          |
| WS57C71C-55CMB | 55            | 32 Pad CLLCC        | C2                 | Military                          | MIL-STD-883C                      |
| WS57C71C-55D   | 55            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C71C-55DM  | 55            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | Standard                          |
| WS57C71C-55DMB | 55            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |
| WS57C71C-55L   | 55            | 32 Pin CLDCC        | L3                 | Comm'l                            | Standard                          |
| WS57C71C-55LM  | 55            | 32 Pin CLDCC        | L3                 | Military                          | Standard                          |
| WS57C71C-55LMB | 55            | 32 Pin CLDCC        | L3                 | Military                          | MIL-STD-883C                      |
| WS57C71C-55T   | 55            | 28 Pin CERDIP, 0.3" | T2                 | Comm'l                            | Standard                          |
| WS57C71C-55TM  | 55            | 28 Pin CERDIP, 0.3" | T2                 | Military                          | Standard                          |
| WS57C71C-55TMB | 55            | 28 Pin CERDIP, 0.3" | T2                 | Military                          | MIL-STD-883C                      |

\*These products are Advance Information

·*W5*:--





# **SECTION INDEX**

### **EPROM MEMORY PRODUCTS**

| 64K EPROM Selec | tion Guide                         | 3-1 |
|-----------------|------------------------------------|-----|
| WS27C64F        | Military 8K × 8 CMOS EPROM         | 3-3 |
| WS27C64L        | 8K × 8 CMOS EPROM                  | 3-9 |
| WS57C64F        | High Speed 8K × 8 CMOS EPROM       | 15  |
| WS57C65         | High Speed 4K × 16 CMOS EPROM      | 21  |
| 128K EPROM Sele | ction Guide3-                      | 27  |
| WS27C128F       | Military 16K × 8 CMOS EPROM        | 29  |
| WS27C128L       | 16K × 8 CMOS EPROM                 | 35  |
| WS57C128F       | High Speed 16K × 8 CMOS EPROM      | 41  |
| 256K EPROM Sele | ction Guide                        | 47  |
| WS27C256F       | High Speed 32K × 8 CMOS EPROM3-    | 49  |
| WS27C256L       | 32K × 8 CMOS EPROM                 | 55  |
| WS57C256F       | High Speed 32K × 8 CMOS EPROM 3-   | 61  |
| WS57C257        | High Speed 16K × 16 CMOS EPROM     | 67  |
| 512K EPROM Sele | ction Guide                        | 73  |
| WS27C512F       | High Speed 64K × 8 CMOS EPROM3-    | 75  |
| WS57C512F       | High Speed 64K × 8 CMOS EPROM3-    | 81  |
| WS27C512L       | 64K × 8 CMOS EPROM                 | 85  |
| 1 Meg EPROM Sel | ection Guide                       | 91  |
| WS27C010L       | 128K × 8 CMOS EPROM                | 93  |
| WS57C010M       | 1 Meg (128K × 8) CMOS EPROM Module | 99  |
| WS27C010F       | 1 Meg (128K × 8) CMOS EPROM        | 05  |
| WS27C210L       | 1 Meg (64K × 16) CMOS EPROM        | 09  |
| WS57C210M       | 1 Meg (64K × 16) CMOS EPROM Module | 15  |
| WS27C210F       | 1 Meg (64K × 16) CMOS EPROM        | 21  |
| 2 Meg EPROM Sel | ection Guide                       | 25  |
| WS27C020L       | 2 Meg (256K × 8) CMOS EPROM        | 27  |
| WS27C220L       | 2 Meg (128K × 16) CMOS EPROM       | 33  |
| 4 Meg EPROM Sel | ection Guide                       | 39  |
| WS27C040L       | 4 Meg (512K × 8) CMOS EPROM        | 41  |
| WS27C240L       | 4 Meg (256K × 16) CMOS EPROM       | 47  |
|                 |                                    |     |

### For additional information, call 800-TEAM-WSI (800-832-6974). In California, call 800-562-6363.

-WS#-







3

# - 775 -





# MILITARY 8K × 8 CMOS EPROM

# **KEY FEATURES**

- Fast Access Time 90 ns (Military)
- Low Power Consumption
- DESC SMD No. 85102

- EPI Processing Latch-Up Immunity Up to 200 mA
- Standard EPROM Pinout
- Industrial/Military Temperature **Operating Range**

### GENERAL DESCRIPTION

The WS27C64F is a HIGH PERFORMANCE 64K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which enables it to operate at high speeds and very low power over the full Industrial and Military temperature operating range.

The WS27C64F is a direct drop-in replacement for the industry standard 27C64 and/or 2764 EPROMs. It was developed specifically for this purpose and requires no board or software modifications to complete the change.

The WS27C64F is configured in the standard EPROM pinout which provides an easy upgrade path to the WS27C128F and WS27C256F.

| PINS            | CE              | ŌĒ              | V <sub>PP</sub> | v <sub>cc</sub> | OUTPUTS          |
|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|
| Read            | VIL             | V <sub>IL</sub> | $V_{CC}$        | $V_{CC}$        | D <sub>OUT</sub> |
| Output Disable  | Х               | VIH             | $V_{CC}$        | $V_{CC}$        | High Z           |
| Standby         | VIH             | х               | $V_{CC}$        | $V_{CC}$        | High Z           |
| Program         | VIL             | $V_{\text{IH}}$ | $V_{PP}$        | $V_{\text{CC}}$ | D <sub>IN</sub>  |
| Program Verify  | Х               | $V_{\text{IL}}$ | $V_{PP}$        | $V_{CC}$        | D <sub>OUT</sub> |
| Program Inhibit | V <sub>IH</sub> | VIH             | $V_{PP}$        | $V_{CC}$        | High Z           |
| Signature*      | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>CC</sub> | V <sub>CC</sub> | Encoded<br>Data  |

### MODE SELECTION

X can be either VIL or VIH.

\*For Signature, A<sub>9</sub> = 12V, A<sub>0</sub> is toggled, and all other addresses are at TTL low.  $A_0 = V_{IL} = MFGR 23H$ ,  $A_0 = V_{IH} = DEVICE A8H$ 



21 06

## **PIN CONFIGURATION**

**PRODUCT SELECTION GUIDE** 

| PARAMETER                 | WS27C64F-90 | WS27C64F-10 |
|---------------------------|-------------|-------------|
| Address Access Time (Max) | 90 ns       | 100 ns      |
| Chip Select Time (Max)    | 90 ns       | 100 ns      |
| Output Enable Time (Max)  | 30 ns       | 30 ns       |

00

]] 13

14 15 16 17 18 19 20

0102 NC 030405

GND

16161616161616

18 06

17 05

15 0

16

Ēο₄

0, 12

02 13

GND 🗌 14

#### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature                 | 65° to +150°C |
|-------------------------------------|---------------|
| Voltage on Any Pin with             |               |
| Respect to GND                      | 0.6V to +7V   |
| V <sub>PP</sub> with respect to GND | 0.6V to +14V  |
| ESD Protection                      | >2000V        |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE    | TEMPERATURE    | V <sub>cc</sub> |
|----------|----------------|-----------------|
| Military | -55° to +125°C | +5V ± 10%       |

### **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL           | PARAMETER                              | TEST CONDITIONS                 | MIN                | MAX             | UNITS |
|------------------|--|---------------------------------|--------------------|-----------------|-------|
| V <sub>OL</sub>  | Output Low Voltage                     | $I_{OL} = 4 \text{ mA}$         |                    | 0.4             | V     |
| V <sub>OH</sub>  | Output High Voltage                    | I <sub>OH</sub> = -1 mA         | 2.4                |                 | V     |
| I <sub>SB1</sub> | V <sub>CC</sub> Standby Current (CMOS) | Note 1                          |                    | 200             | μA    |
| I <sub>SB2</sub> | V <sub>CC</sub> Standby Current (TTL)  | Note 2                          |                    | 10              | mA    |
| I <sub>CC1</sub> | V <sub>CC</sub> Active Current (CMOS)  | Notes 1 and 3                   |                    | 25              | mA    |
| I <sub>CC2</sub> | V <sub>CC</sub> Active Current (TTL)   | Notes 2 and 3                   |                    | 35              | mA    |
| I <sub>PP</sub>  | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$               |                    | 100             | μA    |
| V <sub>PP</sub>  | V <sub>PP</sub> Read Voltage           |                                 | $V_{\rm CC} - 0.4$ | V <sub>CC</sub> | V     |
| ILI              | Input Load Current                     | $V_{IN} = 5.5V$ or Gnd          | -10                | 10              | μA    |
| ILO              | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or Gnd}$ | -10                | 10              | μA    |

**NOTES:** 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 2. TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V

3. Add 3 mA/MHz for A.C. power component.

### AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

|                                | SYMPOL           | WS27C64F-90 |     | WS27C64F-10 |     |    |
|--------------------------------|------------------|-------------|-----|-------------|-----|----|
| PARAMETER                      | SYMBOL           | MIN         | MAX | MIN         | MAX |    |
| Address to Output Delay        | t <sub>ACC</sub> |             | 90  |             | 100 |    |
| CE to Output Delay             | t <sub>CE</sub>  |             | 90  |             | 100 |    |
| OE to Output Delay             | t <sub>OE</sub>  |             | 30  |             | 30  | ns |
| Output Disable to Output Float | t <sub>DF</sub>  |             | 30  |             | 30  |    |
| Address to Output Hold         | t <sub>он</sub>  | 0           |     | 0           |     | ]  |

Usi

### AC READ TIMING DIAGRAM



# **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

**NOTES:** 4. This parameter is only sampled and is not 100% tested. 5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

100 pF (INCLUDING SCOPE AND JIG CAPACITANCE)

## TEST LOAD (High Impedance Test Systems)

**320**Ω

2.01V O-D.U.T. 아

### **TIMING LEVELS**

Input Levels: .45 and 2.4V Reference Levels: .8 and 2.0V

### **PROGRAMMING INFORMATION**

**DC CHARACTERISTICS** (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 5.5V  $\pm$  5%, V<sub>PP</sub> = 13.5  $\pm$  0.5V)

| PARAMETER   | SYMBOLS         | MIN  | МАХ                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)               | I <sub>LI</sub> | -10  | 10                   | μA   |
| $V_{PP}$ Supply Current During<br>Programming Pulse (CE = PGM = V <sub>IL</sub> ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current (Note 3)   | I <sub>CC</sub> |      | 50                   | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 4 mA)                      | V <sub>OL</sub> |      | 0.45                 | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -1 mA)                    | V <sub>OH</sub> | 2.4  |                      | v    |

NOTES: 6 V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
 7 V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE = PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 13.5 volts or vice-versa.

8. During power up the PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

# AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.5V $\pm$ 5%, V<sub>PP</sub> = 13.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS          | MIN | ТҮР | MAX | UNIT |
|------------------------------------|------------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub>  | 2   |     |     | μs   |
| Chip Enable Setup Time             | t <sub>CES</sub> | 2   |     |     | μs   |
| Output Enable Setup Time           | t <sub>OES</sub> | 2   |     |     | μs   |
| Data Setup Time                    | t <sub>os</sub>  | 2   |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub>  | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>он</sub>  | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub>  | 0   |     | 130 | ns   |
| Data Valid From Output Enable      | t <sub>OE</sub>  |     |     | 130 | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub>  | 2   |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub>  | 1   | 3   | 10  | ms   |

NOTE: Single pulse programming algorithms should use one 10 ms PGM pulse per byte.

### PROGRAMMING WAVEFORM





# PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

## ORDERING INFORMATION

| PART NUMBER    | SPEED<br>(ns) | PACKAGE<br>TYPE     | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|----------------|---------------|---------------------|--------------------|-----------------------------------|-----------------------------------|
| WS27C64F-90CMB | 90            | 32 Pad CLLCC        | C2                 | Military                          | MIL-STD-883C                      |
| WS27C64F-90DMB | 90            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |
| WS27C64F-10CMB | 100           | 32 Pad CLLCC        | C2                 | Military                          | MIL-STD-883C                      |
| WS27C64F-10DMB | 100           | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |



# -455 -

WAFERSCALE INTEGRATION, INC.

# 8K × 8 CMOS EPROM

### **KEY FEATURES**

- High Performance CMOS — 90 ns Access Time
- Fast Programming
- Drop-In Replacement for 27C64 or 2764
- 300 Mil Dip or Standard 600 Mil Dip
- EPI Processing
  - Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000V
- Standard JEDEC EPROM Pinout
- DESC SMD No. 85102

### **GENERAL DESCRIPTION**

The WS27C64L is a HIGH PERFORMANCE 64K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in WSI's latest CMOS EPROM technology which enables it to operate at speeds as fast as 90 ns access time over the full operating range.

The WS27C64L can directly replace any 8K × 8 EPROM which conforms to the JEDEC standard. Examples of this would be as follows: 2764 or 27C64. It can be easily programmed using standard EPROM programmers or the MagicPro<sup>™</sup> IBM PC compatible engineering programmer offered by WSI.

The WS27C64L is also available in a 300 mil Dip. The pin configuration remains the same as the 600 mil wide package and the programming algorithms are unchanged. This allows for a simple PCB layout change to take advantage of a 50% reduction in required board space.

The WS27C64L provides microprocessor-based systems storage capacity for portions of operating system and application software. Its 90-ns access time provides no-wait-state operation with high-performance CPUs such as the 16-MHz 80186, 16-MHz 68020, or 12-MHz 80386. The WS27C64L offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently-used software routines are quickly executed from EPROM storage, greatly enhancing system utility.

The WS27C64L is configured in the standard EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs.

The WS27C64L is one member of a high-density EPROM Family which ranges in density from 64K to 4 Megabit.

| PARAMETER                 | 27C64L-90 | 27C64L-12 | 27C64L-15 | 27C64L-20 |
|---------------------------|-----------|-----------|-----------|-----------|
| Address Access Time (Max) | 90 ns     | 120 ns    | 150 ns    | 200 ns    |
| Chip Select Time (Max)    | 90 ns     | 120 ns    | 150 ns    | 200 ns    |
| Output Enable Time (Max)  | 30 ns     | 35 ns     | 40 ns     | 40 ns     |

### **PRODUCT SELECTION GUIDE**



### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65°C                 | C to +150°C      |
|---|------------------|
| Voltages on Any Pin with                |                  |
| Respect to Ground                       | 0.6V to +7V      |
| V <sub>PP</sub> with Respect to Ground0 | 0.6V to +14V     |
| V <sub>CC</sub> Supply Voltage with     |                  |
| Respect to Ground –                     | 0.6V to +7V      |
| ESD Protection                          | $\ldots > 2000V$ |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

### **OPERATING RANGE**

| RANGE      | TEMPERATURE     | V <sub>cc</sub> | TOLERANCE   |
|------------|-----------------|-----------------|-------------|
| Commercial | 0°C to +70°C    | +5V             | ±5% or ±10% |
| Industrial | -40°C to +85°C  | +5V             | ±10%        |
| Military   | -55°C to +125°C | +5V             | ±10%        |

# **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                          | PARAMETER                              | TEST CONE                       | DITIONS   | MIN           | MAX             | UNITS |
|---------------------------------|--|---------------------------------|-----------|---------------|-----------------|-------|
| VIL                             | Input Low Level                        |                                 |           | -0.5          | 0.8             | V     |
| V <sub>IH</sub>                 | Input High Level                       |                                 |           | 2.0           | $V_{CC} + 1$    | V     |
| V <sub>OL</sub>                 | Output Low Voltage                     | $I_{OL} = 2.1 \text{ mA}$       |           |               | 0.4             | V     |
| V <sub>OH</sub>                 | Output High Voltage                    | I <sub>OH</sub> = -400 μA       |           | 3.5           |                 | V     |
| I <sub>SB1</sub> <sup>(3)</sup> | V <sub>CC</sub> Standby Current (CMOS) | $\overline{CE} = V_{CC} \pm 0.$ | 3V        |               | 100             | μA    |
| I <sub>SB2</sub>                | V <sub>CC</sub> Standby Current        | $\overline{CE} = V_{IH}$        |           |               | 1               | mA    |
| 1(1)                            | V. Active Current                      |                                 | F = 5 MHz |               | 40              | m۸    |
| ICC.                            |  |                                 | F = 8 MHz |               | 50              | IIIA  |
| I <sub>PP</sub>                 | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$               |           |               | 100             | μA    |
| V <sub>PP</sub>                 | V <sub>PP</sub> Read Voltage           |                                 |           | $V_{CC}$ –0.4 | V <sub>CC</sub> | V     |
| l <sub>LI</sub>                 | Input Load Current                     | $V_{IN} = 5.5V \text{ or } G$   | ind       | -1            | 1               | μΑ    |
| I <sub>LO</sub>                 | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or}$     | Gnd       | -10           | 10              | μA    |

#### AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

|                                |   | 27C64L-90 |     | 27C64L-12 |     | 27C64L-15 |     | 27C64L-20 |     | UNITE |
|--------------------------------|---|-----------|-----|-----------|-----|-----------|-----|-----------|-----|-------|
| STWBOL                         | PARAMETER   | MIN       | MAX | MIN       | MAX | MIN       | MAX | MIN       | МАХ | UNITS |
| t <sub>ACC</sub>               | Address to Output<br>Delay  |           | 90  |           | 120 |           | 150 |           | 200 |       |
| t <sub>CE</sub>                | CE to Output Delay  |           | 90  |           | 120 |           | 150 |           | 200 |       |
| t <sub>OE</sub>                | OE to Output Delay  |           | 30  |           | 35  |           | 40  |           | 40  |       |
| t <sub>DF</sub> <sup>(2)</sup> | Output Disable to<br>Output Float                                       |           | 30  |           | 35  |           | 40  |           | 40  | ns    |
| t <sub>OH</sub> <sup>(2)</sup> | Output Hold From<br>Addresses, CE or<br>OE, Whichever<br>Occurred First | 0         |     | 0         |     | 0         |     | 0         |     |       |

NOTES:

1. The supply current is the sum of  $I_{CC}$  and  $I_{PP}$ . The maximum current value is with Outputs  $O_0$  to  $O_7$  unloaded.

This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
 CMOS inputs: V<sub>IL</sub> = GND ± 0.3V, V<sub>IH</sub> = V<sub>CC</sub> ± 0.3V.

## A.C. WAVEFORMS



# **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS           | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$        | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$       | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | V <sub>PP</sub> = 0V | 18                 | 25  | pF    |

NOTES:

4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages. 6.  $\overline{OE}$  may be delayed up to  $t_{CE}$ - $t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ -

# A.C. TESTING INPUT/OUTPUT WAVEFORM



# A.C. TESTING LOAD CIRCUIT



## **MODE SELECTION**

The modes of operation of the WS27C64L are listed in Table 1. A single 5V power supply is required in the read mode.

| PINS            | PGM             | CE              | ŌĒ              | V <sub>PP</sub> | V <sub>cc</sub> | OUTPUTS          |  |  |  |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|--|--|--|
| Read            | х               | V <sub>IL</sub> | VIL             | 5.0V            | 5.0V            | D <sub>OUT</sub> |  |  |  |
| Output Disable  | Х               | X               | V <sub>IH</sub> | 5.0V            | 5.0V            | High Z           |  |  |  |
| Standby         | Х               | V <sub>IH</sub> | X               | 5.0V            | 5.0V            | High Z           |  |  |  |
| Programming     | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>PP</sub> | 5.8V            | D <sub>IN</sub>  |  |  |  |
| Program Verify  | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>PP</sub> | 5.8V            | D <sub>OUT</sub> |  |  |  |
| Program Inhibit | Х               | V <sub>IH</sub> | X               | V <sub>PP</sub> | 5.0V            | High Z           |  |  |  |

Table 1. Modes Selection

NOTES:

7. X can be  $V_{IL}$  or  $V_{IH}$ .

### **DIP PIN CONFIGURATIONS**

| 8 Mbit  | 4 Mbit   | 2 Mbit   | 27C010L   | 27C256L   | ]  |  | 27C256L  | 27C010L  | 2 Mbit   | 4 Mbit  | 8 Mbit  |
|---|--|--|---|---|--|--|--|--|--|---|---|
| 8 Mbit<br>A <sub>19</sub><br>A <sub>16</sub><br>A <sub>15</sub><br>A <sub>12</sub><br>A <sub>7</sub><br>A <sub>6</sub><br>A <sub>5</sub><br>A <sub>4</sub><br>A <sub>3</sub><br>A <sub>2</sub><br>A | 4 Mbit<br>XX/V <sub>PP</sub><br>A <sub>16</sub><br>A <sub>15</sub><br>A <sub>7</sub><br>A <sub>6</sub><br>A <sub>5</sub><br>A <sub>4</sub><br>A <sub>3</sub><br>A <sub>2</sub> | 2 Mbit<br>XX/V <sub>PP</sub><br>A <sub>16</sub><br>A <sub>15</sub><br>A <sub>7</sub><br>A <sub>6</sub><br>A <sub>5</sub><br>A <sub>4</sub><br>A <sub>3</sub><br>A <sub>2</sub> | 27C010L<br>XX/V <sub>PP</sub><br>A <sub>16</sub><br>A <sub>15</sub><br>A <sub>7</sub><br>A <sub>6</sub><br>A <sub>5</sub><br>A <sub>4</sub><br>A <sub>3</sub><br>A <sub>2</sub> | 27C256L<br>V <sub>PP</sub><br>A <sub>12</sub><br>A <sub>7</sub><br>A <sub>6</sub><br>A <sub>5</sub><br>A <sub>4</sub><br>A <sub>3</sub><br>A <sub>2</sub> | WS270                                    | $\begin{array}{c} \hline 28 \\ 27 \\ 27 \\ 26 \\ 26 \\ 26 \\ 26 \\ 24 \\ 24 \\ 23 \\ 23 \\ 24 \\ 23 \\ 22 \\ 20 \\ 21 \\ 21 \\ 21 \\ 21 \\ 21 \\ 21$ | 27C256L<br>V <sub>CC</sub><br>A <sub>14</sub><br>A <sub>13</sub><br>A <sub>8</sub><br>A <sub>9</sub><br>A <sub>11</sub><br>OE<br>A <sub>10</sub> | 27C010L<br>V <sub>CC</sub><br>XX/PGM<br>XX<br>A <sub>14</sub><br>A <sub>13</sub><br>A <sub>8</sub><br>A <sub>9</sub><br>A <sub>11</sub><br>OE<br>A <sub>10</sub> | 2 Mbit<br>V <sub>CC</sub><br>XX/PGM<br>A <sub>17</sub><br>A <sub>14</sub><br>A <sub>13</sub><br>A <sub>8</sub><br>A <sub>9</sub><br>A <sub>11</sub><br>OE<br>A <sub>10</sub> | 4 Mbit<br>V <sub>CC</sub><br>A <sub>18</sub><br>A <sub>17</sub><br>A <sub>14</sub><br>A <sub>13</sub><br>A <sub>8</sub><br>A <sub>9</sub><br>A <sub>11</sub><br>OE<br>A <sub>10</sub> | 8 Mbit<br>V <sub>CC</sub><br>A <sub>18</sub><br>A <sub>17</sub><br>A <sub>14</sub><br>A <sub>13</sub><br>A <sub>8</sub><br>A <sub>9</sub><br>A <sub>11</sub><br>OE/V <sub>PP</sub><br>A <sub>10</sub> |
|   | A <sub>1</sub><br>A <sub>0</sub>   |  |   |   |  |  | CE/PGM   | CE<br>O-   | CE<br>O-   | CE/PGM  | CE/PGM  |
| 00  | O <sub>0</sub>   | O <sub>0</sub>   | O <sub>0</sub>  | 00  | -0, -11                                  | 18 06  | 06   | 0 <sub>6</sub>   | 0 <sub>6</sub>   | 0 <sub>6</sub>  | 0 <sub>6</sub>  |
| 0 <sub>1</sub><br>0 <sub>2</sub>  | 0 <sub>1</sub><br>0 <sub>2</sub>   | 0₁<br>  0₂   |   |   | $-0_1 \square 1_2$<br>$-0_2 \square 1_2$ | 17 □ 0₅<br>16 □ 0,   | 05<br>01   | 0₅<br>0.   | 0₅<br>0.   | 0₅<br>0.  | 05<br>0   |
| GND   | GND  | GND  | GND   | GND   |  | 15 03  | 0 <sub>4</sub><br>0 <sub>3</sub>   | 0 <sub>3</sub>   | 0 <sub>3</sub>   | 0 <sub>3</sub>  | 0 <sub>3</sub>  |

**W**Si

NOTE: 8. Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C64L pins.

### PIN NAMES

| A <sub>0</sub> -A <sub>12</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| O <sub>0</sub> –O <sub>7</sub>  | Outputs                  |
| PGM                             | Program                  |
| XX                              | Don't Care (During Read) |

### LCC PIN CONFIGURATION



# **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 5.8V  $\pm$  0.25V, V<sub>PP</sub> = 12.75  $\pm$  0.25V)

| PARAMETER   | SYMBOLS         | MIN  | МАХ                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                                 | I <sub>LI</sub> | -10  | 10                   | μA   |
| $V_{PP}$ Supply Current During<br>Programming Pulse ( $\overline{CE}$ , $\overline{PGM} = V_{IL}$ ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current, See I <sub>CC2</sub>  | I <sub>CC</sub> |      | 40                   | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 2.1 mA)                                      | V <sub>OL</sub> |      | 0.4                  | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -400 μA)                                    | V <sub>OH</sub> | 3.5  |                      | v    |

NOTES:

9. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>. 10. V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE, PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.75 volts or vice-versa.

11. During power up the PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

# AC CHARACTERISTICS (T\_A = 25 $\pm$ 5°C, V\_{CC} = 5.8V $\pm$ 0.25V, V\_{PP} = 12.75 $\pm$ 0.25V)

| PARAMETER                          | SYMBOLS          | MIN | ТҮР | MAX | UNIT |
|------------------------------------|------------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub>  | 2   |     |     | μs   |
| Chip Enable Setup Time             | t <sub>CES</sub> | 2   |     |     | μs   |
| Output Enable Setup Time           | t <sub>OES</sub> | 2   |     |     | μs   |
| Data Setup Time                    | t <sub>os</sub>  | 2   |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub>  | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>он</sub>  | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub>  | 0   |     | 130 | ns   |
| Data Valid From Output Enable      | t <sub>OE</sub>  |     |     | 130 | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub>  | 2   |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub>  | 0.1 |     | 4   | ms   |

### **PROGRAMMING WAVEFORM**


### PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

### ORDERING INFORMATION

| PART NUMBER    | SPEED | PACKAGE                  |         | OPERATING<br>RANGE | 3               | WSI<br>MANUFACTURING |
|----------------|-------|--------------------------|---------|--------------------|-----------------|----------------------|
|                | (115) | 1166                     | DRAWING | TEMPERATURE        | V <sub>cc</sub> | PROCEDURE            |
| WS27C64L-90D/5 | 90    | 28 Pin CERDIP, 0.6"      | D2      | Comm'l             | ±5%             | Standard             |
| WS27C64L-12D   | 120   | 28 Pin CERDIP, 0.6"      | D2      | Comm'l             | ±10%            | Standard             |
| WS27C64L-12DI  | 120   | 28 Pin CERDIP, 0.6"      | D2      | Industrial         | ±10%            | Standard             |
| WS27C64L-12DMB | 120   | 28 Pin CERDIP, 0.6"      | D2      | Military           | ±10%            | MIL-STD-883C         |
| WS27C64L-12J   | 120   | 32 Pin PLDCC             | J4      | Comm'l             | ±10%            | Standard             |
| WS27C64L-12P   | 120   | 28 Pin Plastic DIP, 0.6" | P3      | Comm'l             | ±10%            | Standard             |
| WS27C64L-12T   | 120   | 28 Pin CERDIP, 0.3"      | T2      | Comm'l             | ±10%            | Standard             |
| WS27C64L-15D   | 150   | 28 Pin CERDIP, 0.6"      | D2      | Comm'l             | ±10%            | Standard             |
| WS27C64L-15DMB | 150   | 28 Pin CERDIP, 0.6"      | D2      | Military           | ±10%            | MIL-STD-883C         |
| WS27C64L-15J   | 150   | 32 Pin PLDCC             | J4      | Comm'l             | ±10%            | Standard             |
| WS27C64L-20D   | 200   | 28 Pin CERDIP, 0.6"      | D2      | Comm'l             | ±10%            | Standard             |
| WS27C64L-20DMB | 200   | 28 Pin CERDIP, 0.6"      | D2      | Military           | ±10%            | MIL-STD-883C         |
| WS27C64L-20J   | 200   | 32 Pin PLDCC             | J4      | Comm'l             | ±10%            | Standard             |

·*UJ5*-



# HIGH SPEED 8K × 8 CMOS EPROM

### **KEY FEATURES**

• Fast Access Time --- 55 ns

Low Power Consumption

DESC SMD No. 85102

- EPI Processing — Latch-Up Immunity Up to 200 mA
- Standard EPROM Pinout
  - Bipolar Speeds

### **GENERAL DESCRIPTION**

The WS57C64F is an extremely HIGH PERFORMANCE 64K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which allows it to operate at Bipolar speeds while consuming very little power.

Two major features of the WS57C64F are its Low Power and High Speed. These features make it an ideal solution for applications which require fast access times, low power, and non-volatility. Typical applications include systems which do not utilize mass storage devices and/or are board space limited. Examples of these applications are modems, secure telephones, servo controllers, and industrial controllers.

The WS57C64F is configured in the standard EPROM pinout which provides an easy upgrade path to higher density EPROMs.

| PINS               | PGM             | CE              | ŌĒ              | V <sub>PP</sub> | v <sub>cc</sub> | OUTPUTS          |
|--------------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|
| Read               | Х               | V <sub>IL</sub> | $V_{\text{IL}}$ | 5.0V            | 5.0V            | D <sub>OUT</sub> |
| Output<br>Disable  | x               | х               | VIH             | 5.0V            | 5.0V            | High Z           |
| Standby            | Х               | VIH             | х               | 5.0V            | 5.0V            | High Z           |
| Programming        | V <sub>IL</sub> | VIL             | $V_{\text{IH}}$ | V <sub>PP</sub> | 5.8V            | D <sub>IN</sub>  |
| Program<br>Verify  | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>PP</sub> | 5.8V            | D <sub>OUT</sub> |
| Program<br>Inhibit | х               | V <sub>IH</sub> | х               | V <sub>PP</sub> | 5.0V            | Hıgh Z           |

### **MODE SELECTION**

#### **PIN CONFIGURATION**



### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS57C64F-55 | WS57C64F-70 |
|---------------------------|-------------|-------------|
| Address Access Time (Max) | 55ns        | 70ns        |
| Chip Select Time (Max)    | 55ns        | 70ns        |
| Output Enable Time (Max)  | 20ns        | 25ns        |

### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65° to +150°C                                    |
|---|
| Voltage on Any Pin with   |
| Respect to GND0.6V to +7V   |
| $V_{\text{PP}}$ with Respect to GND $\ldots \ldots -0.6V$ to $+14V$ |
| ESD Protection  |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE TEMPERATURE |                | V <sub>cc</sub>  |
|-------------------|----------------|------------------|
| Comm'l            | 0° to +70°C    | +5V ± 5%         |
| Industrial        | -40° to +85°C  | +5V <u>+</u> 10% |
| Military          | -55° to +125°C | +5V ± 10%        |

### **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL           | PARAMETER                              | TEST CONE                   | DITIONS       | MIN                   | MAX             | UNITS |  |
|------------------|--|-----------------------------|---------------|-----------------------|-----------------|-------|--|
| V <sub>OL</sub>  | Output Low Voltage                     | $I_{OL} = 16 \text{ mA}$    |               |                       | 0.4             | V     |  |
| V <sub>OH</sub>  | Output High Voltage                    | $I_{OH} = -4 \text{ mA}$    |               | 2.4                   |                 | V     |  |
| I <sub>SB1</sub> | V <sub>CC</sub> Standby Current (CMOS) | $CE = V_{CC} \pm 0.3V$      | (Notes 1 & 3) |                       | 500             | μA    |  |
| I <sub>SB2</sub> | V <sub>CC</sub> Standby Current (TTL)  | CE = V <sub>IH</sub> (Notes | 2&3)          |                       | 15              | mA    |  |
| lace             | La Van Active Current (CMOS)           |                             | Comm'l        |                       | 20              | mΔ    |  |
| 1001             |  | Military                    |               | 30                    |                 |       |  |
| loop             | Vac Active Current (TTL)               | Notes 2 and 4               | Comm'l        |                       | 25              | mΔ    |  |
| 1002             |  |                             | Military      |                       | 35              |       |  |
| I <sub>PP</sub>  | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$           |               |                       | 100             | μA    |  |
| V <sub>PP</sub>  | V <sub>PP</sub> Read Voltage           |                             |               | V <sub>CC</sub> - 0.4 | V <sub>cc</sub> | V     |  |
| ILI              | Input Load Current                     | $V_{IN} = 5.5V$ or Gnd      |               | -10                   | 10              | μΑ    |  |
| I <sub>LO</sub>  | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or}$ | Gnd           | -10                   | 10              | μA    |  |

**NOTES:** 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 2. TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V. 3. Add 1 mA/MHz for A.C. power component.

4. Add 3 mA/MHz for A.C. power component.

#### **AC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| DADAMETED                      | CYMDOL           | WS57C64F-55 |     | WS57C64F-70 |     |       |
|--------------------------------|------------------|-------------|-----|-------------|-----|-------|
| PARAMETER                      | STMBOL           | MIN         | MAX | MIN         | MAX | UNITS |
| Address to Output Delay        | t <sub>ACC</sub> |             | 55  |             | 70  |       |
| CE to Output Delay             | t <sub>CE</sub>  |             | 55  |             | 70  | ]     |
| OE to Output Delay             | t <sub>OE</sub>  |             | 20  |             | 25  | ns    |
| Output Disable to Output Float | t <sub>DF</sub>  |             | 20  |             | 25  | 1     |
| Address to Output Hold         | t <sub>OH</sub>  | 10          |     | 10          |     | 1     |

### AC READ TIMING DIAGRAM



### **CAPACITANCE<sup>(5)</sup>** $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(6)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

**NOTES:** 5. This parameter is only sampled and is not 100% tested. 6. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

### TEST LOAD (High Impedance Test Systems)

#### **TIMING LEVELS**



·Usi

### **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T\_A = 25  $\pm$  5°C, V\_{CC} = 5.5V  $\pm$  5%, V\_{PP} = 13.5  $\pm$  0.5V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)               | ۱ <sub>LI</sub> | -10  | 10                   | μA   |
| $V_{PP}$ Supply Current During<br>Programming Pulse (CE = PGM = V <sub>IL</sub> ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current  | I <sub>CC</sub> |      | 25                   | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)                     | V <sub>OL</sub> |      | 0.45                 | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)                    | V <sub>OH</sub> | 2.4  |                      | v    |

**NOTES:** 7.  $V_{CC}$  must be applied either coincidentally or before  $V_{PP}$  and removed either coincidentally or after  $V_{PP}$ . 8.  $V_{PP}$  must not be greater than 14 volts including overshoot. During  $\overrightarrow{CE} = \overrightarrow{PGM} = V_{IL}$ ,  $V_{PP}$  must not be switched from 5 volts to 13.5 volts or vice-versa.

9. During power up the PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

### AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.5V $\pm$ 5%, V<sub>PP</sub> = 13.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS          | MIN | ТҮР | MAX | UNIT |
|------------------------------------|------------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub>  | 2   |     |     | μs   |
| Chip Enable Setup Time             | t <sub>CES</sub> | 2   |     |     | μs   |
| Output Enable Setup Time           | t <sub>OES</sub> | 2   |     |     | μs   |
| Data Setup Time                    | t <sub>os</sub>  | 2   |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub>  | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>он</sub>  | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub>  | 0   |     | 130 | ns   |
| Data Valid From Output Enable      | t <sub>OE</sub>  |     |     | 130 | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub>  | 2   |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub>  | 1   | 3   | 10  | ms   |

NOTE: For simple, one pulse only, programming algorithms, use a 10 ms pulse.

### PROGRAMMING WAVEFORM





### PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

### **ORDERING INFORMATION**

| PART NUMBER   | SPEED<br>(ns)                          | PACKAGE<br>TYPE  | PACKAGE<br>DRAWING               | OPERATING<br>TEMPERATURE<br>RANGE                                | WSI<br>MANUFACTURING<br>PROCEDURE  |
|---|--|--|----------------------------------|--|--|
| WS57C64F-55D<br>WS57C64F-70CMB<br>WS57C64F-70D<br>WS57C64F-70DI<br>WS57C64F-70DMB<br>WS57C64F-70J | 55<br>70<br>70<br>70<br>70<br>70<br>70 | 28 Pin CERDIP, 0.6"<br>32 Pad CLLCC<br>28 Pin CERDIP, 0.6"<br>28 Pin CERDIP, 0.6"<br>28 Pin CERDIP, 0.6"<br>32 Pin PLDCC | D2<br>C2<br>D2<br>D2<br>D2<br>J4 | Comm'l<br>Military<br>Comm'l<br>Industrial<br>Military<br>Comm'l | Standard<br>MIL-STD-883C<br>Standard<br>Standard<br>MIL-STD-883C<br>Standard |







WAFERSCALE INTEGRATION, INC.

### HIGH SPEED 4K × 16 WORDWIDE CMOS EPROM KEY FEATURES

- Fast Access Time - 55 ns
- Low Power Consumption
- Ideal for 16/32 Bit Processors — TMS320, 68000, 80386, etc.
- 2 to 1 Package Reduction
- 30% + Space Savings
- Single Chip Solution
- Compatible with JEDEC pinout

### **GENERAL DESCRIPTION**

The WS57C65 is a High Performance EPROM memory with a  $4K \times 16$  architecture. It is manufactured in an advanced CMOS process which consumes very little power while operating at speeds which rival that of bipolar PROMs.

The major features of the WS57C65 are its  $4K \times 16$  architecture and its high speed. This combination makes the WS57C65 an ideal solution for applications which utilize 16/32 bit data paths. Examples include systems which are based on such processors as the TMS320 family of DSP processors as well as high performance general purpose processors such as the MC68000 family and the 80286 and 80386 microprocessors.

The word wide architecture of the WS57C65 results in a 2 to 1 savings in EPROM component count and a minimum 30% savings in board space.

The pin configuration utilized is upward compatible with the JEDEC standard pinout for word wide EPROMs. This allows an easy upgrade path to higher density memories such as the WS57C257. No board changes or jumper wires are required to complete the upgrade.

| PINS<br>MODE    | CE              | ŌE              | V <sub>PP</sub> | v <sub>cc</sub> | OUTPUTS          |
|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|
| Read            | V <sub>IL</sub> | V <sub>IL</sub> | $V_{CC}$        | $V_{CC}$        | D <sub>OUT</sub> |
| Output Disable  | Х               | VIH             | $V_{CC}$        | $v_{cc}$        | High Z           |
| Standby         | VIH             | Х               | V <sub>CC</sub> | $v_{cc}$        | High Z           |
| Program         | VIL             | $V_{\text{IH}}$ | V <sub>PP</sub> | $V_{CC}$        | D <sub>IN</sub>  |
| Program Verify  | Х               | $V_{\text{IL}}$ | V <sub>PP</sub> | $V_{CC}$        | D <sub>OUT</sub> |
| Program Inhibit | VIH             | VIH             | V <sub>PP</sub> | $v_{cc}$        | High Z           |
| Signature*      | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>cc</sub> | V <sub>cc</sub> | Encoded<br>Data  |

### **MODE SELECTION**

X can be either VIL or VIH.

\*For Signature,  $A_9 = 12V$ ,  $A_0$  is toggled, and all other addresses are at TTL low.  $A_0 = V_{IL} = MFGR 0023H$ ,  $A_0 = V_{IH} = DEVICE 00B1H$ .

#### **PIN CONFIGURATION**



### **PRODUCT SELECTION GUIDE**

| PARAMETER           | WS57C65-55 | WS57C65-70 |
|---------------------|------------|------------|
| Address Access Time | 55 ns      | 70 ns      |
| Chip Select Time    | 55 ns      | 70 ns      |
| Output Enable Time  | 25 ns      | 30 ns      |

#### **ABSOLUTE MAXIMUM RATINGS\***

|  | +/V |
|--|-----|
| V <sub>PP</sub> with Respect to GND0.6V to + | 14V |
| ESD Protection>20                            | 00V |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE   | V <sub>cc</sub> |
|------------|---------------|-----------------|
| Comm'l     | 0° to +70°C   | +5V ± 5%        |
| Industrial | -40° to +85°C | +5V ± 10%       |

#### **DC READ CHARACTERISTICS** Over Operating Range. (See Above)

| SYMBOL           | PARAMETER                              | TEST C                         | ONDITIONS         | MIN                   | МАХ             | UNITS |  |
|------------------|--|--------------------------------|-------------------|-----------------------|-----------------|-------|--|
| V <sub>OL</sub>  | Output Low Voltage                     | I <sub>OL</sub> = 8 n          | ۱A                |                       | 0.4             | V     |  |
| V <sub>OH</sub>  | Output High Voltage                    | I <sub>OH</sub> = -2           | ? mA              | 2.4                   |                 | V     |  |
| I <sub>SB1</sub> | V <sub>CC</sub> Standby Current (CMOS) | Notes 1 a                      | nd 3              |                       | 500             | μA    |  |
| I <sub>SB2</sub> | V <sub>CC</sub> Standby Current (TTL)  | Notes 2 a                      | Notes 2 and 3     |                       | 20              | mA    |  |
|                  | Active Current (CMOS)                  | Notes                          | Comm'l            |                       | 35              | mA    |  |
| 'CC1             | Active Current (CMOS)                  | 1 and 4                        | Military          |                       | 45              | IIIA  |  |
| 1                | V Active Current (TTL)                 | Notes                          | Comm'l            |                       | 45              | m۸    |  |
| ICC2             | V <sub>CC</sub> Active Current (TTE)   | 2 and 4                        | Military          |                       | 55              | MA    |  |
| I <sub>PP</sub>  | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{C}$               | $V_{PP} = V_{CC}$ |                       | 100             | μA    |  |
| V <sub>PP</sub>  | V <sub>PP</sub> Read Voltage           |                                |                   | V <sub>CC</sub> - 0.4 | V <sub>CC</sub> | V     |  |
| ILI              | Input Load Current                     | $V_{IN} = 5.5V \text{ or Gnd}$ |                   | -10                   | 10              | μA    |  |
| I <sub>LO</sub>  | Output Leakage Current                 | V <sub>OUT</sub> = 5           | .5V or Gnd        | -10                   | 10              | μA    |  |

NOTES: 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V 2. TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V.

3. Add 1 mA/MHz for A.C. power component.

4. Add 3 mA/MHz for A C. power component

### AC READ CHARACTERISTICS Over Operating Range. (See Above)

| DADAMETED                      |                  | WS57C65-55 |     | WS57C65-70 |     |       |  |
|--------------------------------|------------------|------------|-----|------------|-----|-------|--|
| PARAMETER                      | SYMBOL           | MIN        | МАХ | MIN        | MAX | UNITS |  |
| Address to Output Delay        | t <sub>ACC</sub> |            | 55  |            | 70  |       |  |
| CE to Output Delay             | t <sub>CE</sub>  |            | 55  |            | 70  |       |  |
| OE to Output Delay             | t <sub>OE</sub>  |            | 25  |            | 30  | ns    |  |
| Output Disable to Output Float | t <sub>DF</sub>  |            | 25  |            | 30  |       |  |
| Address to Output Hold         | t <sub>он</sub>  | 0          |     | 0          |     |       |  |

us

3-22

### AC READ TIMING DIAGRAM



### **CAPACITANCE**<sup>(5)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(6)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

**NOTES:** 5 This parameter is only sampled and is not 100% tested. 6. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.



**TIMING LEVELS** 



### PROGRAMMING INFORMATION

DC CHARACTERISTICS (T\_A = 25  $\pm$  5°C, V\_{CC} = 5.5V  $\pm$  5%, V\_{PP} = 13.5  $\pm$  0.5V)

| PARAMETER  | SYMBOLS         | MIN  | МАХ                  | UNIT |
|--|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                      | ۱ <sub>LI</sub> | -10  | 10                   | μΑ   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse (CE = PGM = V <sub>IL</sub> ) | I <sub>PP</sub> |      | 50                   | mA   |
| V <sub>CC</sub> Supply Current (Note 4)  | I <sub>CC</sub> |      | 35                   | mA   |
| Input Low Level  | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level   | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 8 mA)                             | V <sub>OL</sub> |      | 0.45                 | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -2 mA)                           | V <sub>OH</sub> | 2.4  |                      | v    |

**NOTES:** 7.  $V_{CC}$  must be applied either coincidentally or before  $V_{PP}$  and removed either coincidentally or after  $V_{PP}$ . 8.  $V_{PP}$  must not be greater than 14 volts including overshoot During  $\overline{CE} = \overline{PGM} = V_{IL}$ ,  $V_{PP}$  must not be switched from 5 volts to 13.5 volts or vice-versa

9. During power up the  $\overrightarrow{PGM}$  pin must be brought high ( $\ge V_{H}$ ) either coincident with or before power is applied to  $V_{PP}$ .

#### **AC CHARACTERISTICS** ( $T_A = 25 \pm 5^{\circ}C$ , $V_{CC} = 5.5V \pm 5^{\circ}$ , $V_{PP} = 13.5 \pm 0.5V$ )

| PARAMETER                          | SYMBOLS          | MIN | ТҮР | MAX | UNIT |
|------------------------------------|------------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub>  | 2   |     |     | μs   |
| Chip Enable Setup Time             | t <sub>CES</sub> | 2   |     |     | μs   |
| Output Enable Setup Time           | t <sub>OES</sub> | 2   |     |     | μs   |
| Data Setup Time                    | tos              | 2   |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub>  | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>он</sub>  | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub>  | 0   |     | 130 | ns   |
| Data Valid From Output Enable      | t <sub>OE</sub>  |     |     | 130 | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub>  | 2   |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub>  | 1   | 3   | 10  | ms   |

NOTE: Single shot programming algorithms should use a single 10 ms pulse.

#### **PROGRAMMING WAVEFORM**



.



### PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

### **ORDERING INFORMATION**

| PART NUMBER | SPEED<br>(ns) | PEED PACKAGE PACKAGE (ns) TYPE DRAWING |    | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |  |
|-------------|---------------|--|----|-----------------------------------|-----------------------------------|--|
| WS57C65-55C | 55            | 44 Pad CLLCC                           | C3 | Comm'l                            | Standard                          |  |
| WS57C65-55D | 55            | 40 Pin CERDIP, 0.6"                    | D3 | Comm'l                            | Standard                          |  |
| WS57C65-70D | 70            | 40 Pin CERDIP, 0.6"                    | D3 | Comm'l                            | Standard                          |  |





WAFERSCALE INTEGRATION, INC.



# **128K EPROM SELECTION GUIDE**

3-27

3-28

·*W5*:-





# MILITARY 16K × 8 CMOS EPROM

### **KEY FEATURES**

• Fast Access Time — 90 ns (Military)

**MODE SELECTION** 

- Low Power Consumption
- DESC SMD No. 5962-87661

- EPI Processing

   Latch-Up Immunity Up to 200 mA
- Standard EPROM Pinout
- Industrial/Military Operating Range

### **GENERAL DESCRIPTION**

The WS27C128F is an extremely HIGH PERFORMANCE 128K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which enables it to operate at high speeds and very low power over the full industrial and military temperature operating range.

The WS27C128F was specifically designed to replace standard EPROMs in industrial and military environments. No hardware or software changes are required to replace standard military 27128 EPROMs with the WSI WS27C128F.

The WS27C128F is configured in the standard EPROM pinout which provides an easy upgrade path for the WS27C64F and the 256K bit WS27C256F.

| PINS            | CE              | ŌE              | V <sub>PP</sub> | v <sub>cc</sub> | OUTPUTS          |
|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|
| Read            | V <sub>IL</sub> | V <sub>IL</sub> | $V_{CC}$        | $V_{CC}$        | D <sub>OUT</sub> |
| Output Disable  | Х               | VIH             | $V_{CC}$        | $V_{CC}$        | High Z           |
| Standby         | V <sub>iH</sub> | Х               | $V_{CC}$        | $V_{CC}$        | High Z           |
| Program         | V <sub>IL</sub> | VIH             | $V_{PP}$        | $V_{CC}$        | D <sub>IN</sub>  |
| Program Verify  | Х               | VIL             | $V_{PP}$        | $V_{CC}$        | D <sub>OUT</sub> |
| Program Inhibit | VIH             | VIH             | $V_{PP}$        | V <sub>CC</sub> | High Z           |
| Signature*      | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>CC</sub> | V <sub>cc</sub> | Encoded<br>Data  |

X can be either  $V_{IL}$  or  $V_{IH}$ .

\*For Signature, A<sub>9</sub> = 12V, A<sub>0</sub> is toggled, and all other addresses are at TTL low. A<sub>0</sub> = V<sub>IL</sub> = MFGR 23H, A<sub>0</sub> = V<sub>IH</sub> = DEVICE A8H.

### PIN CONFIGURATION



#### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS27C128F-90 |
|---------------------------|--------------|
| Address Access Time (Max) | 90 ns        |
| Chip Select Time (Max)    | 90 ns        |
| Output Enable Time (Max)  | 30 ns        |

#### **ABSOLUTE MAXIMUM RATINGS**

| 1.10            | eshe |           | D     |    | <br>• • • | <br>. –0.0v | 10  | +/v   |
|-----------------|------|-----------|-------|----|-----------|-------------|-----|-------|
| V <sub>PP</sub> | with | respect   | to GI | ٧D | <br>      | <br>-0.6V   | to  | +14V  |
| ESD             | Pro  | tection . |       |    | <br>      | <br>        | .>2 | 2000V |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE    | TEMPERATURE     | V <sub>cc</sub> |
|----------|-----------------|-----------------|
| Military | -55°C to +125°C | +5V ± 10%       |

#### **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL           | PARAMETER                              | TEST CONDITIONS                 | MIN                   | MAX             | UNITS |
|------------------|--|---------------------------------|-----------------------|-----------------|-------|
| V <sub>OL</sub>  | Output Low Voltage                     | $I_{OL} = 4 \text{ mA}$         |                       | 0.4             | V     |
| V <sub>OH</sub>  | Output High Voltage                    | I <sub>OH</sub> = -1 mA         | 2.4                   |                 | V     |
| I <sub>SB1</sub> | V <sub>CC</sub> Standby Current (CMOS) | Note 1                          |                       | 200             | μA    |
| I <sub>SB2</sub> | V <sub>CC</sub> Standby Current (TTL)  | Note 2                          |                       | 10              | mA    |
| I <sub>CC1</sub> | V <sub>CC</sub> Active Current (CMOS)  | Notes 1 and 3                   |                       | 25              | mA    |
| I <sub>CC2</sub> | V <sub>CC</sub> Active Current (TTL)   | Notes 2 and 3                   |                       | 35              | mA    |
| I <sub>PP</sub>  | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$               |                       | 100             | μA    |
| V <sub>PP</sub>  | V <sub>PP</sub> Read Voltage           |                                 | V <sub>CC</sub> - 0.4 | V <sub>CC</sub> | V     |
| ILI              | Input Load Current                     | $V_{IN} = 5.5V$ or Gnd          | -10                   | 10              | μA    |
| I <sub>LO</sub>  | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or Gnd}$ | -10                   | 10              | μA    |

NOTES: 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 2. TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V. 3. Add 3 mA/MHz for A.C. power component.

#### AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

| DADAMETED                      | OVMDOL           | WS270 | 128F-90 |       |  |
|--------------------------------|------------------|-------|---------|-------|--|
| PARAMETER                      | STWBOL           | MIN   | MAX     | UNITS |  |
| Address to Output Delay        | t <sub>ACC</sub> |       | 90      |       |  |
| CE to Output Delay             | t <sub>CE</sub>  |       | 90      | ]     |  |
| OE to Output Delay             | t <sub>OE</sub>  |       | 30      | ns    |  |
| Output Disable to Output Float | t <sub>DF</sub>  |       | 30      |       |  |
| Address to Output Hold         | t <sub>OH</sub>  | 0     |         |       |  |

Wj;-

NOTE: Single shot programming algorithms should use one 10 ms PGM pulse per word.

### AC READ TIMING DIAGRAM



### $CAPACITANCE^{(4)} T_A = 25^{\circ}C, f = 1 MHz$

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

us:

NOTES: 4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages

### **TEST LOAD** (High Impedance Test Systems)

TIMING LEVELS



#### Input Levels: .45 and 2.4V Reference Levels: .8 and 2.0V

# 3

#### **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 5.5V  $\pm$  5%, V<sub>PP</sub> = 12.5  $\pm$  0.5V)

| PARAMETER  | SYMBOLS         | MIN  | МАХ                  | UNIT |
|--|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                      | l <sub>LI</sub> | -10  | 10                   | μA   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse (CE = PGM = V <sub>II</sub> ) | I <sub>PP</sub> |      | 30                   | mA   |
| V <sub>CC</sub> Supply Current   | I <sub>CC</sub> |      | 50                   | mA   |
| Input Low Level  | VIL             | -0.1 | 0.8                  | V    |
| Input High Level   | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 4 mA)                             | V <sub>OL</sub> |      | 0.45                 | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -1 mA)                           | V <sub>OH</sub> | 2.4  |                      | v    |

 NOTES: 6. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
 7. V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE = PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.5 volts or vice-versa

8. During power up the PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

### AC CHARACTERISTICS ( $T_A = 25 \pm 5^{\circ}C$ , $V_{CC} = 5.5V \pm 5^{\circ}$ , $V_{PP} = 12.5 \pm 0.5V$ )

| PARAMETER                          | SYMBOLS          | MIN | ТҮР | МАХ | UNIT |
|------------------------------------|------------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub>  | 2   |     |     | μs   |
| Chip Enable Setup Time             | t <sub>CES</sub> | 2   |     |     | μs   |
| Output Enable Setup Time           | t <sub>OES</sub> | 2   |     |     | μs   |
| Data Setup Time                    | t <sub>os</sub>  | 2   |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub>  | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>он</sub>  | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub>  | 0   |     | 130 | ns   |
| Data Valid From Output Enable      | t <sub>OE</sub>  |     |     | 130 | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub>  | 2   |     |     | μs   |
| PGM Pulse Width (Note 9)           | t <sub>PW</sub>  | 1   | 5   |     | ms   |

NOTE: 9. For single pulse programming algorithms, use one 10 ms pulse.

#### **PROGRAMMING WAVEFORM**





### PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

### ORDERING INFORMATION

| PART NUMBER     | SPEED<br>(ns) | PACKAGE<br>TYPE     | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |  |
|-----------------|---------------|---------------------|--------------------|-----------------------------------|-----------------------------------|--|
| WS27C128F-90CMB | 90            | 32 Pad CLLCC        | C2                 | Military                          | MIL-STD-883C                      |  |
| WS27C128F-90DMB | 90            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |  |



.



WAFERSCALE INTEGRATION, INC.

## 16K × 8 CMOS EPROM

#### **KEY FEATURES**

- High Performance CMOS — 90 ns Access Time
- Fast Programming
- Drop-In Replacement for 27C128 or 27128
- DESC SMD No. 5962-87661

- 300 Mil Dip or Standard 600 Mil Dip
- EPI Processing
  - Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000V
- Standard JEDEC EPROM Pinout

#### **GENERAL DESCRIPTION**

The WS27C128L is a HIGH PERFORMANCE 128K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in WSI's latest CMOS EPROM technology which enables it to operate at speeds as fast as 90 ns access time over the full operating range. (If faster speeds are required, contact your WSI sales representative.)

The WS27C128L can directly replace any 16K  $\times$  8 EPROM which conforms to the JEDEC standard. Examples of this would be as follows: 27128 or 27C128. It can be easily programmed using standard EPROM programmers or the MagicPro<sup>TM</sup> IBM PC compatible engineering programmer offered by WSI.

The WS27C128L is also available in a 300 mil Dip. The pin configuration remains the same as the 600 mil wide package and the programming algorithms are unchanged. This allows for a simple PCB layout change to take advantage of a 50% reduction in required board space.

The WS27C128L provides microprocessor-based systems storage capacity for portions of operating system and application software. Its 90-ns access time provides no-wait-state operation with high-performance CPUs such as the 16-MHz 80186, 16-MHz 68020, or 12-MHz 80386. The WS27C128L offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently-used software routines are quickly executed from EPROM storage, greatly enhancing system utility.

The WS27C128L is configured in the standard EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs.

The WS27C128L is one member of a high density EPROM Family which ranges in density from 64K to 4 Megabit.

| PARAMETER                 | 27C128L-90 | 27C128L-12 | 27C128L-15 | 27C128L-20 |
|---------------------------|------------|------------|------------|------------|
| Address Access Time (Max) | 90 ns      | 120 ns     | 150 ns     | 200 ns     |
| Chip Select Time (Max)    | 90 ns      | 120 ns     | 150 ns     | 200 ns     |
| Output Enable Time (Max)  | 30 ns      | 35 ns      | 40 ns      | 40 ns      |

#### **PRODUCT SELECTION GUIDE**

### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65°C to +150°C                  |
|--|
| Voltages on Any Pin with                           |
| Respect to Ground0.6V to +7V                       |
| V <sub>PP</sub> with Respect to Ground0.6V to +14V |
| V <sub>CC</sub> Supply Voltage with                |
| Respect to Ground0.6V to +7V                       |
| ESD Protection                                     |
|  |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

### **OPERATING RANGE**

| RANGE      | RANGE TEMPERATURE |     | TOLERANCE   |
|------------|-------------------|-----|-------------|
| Commercial | 0°C to +70°C      | +5V | ±5% or ±10% |
| Industrial | -40°C to +85°C    | +5V | ±10%        |
| Military   | -55°C to +125°C   | +5V | ±10%        |

### **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                          | PARAMETER                              | TEST CONE                         | DITIONS                      | MIN            | МАХ                 | UNITS |
|---------------------------------|--|-----------------------------------|------------------------------|----------------|---------------------|-------|
| VIL                             | Input Low Level                        |                                   |                              | -0.5           | 0.8                 | V     |
| V <sub>IH</sub>                 | Input High Level                       |                                   |                              | 2.0            | V <sub>CC</sub> + 1 | V     |
| V <sub>OL</sub>                 | Output Low Voltage                     | $I_{OL} = 2.1 \text{ mA}$         |                              |                | 0.4                 | V     |
| V <sub>OH</sub>                 | Output High Voltage                    | I <sub>OH</sub> = -400 μA         |                              | 3.5            |                     | V     |
| I <sub>SB1</sub> <sup>(3)</sup> | V <sub>CC</sub> Standby Current (CMOS) | $\overline{CE} = V_{CC} \pm 0.3V$ |                              |                | 100                 | μA    |
| I <sub>SB2</sub>                | V <sub>CC</sub> Standby Current        | CE = V <sub>IH</sub>              |                              |                | 1                   | mA    |
| I (1) '                         | V Active Current                       |                                   | F = 5 MHz                    |                | 40                  | m۸    |
| ICC.                            | V <sub>CC</sub> Active Current         | $CE = OE = V_{IL}$                | $CE = OE = V_{IL}$ F = 8 MHz |                | 50                  | ma    |
| I <sub>PP</sub>                 | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$                 |                              |                | 100                 | μA    |
| V <sub>PP</sub>                 | V <sub>PP</sub> Read Voltage           |                                   |                              | $V_{CC} - 0.4$ | V <sub>CC</sub>     | V     |
| ١ <sub>LI</sub>                 | Input Load Current                     | $V_{IN} = 5.5V$ or Gnd            |                              | -1             | 1                   | μA    |
| I <sub>LO</sub>                 | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or}$       | Gnd                          | -10            | 10                  | μΑ    |

### AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

| SAMBOL                         |   | 27C128L-90 |     | 27C128L-12 |     | 27C128L-15 |     | 27C128L-20 |     |       |
|--------------------------------|---|------------|-----|------------|-----|------------|-----|------------|-----|-------|
| STWDUL                         | PANAMETEN   | MIN        | МАХ | MIN        | MAX | MIN        | MAX | MIN        | MAX | UNITS |
| t <sub>ACC</sub>               | Address to Output<br>Delay  |            | 90  |            | 120 |            | 150 |            | 200 |       |
| t <sub>CE</sub>                | CE to Output Delay  |            | 90  |            | 120 |            | 150 |            | 200 |       |
| t <sub>OE</sub>                | OE to Output Delay  |            | 30  |            | 35  |            | 40  |            | 40  |       |
| t <sub>DF</sub> <sup>(2)</sup> | Output Disable to<br>Output Float                                       |            | 30  |            | 35  |            | 40  |            | 40  | ns    |
| t <sub>OH</sub> <sup>(2)</sup> | Output Hold From<br>Addresses, CE or<br>OE, Whichever<br>Occurred First | 0          |     | 0          |     | 0          |     | 0          |     |       |

NOTES:

1. The supply current is the sum of  $I_{CC}$  and  $I_{PP}$ . The maximum current value is with Outputs  $O_0$  to  $O_7$  unloaded.

This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
 CMOS inputs: V<sub>IL</sub> = GND ± 0.3V, V<sub>IH</sub> = V<sub>CC</sub> ± 0.3V.



### A.C. WAVEFORMS



### **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

·US

NOTES:

4. This parameter is only sampled and is not 100% tested.

Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages.
 OE may be delayed up to t<sub>CE</sub>-t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.

### A.C. TESTING INPUT/OUTPUT WAVEFORM



### A.C. TESTING LOAD CIRCUIT



### **MODE SELECTION**

The modes of operation of the WS27C128L are listed in Table 1. A single 5V power supply is required in the read mode.

| PINS            | PGM             | CE              | ŌĒ              | V <sub>PP</sub> | v <sub>cc</sub> | OUTPUTS          |  |  |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|--|--|
| Read            | Х               | V <sub>IL</sub> | V <sub>IL</sub> | 5.0V            | 5.0V            | D <sub>OUT</sub> |  |  |
| Output Disable  | Х               | Х               | V <sub>IH</sub> | 5.0V            | 5.0V            | High Z           |  |  |
| Standby         | Х               | VIH             | Х               | 5.0V            | 5.0V            | High Z           |  |  |
| Programming     | VIL             | VIL             | V <sub>IH</sub> | V <sub>PP</sub> | 5.8V            | D <sub>IN</sub>  |  |  |
| Program Verify  | V <sub>IH</sub> | VIL             | V <sub>IL</sub> | V <sub>PP</sub> | 5.8V            | D <sub>OUT</sub> |  |  |
| Program Inhibit | х               | V <sub>IH</sub> | X               | V <sub>PP</sub> | 5.0V            | High Z           |  |  |

### Table 1. Modes Selection

NOTES:

7. X can be  $\rm V_{IL}$  or  $\rm V_{IH}.$ 

#### **DIP PIN CONFIGURATIONS**

| 8 Mbit                             | 4 Mbit                                | 2 Mbit                                | 27C010L                               | 27C512L                            |   |   | 27C512L                               | 27C010L                   | 2 Mbit                             | 4 Mbit                             | 8 Mbit                             |
|------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|------------------------------------|---|---|---------------------------------------|---------------------------|------------------------------------|------------------------------------|------------------------------------|
| A <sub>19</sub><br>A <sub>16</sub> | XX/V <sub>PP</sub><br>A <sub>16</sub> | XX/V <sub>PP</sub><br>A <sub>16</sub> | XX/V <sub>PP</sub><br>A <sub>16</sub> |                                    | WS27C   | 128L  |                                       | V <sub>CC</sub><br>XX/PGM | V <sub>CC</sub><br>XX/PGM          | V <sub>CC</sub><br>A <sub>18</sub> | V <sub>CC</sub><br>A <sub>18</sub> |
| A <sub>15</sub><br>A <sub>12</sub> | A <sub>15</sub><br>A <sub>12</sub>    | A <sub>15</sub><br>A <sub>12</sub>    | A <sub>15</sub><br>A <sub>12</sub>    | A <sub>15</sub><br>A <sub>12</sub> |   | 28   V <sub>CC</sub><br>27   PGM            | V <sub>CC</sub><br>A <sub>14</sub>    | XX<br>A <sub>14</sub>     | A <sub>17</sub><br>A <sub>14</sub> | A <sub>17</sub><br>A <sub>14</sub> | A <sub>17</sub><br>A <sub>14</sub> |
| A <sub>7</sub><br>A <sub>6</sub>   | A7<br>A6                              | A <sub>7</sub><br>A <sub>6</sub>      | A7<br>A6                              | A <sub>7</sub><br>A <sub>6</sub>   | - A7 - 3  | 26 🗆 A <sub>13</sub><br>25 🗆 A <sub>2</sub> | A <sub>13</sub><br>A'a                | A <sub>13</sub><br>A      | A <sub>13</sub><br>A               | A <sub>13</sub><br>A.              | A <sub>13</sub><br>A.              |
| A <sub>5</sub>                     | A <sub>5</sub>                        |                                       | A <sub>5</sub>                        | A <sub>5</sub>                     | - A5 5  | 24 A9                                       | A <sub>9</sub>                        | A <sub>9</sub>            | A <sub>9</sub>                     | A <sub>9</sub>                     | A <sub>9</sub>                     |
| A <sub>3</sub>                     | A4<br>A3                              | A <sub>3</sub>                        | A <sub>3</sub>                        | A4<br>A3                           |   |   | A <sub>11</sub><br>OE/V <sub>PP</sub> | OE                        |                                    | OE A11                             | OE/V <sub>PP</sub>                 |
| A <sub>2</sub><br>A <sub>1</sub>   | A2<br>A1                              | A <sub>2</sub><br>A <sub>1</sub>      | A <sub>2</sub><br>A <sub>1</sub>      | A <sub>2</sub><br>A <sub>1</sub>   | $ \begin{array}{c} A_2 \square 8 \\ A_1 \square 9 \end{array} $ | 21 🗆 A <sub>10</sub>                        | A <sub>10</sub><br>CE/PGM             | A <sub>10</sub><br>CE     |                                    | A <sub>10</sub><br>CE/PGM          | A <sub>10</sub><br>CE/PGM          |
|                                    | A <sub>0</sub><br>O <sub>0</sub>      |                                       |                                       |                                    |   | 19 0 <sub>7</sub>                           | 0 <sub>7</sub><br>0 <sub>6</sub>      | 0 <sub>7</sub><br>0e      | 07<br>06                           | 07<br>06                           | 0 <sub>7</sub><br>0¢               |
| 01                                 | 0,                                    |                                       |                                       |                                    |   |   | 05                                    | 05                        | 05                                 | 05                                 | O₅ 0                               |
| GND                                | GND                                   | GND                                   | GND                                   | GND                                | -GND [] 14  | 15 0 <sub>3</sub>                           | 0 <sub>4</sub><br>0 <sub>3</sub>      | 04<br>03                  | 0 <sub>4</sub><br>0 <sub>3</sub>   | 0 <sub>4</sub><br>0 <sub>3</sub>   | 0 <sub>4</sub><br>0 <sub>3</sub>   |

**W**S

NOTE: 8. Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C128L pins.

### PIN NAMES

| A <sub>0</sub> -A <sub>13</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| O <sub>0</sub> -O <sub>7</sub>  | Outputs                  |
| PGM                             | Program                  |
| XX                              | Don't Care (During Read) |

### LCC PIN CONFIGURATION



### PROGRAMMING INFORMATION

DC CHARACTERISTICS (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 5.8V  $\pm$  0.25V, V<sub>PP</sub> = 12.75  $\pm$  0.25V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                     | I <sub>LI</sub> | -10  | 10                   | μΑ   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse (CE, PGM = V <sub>IL</sub> ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current  | I <sub>CC</sub> |      | 40                   | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 2.1 mA)                          | V <sub>OL</sub> |      | 0.4                  | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -400 μA)                        | V <sub>OH</sub> | 3.5  |                      | v    |

NOTES: 9. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.

 V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE, PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.75 volts or vice-versa.

11. During power up the  $\overline{PGM}$  pin must be brought high ( $\ge V_{IH}$ ) either coincident with or before power is applied to  $V_{PP}$ .

### AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.8V $\pm$ 0.25V, V<sub>PP</sub> = 12.75 $\pm$ 0.25V)

| PARAMETER                          | SYMBOLS          | MIN | TYP | МАХ | UNIT |
|------------------------------------|------------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub>  | 2   |     |     | μs   |
| Chip Enable Setup Time             | t <sub>CES</sub> | 2   |     |     | μs   |
| Output Enable Setup Time           | t <sub>OES</sub> | 2   |     |     | μs   |
| Data Setup Time                    | tos              | 2   |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub>  | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>он</sub>  | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub>  | 0   |     | 130 | ns   |
| Data Valid From Output Enable      | t <sub>OE</sub>  |     |     | 130 | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub>  | 2   |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub>  | 0.1 |     | 4   | ms   |

#### PROGRAMMING WAVEFORM





### PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

### **ORDERING INFORMATION**

| PART NUMBER     | SPEED | PACKAGE                  |         | OPERATIN<br>RANGE | G               | WSI<br>MANUFACTURING |
|-----------------|-------|--------------------------|---------|-------------------|-----------------|----------------------|
|                 | (115) | ITFE                     | DRAWING | TEMPERATURE       | V <sub>cc</sub> | PROCEDURE            |
| WS27C128L-90D/5 | 90    | 28 Pin CERDIP, 0.6"      | D2      | Comm'l            | ±5%             | Standard             |
| WS27C128L-12D   | 120   | 28 Pin CERDIP, 0.6"      | D2      | Comm'l            | ±10%            | Standard             |
| WS27C128L-12DI  | 120   | 28 Pin CERDIP, 0.6"      | D2      | Industrial        | ±10%            | Standard             |
| WS27C128L-12DMB | 120   | 28 Pin CERDIP, 0.6"      | D2      | Military          | ±10%            | MIL-STD-883C         |
| WS27C128L-12J   | 120   | 32 Pin PLDCC             | J4      | Comm'l            | ±10%            | Standard             |
| WS27C128L-12P   | 120   | 28 Pin Plastic DIP, 0.6" | P3      | Comm'l            | ±10%            | Standard             |
| WS27C128L-12T   | 120   | 28 Pin CERDIP, 0.3"      | T2      | Comm'l            | ±10%            | Standard             |
| WS27C128L-12TI  | 120   | 28 Pin CERDIP, 0.3"      | T2      | Industrial        | ±10%            | Standard             |
| WS27C128L-12TMB | 120   | 28 Pin CERDIP, 0.3"      | T2      | Military          | ±10%            | MIL-STD-883C         |
| WS27C128L-15D   | 150   | 28 Pin CERDIP, 0.6"      | D2      | Comm'l            | ±10%            | Standard             |
| WS27C128L-15DMB | 150   | 28 Pin CERDIP, 0.6"      | D2      | Military          | ±10%            | MIL-STD-883C         |
| WS27C128L-15TMB | 150   | 28 Pin CERDIP, 0.3"      | T2      | Military          | ±10%            | MIL-STD-883C         |
| WS27C128L-20DMB | 200   | 28 Pin CERDIP, 0.6"      | D2      | Military          | ±10%            | MIL-STD-883C         |
| WS27C128L-20TMB | 200   | 28 Pin CERDIP, 0.3"      | T2      | Military          | ±10%            | MIL-STD-883C         |

·WS-





# HIGH SPEED 16K × 8 CMOS EPROM

### **KEY FEATURES**

- Fast Access Time - 55 ns
- Low Power Consumption

DESC SMD No. 5962-87661

- EPI Processing — Latch-Up Immunity Up to 200 mA
- Standard EPROM Pinout
- Bipolar Speeds

### GENERAL DESCRIPTION

The WS57C128F is an extremely HIGH PERFORMANCE 128K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which allows it to operate at Bipolar speeds while consuming only 60mA.

Two major features of the WS57C128F are its Low Power and High Speed. These features make it an ideal solution for applications which require fast access times, low power, and non-volatility. Typical applications include systems which do not utilize mass storage devices and/or are board space limited. Examples of these applications are modems, secure telephones, servo controllers, and industrial controllers.

The WS57C128F is configured in the standard EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs.

#### **MODE SELECTION**

|                    | _               |                 |                 |                 |                 |                  |
|--------------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|
| PINS               | PGM             | CE              | ŌĒ              | V <sub>PP</sub> | v <sub>cc</sub> | OUTPUTS          |
| Read               | Х               | V <sub>IL</sub> | V <sub>IL</sub> | 5.0V            | 5.0V            | D <sub>OUT</sub> |
| Output<br>Disable  | х               | x               | V <sub>IH</sub> | 5.0V            | 5.0V            | High Z           |
| Standby            | Х               | V <sub>IH</sub> | Х               | 5.0V            | 5.0V            | High Z           |
| Programming        | V <sub>IL</sub> | V <sub>IL</sub> | $V_{\text{IH}}$ | V <sub>PP</sub> | 5.8V            | D <sub>IN</sub>  |
| Program<br>Verify  | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>PP</sub> | 5.8V            | D <sub>OUT</sub> |
| Program<br>Inhibit | х               | V <sub>IH</sub> | х               | V <sub>PP</sub> | 5.0V            | High Z           |

X can be  $V_{\rm IL}$  or  $V_{\rm IH}.$ 





### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS57C128F-55 | WS57C128F-70 |
|---------------------------|--------------|--------------|
| Address Access Time (Max) | 55ns         | 70ns         |
| Chip Select Time (Max)    | 55ns         | 70ns         |
| Output Enable Time (Max)  | 25ns         | 25ns         |

#### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65° to +150°C                |
|---|
| Voltage on Any Pin with                         |
| Respect to GND0.6V to +7V                       |
| V <sub>PP</sub> with Respect to GND0.6V to +14V |
| ESD Protection>2000V                            |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE    | V <sub>cc</sub> |
|------------|----------------|-----------------|
| Comm'l     | 0° to +70°C    | +5V ± 5%        |
| Industrial | -40° to +85°C  | +5V ± 10%       |
| Military   | -55° to +125°C | +5V ± 10%       |

#### **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL           | PARAMETER                              | TEST COND                      | MIN      | MAX                   | UNITS           |      |  |
|------------------|--|--------------------------------|----------|-----------------------|-----------------|------|--|
| V <sub>OL</sub>  | Output Low Voltage                     | $I_{OL} = 16 \text{ mA}$       |          |                       | 0.4             | V    |  |
| V <sub>OH</sub>  | Output High Voltage                    | I <sub>OH</sub> = -4 mA        |          | 2.4                   |                 | V    |  |
| I <sub>SB1</sub> | V <sub>CC</sub> Standby Current (CMOS) | Notes 1 and 3                  |          |                       | 500             | μA   |  |
| I <sub>SB2</sub> | V <sub>CC</sub> Standby Current (TTL)  | Notes 2 and 3                  |          |                       | 20              | mA   |  |
| las              | Active Current (CMOS)                  | Notes 1 and 4                  | Comm'l   |                       | 25              | mΑ   |  |
| <sup>1</sup> CC1 |  | Notes 1 and 4                  | Military |                       | 30              |      |  |
| lass             | Vac Active Current (TTL)               | Notes 2 and 4                  | Comm'l   |                       | 35              | m۸   |  |
| <sup>1</sup> CC2 |  | Notes 2 and 4                  | Military |                       | 40              | 1112 |  |
| I <sub>PP</sub>  | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$              |          |                       | 100             | μA   |  |
| V <sub>PP</sub>  | V <sub>PP</sub> Read Voltage           |                                |          | V <sub>CC</sub> - 0.4 | V <sub>cc</sub> | V    |  |
| l <sub>LI</sub>  | Input Load Current                     | $V_{IN} = 5.5V \text{ or Gnd}$ |          | -10                   | 10              | μA   |  |
| ILO              | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or}$    | Gnd      | -10                   | 10              | μA   |  |

NOTES: 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 2. TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V.

Add 1 mA/MHz for A.C. power component.
 Add 3 mA/MHz for A.C. power component.

**AC READ CHARACTERISTICS** Over Operating Range with  $V_{PP} = V_{CC}$ .

| PARAMETER                      | SYMBOL           | WS57C128F-55 |     | WS57C128F-70 |     |       |
|--------------------------------|------------------|--------------|-----|--------------|-----|-------|
|                                |                  | MIN          | MAX | MIN          | MAX | UNITS |
| Address to Output Delay        | t <sub>ACC</sub> |              | 55  |              | 70  |       |
| CE to Output Delay             | t <sub>CE</sub>  |              | 55  |              | 70  | ]     |
| OE to Output Delay             | t <sub>OE</sub>  |              | 25  |              | 25  | ns    |
| Output Disable to Output Float | t <sub>DF</sub>  |              | 25  | 0            | 25  |       |
| Address to Output Hold         | t <sub>он</sub>  | 10           |     | 10           |     |       |

US:

### AC READ TIMING DIAGRAM



### **CAPACITANCE**<sup>(5)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(6)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

**NOTES:** 5. This parameter is only sampled and is not 100% tested. 6. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

### **TEST LOAD** (High Impedance Test Systems)

#### TIMING LEVELS



### **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 5.5V  $\pm$  5%, V<sub>PP</sub> = 13.5  $\pm$  0.5V)

| PARAMETER   | SYMBOLS         | MIN  | МАХ                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)               | I <sub>LI</sub> | -10  | 10                   | μA   |
| $V_{PP}$ Supply Current During<br>Programming Pulse (CE = PGM = V <sub>IL</sub> ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current  | I <sub>CC</sub> |      | 30                   | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)                     | V <sub>OL</sub> |      | 0.45                 | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)                    | V <sub>OH</sub> | 2.4  |                      | v    |

**NOTES:** 7  $V_{CC}$  must be applied either coincidentally or before  $V_{PP}$  and removed either coincidentally or after  $V_{PP}$ . 8.  $V_{PP}$  must not be greater than 14 volts including overshoot. During  $\overrightarrow{CE} = \overrightarrow{PGM} = V_{IL}$ ,  $V_{PP}$  must not be switched from 5 volts to 13.5 volts or vice-versa.

9. During power up the PGM pin must be brought high (>V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

### AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.5V $\pm$ 5%, V<sub>PP</sub> = 13.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS          | MIN | ТҮР | MAX | UNIT |
|------------------------------------|------------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub>  | 2   |     |     | μs   |
| Chip Enable Setup Time             | t <sub>CES</sub> | 2   |     |     | μs   |
| Output Enable Setup Time           | t <sub>OES</sub> | 2   |     |     | μs   |
| Data Setup Time                    | t <sub>os</sub>  | 2   |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub>  | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>он</sub>  | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub>  | 0   |     | 130 | ns   |
| Data Valid From Output Enable      | t <sub>OE</sub>  |     |     | 130 | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub>  | 2   |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub>  | 1   | 3   | 10  | ms   |

NOTE: Single shot programming algorithms should use a single 10 ms pulse.

### **PROGRAMMING WAVEFORM**





### PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

### ORDERING INFORMATION

| PART NUMBER     | SPEED<br>(ns) | PACKAGE<br>TYPE     | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|-----------------|---------------|---------------------|--------------------|-----------------------------------|-----------------------------------|
| WS57C128F-55D   | 55            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C128F-70CI  | 70            | 32 Pad CLLCC        | C2                 | Industrial                        | Standard                          |
| WS57C128F-70CMB | 70            | 32 Pad CLLCC        | C2                 | Military                          | MIL-STD-883C                      |
| WS57C128F-70D   | 70            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C128F-70DI  | 70            | 28 Pin CERDIP, 0.6" | D2                 | Industrial                        | Standard                          |
| WS57C128F-70DMB | 70            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |



·*W5*:-



WAFERSCALE INTEGRATION, INC.



# 256K EPROM SELECTION GUIDE



# HIGH SPEED 32K × 8 CMOS EPROM

### KEY FEATURES

- Fast Access Time — 45 ns
- Low Power Consumption
- DESC SMD No. 5962-86063

- EPI Processing
  - Latch-Up Immunity Up to 200 mA
  - ESD Protection Exceeds 2000V

#### • Standard EPROM Pinout

#### **GENERAL DESCRIPTION**

The WS27C256F is a  $32K \times 8$  CMOS EPROM which has been speed-enhanced to 45 ns. It is based upon WaferScale's patented CMOS Split Gate EPROM technology.

The 45 ns access time of the WS27C256F is a key parameter. Traditionally, as memory densities increase, memory access times become slower. This forces microprocessors to insert Wait States which negatively impact system throughput. Real Time applications cannot afford Wait States regardless of memory density. WSI's unique memories can keep pace with the fastest microprocessors. The combination of speed and density available in the WS27C256F enables the use of more complex and comprehensive algorithms in real time applications.

WSI's patented CMOS Split-Gate EPROM technology not only enables the development of fast and dense memory products, it also provides a higher level of Quality and Reliability. Tests have proven that WSI EPROM products program very efficiently and quickly. Also, the WSI EPROM retains its data an order of magnitude better than traditional EPROM technologies. This combination of speed, density, quality and reliability make WSI the obvious choice when selecting a non-volatile memory supplier.

The WS27C256F is configured in the JEDEC standard EPROM pin configuration. It is also easily programmed on popular EPROM programmers as well as the MagicPro<sup>™</sup> IBM PC compatible engineering programmer offered by WSI.

### **MODE SELECTION**

| PINS            | CE/<br>PGM      | ŌĒ              | V <sub>PP</sub> | v <sub>cc</sub> | OUTPUTS          |
|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|
| Read            | VIL             | V <sub>IL</sub> | $V_{CC}$        | V <sub>cc</sub> | D <sub>OUT</sub> |
| Output Disable  | Х               | V <sub>IH</sub> | $V_{CC}$        | $v_{cc}$        | High Z           |
| Standby         | VIH             | Х               | $V_{CC}$        | $V_{CC}$        | High Z           |
| Program         | V <sub>IL</sub> | $V_{\rm IH}$    | $V_{PP}$        | $V_{CC}$        | D <sub>IN</sub>  |
| Program Verify  | Х               | VIL             | $V_{PP}$        | $v_{cc}$        | D <sub>OUT</sub> |
| Program Inhibit | VIH             | $V_{\text{IH}}$ | $V_{PP}$        | $v_{cc}$        | High Z           |
| Signature*      | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>CC</sub> | V <sub>CC</sub> | Encoded<br>Data  |

### PIN CONFIGURATION



X can be either VIL or VIH.

\*For Signature,  $A_9 = 12V$ ,  $A_0$  is toggled, and all other addresses are at TTL low.  $A_0 = V_{IL} = MFGR 23H$ ,  $A_0 = V_{IH} = DEVICE E0H$ .

### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS27C256F-45 | WS27C256F-55 | WS27C256F-70 | WS27C256F-90 |
|---------------------------|--------------|--------------|--------------|--------------|
| Address Access Time (Max) | 45 ns        | 55 ns        | 70 ns        | 90 ns        |
| Chip Select Time (Max)    | 45 ns        | 55 ns        | 70 ns        | 90 ns        |
| Output Enable Time (Max)  | 25 ns        | 25 ns        | 30 ns        | 30 ns        |
#### ABSOLUTE MAXIMUM RATINGS

| Respect to GND                      | 0.6\ | /to +7V |
|-------------------------------------|------|---------|
| V <sub>PP</sub> with respect to GND | 0.6V | to +13V |
| ESD Protection                      |      | .>2000V |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE    | TEMPERATURE     | V <sub>cc</sub> |
|----------|-----------------|-----------------|
| Comm'l   | 0°C to +70°C    | +5V ± 5%        |
| Military | -55°C to +125°C | +5V ± 10%       |

#### **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL           | PARAMETER                                     | TEST CONDITIONS                            | MIN                | MAX             | UNITS |
|------------------|---|--|--------------------|-----------------|-------|
| V <sub>OL</sub>  | Output Low Voltage                            | $I_{OL} = 2.1 \text{ mA}$                  |                    | 0.4             | V     |
| V <sub>OH</sub>  | Output High Voltage                           | I <sub>OH</sub> = -400 μA                  | 2.4                |                 | V     |
| I <sub>SB1</sub> | V <sub>CC</sub> Standby Current CMOS          | $\overline{CE} = V_{CC} \pm 0.3V$ (Note 1) |                    | 500             | μA    |
| I <sub>SB2</sub> | V <sub>CC</sub> Standby Current TTL           | $\overline{CE} = V_{IH}$ (Note 2)          |                    | 5               | mA    |
|                  | V <sub>CC</sub> Active Current <sup>(3)</sup> | Commercial                                 |                    | 30              | mA    |
| ICC1             |   | Military                                   |                    | 40              | mA    |
| I <sub>PP</sub>  | V <sub>PP</sub> Supply Current                | $V_{PP} = V_{CC}$                          |                    | 100             | μA    |
| V <sub>PP</sub>  | V <sub>PP</sub> Read Voltage                  |  | $V_{\rm CC} - 0.4$ | V <sub>cc</sub> | V     |
| ۱ <sub>LI</sub>  | Input Load Current                            | $V_{IN} = 5.5V$ or Gnd                     | -10                | 10              | μA    |
| I <sub>LO</sub>  | Output Leakage Current                        | $V_{OUT} = 5.5V$ or Gnd                    | -10                | 10              | μA    |

NOTES: 1. CMOS inputs: GND  $\pm$  0.3V or V\_{CC}  $\pm$  0.3V. 2. TTL inputs: V\_{IL}  $\leq$  0.8V, V\_{IH}  $\geq$  2.0V.

3. Add 3 mA/MHz for A.C. power component.

#### AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

| PARAMETER                      | SYMBOL           | 27C256F-45 |     | 27C256F-55 |     | 27C256F-70 |     | 27C256F-90 |     |       |
|--------------------------------|------------------|------------|-----|------------|-----|------------|-----|------------|-----|-------|
|                                |                  | MIN        | MAX | MIN        | MAX | MIN        | MAX | MIN        | MAX | UNITS |
| Address to Output Delay        | t <sub>ACC</sub> |            | 45  |            | 55  |            | 70  |            | 90  |       |
| CE to Output Delay             | t <sub>CE</sub>  |            | 45  |            | 55  |            | 70  |            | 90  |       |
| OE to Output Delay             | t <sub>OE</sub>  |            | 25  |            | 25  |            | 30  |            | 30  | ns    |
| Output Disable to Output Float | t <sub>DF</sub>  |            | 25  |            | 25  |            | 30  |            | 30  |       |
| Address to Output Hold         | t <sub>он</sub>  | 0          |     | 0          |     | 0          |     | 0          |     |       |

U*s* 

### AC READ TIMING DIAGRAM



### **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

NOTES: 4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

100 pF (INCLUDING SCOPE AND JIG CAPACITANCE)

**TEST LOAD** (High Impedance Test Systems)

**820**Ω

2.01V O

D.U.T. 0-

TIMING LEVELS

Input Levels: 0.45 and 2.4V Reference Levels: 0.8 and 2.0V



#### PROGRAMMING INFORMATION

**DC CHARACTERISTICS** ( $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 5.5V \pm 5^{\circ}$ ,  $V_{PP} = 12.5 \pm 0.5V$ )

| PARAMETER   | SYMBOLS         | MIN  | МАХ                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                     | l <sub>LI</sub> | -10  | 10                   | μA   |
| V <sub>CC</sub> Supply Current During_<br>Programming Pulse (CE/PGM = V <sub>IL</sub> ) | Icc             |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current  | Icc             |      | 35                   | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)                           | V <sub>OL</sub> |      | 0.45                 | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)                          | V <sub>OH</sub> | 2.4  |                      | v    |

NOTES: 6. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
7. V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE/PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.5 volts or vice-versa.
8. During power up the CE/PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

### AC CHARACTERISTICS (T\_A = 25 $\pm$ 5°C, V\_{CC} = 5.5V $\pm$ 5%, V\_{PP} = 12.5 $\pm$ 0.5V)

| PARAMETER                                | SYMBOLS                           | MIN | ТҮР | MAX | UNIT |
|--|-----------------------------------|-----|-----|-----|------|
| Address Setup Time                       | t <sub>AS</sub>                   | 2   | 1   |     | μs   |
| CE High to OE High                       | t <sub>сон</sub>                  | 2   |     |     | μs   |
| Output Enable Setup Time                 | t <sub>OES</sub>                  | 2   |     |     | μs   |
| Data Setup Time                          | tos                               | 2   |     |     | μS   |
| Address Hold Time                        | t <sub>AH</sub>                   | 0   |     |     | μs   |
| Data Hold Time                           | t <sub>он</sub>                   | 2   |     |     | μs   |
| Chip Disable to Output Float Delay       | t <sub>DF</sub>                   | 0   |     | 130 | ns   |
| Data Valid From Output Enable            | t <sub>OE</sub>                   |     |     | 130 | ns   |
| V <sub>PP</sub> Setup Time/CE Setup Time | t <sub>VS</sub> /t <sub>CES</sub> | 2   |     |     | μs   |
| PGM Pulse Width                          | t <sub>PW</sub>                   | 1   | 3   | 10  | ms   |
| OE Low to CE "Don't Care"                | tocx                              | 2   |     |     | μs   |

NOTE: These values are for standard programming - actual programming algorithm may use different limitations.

#### PROGRAMMING WAVEFORM



3-52

### PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

### **ORDERING INFORMATION**

| PART NUMBER     | SPEED<br>(ns) | PACKAGE<br>TYPE     | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|-----------------|---------------|---------------------|--------------------|-----------------------------------|-----------------------------------|
| WS27C256F-45D*  | 45            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS27C256F-55D   | 55            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS27C256F-70D   | 70            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS27C256F-70DMB | 70            | 28 Pin CERDIP, 0.6" | C2                 | Military                          | MIL-STD-883C                      |
| WS27C256F-90CMB | 90            | 32 Pad CLLCC        | D2                 | Military                          | MIL-STD-883C                      |
| WS27C256F-90DMB | 90            | 28 Pin CERDIP, 0.6" | C2                 | Military                          | MIL-STD-883C                      |

\*This product is Advance Information.





WAFERSCALE INTEGRATION, INC.

## 32K × 8 CMOS EPROM

#### **KEY FEATURES**

- High Performance CMOS — 90 ns Access Time
- Fast Programming
- Drop-In Replacement for 27C256 or 27256
- DESC SMD No. 5962-86063

- 300 Mil Dip or Standard 600 Mil Dip
- EPI Processing — Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000V
- Standard JEDEC EPROM Pinout

#### **GENERAL DESCRIPTION**

The WS27C256L is a HIGH PERFORMANCE 256K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in WSI's latest CMOS EPROM technology which enables it to operate at speeds as fast as 90 ns access time over the full operating range. (If faster speeds are required, contact your WSI sales representative.)

The WS27C256L can directly replace any 32K × 8 EPROM which conforms to the JEDEC standard. Examples of this would be as follows: 27256, 27C256, or 27C256F. It can be easily programmed using standard EPROM programmers or the MagicPro<sup>™</sup> IBM PC compatible engineering programmer offered by WSI.

The WS27C256L is also available in a 300 mil Dip. The pin configuration remains the same as the 600 mil wide package and the programming algorithms are unchanged. This allows for a simple PCB layout change to take advantage of a 50% reduction in required board space. An upgrade path to a 512K product (WS27C512L) is provided.

The WS27C256L provides microprocessor-based systems extensive storage capacity for large portions of operating system and application software. Its 90-ns access time provides no-wait-state operation with high-performance CPUs such as the 16-MHz 80186, 16-MHz 68020, or 12-MHz 80386. The WS27C256L offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently-used software routines are quickly executed from EPROM storage, greatly enhancing system utility.

The WS27C256L is configured in the standard EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs.

The WS27C256L is one member of a high-density EPROM Family which ranges in density from 64K to 4 Megabit.

## PRODUCT SELECTION GUIDE

| PARAMETER                 | 27C256L-90 | 27C256L-12 | 27C256L-15 | 27C256L-20 |
|---------------------------|------------|------------|------------|------------|
| Address Access Time (Max) | 90 ns      | 120 ns     | 150 ns     | 200 ns     |
| Chip Select Time (Max)    | 90 ns      | 120 ns     | 150 ns     | 200 ns     |
| Output Enable Time (Max)  | 30 ns      | 35 ns      | 40 ns      | 40 ns      |

#### ABSOLUTE MAXIMUM RATINGS\*

| Storage Temperature65°C to +150°C                  |
|--|
| Voltages on Any Pin with                           |
| Respect to Ground0.6V to +7V                       |
| V <sub>PP</sub> with Respect to Ground0.6V to +14V |
| V <sub>CC</sub> Supply Voltage with                |
| Respect to Ground0.6V to +7V                       |
| ESD Protection                                     |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE     | V <sub>cc</sub> | TOLERANCE   |
|------------|-----------------|-----------------|-------------|
| Commercial | 0°C to +70°C    | +5V             | ±5% or ±10% |
| Industrial | -40°C to +85°C  | +5V             | ±10%        |
| Military   | -55°C to +125°C | +5V             | ±10%        |

#### **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                          | PARAMETER                              | TEST CON                          | DITIONS   | MIN                  | MAX             | UNITS |
|---------------------------------|--|-----------------------------------|-----------|----------------------|-----------------|-------|
| V <sub>IL</sub>                 | Input Low Level                        |                                   |           | -0.5                 | 0.8             | V     |
| V <sub>IH</sub>                 | Input High Level                       |                                   |           | 2.0                  | $V_{CC} + 1$    | V     |
| V <sub>OL</sub>                 | Output Low Voltage                     | $I_{OL} = 2.1 \text{ mA}$         |           |                      | 0.4             | V     |
| V <sub>OH</sub>                 | Output High Voltage                    | I <sub>OH</sub> = -400 μA         |           | 3.5                  |                 | V     |
| I <sub>SB1</sub> <sup>(3)</sup> | V <sub>CC</sub> Standby Current (CMOS) | $\overline{CE} = V_{CC} \pm 0.3V$ |           |                      | 100             | μA    |
| I <sub>SB2</sub>                | V <sub>CC</sub> Standby Current        | CE = V <sub>IH</sub>              |           |                      | 1               | mA    |
| L = _ (1)                       | Vez Activo Current                     |                                   | F = 5 MHz |                      | 40              | m۸    |
| 'CC`'                           | VCC ACTIVE CUITERI                     |                                   | F = 8 MHz |                      | 50              | ma    |
| I <sub>PP</sub>                 | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$                 |           |                      | 100             | μA    |
| V <sub>PP</sub>                 | V <sub>PP</sub> Read Voltage           | -                                 |           | V <sub>CC</sub> -0.4 | V <sub>CC</sub> | V     |
| · I <sub>LI</sub>               | Input Load Current                     | $V_{IN} = 5.5V$ or Gnd            |           | -1                   | 1               | μA    |
| I <sub>LO</sub>                 | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or}$       | Gnd       | -10                  | 10              | μA    |

#### AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

|                                | DADAMETER   | 27C25 | 6L-90 | 27C2 | 56L-12 | 27C2 | 56L-15 | 27C2 | 56L-20 |       |
|--------------------------------|---|-------|-------|------|--------|------|--------|------|--------|-------|
| STMBUL                         | PARAMETER   | MIN   | MAX   | MIN  | MAX    | MIN  | MAX    | MIN  | МАХ    | UNITS |
| t <sub>ACC</sub>               | Address to Output<br>Delay  |       | 90    |      | 120    |      | 150    |      | 200    |       |
| t <sub>CE</sub>                | CE to Output Delay  |       | 90    |      | 120    |      | 150    |      | 200    |       |
| t <sub>OE</sub>                | OE to Output Delay  |       | 30    |      | 35     |      | 40     |      | 40     |       |
| t <sub>DF</sub> <sup>(2)</sup> | Output Disable to<br>Output Float                                       |       | 30    |      | 35     |      | 40     |      | 40     | ns    |
| t <sub>OH</sub> <sup>(2)</sup> | Output Hold From<br>Addresses, CE or<br>OE, Whichever<br>Occurred First | 0     |       | 0    |        | 0    |        | 0    |        |       |

#### NOTES:

The supply current is the sum of I<sub>CC</sub> and I<sub>PP</sub>. The maximum current value is with Outputs O<sub>0</sub> to O<sub>7</sub> unloaded.
 This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.

3. CMOS inputs: V<sub>IL</sub> = GND  $\pm$  0.3V, V<sub>IH</sub> = V<sub>CC</sub>  $\pm$  0.3V.



### A.C. WAVEFORMS



### CAPACITANCE<sup>(4)</sup> T<sub>A</sub> = 25°C, f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

**US** 

NOTES:

4 This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages 6.  $\overline{OE}$  may be delayed up to  $t_{CE}$ - $t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ -

### A.C. TESTING INPUT/OUTPUT WAVEFORM



#### A.C. TESTING LOAD CIRCUIT



#### **MODE SELECTION**

The modes of operation of the WS27C256L are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and  $A_9$  for device signature.

| MODE         | PINS                        | CE/PGM          | ŌĒ              | A <sub>9</sub>                | A <sub>0</sub> | V <sub>PP</sub>                | V <sub>cc</sub> | OUTPUTS          |
|--------------|-----------------------------|-----------------|-----------------|-------------------------------|----------------|--------------------------------|-----------------|------------------|
| Read         |                             | V <sub>IL</sub> | VIL             | x                             | x              | V <sub>cc</sub>                | 5.0V            | D <sub>OUT</sub> |
| Output Disat | ble                         | Х               | V <sub>IH</sub> | X                             | X              | V <sub>cc</sub>                | 5.0V            | High Z           |
| Standby      |                             | V <sub>IH</sub> | Х               | X                             | X              | V <sub>cc</sub>                | 5.0V            | High Z           |
| Programming  | 9                           | V <sub>IL</sub> | V <sub>IH</sub> | X                             | X              | V <sub>PP</sub> <sup>(8)</sup> | 5.8V            | D <sub>IN</sub>  |
| Program Ver  | ify                         | Х               | V <sub>IL</sub> | X                             | X              | V <sub>PP</sub> <sup>(8)</sup> | 5.8V            | D <sub>OUT</sub> |
| Program Inhi | bit                         | V <sub>IH</sub> | V <sub>IH</sub> | X                             | X              | V <sub>PP</sub> <sup>(8)</sup> | 5.0V            | High Z           |
| Signature    | Manufacturer <sup>(9)</sup> | V <sub>IL</sub> | VIL             | V <sub>H</sub> <sup>(8)</sup> | VIL            | V <sub>cc</sub>                | 5.0V            | 23 H             |
| Signature    | Device <sup>(9)</sup>       | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>H</sub> <sup>(8)</sup> | VIH            | V <sub>cc</sub>                | 5.0V            | C0 H             |

#### Table 1. Modes Selection

NOTES:

7. X can be  $V_{IL}$  or  $V_{IH}$ . 8.  $V_{H} = V_{PP} = 12.75 \pm 0.25V$ .

9.  $A_1 - A_8$ ,  $A_{10} - A_{14} = V_{1L}$ .

#### **DIP PIN CONFIGURATIONS**

| 8 Mbit  | 4 Mbit   | 2 Mbit   | 27C010L  | 27C512L         |  | 27C512L            | 27C010L                         | 2 Mbit                                       | 4 Mbit  | 8 Mbit  |
|---|--|--|--|-----------------|--|--------------------|---------------------------------|--|---|---|
| A <sub>19</sub><br>A <sub>16</sub><br>A <sub>15</sub> | XX/V <sub>PP</sub><br>A <sub>16</sub><br>A <sub>15</sub> | XX/V <sub>PP</sub><br>A <sub>16</sub><br>A <sub>15</sub> | XX/V <sub>PP</sub><br>A <sub>16</sub><br>A <sub>15</sub> | A <sub>15</sub> | WS27C256L  | v <sub>cc</sub>    | V <sub>CC</sub><br>XX/PGM<br>XX | V <sub>CC</sub><br>XX/PGM<br>A <sub>17</sub> | V <sub>CC</sub><br>A <sub>18</sub><br>A <sub>17</sub> | V <sub>CC</sub><br>A <sub>18</sub><br>A <sub>17</sub> |
| A <sub>12</sub>                                       | A <sub>12</sub>  | A <sub>12</sub>  | A <sub>12</sub>  | A <sub>12</sub> | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | A <sub>14</sub>    | A <sub>14</sub>                 | A <sub>14</sub>                              | A <sub>14</sub>                                       | A <sub>14</sub>                                       |
| A <sub>7</sub>  | A <sub>7</sub>   | A <sub>7</sub>   | A <sub>7</sub>   | A <sub>7</sub>  |  | A <sub>13</sub>    | A <sub>13</sub>                 | A <sub>13</sub>                              | A <sub>13</sub>                                       | A <sub>13</sub>                                       |
| A <sub>6</sub>  | A <sub>6</sub>   | A <sub>6</sub>   | A <sub>6</sub>   | A <sub>6</sub>  |  | A <sub>8</sub>     | A <sub>8</sub>                  | A <sub>8</sub>                               | A <sub>8</sub>  | A <sub>8</sub>  |
| A <sub>5</sub>  | A <sub>5</sub>   | A <sub>5</sub>   | A <sub>5</sub>   | A <sub>5</sub>  | $\begin{array}{ c c c c c c c c c c c c c c c c c c c$   | A <sub>9</sub>     | A <sub>9</sub>                  | A <sub>9</sub>                               | A <sub>9</sub>  | A <sub>9</sub>  |
| A <sub>4</sub>  | A <sub>4</sub>   | A <sub>4</sub>   | A <sub>4</sub>   | A <sub>4</sub>  |  | A <sub>11</sub>    | A <sub>11</sub>                 | A <sub>11</sub>                              | A <sub>11</sub>                                       | A <sub>11</sub>                                       |
| A <sub>3</sub>  | A <sub>3</sub>   | A <sub>3</sub>   | A <sub>3</sub>   | A <sub>3</sub>  |  | OE/V <sub>PP</sub> | OE                              | OE   | OE  | OE/V <sub>PP</sub>                                    |
| A <sub>2</sub>  | A <sub>2</sub>   | A <sub>2</sub>   | A <sub>2</sub>   | A <sub>2</sub>  | $\begin{array}{c c} A_2 & B \\ A_1 & B \\ A_1 & B \\ A_0 & 10 \\ \end{array} \begin{array}{c} 21 & B \\ 20 & CE / PGM \\ 19 & D_0 \\ 7 \\ \end{array}$ | A <sub>10</sub>    | A <sub>10</sub>                 | A <sub>10</sub>                              | A <sub>10</sub>                                       | A <sub>10</sub>                                       |
| A <sub>1</sub>  | A <sub>1</sub>   | A <sub>1</sub>   | A <sub>1</sub>   | A <sub>1</sub>  |  | CE/PGM             | CE                              | CE   | CE/PGM  | CE/PGM  |
| A <sub>0</sub>  | A <sub>0</sub>   | A <sub>0</sub>   | A <sub>0</sub>   | A <sub>0</sub>  |  | O <sub>7</sub>     | O <sub>7</sub>                  | 0 <sub>7</sub>                               | O <sub>7</sub>  | O <sub>7</sub>  |
| 00  | 00   | 00   | 00   | 00              | $\begin{array}{c c c c c c c c c c c c c c c c c c c $   | $O_6$              | O <sub>6</sub>                  | O <sub>6</sub>                               | O <sub>6</sub>  | O <sub>6</sub>  |
| 01  | 01   | 01   | 01   | 01              |  | $O_5$              | O <sub>5</sub>                  | O <sub>5</sub>                               | O <sub>5</sub>  | O <sub>5</sub>  |
| 02  | 02   | 02   | 02   | 02              |  | $O_4$              | O <sub>4</sub>                  | O <sub>4</sub>                               | O <sub>4</sub>  | O <sub>4</sub>  |
| GND   | GND  | GND  | GND  | GND             |  | $O_3$              | O <sub>3</sub>                  | O <sub>3</sub>                               | O <sub>3</sub>  | O <sub>3</sub>  |

UJ.F

NOTE: 10. Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C256L pins.

#### PIN NAMES

| A <sub>0</sub> -A <sub>14</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| 0 <sub>0</sub> –0 <sub>7</sub>  | Outputs                  |
| PGM                             | Program                  |
| XX                              | Don't Care (During Read) |

#### LCC PIN CONFIGURATION



### **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 5.8V  $\pm$  0.25V, V<sub>PP</sub> = 12.75  $\pm$  0.25V)

| PARAMETER   | SYMBOLS         | MIN  | МАХ                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                     | I <sub>LI</sub> | -10  | 10                   | μА   |
| V <sub>PP</sub> Supply Current During_<br>Programming Pulse (CE/PGM = V <sub>IL</sub> ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current  | I <sub>CC</sub> |      | 40                   | mA   |
| Input Low Level   | VIL             | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 2.1 mA)                          | V <sub>OL</sub> |      | 0.4                  | V    |
| Output High Voltage During Verify $(I_{OH} = -400 \ \mu A)$                             | V <sub>OH</sub> | 3.5  |                      | v    |

 NOTES: 11. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
 12. V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE/PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.75 volts or vice-versa

13. During power up the CE/PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

AC CHARACTERISTICS ( $T_A = 25 \pm 5^{\circ}$ C,  $V_{CC} = 5.8V \pm 0.25V$ ,  $V_{PP} = 12.75 \pm 0.25V$ )

| PARAMETER                          | SYMBOLS          | MIN | ТҮР | MAX | UNIT |
|------------------------------------|------------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub>  | 2   |     |     | μs   |
| CE High to OE High                 | t <sub>СОН</sub> | 2   |     |     | μs   |
| Output Enable Setup Time           | tOES             | 2   |     |     | μs   |
| Data Setup Time                    | t <sub>OS</sub>  | 2   |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub>  | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>он</sub>  | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub>  | 0   |     | 55  | ns   |
| Data Valid From Output Enable      | t <sub>OE</sub>  |     |     | 55  | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub>  | 2   |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub>  | 0.1 |     | 4   | ms   |
| OE Low to CE "Don't Care"          | tocx             | 2   |     |     | μs   |

#### **PROGRAMMING WAVEFORM**





### PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

### **ORDERING INFORMATION**

| PART NUMBER     | SPEED | PACKAGE                  | PACKAGE | OPERATIN<br>RANGE | G               | WSI<br>MANUFACTURING |
|-----------------|-------|--------------------------|---------|-------------------|-----------------|----------------------|
|                 | (113) |                          | DIAMING | TEMPERATURE       | V <sub>cc</sub> | PROCEDURE            |
| WS27C256L-90D/5 | 90    | 28 Pin CERDIP, 0.6"      | D2      | Comm'l            | ±5%             | Standard             |
| WS27C256L-90T/5 | 90    | 28 Pin CERDIP, 0.3"      | T2      | Comm'l            | <u>+</u> 5%     | Standard             |
| WS27C256L-12CI  | 120   | 32 Pad CLLCC             | C2      | Industrial        | ±10%            | Standard             |
| WS27C256L-12CMB | 120   | 32 Pad CLLCC             | C2      | Military          | ±10%            | MIL-STD-883C         |
| WS27C256L-12D   | 120   | 28 Pin CERDIP, 0.6"      | D2      | Comm'l            | ±10%            | Standard             |
| WS27C256L-12DI  | 120   | 28 Pin CERDIP, 0.6"      | D2      | Industrial        | ±10%            | Standard             |
| WS27C256L-12DM  | 120   | 28 Pin CERDIP, 0.6"      | D2      | Military          | ±10%            | Standard             |
| WS27C256L-12DMB | 120   | 28 Pin CERDIP, 0.6"      | D2      | Military          | ±10%            | MIL-STD-883C         |
| WS27C256L-12J   | 120   | 32 Pin PLDCC             | J4      | Comm'l            | ±10%            | Standard             |
| WS27C256L-12L   | 120   | 32 Pin CLDCC             | L3      | Comm'l            | ±10%            | Standard             |
| WS27C256L-12LMB | 120   | 32 Pin CLDCC             | L3      | Military          | ±10%            | MIL-STD-883C         |
| WS27C256L-12P   | 120   | 28 Pin Plastic DIP, 0.6" | P3      | Comm'l            | ±10%            | Standard             |
| WS27C256L-12T   | 120   | 28 Pin CERDIP, 0.3"      | T2      | Comm'l            | <u>+</u> 10%    | Standard             |
| WS27C256L-12TI  | 120   | 28 Pin CERDIP, 0.3"      | T2      | Industrial        | ±10%            | Standard             |
| WS27C256L-12TMB | 120   | 28 Pin CERDIP, 0.3"      | T2      | Military          | ±10%            | MIL-STD-883C         |
| WS27C256L-15CI  | 150   | 32 Pad CLLCC             | C2      | Industrial        | ±10%            | Standard             |
| WS27C256L-15CMB | 150   | 32 Pad CLLCC             | C2      | Military          | ±10%            | MIL-STD-883C         |
| WS27C256L-15D   | 150   | 28 Pin CERDIP, 0.6"      | D2      | Comm'l            | ±10%            | Standard             |
| WS27C256L-15DMB | 150   | 28 Pin CERDIP, 0.6"      | D2      | Military          | <u>+</u> 10%    | MIL-STD-883C         |
| WS27C256L-15J   | 150   | 32 Pin PLDCC             | J4      | Comm'l            | <u>+</u> 10%    | Standard             |
| WS27C256L-15L   | 150   | 32 Pin CLDCC             | L3      | Comm'l            | ±10%            | Standard             |
| WS27C256L-15LI  | 150   | 32 Pin CLDCC             | L3      | Industrial        | ±10%            | Standard             |
| WS27C256L-15LMB | 150   | 32 Pin CLDCC             | L3      | Military          | ±10%            | MIL-STD-883C         |
| WS27C256L-15P   | 150   | 28 Pin Plastic Dip, 0.6" | P3      | Comm'l            | ±10%            | Standard             |
| WS27C256L-20CMB | 200   | 32 Pad CLLCC             | C2      | Military          | ±10%            | MIL-STD-883C         |
| WS27C256L-20DMB | 200   | 28 Pin CERDIP, 0.6"      | D2      | Military          | ±10%            | MIL-STD-883C         |

US-



## HIGH SPEED 32K × 8 CMOS EPROM

#### **KEY FEATURES**

- Fast Access Time - 40 ns
- Low Power Consumption
- DESC SMD No. 5962-86063

- EPI Processing — Latch-Up Immunity Up to 200 mA
- Standard EPROM Pinout
- Bipolar Speeds

#### **GENERAL DESCRIPTION**

The WS57C256F is a HIGH PERFORMANCE 256K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which allows it to operate at speeds as fast as 40 ns Access Time.

Two major features of the WS57C256F are its Low Power and High Speed. While operating in a TTL environment it consumes only 110 mA while cycling at full speed. Additionally, the WS57C256F can be placed in a standby mode which drops operating current below 15 mA in a TTL environment and 500  $\mu$ A in a CMOS environment.

The WS57C256F also has exceptional output drive capability. It can source 4 mA and sink 16 mA per output.

The WS57C256F is configured in the standard EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs.

|                    |            |                 |                             |                 |                              | A CONTRACTOR OF | A CARDINAL REPORT OF THE REPORT |
|--------------------|------------|-----------------|-----------------------------|-----------------|------------------------------|---|---|
| PINS<br>MODE       | CE/<br>PGM | ŌĒ              | A <sub>9</sub>              | A <sub>0</sub>  | V <sub>PP</sub>              | v <sub>cc</sub>   | OUTPUTS   |
| Read               | VIL        | $V_{\text{IL}}$ | Х                           | Х               | $v_{cc}$                     | 5.0V  | D <sub>OUT</sub>  |
| Output<br>Disable  | х          | VIH             | х                           | х               | v <sub>cc</sub>              | 5.0V  | High Z  |
| Standby            | VIH        | Х               | Х                           | Х               | V <sub>CC</sub>              | 5.0V  | High Z  |
| Programming        | VIL        | VIH             | Х                           | Х               | $V_{PP}^2$                   | 5.8V  | D <sub>IN</sub>   |
| Program<br>Verify  | х          | VIL             | x                           | х               | V <sub>PP</sub> <sup>2</sup> | 5.8V  | D <sub>OUT</sub>  |
| Program<br>Inhibit | VIH        | VIH             | x                           | x               | V <sub>PP</sub> <sup>2</sup> | 5.0V  | High Z  |
| Cianatura 3        | VIL        | V <sub>IL</sub> | $V_{H}^{2}$                 | V <sub>IL</sub> | V <sub>CC</sub>              | 5.0V  | 23 H <sup>4</sup>   |
| Signature          | VIL        | VIL             | V <sub>H</sub> <sup>2</sup> | VIH             | Vcc                          | 5.0V  | A8 H <sup>5</sup>   |

4. Manufacturer

5. Device

#### **MODE SELECTION**

NOTES:

- 1. X can be  $V_{IL}$  or  $V_{IH}$ .
- 2.  $V_{H} = V_{PP} = 12.75 \pm 0.25V.$

3.  $A_1 - A_8$ ,  $A_{10} - A_{14} = V_{1L}$ .

### PIN CONFIGURATION



#### PRODUCT SELECTION GUIDE

| PARAMETER                 | 57C256F-40 | 57C256F-45 | 57C256F-55 | 57C256F-70 | 57C256F-90 |
|---------------------------|------------|------------|------------|------------|------------|
| Address Access Time (Max) | 40 ns      | 45 ns      | 55 ns      | 70 ns      | 90 ns      |
| Chip Select Time (Max)    | 40 ns      | 45 ns      | 55 ns      | 70 ns      | 90 ns      |
| Output Enable Time (Max)  | 20 ns      | 20 ns      | 25 ns      | 30 ns      | 30 ns      |

#### ABSOLUTE MAXIMUM RATINGS

| Storage Temperature                 | 65° to +150°C |
|-------------------------------------|---------------|
| Voltage on Any Pin with             |               |
| Respect to GND                      | 0.6V to +7V   |
| V <sub>PP</sub> with respect to GND | 0.6V to +13V  |
| ESD Protection                      | >2000V        |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE    | V <sub>cc</sub> |
|------------|----------------|-----------------|
| Comm'l     | 0° to +70°C    | +5V ± 5%        |
| Industrial | -40° to +85°C  | +5V ± 10%       |
| Military   | -55° to +125°C | +5V ± 10%       |

#### **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL           | PARAMETER                             | TEST CON                          | DITIONS               | MIN             | MAX | UNITS |
|------------------|---------------------------------------|-----------------------------------|-----------------------|-----------------|-----|-------|
| V <sub>OL</sub>  | Output Low Voltage                    | $I_{OL} = 16 \text{ mA}$          |                       |                 | 0.4 | V     |
| V <sub>OH</sub>  | Output High Voltage                   | $I_{OH} = -4 \text{ mA}$          |                       | 2.4             |     | V     |
| I <sub>SB1</sub> | V <sub>CC</sub> Standby Current CMOS  | $\overline{CE} = V_{CC} \pm 0.3V$ | (Notes 1 and 3)       |                 | 500 | μA    |
| I <sub>SB2</sub> | V <sub>CC</sub> Standby Current TTL   | $\overline{CE} = V_{IH}$ (Notes   | 2 and 3)              |                 | 15  | mA    |
|                  | V Active Current (CMOS)               | Notes 1 and 4                     | Comm'l                |                 | 30  | m۸    |
| ICC1             | V <sub>CC</sub> Active Current (CMOS) | Notes 1 and 4                     | Military              |                 | 40  | ША    |
|                  | V Active Current (TTL)                | Notoo 2 and 4                     | Comm'l                |                 | 35  | m۸    |
| ICC2             |                                       | Notes 2 and 4                     | Military              |                 | 45  | IIIA  |
| I <sub>PP</sub>  | V <sub>PP</sub> Supply Current        | $V_{PP} = V_{CC}$                 |                       | 100             | μA  |       |
| V <sub>PP</sub>  | V <sub>PP</sub> Read Voltage          |                                   | V <sub>CC</sub> - 0.4 | V <sub>cc</sub> | V   |       |
| ILI              | Input Load Current                    | $V_{IN} = 5.5V \text{ or } Gr$    | -10                   | 10              | μA  |       |
| I <sub>LO</sub>  | Output Leakage Current                | $V_{OUT} = 5.5V \text{ or } 0$    | Gnd                   | -10             | 10  | μA    |

NOTES: 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 2. TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V.

3. Add 1 mA/MHz for A.C. power component.

4. Add 3 mA/MHz for A.C. power component.

#### AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

| DADAMETER                      |                  |     | 40  | -4  | 45  | -!  | 55  | -   | 70  |     | 90  |       |
|--------------------------------|------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| PARAMETER                      | STMBUL           | MIN | MAX | UNITS |
| Address to Output Delay        | t <sub>ACC</sub> |     | 40  |     | 45  |     | 55  |     | 70  |     | 90  |       |
| CE to Output Delay             | t <sub>CE</sub>  |     | 40  |     | 45  |     | 55  |     | 70  |     | 90  |       |
| OE to Output Delay             | t <sub>OE</sub>  |     | 20  |     | 20  |     | 25  |     | 30  |     | 30  | ns    |
| Output Disable to Output Float | t <sub>DF</sub>  |     | 20  |     | 20  |     | 25  |     | 30  |     | 30  |       |
| Address to Output Hold         | t <sub>он</sub>  | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     |       |

us;

#### AC READ TIMING DIAGRAM



### **CAPACITANCE**<sup>(5)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(6)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

US:

NOTES: 5. This parameter is only sampled and is not 100% tested.

6. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

### **TEST LOAD** (High Impedance Test Systems)

#### **TIMING LEVELS**





#### **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 5.50V  $\pm$  5%, V<sub>PP</sub> = 12.5  $\pm$  0.5V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                     | I <sub>LI</sub> | -10  | 10                   | μA   |
| V <sub>CC</sub> Supply Current During_<br>Programming Pulse (CE/PGM = V <sub>IL</sub> ) | Icc             |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current (Note 4)   | I <sub>CC</sub> |      | 35                   | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)                           | V <sub>OL</sub> |      | 0.45                 | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)                          | V <sub>OH</sub> | 2.4  |                      | v    |

NOTES: 7. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>. 8. V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE/PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.5 volts or vice-versa.

9. During power up the PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

### AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.50V $\pm$ 5%, V<sub>PP</sub> = 12.5 $\pm$ 0.5V)

| PARAMETER                                | SYMBOLS                           | MIN | TYP | MAX | UNIT |
|--|-----------------------------------|-----|-----|-----|------|
| Address Setup Time                       | t <sub>AS</sub>                   | 2   |     |     | μs   |
| CE High to OE High                       | t <sub>сон</sub>                  | 2   |     |     | μs   |
| Output Enable Setup Time                 | t <sub>OES</sub>                  | 2   |     |     | μs   |
| Data Setup Time                          | t <sub>OS</sub>                   | 2   |     |     | μs   |
| Address Hold Time                        | t <sub>AH</sub>                   | 0   |     |     | μs   |
| Data Hold Time                           | t <sub>он</sub>                   | 2   |     |     | μs   |
| Chip Disable to Output Float Delay       | t <sub>DF</sub>                   | 0   |     | 130 | ns   |
| Data Valid From Output Enable            | t <sub>OE</sub>                   |     |     | 130 | ns · |
| V <sub>PP</sub> Setup Time/CE Setup Time | t <sub>VS</sub> /t <sub>CES</sub> | 2   |     |     | μs   |
| PGM Pulse Width                          | t <sub>PW</sub>                   | 1   | 3   | 10  | ms   |
| OE Low to CE "Don't Care"                | tocx                              | 2   |     |     | μs   |

NOTE: A single shot programming algorithm should use one 10 ms pulse.

#### **PROGRAMMING WAVEFORM**



### PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

### **ORDERING INFORMATION**

| PART NUMBER      | SPEED<br>(ns) | PACKAGE<br>TYPE     | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|------------------|---------------|---------------------|--------------------|-----------------------------------|-----------------------------------|
| WS57C256F-40D*   | 40            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C256F-45D*   | 45            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C256F-55CMB* | 55            | 32 Pad CLLCC        | C2                 | Military                          | MIL-STD-883C                      |
| WS57C256F-55D    | 55            | 28 Pin CERDIP, 0.6" | D2                 | Comm'i                            | Standard                          |
| WS57C256F-55DI*  | 55            | 28 Pin CERDIP, 0.6" | D2                 | Industrial                        | Standard                          |
| WS57C256F-55DMB* | 55            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |
| WS57C256F-55LI*  | 55            | 32 Pin CLDCC        | L3                 | Industrial                        | Standard                          |
| WS57C256F-55LMB* | 55            | 32 Pin CLDCC        | L3                 | Military                          | MIL-STD-883C                      |
| WS57C256F-70CI   | 70            | 32 Pad CLLCC        | C2                 | Industrial                        | Standard                          |
| WS57C256F-70CMB  | 70            | 32 Pad CLLCC        | C2                 | Military                          | MIL-STD-883C                      |
| WS57C256F-70D    | 70            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C256F-70DMB  | 70            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |
| WS57C256F-70LMB  | 70            | 32 Pin CLDCC        | L3                 | Military                          | MIL-STD-883C                      |
| WS57C256F-90CI   | 90            | 32 Pad CLLCC        | C2                 | Industrial                        | Standard                          |
| WS57C256F-90CM   | 90            | 32 Pad CLLCC        | C2                 | Military                          | Standard                          |
| WS57C256F-90CMB  | 90            | 32 Pad CLLCC        | C2                 | Military                          | MIL-STD-883C                      |
| WS57C256F-90D    | 90            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS57C256F-90DI   | 90            | 28 Pin CERDIP, 0.6" | D2                 | Industrial                        | Standard                          |
| WS57C256F-90DM   | 90            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | Standard                          |
| WS57C256F-90DMB  | 90            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |

\*These products are Advance Information.

3

-775-

WAFERSCALE INTEGRATION, INC.

## HIGH SPEED 16K × 16 CMOS EPROM

#### **KEY FEATURES**

- Fast Access Time

   55 ns
   55 ns
- Low Power Consumption
- Ideal for 16/32 Bit Processors — TMS320, 68000, 80386, etc.
- 16-Bit Data Bus
- Simplifies Board Routing
- Single Chip Solution
- Compatible with JEDEC Pinout

### GENERAL DESCRIPTION

The WS57C257 is an extremely High Performance EPROM based memory with a  $16K \times 16$  architecture. It is manufactured in an advanced CMOS process which consumes very little power while operating at speeds which rival that of bipolar PROMs.

The major features of the WS57C257 are its  $16K \times 16$  architecture and its high speed. This combination makes the WS57C257 an ideal solution for applications which utilize 16/32 bit data paths. Examples include systems which are based on such processors as the TMS320 family of DSP processors as well as high performance general purpose processors such as the MC68000 family and the 80286 and 80386 microprocessors.

The wordwide architecture of the WS57C257 results in a 4 to 1 savings in EPROM component count and a minimum 60% savings in board space.

The pin configuration utilized is upward compatible with the JEDEC standard pinout for word wide EPROMs. This allows an easy upgrade path from lower density memories such as the WS57C65. No board changes or jumper wires are required to complete the upgrade.

| PINS               | CE              | ŌĒ              | PGM | V <sub>PP</sub> | v <sub>cc</sub> | OUTPUTS          |
|--------------------|-----------------|-----------------|-----|-----------------|-----------------|------------------|
| Read               | VIL             | VIL             | Х   | V <sub>CC</sub> | V <sub>CC</sub> | D <sub>OUT</sub> |
| Output<br>Disable  | х               | V <sub>IH</sub> | х   | V <sub>CC</sub> | v <sub>cc</sub> | High Z           |
| Standby            | VIH             | Х               | Х   | V <sub>CC</sub> | $v_{cc}$        | High Z           |
| Program            | VIL             | V <sub>IH</sub> | VIL | V <sub>PP</sub> | V <sub>CC</sub> | D <sub>IN</sub>  |
| Program<br>Verify  | х               | V <sub>IL</sub> | х   | V <sub>PP</sub> | v <sub>cc</sub> | D <sub>OUT</sub> |
| Program<br>Inhibit | VIH             | V <sub>IH</sub> | VIH | V <sub>PP</sub> | v <sub>cc</sub> | High Z           |
| Signature*         | V <sub>IL</sub> | V <sub>IL</sub> | х   | v <sub>cc</sub> | v <sub>cc</sub> | Encoded<br>Data  |

#### **MODE SELECTION**

### PIN CONFIGURATION



X can be V<sub>IL</sub> or V<sub>IH</sub>.

\*For signature,  $A_9=$  12V.  $A_0$  is toggled, and all other addresses are at TTL low.  $A_0=V_{1L}=$  MFGR 0023H.  $A_0=V_{1H}=$  DEVICE 00B2H.

**PRODUCT SELECTION GUIDE** 

| PARAMETER           | WS57C257-55 | WS57C257-70 | WS57C257-90 |
|---------------------|-------------|-------------|-------------|
| Address Access Time | 55 ns       | 70 ns       | 90 ns       |
| Chip Select Time    | 55 ns       | 70 ns       | 90 ns       |
| Output Enable Time  | 25 ns       | 30 ns       | 30 ns       |

ui fi

#### **ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature .....-65° to +150°C Voltage on Any Pin with

| Respect to GND                      | 0.6V to +7V  |
|-------------------------------------|--------------|
| V <sub>PP</sub> with respect to GND | 0.6V to +14V |
| ESD Protection                      | >2000V       |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE     | V <sub>cc</sub> |
|------------|-----------------|-----------------|
| Comm'l     | 0° to +70°C     | +5V ± 5%        |
| Industrial | -40° to +85°C   | +5V ± 10%       |
| Military   | -55°C to +125°C | +5V ± 10%       |

### **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL           | PARAMETER                              | TEST C                 | ONDITIONS  | MIN                   | MAX             | UNITS |  |
|------------------|--|------------------------|------------|-----------------------|-----------------|-------|--|
| V <sub>OL</sub>  | Output Low Voltage                     | l <sub>OL</sub> = 8 n  | ۱A         |                       | 0.4             | V     |  |
| V <sub>OH</sub>  | Output High Voltage                    | I <sub>OH</sub> = -2   | mA         | 2.4                   |                 | V     |  |
| I <sub>SB1</sub> | V <sub>CC</sub> Standby Current (CMOS) | Notes 1 a              | nd 3       |                       | 500             | μA    |  |
| I <sub>SB2</sub> | V <sub>CC</sub> Standby Current (TTL)  | Notes 2 a              | nd 3       |                       | 20              | mA    |  |
| laar             | Active Current (CMOS)                  | Notes                  | Comm'l     |                       | 40              | mA    |  |
| 1001             | Active Outrent (OMOO)                  | 1 and 4                | Military   |                       | 50              |       |  |
| laas             | Vac Active Current (TTL)               | Notes                  | Comm'l     |                       | 50              | m۵    |  |
| 1002             |  | 2 and 4                | Military   |                       | 60              |       |  |
| I <sub>PP</sub>  | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$      |            |                       | 100             | μA    |  |
| V <sub>PP</sub>  | V <sub>PP</sub> Read Voltage           |                        |            | V <sub>CC</sub> - 0.4 | V <sub>CC</sub> | V     |  |
| ILI              | Input Load Current                     | $V_{IN} = 5.5V$ or Gnd |            | -10                   | 10              | μA    |  |
| I <sub>LO</sub>  | Output Leakage Current                 | $V_{OUT} = 5$          | .5V or Gnd | -10                   | 10              | μA    |  |

**NOTES:** 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 2. TTL inputs. V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V

3. Add 1 mA/MHz for A.C power component.

4. Add 3 mA/MHz for A.C. power component.

|  | AC | READ | CHARACTERISTIC | S Over | <sup>o</sup> Operating | Range with | n V <sub>PP</sub> | = | Vcc |
|--|----|------|----------------|--------|------------------------|------------|-------------------|---|-----|
|--|----|------|----------------|--------|------------------------|------------|-------------------|---|-----|

| PARAMETER                      | OVMDOL           | WS57 | C257-55 | WS57C257-70 |     | WS57C257-90 |     |       |
|--------------------------------|------------------|------|---------|-------------|-----|-------------|-----|-------|
|                                | STMBOL MI        | MIN  | MAX     | MIN         | МАХ | MIN         | MAX | UNITS |
| Address to Output Delay        | t <sub>ACC</sub> |      | 55      |             | 70  |             | 90  |       |
| CE to Output Delay             | t <sub>CE</sub>  |      | 55      |             | 70  |             | 90  |       |
| OE to Output Delay             | t <sub>OE</sub>  |      | 25      |             | 30  |             | 30  | ns    |
| Output Disable to Output Float | t <sub>DF</sub>  |      | 25      |             | 30  |             | 30  |       |
| Address to Output Hold         | t <sub>он</sub>  | 0    |         | 0           |     | 0           |     |       |

### AC READ TIMING DIAGRAM



### **CAPACITANCE**<sup>(5)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | ТҮР <sup>(6)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

NOTES: 5. This parameter is only sampled and is not 100% tested.

6. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

#### TEST LOAD (High Impedance Test Systems)



#### TIMING LEVELS

Input Levels: 0 and 3V Reference Levels: 0.8 and 2.0V



#### **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T\_A = 25  $\pm$  5°C, V\_{CC} = 5.5V  $\pm$  5%, V\_{PP} = 12.5  $\pm$  0.5V)

| PARAMETER  | SYMBOLS         | MIN  | MAX                  | UNIT |
|--|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                      | I <sub>LI</sub> | -10  | 10                   | μA   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse (CE = PGM = V <sub>IL</sub> ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current   | Icc             |      | 35                   | mA   |
| Input Low Level  | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level   | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)                            | V <sub>OL</sub> |      | 0.45                 | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)                           | V <sub>OH</sub> | 2.4  |                      | v    |

NOTES: 7. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
 8. V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE = PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.5 volts or vice-versa.

9. During power up the  $\overrightarrow{PGM}$  pin must be brought high ( $\ge V_{IH}$ ) either coincident with or before power is applied to  $V_{PP}$ .

### AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.5V $\pm$ 5%, V<sub>PP</sub> = 12.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS          | MIN | ТҮР | MAX | UNIT |
|------------------------------------|------------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub>  | 2   |     |     | μs   |
| Chip Enable Setup Time             | t <sub>CES</sub> | 2   |     |     | μs   |
| Output Enable Setup Time           | t <sub>OES</sub> | 2   |     |     | μS   |
| Data Setup Time                    | t <sub>os</sub>  | 2   |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub>  | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>OH</sub>  | 2   |     |     | μS   |
| Chip Disable to Output Float Delay | t <sub>DF</sub>  | 0   |     | 130 | ns   |
| Data Valid From Output Enable      | t <sub>OE</sub>  |     |     | 130 | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub>  | 2   |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub>  | 1   | 3   | 10  | ms   |

NOTE: Single shot programming algorithms should use one 10 ms pulse per word.

#### PROGRAMMING WAVEFORM





### PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

### ORDERING INFORMATION

| PART NUMBER    | SPEED<br>(ns) | PACKAGE<br>TYPE     | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|----------------|---------------|---------------------|--------------------|-----------------------------------|-----------------------------------|
| WS57C257-55D   | 55            | 40 Pin CERDIP, 0.6" | D3                 | Comm'l                            | Standard                          |
| WS57C257-70CI  | 70            | 44 Pad CLLCC        | C3                 | Industrial                        | Standard                          |
| WS57C257-70CMB | 70            | 44 Pad CLLCC        | C3                 | Military                          | MIL-STD-883C                      |
| WS57C257-70D   | 70            | 40 Pin CERDIP, 0.6" | D3                 | Comm'l                            | Standard                          |
| WS57C257-70DI  | 70            | 40 Pin CERDIP, 0.6" | D3                 | Industrial                        | Standard                          |
| WS57C257-70DMB | 70            | 40 Pin CERDIP, 0.6" | D3                 | Military                          | MIL-STD-883C                      |
| WS57C257-70LMB | 70            | 44 Pin CLDCC        | L4                 | Military                          | MIL-STD-883C                      |
| WS57C257-90CMB | 90            | 44 Pad CLLCC        | C3                 | Military                          | MIL-STD-883C                      |
| WS57C257-90DI  | 90            | 40 Pin CERDIP, 0.6" | D3                 | Industrial                        | Standard                          |
| WS57C257-90DMB | 90            | 40 Pin CERDIP, 0.6" | D3                 | Military                          | MIL-STD-883C                      |





WAFERSCALE INTEGRATION, INC.

# 512K EPROM SELECTION GUIDE









# HIGH SPEED $64K \times 8$ CMOS EPROM

#### **KEY FEATURES**

- Fast Access Time --- 90 ns
- EPI Processing — Latch-Up Immunity Up to 200 mA

MODE SELECTION

- Low Power Consumption
- Standard EPROM Pinout
- Bipolar Speeds

### **GENERAL DESCRIPTION**

The WS27C512F is a High Performance 512K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which enables it to operate at speeds as fast as 90 ns Access Time.

Two major features of the WS27C512F are its Low Power and High Speed. While operating in a TTL environment it consumes only 64 mA while cycling at full speed. Additionally, the WS27C512F can be placed in a standby mode which drops operating current below 2 mA in a TTL environment and 200  $\mu$ A in a CMOS environment.

The WS27C512F also has exceptional output drive capability. It can source 1 mA and sink 4 mA per output.

The WS27C512F is configured in the standard EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs.

#### PINS CE/ OE/ V<sub>cc</sub> OUTPUTS A<sub>9</sub> A<sub>0</sub> MODE PGM Vpp VIL Read VIL Х х 5.0V DOUT Output х VIH х х 5.0V Hiah Z Disable Standby VIH Х Х 5.0V High Z х Programming VIL $V_{PP}^2$ х х 5.8V DIN Program VIL VIL х Х 5.8V DOUT Verify Program V<sub>PP</sub><sup>2</sup> х х VIH 5.0V High Z Inhibit VIL VIL VIL V<sub>H</sub><sup>2</sup> 5.0V 23 H<sup>4</sup> Signature<sup>3</sup> $V_{\text{IL}}$ V<sub>H</sub><sup>2</sup> 5.0V AA H<sup>5</sup> VIL ViH

4. Manufacturer

5 Device

### PIN CONFIGURATION

**Chip Carrier** 

NOTES:

- 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.
- 2.  $V_{H} = V_{PP} = 12.75 \pm 0.25 V.$
- 3.  $A_1 A_8$ ,  $A_{10} A_{15} = V_{1L}$ .



TOP VIEW

CERDIP

### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS27C512F-90 | WS27C512F-12 |  |
|---------------------------|--------------|--------------|--|
| Address Access Time (Max) | 90 ns        | 120 ns       |  |
| Chip Select Time (Max)    | 90 ns        | 120 ns       |  |
| Output Enable Time (Max)  | 30 ns        | 30 ns        |  |

#### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65° to +150°C                |
|---|
| Voltage on Any Pin with                         |
| Respect to GND0.6V to +7V                       |
| V <sub>PP</sub> with respect to GND0.6V to +13V |
| ESD Protection>2000V                            |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE    | TEMPERATURE    | V <sub>cc</sub> |
|----------|----------------|-----------------|
| Comm'l   | 0° to +70°C    | +5V ± 5%        |
| Military | -55° to +125°C | +5V ± 10%       |

### **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL           | PARAMETER   | TEST COND                      | MIN         | МАХ            | UNITS           |    |
|------------------|---|--------------------------------|-------------|----------------|-----------------|----|
| V <sub>OL</sub>  | Output Low Voltage                                      | $I_{OL} = 16 \text{ mA}$       |             | 0.4            | V               |    |
| V <sub>OH</sub>  | Output High Voltage                                     | $I_{OH} = -4 \text{ mA}$       |             | 2.4            |                 | V  |
| I <sub>SB1</sub> | V <sub>CC</sub> Standby Current (CMOS)                  | $CE = V_{CC} \pm 0.3$          | BV (Note 1) |                | 200             | μA |
| I <sub>SB2</sub> | V <sub>CC</sub> Standby Current (TTL)                   | CE = V <sub>IH</sub> (Note     |             | 2              | mA              |    |
|                  | CC1 V <sub>CC</sub> Active Current (CMOS) Notes 1 and 3 | Notes 1 and 0                  | Comm'l      |                | 30              |    |
| ICC1             |   | Notes 1 and 3                  | Military    |                | 40              | mA |
| laas             | Vac Active Current (TTL)                                | Noton 2 and 2                  | Comm'l      |                | 35              | mA |
| 1002             |   | Notes 2 and 5                  | Military    |                | 45              |    |
| I <sub>PP</sub>  | V <sub>PP</sub> Supply Current                          | $V_{PP} = V_{CC}$              |             |                | 100             | μA |
| V <sub>PP</sub>  | V <sub>PP</sub> Read Voltage                            |                                |             | $V_{CC} - 0.4$ | V <sub>CC</sub> | v  |
| ارر              | Input Load Current                                      | $V_{IN} = 5.5V \text{ or Gnd}$ |             | -10            | 10              | μA |
| I <sub>LO</sub>  | Output Leakage Current                                  | $V_{OUT} = 5.5V \text{ or}$    | Gnd         | -10            | 10              | μA |

NOTES: 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 2. TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub>  $\geq$  2.0V. 3. Add 3 mA/MHz for A.C. power component.

#### AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

| PARAMETER                      | SYMBOL           | WS270 | WS27C512F-90 WS27C |     | C512F-12 |    |
|--------------------------------|------------------|-------|--------------------|-----|----------|----|
|                                | MIN              | MIN   | MAX                | MIN | MAX      |    |
| Address to Output Delay        | t <sub>ACC</sub> |       | 90                 |     | 120      |    |
| CE to Output Delay             | t <sub>CE</sub>  |       | 90                 |     | 120      |    |
| OE to Output Delay             | t <sub>OE</sub>  |       | 30                 |     | 30       | ns |
| Output Disable to Output Float | t <sub>DF</sub>  |       | 30                 |     | 30       |    |
| Address to Output Hold         | t <sub>OH</sub>  | 0     |                    | 0   |          | ]  |

<u>U</u>

### AC READ TIMING DIAGRAM



### **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | МАХ | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

**NOTES:** 4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages

TEST LOAD (High Impedance Test Systems)

TIMING LEVELS



#### **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 5.5V  $\pm$  5%, V<sub>PP</sub> = 12.5  $\pm$  0.5V)

| PARAMETER  | SYMBOLS         | MIN  | MAX                  | UNIT |
|--|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                    | I <sub>LI</sub> | -10  | 10                   | μA   |
| V <sub>CC</sub> Supply Current During<br>Programming Pulse (CE/PGM = V <sub>IL</sub> ) | I <sub>cc</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current   | I <sub>CC</sub> |      | 25                   | mA   |
| Input Low Level  | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level   | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)                          | V <sub>OL</sub> |      | 0.45                 | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)                         | V <sub>OH</sub> | 2.4  |                      | v    |

 NOTES: 6. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
 7. V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE/PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.5 volts or vice-versa. 8. During power up the CE/PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

## AC CHARACTERISTICS (T\_A = 25 $\pm$ 5°C, V\_{CC} = 5.5V $\pm$ 5%, V\_{PP} = 12.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOL          | MIN | ТҮР | MAX | UNIT |
|------------------------------------|-----------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub> | 2   |     |     | μs   |
| V <sub>PP</sub> Hold Time          | t <sub>VH</sub> | 2   |     |     | μs   |
| Data Setup Time                    | t <sub>os</sub> | 2   |     |     | μS   |
| Address Hold Time                  | t <sub>AH</sub> | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>он</sub> | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub> | 0   |     | 70  | ns   |
| Data Valid From Chip Enable        | t <sub>CE</sub> |     |     | 70  | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub> | 2   |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub> | 1   |     | 10  | ms   |

NOTES: A single shot programming algorithm should use one 10 ms pulse.

#### **PROGRAMMING WAVEFORM**



### PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

### **ORDERING INFORMATION**

| PART NUMBER     | SPEED<br>(ns) | PACKAGE<br>TYPE     | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|-----------------|---------------|---------------------|--------------------|-----------------------------------|-----------------------------------|
| WS27C512F-90CMB | 90            | 32 Pad CLLCC        | C2                 | Military                          | MIL-STD-883C                      |
| WS27C512F-90D   | 90            | 28 Pin CERDIP, 0.6" | D2                 | Comm'l                            | Standard                          |
| WS27C512F-90DMB | 90            | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |
| WS27C512F-12CMB | 120           | 32 Pad CLLCC        | C2                 | Miltary                           | MIL-STD-883C                      |
| WS27C512F-12DMB | 120           | 28 Pin CERDIP, 0.6" | D2                 | Military                          | MIL-STD-883C                      |

3-80

·*W5*:-



## HIGH SPEED 64K × 8 CMOS EPROM

#### **KEY FEATURES**

• Fast Access Time - 55 ns

- Latch-Up Immunity Up to 200 mA

EPI Processing

- Standard EPROM Pinout
- Bipolar Speeds
- Low Power Consumption

# 3

#### **GENERAL DESCRIPTION**

The WS57C512F is a HIGH PERFORMANCE 512K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in an advanced CMOS technology which enables it to operate at speeds as fast as 55 ns Access Time.

Two major features of the WS57C512F are its Low Power and High Speed. While operating in a TTL environment it consumes only 90 mA while cycling at full speed. Additionally, the WS57C512F can be placed in a standby mode which drops operating current below 2 mA in a TTL environment and 500  $\mu$ A in a CMOS environment.

The WS57C512F also has exceptional output drive capability. It can source 4 mA and sink 16 mA per output.

The WS57C512F is configured in the standard EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs.

#### **MODE SELECTION**

| P | IN | CC | N | FIG | UR/ | ALIC | )N |
|---|----|----|---|-----|-----|------|----|
|   |    |    |   |     |     |      |    |



#### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS57C512F-55 | WS57C512F-70 | WS57C512F-90 |
|---------------------------|--------------|--------------|--------------|
| Address Access Time (Max) | 55 ns        | 70 ns        | 90 ns        |
| Chip Select Time (Max)    | 55 ns        | 70 ns        | 90 ns        |
| Output Enable Time (Max)  | 25 ns        | 30 ns        | 30 ns        |

#### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65      | 5°C to +150°C |
|----------------------------|---------------|
| Voltages on Any Pin with   |               |
| Respect to Ground          | -0.6V to +7V  |
| VPP with Respect to Ground | -0.6V to +13V |
| ESD Protection             | > 2000V       |

**OPERATING RANGE** 

| RANGE      | TEMPERATURE    | V <sub>cc</sub> |
|------------|----------------|-----------------|
| Comm'l     | 0° to +70°C    | +5V ± 5%        |
| Industrial | -40° to +85°C  | +5V ± 10%       |
| Military   | -55° to +125°C | +5V ± 10%       |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

| DC | READ | CHARACTERISTICS | Over | Operating | Range | with | $V_{PP}$ | = | V <sub>CC</sub> . |
|----|------|-----------------|------|-----------|-------|------|----------|---|-------------------|
|----|------|-----------------|------|-----------|-------|------|----------|---|-------------------|

| SYMBOL           | PARAMETER                               | TEST CON                    | NDITIONS    | MIN                | MAX             | UNITS |
|------------------|---|-----------------------------|-------------|--------------------|-----------------|-------|
| V <sub>OL</sub>  | Output Low Voltage                      | $I_{OL} = 16 \text{ mA}$    |             |                    | 0.4             | V     |
| V <sub>OH</sub>  | Output High Voltage                     | $I_{OH} = -4 \text{ mA}$    |             | 2.4                |                 | V     |
| I <sub>SB1</sub> | V <sub>CC</sub> Standby Current (CMOS)  | $CE = V_{CC} \pm 0.$        | 3V (Note 1) |                    | 500             | μA    |
| I <sub>SB2</sub> | V <sub>CC</sub> Standby Current (TTL)   | CE = V <sub>IH</sub> (Note  | 2)          |                    | 2               | mA    |
| 1                | V Active Current (CMOS)                 | Notes 1 and 3               | Comm'l      |                    | 30              | m۵    |
| 'CC1             | V <sub>CC</sub> Active Current (CIVICS) | Notes 1 and 3               | Military    |                    | 40              | ША    |
|                  | V. Active Current (TTL)                 | Notos 2 and 2               | Comm'l      |                    | 35              | m۸    |
| ICC2             |   | Notes 2 and 3               | Military    |                    | 45              |       |
| IPP              | V <sub>PP</sub> Supply Current          | $V_{PP} = V_{CC}$           |             |                    | 100             | μA    |
| V <sub>PP</sub>  | V <sub>PP</sub> Read Voltage            |                             |             | $V_{\rm CC} - 0.4$ | V <sub>CC</sub> | V     |
| ILI              | Input Load Current                      | $V_{IN} = 5.5V$ or Gnd      |             | -10                | 10              | μA    |
| I <sub>LO</sub>  | Output Leakage Current                  | $V_{OUT} = 5.5V \text{ or}$ | Gnd         | -10                | 10              | μA    |

NOTES: 1. CMOS inputs: GND  $\pm$  0.3V or V\_{CC}  $\pm$  0.3V. 2. TTL inputs: V\_{IL}  $\leq$  0.8V, V\_{IH}  $\geq$  2.0V.

3. Add 3 mA/MHz for A.C. power component.

### AC READ CHARACTERISTICS Over Operating Range with Vpp = Vcc.

| PARAMETER                         | OVMDOL           | WS570 | WS57C512F-55 |     | WS57C512F-70 |     | WS57C512F-90 |       |
|-----------------------------------|------------------|-------|--------------|-----|--------------|-----|--------------|-------|
|                                   | STMBUL           | MIN   | MAX          | MIN | MAX          | MIN | MAX          | UNITS |
| Address to Output Delay           | t <sub>ACC</sub> |       | 55           |     | 70           |     | 90           |       |
| CE to Output Delay                | t <sub>CE</sub>  |       | 55           |     | 70           |     | 90           |       |
| OE to Output Delay                | t <sub>OE</sub>  |       | 25           |     | 30           |     | 30           | ns    |
| Output Disable to<br>Output Float | t <sub>DF</sub>  |       | 25           |     | 30           |     | 30           |       |
| Address to Output Hold            | t <sub>OH</sub>  | 0     |              | 0   |              | 0   |              |       |

WS:

#### AC READ TIMING DIAGRAM



### **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

**NOTES:** 4. This parameter is only sampled and is not 100% tested. 5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

#### TEST LOAD (High Impedance Test Systems)

#### TIMING LEVELS



#### **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 5.5V  $\pm$  5%, V<sub>PP</sub> = 12.5  $\pm$  0.5V)

| PARAMETER  | SYMBOLS         | MIN  | МАХ                  | UNIT |
|--|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                    | l <sub>LI</sub> | -10  | 10                   | μA   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse (CE/PGM = V <sub>IL</sub> ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current   | lcc             |      | 25                   | mA   |
| Input Low Level  | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level   | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)                          | V <sub>OL</sub> |      | 0.45                 | V    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)                         | V <sub>OH</sub> | 2.4  |                      | V    |

 NOTES: 6. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed <u>either</u> coincidentally or after V<sub>PP</sub>.
 7. V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE/PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.5 volts or vice-versa

8. During power up the CE/PGM pin must be brought high (≥VIH) either coincident with or before power is applied to VPP.

### AC CHARACTERISTICS (T\_A = 25 $\pm$ 5°C, V\_{CC} = 5.5V $\pm$ 5%, V\_{PP} = 12.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOL          | MIN | ТҮР | МАХ | UNIT |
|------------------------------------|-----------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub> | 2   |     |     | μS   |
| V <sub>PP</sub> Hold Time          | t <sub>VH</sub> | 2   |     |     | μs   |
| Data Setup Time                    | t <sub>os</sub> | 2   |     |     | μS   |
| Address Hold Time                  | t <sub>AH</sub> | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>он</sub> | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub> | 0   |     | 70  | ns   |
| Data Valid From Chip Enable        | t <sub>CE</sub> |     |     | 70  | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub> | 2   |     |     | μS   |
| PGM Pulse Width                    | t <sub>PW</sub> | 1   |     | 10  | ms   |

NOTE: A single shot programming algorithm should use one 10 ms pulse.

#### **PROGRAMMING WAVEFORM**





# 64K × 8 CMOS EPROM

#### **KEY FEATURES**

- High Performance CMOS — 100 ns Access Time
- Fast Programming
- Drop-In Replacement for 27C512 or 27512
- DESC SMD #5962-87648

- 300 Mil Dip or Standard 600 Mil Dip
- EPI Processing
  - Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000V
- Standard JEDEC EPROM Pinout

#### **GENERAL DESCRIPTION**

The WS27C512L is a HIGH PERFORMANCE 512K UV Erasable Electrically Programmable Read Only Memory. It is manufactured in WSI's latest CMOS EPROM technology which enables it to operate at speeds as fast as 100 ns access time over the full operating range.

The WS27C512L can directly replace any 64K × 8 EPROM which conforms to the JEDEC standard. Examples of this would be as follows: 27512, 27C512, or 27C512F. It can be easily programmed using standard EPROM programmers or the MagicPro<sup>™</sup> IBM PC compatible engineering programmer offered by WSI.

The WS27C512L is also available in a 300 mil Dip. The pin configuration remains the same as the 600 mil wide package and the programming algorithms are unchanged. This enables a simple PCB layout change to take advantage of a 50% reduction in required board space.

The WS27C512L provides microprocessor-based systems storage capacity for portions of operating system and application software. Its 100-ns access time provides no-wait-state operation with high-performance CPUs such as the 16-MHz 80186, 16-MHz 68020, or 12-MHz 80386. The WS27C512L offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently-used software routines are quickly executed from EPROM storage, greatly enhancing system utility.

The WS27C512L is configured in the standard JEDEC EPROM pinout which provides an easy upgrade path for systems which are currently using standard EPROMs.

The WS27C512L is one member of a high density EPROM Family which ranges in density from 64K to 4 Megabit.

| PARAMETER                 | WS27C512L-10 | WS27C512L-12 | WS27C512L-15 | WS27C512L-20 |
|---------------------------|--------------|--------------|--------------|--------------|
| Address Access Time (Max) | 100 ns       | 120 ns       | 150 ns       | 200 ns       |
| Chip Select Time (Max)    | 100 ns       | 120 ns       | 150 ns       | 200 ns       |
| Output Enable Time (Max)  | 30 ns        | 35 ns        | 40 ns        | 40 ns        |

#### **PRODUCT SELECTION GUIDE**


#### **ABSOLUTE MAXIMUM RATINGS\***

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

# **OPERATING RANGE**

| RANGE      | TEMPERATURE     | V <sub>cc</sub> | TOLERANCE   |  |
|------------|-----------------|-----------------|-------------|--|
| Commercial | 0°C to +70°C    | +5V             | ±5% or ±10% |  |
| Military   | -55°C to +125°C | +5V             | ±10%        |  |

#### **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                          | PARAMETER                              | TEST COND                       | DITIONS   | MIN                  | MAX                 | UNITS |
|---------------------------------|--|---------------------------------|-----------|----------------------|---------------------|-------|
| V <sub>IL</sub>                 | Input Low Level                        |                                 |           | -0.5                 | 0.8                 | V     |
| V <sub>IH</sub>                 | Input High Level                       |                                 |           | 2.0                  | V <sub>CC</sub> + 1 | V     |
| V <sub>OL</sub>                 | Output Low Voltage                     | $I_{OL} = 2.1 \text{ mA}$       |           |                      | 0.4                 | V     |
| V <sub>OH</sub>                 | Output High Voltage                    | $I_{OH} = -400 \ \mu A$         |           | 3.5                  |                     | V     |
| I <sub>SB1</sub> <sup>(3)</sup> | V <sub>CC</sub> Standby Current (CMOS) | $\overline{CE} = V_{CC} \pm 0.$ | 3V        |                      | 100                 | μA    |
| I <sub>SB2</sub>                | V <sub>CC</sub> Standby Current        | $\overline{CE} = V_{IH}$        |           |                      | 1                   | mA    |
| I (1)                           | V Active Current                       |                                 | F = 5 MHz |                      | 40                  | m (   |
| ICC.                            |  |                                 | F = 8 MHz |                      | 50                  | IIIA  |
| I <sub>PP</sub>                 | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$               |           |                      | 100                 | μA    |
| V <sub>PP</sub>                 | V <sub>PP</sub> Read Voltage           |                                 |           | V <sub>CC</sub> -0.4 | V <sub>cc</sub>     | V     |
| ILI                             | Input Load Current                     | $V_{iN} = 5.5V \text{ or } G$   | ind       | -1                   | 1                   | μA    |
| ILO                             | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or}$     | Gnd       | -10                  | 10                  | μA    |

#### AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

| SAMBOI                         | DADAMETED   | 27C5      | 12L-10 | 27C5 | 12L-12 | 27C51 | 12L-15 | 27C5 | 12L-20 | UNITE |       |
|--------------------------------|---|-----------|--------|------|--------|-------|--------|------|--------|-------|-------|
| STWDUL                         | STMBUL  | PARAMETER | MIN    | MAX  | MIN    | MAX   | MIN    | MAX  | MIN    | MAX   | UNITS |
| t <sub>ACC</sub>               | Address to Output<br>Delay  |           | 100    |      | 120    |       | 150    |      | 200    |       |       |
| t <sub>CE</sub>                | CE to Output Delay  |           | 100    |      | 120    |       | 150    |      | 200    |       |       |
| t <sub>OE</sub>                | OE to Output Delay  |           | 30     |      | 35     |       | 40     |      | 40     |       |       |
| t <sub>DF</sub> <sup>(2)</sup> | Output Disable to<br>Output Float                                       |           | 30     |      | 35     |       | 40     |      | 40     | ns    |       |
| t <sub>OH</sub> <sup>(2)</sup> | Output Hold From<br>Addresses, CE or<br>OE, Whichever<br>Occurred First | 0         |        | 0    |        | 0     |        | 0    |        |       |       |

NOTES:

The supply current is the sum of I<sub>CC</sub> and I<sub>PP</sub>. The maximum current value is with Outputs O<sub>0</sub> to O<sub>7</sub> unloaded.
 This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.

us:

3. CMOS inputs: V\_{IL} = GND  $\pm$  0.3V, V\_{IH} = V\_{CC}  $\pm$  0.3V.

# A.C. WAVEFORMS



# **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

NOTES:

4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages 6.  $\overline{OE}$  may be delayed up to  $t_{CE}-t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ .

# A.C. TESTING INPUT/OUTPUT WAVEFORM



# A.C. TESTING LOAD CIRCUIT



## **MODE SELECTION**

The modes of operation of the WS27C512L are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and  $A_9$  for device signature.

| MODE         | PINS                        | CE/PGM          | OE/V <sub>PP</sub>             | A <sub>9</sub>                | A <sub>0</sub>  | V <sub>cc</sub> | OUTPUTS          |
|--------------|-----------------------------|-----------------|--------------------------------|-------------------------------|-----------------|-----------------|------------------|
| Read         |                             | V <sub>IL</sub> | VIL                            | X                             | X               | 5.0V            | D <sub>OUT</sub> |
| Output Disal | ble                         | x               | V <sub>IH</sub>                | X                             | X               | 5.0V            | High Z           |
| Standby      |                             | V <sub>IH</sub> | Х                              | X                             | X               | 5.0V            | High Z           |
| Programmin   | g                           | V <sub>IL</sub> | V <sub>PP</sub> <sup>(8)</sup> | X                             | X               | 5.8V            | D <sub>IN</sub>  |
| Program Ver  | ify                         | V <sub>IL</sub> | V <sub>IL</sub>                | X                             | X               | 5.8V            | D <sub>OUT</sub> |
| Program Inh  | ibit                        | V <sub>IH</sub> | V <sub>PP</sub> <sup>(8)</sup> | X                             | X               | 5.0V            | High Z           |
| Signature    | Manufacturer <sup>(9)</sup> | V <sub>IL</sub> | V <sub>IL</sub>                | V <sub>H</sub> <sup>(8)</sup> | V <sub>IL</sub> | 5.0V            | 23 H             |
| Gignature    | Device <sup>(9)</sup>       | V <sub>IL</sub> | V <sub>IL</sub>                | V <sub>H</sub> <sup>(8)</sup> | V <sub>IH</sub> | 5.0V            | Сз н             |

#### Table 1. Modes Selection

NOTES:

7. X can be V<sub>IL</sub> or V<sub>IH</sub>. 8. V<sub>H</sub> = V<sub>PP</sub> = 12.75  $\pm$  0.25V. 9.  $A_1 - A_8$ ,  $A_{10} - A_{15} = V_{1L}$ .

#### **DIP PIN CONFIGURATIONS**

| 8 Mbit                             | 4 Mbit                                | 2 Mbit                                | 27C010L                               | 27C256L         |                         |                        | 27C256L         | 27C010L                   | 2 Mbit                    | 4 Mbit                             | 8 Mbit                             |
|------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|-----------------|-------------------------|------------------------|-----------------|---------------------------|---------------------------|------------------------------------|------------------------------------|
| A <sub>19</sub><br>A <sub>16</sub> | XX/V <sub>PP</sub><br>A <sub>16</sub> | XX/V <sub>PP</sub><br>A <sub>16</sub> | XX/V <sub>PP</sub><br>A <sub>16</sub> |                 | WS27C                   | 512L                   |                 | V <sub>CC</sub><br>XX/PGM | V <sub>CC</sub><br>XX/PGM | V <sub>CC</sub><br>A <sub>18</sub> | V <sub>CC</sub><br>A <sub>18</sub> |
| A <sub>15</sub>                    | A <sub>15</sub>                       | A <sub>15</sub>                       | A <sub>15</sub>                       | V <sub>PP</sub> | A <sub>15</sub> [] 1    | 28 🗆 V <sub>CC</sub>   | V <sub>cc</sub> | xx                        | A <sub>17</sub>           | A <sub>17</sub>                    | A <sub>17</sub>                    |
| A <sub>12</sub>                    | A <sub>12</sub>                       | A <sub>12</sub>                       | A <sub>12</sub>                       | A <sub>12</sub> | -A12 2                  | 27 🗖 A <sub>14</sub>   | A <sub>14</sub> | A <sub>14</sub>           | A <sub>14</sub>           | A <sub>14</sub>                    | A <sub>14</sub>                    |
| A7                                 | A7                                    | A7                                    | A7                                    | A7              | - A7 - 3                | 26 A 13                | A <sub>13</sub> | A <sub>13</sub>           | A <sub>13</sub>           | A <sub>13</sub>                    | A <sub>13</sub>                    |
| A <sub>6</sub>                     | A <sub>6</sub>                        | A <sub>6</sub>                        | A <sub>6</sub>                        | A <sub>6</sub>  | - A6 C 4                | 25 🗖 A <sub>8</sub>    | A <sub>8</sub>  | A <sub>8</sub>            | A <sub>8</sub>            | A <sub>8</sub>                     | A <sub>8</sub>                     |
| A <sub>5</sub>                     | A <sub>5</sub>                        | A <sub>5</sub>                        | A <sub>5</sub>                        | A <sub>5</sub>  | A5 C 5                  | 24 þ Ag                | A <sub>9</sub>  | A <sub>9</sub>            | A <sub>9</sub>            | A <sub>9</sub>                     | A <sub>9</sub>                     |
| A4                                 | A4                                    | A4                                    | A4                                    | A4              |                         | 23 A A11               | A <sub>11</sub> | A <sub>11</sub>           | A <sub>11</sub>           | A <sub>11</sub>                    | A <sub>11</sub>                    |
| A <sub>3</sub>                     | A3                                    | A3                                    | A <sub>3</sub>                        | A3              |                         | 22 0E/Vpp-             | OE              | OE                        | OE                        | OE                                 | OE/V <sub>PP</sub>                 |
| A <sub>2</sub>                     | A2                                    | A2                                    | A <sub>2</sub>                        | A2              |                         | ノ 21 白 A <sub>10</sub> | A <sub>10</sub> | A <sub>10</sub>           | A <sub>10</sub>           | A <sub>10</sub>                    | A <sub>10</sub>                    |
| A1                                 | A1                                    | A1                                    | A1                                    | A1              |                         | 20 CE/PGM-             | CE/PGM          | CE                        | CE                        | CE/PGM                             | CE/PGM                             |
| Ao                                 | Ao                                    | Ao                                    | A <sub>0</sub>                        | Ao              | A0 C 10                 | 19 07                  | 07              | 07                        | 07                        | 07                                 | 07                                 |
| 00                                 | 00                                    | O <sub>0</sub>                        | O <sub>0</sub>                        | O <sub>0</sub>  | <u></u>                 | 18 0 06                | 06              | 06                        | 0 <sub>6</sub>            | 06                                 | 06                                 |
| 01                                 | 0 <sub>1</sub>                        | 01                                    | 01                                    | 01              | O1 C 12                 | 17 05                  | 05              | 0 <sub>5</sub>            | 0 <sub>5</sub>            | 05                                 | 05                                 |
| 02                                 | 02                                    | 02                                    | 02                                    | 02              | - O <sub>2</sub> - C 13 | 16 □ 0₄                | 04              | 04                        | 0 <sub>4</sub>            | 04                                 | 04                                 |
| GND                                | GND                                   | GND                                   | GND                                   | GND             | -GND II 14              | 15 D 03                | 0 <sub>3</sub>  | <b>O</b> <sub>3</sub>     | <b>O</b> 3                | 0 <sub>3</sub>                     | <b>O</b> <sub>3</sub>              |

**US** 

NOTE: 10. Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C512L pins.

#### PIN NAMES

| A <sub>0</sub> -A <sub>15</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| O <sub>0</sub> -O <sub>7</sub>  | Outputs                  |
| PGM                             | Program                  |
| XX                              | Don't Care (During Read) |

# LCC PIN CONFIGURATION



# PROGRAMMING INFORMATION

DC CHARACTERISTICS (T\_A = 25  $\pm$  5°C, V\_{CC} = 5.8V  $\pm$  0.25V, V\_{PP} = 12.75  $\pm$  0.25V)

| PARAMETER  | SYMBOLS         | MIN  | МАХ                  | UNIT |
|--|-----------------|------|----------------------|------|
| Input Leakage Current<br>$(V_{IN} = V_{CC} \text{ or Gnd})$                            | I <sub>LI</sub> | -10  | 10                   | μΑ   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse (CE/PGM = V <sub>IL</sub> ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current, See I <sub>CC2</sub>                                   | I <sub>CC</sub> |      | 40                   | mA   |
| Input Low Level  | VIL             | -0.1 | 0.8                  | V    |
| Input High Level   | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 2.1 mA)                         | V <sub>OL</sub> |      | 0.4                  | v    |
| Output High Voltage During Verify $(I_{OH} = -400 \ \mu A)$                            | V <sub>OH</sub> | 3.5  |                      | v    |

NOTES: 11. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
12. V<sub>PP</sub> must not be greater than 14 volts including overshoot During CE/PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.75 volts or vice-versa.
13. During power up the CE/PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

#### AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.8V $\pm$ 0.25V, V<sub>PP</sub> = 12.75 $\pm$ 0.25V)

| PARAMETER                          | SYMBOLS         | MIN | TYP | MAX | UNIT |
|------------------------------------|-----------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub> | 2   |     |     | μs   |
| V <sub>PP</sub> Hold Time          | t <sub>VH</sub> | 2   |     |     | μs   |
| Data Setup Time                    | t <sub>os</sub> | 2   |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub> | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>он</sub> | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub> | 0   |     | 55  | ns   |
| Data Valid From Chip Enable        | t <sub>CE</sub> |     |     | 55  | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub> | 2   |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub> | 0.1 |     | 4   | ms   |

## PROGRAMMING WAVEFORM

,





# PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

# ORDERING INFORMATION

| PART NUMBER     | SPEED | PACKAGE             | PACKAGE | CAGE OPERATIN<br>RANGE RANGE |                 | WSI<br>MANUFACTURING |
|-----------------|-------|---------------------|---------|------------------------------|-----------------|----------------------|
|                 | (115) | ITFE                | DRAWING | TEMPERATURE                  | V <sub>cc</sub> | PROCEDURE            |
| WS27C512L-10D/5 | 100   | 28 Pin CERDIP, 0.6" | D2      | Comm'l                       | ±5%             | Standard             |
| WS27C512L-12D   | 120   | 28 Pin CERDIP, 0.6" | D2      | Comm'l                       | ±10%            | Standard             |
| WS27C512L-12J   | 120   | 32 Pin PLDCC        | J4      | Comm'l                       | ±10%            | Standard             |
| WS27C512L-15CMB | 150   | 32 Pad CLLCC        | C2      | Military                     | ±10%            | MIL-STD-883C         |
| WS27C512L-15D   | 150   | 28 Pin CERDIP, 0.6" | D2      | Comm'l                       | ±10%            | Standard             |
| WS27C512L-15DMB | 150   | 28 Pin CERDIP, 0.6" | D2      | Military                     | ±10%            | MIL-STD-883C         |
| WS27C512L-15J   | 150   | 32 Pin PLDCC        | J4      | Comm'l                       | ±10%            | Standard             |
| WS27C512L-15LMB | 150   | 32 Pin CLDCC        | L3      | Military                     | ±10%            | MIL-STD-883C         |
| WS27C512L-20CMB | 200   | 32 Pad CLLCC        | C2      | Military                     | ±10%            | MIL-STD-883C         |
| WS27C512L-20DMB | 200   | 28 Pin CERDIP, 0.6" | D2      | Military                     | ±10%            | MIL-STD-883C         |

US-





# **1 MEG EPROM SELECTION GUIDE**

3

·*W5*:-



WAFERSCALE INTEGRATION, INC.

# 128K × 8 CMOS EPROM

## **KEY FEATURES**

- High Performance CMOS — 100 ns Access Time
- Fast Programming
- EPI Processing
  - Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000 Volts
- DESC SMD No. 5962-89614

- Simplified Upgrade Path
  - V<sub>PP</sub> and PGM Are "Don't Care" During Normal Read Operation
- Compatible with JEDEC 27010 and 27C010 EPROMs
- JEDEC Standard Pin Configuration
   32 Pin Dip Package
   22 Dia Okine Configuration
  - 32 Pin Chip Carrier

#### **GENERAL DESCRIPTION**

The WS27C010L is a high performance, 1,048,576-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 128 K-words of 8 bits each. Its pin-compatibility with byte-wide JEDEC EPROMs enables upgrades through 8 Mbit EPROMs. The "Don't Care" feature during read operations allows memory expansions from 1M to 8M bits with no printed circuit board changes.

The WS27C010L can directly replace lower density 28-pin EPROMs by adding an  $A_{16}$  address line and  $V_{CC}$  jumper. During the normal read operation PGM and  $V_{PP}$  are in a "don't care" state which allows higher order addresses, such as  $A_{17}$ ,  $A_{18}$ , and  $A_{19}$  to be connected without affecting the normal read operation. This allows memory upgrades to 8M bits without hardware changes. The WS27C010L will also be offered in a 32-pin plastic Dip with the same upgrade path.

The WS27C010L provides microprocessor-based systems extensive storage capacity for large portions of operating system and application software. Its 100-ns access time provides no-wait-state operation with high-performance CPUs such as the 16-MHz 80186, 16-MHz 68020, or 12-MHz 80386. The WS27C010L offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently-used software routines are quickly executed from EPROM storage, greatly enhancing system utility.

The WS27C010L is one of an eight product megabit EPROM family. Other byte-wide family members are the faster WS27C010F, the faster WS57C010F with high bus drive and the WS57C010M EPROM module. Word-wide ( $64K \times 16$ ) family members are the WS27C210L, the faster WS27C210F, the faster WS57C210F with high bus drive and the WS57C210M EPROM module.

The WS27C010L is manufactured using WSI's advanced CMOS technology.

The WS27C010L is one member of a high density EPROM Family which ranges in density from 64K to 4 Megabit.

| PARAMETER                 | 27C010L-10 | 27C010L-12 | 27C010L-13 | 27C010L-15 | 27C010L-20 |
|---------------------------|------------|------------|------------|------------|------------|
| Address Access Time (Max) | 100 ns     | 120 ns     | 130 ns     | 150 ns     | 200 ns     |
| Chip Select Time (Max)    | 100 ns     | 120 ns     | 130 ns     | 150 ns     | 200 ns     |
| Output Enable Time (Max)  | 30 ns      | 35 ns      | 35 ns      | 40 ns      | 40 ns      |

#### **PRODUCT SELECTION GUIDE**

#### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65°C to +125°C                  |
|--|
| Voltages on Any Pin with                           |
| Respect to Ground0.6V to +7V                       |
| V <sub>PP</sub> with Respect to Ground0.6V to +14V |
| V <sub>CC</sub> Supply Voltage with                |
| Respect to Ground0.6V to +7V                       |
| ESD Protection                                     |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE     | V <sub>cc</sub> | TOLERANCE   |
|------------|-----------------|-----------------|-------------|
| Commercial | 0°C to +70°C    | +5V             | ±5% or ±10% |
| Industrial | -40°C to +85°C  | +5V             | ±10%        |
| Military   | -55°C to +125°C | +5V             | ±10%        |

# **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                          | PARAMETER                              | TEST CONE                       | ITIONS    | MIN           | MAX                 | UNITS |
|---------------------------------|--|---------------------------------|-----------|---------------|---------------------|-------|
| VIL                             | Input Low Level                        |                                 |           | -0.5          | 0.8                 | V     |
| V <sub>IH</sub>                 | Input High Level                       |                                 |           | 2.0           | V <sub>CC</sub> + 1 | V     |
| V <sub>OL</sub>                 | Output Low Voltage                     | $I_{OL} = 2.1 \text{ mA}$       | ·····     |               | 0.4                 | V     |
| V <sub>OH</sub>                 | Output High Voltage                    | $I_{OH} = -400 \ \mu A$         |           | 3.5           |                     | V     |
| I <sub>SB1</sub> <sup>(3)</sup> | V <sub>CC</sub> Standby Current (CMOS) | $\overline{CE} = V_{CC} \pm 0.$ | 3V        |               | 100                 | μA    |
| I <sub>SB2</sub>                | V <sub>CC</sub> Standby Current        | <del>CE</del> = V <sub>IH</sub> |           |               | 1                   | mA    |
| I (1)                           | V Activo Current                       |                                 | F = 5 MHz |               | 50                  | m۸    |
| ICC.                            | V <sub>CC</sub> Active Current         |                                 | F = 8 MHz |               | 60                  | mA    |
| I <sub>PP</sub>                 | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$               |           |               | 100                 | μΑ    |
| V <sub>PP</sub>                 | V <sub>PP</sub> Read Voltage           |                                 |           | $V_{CC}$ –0.4 | V <sub>CC</sub>     | V     |
| ۱ <sub>LI</sub>                 | Input Load Current                     | $V_{\rm IN} = 5.5V$ or G        | ind       | -1            | 1                   | μĀ    |
| ILO                             | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or}$     | Gnd       | -10           | 10                  | μA    |

#### AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                         |   | -   | -10 |     | 12  | -   | 13  | -   | 15  | -:  | 20  |       |
|--------------------------------|---|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| STMBOL                         | PANAMETEN   | MIN | MAX | UNITS |
| t <sub>ACC</sub>               | Address to Output<br>Delay  |     | 100 |     | 120 |     | 130 |     | 150 |     | 200 |       |
| t <sub>CE</sub>                | CE to Output Delay  |     | 100 |     | 120 |     | 130 |     | 150 |     | 200 |       |
| t <sub>OE</sub>                | OE to Output Delay  |     | 30  |     | 35  |     | 35  |     | 40  |     | 40  |       |
| t <sub>DF</sub> <sup>(2)</sup> | Output Disable to<br>Output Float                                       |     | 30  |     | 35  |     | 35  |     | 40  |     | 40  | ns    |
| t <sub>OH</sub> <sup>(2)</sup> | Output Hold From<br>Addresses, CE or<br>OE, Whichever<br>Occurred First | 0   |     | 0   |     | 0   |     | 0   |     | 0   |     |       |

#### NOTES:

1. The supply current is the sum of I<sub>CC</sub> and I<sub>PP</sub>. The maximum current value is with Outputs O<sub>0</sub> to O<sub>7</sub> unloaded.

2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram. 3. CMOS inputs:  $V_{IL} = GND \pm 0.3V$ ,  $V_{IH} = V_{CC} \pm 0.3V$ .

us:

# A.C. WAVEFORMS



# CAPACITANCE<sup>(4)</sup> T<sub>A</sub> = 25°C, f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | МАХ | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

NOTES:

4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages. 6.  $\overline{OE}$  may be delayed up to  $t_{CE}$ - $t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ -

# A.C. TESTING INPUT/OUTPUT WAVEFORM



# A.C. TESTING LOAD CIRCUIT



#### **MODE SELECTION**

The modes of operation of the WS27C010L are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and  $A_9$  for device signature.

| MODE        | PINS                        | CE              | ŌĒ              | PGM              | A <sub>9</sub>                | A <sub>0</sub> | V <sub>PP</sub>                | v <sub>cc</sub> | OUTPUTS          |
|-------------|-----------------------------|-----------------|-----------------|------------------|-------------------------------|----------------|--------------------------------|-----------------|------------------|
| Read        |                             | V <sub>IL</sub> | VIL             | X <sup>(1)</sup> | Х                             | Х              | х                              | 5.0V            | D <sub>OUT</sub> |
| Output Disa | able                        | X               | VIH             | X                | X                             | Х              | Х                              | 5.0V            | High Z           |
| Standby     |                             | VIH             | X               | Х                | X                             | х              | X                              | 5.0V            | High Z           |
| Programmir  | ng                          | V <sub>IL</sub> | VIH             | V <sub>IL</sub>  | X                             | х              | V <sub>PP</sub> <sup>(8)</sup> | 6.0V            | D <sub>IN</sub>  |
| Program Ve  | erify                       | V <sub>IL</sub> | VIL             | V <sub>IH</sub>  | X                             | х              | V <sub>PP</sub> <sup>(8)</sup> | 6.0V            | D <sub>OUT</sub> |
| Program In  | hibit                       | V <sub>IH</sub> | X               | Х                | Х                             | х              | V <sub>PP</sub> <sup>(8)</sup> | 5.0V            | High Z           |
| Signature   | Manufacturer <sup>(9)</sup> | V <sub>IL</sub> | V <sub>IL</sub> | Х                | V <sub>H</sub> <sup>(8)</sup> | VIL            | X                              | 5.0V            | 23 H             |
| oignature   | Device <sup>(9)</sup>       | VIL             | VIL             | X                | V <sub>H</sub> <sup>(8)</sup> | VIH            | X                              | 5.0V            | C1 H             |

Table 1. Modes Selection

NOTES:

7. X can be  $V_{IL}$  or  $V_{IH}$ 8.  $V_{H} = V_{PP} = 12.75 \pm 0.25V.$ 

9. 
$$A_1 - A_8$$
,  $A_{10} - A_{16} = V_{1L}$ 

#### **DIP PIN CONFIGURATIONS**

| 8 Mbit          | 4 Mbit             | 2 Mbit             | 27C512L         | 27C256L         |                   | wS2/C010          | L<br>7                 | 27C256L         | 27C512L            | 2 Mbit          | 4 Mbit          | 8 Mbit             |
|-----------------|--------------------|--------------------|-----------------|-----------------|-------------------|-------------------|------------------------|-----------------|--------------------|-----------------|-----------------|--------------------|
| A <sub>19</sub> | XX/V <sub>PP</sub> | XX/V <sub>PP</sub> |                 |                 |                   | 1 32              | ։ ⊨ v <sub>cc</sub> —— |                 |                    | V <sub>cc</sub> | V <sub>cc</sub> | V <sub>cc</sub>    |
| A <sub>16</sub> | A <sub>16</sub>    | A <sub>16</sub>    |                 |                 | A16 🗖             | 2 3 <sup>.</sup>  | XX/PGM-                |                 |                    | XX/PGM          | A <sub>18</sub> | A <sub>18</sub>    |
| A <sub>15</sub> | A <sub>15</sub>    | A <sub>15</sub>    | A <sub>15</sub> | V <sub>PP</sub> | A <sub>15</sub> 🗖 | 3 30              | о⊨хх ——                | V <sub>cc</sub> | V <sub>cc</sub>    | A <sub>17</sub> | A <sub>17</sub> | A <sub>17</sub>    |
| A <sub>12</sub> | A <sub>12</sub>    | A <sub>12</sub>    | A <sub>12</sub> | A <sub>12</sub> | A <sub>12</sub> 🗖 | 4 29              | Þ A <sub>14</sub>      | A <sub>14</sub> | A <sub>14</sub>    | A <sub>14</sub> | A <sub>14</sub> | A <sub>14</sub>    |
| A7              | A <sub>7</sub>     | A7                 | A7              | A7              | A7 C              | 5 28              | A13                    | A <sub>13</sub> | A <sub>13</sub>    | A <sub>13</sub> | A <sub>13</sub> | A <sub>13</sub>    |
| A <sub>6</sub>  | A <sub>6</sub>     | A <sub>6</sub>     | A <sub>6</sub>  | A <sub>6</sub>  | A <sub>6</sub> 🗖  | 6 27              | ′þ∧s                   | A <sub>8</sub>  | A <sub>8</sub>     | A <sub>8</sub>  | A <sub>8</sub>  | A <sub>8</sub>     |
| A <sub>5</sub>  | A <sub>5</sub>     | A <sub>5</sub>     | A <sub>5</sub>  | A <sub>5</sub>  | A₅ ⊏              | 7 26              | ; þ a,                 | A <sub>9</sub>  | A <sub>9</sub>     | A <sub>9</sub>  | A <sub>9</sub>  | A <sub>9</sub>     |
| A4              | A <sub>4</sub>     | A4                 | A4              | A4              | A₄ □              | 8 ( ) 25          | i [] Α <sub>11</sub>   | A <sub>11</sub> | A <sub>11</sub>    | A <sub>11</sub> | A <sub>11</sub> | A <sub>11</sub>    |
| A <sub>3</sub>  | A <sub>3</sub>     | A <sub>3</sub>     | A3              | A3              | A₃ ⊏              | 9 24              |                        | OE              | OE/V <sub>PP</sub> | OE              | OE              | OE/V <sub>PP</sub> |
| A <sub>2</sub>  | A <sub>2</sub>     | A <sub>2</sub>     | A2              | A <sub>2</sub>  | A₂ □              | 10 23             | A 10                   | A <sub>10</sub> | A <sub>10</sub>    | A <sub>10</sub> | A <sub>10</sub> | A <sub>10</sub>    |
| A <sub>1</sub>  | A <sub>1</sub>     | A1                 | A <sub>1</sub>  | A1              | A1 C              | 11 22             | ≥   = CE               | CE/PGM          | CE/PGM             | CE              | CE/PGM          | CE/PGM             |
| A <sub>0</sub>  | A <sub>0</sub>     | A <sub>0</sub>     | Ao              | A <sub>0</sub>  | A₀ ⊏              | 12 2 <sup>.</sup> | iþo,                   | 07              | 07                 | 07              | 07              | 07                 |
| O <sub>0</sub>  | 00                 | O <sub>0</sub>     | 00              | O <sub>0</sub>  | % c               | 13 20             | p∣p₀                   | <b>O</b> 6      | 0 <sub>6</sub>     | 0 <sub>6</sub>  | 0 <sub>6</sub>  | 0 <sub>6</sub>     |
| 01              | 01                 | 01                 | 01              | 01              | º1 C              | 14 19             | <b>þo₅</b>             | 0 <sub>5</sub>  | •O <sub>5</sub>    | 0 <sub>5</sub>  | 0 <sub>5</sub>  | 0 <sub>5</sub>     |
| 02              | 02                 | 02                 | 02              | 02              | 0 <sub>2</sub> 🗆  | 15 18             | ¦⊨o₄                   | 0 <sub>4</sub>  | <b>O</b> 4         | 0 <sub>4</sub>  | 0 <sub>4</sub>  | O <sub>4</sub>     |
| GND             | GND                | GND                | GND             | GND             |                   | 16 17             | ' <b>⊨o</b> ₃          | <b>O</b> 3      | 0 <sub>3</sub>     | 0 <sub>3</sub>  | 0 <sub>3</sub>  | 03                 |

US-

NOTE: 9. Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C010L pins.

#### PIN NAMES

| A <sub>0</sub> -A <sub>16</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| O <sub>0</sub> –O <sub>7</sub>  | Outputs                  |
| PGM                             | Program                  |
| XX                              | Don't Care (During Read) |

## LCC PIN CONFIGURATION



# **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T\_A = 25  $\pm$  5°C, V\_{CC} = 6.0V  $\pm$  0.25V, V\_{PP} = 12.75  $\pm$  0.25V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                               | I <sub>LI</sub> | -10  | 10                   | μA   |
| $V_{PP}$ Supply Current During<br>Programming Pulse ( $\overline{CE} = \overline{PGM} = V_{IL}$ ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current  | I <sub>CC</sub> |      | 50                   | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 2.1 mA)                                    | V <sub>OL</sub> |      | 0.4                  | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -400 μA)                                  | V <sub>OH</sub> | 3.5  |                      | v    |

NOTES: 10. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
11. V<sub>PP</sub> must not be greater than 14 volts including overshoot During CE = PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.75 volts or vice-versa.
12. During power up the PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

# AC CHARACTERISTICS (T\_A = 25 $\pm$ 5°C, V\_{CC} = 6.0V $\pm$ 0.25V, V\_{PP} = 12.75 $\pm$ 0.25V)

| PARAMETER                                | SYMBOLS                           | MIN | ТҮР | MAX | UNIT |
|--|-----------------------------------|-----|-----|-----|------|
| Address Setup Time                       | t <sub>AS</sub>                   | 2   |     |     | μs   |
| Output Enable Setup Time                 | t <sub>OES</sub>                  | 2   |     |     | μs   |
| Data Setup Time                          | t <sub>os</sub>                   | 2   |     |     | μs   |
| Address Hold Time                        | t <sub>AH</sub>                   | 0   |     |     | μs   |
| Data Hold Time                           | t <sub>он</sub>                   | 2   |     |     | μs   |
| Chip Disable to Output Float Delay       | t <sub>DF</sub>                   | 0   |     | 55  | ns   |
| Data Valid From Output Enable            | t <sub>OE</sub>                   |     |     | 55  | ns   |
| V <sub>PP</sub> Setup Time/CE Setup Time | t <sub>VS</sub> /t <sub>CES</sub> | 2   |     |     | μs   |
| PGM Pulse Width                          | t <sub>PW</sub>                   | 0.1 |     | 4   | ms   |

#### **PROGRAMMING WAVEFORM**





#### **PROGRAMMING/ERASURE/PROGRAMMERS**

Refer to Section 5.

# **ORDERING INFORMATION**

| PART NUMBER      | SPEED | PACKAGE                  | PACKAGE         | OPERATIN<br>RANGE | G               | WSI<br>MANUFACTURING |
|------------------|-------|--------------------------|-----------------|-------------------|-----------------|----------------------|
|                  | (115) | ITFE                     | DRAWING         | TEMPERATURE       | V <sub>cc</sub> | PROCEDURE            |
| WS27C010L-10D/5  | 100   | 32 Pin CERDIP, 0.6"      | D4              | Comm'l            | ±5%             | Standard             |
| WS27C010L-10L/5  | 100   | 32 Pin CLDCC             | L3              | Comm'l            | ±5%             | Standard             |
| WS27C010L-12C    | 120   | 32 Pad CLLCC             | C2              | Comm'l            | ±10%            | Standard             |
| WS27C010L-12CMB* | 120   | 32 Pad CLLCC             | C2              | Military          | ±10%            | MIL-STD-883C         |
| WS27C010L-12D    | 120   | 32 Pin CERDIP, 0.6"      | D4              | Comm'l            | ±10%            | Standard             |
| WS27C010L-12DI   | 120   | 32 Pin CERDIP, 0.6"      | D4              | Industrial        | <u>+</u> 10%    | Standard             |
| WS27C010L-12DMB* | 120   | 32 Pin CERDIP, 0.6"      | D4              | Military          | ±10%            | MIL-STD-883C         |
| WS27C010L-12J    | 120   | 32 Pin PLDCC             | J4              | Comm'l            | ±10%            | Standard             |
| WS27C010L-12L    | 120   | 32 Pin CLDCC             | L3              | Comm'l            | ±10%            | Standard             |
| WS27C010L-12P    | 120   | 32 Pin Plastic Dip, 0.6" | P5              | Comm'l            | ±10%            | Standard             |
| WS27C010L-13CMB* | 130   | 32 Pad CLLCC             | C2              | Military          | <u>+</u> 10%    | MIL-STD-883C         |
| WS27C010L-13DMB* | 130   | 32 Pin CERDIP, 0.6"      | D4              | Military          | ±10%            | MIL-STD-883C         |
| WS27C010L-15CI   | 150   | 32 Pad CLLCC             | C2              | Industrial        | ±10%            | Standard             |
| WS27C010L-15CMB  | 150   | 32 Pad CLLCC             | C2              | Military          | ±10%            | MIL-STD-883C         |
| WS27C010L-15D    | 150   | 32 Pin CERDIP, 0.6"      | D4              | Comm'l            | ±10%            | Standard             |
| WS27C010L-15DI   | 150   | 32 Pin CERDIP, 0.6"      | D4              | Industrial        | ±10%            | Standard             |
| WS27C010L-15DMB  | 150   | 32 Pin CERDIP, 0.6"      | D4              | Military          | ±10%            | MIL-STD-883C         |
| WS27C010L-15J    | 150   | 32 Pin PLDCC             | J4              | Comm'l            | ±10%            | Standard             |
| WS27C010L-15LMB  | 150   | 32 Pin CLDCC             | L3              | Military          | <u>+</u> 10%    | MIL-STD-883C         |
| WS27C010L-15P    | 150   | 32 Pin Plastic Dip, 0.6" | P5              | Comm'l            | ±10%            | Standard             |
| WS27C010L-20C    | 200   | 32 Pad CLLCC             | C2              | Comm'l            | ±10%            | Standard             |
| WS27C010L-20CMB  | 200   | 32 Pad CLLCC             | C2              | Military          | <u>+</u> 10%    | MIL-STD-883C         |
| WS27C010L-20D    | 200   | 32 Pin CERDIP, 0.6"      | D4              | Comm'l            | ±10%            | Standard             |
| WS27C010L-20DMB  | 200   | 32 Pin CERDIP, 0.6"      | D4              | Military          | <u>+</u> 10%    | MIL-STD-883C         |
| WS27C010L-20J    | 200   | 32 Pin PLDCC             | J4 <sup>·</sup> | Comm'l            | <u>+</u> 10%    | Standard             |
| WS27C010L-20P    | 200   | 32 Pin Plastic Dip, 0.6" | P5              | Comm'l            | ±10%            | Standard             |

·US-

\*These products are Advance Information.

# WS57C010M



# WAFERSCALE INTEGRATION, INC.

# 1 Meg (128K × 8) EPROM MODULE

# **KEY FEATURES**

- High-Density 1024K-bit CMOS EPROM Module
- Utilizes Four WS57C256F High-Speed CMOS EPROMs
- Ultra-High Speed Access Time
   55 ns
- Simplified Upgrade Path From
  - 256K EPROM (32K × 8)
  - 512K EPROM (64K × 8)

- Fast Programming
  - 30 Seconds Typical
- EPI Processing
  - Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000 Volts
- JEDEC Standard Pin Configuration
  - 32 Pin Ceramic Side-Brazed Dip Package

# **GENERAL DESCRIPTION**

The WS57C010M is a high performance, 1,048,576-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 128 K-words of 8 bits each. The WS57C010M is constructed using four high-performance WS57C256F EPROMs in a 32-pin side-brazed multi-layer co-fired package. The WS57C256F is manufactured using WSI's advanced CMOS split-gate EPROM technology. The 55 ns access time of the WS57C010M enables it to operate in high performance systems.

High performance microprocessors such as the 80386 and 68020 require sub-70 ns memory access times to operate at or near full speed. The WS57C010M enables such systems to incorporate operating systems and/or applications software into EPROM. This in turn enhances system utility by freeing up valuable RAM space for data or other program store and eliminating disk accesses for the EPROM resident routines.

The WS57C010M pin configuration was established to enable memory upgrades from 256K and 512K EPROMs.  $V_{PP}$  is "don't care" and  $\overline{PGM}$  is held low during normal read operation.

The WS57C010M is part of a three product megabit EPROM module family. Other family members are the WS57C210M ( $64K \times 16$ ) and the WS27C240M ( $256K \times 16$ ).

## **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS57C010M-55 | WS57C010M-70 |
|---------------------------|--------------|--------------|
| Address Access Time (Max) | 55 ns        | 70 ns        |
| Chip Select Time (Max)    | 55 ns        | 70 ns        |
| Output Enable Time (Max)  | 35 ns        | 40 ns        |

## PIN NAMES

| A <sub>0</sub> -A <sub>16</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| O <sub>0</sub> -O <sub>7</sub>  | Outputs                  |
| PGM                             | Program Control          |
| XX                              | Don't Care (During Read) |

## **DIP PIN CONFIGURATIONS**

| WS57C010M       |                 |                 |    |             |    |                   |                 |                 |
|-----------------|-----------------|-----------------|----|-------------|----|-------------------|-----------------|-----------------|
| 27C512          | 27C256          |                 |    | $\neg \neg$ |    |                   | 27C256          | 27C512          |
|                 |                 | V <sub>PP</sub> | 1  |             | 32 | □ v <sub>cc</sub> |                 |                 |
|                 |                 | A <sub>16</sub> | 2  |             | 31 | D PGM             |                 |                 |
| A <sub>15</sub> | V <sub>PP</sub> | A15 🗖           | 3  | $\bigcap$   | 30 | □ ××              | Vcc             | Vcc             |
| A <sub>12</sub> | A <sub>12</sub> | A <sub>12</sub> | 4  |             | 29 | A14               | A14             | A14             |
| A <sub>7</sub>  | A <sub>7</sub>  |                 | 5  |             | 28 | A13               | A <sub>13</sub> | A <sub>13</sub> |
| A <sub>6</sub>  | A <sub>6</sub>  | A6 🗖            | 6  | $\bigcirc$  | 27 | 🗖 A <sub>8</sub>  | A <sub>8</sub>  | A <sub>8</sub>  |
| $A_5$           | A <sub>5</sub>  | A5 🗖            | 7  |             | 26 | □ A <sub>9</sub>  | A <sub>9</sub>  | A <sub>9</sub>  |
| A <sub>4</sub>  | A4              | A               | 8  |             | 25 | A11               | A <sub>11</sub> | A <sub>11</sub> |
| A <sub>3</sub>  | A <sub>3</sub>  | A3 🗖            | 9  |             | 24 |                   | ŌĒ              | OE/VPP          |
| A <sub>2</sub>  | A <sub>2</sub>  | A2 🗖            | 10 |             | 23 | A 10              | A <sub>10</sub> | A <sub>10</sub> |
| Α1              | A1              | A1 🗖            | 11 | $\bigcap$   | 22 | □ ॡ               | CE              | CE              |
| A <sub>0</sub>  | A <sub>0</sub>  | A 🗖             | 12 |             | 21 | 07                | 07              | 07              |
| <b>O</b> 0      | 00              | ⁰ ⊏             | 13 |             | 20 | D 06              | 06              | 06              |
| <b>O</b> 1      | 01              | 01 🗖            | 14 | $\bigcirc$  | 19 | □ 0₅              | 0 <sub>5</sub>  | O₅              |
| 02              | 0 <sub>2</sub>  | 0² 🗖            | 15 |             | 18 | □ 0₄              | 0 <sub>4</sub>  | O₄              |
| GND             | GND             |                 | 16 |             | 17 | □ o₃              | 03              | 03              |

NOTE: Compatible EPROM pin configurations are shown in the blocks adjacent to the WS57C010M pins.

#### **MODE SELECTION**

| PINS            | PGM             | CE              | ŌĒ              | V <sub>PP</sub> | v <sub>cc</sub> | OUTPUTS          |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|
| Read            | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | х               | V <sub>CC</sub> | D <sub>OUT</sub> |
| Output Disable  | V <sub>IL</sub> | Х               | V <sub>IH</sub> | Х               | V <sub>CC</sub> | High Z           |
| Standby         | V <sub>IL</sub> | V <sub>IH</sub> | Х               | х               | V <sub>CC</sub> | High Z           |
| Program         | VIL             | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>PP</sub> | V <sub>CC</sub> | D <sub>IN</sub>  |
| Program Verify  | V <sub>IH</sub> | Х               | V <sub>IL</sub> | V <sub>PP</sub> | V <sub>CC</sub> | D <sub>OUT</sub> |
| Program Inhibit | V <sub>IH</sub> | V <sub>IH</sub> | V <sub>IH</sub> | V <sub>PP</sub> | V <sub>CC</sub> | High Z           |

NOTE: X can be either  $V_{IL}$  or  $V_{IH}$ .

# FUNCTIONAL BLOCK DIAGRAM



# **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature –65°C to +125°C          |
|--|
| Voltages on Any Pin with                     |
| Respect to Ground0.6V to +7V                 |
| $V_{PP}$ with Respect to Ground+0.6V to +14V |
| V <sub>CC</sub> Supply Voltage with          |
| Respect to Ground0.6V to +7V                 |
| ESD Protection>2000V                         |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

#### **OPERATING RANGE**

| RANGE    | TEMPERATURE    | V <sub>cc</sub>  |
|----------|----------------|------------------|
| Comm'l   | 0° to +70°C    | +5V ± 5%         |
| Military | -55° to +125°C | +5V <u>+</u> 10% |

# **READ OPERATION**

DC CHARACTERISTICS Over Operating Range (See Above)

| SYMBOL                 | PARAMETER                       | CONDITIONS                               | MIN  | MAX                | UNITS |
|------------------------|---------------------------------|--|------|--------------------|-------|
| I <sub>LI</sub>        | Input Load Current              | $V_{IN} = 5.5V$                          |      | 10                 | μA    |
| I <sub>LO</sub>        | Output Leakage Current          | $V_{OUT} = 5.5V$                         |      | 10                 | μA    |
| I <sub>PP1</sub>       | V <sub>PP</sub> Load Current    | V <sub>PP</sub> ≤ V <sub>CC</sub>        |      | 10                 | μA    |
| I <sub>SB</sub> (TTL)  | V <sub>CC</sub> Current Standby | $\overline{CE} = V_{IH}$                 |      | 20                 | mA    |
| I <sub>SB</sub> (CMOS) | V <sub>CC</sub> Current Standby | $\overline{CE} = V_{IH}$                 |      | 5                  | mA    |
| I <sub>CC</sub> (TTL)  | V <sub>CC</sub> Current Active  | $\overline{CE} = \overline{OE} = V_{IL}$ |      | 200                | mA    |
| V <sub>IL</sub>        | Input Low Voltage               |  | -0.1 | +0.8               | V     |
| V <sub>IH</sub>        | Input High Voltage              |  | 2.0  | V <sub>CC</sub> +1 | V     |
| V <sub>OL</sub>        | Output Low Voltage              | I <sub>OL</sub> = 16 mA                  |      | 0.4                | V     |
| V <sub>OH</sub>        | Output High Voltage             | $I_{OH} = -4 \text{ mA}$                 | 2.4  |                    | V     |
| V <sub>PP</sub>        | V <sub>PP</sub> Read Voltage    |  | -0.1 | V <sub>CC</sub> +1 | V     |

#### AC CHARACTERISTICS Over Operating Range (See Above)

|                                |  | TEST                                     | 57C010M-55 |     | 57C010M-70 |     |       |
|--------------------------------|--|--|------------|-----|------------|-----|-------|
| SYMBOL                         | CHARACTERISTICS  | CONDITIONS                               | MIN        | MAX | MIN        | MAX | UNITS |
| t <sub>ACC</sub>               | Address to Output Delay  | $\overline{CE} = \overline{OE} = V_{IL}$ |            | 55  |            | 70  | ns    |
| t <sub>CE</sub>                | CE to Output Delay   | $\overline{OE} = V_{IL}$                 |            | 55  |            | 70  | ns    |
| t <sub>OE</sub>                | OE to Output Delay   | $\overline{CE} = V_{IL}$                 |            | 35  |            | 40  | ns    |
| t <sub>DF</sub> <sup>(1)</sup> | OE High to Output Float  | $\overline{CE} = V_{IL}$                 | 0          | 35  | 0          | 40  | ns    |
| t <sub>он</sub>                | Output Hold from<br>Addresses CE or OE<br>Whichever Occurred First | $\overline{CE} = \overline{OE} = V_{IL}$ | 0          |     | 0          |     | ns    |

NOTE: 1. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven-see timing diagram.



#### AC READ TIMING DIAGRAM



#### NOTES:

2. This parameter is only sampled and is not 100% tested.

3.  $\overline{OE}$  may be delayed up to  $t_{CE}-t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ 

# CAPACITANCE

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(2,4)</sup> | МАХ | UNITS |
|------------------|-----------------------------|----------------|----------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 20                   | 30  | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 24                   | 32  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 54                   | 75  | pF    |

·WFi

NOTE: 4. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages, f = 1 MHz.

# AC TESTING INPUT/OUTPUT WAVEFORM







# **PROGRAMMING INFORMATION**<sup>(5,6,7)</sup>

**DC CHARACTERISTICS** ( $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 5.5V \pm 5^{\circ}$ ,  $V_{PP} = 12.5 \pm 0.5V$ )

| PARAMETER   | SYMBOLS           | MIN  | МАХ                  | UNIT |
|---|-------------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                               | I <sub>LI</sub>   | -10  | 10                   | μA   |
| $V_{PP}$ Supply Current During<br>Programming Pulse ( $\overline{CE} = \overline{PGM} = V_{IL}$ ) | I <sub>PP</sub>   |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current  | I <sub>CC</sub>   |      | 30                   | mA   |
| Input Low Level   | V <sub>IL</sub>   | -0.1 | 0.8                  | V    |
| Input High Level  | , V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)                                     | V <sub>OL</sub>   |      | 0.45                 | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)                                    | V <sub>OH</sub>   | 2.4  |                      | v    |

NOTES: 5. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
6. V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE = PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.5 volts or vice-versa.
7. During power up the PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

# AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.5V $\pm$ 5%, V<sub>PP</sub> = 12.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS          | MIN | TYP | MAX | UNIT |
|------------------------------------|------------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub>  | 2   |     |     | μs   |
| Chip Enable Setup Time             | t <sub>CES</sub> | 2   |     |     | μs   |
| Output Enable Setup Time           | t <sub>OES</sub> | 2   |     |     | μs   |
| Data Setup Time                    | t <sub>os</sub>  | 2   |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub>  | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>OH</sub>  | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub>  | 0   |     | 130 | ns   |
| Data Valid From Output Enable      | t <sub>OE</sub>  |     |     | 130 | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub>  | 2   |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub>  | 0.1 | 0.2 | 4   | ms   |

NOTE: Single shot programming algorithms should use a single 4 ms pulse.

## PROGRAMMING WAVEFORM







WAFERSCALE INTEGRATION, INC.

# 1 Meg (128K × 8) CMOS EPROM

## **KEY FEATURES**

# High Performance 55 ns

- Simplified Upgrade Path

   V<sub>PP</sub> and PGM Are "Don't Care" During Normal Read Operation
  - Expandable to 8M Bits
- Pin Compatible with WS27C010L

- EPI Processing
  - Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000 Volts
- JEDEC Standard Pin Configuration
   32 Pin Dip Package

## **GENERAL DESCRIPTION**

The WS27C010F is a high performance, 1,048,576-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 128 K-words of 8 bits each. The 55 ns access time of the WS27C010F enables it to operate in high performance systems. The "Don't Care" feature during read operations enables memory expansions up to 8M bits with no printed circuit board changes.

High performance microprocessors such as the 80386 and 68020 require 55 ns memory access times to operate at or near full speed. The WS27C010F enables such systems to incorporate operating systems and/or applications software into EPROM. This enhances system utility by freeing up valuable RAM space for data or other program store and eliminating disk accesses for the EPROM resident routines.

The WS27C010F pin configuration was established to enable memory upgrades to 8M bits without hardware changes to the printed circuit board. Pins 1 and 31 are "don't care" during normal read operation. This enables higher order addresses to be connected to these pins (see DIP Pin Configurations). When higher density memories are required, the printed circuit board is ready to accept the higher density device with no hardware changes.

The WS27C010F is part of an eight product megabit EPROM family. Byte-wide family members ( $128K \times 8$ ) are the WS27C010L, WS27C010F (described herein) and WS57C010F as the high-speed version. Word-wide ( $64K \times 16$ ) family members are the WS27C210L, WS27C210F and the high-speed WS57C210F. The WS57C010M and WS57C210M are high speed, high bus drive EPROM modules.

The WS27C010F is manufactured using WSI's advanced CMOS technology.

| PARAMETER                 | WS27C010F-55 | WS27C010F-70 | WS27C010F-90 | WS27C010F-10 |
|---------------------------|--------------|--------------|--------------|--------------|
| Address Access Time (Max) | 55 ns        | 70 ns        | 90 ns        | 100 ns       |
| Chip Select Time (Max)    | 55 ns        | 70 ns        | 90 ns        | 100 ns       |
| Output Enable Time (Max)  | 25 ns        | 25 ns        | 30 ns        | 30 ns        |

#### **PRODUCT SELECTION GUIDE**

#### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65°C to +125                  | °C |
|--|----|
| Voltage on Any Pin with                          |    |
| Respect to Ground0.6V to +                       | 7V |
| V <sub>PP</sub> with Respect to Ground0.6V to +1 | 4V |
| V <sub>CC</sub> Supply Voltage with              |    |
| Respect to Ground0.6V to +                       | 7V |
| ESD Protection>200                               | 0V |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**NOTICE:** Specifications contained within the following tables are subject to change.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE    | V <sub>cc</sub> |
|------------|----------------|-----------------|
| Comm'l     | 0° to +70°C    | +5V ± 5%        |
| Industrial | -40° to +85°C  | +5V ± 10%       |
| Military   | -55° to +125°C | +5V ± 10%       |

#### **READ OPERATION**

**DC CHARACTERISTICS**  $0^{\circ}C \le T_A \le +70^{\circ}C$ ;  $V_{CC}$  (Comm'l/Military) =  $+5V \pm 10\%$ .

| 0////201                       |                                 |  | LIMITS |                    |       |  |  |
|--------------------------------|---------------------------------|--|--------|--------------------|-------|--|--|
| SYMBOL                         | PARAMETER                       | CONDITIONS                               | MIN    | MAX                | UNITS |  |  |
| ILI                            | Input Load Current              | $V_{IN} = 5.5V$                          |        | 10                 | μA    |  |  |
| ILO                            | Output Leakage Current          | $V_{OUT} = 5.5V$                         |        | 10                 | μA    |  |  |
| I <sub>PP</sub> <sup>(1)</sup> | V <sub>PP</sub> Load Current    | V <sub>PP</sub> ≤ V <sub>CC</sub>        |        | 10                 | μA    |  |  |
| I <sub>SB</sub> TTL            | V <sub>CC</sub> Current Standby | CE = V <sub>IH</sub>                     |        | 2                  | mA    |  |  |
| I <sub>SB</sub> CMOS           | V <sub>CC</sub> Current Standby | CE = V <sub>IH</sub>                     |        | 500                | μA    |  |  |
| I <sub>CC</sub> <sup>(1)</sup> | V <sub>CC</sub> Current Active  | $\overline{CE} = \overline{OE} = V_{IL}$ |        | 40 <sup>(3)</sup>  | mA    |  |  |
| V <sub>IL</sub>                | Input Low Voltage               |  | -0.1   | +0.8               | V     |  |  |
| VIH                            | Input High Voltage              |  | 2.0    | V <sub>CC</sub> +1 | V     |  |  |
| V <sub>OL</sub>                | Output Low Voltage              | $I_{OL} = 2.1 \text{ mA}$                |        | 0.4                | V     |  |  |
| V <sub>OH</sub>                | Output High Voltage             | I <sub>OH</sub> = -400 μA                | 2.4    |                    | V     |  |  |
| V <sub>PP</sub> <sup>(1)</sup> | V <sub>PP</sub> Read Voltage    | $V_{CC} = 5.0V \pm 0.25$                 | -0.1   | V <sub>CC</sub> +1 | V     |  |  |

## AC CHARACTERISTICS $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$

|                  |  | TEST                                     | -55 |     | -70 |     | -90 |     | -10 |     |       |
|------------------|--|--|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| SYMBOL           | CHARACTERISTICS  | CONDITIONS                               | MIN | МАХ | MIN | МАХ | MIN | МАХ | MIN | МАХ | UNITS |
| t <sub>ACC</sub> | Address to Output Delay  | $\overline{CE} = \overline{OE} = V_{IL}$ |     | 55  |     | 70  |     | 90  |     | 100 |       |
| t <sub>CE</sub>  | CE to Output Delay   | $\overline{OE} = V_{IL}$                 |     | 55  |     | 70  |     | 90  |     | 100 |       |
| t <sub>OE</sub>  | OE to Output Delay   | $\overline{CE} = V_{IL}$                 |     | 25  |     | 25  |     | 30  |     | 30  | ns    |
| $t_{DF}^{(2)}$   | OE High to Output Float  | $\overline{CE} = V_{IL}$                 | 0   | 25  | 0   | 25  | 0   | 30  | 0   | 30  |       |
| t <sub>он</sub>  | Output Hold From<br>Addresses CE or OE<br>Whichever Occurred First | $\overline{CE} = \overline{OE} = V_{IL}$ | 0   |     | 0   |     | 0   |     | 0   |     |       |

NOTES:

V<sub>PP</sub> should be at a TTL level except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>. The maximum current value is with Outputs O<sub>0</sub> to O<sub>7</sub> unloaded.

2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.

3. Add 2 mA/MHz for A.C. power component.

us:

# AC READ TIMING DIAGRAM



# CAPACITANCE<sup>(4)</sup> T<sub>A</sub> = 25°C, f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS             | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|------------------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $\sim V_{\rm IN} = 0V$ | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$         | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$          | 18                 | 25  | pF    |

·W*s*i

NOTES:

4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages. 6.  $\overline{OE}$  may be delayed up to  $t_{CE}-t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ .

# A.C. TESTING INPUT/OUTPUT WAVEFORM



# A.C. TESTING LOAD CIRCUIT



#### **DIP PIN CONFIGURATIONS**

| 8 Mbit          | 4 Mbit             | 2 Mbit             | 27512           | 27256           |                    | WS27C010F |                   | 27256           | 27512              | 2 Mbit          | 4 Mbit          | 8 Mbit             |
|-----------------|--------------------|--------------------|-----------------|-----------------|--------------------|-----------|-------------------|-----------------|--------------------|-----------------|-----------------|--------------------|
| A <sub>19</sub> | XX/V <sub>PP</sub> | XX/V <sub>PP</sub> |                 |                 | XX/V <sub>PP</sub> | 1 32      | □ v <sub>cc</sub> |                 |                    | V <sub>CC</sub> | Vcc             | Vcc                |
| A <sub>16</sub> | A <sub>16</sub>    | A <sub>16</sub>    |                 |                 | A16                | 2 31      |                   |                 |                    | XX/PGM          | A <sub>18</sub> | A <sub>18</sub>    |
| A <sub>15</sub> | A <sub>15</sub>    | A <sub>15</sub>    | A <sub>15</sub> | VPP             | A <sub>15</sub>    | 3 30      | ⊨xx               | Vcc             | Vcc                | A <sub>17</sub> | A <sub>17</sub> | A <sub>17</sub>    |
| A <sub>12</sub> | A <sub>12</sub>    | A <sub>12</sub>    | A <sub>12</sub> | A <sub>12</sub> | A <sub>12</sub>    | 4 29      | D A14             | A <sub>14</sub> | A <sub>14</sub>    | A <sub>14</sub> | A <sub>14</sub> | A <sub>14</sub>    |
| A7              | A7                 | A7                 | A7              | A7              | A7 🗖               | 5 28      | P A <sub>13</sub> | A <sub>13</sub> | A <sub>13</sub>    | A <sub>13</sub> | A <sub>13</sub> | A <sub>13</sub>    |
| A <sub>6</sub>  | A <sub>6</sub>     | A <sub>6</sub>     | A <sub>6</sub>  | A <sub>6</sub>  | A <sub>6</sub>     | 6 27      | □ A <sub>8</sub>  | A <sub>8</sub>  | A <sub>8</sub>     | A <sub>8</sub>  | A8              | A <sub>8</sub>     |
| A5              | A5                 | A <sub>5</sub>     | A5              | A5              | A5 🗖               | 7 26      | Þ 🗛               | A <sub>9</sub>  | A <sub>9</sub>     | A <sub>9</sub>  | A9              | A <sub>9</sub>     |
| A4              | A4                 | A4                 | A4              | A4              | A4 C               | 8 ( ) 25  | □ A <sub>11</sub> | A <sub>11</sub> | A <sub>11</sub>    | A <sub>11</sub> | A <sub>11</sub> | A <sub>11</sub>    |
| A3              | A3                 | A3                 | A3              | A3              | A <sub>3</sub>     | 9 💛 24    |                   | OE              | OE/V <sub>PP</sub> | ŌĒ              | ŌĒ              | OE/V <sub>PP</sub> |
| A2              | A2                 | A <sub>2</sub>     | A2              | A2              | A <sub>2</sub>     | 10 23     | □ A <sub>10</sub> | A <sub>10</sub> | A <sub>10</sub>    | A <sub>10</sub> | A <sub>10</sub> | A <sub>10</sub>    |
| A1              | A <sub>1</sub>     | A <sub>1</sub>     | A <sub>1</sub>  | A1              | A1 C               | 11 22     |                   | ĈE              | CE                 | ĈĒ              | CE              | ĈĒ                 |
| Ao              | A <sub>0</sub>     | A <sub>0</sub>     | A <sub>0</sub>  | A <sub>0</sub>  | A <sub>0</sub> 🗖   | 12 21     | þo,               | 07              | 07                 | 07              | 07              | 07                 |
| 00              | 0 <sub>0</sub>     | 0 <sub>0</sub>     | 0 <sub>0</sub>  | 00              |                    | 13 20     | <b>□0</b> 6       | 0 <sub>6</sub>  | 06                 | 06              | 0 <sub>6</sub>  | 0 <sub>6</sub>     |
| 01              | 01                 | 01                 | 01              | 01              | 0 <sub>1</sub> 🗆   | 14 19     | □ o₅              | 05              | 05                 | 05              | 0 <sub>5</sub>  | 0 <sub>5</sub>     |
| 02              | 02                 | 0 <sub>2</sub>     | 02              | 02              | O2 [               | 15 18     | þo₄               | 04              | 04                 | 04              | 04              | 04                 |
| GND             | GND                | GND                | GND             | GND             | GND 🗆              | 16 17     | □ 0 <sub>3</sub>  | 0 <sub>3</sub>  | 03                 | 0 <sub>3</sub>  | 0 <sub>3</sub>  | 0 <sub>3</sub>     |

·WSi-

NOTE: Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C010F pins.

# PIN NAMES

| A <sub>0</sub> -A <sub>16</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| O <sub>0</sub> -O <sub>7</sub>  | Outputs                  |
| PGM                             | Program                  |
| XX                              | Don't Care (During Read) |





WAFERSCALE INTEGRATION, INC.

# 1 Meg (64K × 16) CMOS EPROM

**KEY FEATURES** 

- Ultra-High Performance — 100 ns
- Simplified Upgrade Path
  - V<sub>PP</sub> and PGM Are "Don't Care" During Normal Read Operation
  - Expandable to 8M Bits

#### EPI Processing

- Latch-Up Immunity to 200 mA
- ESD Protection Exceeds 2000 Volts
- JEDEC Standard Pin Configuration
  - 40 Pin Dip Package
  - 44 Pin Chip Carrier

# **GENERAL DESCRIPTION**

The WS27C210L is an ultra-high performance, 1,048,576-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 64 K-words of 16 bits each. The 100 ns access time of the WS27C210L enables it to operate in high performance systems. The "Don't Care" feature during read operations enables memory expansions up to 8M bits with no printed circuit board changes.

High performance microprocessors such as the 80386 and 68020 require sub-120 ns memory access times to operate at or near full speed. The WS27C210L enables such systems to incorporate operating systems and/or applications software into EPROM. This in turn enhances system utility by freeing up valuable RAM space for data or other program store and eliminating disk accesses for the EPROM resident routines.

The WS27C210L pin configuration was established to allow memory upgrades to 8M bits without hardware changes to the printed circuit board. Pins 1 and 39 are "don't care" during normal read operation. This enables higher order addresses to be connected to these pins. When higher density memories are required, the printed circuit board is ready to accept the higher density device with no hardware changes.

The WS27C210L is part of a high density EPROM family which spans densities from 64K to 4 Meg.

The WS27C210L is manufactured using WSI's advanced CMOS technology.

#### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | 27C210L-10 | 27C210L-12 | 27C210L-15 | 27C210L-20 |
|---------------------------|------------|------------|------------|------------|
| Address Access Time (Max) | 100 ns     | 120 ns     | 150 ns     | 200 ns     |
| Chip Select Time (Max)    | 100 ns     | 120 ns     | 150 ns     | 200 ns     |
| Output Enable Time (Max)  | 30 ns      | 35 ns      | 40 ns      | 40 ns      |

#### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65°C to +125°C                                      |
|--|
| Voltages on Any Pin with   |
| Respect to Ground0.6V to +7V   |
| $V_{\text{PP}}$ with Respect to Ground $\ldots \ldots -0.6V$ to $+14V$ |
| V <sub>CC</sub> Supply Voltage with                                    |
| Respect to Ground0.6V to +7V   |
| ESD Protection   |
|  |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE     | V <sub>cc</sub> | TOLERANCE   |
|------------|-----------------|-----------------|-------------|
| Commercial | 0°C to +70°C    | +5V             | ±5% or ±10% |
| Military   | -55°C to +125°C | +5V             | ±10%        |

# **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                          | PARAMETER                              | TEST CONE                       | DITIONS   | MIN                  | MAX             | UNITS |
|---------------------------------|--|---------------------------------|-----------|----------------------|-----------------|-------|
| V <sub>IL</sub>                 | Input Low Level                        |                                 |           | -0.5                 | 0.8             | V     |
| V <sub>IH</sub>                 | Input High Level                       |                                 |           | 2.0                  | $V_{CC} + 1$    | V     |
| V <sub>OL</sub>                 | Output Low Voltage                     | $I_{OL} = 2.1 \text{ mA}$       |           |                      | 0.4             | V     |
| V <sub>OH</sub>                 | Output High Voltage                    | $I_{OH} = -400 \ \mu A$         |           | 3.5                  |                 | V     |
| I <sub>SB1</sub> <sup>(3)</sup> | V <sub>CC</sub> Standby Current (CMOS) | $\overline{CE} = V_{CC} \pm 0.$ | 3V        |                      | 100             | μA    |
| I <sub>SB2</sub>                | V <sub>CC</sub> Standby Current        | CE = V <sub>IH</sub>            |           |                      | 1               | mA    |
| 1 (1)                           | V Active Current                       |                                 | F = 5 MHz |                      | 60              | m۸    |
| ICC.                            | V <sub>CC</sub> Active Current         | $CE = OE = V_{IL}$              | F = 8 MHz |                      | 70              | mA    |
| IPP                             | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$               |           |                      | 100             | μA    |
| V <sub>PP</sub>                 | V <sub>PP</sub> Read Voltage           |                                 |           | V <sub>CC</sub> -0.4 | V <sub>cc</sub> | V     |
| I <sub>LI</sub>                 | Input Load Current                     | $V_{IN} = 5.5V \text{ or Gnd}$  |           | -1                   | 1               | μA    |
| ILO                             | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or}$     | Gnd       | -10                  | 10              | μA    |

#### AC READ CHARACTERISTICS Over Operating Range with V<sub>PP</sub> = V<sub>CC</sub>.

| SAMBOI                         |   | -   | 10  | -12 |     | -15 |     | -20 |     |       |
|--------------------------------|---|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| STWDUL                         | PANAWIETEN  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNITS |
| t <sub>ACC</sub>               | Address to Output<br>Delay  |     | 100 |     | 120 |     | 150 |     | 200 |       |
| t <sub>CE</sub>                | CE to Output Delay  |     | 100 |     | 120 |     | 150 |     | 200 |       |
| t <sub>OE</sub>                | OE to Output Delay  |     | 30  |     | 35  |     | 40  |     | 40  |       |
| t <sub>DF</sub> <sup>(2)</sup> | Output Disable to<br>Output Float                                       |     | 30  |     | 35  |     | 40  |     | 40  | ns    |
| t <sub>OH</sub> <sup>(2)</sup> | Output Hold From<br>Addresses, CE or<br>OE, Whichever<br>Occurred First | 0   |     | 0   |     | 0   |     | 0   |     |       |

#### NOTES:

The supply current is the sum of I<sub>CC</sub> and I<sub>PP</sub>. The maximum current value is with Outputs O<sub>0</sub> to O<sub>7</sub> unloaded.
 This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.

3. CMOS inputs:  $V_{IL}$  = GND ± 0.3V,  $V_{IH}$  =  $V_{CC}$  ± 0.3V.

us:

## AC READ TIMING DIAGRAM



#### NOTES:

- 4. This parameter is only sampled and is not 100% tested.
- 5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages. 6.  $\overline{OE}$  may be delayed up to  $t_{CE} t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$

# **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | МАХ | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

# A.C. TESTING INPUT/OUTPUT WAVEFORM



# A.C. TESTING LOAD CIRCUIT



US:

#### **DIP PIN CONFIGURATIONS**

| 8 Mbit             | 4 Mbit             | 2 Mbit             | 512K               | 57C257             | 57C65              |                      | WS27C210L | -               | 57C65            | 57C257          | 512K            | 2 Mbit          | 4 Mbit          | 8 Mbit          |
|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|----------------------|-----------|-----------------|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| A <sub>18</sub>    | XX/V <sub>PP</sub> |                      | 1 4       | v               | V <sub>cc</sub>  | v <sub>cc</sub> | Vcc             | v <sub>cc</sub> | v <sub>cc</sub> | v <sub>cc</sub> |
| CE/PGM             | CE/PGM             | CE                 | CE                 | CE                 | CE                 |                      | 2 3       |                 | XX/PGM           | XX/PGM          | XX/PGM          | XX/PGM          | A <sub>17</sub> | A <sub>17</sub> |
| 0 <sub>15</sub>    | 015                | 0 <sub>15</sub>    | 0 <sub>15</sub>    | 0 <sub>15</sub>    | 0 <sub>15</sub>    | 0₁₅ ⊏                | 3 3       | і 🗖 NC          | NC               | NC              | NC              | A <sub>16</sub> | A <sub>16</sub> | A <sub>16</sub> |
| 0 <sub>14</sub>    | 014                | 0 <sub>14</sub>    | 0 <sub>14</sub>    | 0 <sub>14</sub>    | 014                | O <sub>14</sub> [    | 4 3       | A15             | NC               | NC              | NC              | A <sub>15</sub> | A <sub>15</sub> | A <sub>15</sub> |
| 0 <sub>13</sub>    | 013                | 0 <sub>13</sub>    | 0 <sub>13</sub>    | 0 <sub>13</sub>    | 0 <sub>13</sub>    | O <sub>13</sub> [    | 5 3       | A14             | NC               | NC              | A <sub>14</sub> | A <sub>14</sub> | A <sub>14</sub> | A <sub>14</sub> |
| 0 <sub>12</sub>    | 012                | 0 <sub>12</sub>    | 0 <sub>12</sub>    | 0 <sub>12</sub>    | 0 <sub>12</sub>    | O <sub>12</sub> [    | 6 3       | A13             | NC               | A <sub>13</sub> |
| 0 <sub>11</sub>    | 011                | 0 <sub>11</sub>    | 011                | 0 <sub>11</sub>    | 011                | └──_o <sup>"</sup> ⊏ | 7 34      | A12             | NC               | A <sub>12</sub> |
| 0 <sub>10</sub>    | O <sub>10</sub>    | 0 <sub>10</sub> ⊏    | 8 3:      | Þ ∧,,           | A <sub>11</sub>  | A <sub>11</sub> | A <sub>11</sub> | A <sub>11</sub> | A <sub>11</sub> | A <sub>11</sub> |
| 09                 | 09                 | 09                 | 09                 | 0 <sub>9</sub>     | 09                 | └─── <b>⁰</b> ,      | 9 3       | P A10           | A <sub>10</sub>  | A <sub>10</sub> | A <sub>10</sub> | A <sub>10</sub> | A <sub>10</sub> | A <sub>10</sub> |
| 08                 | 08                 | 08                 | 08                 | 08                 | 0 <sub>8</sub>     | °₀ ⊏                 | 10 / 3    | ·þ₄,            | - A <sub>9</sub> | A <sub>9</sub>  | A <sub>9</sub>  | Α <sub>9</sub>  | A <sub>9</sub>  | A <sub>9</sub>  |
| GND                | GND                | GND                | GND                | GND                | GND                |                      | 11 / 3    |                 | GND              | GND             | GND             | GND             | GND             | GND             |
| 07                 | 07                 | 07                 | 07                 | 07                 | 07                 | └─── <b>०</b> , ⊏    | 12 2      | Þ ∧₀            | - A <sub>8</sub> | A <sub>8</sub>  | A <sub>8</sub>  | A <sub>8</sub>  | A <sub>8</sub>  | A <sub>8</sub>  |
| 0 <sub>6</sub>     | 06                 | 06                 | 0 <sub>6</sub>     | 0 <sub>6</sub>     | 0 <sub>6</sub>     |                      | 13 24     | ÞÞ∧,            | A7               | A7              | A7              | A7              | A <sub>7</sub>  | Α7              |
| 0 <sub>5</sub>     | 05                 | 0 <sub>5</sub>     | 05                 | 0 <sub>5</sub>     | 0 <sub>5</sub>     | 0₅ ⊏                 | 14 2      | ′₽ѧ             | A <sub>6</sub>   | A <sub>6</sub>  | A <sub>6</sub>  | А <sub>6</sub>  | A <sub>6</sub>  | A <sub>6</sub>  |
| 04                 | 04                 | 04                 | 04                 | 04                 | 0₄                 | 0₄ □                 | 15 20     | ; Þ ₄₅          | - A <sub>5</sub> | A5              | A5              | A <sub>5</sub>  | A <sub>5</sub>  | A <sub>5</sub>  |
| 03                 | 03                 | 03                 | 03                 | 0 <sub>3</sub>     | 03                 | └───O₃ ⊏             | 16 2      | •□ •₄           | - A <sub>4</sub> | A4              | A4              | A4              | A4              | A4              |
| 02                 | 02                 | 02                 | 02                 | 02                 | 02                 | 0₂ ⊏                 | 17 24     | A3              | A3               | A <sub>3</sub>  | A <sub>3</sub>  | A <sub>3</sub>  | A <sub>3</sub>  | Α3              |
| 01                 | 01                 | 01                 | 01                 | 01                 | 01                 | └───°₁ ⊏             | 18 2:     | Þ <b>A</b> ₂─── | A2               | A <sub>2</sub>  |
| 00                 | 00                 | O0                 | 00                 | 00                 | 00                 |                      | 19 2:     | °₽•₁            | A1               | A1              | A1              | A <sub>1</sub>  | A <sub>1</sub>  | A <sub>1</sub>  |
| OE/V <sub>PP</sub> | ŌĒ                 | ŌĒ                 | ŌĒ                 | ŌĒ                 | ŌĒ                 |                      | 20 2      | Þ ⊷             | A0               | Ao              | A <sub>0</sub>  | A <sub>0</sub>  | A <sub>0</sub>  | A <sub>0</sub>  |

·U/f

NOTE: Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C210L pins.

#### PIN NAMES

| A <sub>0</sub> -A <sub>15</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| O <sub>0</sub> -O <sub>15</sub> | Outputs                  |
| NC                              | No Connection            |
| XX                              | Don't Care (During Read) |
| PGM                             | Program                  |

# LCC PIN CONFIGURATION (TOP)



# **PROGRAMMING INFORMATION**

**DC CHARACTERISTICS** (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 6.2V  $\pm$  0.25V, V<sub>PP</sub> = 12.75  $\pm$  0.25V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                               | I <sub>LI</sub> | -10  | 10                   | μA   |
| $V_{PP}$ Supply Current During<br>Programming Pulse ( $\overline{CE} = \overline{PGM} = V_{IL}$ ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current  | I <sub>CC</sub> |      | 50                   | mA   |
| Input Low Level   | VIL             | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 2.1 mA)                                    | V <sub>OL</sub> |      | 0.4                  | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -400 μA)                                  | V <sub>OH</sub> | 3.5  |                      | v    |

NOTES: 7 V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
8 V<sub>PP</sub> must not be greater than 14 volts including overshoot During CE = PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.75 volts or vice-versa.
9. During power up the PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

# AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 6.2V $\pm$ 0.25V, V<sub>PP</sub> = 12.75 $\pm$ 0.25V)

| PARAMETER                                | SYMBOLS                           | MIN | ТҮР | MAX | UNIT |
|--|-----------------------------------|-----|-----|-----|------|
| Address Setup Time                       | t <sub>AS</sub>                   | 2   |     |     | μs   |
| Output Enable Setup Time                 | t <sub>OES</sub>                  | 2   |     |     | μs   |
| Data Setup Time                          | t <sub>OS</sub>                   | 2   |     |     | μs   |
| Address Hold Time                        | t <sub>AH</sub>                   | 0   |     |     | μs   |
| Data Hold Time                           | t <sub>OH</sub>                   | 2   |     |     | μs   |
| Chip Disable to Output Float Delay       | t <sub>DF</sub>                   | 0   |     | 55  | ns   |
| Data Valid From Output Enable            | t <sub>OE</sub>                   |     |     | 55  | ns   |
| V <sub>PP</sub> Setup Time/CE Setup Time | t <sub>VS</sub> /t <sub>CES</sub> | 2   |     |     | μs   |
| PGM Pulse Width                          | t <sub>PW</sub>                   | 0.1 |     | 4   | ms   |

## **PROGRAMMING WAVEFORM**





# **MODE SELECTION**

The modes of operation of the WS27C210L are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and on  $A_9$  for device signature.

| MODE        | PINS                         | CE              | ŌĒ              | PGM               | A <sub>9</sub>                 | A <sub>0</sub>  | V <sub>PP</sub> | V <sub>cc</sub> | OUTPUTS          |
|-------------|------------------------------|-----------------|-----------------|-------------------|--------------------------------|-----------------|-----------------|-----------------|------------------|
| Read        |                              | V <sub>IL</sub> | V <sub>IL</sub> | X <sup>(10)</sup> | X                              | X               | Х               | 5.0V            | D <sub>OUT</sub> |
| Output Disa | able                         | X               | V <sub>IH</sub> | Х                 | X                              | X               | X               | 5.0V            | High Z           |
| Standby     |                              | VIH             | Х               | Х                 | X                              | X               | X               | 5.0V            | High Z           |
| Programmi   | ng                           | V <sub>IL</sub> | V <sub>IH</sub> | VIL               | X                              | X               | V <sub>PP</sub> | 6.2V            | D <sub>IN</sub>  |
| Program Ve  | ərify                        | VIL             | V <sub>IL</sub> | V <sub>IH</sub>   | X                              | X               | V <sub>PP</sub> | 6.2V            | D <sub>OUT</sub> |
| Program In  | Program Inhibit              |                 | Х               | Х                 | X                              | X               | V <sub>PP</sub> | 6.2V            | High Z           |
| Signature   | Manufacturer <sup>(12)</sup> | VIL             | VIL             | Х                 | V <sub>H</sub> <sup>(11)</sup> | VIL             | X               | 5.0V            | 23 H             |
| Signature   | Device <sup>(12)</sup>       | VIL             | VIL             | х                 | V <sub>H</sub> <sup>(11)</sup> | V <sub>IH</sub> | X               | 5.0V            | C9 H             |

| Table 1. | Modes | Selection |
|----------|-------|-----------|
|----------|-------|-----------|

**NOTES:** 10. X can be  $V_{IL}$  or  $V_{IH}$  11.  $V_H = V_{PP}$  12.  $A_1 - A_8$ ,  $A_{10} - A_{15} = V_{IL}$ 

#### PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

#### **ORDERING INFORMATION**

| PART NUMBER      | SPEED PACKAGE I |                     | PACKAGE | OPERATIN<br>RANGE | WSI<br>MANUFACTURING |              |
|------------------|-----------------|---------------------|---------|-------------------|----------------------|--------------|
|                  | (110)           |                     | Diamina | TEMPERATURE       | V <sub>cc</sub>      | PROCEDURE    |
| WS27C210L-10D/5* | 100             | 40 Pin CERDIP, 0.6" | D3      | Comm'l            | ±5%                  | Standard     |
| WS27C210L-10J/5* | 100             | 44 Pin PLDCC        | J2      | Comm'l            | ±5%                  | Standard     |
| WS27C210L-12CMB* | 120             | 44 Pad CLLCC        | C3      | Military          | ±10%                 | MIL-STD-883C |
| WS27C210L-12D    | 120             | 40 Pin CERDIP, 0.6" | D3      | Comm'l            | ±10%                 | Standard     |
| WS27C210L-12DMB* | 120             | 40 Pin CERDIP, 0.6" | D3      | Military          | ±10%                 | MIL-STD-883C |
| WS27C210L-12J    | 120             | 44 Pin PLDCC        | J2      | Comm'l            | ±10%                 | Standard     |
| WS27C210L-12L    | 120             | 44 Pin CLDCC        | L4      | Comm'l            | ±10%                 | Standard     |
| WS27C210L-12LMB* | 120             | 44 Pin CLDCC        | L4      | Military          | ±10%                 | MIL-STD-883C |
| WS27C210L-15CMB  | 150             | 44 Pad CLLCC        | C3      | Military          | ±10%                 | MIL-STD-883C |
| WS27C210L-15D    | 150             | 40 Pin CERDIP, 0.6" | D3      | Comm'l            | ±10%                 | Standard     |
| WS27C210L-15DMB  | 150             | 40 Pin CERDIP, 0.6" | D3      | Military          | ±10%                 | MIL-STD-883C |
| WS27C210L-15J    | 150             | 44 Pin PLDCC        | J2      | Comm'l            | ±10%                 | Standard     |
| WS27C210L-15L    | 150             | 44 Pin CLDCC        | L4      | Comm'l            | ±10%                 | Standard     |
| WS27C210L-15LMB  | 150             | 44 Pin CLDCC        | L4      | Military          | ±10%                 | MIL-STD-883C |
| WS27C210L-20CMB  | 200             | 44 Pad CLLCC        | C3      | Military          | ±10%                 | MIL-STD-883C |
| WS27C210L-20D    | 200             | 40 Pin CERDIP, 0.6" | D3      | Comm'l            | ±10%                 | Standard     |
| WS27C210L-20DMB  | 200             | 40 Pin CERDIP, 0.6" | D3      | Military          | ±10%                 | MIL-STD-883C |
| WS27C210L-20J    | 200             | 44 Pin PLDCC        | J2      | Comm'l            | ±10%                 | Standard     |
| WS27C210L-20L    | 200             | 44 Pin CLDCC        | L4      | Comm'l            | <u>+</u> 10%         | Standard     |
| WS27C210L-20LMB  | 200             | 44 Pin CLDCC        | L4      | Military          | ±10%                 | MIL-STD-883C |

**W** 

\*These products are Advance Information.



WS57C210M PRELIMINARY

# 1 Meg (64K × 16) EPROM MODULE

**KEY FEATURES** 

- High-Density 64K × 16 CMOS EPROM Module
- Utilizes Four WS57C256F High-Speed CMOS EPROMs
- Ultra-High Speed Access Time
   55 ns
- Simplified Upgrade Path From
  - WS57C65 (4K × 16 EPROM)
  - --- WS57C257 (16K × 16 EPROM)

- Fast Programming
  - 15 Seconds Typical
- EPI Processing
  - Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000 Volts
- JEDEC Standard Pin Configuration
  - 40 Pin Ceramic Side-Brazed Dip Package

#### **GENERAL DESCRIPTION**

The WS57C210M is a high performance, 1,048,576-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 64 K-words of 16 bits each. The WS57C210M is constructed using four high-performance WS57C256F EPROMs in a 40-pin side-brazed multi-layer co-fired package. The WS57C256F is manufactured using WSI's advanced CMOS split-gate EPROM technology. The 55 ns access time of the WS57C210M enables it to operate in high performance systems.

High performance microprocessors such as the 80386 and 68020 require sub-70 ns memory access times to operate at or near full speed. The WS57C210M enables such systems to incorporate operating systems and/or applications software into EPROM. This in turn enhances system utility by freeing up valuable RAM space for data or other program store and eliminating disk accesses for the EPROM resident routines.

The WS57C210M pin configuration was established to enable memory upgrades from WS57C65 or WS57C257.  $V_{PP}$  is "don't care" and  $\overline{PGM}$  is held low during normal read operation.

The WS57C210M is part of a three product EPROM module family. Other family members are the WS57C010M (128K  $\times$  8) and the WS27C240M (256K  $\times$  16).

#### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS57C210M-55 | WS57C210M-70 | WS57C210M-90 |
|---------------------------|--------------|--------------|--------------|
| Address Access Time (Max) | 55 ns        | 70 ns        | 90 ns        |
| Chip Select Time (Max)    | 55 ns        | 70 ns        | 90 ns        |
| Output Enable Time (Max)  | 35 ns        | 40 ns        | 40 ns        |

#### PIN NAMES

| A <sub>0</sub> -A <sub>15</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌE                              | Output Enable            |
| O <sub>0</sub> -O <sub>15</sub> | Outputs                  |
| PGM                             | Program Control          |
| NC                              | No Connection            |
| XX                              | Don't Care (During Read) |

# **DIP PIN CONFIGURATIONS**

| WS57C257           | WS57C65            |                   |    |            |    |                   | WS57C65         | WS57C257        |
|--------------------|--------------------|-------------------|----|------------|----|-------------------|-----------------|-----------------|
| XX/V <sub>PP</sub> | XX/V <sub>PP</sub> | V <sub>PP</sub> 🗖 | 1  |            | 40 | ⊐ v <sub>cc</sub> | v <sub>cc</sub> | v <sub>cc</sub> |
| CE                 | CE                 | ᅳᅋᄃ               | 2  |            | 39 | D PGM             | XX/PGM          | XX/PGM          |
| 0 <sub>15</sub>    | 0 <sub>15</sub>    | 015 🗖             | 3  |            | 38 |                   | NC              | NC              |
| 0 <sub>14</sub>    | 0 <sub>14</sub>    | 014 🗖             | 4  |            | 37 | A15               | NC              | NC              |
| 0 <sub>13</sub>    | 0 <sub>13</sub>    | °₁₃ ⊑             | 5  | $\bigcap$  | 36 | A14               | NC              | NC              |
| 0 <sub>12</sub>    | 0 <sub>12</sub>    | O12 🗖             | 6  |            | 35 | A <sub>13</sub>   | NC              | A <sub>13</sub> |
| 0 <sub>11</sub>    | 0 <sub>11</sub>    | └─⁰╖┖             | 7  |            | 34 | A <sub>12</sub>   | NC              | A <sub>12</sub> |
| 0 <sub>10</sub>    | 0 <sub>10</sub>    | 0 <sub>10</sub> 匚 | 8  | $\bigcirc$ | 33 | A11               | A <sub>11</sub> | A <sub>11</sub> |
| 09                 | 09                 | °, 🗆              | 9  |            | 32 | A10               | A <sub>10</sub> | A <sub>10</sub> |
| 0 <sub>8</sub>     | 0 <sub>8</sub>     | °⊑                | 10 |            | 31 | □ A <sub>9</sub>  | A <sub>9</sub>  | A <sub>9</sub>  |
| GND                | GND                | _GND              | 11 |            | 30 | GND               | GND             | GND             |
| 0 <sub>7</sub>     | 07                 | °7 🗖              | 12 |            | 29 | □ A <sub>8</sub>  | A <sub>8</sub>  | A <sub>8</sub>  |
| 0 <sub>6</sub>     | 0 <sub>6</sub>     | % ⊑               | 13 |            | 28 | □ A <sub>7</sub>  | A <sub>7</sub>  | A7              |
| 0 <sub>5</sub>     | 0 <sub>5</sub>     | ⁰₅ ⊑              | 14 | $\bigcap$  | 27 | □ A <sub>6</sub>  | A <sub>6</sub>  | A <sub>6</sub>  |
| 0 <sub>4</sub>     | 04                 | 0₄ □              | 15 |            | 26 | □ ∧₅              | A <sub>5</sub>  | A <sub>5</sub>  |
| 0 <sub>3</sub>     | 0 <sub>3</sub>     | 0³ 🗖              | 16 |            | 25 | □ А₄              | A4              | A <sub>4</sub>  |
| 0 <sub>2</sub>     | 02                 | 0 <sup>2</sup> 🗖  | 17 | $\bigcirc$ | 24 | □ A <sub>3</sub>  | Α3              | Α3              |
| 0 <sub>1</sub>     | 01                 | º1 🗖              | 18 |            | 23 | □ A <sub>2</sub>  | A <sub>2</sub>  | A <sub>2</sub>  |
| 0 <sub>0</sub>     | 0 <sub>0</sub>     | ⁰ □               | 19 |            | 22 | A1                | A <sub>1</sub>  | Α <sub>1</sub>  |
| ŌĒ                 | ŌĒ                 |                   | 20 |            | 21 | □ A <sub>0</sub>  | A <sub>0</sub>  | A <sub>0</sub>  |

# **MODE SELECTION**

NOTE: Compatible EPROM pin configurations are shown in the blocks adjacent to the WS57C210M pins.

| PINS            | PGM             | CE              | ŌĒ              | V <sub>PP</sub> | v <sub>cc</sub> | OUTPUTS          |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|
| Read            | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | Х               | V <sub>cc</sub> | D <sub>OUT</sub> |
| Output Disable  | VIL             | х               | V <sub>IH</sub> | Х               | V <sub>cc</sub> | High Z           |
| Standby         | VIL             | V <sub>IH</sub> | X               | Х               | V <sub>CC</sub> | High Z           |
| Program         | VIL             | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>PP</sub> | V <sub>cc</sub> | D <sub>IN</sub>  |
| Program Verify  | V <sub>IH</sub> | х               | V <sub>IL</sub> | V <sub>PP</sub> | V <sub>cc</sub> | D <sub>OUT</sub> |
| Program Inhibit | V <sub>IH</sub> | V <sub>IH</sub> | V <sub>IH</sub> | V <sub>PP</sub> | V <sub>CC</sub> | High Z           |

NOTE: X can be either  $V_{IL}$  or  $V_{IH}$ .

# FUNCTIONAL BLOCK DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65°C to +125°C                  |
|--|
| Voltages on Any Pin with                           |
| Respect to Ground0.6V to +7V                       |
| V <sub>PP</sub> with Respect to Ground0.6V to +14V |
| V <sub>CC</sub> Supply Voltage with                |
| Respect to Ground0.6V to +7V                       |
| ESD Protection>2000V                               |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

#### **OPERATING RANGE**

| RANGE    | TEMPERATURE    | V <sub>cc</sub> |
|----------|----------------|-----------------|
| Comm'l   | 0° to +70°C    | +5V ± 5%        |
| Military | -55° to +125°C | +5V ± 10%       |

# **READ OPERATION**

DC CHARACTERISTICS Over Operating Range (See Above)

| SYMBOL                 | PARAMETER                       | CONDITIONS                               | MIN  | MAX                | UNITS |
|------------------------|---------------------------------|--|------|--------------------|-------|
| ILI                    | Input Load Current              | $V_{IN} = 5.5V$                          |      | 10                 | μA    |
| I <sub>LO</sub>        | Output Leakage Current          | $V_{OUT} = 5.5V$                         |      | 10                 | μA    |
| I <sub>PP1</sub>       | V <sub>PP</sub> Load Current    | V <sub>PP</sub> ≤ V <sub>CC</sub>        |      | 10                 | μA    |
| I <sub>SB</sub> (TTL)  | V <sub>CC</sub> Current Standby | $\overline{CE} = V_{IH}$                 |      | 20                 | mA    |
| I <sub>SB</sub> (CMOS) | V <sub>CC</sub> Current Standby | $\overline{CE} = V_{IH}$                 |      | 5                  | mA    |
| I <sub>CC</sub> (TTL)  | V <sub>CC</sub> Current Active  | $\overline{CE} = \overline{OE} = V_{IL}$ |      | 200                | mA    |
| V <sub>IL</sub>        | Input Low Voltage               |  | -0.1 | +0.8               | V     |
| V <sub>IH</sub>        | Input High Voltage              |  | 2.0  | V <sub>CC</sub> +1 | V     |
| V <sub>OL</sub>        | Output Low Voltage              | $I_{OL} = 8 \text{ mA}$                  |      | 0.4                | V     |
| V <sub>OH</sub>        | Output High Voltage             | I <sub>OH</sub> = -2 mA                  | 2.4  |                    | V     |
| V <sub>PP</sub>        | V <sub>PP</sub> Read Voltage    |  | -0.1 | V <sub>CC</sub> +1 | V     |

#### AC CHARACTERISTICS Over Operating Range (See Above)

| SYMBOL CHARACTE                |  | ERISTICS TEST<br>CONDITIONS              | 57C210M-55 |     | 57C210M-70 |     | 57C210M-90 |     |       |
|--------------------------------|--|--|------------|-----|------------|-----|------------|-----|-------|
|                                | CHARACTERISTICS  |  | MIN        | MAX | MIN        | МАХ | MIN        | MAX | UNITS |
| t <sub>ACC</sub>               | Address to Output Delay  | $\overline{CE} = \overline{OE} = V_{IL}$ |            | 55  |            | 70  |            | 90  | ns    |
| t <sub>CE</sub>                | CE to Output Delay   | $\overline{OE} = V_{IL}$                 |            | 55  |            | 70  |            | 90  | ns    |
| t <sub>OE</sub>                | OE to Output Delay   | $\overline{CE} = V_{IL}$                 |            | 35  |            | 40  |            | 40  | ns    |
| t <sub>DF</sub> <sup>(1)</sup> | OE High to Output Float  | $\overline{CE} = V_{IL}$                 | 0          | 35  | 0          | 40  | 0          | 40  | ns    |
| <sup>t</sup> он                | Output Hold from<br>Addresses CE or OE<br>Whichever Occurred First | $\overline{CE} = \overline{OE} = V_{IL}$ | 0          |     | 0          |     | 0          |     | ns    |

NOTE: 1. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven-see timing diagram.

# AC READ TIMING DIAGRAM



## CAPACITANCE<sup>(2)</sup>

| SYMBOL           | PARAMETER                   | CONDITIONS     | ТҮР <sup>(3)</sup> | МАХ | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 20                 | 30  | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 20                 | 30  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 54                 | 75  | pF    |

NOTES: 2. This parameter is only sampled and is not 100% tested.

3. Typical values are for T<sub>A</sub> = 25°C and nominal supply voltages, f = 1 MHz. 4.  $\overline{OE}$  may be delayed up to t<sub>CE</sub>-t<sub>OE</sub> after the falling edge of  $\overline{CE}$  without impact on t<sub>CE</sub>.

# AC TESTING INPUT/OUTPUT WAVEFORM



# AC TESTING LOAD CIRCUIT



## **PROGRAMMING INFORMATION**<sup>(5,6,7)</sup>

**DC CHARACTERISTICS** ( $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 5.5V \pm 5^{\circ}$ ,  $V_{PP} = 12.5 \pm 0.5V$ )

| PARAMETER   | SYMBOLS         | MIN  | MAX                   | UNIT |
|---|-----------------|------|-----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                               | l <sub>Li</sub> | -10  | 10                    | μΑ   |
| $V_{PP}$ Supply Current During<br>Programming Pulse ( $\overline{CE} = \overline{PGM} = V_{IL}$ ) | I <sub>PP</sub> |      | 120                   | mA   |
| V <sub>CC</sub> Supply Current  | I <sub>CC</sub> |      | 60                    | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                   | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> + 0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 16 mA)                                     | V <sub>OL</sub> |      | 0.45                  | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -4 mA)                                    | V <sub>OH</sub> | 2.4  |                       | v    |

NOTES: 5. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
6. V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE = PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.5 volts or vice-versa.
7. During power up the PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

# AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 5.5V $\pm$ 5%, V<sub>PP</sub> = 12.5 $\pm$ 0.5V)

| PARAMETER                          | SYMBOLS          | MIN | ТҮР | MAX | UNIT |
|------------------------------------|------------------|-----|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub>  | 2   |     |     | μs   |
| Chip Enable Setup Time             | t <sub>CE</sub>  | 2   |     |     | μs   |
| Output Enable Setup Time           | t <sub>OES</sub> | 2   |     |     | μs   |
| Data Setup Time                    | t <sub>os</sub>  | 2   |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub>  | 0   |     |     | μs   |
| Data Hold Time                     | t <sub>OH</sub>  | 2   |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub>  | 0   |     | 130 | ns   |
| Data Valid From Output Enable      | t <sub>OE</sub>  |     |     | 130 | ns   |
| V <sub>PP</sub> Setup Time         | t <sub>VS</sub>  | 2   |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub>  | 0.1 | 0.2 | 4   | ms   |

NOTE: Single shot programming algorithms should use a single 4 ms pulse.

### **PROGRAMMING WAVEFORM**





# PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

# **ORDERING INFORMATION**

| PART NUMBER     | SPEED<br>(ns) | PACKAGE<br>TYPE          | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|-----------------|---------------|--------------------------|--------------------|-----------------------------------|-----------------------------------|
| WS57C210M-55R   | 55            | 40 Pin Ceramic S/B, 0.6" | R1                 | Comm'l                            | Standard                          |
| WS57C210M-70R   | 70            | 40 Pin Ceramic S/B, 0.6" | R1                 | Comm'l                            | Standard                          |
| WS57C210M-70RM  | 70            | 40 Pin Ceramic S/B, 0.6" | R1                 | Military                          | Standard                          |
| WS57C210M-70RMB | 70            | 40 Pin Ceramic S/B, 0.6" | R1                 | Military                          | MIL-STD-883C                      |
| WS57C210M-90R   | 90            | 40 Pin Ceramic S/B, 0.6" | R1                 | Comm'l                            | <ul> <li>Standard</li> </ul>      |
| WS57C210M-90RM  | 90            | 40 Pin Ceramic S/B, 0.6" | R1                 | Military                          | Standard                          |
| WS57C210M-90RMB | 90            | 40 Pin Ceramic S/B, 0.6" | R1                 | Military                          | MIL-STD-883C                      |

-772-



#### AFERSCALE INTEGRATION, INC.

# 1 Meg (64K × 16) CMOS EPROM

## **KEY FEATURES**

- High Performance
   55 ns
- Simplified Upgrade Path
  - V<sub>PP</sub> and PGM Are "Don't Care" During Normal Read Operation
  - Expandable to 8M Bits

- EPI Processing
  - Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000 Volts
- JEDEC Standard Pin Configuration — 40 Pin Dip Package

# GENERAL DESCRIPTION

The WS27C210F is a high performance, 1,048,576-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 64 K-words of 16 bits each. The 55 ns access time of the WS27C210F enables it to operate in high performance systems. The "Don't Care" feature during read operations enables memory expansions up to 8M bits with no printed circuit board changes.

High performance microprocessors such as the 80386 and 68020 require 55 ns memory access times to operate at or near full speed. The WS27C210F enables such systems to incorporate operating systems and/or applications software into EPROM. This in turn enhances system utility by freeing up valuable RAM space for data or other program store and eliminating disk accesses for the EPROM resident routines.

The WS27C210F pin configuration was established to enable memory upgrades to 8M bits without hardware changes to the printed circuit board. Pins 1 and 39 are "don't care" during normal read operation. This enables higher order addresses to be connected to these pins (see DIP Pin Configurations). When higher density memories are required, the printed circuit board is ready to accept the higher density device with no hardware changes.

The WS27C210F is part of an eight product megabit EPROM family. Byte-wide family members are: WS27C010L, WS27C010F and WS57C010F. These three are 128K  $\times$  8 EPROMs with the WS57C010F as the highest speed member. The 64K  $\times$  16 EPROMs are the WS27C210L, WS27C210F (described herein) and the highest speed version WS57C210F. The WS57C010M and WS57C210M are high speed, high bus drive megabit EPROM modules.

The WS27C210F is manufactured using WSI's advanced CMOS technology.

#### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | WS27C210F-55 | WS27C210F-70 | WS27C210F-90 | WS27C210F-10 |
|---------------------------|--------------|--------------|--------------|--------------|
| Address Access Time (Max) | 55 ns        | 70 ns        | 90 ns        | 100 ns       |
| Chip Select Time (Max)    | 55 ns        | 70 ns        | 90 ns        | 100 ns       |
| Output Enable Time (Max)  | 25 ns        | 25 ns        | 30 ns        | 30 ns        |
#### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65°C to +125°C                  |
|--|
| Voltages on Any Pin with                           |
| Respect to Ground0.6V to +7V                       |
| V <sub>PP</sub> with Respect to Ground0.6V to +14V |
| V <sub>CC</sub> Supply Voltage with                |
| Respect to Ground0.6V to +7V                       |
| ESD Protection>2000V                               |
|  |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**NOTICE:** Specifications contained within the following tables are subject to change.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE    | V <sub>cc</sub> |
|------------|----------------|-----------------|
| Comm'l     | 0° to +70°C    | +5V ± 5%        |
| Industrial | -40° to +85°C  | +5V ± 10%       |
| Military   | -55° to +125°C | +5V ± 10%       |

#### **READ OPERATION**

DC CHARACTERISTICS 0°C  $\leqslant$  T\_A  $\leqslant$  +70°C; V\_{CC} (Comm'l/Military) = +5V  $\pm$  10%.

|                                |                                 |  |      | LIMITS             |       |  |  |  |
|--------------------------------|---------------------------------|--|------|--------------------|-------|--|--|--|
| SYMBOL                         |                                 | CONDITIONS                               | MIN  | MAX                | UNITS |  |  |  |
| ILI                            | Input Load Current              | $V_{\rm IN} = 5.5 V$                     |      | 10                 | μA    |  |  |  |
| ILO                            | Output Leakage Current          | $V_{OUT} = 5.5V$                         |      | 10                 | μA    |  |  |  |
| I <sub>PP</sub> <sup>(1)</sup> | V <sub>PP</sub> Load Current    | V <sub>PP</sub> ≤ V <sub>CC</sub>        |      | 10                 | μA    |  |  |  |
| I <sub>SB</sub> TTL            | V <sub>CC</sub> Current Standby | $\overline{CE} = V_{IH}$                 |      | 2                  | mA    |  |  |  |
| I <sub>SB</sub> CMOS           | V <sub>CC</sub> Current Standby | $\overline{CE} = V_{IH}$                 |      | 500                | μA    |  |  |  |
| I <sub>CC</sub> <sup>(1)</sup> | V <sub>CC</sub> Current Active  | $\overline{CE} = \overline{OE} = V_{IL}$ |      | 50 <sup>(3)</sup>  | mA    |  |  |  |
| V <sub>IL</sub>                | Input Low Voltage               |  | -0.3 | +0.8               | V     |  |  |  |
| V <sub>IH</sub>                | Input High Voltage              |  | 2.0  | V <sub>CC</sub> +1 | V     |  |  |  |
| V <sub>OL</sub>                | Output Low Voltage              | $I_{OL} = 2.1 \text{ mA}$                |      | 0.4                | V     |  |  |  |
| V <sub>OH</sub>                | Output High Voltage             | I <sub>OH</sub> = -400 μA                | 2.4  |                    | V     |  |  |  |
| V <sub>PP</sub> <sup>(1)</sup> | V <sub>PP</sub> Read Voltage    | $V_{CC} = 5.0V \pm 0.25$                 | -0.1 | V <sub>CC</sub> +1 | V     |  |  |  |

# AC CHARACTERISTICS $0^{\circ}C \leq T_A \leq +70^{\circ}C$

| SYMBOL                         |  | TEST                                     | -55 |     | -70 |     | -90 |     | -10 |     |    |
|--------------------------------|--|--|-----|-----|-----|-----|-----|-----|-----|-----|----|
|                                | CHARACTERISTICS  | CONDITIONS                               | MIN | MAX | MIN | МАХ | MIN | МАХ | MIN | МАХ |    |
| t <sub>ACC</sub>               | Address to Output Delay  | $\overline{CE} = \overline{OE} = V_{IL}$ |     | 55  |     | 70  |     | 90  |     | 100 |    |
| t <sub>CE</sub>                | CE to Output Delay   | $\overline{OE} = V_{IL}$                 |     | 55  |     | 70  |     | 90  |     | 100 |    |
| t <sub>OE</sub>                | OE to Output Delay   | $\overline{CE} = V_{IL}$                 |     | 25  |     | 25  |     | 30  |     | 30  | ns |
| t <sub>DF</sub> <sup>(2)</sup> | OE High to Output Float  | $\overline{CE} = V_{IL}$                 | 0   | 25  | 0   | 25  | 0   | 30  | 0   | 30  |    |
| t <sub>он</sub>                | Output Hold From<br>Addresses CE or OE<br>Whichever Occurred First | $\overline{CE} = \overline{OE} = V_{IL}$ | 0   |     | 0   |     | 0   |     | 0   |     |    |

NOTES:

1.  $V_{PP}$  should be at a TTL level except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ . The maximum current value is with Outputs  $O_0$  to  $O_{15}$  unloaded.

2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven-see timing diagram.

3. Add 3 mA/MHz for A.C. power component.

# AC READ TIMING DIAGRAM



# **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | МАХ | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

·US

NOTES:

4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_{\rm A}$  = 25°C and nominal supply voltages.

6.  $\overline{OE}$  may be delayed up to t<sub>CE</sub>-t<sub>OE</sub> after the falling edge of  $\overline{CE}$  without impact on t<sub>CE</sub>.

#### A.C. TESTING INPUT/OUTPUT WAVEFORM







### **DIP PIN CONFIGURATIONS**

|                 |                    |                    |                    |                    |                    | 1                     | WS27C210F |                             |                 |                 |                 |                 |                 |                 |
|-----------------|--------------------|--------------------|--------------------|--------------------|--------------------|-----------------------|-----------|-----------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 8 Mbit          | 4 Mbit             | 2 Mbit             | 512K               | WS57C257           | WS57C65            |                       |           | ٦                           | WS57C65         | WS57C257        | 512K            | 2 Mbit          | 4 Mbit          | 8 Mbit          |
| A <sub>18</sub> | XX/V <sub>PP</sub> | ┝─╵╹╸┖                | 1 4       | • 🗖 v <sub>cc</sub> —       | Vcc             | v <sub>cc</sub> | Vcc             | Vcc             | Vcc             | Vcc             |
| CE/VPP          | ĈĒ                 | ĈĒ                 | CE                 | ĈĒ                 | CE                 |                       | 2 3       | 9 🗖 PGM-                    | XX/PGM          | XX/PGM          | XX/PGM          | XX/PGM          | A <sub>17</sub> | A <sub>17</sub> |
| 0 <sub>15</sub> | 0 <sub>15</sub>    | 0 <sub>15</sub>    | 0 <sub>15</sub>    | 0 <sub>15</sub>    | 0 <sub>15</sub>    | <b>−</b> °15 <b>□</b> | 3 . 3     | 8 ₽ № —                     | NC              | NC              | NC              | A <sub>16</sub> | A <sub>16</sub> | A <sub>16</sub> |
| 014             | 0 <sub>14</sub>    | 0 <sub>14</sub>    | 0 <sub>14</sub>    | 0 <sub>14</sub>    | 014                | -014 🗖                | 4 3       | 7 🗖 A <sub>15</sub>         | NC              | NC              | NC              | A <sub>15</sub> | A <sub>15</sub> | A <sub>15</sub> |
| 0 <sub>13</sub> | 0 <sub>13</sub>    | 0 <sub>13</sub>    | 0 <sub>13</sub>    | 0 <sub>13</sub>    | 0 <sub>13</sub>    | ⊢°₁₃ 🗖                | 5 3       | 6 🏳 A <sub>14</sub> —       | NC              | NC              | A <sub>14</sub> | A <sub>14</sub> | A <sub>14</sub> | A <sub>14</sub> |
| 0 <sub>12</sub> | 0 <sub>12</sub>    | 0 <sub>12</sub>    | 0 <sub>12</sub>    | 0 <sub>12</sub>    | 012                | - º12 🗖               | 6 3       | 5 🗖 A <sub>13</sub> —       | NC              | A <sub>13</sub> |
| 011             | 0 <sub>11</sub>    | 0 <sub>11</sub>    | 011                | 011                | 011                | ┝⁰╖┖                  | 7 3       | 4 🏳 A <sub>12</sub> —       | NC              | A <sub>12</sub> |
| 0 <sub>10</sub> | 0 <sub>10</sub>    | 0 <sub>10</sub>    | 0 <sub>10</sub>    | 0 <sub>10</sub>    | 010                | ⊢°₀ ⊏                 | 8 3       | 3 🏳 A <sub>11</sub> —       | A <sub>11</sub> |
| 09              | 09                 | 09                 | 09                 | 09                 | 0,                 | ┝┉┍                   | 9 3       | 2 🏳 A10 —                   | A <sub>10</sub> |
| 08              | 08                 | 0 <sub>8</sub>     | 08                 | 08                 | 08                 | ┝ᅆᄃ                   | 10 ( ) :  | 1 <b> </b>   A <sub>9</sub> | A9              | A <sub>9</sub>  |
| GND             | GND                | GND                | GND                | GND                | GND                |                       | 11 💛 3    | 0 🗖 GND –                   | GND             | GND             | GND             | GND             | GND             | GND             |
| 07              | 07                 | 07                 | 07                 | 07                 | 07                 | ᅳᇬᄃ                   | 12 2      | 9 Þ 🗛 —                     | A <sub>8</sub>  |
| 0 <sub>6</sub>  | 06                 | 06                 | 06                 | 0 <sub>6</sub>     | 06                 | -% -                  | 13 2      | 8 🗖 🗛 —                     | A7              | A <sub>7</sub>  | A7              | A7              | A7              | A7              |
| 0 <sub>5</sub>  | 05                 | 05                 | 05                 | 0 <sub>5</sub>     | 05                 | ┝╍┎                   | 14 2      | 7 🏳 🗛 —                     | A <sub>6</sub>  | А <sub>6</sub>  | A <sub>6</sub>  | A <sub>6</sub>  | A <sub>6</sub>  | A <sub>6</sub>  |
| 04              | 04                 | 04                 | 04                 | 04                 | 04                 | <b>⊢</b> ∘₄ ⊏         | 15 2      | 6 🗖 🗛 —                     | A5              | A <sub>5</sub>  | A5              | A5              | A5              | A <sub>5</sub>  |
| 03              | 03                 | 03                 | 03                 | 0 <sub>3</sub>     | 03                 | <u></u> 0₁ □          | 16 2      | ₅ҏѧ⊸                        | A4              | A4              | A4              | A4              | A4              | A4              |
| 02              | 02                 | 02                 | 02                 | 02                 | 02                 | <u></u> _⁰₂ ⊏         | 17 2      | ₄ҏѧ₃—                       | A3              | Α3              | A <sub>3</sub>  | A <sub>3</sub>  | A <sub>3</sub>  | A <sub>3</sub>  |
| 01              | 01                 | 01                 | 01                 | 01                 | 01                 | ᅳᇬᄃ                   | 18 2      | 3 🏼 A2 —                    | A2              | A <sub>2</sub>  |
| 00              | 00                 | 00                 | o0                 | 00                 | o <sub>0</sub>     |                       | 19 2      | 2 D A1                      | A1              | A <sub>1</sub>  | A <sub>1</sub>  | A1              | A1              | A <sub>1</sub>  |
| ŌĒ              | ŌĒ                 | ŌĒ                 | ŌE                 | ŌĒ                 | ŌE                 |                       | 20        | ²1 <b>þ</b> ⊷—              | Ao              | A <sub>0</sub>  |

US-

NOTE: Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C210F pins.

# PIN NAMES

| A <sub>0</sub> -A <sub>15</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| O <sub>0</sub> -O <sub>15</sub> | Outputs                  |
| NC                              | No Connection            |
| XX                              | Don't Care (During Read) |



WAFERSCALE INTEGRATION, INC.



# 2 MEG EPROM SELECTION GUIDE

3-126

-*WS*;-

WS27C020L



WAFERSCALE INTEGRATION, INC.

**ADVANCE INFORMATION** 

# 2 Meg (256K × 8) CMOS EPROM

**KEY FEATURES** 

- High Performance CMOS
   120 ns Access Time
- EPI Processing — Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000 Volts
- Simplified Upgrade Path

   V<sub>PP</sub> and PGM Are "Don't Care" During Normal Read Operation
- Compatible with JEDEC 27020 and 27C020 EPROMs
- JEDEC Standard Pin Configuration
  - 32 Pin Dip Package
  - 32 Pin Chip Carrier

### **GENERAL DESCRIPTION**

The WS27C020L is a high performance, 2,097,152-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 256 K-words of 8 bits each. Its pin-compatibility with byte-wide JEDEC EPROMs enables upgrades through 8 Mbit EPROMs. The "Don't Care" feature during read operations enables memory expansions up to 8M bits with no printed circuit board changes.

The WS27C020L can directly replace lower density 28-pin EPROMs by adding an  $A_{17}$  address line and  $V_{CC}$  jumper. During the normal read operation PGM and  $V_{PP}$  are in a "don't care" state which allows higher order addresses, such as  $A_{18}$  and  $A_{19}$  to be connected without affecting the normal read operation. This allows memory upgrades to 8M bits without hardware changes. The WS27C020L will also be offered in a 32-pin plastic Dip with the same upgrade path.

The WS27C020L provides microprocessor-based systems extensive storage capacity for large portions of operating system and application software. Its 120-ns access time provides no-wait-state operation with high-performance CPUs such as the 16-MHz 80186, 16-MHz 68020, or 12-MHz 80386. The WS27C020L offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently-used software routines are quickly executed from EPROM storage, greatly enhancing system utility.

The WS27C020L is manufactured using WSI's advanced CMOS technology.

The WS27C020L is one member of a high density WSI EPROM series which ranges in density from 64K to 4 Megabit.

#### **PRODUCT SELECTION GUIDE**

| PARAMETER                 | 27C020L-12 | 27C020L-15 | 27C020L-17 | 27C020L-20 |
|---------------------------|------------|------------|------------|------------|
| Address Access Time (Max) | 120 ns∙    | 150 ns     | 170 ns     | 200 ns     |
| Chip Select Time (Max)    | 120 ns     | 150 ns     | 170 ns     | 200 ns     |
| Output Enable Time (Max)  | 35 ns      | 40 ns      | 40 ns      | 40 ns      |

#### **ABSOLUTE MAXIMUM RATINGS\***

| +125°C   |
|----------|
|          |
| / to +7V |
| to +14V  |
|          |
| / to +7V |
| > 2000V  |
|          |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE    | TEMPERATURE    | V <sub>cc</sub> | TOLERANCE   |
|----------|----------------|-----------------|-------------|
| Comm'l   | 0° to +70°C    | +5V             | ±5% or ±10% |
| Military | -55° to +125°C | +5V             | ±10%        |

# **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                          | PARAMETER                              | TEST CONE                       | DITIONS   | MIN                  | МАХ             | UNITS      |
|---------------------------------|--|---------------------------------|-----------|----------------------|-----------------|------------|
| V <sub>IL</sub>                 | Input Low Level                        |                                 |           | -0.5                 | 0.8             | V          |
| V <sub>IH</sub>                 | Input High Level                       |                                 |           | 2.0                  | $V_{CC} + 1$    | V          |
| V <sub>OL</sub>                 | Output Low Voltage                     | $I_{OL} = 2.1 \text{ mA}$       |           |                      | 0.4             | V          |
| V <sub>OH</sub>                 | Output High Voltage                    | $I_{OH} = -400 \ \mu A$         |           | 3.5                  |                 | V          |
| I <sub>SB1</sub> <sup>(3)</sup> | V <sub>CC</sub> Standby Current (CMOS) | $\overline{CE} = V_{CC} \pm 0.$ | 3V        |                      | 100             | μA         |
| I <sub>SB2</sub>                | V <sub>CC</sub> Standby Current        | $\overline{CE} = V_{IH}$        |           |                      | 1               | mA         |
| 1 (1)                           | V Active Current                       |                                 | F = 5 MHz |                      | 50              | <b>m</b> 1 |
| ICC                             | V <sub>CC</sub> Active Current         |                                 | F = 8 MHz |                      | 60              | IIIA       |
| I <sub>PP</sub>                 | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$               |           |                      | 100             | μA         |
| V <sub>PP</sub>                 | V <sub>PP</sub> Read Voltage           |                                 |           | V <sub>CC</sub> -0.4 | V <sub>CC</sub> | V          |
| I <sub>LI</sub>                 | Input Load Current                     | $V_{IN} = 5.5V \text{ or } G$   | ind       | -1                   | 1               | μA         |
| LO                              | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or}$     | Gnd       | -10                  | 10              | μA         |

#### AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                         | DADAMETED   | -   | -12 |     | -15 |     | -17 |     | -20 |       |
|--------------------------------|---|-----|-----|-----|-----|-----|-----|-----|-----|-------|
|                                |   | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNITS |
| t <sub>ACC</sub>               | Address to Output Delay   |     | 120 |     | 150 |     | 170 |     | 200 |       |
| t <sub>CE</sub>                | CE to Output Delay  |     | 120 |     | 150 |     | 170 |     | 200 |       |
| t <sub>OE</sub>                | OE to Output Delay  |     | 35  |     | 40  |     | 40  |     | 40  |       |
| t <sub>DF</sub> <sup>(2)</sup> | Output Disable to<br>Output Float                                       |     | 35  |     | 40  |     | 40  |     | 40  | ns    |
| t <sub>OH</sub> <sup>(2)</sup> | Output Hold From<br>Addresses, CE or<br>OE, Whichever<br>Occurred First | 0   |     | 0   |     | 0   |     | 0   |     |       |

NOTES:

1. The supply current is the sum of  $I_{CC}$  and  $I_{PP}$ . The maximum current value is with Outputs O<sub>0</sub> to O<sub>7</sub> unloaded.

This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
 CMOS inputs: V<sub>IL</sub> = GND ± 0.3V, V<sub>IH</sub> = V<sub>CC</sub> ± 0.3V.

# AC READ TIMING DIAGRAM



# **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

NOTES:

4. This parameter is only sampled and is not 100% tested.

 $\begin{array}{l} \hline \textbf{Trypical values are for T_A} = 25^{\circ}\text{C} \text{ and nominal supply voltages.} \\ \hline \textbf{OE} \text{ may be delayed up to } \textbf{t}_{\text{CE}} - \textbf{t}_{\text{DE}} \text{ after the falling edge of } \overrightarrow{\text{CE}} \text{ without impact on } \textbf{t}_{\text{CE}} \end{array}$ 

#### A.C. TESTING INPUT/OUTPUT WAVEFORM



# A.C. TESTING LOAD CIRCUIT



#### **MODE SELECTION**

The modes of operation of the WS27C020L are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and on  $A_9$  for device signature.

| MODE        | PINS                        | CE              | ŌE              | PGM              | A <sub>9</sub>                | A <sub>0</sub>  | V <sub>PP</sub>                | V <sub>cc</sub> | OUTPUTS          |
|-------------|-----------------------------|-----------------|-----------------|------------------|-------------------------------|-----------------|--------------------------------|-----------------|------------------|
| Read        |                             | ν <sub>IL</sub> | V <sub>IL</sub> | X <sup>(7)</sup> | X                             | Х               | Х                              | 5.0V            | D <sub>OUT</sub> |
| Output Disa | able                        | Х               | V <sub>IH</sub> | Х                | X                             | X               | Х                              | 5.0V            | High Z           |
| Standby     |                             | VIH             | X               | Х                | X                             | X               | Х                              | 5.0V            | High Z           |
| Programmir  | ng                          | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IL</sub>  | X                             | Х               | V <sub>PP</sub> <sup>(8)</sup> | 6.2V            | D <sub>IN</sub>  |
| Program Ve  | erify                       | VIL             | VIL             | VIH              | X                             | X               | V <sub>PP</sub> <sup>(8)</sup> | 6.2V            | D <sub>OUT</sub> |
| Program Inl | hibit                       | VIH             | X               | Х                | Х                             | X               | V <sub>PP</sub> <sup>(8)</sup> | 6.2V            | High Z           |
| Signaturo   | Manufacturer <sup>(9)</sup> | V <sub>IL</sub> | VIL             | X                | V <sub>H</sub> <sup>(8)</sup> | V <sub>IL</sub> | X                              | 5.0V            | 23 H             |
| Signature   | Device <sup>(9)</sup>       | V <sub>IL</sub> | V <sub>IL</sub> | Х                | V <sub>H</sub> <sup>(8)</sup> | VIH             | Х                              | 5.0V            | C1 H             |

Table 1. Modes Selection

**NOTES:** 7. X can be  $V_{IL}$  or  $V_{IH}$  8.  $V_{H} = V_{PP} = 12.75 \pm 0.25V$ . 9.  $A_1 - A_8$ ,  $A_{10} - A_{17} = V_{IL}$ 

#### **DIP PIN CONFIGURATIONS**

| 8 Mbit          | 4 Mbit             | 1 Mbit             | 27C512L         | 27C256L         |                                  | VS27C020 | -                       | 27C256L               | 27C512L            | 1 Mbit          | 4 Mbit          | 8 Mbit             |
|-----------------|--------------------|--------------------|-----------------|-----------------|----------------------------------|----------|-------------------------|-----------------------|--------------------|-----------------|-----------------|--------------------|
| A <sub>19</sub> | XX/V <sub>PP</sub> | XX/V <sub>PP</sub> |                 |                 |                                  | 1 32     | □ v <sub>cc</sub>       |                       |                    | Vcc             | Vcc             | Vcc                |
| A <sub>16</sub> | A <sub>16</sub>    | A <sub>16</sub>    |                 |                 | A16 🗖                            | 2 31     |                         |                       |                    | XX/PGM          | A <sub>18</sub> | A <sub>18</sub>    |
| A <sub>15</sub> | A <sub>15</sub>    | A <sub>15</sub>    | A <sub>15</sub> | V <sub>PP</sub> | A15                              | 3 30     | PA17                    | V <sub>cc</sub>       | V <sub>cc</sub>    | ХХ              | A <sub>17</sub> | A <sub>17</sub>    |
| A <sub>12</sub> | A <sub>12</sub>    | A <sub>12</sub>    | A <sub>12</sub> | A <sub>12</sub> | A12                              | 4 29     | A14                     | A <sub>14</sub>       | A <sub>14</sub>    | A <sub>14</sub> | A <sub>14</sub> | A <sub>14</sub>    |
| A7              | A7                 | A7                 | A <sub>7</sub>  | A <sub>7</sub>  | A7 []                            | 5 28     | P A <sub>13</sub>       | A <sub>13</sub>       | A <sub>13</sub>    | A <sub>13</sub> | A <sub>13</sub> | A <sub>13</sub>    |
| A <sub>6</sub>  | A <sub>6</sub>     | A <sub>6</sub>     | A <sub>6</sub>  | A <sub>6</sub>  | A <sub>6</sub> []                | 6 27     | P A8                    | A <sub>8</sub>        | A <sub>8</sub>     | A <sub>8</sub>  | A <sub>8</sub>  | A <sub>8</sub>     |
| A <sub>5</sub>  | A <sub>5</sub>     | A <sub>5</sub>     | A <sub>5</sub>  | A <sub>5</sub>  | A5 C                             | 7 7 26   | P A9                    | A <sub>9</sub>        | Ag                 | A <sub>9</sub>  | A <sub>9</sub>  | A <sub>9</sub>     |
| A₄              | A4                 | A4                 | A4              | A₄              | - A4 C                           | B ( ) 25 | PA11                    | A <sub>11</sub>       | A <sub>11</sub>    | A <sub>11</sub> | A <sub>11</sub> | A <sub>11</sub>    |
| Α3              | A <sub>3</sub>     | A <sub>3</sub>     | A3              | A3              | A3 C                             | 9 💛 24   |                         | ŌĒ                    | OE/V <sub>PP</sub> | ŌĒ              | OE              | OE/V <sub>PP</sub> |
| A <sub>2</sub>  | A <sub>2</sub>     | A <sub>2</sub>     | A <sub>2</sub>  | A <sub>2</sub>  | <b>−</b> A <sub>2</sub> <b>−</b> | 10 23    | A10                     | A <sub>10</sub>       | A <sub>10</sub>    | A <sub>10</sub> | A <sub>10</sub> | A <sub>10</sub>    |
| A1              | A <sub>1</sub>     | A <sub>1</sub>     | A1              | A1              | A1 C                             | 11 22    |                         | CE/PGM                | CE/PGM             | CE              | CE/PGM          | CE/PGM             |
| A <sub>0</sub>  | A <sub>0</sub>     | A <sub>0</sub>     | A <sub>0</sub>  | A <sub>0</sub>  | A0 C                             | 12 21    | □o <sub>7</sub>         | 07                    | 07                 | 07              | 07              | 07                 |
| O0              | O <sub>0</sub>     | <b>O</b> 0         | 00              | O <sub>0</sub>  |                                  | 13 20    | <b>□</b> 0 <sub>6</sub> | <b>O</b> <sub>6</sub> | 0 <sub>6</sub>     | 0 <sub>6</sub>  | 06              | 0 <sub>6</sub>     |
| 01              | 01                 | 0 <sub>1</sub>     | 01              | 01              | ᅳᇬᆸ                              | 14 19    | □ 0 <sub>5</sub>        | 05                    | 05                 | 05              | 05              | 05                 |
| 02              | 02                 | 02                 | 02              | 02              | <u></u> 0₂ □                     | 15 18    | þo₄                     | 04                    | 04                 | 04              | 04              | 04                 |
| GND             | GND                | GND                | GND             | GND             |                                  | 16 17    | □ 0 <sub>3</sub>        | <b>O</b> 3            | 03                 | 03              | 03              | 0 <sub>3</sub>     |

us:

NOTE: Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C020L pins.

#### **PIN NAMES**

| A <sub>0</sub> -A <sub>17</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| O <sub>0</sub> -O <sub>7</sub>  | Outputs                  |
| PGM                             | Program                  |
| XX                              | Don't Care (During Read) |

#### LCC PIN CONFIGURATION



# **PROGRAMMING INFORMATION**

**DC CHARACTERISTICS** (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 6.2V  $\pm$  0.25V, V<sub>PP</sub> = 12.75  $\pm$  0.25V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                               | I <sub>LI</sub> | -10  | 10                   | μA   |
| $V_{PP}$ Supply Current During<br>Programming Pulse ( $\overline{CE} = \overline{PGM} = V_{IL}$ ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current  | I <sub>CC</sub> |      | 50                   | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 2.1 mA)                                    | V <sub>OL</sub> |      | 0.4                  | v    |
| Output High Voltage During Verify $(I_{OH} = -400 \ \mu A)$                                       | V <sub>OH</sub> | 3.5  |                      | v    |

NOTES: 10. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>. 11. V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE = PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.75 volts or vice-versa.

12. During power up the  $\overrightarrow{PGM}$  pin must be brought high ( $\ge V_{IH}$ ) either coincident with or before power is applied to  $V_{PP}$ .

#### AC CHARACTERISTICS ( $T_A = 25 \pm 5^{\circ}C$ , $V_{CC} = 6.2V \pm 0.25V$ , $V_{PP} = 12.75 \pm 0.25V$ )

| PARAMETER                                | SYMBOLS                           | MIN | ТҮР | MAX | UNIT |
|--|-----------------------------------|-----|-----|-----|------|
| Address Setup Time                       | t <sub>AS</sub>                   | 2   |     |     | μs   |
| Output Enable Setup Time                 | t <sub>OES</sub>                  | 2   |     |     | μs   |
| Data Setup Time                          | t <sub>os</sub>                   | 2   |     |     | μs   |
| Address Hold Time                        | t <sub>AH</sub>                   | 0   |     |     | μs   |
| Data Hold Time                           | t <sub>он</sub>                   | 2   |     |     | μs   |
| Chip Disable to Output Float Delay       | t <sub>DF</sub>                   | 0   |     | 55  | ns   |
| Data Valid From Output Enable            | t <sub>OE</sub>                   |     |     | 55  | ns   |
| V <sub>PP</sub> Setup Time/CE Setup Time | t <sub>VS</sub> /t <sub>CES</sub> | 2   |     |     | μs   |
| PGM Pulse Width                          | t <sub>PW</sub>                   | 0.1 |     | 4   | ms   |

#### **PROGRAMMING WAVEFORM**





•



WAFERSCALE INTEGRATION. INC.

WS27C220L

**ADVANCE INFORMATION** 

# 2 Meg (128K × 16) CMOS EPROM

# **KEY FEATURES**

Ultra-High Performance

— 120 ns

- Simplified Upgrade Path
  - V<sub>PP</sub> and PGM Are "Don't Care" During Normal Read Operation
  - Expandable to 8M Bits

- EPI Processing
  - Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000 Volts
- JEDEC Standard Pin Configuration - 40 Pin Dip Package
  - 44 Pin Chip Carrier

# GENERAL DESCRIPTION

The WS27C220L is an ultra-high performance, 2,097,152-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 128K-words of 16 bits each. The 120 ns access time of the WS27C220L enables it to operate in high performance systems. The "Don't Care" feature during read operations enables memory expansions up to 8M bits with no printed circuit board changes.

High performance microprocessors such as the 12 MHz 80386 and 16 MHz 68020 require 120 ns memory access times to operate at or near full speed. The WS27C220L enables such systems to incorporate operating systems and/or applications software into EPROM. This in turn enhances system utility by freeing up valuable RAM space for data or other program store and eliminating disk accesses for the EPROM resident routines.

The WS27C220L pin configuration was established to allow memory upgrades to 8M bits without hardware changes to the printed circuit board. Pins 1 and 39 are "don't care" during normal read operation. This enables higher order addresses to be connected to these pins (see DIP Pin Configurations). When higher density memories are required, the printed circuit board is ready to accept the higher density device with no hardware changes.

The WS27C220L is part of a high density EPROM family which spans densities from 64K to 4 Meg.

The WS27C220L is manufactured using WSI's advanced CMOS technology.

| PARAMETER                 | 27C220L-12 | 27C220L-15 | 27C220L-17 | 27C220L-20 |
|---------------------------|------------|------------|------------|------------|
| Address Access Time (Max) | 120 ns     | 150 ns     | 170 ns     | 200 ns     |
| Chip Select Time (Max)    | 120 ns     | 150 ns     | 170 ns     | 200 ns     |
| Output Enable Time (Max)  | 35 ns      | 40 ns      | 40 ns      | 40 ns      |

#### **PRODUCT SELECTION GUIDE**

#### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65°C to +125°C                                      |
|--|
| Voltages on Any Pin with   |
| Respect to Ground0.6V to +7V   |
| $V_{\text{PP}}$ with Respect to Ground $\ldots \ldots -0.6V$ to $+14V$ |
| V <sub>CC</sub> Supply Voltage with                                    |
| Respect to Ground0.6V to +7V   |
| ESD Protection> 2000V  |
|  |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE    | TEMPERATURE    | V <sub>cc</sub> | TOLERANCE    |
|----------|----------------|-----------------|--------------|
| Comm'l   | 0° to +70°C    | +5V             | ±5% or ±10%  |
| Military | -55° to +125°C | +5V             | <u>+</u> 10% |

#### **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                          | PARAMETER                              | TEST CONE                       | DITIONS   | MIN                  | MAX             | UNITS |
|---------------------------------|--|---------------------------------|-----------|----------------------|-----------------|-------|
| VIL                             | Input Low Level                        |                                 |           | -0.5                 | 0.8             | V     |
| V <sub>IH</sub>                 | Input High Level                       |                                 |           | 2.0                  | $V_{CC} + 1$    | V     |
| V <sub>OL</sub>                 | Output Low Voltage                     | $I_{OL} = 2.1 \text{ mA}$       |           |                      | 0.4             | V     |
| V <sub>OH</sub>                 | Output High Voltage                    | I <sub>OH</sub> = -400 μA       |           | 3.5                  |                 | V     |
| I <sub>SB1</sub> <sup>(3)</sup> | V <sub>CC</sub> Standby Current (CMOS) | $\overline{CE} = V_{CC} \pm 0.$ | 3V        |                      | 100             | μA    |
| I <sub>SB2</sub>                | V <sub>CC</sub> Standby Current        | $\overline{CE} = V_{IH}$        |           |                      | 1               | mA    |
| L (1)                           | V. Activo Current                      |                                 | F = 5 MHz |                      | 60              | m۸    |
| ICC                             | V <sub>CC</sub> Active Current         | $CE = OE = V_{IL}$              | F = 8 MHz |                      | 70              | mA    |
| I <sub>PP</sub>                 | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$               |           |                      | 100             | μA    |
| V <sub>PP</sub>                 | V <sub>PP</sub> Read Voltage           |                                 |           | V <sub>CC</sub> -0.4 | V <sub>CC</sub> | V     |
| ILI                             | Input Load Current                     | $V_{IN} = 5.5V \text{ or } G$   | ind       | -1                   | 1               | μA    |
| ILO                             | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or}$     | Gnd       | -10                  | 10              | μA    |

#### AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                         |   | -   | 12  | -15 |     | -17 |     | -20 |     |       |
|--------------------------------|---|-----|-----|-----|-----|-----|-----|-----|-----|-------|
| STNIBUL                        | PARAMETER   | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNITS |
| t <sub>ACC</sub>               | Address to Output Delay   |     | 120 |     | 150 |     | 170 |     | 200 |       |
| t <sub>CE</sub>                | CE to Output Delay  |     | 120 |     | 150 |     | 170 |     | 200 |       |
| t <sub>OE</sub>                | OE to Output Delay  |     | 35  |     | 40  |     | 40  |     | 40  |       |
| t <sub>DF</sub> <sup>(2)</sup> | Output Disable to<br>Output Float                                       |     | 35  |     | 40  |     | 40  |     | 40  | ns    |
| t <sub>OH</sub> <sup>(2)</sup> | Output Hold From<br>Addresses, CE or<br>OE, Whichever<br>Occurred First | 0   |     | 0   |     | 0   |     | 0   |     |       |

NOTES:

1. The supply current is the sum of  $I_{CC}$  and  $I_{PP}$ . The maximum current value is with Outputs  $O_0$  to  $O_7$  unloaded.

This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
 CMOS inputs: V<sub>IL</sub> = GND ± 0.3V, V<sub>IH</sub> = V<sub>CC</sub> ± 0.3V.

### AC READ TIMING DIAGRAM



# **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

**U**L

NOTES:

4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages. 6.  $\overline{OE}$  may be delayed up to  $t_{CE} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ 

#### A.C. TESTING INPUT/OUTPUT WAVEFORM



# A.C. TESTING LOAD CIRCUIT



#### **DIP PIN CONFIGURATIONS**

|                 |                    |                    |                    |                    |                    | W0070000               |           |                   | _               |                 |                 |                 |                 |                 |
|-----------------|--------------------|--------------------|--------------------|--------------------|--------------------|------------------------|-----------|-------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 8 Mbit          | 4 Mbit             | 1 Mbit             | 512K               | 57C257             | 57C65              | ] ,                    | W52/C220L | ٦                 | 57C65           | 57C257          | 512K            | 1 Mbit          | 4 Mbit          | 8 Mbit          |
| A <sub>18</sub> | XX/V <sub>PP</sub> | -xx/v <sub>pp</sub> 🗖  | 1 40      | □ v <sub>cc</sub> | v <sub>cc</sub> |
| CE/PGM          | CE/PGM             | CE                 | CE                 | CE                 | CE                 |                        | 2 39      |                   | XX/PGM          | XX/PGM          | XX/PGM          | XX/PGM          | A <sub>17</sub> | A <sub>17</sub> |
| 0 <sub>15</sub> | 0 <sub>15</sub>    | 0 <sub>15</sub>    | 0 <sub>15</sub>    | 0 <sub>15</sub>    | 0 <sub>15</sub>    | 0 <sub>15</sub> 🗖      | 3 38      | A16               | NC              | NC              | NC              | NC              | A <sub>16</sub> | A <sub>16</sub> |
| 0 <sub>14</sub> | 0 <sub>14</sub>    | 0 <sub>14</sub>    | 0 <sub>14</sub>    | 0 <sub>14</sub>    | 014                | O14 🗖                  | 4 37      | A15               | NC              | NC              | NC              | A <sub>15</sub> | A <sub>15</sub> | A <sub>15</sub> |
| 0 <sub>13</sub> | 0 <sub>13</sub>    | 0 <sub>13</sub>    | 0 <sub>13</sub>    | 0 <sub>13</sub>    | 0 <sub>13</sub>    | └─── <sup>0</sup> 13 □ | 5 36      | A14               | NC              | NC              | A <sub>14</sub> | A <sub>14</sub> | A <sub>14</sub> | A <sub>14</sub> |
| 0 <sub>12</sub> | 0 <sub>12</sub>    | 0 <sub>12</sub>    | 0 <sub>12</sub>    | 0 <sub>12</sub>    | 0 <sub>12</sub>    | 0 <sub>12</sub> 🗖      | 6 35      | A13               | NC              | A <sub>13</sub> |
| 0 <sub>11</sub> | 0 <sub>11</sub>    | 0 <sub>11</sub>    | 0 <sub>11</sub>    | 011                | 011                | ┝──⁰╖┏                 | 7 34      | A12               | NC              | A <sub>12</sub> |
| 0 <sub>10</sub> | O <sub>10</sub>    | 0 <sub>10</sub>    | 0 <sub>10</sub>    | 0 <sub>10</sub>    | 010                | O₁₀ 🗖                  | 8 33      | A11               | A <sub>11</sub> |
| 0,              | 0,                 | 0,                 | 09                 | 09                 | 09                 | °, □                   | 9 32      | A 10              | A <sub>10</sub> |
| 08              | 08                 | 08                 | 08                 | 08                 | 08                 | ° □                    | 10 / 31   | □ A <sub>9</sub>  | A <sub>9</sub>  |
| GND             | GND                | GND                | GND                | GND                | GND                |                        | 11 / 30   | GND               | GND             | GND             | GND             | GND             | GND             | GND             |
| 07              | 07                 | 07                 | 07                 | 07                 | 07                 | 07 C                   | 12 29     | Þ 🗛 ———           | A <sub>8</sub>  |
| 0 <sub>6</sub>  | 06                 | 06                 | 0 <sub>6</sub>     | 0 <sub>6</sub>     | 06                 | °₀ ⊏                   | 13 28     | Þ A7              | A7              | A7              | A <sub>7</sub>  | A7              | A7              | A <sub>7</sub>  |
| 05              | 05                 | 05                 | 0 <sub>5</sub>     | 05                 | 05                 | 0₅ ⊡                   | 14 27     | Þ 🗛               | A <sub>6</sub>  | A <sub>6</sub>  | А <sub>6</sub>  | A <sub>6</sub>  | A <sub>6</sub>  | А <sub>6</sub>  |
| 04              | 04                 | 04                 | 04                 | 04                 | 04                 | °₄ □                   | 15 26     | □ ▲5              | A <sub>5</sub>  |
| 03              | 03                 | 03                 | 03                 | 03                 | 03                 | └─── <sup>0</sup> ₃ 🗖  | 16 25     | ₽ ₳₄              | A4              | A4              | A <sub>4</sub>  | A <sub>4</sub>  | A4              | A <sub>4</sub>  |
| 02              | 02                 | 02                 | 02                 | 02                 | 02                 | └─── <sup>0</sup> ₂ □  | 17 24     | □ A <sub>3</sub>  | A <sub>3</sub>  |
| 01              | 01                 | 01                 | 01                 | 01                 | 01                 | └──-º₁ □               | 18 23     | □ A <sub>2</sub>  | A <sub>2</sub>  |
| 00              | 00                 | 00                 | 00                 | 00                 | 00                 |                        | 19 22     | P A1              | A1              | A1              | A1              | A1              | A1              | A <sub>1</sub>  |
| OE/VPP          | OE                 | ŌĒ                 | ŌE                 | ŌE                 | ŌĒ                 | ᅋ                      | 20 21     | ₽ ⊷               | A <sub>0</sub>  |

us:

NOTE: Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C220L pins.

#### PIN NAMES

| A <sub>0</sub> -A <sub>16</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| O <sub>0</sub> -O <sub>15</sub> | Outputs                  |
| NC                              | No Connection            |
| XX                              | Don't Care (During Read) |
| PGM                             | Program                  |

# LCC PIN CONFIGURATION (TOP)



# **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T\_A = 25  $\pm$  5°C, V\_{CC} = 6.2V  $\pm$  0.25V, V\_{PP} = 12.75  $\pm$  0.25V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>(V <sub>IN</sub> = V <sub>CC</sub> or Gnd)                               | I <sub>LI</sub> | -10  | 10                   | μA   |
| $V_{PP}$ Supply Current During<br>Programming Pulse ( $\overline{CE} = \overline{PGM} = V_{IL}$ ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current  | I <sub>CC</sub> |      | 50                   | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 2.1 mA)                                    | V <sub>OL</sub> |      | 0.4                  | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -400 μA)                                  | V <sub>OH</sub> | 3.5  |                      | v    |

**NOTES:** 7.  $V_{CC}$  must be applied either coincidentally or before  $V_{PP}$  and removed either coincidentally or after  $V_{PP}$ . 8.  $V_{PP}$  must not be greater than 14 volts including overshoot. During  $\overline{CE} = \overline{PGM} = V_{IL}$ ,  $V_{PP}$  must not be switched from 5 volts to 12.75 volts or vice-<u>versa</u>. 9. During power up the PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

# **AC CHARACTERISTICS** (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 6.2V $\pm$ 0.25V, V<sub>PP</sub> = 12.75 $\pm$ 0.25V)

| PARAMETER                                | SYMBOLS                           | MIN | ТҮР | MAX | UNIT |
|--|-----------------------------------|-----|-----|-----|------|
| Address Setup Time                       | t <sub>AS</sub>                   | 2   |     |     | μs   |
| Output Enable Setup Time                 | t <sub>OES</sub>                  | 2   |     |     | μS   |
| Data Setup Time                          | t <sub>os</sub>                   | 2   |     |     | μS   |
| Address Hold Time                        | t <sub>AH</sub>                   | 0   |     |     | μs   |
| Data Hold Time                           | t <sub>OH</sub>                   | 2   |     |     | μs   |
| Chip Disable to Output Float Delay       | t <sub>DF</sub>                   | 0   |     | 55  | ns   |
| Data Valid From Output Enable            | t <sub>OE</sub>                   |     |     | 55  | ns   |
| V <sub>PP</sub> Setup Time/CE Setup Time | t <sub>VS</sub> /t <sub>CES</sub> | 2   |     |     | μs   |
| PGM Pulse Width                          | t <sub>PW</sub>                   | 0.1 |     | 4   | ms   |

#### **PROGRAMMING WAVEFORM**





#### **MODE SELECTION**

The modes of operation of the WS27C220L are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and on  $A_9$  for device signature.

| PINS            |                              | CE              | ŌĒ  | PGM               | A <sub>9</sub>                 | A <sub>0</sub> | V <sub>PP</sub> | v <sub>cc</sub> | OUTPUTS          |
|-----------------|------------------------------|-----------------|-----|-------------------|--------------------------------|----------------|-----------------|-----------------|------------------|
| Read            |                              | V <sub>IL</sub> | VIL | X <sup>(10)</sup> | X                              | X              | X               | 5.0V            | D <sub>OUT</sub> |
| Output Disa     | able                         | Х               | VIH | Х                 | X                              | X              | X               | 5.0V            | High Z           |
| Standby         |                              | VIH             | Х   | Х                 | X                              | X              | X               | 5.0V            | High Z           |
| Programmi       | ng                           | VIL             | VIH | VIL               | X                              | X              | V <sub>PP</sub> | 6.2V            | D <sub>IN</sub>  |
| Program Ve      | ərify                        | VIL             | VIL | V <sub>IH</sub>   | X                              | X              | V <sub>PP</sub> | 6.2V            | D <sub>OUT</sub> |
| Program Inhibit |                              | VIH             | Х   | Х                 | X                              | X              | V <sub>PP</sub> | 6.2V            | High Z           |
| Signature       | Manufacturer <sup>(12)</sup> | VIL             | VIL | X                 | V <sub>H</sub> <sup>(11)</sup> | VIL            | X               | 5.0V            | 23 H             |
| Signature       | Device <sup>(12)</sup>       | V <sub>IL</sub> | VIL | x                 | V <sub>H</sub> <sup>(11)</sup> | VIH            | x               | 5.0V            | C9 H             |

·US:-

| Table | 1. | Modes | Selection |
|-------|----|-------|-----------|
| Iabie |    | Moues | JEIECHUN  |

**NOTES:** 10. X can be  $V_{IL}$  or  $V_{IH}$  11.  $V_H = V_{PP}$  12.  $A_1 - A_8$ ,  $A_{10} - A_{16} = V_{IL}$ 





# 4 MEG EPROM SELECTION GUIDE

3





WS27C040L PRELIMINARY

# 512K × 8 CMOS EPROM

#### **KEY FEATURES**

- High Performance CMOS — 120 ns Access Time
- Fast Programming
- EPI Processing
  - Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000 Volts

- Simplified Upgrade Path
  - V<sub>PP</sub> is a "Don't Care" During Normal Read Operation
- Upward Compatible with JEDEC EPROM Configurations
- JEDEC Standard Pin Configuration — 32 Pin Dip Package

#### **GENERAL DESCRIPTION**

The WS27C040L is a high performance, 4,194,304-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 512 K-words of 8 bits each. Its pin-compatibility with byte-wide JEDEC EPROMs enables upgrades through 8 Mbit EPROMs. The "Don't Care" feature on V<sub>PP</sub> during read operations allows memory expansions from 1M to 8M bits with no printed circuit board changes.

The WS27C040L can directly replace lower density 28-pin EPROMs by adding an  $A_{16}$  address line and  $V_{CC}$  jumper. During the normal read operation  $V_{PP}$  is in a "don't care" state which allows a higher order address, such as  $A_{19}$ , to be connected without affecting the normal read operation. This allows memory upgrade to 8M bits without hardware changes. The WS27C040L will also be offered in a 32-pin plastic Dip with the same upgrade path.

The WS27C040L provides microprocessor-based systems extensive storage capacity for large portions of operating system and application software. Its 120-ns access time provides no-wait-state operation with high-performance CPUs such as the 16-MHz 80186, 16-MHz 68020, or 12-MHz 80386. The WS27C040L offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently-used software routines are quickly executed from EPROM storage, greatly enhancing system utility.

The WS27C040L is manufactured using WSI's advanced CMOS split gate EPROM technology.

| P | R | OD | U | СТ | SEL | ECT | 'ION | GU | IDE |
|---|---|----|---|----|-----|-----|------|----|-----|
|---|---|----|---|----|-----|-----|------|----|-----|

| PARAMETER                 | WS27C040L-12 | WS27C040L-15 | WS27C040L-17 | WS27C040L-20 |
|---------------------------|--------------|--------------|--------------|--------------|
| Address Access Time (Max) | 120 ns       | 150 ns       | 170 ns       | 200 ns       |
| Chip Select Time (Max)    | 120 ns       | 150 ns       | 170 ns       | 200 ns       |
| Output Enable Time (Max)  | 35 ns        | 40 ns        | 40 ns        | 40 ns        |

#### **ABSOLUTE MAXIMUM RATINGS\***

| Storage Temperature65°C to +125°C                                      |
|--|
| Voltages on Any Pin with   |
| Respect to Ground0.6V to +7V   |
| $V_{\text{PP}}$ with Respect to Ground $\ldots \ldots -0.6V$ to $+14V$ |
| V <sub>CC</sub> Supply Voltage with                                    |
| Respect to Ground0.6V to +7V   |
| ESD Protection   |
|  |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time . may affect device reliability.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE     | V <sub>cc</sub> | TOLERANCE   |  |  |
|------------|-----------------|-----------------|-------------|--|--|
| Commercial | 0°C to +70°C    | +5V             | ±5% or ±10% |  |  |
| Military   | -55°C to +125°C | +5V             | ±10%        |  |  |

# **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                          | PARAMETER                              | TEST COND                       | DITIONS   | MIN                  | МАХ             | UNITS |
|---------------------------------|--|---------------------------------|-----------|----------------------|-----------------|-------|
| VIL                             | Input Low Level                        |                                 |           | -0.5                 | 0.8             | V     |
| V <sub>IH</sub>                 | Input High Level                       |                                 |           | 2.0                  | $V_{CC} + 1$    | V     |
| V <sub>OL</sub>                 | Output Low Voltage                     | $I_{OL} = 2.1 \text{ mA}$       |           |                      | 0.4             | V     |
| V <sub>OH</sub>                 | Output High Voltage                    | $I_{OH} = -400 \ \mu A$         |           | 3.5                  |                 | V     |
| I <sub>SB1</sub> <sup>(3)</sup> | V <sub>CC</sub> Standby Current (CMOS) | $\overline{CE} = V_{CC} \pm 0.$ | 3V        |                      | 100             | μA    |
| I <sub>SB2</sub>                | V <sub>CC</sub> Standby Current        | CE = V <sub>IH</sub>            |           |                      | 1               | mA    |
| I (1)                           | V Active Current                       |                                 | F = 5 MHz |                      | 50              | m۸    |
|                                 |  | $CE = OE = V_{IL}$              | F = 8 MHz |                      | 60              | ma    |
| IPP                             | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$               |           |                      | 100             | μA    |
| V <sub>PP</sub>                 | V <sub>PP</sub> Read Voltage           |                                 |           | V <sub>CC</sub> -0.4 | V <sub>CC</sub> | V     |
| ۱ <sub>LI</sub>                 | Input Load Current                     | $V_{IN} = 5.5V \text{ or } G$   | ind       | -1                   | 1               | μA    |
| I <sub>LO</sub>                 | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or}$     | Gnd       | -10                  | 10              | μA    |

AC READ CHARACTERISTICS Over Operating Range with  $V_{PP} = V_{CC}$ .

| SYMBOL                         |  | 27C040L-12 |     | 27C040L-15 |     | 27C040L-17 |     | 27C040L-20 |     |       |
|--------------------------------|--|------------|-----|------------|-----|------------|-----|------------|-----|-------|
|                                | CHARACTERISTICS  | MIN        | МАХ | MIN        | MAX | MIN        | МАХ | MIN        | MAX | UNITS |
| t <sub>ACC</sub>               | Address to Output Delay  |            | 120 |            | 150 |            | 170 |            | 200 |       |
| t <sub>CE</sub>                | CE to Output Delay   |            | 120 |            | 150 |            | 170 |            | 200 |       |
| t <sub>OE</sub>                | OE to Output Delay   |            | 35  |            | 40  |            | 40  |            | 40  | ne    |
| t <sub>DF</sub> <sup>(2)</sup> | OE High to Output Float  |            | 35  |            | 40  |            | 40  |            | 40  | 113   |
| t <sub>OH</sub> <sup>(2)</sup> | Output Hold from<br>Addresses, CE or OE,<br>Whichever Occurred First | 0          |     | 0          |     | 0          |     | 0          |     |       |

#### NOTES:

1. The supply current is the sum of  $I_{CC}$  and  $I_{PP}$ . The maximum current value is with Outputs  $O_0$  to  $O_7$  unloaded.

This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
 CMOS inputs: V<sub>IL</sub> = GND ± 0.3V, V<sub>IH</sub> = V<sub>CC</sub> ± 0.3V.

us:

# A.C. WAVEFORMS



# **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

NOTES:

4. This parameter is only sampled and is not 100% tested.

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages. 6.  $\overline{OE}$  may be delayed up to  $t_{CE}-t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ 

## A.C. TESTING INPUT/OUTPUT WAVEFORM



# A.C. TESTING LOAD CIRCUIT



# **MODE SELECTION**

The modes of operation of the WS27C040L are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and  $A_9$  for device signature.

| MODE        | PINS                        | CE/PGM          | ŌĒ              | A9                            | A <sub>0</sub>  | V <sub>PP</sub>                | v <sub>cc</sub> | OUTPUTS          |
|-------------|-----------------------------|-----------------|-----------------|-------------------------------|-----------------|--------------------------------|-----------------|------------------|
| Read        |                             | V <sub>IL</sub> | V <sub>IL</sub> | x                             | х               | х                              | 5.0V            | D <sub>OUT</sub> |
| Output Disa | ble                         | x               | V <sub>IH</sub> | X                             | Х               | Х                              | 5.0V            | High Z           |
| Standby     |                             | V <sub>IH</sub> | X               | X                             | Х               | Х                              | 5.0V            | High Z           |
| Programmin  | g                           | VIL             | VIH             | X                             | Х               | V <sub>PP</sub> <sup>(8)</sup> | 6.2V            | D <sub>IN</sub>  |
| Program Ve  | rify                        | х               | V <sub>IL</sub> | X                             | Х               | V <sub>PP</sub> <sup>(8)</sup> | 6.2V            | D <sub>OUT</sub> |
| Program Inf | nibit                       | V <sub>IH</sub> | V <sub>IH</sub> | X                             | Х               | V <sub>PP</sub> <sup>(8)</sup> | 5.0V            | High Z           |
| Signatura   | Manufacturer <sup>(9)</sup> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>H</sub> <sup>(8)</sup> | V <sub>IL</sub> | Х                              | 5.0V            | 23 H             |
| oignature   | Device <sup>(9)</sup>       | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>H</sub> <sup>(8)</sup> | V <sub>IH</sub> | Х                              | 5.0V            | D0 H             |

#### Table 1. Modes Selection

NOTES:

7. X can be  $V_{IL}$  or  $V_{IH}$ 8.  $V_{H} = V_{PP} = 12.75 \pm 0.25V$  9.  $A_1 - A_8$ ,  $A_{10} - A_{18} = V_{IL}$ 

#### **DIP PIN CONFIGURATIONS**

| 8 Mbit          | 2 Mbit             | 27C010L            |                     | 527C040L                   | 27C010L         | 2 Mbit          | 8 Mbit             |
|-----------------|--------------------|--------------------|---------------------|----------------------------|-----------------|-----------------|--------------------|
| A <sub>19</sub> | XX/V <sub>PP</sub> | XX/V <sub>PP</sub> |                     | 32 🗖 V <sub>cc</sub> —     | V <sub>cc</sub> | V <sub>cc</sub> | V <sub>cc</sub>    |
| A <sub>16</sub> | A <sub>16</sub>    | A <sub>16</sub>    | A 16 C 2            | 31 🗖 A <sub>18</sub> –     | XX/PGM          | XX/PGM          | A <sub>18</sub>    |
| A <sub>15</sub> | A <sub>15</sub>    | A <sub>15</sub>    | A 15 🗖 3            | 30 🗖 A <sub>17</sub>       | XX              | A <sub>17</sub> | A <sub>17</sub>    |
| A <sub>12</sub> | A <sub>12</sub>    | A <sub>12</sub>    | A <sub>12</sub> 4   | 29 🗖 A <sub>14</sub>       | A <sub>14</sub> | A <sub>14</sub> | A <sub>14</sub>    |
| A <sub>7</sub>  | A <sub>7</sub>     | A <sub>7</sub>     | A7 🗖 5              | 28 🗖 A <sub>13</sub>       | A <sub>13</sub> | A <sub>13</sub> | A <sub>13</sub>    |
| А <sub>6</sub>  | A <sub>6</sub>     | A <sub>6</sub>     | A <sub>6</sub> [] 6 | 27 🗖 A <sub>8</sub>        | A <sub>8</sub>  | A <sub>8</sub>  | A <sub>8</sub>     |
| A <sub>5</sub>  | A <sub>5</sub>     | A <sub>5</sub>     | A₅ □ 7              | <u>26</u> □ A <sub>9</sub> | A <sub>9</sub>  | A <sub>9</sub>  | A <sub>9</sub>     |
| A4              | A4                 | A4                 | A₄ □ 8              | () 25 🗖 A <sub>11</sub>    | A <sub>11</sub> | A <sub>11</sub> | A <sub>11</sub>    |
| A <sub>3</sub>  | A <sub>3</sub>     | A <sub>3</sub>     | A <sub>3</sub> C 9  | <u></u> 24 þ ōĒ ───        | OE              | OE              | OE/V <sub>PP</sub> |
| A <sub>2</sub>  | A <sub>2</sub>     | A <sub>2</sub>     | A2 10               | 23 🗖 A <sub>10</sub>       | A <sub>10</sub> | A <sub>10</sub> | A <sub>10</sub>    |
| A <sub>1</sub>  | A <sub>1</sub>     | A1                 | A1 C 11             | 22 CE/PGM                  | CE              | CE              | CE/PGM             |
| A <sub>0</sub>  | A <sub>0</sub>     | A <sub>0</sub>     | A <sub>0</sub> [12] | 21 🗖 0 <sub>7</sub>        | 0 <sub>7</sub>  | 0 <sub>7</sub>  | 0 <sub>7</sub>     |
| 0 <sub>0</sub>  | O <sub>0</sub>     | O <sub>0</sub>     | 0₀ <b>□</b> 13      | 20 🗖 O <sub>6</sub>        | 0 <sub>6</sub>  | 0 <sub>6</sub>  | 0 <sub>6</sub>     |
| 0 <sub>1</sub>  | 01                 | 01                 | 01 C 14             | 19 🗖 O <sub>5</sub>        | 0 <sub>5</sub>  | 0 <sub>5</sub>  | 0 <sub>5</sub>     |
| 0 <sub>2</sub>  | 0 <sub>2</sub>     | 0 <sub>2</sub>     | 0 <sub>2</sub> C 15 | 18 04                      | O <sub>4</sub>  | O <sub>4</sub>  | O4                 |
| GND             | GND                | GND                | GND [ 16            | 17 🗖 O <sub>3</sub>        | 0 <sub>3</sub>  | 0 <sub>3</sub>  | O <sub>3</sub>     |

·Usi

NOTE: 10. Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C040L pin.

#### PIN NAMES

| A <sub>0</sub> -A <sub>18</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| O <sub>0</sub> -O <sub>7</sub>  | Outputs                  |
| PGM                             | Program                  |
| XX                              | Don't Care (During Read) |

# **PROGRAMMING INFORMATION**

**DC CHARACTERISTICS** (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 6.25V  $\pm$  0.25V, V<sub>PP</sub> = 12.75  $\pm$  0.25V)

| PARAMETER   | SYMBOLS         | MIN  | MAX                  | UNIT |
|---|-----------------|------|----------------------|------|
| Input Leakage Current<br>$(V_{IN} = V_{CC} \text{ or Gnd})$                             | l <sub>L1</sub> | -10  | 10                   | μA   |
| V <sub>PP</sub> Supply Current During_<br>Programming Pulse (CE/PGM = V <sub>IL</sub> ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current  | Icc             |      | 50                   | mA   |
| Input Low Level   | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level  | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 2.1 mA)                          | V <sub>OL</sub> |      | 0.4                  | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -400 μA)                        | V <sub>OH</sub> | 3.5  |                      | v    |

NOTES: 11. V<sub>CC</sub> must be applied either coincidentally or before V<sub>PP</sub> and removed either coincidentally or after V<sub>PP</sub>.
 12. V<sub>PP</sub> must not be greater than 14 volts including overshoot. During CE/PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.5 volts or vice-versa.

#### AC CHARACTERISTICS ( $T_A = 25 \pm 5^{\circ}C$ , $V_{CC} = 6.25V \pm 0.25V$ , $V_{PP} = 12.75 \pm 0.25V$ )

| PARAMETER                          | SYMBOLS                           | MIN  | ТҮР | MAX | UNIT |
|------------------------------------|-----------------------------------|------|-----|-----|------|
| Address Setup Time                 | t <sub>AS</sub>                   | 2    |     |     | μs   |
| CE High to OE High                 | t <sub>сон</sub>                  | 2    |     |     | μs   |
| Output Enable Setup Time           | t <sub>OES</sub>                  | 2    |     |     | μs   |
| Data Setup Time                    | tos                               | 2    |     |     | μs   |
| Address Hold Time                  | t <sub>AH</sub>                   | 0    |     |     | μs   |
| Data Hold Time                     | t <sub>OH</sub>                   | 2    |     |     | μs   |
| Chip Disable to Output Float Delay | t <sub>DF</sub>                   | 0    |     | 55  | ns   |
| Data Valid From Output Enable      | t <sub>OE</sub>                   |      |     | 55  | ns   |
| VPP Setup Time/CE Setup Time       | t <sub>VS</sub> /t <sub>CES</sub> | 2    |     |     | μs   |
| PGM Pulse Width                    | t <sub>PW</sub>                   | 0.05 |     | 4   | ms   |
| OE Low to CE "Don't Care"          | tocx                              | 2    |     |     | μs   |

#### **PROGRAMMING WAVEFORM**





# PROGRAMMING/ERASURE/PROGRAMMERS

Refer to Section 5.

# **ORDERING INFORMATION**

| PART NUMBER      | SPEED | SPEED PACKAGE       |         | OPERATIN<br>RANGE | WSI<br>MANUFACTURING |              |
|------------------|-------|---------------------|---------|-------------------|----------------------|--------------|
|                  | (115) | ITE                 | DRAWING | TEMPERATURE       | V <sub>cc</sub>      | PROCEDURE    |
| WS27C040L-12D/5* | 120   | 32 Pin CERDIP, 0.6" | D4      | Comm'l            | ±5%                  | Standard     |
| WS27C040L-15C    | 150   | 32 Pad CLLCC        | C2      | Comm'l            | ±10%                 | Standard     |
| WS27C040L-15CM*  | 150   | 32 Pad CLLCC        | C2      | Military          | ±10%                 | Standard     |
| WS27C040L-15CMB* | 150   | 32 Pad CLLCC        | C2      | Military          | ±10%                 | MIL-STD-883C |
| WS27C040L-15D    | 150   | 32 Pin CERDIP, 0.6" | D4      | Comm'l            | ±10%                 | Standard     |
| WS27C040L-15DMB* | 150   | 32 Pin CERDIP, 0.6" | D4      | Military          | ±10%                 | MIL-STD-883C |
| WS27C040L-17C    | 170   | 32 Pad CLLCC        | C2      | Comm'l            | ±10%                 | Standard     |
| WS27C040L-17CM   | 170   | 32 Pad CLLCC        | C2      | Military          | ±10%                 | Standard     |
| WS27C040L-17CMB  | 170   | 32 Pad CLLCC        | C2      | Military          | ±10%                 | MIL-STD-883C |
| WS27C040L-17D    | 170   | 32 Pin CERDIP, 0.6" | D4      | Comm'l            | ±10%                 | Standard     |
| WS27C040L-17DMB  | 170   | 32 Pin CERDIP, 0.6" | D4      | Military          | ±10%                 | MIL-STD-883C |
| WS27C040L-20C    | 200   | 32 Pad CLLCC        | C2      | Comm'l            | ±10%                 | Standard     |
| WS27C040L-20CM   | 200   | 32 Pad CLLCC        | C2      | Military          | ±10%                 | Standard     |
| WS27C040L-20CMB  | 200   | 32 Pad CLLCC        | C2      | Military          | ±10%                 | MIL-STD-883C |
| WS27C040L-20D    | 200   | 32 Pin CERDIP, 0.6" | D4      | Comm'l            | ±10%                 | Standard     |
| WS27C040L-20DMB  | 200   | 32 Pin CERDIP, 0.6" | D4      | Military          | ±10%                 | MIL-STD-883C |

\*These products are Advance Information.



WAFERSCALE INTEGRATION, INC.

WS27C240L ADVANCE INFORMATION

# 4 Meg (256K × 16) CMOS EPROM

# **KEY FEATURES**

- Ultra-High Performance
  - 120 ns
- Simplified Upgrade Path
  - V<sub>PP</sub> is a "Don't Care" During Normal Read Operation
  - Expandable to 8M Bits

- EPI Processing
  - Latch-Up Immunity to 200 mA
  - ESD Protection Exceeds 2000 Volts
- JEDEC Standard Pin Configuration - 40 Pin Dip Package
  - 44 Pin Chip Carrier

### **GENERAL DESCRIPTION**

The WS27C240L is an ultra-high performance, 4,194,304-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 256K-words of 16 bits each. The 120 ns access time of the WS27C240L enables it to operate in high performance systems. The "Don't Care" feature during read operations enables memory expansions up to 8M bits with no printed circuit board changes.

High performance microprocessors such as the 80386 and 68020 require sub-120 ns memory access times to operate at or near full speed. The WS27C240L enables such systems to incorporate operating systems and/or applications software into EPROM. This in turn enhances system utility by freeing up valuable RAM space for data or other program store and eliminating disk accesses for the EPROM resident routines.

The WS27C240L pin configuration was established to enable memory upgrades to 8M bits without hardware changes to the printed circuit board. Pin 1 is a "don't care" during normal read operation. This enables higher order addresses to be connected to this pin (see DIP Pin Configurations). When higher density memories are required, the printed circuit board is ready to accept the higher density device with no hardware changes.

The WS27C240L is part of a high density EPROM family which spans densities from 64K to 4 Meg.

The WS27C240L is manufactured using WSI's advanced CMOS technology.

| PARAMETER                 | 27C240L-12 | 27C240L-15 | 27C240L-17 | 27C240L-20 |
|---------------------------|------------|------------|------------|------------|
| Address Access Time (Max) | 120 ns     | 150 ns     | 170 ns     | 200 ns     |
| Chip Select Time (Max)    | 120 ns     | 150 ns     | 170 ns     | 200 ns     |
| Output Enable Time (Max)  | 35 ns      | 40 ns      | 40 ns      | 40 ns      |

#### **PRODUCT SELECTION GUIDE**

#### **ABSOLUTE MAXIMUM RATINGS\***

| -65°C to +125°C |
|-----------------|
|                 |
| 0.6V to +7V     |
| 0.6V to +14V    |
|                 |
| 0.6V to +7V     |
| > 2000V         |
|                 |

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **OPERATING RANGE**

| RANGE      | TEMPERATURE    | V <sub>cc</sub> | TOLERANCE    |
|------------|----------------|-----------------|--------------|
| Comm'l     | 0° to +70°C    | +5V             | ±5% or ±10%  |
| Industrial | -40° to +85°C  | +5V             | <u>+</u> 10% |
| Military   | -55° to +125°C | +5V             | ±10%         |

# **DC READ CHARACTERISTICS** Over Operating Range with $V_{PP} = V_{CC}$ .

| SYMBOL                          | PARAMETER                              | TEST CONE                       | DITIONS   | MIN                  | MAX             | UNITS |
|---------------------------------|--|---------------------------------|-----------|----------------------|-----------------|-------|
| V <sub>IL</sub>                 | Input Low Level                        |                                 |           | -0.5                 | 0.8             | V     |
| V <sub>IH</sub>                 | Input High Level                       |                                 |           | 2.0                  | $V_{CC} + 1$    | V     |
| V <sub>OL</sub>                 | Output Low Voltage                     | $I_{OL} = 2.1 \text{ mA}$       |           |                      | 0.4             | V     |
| V <sub>OH</sub>                 | Output High Voltage                    | $I_{OH} = -400 \ \mu A$         |           | 3.5                  |                 | V     |
| I <sub>SB1</sub> <sup>(3)</sup> | V <sub>CC</sub> Standby Current (CMOS) | $\overline{CE} = V_{CC} \pm 0.$ | 3V        |                      | 100             | μA    |
| I <sub>SB2</sub>                | V <sub>CC</sub> Standby Current        | $\overline{CE} = V_{IH}$        |           |                      | 1               | mA    |
| L (1)                           | V Active Current                       |                                 | F = 5 MHz |                      | 60              | m 4   |
| ICC(.)                          | V <sub>CC</sub> Active Current         | $CE = OE = V_{IL}$              | F = 8 MHz |                      | 70              | mA    |
| I <sub>PP</sub>                 | V <sub>PP</sub> Supply Current         | $V_{PP} = V_{CC}$               |           |                      | 100             | μA    |
| V <sub>PP</sub>                 | V <sub>PP</sub> Read Voltage           |                                 |           | V <sub>CC</sub> -0.4 | V <sub>CC</sub> | V     |
| I <sub>LI</sub>                 | Input Load Current                     | $V_{IN} = 5.5V$ or Gnd          |           | -1                   | 1               | μA    |
| I <sub>LO</sub>                 | Output Leakage Current                 | $V_{OUT} = 5.5V \text{ or}$     | Gnd       | -10                  | 10              | μA    |

# AC READ CHARACTERISTICS Over Operating Range with $V_{PP} = V_{CC}$ .

| SAMBOI                         |  | 27C240L-12 |     | 27C240L-15 |     | 27C240L-17 |     | 27C240L-20 |     |    |
|--------------------------------|--|------------|-----|------------|-----|------------|-----|------------|-----|----|
| OTMOOL                         | FANAMEIEN  | MIN        | MAX | MIN        | MAX | MIN        | MAX | MIN        | MAX |    |
| t <sub>ACC</sub>               | Address to Output<br>Delay   |            | 120 |            | 150 |            | 170 |            | 200 |    |
| t <sub>CE</sub>                | CE to Output Delay   |            | 120 |            | 150 |            | 170 |            | 200 |    |
| t <sub>OE</sub>                | OE to Output Delay   |            | 35  |            | 40  |            | 40  |            | 40  |    |
| t <sub>DF</sub> <sup>(2)</sup> | Output Disable to<br>Output Float  |            | 35  |            | 40  |            | 40  |            | 40  | ns |
| t <sub>OH</sub> <sup>(2)</sup> | Output Hold From<br>Addresses, CE or<br>OE, Whichever<br>Occurred First <sup>(2)</sup> | 0          |     | 0          |     | 0          |     | 0          |     |    |

#### NOTES:

 The supply current is the sum of I<sub>CC</sub> and I<sub>PP</sub>. The maximum current value is with Outputs O<sub>0</sub> to O<sub>7</sub> unloaded.
 This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram. 3. CMOS inputs:  $V_{IL}$  = GND ± 0.3V,  $V_{IH}$  =  $V_{CC}$  ± 0.3V.

#### AC READ TIMING DIAGRAM



# **CAPACITANCE**<sup>(4)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL           | PARAMETER                   | CONDITIONS     | TYP <sup>(5)</sup> | MAX | UNITS |
|------------------|-----------------------------|----------------|--------------------|-----|-------|
| C <sub>IN</sub>  | Input Capacitance           | $V_{IN} = 0V$  | 4                  | 6   | pF    |
| C <sub>OUT</sub> | Output Capacitance          | $V_{OUT} = 0V$ | 8                  | 12  | pF    |
| C <sub>VPP</sub> | V <sub>PP</sub> Capacitance | $V_{PP} = 0V$  | 18                 | 25  | pF    |

·US:

NOTES:

4. This parameter is only sampled and is not 100% tested

5. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

6  $\overrightarrow{OE}$  may be delayed up to t<sub>CE</sub>-t<sub>OE</sub> after the falling edge of  $\overrightarrow{CE}$  without impact on t<sub>CE</sub>.

#### A.C. TESTING INPUT/OUTPUT WAVEFORM



# A.C. TESTING LOAD CIRCUIT



## **DIP PIN CONFIGURATIONS**

| 8 Mbit             | 2 Mbit             | 1 Mbit             | 512K               | 57C257             | 57C65              | ]                 | WS27C240L |                   | 57C65           | 57C257          | 512K            | 1 Mbit          | 2 Mbit          | 8 Mbit          |
|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|-------------------|-----------|-------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| A <sub>18</sub>    | XX/V <sub>PP</sub> |                   | 1 40      | □ v <sub>cc</sub> | v <sub>cc</sub> | v <sub>cc</sub> | v <sub>cc</sub> | Vcc             | v <sub>cc</sub> | v <sub>cc</sub> |
| CE/PGM             | CE                 | CE                 | CE                 | CE                 | CE                 | CE/PGM            | 2 39      | A17               | XX/PGM          | XX/PGM          | XX/PGM          | XX/PGM          | XX/PGM          | A <sub>17</sub> |
| 0 <sub>15</sub>    | O <sub>15</sub> 🗖 | 3 38      | A 16              | NC              | NC              | NC              | NC              | A <sub>16</sub> | A <sub>16</sub> |
| 0 <sub>14</sub>    | 014                | 0 <sub>14</sub>    | 0 <sub>14</sub>    | 0 <sub>14</sub>    | 014                | O <sub>14</sub> 🗖 | 4 37      | A15               | NC              | NC              | NC              | A <sub>15</sub> | A <sub>15</sub> | A <sub>15</sub> |
| 0 <sub>13</sub>    | O <sub>13</sub> 🗖 | 5 36      | A14               | NC              | NC              | A <sub>14</sub> | A <sub>14</sub> | A <sub>14</sub> | A <sub>14</sub> |
| 0 <sub>12</sub>    | 0 <sub>12</sub>    | 012                | 0 <sub>12</sub>    | 0 <sub>12</sub>    | 0 <sub>12</sub>    | O <sub>12</sub> [ | 6 35      | A13               | NC              | A <sub>13</sub> |
| 011                | 011                | 0 <sub>11</sub>    | 0 <sub>11</sub>    | 0 <sub>11</sub>    | 011                | O <sub>11</sub> [ | 7 34      | A12               | NC              | A <sub>12</sub> |
| 0 <sub>10</sub>    | O <sub>10</sub> [ | 8 33      | □ A <sub>11</sub> | A <sub>11</sub> |
| 09                 | 09                 | O <sub>9</sub>     | 09                 | 09                 | 09                 | O,                | 9 32      | A 10              | A <sub>10</sub> |
| 0 <sub>8</sub>     | 08                 | 08                 | 08                 | 0 <sub>8</sub>     | 08                 | O <sub>8</sub> 🗖  | 10 / 31   | Þ ∧,              | A <sub>9</sub>  | A <sub>9</sub>  | Ag              | A <sub>9</sub>  | A <sub>9</sub>  | A <sub>9</sub>  |
| GND                | GND                | GND                | GND                | GND                | GND                |                   | 11 30     | <b>Д</b> GND      | GND             | GND             | GND             | GND             | GND             | GND             |
| 07                 | 07                 | 07                 | 07                 | 07                 | 07                 | 07                | 12 29     |                   | A <sub>8</sub>  |
| 0 <sub>6</sub>     | 0 <sup>6</sup> 🗖  | 13 28     | Þ ∧,              | Α <sub>7</sub>  | A <sub>7</sub>  | A <sub>7</sub>  | A7              | A <sub>7</sub>  | A7              |
| 05                 | 05                 | 05                 | 0 <sub>5</sub>     | 0 <sub>5</sub>     | 0 <sub>5</sub>     | O₂ [              | 14 27     | □ A <sub>6</sub>  | A <sub>6</sub>  |
| 04                 | 04                 | 04                 | 04                 | 04                 | 04                 | O₄ [              | 15 26     | □ ▲5              | A <sub>5</sub>  | A <sub>5</sub>  | A <sub>5</sub>  | Α <sub>5</sub>  | A <sub>5</sub>  | A <sub>5</sub>  |
| 0 <sub>3</sub>     | 03                 | 03                 | 03                 | 03                 | 03                 | 0 <sub>3</sub> 🗖  | 16 25     | □ •               | A <sub>4</sub>  | A <sub>4</sub>  | A <sub>4</sub>  | Α4              | A4              | A <sub>4</sub>  |
| 02                 | 02                 | 02                 | 02                 | 02                 | 02                 | O <sub>2</sub> [  | 17 24     | □ A <sub>3</sub>  | A <sub>3</sub>  | Α3              | Α3              | A3              | Α3              | Α3              |
| 01                 | 01                 | 01                 | 0 <sub>1</sub>     | 01                 | 01                 | O1 [              | 18 23     | □ A <sub>2</sub>  | A <sub>2</sub>  |
| 0 <sub>0</sub>     | 0 <sub>0</sub>     | 00                 | 0 <sub>0</sub>     | 0 <sub>0</sub>     | 00                 |                   | 19 22     | □ A1              | Α <sub>1</sub>  | Α <sub>1</sub>  | Α <sub>1</sub>  | A <sub>1</sub>  | Α <sub>1</sub>  | A <sub>1</sub>  |
| OE/V <sub>PP</sub> | ŌĒ                 | ŌĒ                 | ŌĒ                 | ŌĒ                 | ŌĒ                 |                   | 20 21     | ₽ ѧ₀              | A <sub>0</sub>  |

·U/f

NOTE: Compatible EPROM pin configurations are shown in the blocks adjacent to the WS27C240L pins.

#### PIN NAMES

| A <sub>0</sub> -A <sub>17</sub> | Addresses                |
|---------------------------------|--------------------------|
| CE                              | Chip Enable              |
| ŌĒ                              | Output Enable            |
| O <sub>0</sub> -O <sub>15</sub> | Outputs                  |
| NC                              | No Connection            |
| XX                              | Don't Care (During Read) |
| PGM                             | Program                  |

# LCC PIN CONFIGURATION (TOP)



# **PROGRAMMING INFORMATION**

DC CHARACTERISTICS (T<sub>A</sub> = 25  $\pm$  5°C, V<sub>CC</sub> = 6.2V  $\pm$  0.25V, V<sub>PP</sub> = 12.75  $\pm$  0.25V)

| PARAMETER  | SYMBOLS         | MIN  | MAX                  | UNIT |
|--|-----------------|------|----------------------|------|
| Input Leakage Current<br>( $V_{IN} = V_{CC}$ or Gnd)                                   | I <sub>LI</sub> | -10  | 10                   | μΑ   |
| V <sub>PP</sub> Supply Current During<br>Programming Pulse (CE/PGM = V <sub>IL</sub> ) | I <sub>PP</sub> |      | 60                   | mA   |
| V <sub>CC</sub> Supply Current   | I <sub>CC</sub> |      | 50                   | mA   |
| Input Low Level  | V <sub>IL</sub> | -0.1 | 0.8                  | V    |
| Input High Level   | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> +0.3 | V    |
| Output Low Voltage During Verify<br>(I <sub>OL</sub> = 2.1 mA)                         | V <sub>OL</sub> |      | 0.4                  | v    |
| Output High Voltage During Verify<br>(I <sub>OH</sub> = -400 μA)                       | V <sub>OH</sub> | 3.5  |                      | v    |

**NOTES:** 7.  $V_{CC}$  must be applied either coincidentally or before  $V_{PP}$  and removed either coincidentally or after  $V_{PP}$ . 8.  $V_{PP}$  must not be greater than 14 volts including overshoot. During  $\overline{CE/PGM} = V_{IL}$ ,  $V_{PP}$  must not be switched from 5 volts to 12.75 volts or vice-versa.

# AC CHARACTERISTICS (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>CC</sub> = 6.2V $\pm$ 0.25V, V<sub>PP</sub> = 12.75 $\pm$ 0.25V)

| PARAMETER                                | SYMBOLS                           | MIN  | ТҮР | MAX | UNIT |
|--|-----------------------------------|------|-----|-----|------|
| Address Setup Time                       | t <sub>AS</sub>                   | 2    |     |     | μs   |
| CE High to OE High                       | t <sub>сон</sub>                  | 2    |     |     | μs   |
| Output Enable Setup Time                 | t <sub>OES</sub>                  | 2    |     |     | μs   |
| Data Setup Time                          | t <sub>OS</sub>                   | 2    |     |     | μs   |
| Address Hold Time                        | t <sub>AH</sub>                   | 0    |     |     | μs   |
| Data Hold Time                           | t <sub>OH</sub>                   | 2    |     |     | μs   |
| Chip Disable to Output Float Delay       | t <sub>DF</sub>                   | 0    |     | 55  | ns   |
| Data Valid From Output Enable            | t <sub>OE</sub>                   |      |     | 55  | ns   |
| V <sub>PP</sub> Setup Time/CE Setup Time | t <sub>VS</sub> /t <sub>CES</sub> | 2    |     |     | μs   |
| PGM Pulse Width                          | t <sub>PW</sub>                   | 0.05 |     | 4   | ms   |
| OE Low to CE "Don't Care"                | t <sub>ocx</sub>                  | 2    |     |     | μs   |

# **PROGRAMMING WAVEFORM**





#### **MODE SELECTION**

The modes of operation of the WS27C240L are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and on  $A_9$  for device signature.

| MODE            | PINS                         | CE/PGM          | ŌĒ              | A <sub>9</sub>                 | A <sub>0</sub>  | V <sub>PP</sub> | v <sub>cc</sub> | OUTPUTS          |
|-----------------|------------------------------|-----------------|-----------------|--------------------------------|-----------------|-----------------|-----------------|------------------|
| Read            |                              | VIL             | V <sub>IL</sub> | X                              | Х               | X               | 5.0V            | D <sub>OUT</sub> |
| Output Disable  |                              | Х               | V <sub>IH</sub> | Х                              | Х               | X               | 5.0V            | High Z           |
| Standby         |                              | VIH             | Х               | X                              | X               | X               | 5.0V            | High Z           |
| Programming     |                              | V <sub>IL</sub> | V <sub>IH</sub> | Х                              | Х               | V <sub>PP</sub> | 6.2V            | D <sub>IN</sub>  |
| Program Verify  |                              | Х               | VIL             | X                              | Х               | V <sub>PP</sub> | 6.2V            | D <sub>OUT</sub> |
| Program Inhibit |                              | V <sub>IH</sub> | V <sub>IH</sub> | X                              | Х               | V <sub>PP</sub> | 6.2V            | High Z           |
| Signature       | Manufacturer <sup>(11)</sup> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>H</sub> <sup>(10)</sup> | V <sub>IL</sub> | X               | 5.0V            | 23 H             |
| oignature       | Device <sup>(11)</sup>       | VIL             | V <sub>IL</sub> | V <sub>H</sub> <sup>(10)</sup> | V <sub>IH</sub> | X               | 5.0V            | C9 H             |

#### Table 1. Modes Selection

NOTES: 9. X can be V<sub>IL</sub> or V<sub>IH</sub> 10. V<sub>H</sub> = V<sub>PP</sub> 11. A<sub>1</sub>-A<sub>8</sub>, A<sub>10</sub>-A<sub>17</sub> = V<sub>IL</sub>



# WAFERSCALE INTEGRATION. INC.



# **SECTION INDEX**

# **PROGRAMMABLE SYSTEM<sup>™</sup> DEVICES (PSD)**

| Introduction to Pro           | ogrammable System Devices4-1                 |
|-------------------------------|--|
| MAP168/PSD301<br>Introduction | User-Configurable Peripheral with Memory     |
| MAP168                        | User-Configurable Peripheral with Memory4-7  |
| PSD301                        | User-Configurable Peripheral with Memory4-25 |
| PAC1000 Introduction          | User-Configurable Microcontroller            |
| PAC1000                       | User-Configurable Microcontroller            |
| SAM448 Introduction           | User-Configurable Microsequencer             |
| SAM448                        | User-Configurable Microsequencer4-81         |
| Electronic Bulletin Boar      | rd   |

For additional information, call 800-TEAM-WSI (800-832-6974). In California, call 800-562-6363.

-WJ#-



Programmable System™Devices







# Introduction to Programmable System<sup>™</sup> Devices (PSD)

Programmable System Devices, or PSDs, are user-configurable system level building blocks on-a-chip enabling quick implementation of application specific controllers and peripherals.

WSI PSDs are ideal for designers who require fast time-to-market, low risk, greater system integration and lower power consumption. PSDs enable designers to configure their microcontroller/peripheral to meet exact design requirements. WSI's PSDs are unique in that they are the only VLSI devices available today that provides a user-configurable off-the-shelf solution at the system level.

The user-configurability of PSDs enables them to be used in many different applications, including:

- Computers (Workstations and PCs) Fixed Disk Control, Modem, Imaging, Laser Printer Control
- Telecommunications Modem, Cellular Phone, Digital PBX, Digital Speech, FAX, Digital Signal Processing
- Industrial Robotics, Power Line Access, Power Line Monitor
- Medical Instrumentation Hearing Aids, Monitoring Equipment, Diagnostic Tools
- Military Missile Guidance, Radar, Sonar, Secure Communications, RF Modems

PSDs are available in a variety of space saving surface mount and through-hole package configurations for commercial, industrial, and military applications. WSI offers windowed package options for prototyping and low cost OTP (one-time programmable) packages for high volume applications. PSDs utilize WSI's proprietary split-gate CMOS EPROM technology for low power consumption.

There are currently four PSD family devices in production. These include the PAC1000, MAP168, PSD301, and SAM448.

- The PAC1000 is a user-configurable microcontroller. It may be used as a stand-alone microcontroller or as a peripheral to microprocessors. It is ideal for embedded control applications, including graphics, local area network, and disk drive control in both military and commercial applications.
- The MAP168 is a user-configurable peripheral. It is used in DSP applications including modems, motor control and medical instrumentation. The MAP168 is ideal for DSP based applications where fast time-to-market, small form factor and low power consumption are essential. When combined together in an 8- or 16-bit system, virtually any DSP chip (TMS320 series, etc.) and the MAP168 work together to create a very powerful 2-piece chip-set. This combination provides essentially all of the required control and peripheral element of a DSP system.
- The PSD301 is a user-configurable peripheral for microcontroller applications including disk drives, low cost modems, and mobile phones. The PSD301 is ideal for microcontroller based applications where fast time-to-market, small form factor and low power consumption are essential. When combined together in an 8- or 16-bit system, virtually any microcontroller (8051, 8096, 16000, etc.) and the PSD301 work together to create a very powerful 2-piece chip-set. This implementation provides the required control and peripheral element of a microcontroller based system peripheral with no external "glue" logic required.

The SAM448 is a user-configurable sequencer for state machine and bus interface applications. Its flexible I/O and architecture make it ideal for use in interfacing to both existing bus architectures (AT, VME, MCA-bus), and evolving bus standards (EISA, NuBUS).
Application specific features can be easily programmed into the PSD EPROM array for quick design implementation. Unlike the current generation of programmable gate arrays, which require the use of unpredictable, and often time unavailable routing resources, all PSD logic is fully connected internally. This means that all timing is predictable ahead of design implementation, and routing is assured. This greatly simplifies and reduces the design implementation and simulation process, and provides designers with a significantly more reliable, lower risk path to market. WSI PSDs also eliminate the NRE, turn-around-time, and risks associated with gate arrays and other ASIC solutions.

As product life cycles continue to shrink, designers can win the race from idea to marketable product with WSI PSDs. PSDs are quickly configured and programmed by the designer by using low cost, easy-touse WSI PC-based development tools. The user-friendly menu-driven software includes high level design entry, simulation and programming packages for rapid system development.

WSI supports its PSD product family with an applications hotline and bulletin board, as well as highly trained, technical Field Applications Engineers. As standard products, WSI PSDs are available from WSI's franchised world-wide distribution network.



### Programmable System<sup>™</sup> Device

MAP168/PSD301 Introduction

### User-Configurable Peripheral with Memory

**Overview** 

In 1988 WSI introduced a new concept in programmable VLSI: the Programmable System<sup>™</sup> Device (PSD). The PSD is defined as a family of *User-configurable system level building blocks on-a-chip enabling quick implementation of application specific controllers and peripherals*. The first generation PSD series includes the MAP168, a User-Configurable Peripheral with Memory; the SAM448, a User-Configurable Microsequencer; and the PAC1000, a User-Configurable Microsenter.

The MAP168 is a high-performance, userconfigurable peripheral with memory. It is used in DSP applications including modems, motor control and medical instrumentation. The MAP168 is ideal for DSP based applications where fast time-tomarket, small form factor and low power consumption are essential. When combined together in an 8- or 16-bit system, virtually any DSP chip (TMS320 series, etc.) and the MAP168 work together to create a very powerful 2-piece chip-set. This implementation provides the core of the required control and peripheral elements of a DSP system. The MAP168 contains three elements normally associated with discrete solutions to system memory requirements. It incorporates EPROM and SRAM plus a Programmable Address Decoder (PAD), all on the same die. The MAP168 is ideal for the systems designer who wishes to reduce the board space of his final design. By using the MAP168 in a system, five or six EPROM, SRAM and decode logic chips may be reduced into a single 44 pin PLDCC, CLDCC or PGA package.

The second generation PSD301 is a userconfigurable peripheral for microcontroller applications including disk drives. low cost modems, and mobile phones. The PSD301 is ideal for microcontroller based applications where fast time-to-market. small form factor and low power consumption are essential. When combined together in an 8- or 16-bit system, virtually any microcontroller (8051, 8096, 16000, etc.) and the PSD301 work together to create a very powerful 2-piece chip-set. Together, this implementation provides all the required control and peripheral elements of a microcontroller based system peripheral with no external "alue" logic required.

### Architecture

The MAP168 and PSD301 products incorporate the flexibility of using discrete memory addressing and decoding. With the support of WSI's user friendly PSD software called MAPLE, designers may configure their MAP168/PSD301 subsystems for 8 or 16 bit data paths. If the host system uses an 8051 microcontroller, the MAP168/PSD301 can be programmed with an eight bit data path. A sixteen bit data path can be programmed for microcontrollers like Intel's 80196. The depth of the memory organization will be modified accordingly to accept the different data path widths. The low cost MAPLE software package will handle the data path width adjustment automatically. The user can select either 16K bytes of EPROM and 4K bytes of SRAM or 8K words of EPROM

and 2K words of SRAM. The flexibility of the MAP168/PSD301 products enables two devices to be cascaded in width. It is possible to double the memory size of a sixteen bit system by using two MAP168 products in parallel but programmed in a byte-wide configuration. For example, with two MAP168 devices, 16K words of EPROM and 4K words of SRAM may be organized as upper and lower data bytes of a 16 bit word. Alternately, two MAP168 chips may expand the system memory vertically as two word organized memory devices. A block diagram of the MAP168 is shown in Figure 1.

An important feature of the MAP168/PSD301 products is their ability to incorporate the memory address decoding on-chip. One

Architecture (Cont.)

MAP168 memory peripheral can reside with other MAP168 devices in the same memory addressing scheme, with the onchip decoder allocating the memory blocks to different non-conflicting segments of the entire memory area. The decoding function is achieved by an on-chip feature called a Programmable Address Decoder (PAD), which is similar to a single fuse array programmable logic device supporting one product term (AND gate) per output in the MAP168 and four product terms per output in the PSD301.

In the MAP168, eighteen standard chip select outputs from the PAD are available with one fast chip select output generally used to select other external high speed memory devices. The chip select lines may be subdivided into ESO-ES7, active low internal EPROM chip selects, and two internal RAM chip selects RSO and RST. In byte-wide applications, eight chip select outputs drive external pins CSO-CS7. These can be used as external chip selects for other MAP168 devices or system memory. These outputs are not available for word-wide MAP168 configurations because the CSO-CS7 output pins carry the higher order data byte. Only FCS0 is available for external chip selection.

Figure 1 shows the organization of the EPROM and SRAM in relation to the PAD, for the MAP168 device.



### Important Features:

- 40 ns EPROM/SRAM Access Time.
- · Byte or Word Operation, Mappable into 1M Word or 2M Byte Address Space
- 22 ns Chip-Select 8 Outputs, 17 ns Fast Chip Select Output.
- 128K EPROM Bits, 32K SRAM Bits, On-Chip Programmable Decoder, Security Bit.

### Figure 2. PSD301 Family Architecture



|                                   | By 8 Co   | nfiguration   | By 16 Con   |  |                                  |
|-----------------------------------|---|---|---|--|----------------------------------|
|                                   | Port A  | Port B  | Port A  | Port B   | Port C                           |
| Non-MUX Address Data <sup>5</sup> | D <sub>0</sub> –D <sub>7</sub>  | CS <sub>0</sub> –CS <sub>7</sub> or<br>PB <sub>0</sub> –PB <sub>7</sub>           | D <sub>0</sub> -D <sub>7</sub> <sup>4</sup>   | D <sub>8</sub> -D <sub>15</sub>                                      | °                                |
| MUX Address Data                  | A <sub>0</sub> -A <sub>7</sub> <sup>4</sup><br>PA <sub>0</sub> -PA <sub>7</sub><br>AD <sub>0</sub> -AD <sub>7</sub> | CS <sub>0</sub> –CS <sub>7</sub> <sup>4</sup><br>PB <sub>0</sub> –PB <sub>7</sub> | A <sub>0</sub> -A <sub>7</sub> <sup>4</sup><br>PA <sub>0</sub> -PA <sub>7</sub><br>AD <sub>0</sub> -AD <sub>7</sub> | CS <sub>0</sub> –CS <sub>7</sub><br>PB <sub>0</sub> –PB <sub>7</sub> | A <sub>16</sub> -A <sub>18</sub> |

#### NOTES:

1. Three MAP300 EPROM densities.

2. Internal signal can be set during programming.

3. Latch B can be set to be transparent (not dependent on ALE)

4. Each I/O pin can be individually set to perform one of the two functions.

5. The non-MUX configuration is compatible to MAP168 pinout

6 Port C is independent of any configuration and can be chip select out or address in.

### Software Support

The object code generated for the support microprocessor/microcontroller is generated by an assembler. This code, when generated as an Intel MCS file, may be easily programmed into the EPROM section of the MAP168/PSD301 device because the MAPLE software has been designed to accept this standard format.

The programmable address decoder is used to define the mapping of the various

EPROM and SRAM memory blocks. This mapping is achieved by the designer in the MAPLE environment. The software provides a safeguard that prevents the designer from inadvertently overlapping the address selection. After selecting the memory block assignments, the MAP168/PSD301 device may be programmed by the WSI MagicPro<sup>™</sup> memory and PSD programmer. 4

4-6

·USi-



WAFERSCALE INTEGRATION, INC.

# Programmable System<sup>™</sup> Device

### MAP168 User-Configurable Peripheral with Memory

| Features               | <ul> <li>First-generation Programmable System<br/>Device (PSD)</li> <li>User-Configurable Peripheral with<br/>Memory</li> <li>16Kx8 EPROM</li> <li>4Kx8 SRAM</li> <li>Programmable address decoder</li> <li>Byte or Word Memory Configurations</li> <li>16Kx8 or 8Kx16 EPROM</li> <li>4Kx8 or 2Kx16 SRAM</li> <li>2Mbyte or 1 Mword address range</li> <li>High-Speed Operation</li> <li>40-nsec memory access</li> <li>17-nsec fast chip select output</li> <li>External Chip Select Outputs</li> <li>8 external chip selects</li> <li>1 fast chip-select output</li> </ul>  | <ul> <li>Programmable Security<br/>Protects memory map<br/>Protects program code</li> <li>Programming Support Tools<br/>PSD integrated software environment<br/>PC-XT/AT/PS2 platform support<br/>MAPLE location entry Software<br/>MAPPRO device programming Software<br/>MagicPro device programmer (PC-XT,<br/>AT)</li> <li>Military and Commercial Specifications<br/>44-pin Ceramic Leaded Chip Carrier<br/>package<br/>44-pin Plastic Leaded Chip Carrier<br/>package<br/>44-pad Ceramic Leadless Chip Carrier<br/>package<br/>44-pin Ceramic Leadless Chip Carrier<br/>package<br/>44-pin Ceramic Leadless Chip Carrier<br/>package</li> </ul>  |
|------------------------|---|--|
| General<br>Description | In 1988 WSI introduced a new concept in<br>programmable VLSI, Programmable System<br>Devices (PSD). The PSD family consists of<br>user-configurable system-level building<br>blocks on-a-chip, enabling quick implementa-<br>tion of application-specific controllers and<br>peripherals. The first generation PSD series<br>includes the MAP168 User-Configurable<br>Peripheral with Memory; the SAM448, a<br>User-Configurable Microsequencer; and the<br>PAC1000, a User-Configurable Microcon-<br>troller.<br>The MAP168 is the first of WSI's Program-<br>mable System Devices (PSD) product line.<br>The device integrates high performance,<br>user-configurable blocks of EPROM, SRAM,<br>and logic in a single circuit. The major<br>functional blocks include a Programmable<br>Address Decoder (PAD), 16K bytes of high<br>speed EPROM, and 4K bytes of high speed<br>SRAM. A block diagram is given in Figure 1.<br>The MAP168 device is a complete memory<br>subsystem that can be mapped anywhere in<br>a 2M-byte address space of a microproces-<br>sor or microcontroller system. The EPROM<br>and SRAM memory blocks can be user-<br>configured in either byte-wide or word-wide<br>orranizations. The MAP168 device signifi | cantly reduces the board space and power<br>necessary to implement memory subsys-<br>tems, increases system performance, and<br>provides for secure data or program storage.<br>The device's high level of integration and<br>flexibility make it ideal for high-speed micro-<br>processors, microcontrollers, and Digital<br>Signal Processors like the TMS320XX family.<br>The EPROM can be configured either as<br>16Kx8 or 8Kx16. The SRAM can be config-<br>ured either as 4Kx8 or 2Kx16. Individual<br>memory blocks of 2Kx8 or 1Kx16 can be<br>selectively mapped anywhere in the address<br>space. Since the Chip Select Input (CSI) can<br>be programmed as A20, the highest-order<br>address bit, the device's address range can<br>extend from 1M byte with CSI to 2M byte<br>without CSI.<br>For 16-bit microprocessors capable of byte<br>operations, the MAP168 device provides a<br>Byte High Enable input for accessing bytes<br>on any address boundary.<br>Pinout is compatible with the JEDEC<br>WS27C257 256K high-speed EPROM. This<br>pinout provides for memory expansion with<br>future WSI EPROM and PSD products.<br>The device's PAD and EPROM memory are |

4-7







.

Д

| General<br>Description<br>Con't) | programmed using<br>programmer used to<br>devices. Two softwa<br>Location Entry and<br>gramming Software<br>menu-driven WISPI<br>on an IBM® PC XT//<br>platform. | the same W<br>o program of<br>are package<br>MAPPRO D<br>are availabl<br>ER software<br>AT or 100% | SI MagicPro<br>her WSI<br>s, MAPLE<br>evice Pro-<br>e in the<br>environment<br>compatible  | For additional information on the MAP168<br>device, refer to <i>Application Note No. 002,</i><br><i>Introduction to the MAP168 User-Configur-<br/>able Peripheral with Memory.</i> For additional<br>information on development and program-<br>ming software for the MAP168 device, refer<br>to the <i>MAP168 User-Configurable Periphera</i><br><i>with Memory Software User's Manual.</i> |  |  |  |
|----------------------------------|--|--|--|--|--|--|--|
| Functional<br>Description        | The user-configural<br>MAP168 consists o<br>block, an SRAM me<br>Programmable Add<br>can be configured t<br>blocks anywhere in                                   | ole architectu<br>f an EPRON<br>emory block,<br>ress Decode<br>o select 2K-l<br>a 2M-byte a        | ure of the<br>I memory<br>and a fast<br>er (PAD) that<br>byte memory<br>ddress             | range. The device can be programmed to<br>operate with memory configured either in a<br>byte or word organization (bytes can be<br>addressed in word mode). A programmable<br>security bit prevents access to the PAD<br>address-decode configuration table.   |  |  |  |
| Table 1.<br>Pin Description      | Gianal   | 1/0  | Description  |  |  |  |  |
|                                  | A  | 1/U<br>I   | Address Lin  | es. For access to EPBOM or SBAM  |  |  |  |
|                                  | FCSO   | 0  | Fast Chip-Select Output (active low). Used by the Pro-<br>grammable Address Decoder (PAD). |  |  |  |  |
|                                  | BHE  | I  | Byte High Enable (active low). Selects the high-order byte when writing to SRAM.           |  |  |  |  |
|                                  | WE/V <sub>pp</sub>   | I  | Write Enable<br>normal mod<br>written into s<br>supplies the                               | e (active low) or Programming Voltage. In<br>e, this pin causes data on the I/O pins to be<br>SRAM. In programming mode, the pin<br>e programming voltage, V <sub>m</sub> .  |  |  |  |
|                                  | ŌĒ   | I  | Output Enal<br>the external  | <i>ble (active low)</i> . Enable the I/O pins to drive bus.  |  |  |  |
|                                  | CSI/A <sub>20</sub>  | Ι  | <i>Chip Select</i><br>This pin can<br>select or as   | Input (active low) or High-Order Address.<br>be programmed as the bus-access chip<br>an additional high-order address bit ( $A_{2n}$ ).  |  |  |  |
|                                  | I/O <sub>0-7</sub>   | I/O  | Low-Order I  | Byte of EPROM or SRAM.   |  |  |  |
|                                  | I/O <sub>8-15,</sub> CSO <sub>0-7</sub>  | I/O  | High-Order<br>these pins s<br>EPROM or s<br>Select Out s<br>Address De                     | Byte or Chip-Select Outputs. In word mode, serve as the high-order byte $(I/O_{8-15})$ of SRAM. In byte mode, the bits serve as Chipsignals $(\overline{CSO}_{0-7})$ for the Programmable coder (PAD).   |  |  |  |

### Programmable Address Decoder

The MAP168 device has a minimum of 20 address inputs  $A_0-A_{19}$  allowing the EPROM and SRAM memory blocks to reside anywhere in a 1M-byte address space. If the  $\overline{CSI}/A_{20}$  input is user-configured as an address line, the maximum addressable space increases to 2M bytes, as shown in the Configurations table.

The 16K bytes of EPROM and 4K bytes of SRAM, can be configured into eight independent 2K-byte blocks and two 2K-byte blocks respectively, as shown in the Memory Architecture figure. The PAD is a userconfigurable address decoder that compares input addresses to the 2K-byte address range selected for each of the eight EPROM blocks and two SRAM blocks. When the input address A<sub>0</sub>-A<sub>20</sub> is detected to be within one of the EPROM or SRAM address ranges, the PAD enables an internal chip select (ES<sub>0</sub>-ES<sub>7</sub> or RS<sub>0</sub>-RS<sub>1</sub>) to the selected block. If no block is selected, both the EPROM and SRAM memories remain in a power-down mode and the outputs are disabled allowing other devices to drive the

data bus. The SRAM retains its data in the power-down mode. The 2K-byte address ranges for any of the eight EPROM or two SRAM blocks may not overlap.

The PAD can also be user-configured to generate up to eight external chip selects,  $\overline{CS}_0-\overline{CS}_7$ . These outputs can be used to decode the input address lines  $A_0-A_{20}$  and to select other devices in the system. The outputs  $\overline{CS}_0-\overline{CS}_7$  are available on the eight higher-order  $I/O_a-I/O_{15}$  lines but only when the MAP168 device is configured in the byte mode; the lines are not available as chipselect outputs when the device is configured in the word mode.

The  $\overline{\text{CSI}}/\text{A}_{20}$  input is user-configurable as the most-significant address line or as an active-low chip enable. Its function is programmed as part of the PAD programming cycle.

The PAD also provides  $\overline{FSCO}$ , a single, fast chip-select output configurable by the user for any address. It can overlap with any of the internal EPROM, SRAM or external  $\overline{CSO}$  addresses.

### Memory Subsystem EPROM Memory

The memory configuration of the MAP168 device includes 128K bits of WSI's patented high-speed, split-gate, UV-erasable EPROM. The EPROM is configured in byte mode as 16Kx8 and in word mode as 8Kx16. The memory is organized as eight 2Kx8 or 1Kx16 blocks, as shown in the Block Diagram figure. Each block has a separate and independent address range that cannot overlap. Each block is individually selected by one of the ES<sub>0</sub>-ES<sub>7</sub> internal chip selects generated by the PAD when an input address is detected within its designated address range, as shown in the Memory Architecture figure. If not selected, each block of EPROM remains in a power-down mode.

For programming, the EPROM memory requires the  $\overline{WE}/V_{_{PP}}$  input to maintain the programming voltage  $V_{_{PP}}.$ 

### SRAM Memory

The device also includes 32K bits of highspeed SRAM. The SRAM is configured in byte mode as 4Kx8 and in word mode as 2Kx16. The memory is organized as two 2Kx8 or one 2Kx16 block(s), each with a separate and independent address range that cannot overlap. Each SRAM block is individually selected by one of the RS<sub>0</sub>–RS<sub>1</sub>, shown in the Memory Architecture figure, when an input address is detected by the PAD within its designated address range. When not selected, each of the SRAM memory blocks remains in a power down mode but does retain all data stored.

Data can be written into the SRAM only when the  $\overline{WE}/V_{_{PP}}$  input is active low.

| Memory<br>Subsystem<br>EPROM Memory<br>(Con't) | <b>Byte/Word Mode</b><br>The PAD can be programmed to configure<br>the MAP168 device for either a byte or word<br>memory architecture. This allows the device<br>to be used conveniently with either 8-bit or<br>16-bit microcontrollers, microprocessors or<br>digital signal processor (DSP) systems. See<br>the Configurations table. | PAD available on the eight high-order input/<br>output lines $I/O_8 - I/O_{15}$ and enabled onto the<br>output bus when the $\overline{OE}$ input is low.<br>In word mode, the EPROM is organized as<br>8Kx16 and the SRAM as 2Kx16. The outputs<br>of both are tied to the 16 input/output lines<br>$I/O_6 - I/O_{15}$ and enabled onto the bus when $\overline{OE}$<br>is low. |
|--|--|--|
|  | In byte mode, the EPROM is organized as 16Kx8 and the SRAM as 4Kx8. The outputs of both are tied to the eight low-order input/<br>output lines $I/O_0-I/O_2$ and enabled onto the output bus when the $\overline{OE}$ input is low.<br>Only when configured in byte mode are the eight external chip selects provided by the             | In word mode, the BHE input along with<br>address input A0 allows the eight bits of any<br>16-bit word on an even or odd boundary to<br>be selected as shown in the High-Low Byte<br>Selection table. This is a useful feature for<br>16-bit processors that are not restricted to<br>reading or writing memory only on even-word<br>address boundaries.                         |

**Mode Selection** 

Table 2. Configurations

| The device's operational mode is controlled  |
|--|
| by three inputs, $\overline{CSI}$ , $\overline{OE}$ , and $\overline{WE}/V_{PP}$ . There |
|  |

are ten separate modes of operation, all of which are shown the Mode Selection table.

|                        | x8 Configura | tion            | x16 Configura | tion  |
|------------------------|--------------|-----------------|---------------|-------|
|                        | CSI          | A <sub>20</sub> | CSI           | A_20  |
| Address Space<br>words | 1M bytes     | 2M bytes        | 512K words    | 1M    |
| Block Size<br>words    | 2K bytes     | 2K bytes        | 1K words      | 1K    |
| Addressable Blocks     | 512          | 1024            | 512           | 1024  |
| EPROM Blocks           | 8            | 8               | 8             | 8     |
| SRAM Blocks            | 2            | 2               | 2             | 2     |
| Chip-Select Outputs    | 9            | 9               | 1             | 1     |
| EPROM Configuration    | 16Kx8        | 16Kx8           | 8Kx16         | 8Kx16 |
| SRAM Configuration     | 4Kx8         | 4Kx8            | 2Kx16         | 2Kx16 |
| I/O Pins               | 8            | 8               | 16            | 16    |
| Low-power Standby      | yes          | no              | yes           | no    |
| Protected Mode         | yes          | yes             | yes           | yes   |
| Byte Operations        | yes          | yes             | yes           | yes   |

### MAP168

| Tahle 3        | <b>-</b>                |                 |                 |                    |                            |  |   |
|----------------|-------------------------|-----------------|-----------------|--------------------|----------------------------|--|---|
| Mode Selection | Mode/Pin                | CSI             | ŌĒ              | WE/V <sub>pp</sub> | Address                    | x16 (I/O <sub>0-15</sub> )<br>x8 (I/O <sub>0-7</sub> ) | x16 (FCSO)<br>x8 FCSO, CSO <sub>0-7</sub> |
|                | Read EPROM/SRAM         | $V_{\mu}$       | V <sub>IL</sub> | V <sub>IH</sub>    | EPROM/SRAM<br>Selected     | D <sub>OUT</sub>                                       | CS <sub>OUT</sub>                         |
|                | Read External           | V <sub>⊫</sub>  | V               | V <sub>IH</sub>    | EPROM/SRAM<br>Not Selected | High Z   | CS <sub>OUT</sub>                         |
|                | Output Disable          | х               | V <sub>IH</sub> | X                  | х                          | High Z   | CS <sub>OUT</sub>                         |
|                | Stand-By                | V <sub>IH</sub> | Х               | х                  | х                          | High Z   | CS <sub>out</sub>                         |
|                | Write SRAM              | VIL             | Х               | V <sub>IL</sub>    | SRAM Selected              | D <sub>IN</sub>  | CS <sub>OUT</sub>                         |
|                | Write External          | V <sub>IL</sub> | х               | V <sub>IL</sub>    | No SRAM<br>Selected        | Х  | CS <sub>OUT</sub>                         |
|                | Program EPROM           | V <sub>IL</sub> | V <sub>iH</sub> | $V_{PP}$           | EPROM<br>Program Address   | D <sub>iN</sub>  | D <sub>IN</sub>                           |
|                | Program Verify<br>EPROM | V <sub>IL</sub> | V <sub>iL</sub> | V <sub>IH</sub>    | EPROM<br>Program Address   | D <sub>OUT</sub>                                       | CS <sub>OUT</sub>                         |
|                | Program PAD             | V <sub>IL</sub> | V <sub>IH</sub> | $V_{PP}$           | PAD Program<br>Address     | D <sub>IN</sub>  | D <sub>IN</sub>                           |
|                | Program Verify PAD      | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IH</sub>    | PAD Program<br>Address     | D <sub>OUT</sub>                                       | CS <sub>out</sub>                         |

| Table 4.<br>High/Low Byte | x16 Configuration | on Only        |                                   |  |
|---------------------------|-------------------|----------------|-----------------------------------|--|
| Selection                 | BHE (Pin 1)       | A <sub>o</sub> | Read Operation                    |  |
|                           | 0                 | 0              | Whole word                        | Whole word                                 |
|                           | 0                 | 1              | Upper byte from/to<br>odd address | Upper byte = Data Out<br>Lower byte = 'FF' |
|                           | 1                 | 0              | Lower byte from/to even address   | Whole word                                 |
|                           | 1                 | 1              | None                              | Upper byte = Data Out<br>Lower byte = 'FF' |
|                           | WR and BHE        | are used for   | SRAM functions                    |  |

### *Table 5. Product Selection Guide*

| Parameter                          | MAP168-40 | MAP168-45 | MAP168-55 | Units |
|------------------------------------|-----------|-----------|-----------|-------|
| Address Access Time (max)          | 40        | 45        | 55        | ns    |
| Chip-Select Access Time (max)      | 40        | 45        | 55        | ns    |
| Output Enable Time (max)           | 18        | 21        | 23        | ns    |
| Chip-Select Output Time            | 22        | 25        | 27        | ns    |
| Fast Chip-Select Output Time (max) | 17        | 20        | 22        | ns    |

# *Table 6. DC Characteristics*

| Parameter   | Symbol             | Test Conditions                  | Min | Max      | Units    |  |  |
|---|--------------------|----------------------------------|-----|----------|----------|--|--|
| Output Low Voltage  | V <sub>ol</sub>    | I <sub>oL</sub> =8 mA            |     | 0.5      | V        |  |  |
| Output High Voltage   | V <sub>OH</sub>    | I <sub>он</sub> =–2 mA           | 2.4 |          | ۷        |  |  |
| CMOS Standby<br>Current<br>—Commercial<br>—Military   | I <sub>SB1</sub>   | notes 1, 3                       |     | 20<br>30 | mA<br>mA |  |  |
| TTL Standby<br>Current<br>—Commercial<br>—Military  | I <sub>SB2</sub>   | notes 2, 3                       |     | 30<br>40 | mA<br>mA |  |  |
| CMOS Active Current<br>No Blocks Selected<br>—Commercial<br>—Military   | I <sub>cc</sub> 1A | notes 1, 4                       |     | 20<br>30 | mA<br>mA |  |  |
| CMOS Active Current<br>EPROM Block Selected<br>—Commercial<br>—Military   | I <sub>cc</sub> 1B | notes 1, 4                       |     | 35<br>45 | mA<br>mA |  |  |
| CMOS Active Current<br>SRAM Block Selected<br>—Commercial<br>—Military  | I <sub>cc</sub> 1C | notes 1, 4                       |     | 55<br>65 | mA<br>mA |  |  |
| TTL Active Current<br>No Blocks Selected<br>—Commercial<br>—Military  | I <sub>cc</sub> 2A | notes 2, 4                       |     | 30<br>40 | mA<br>mA |  |  |
| TTL Active Current<br>EPROM Block Selected<br>—Commercial<br>—Military  | I <sub>cc</sub> 2B | notes 2, 4                       |     | 40<br>50 | mA<br>mA |  |  |
| TTL Active Current<br>SRAM Block Selected<br>—Commercial<br>—Military   | I <sub>cc</sub> 2C | notes 2, 4                       |     | 65<br>75 | mA<br>mA |  |  |
| Input Load Current  | l <sub>u</sub>     | V <sub>IN</sub> =5.5V<br>or GND  | -10 | 10       | μA       |  |  |
| Output Leakage Current  | I <sub>LO</sub>    | V <sub>out</sub> =5.5V<br>or GND | -10 | 10       | μA       |  |  |
| Notes:<br>1. CMOS inputs: GND $\pm$ 0.3V or VCC $\pm$ 0.3V.<br>2. TTL inputs: $V_{\mu} \le 0.8V$ , $V_{\mu} \ge 2.0V$ .<br>3. Add 1.5 mA/MHz for AC power component.<br>4. Add 3.5 mA/MHz for AC power component. |                    |                                  |     |          |          |  |  |

4

### MAP168

# *Table 7. AC Characteristics*

| Parameter                          | Symbol            | MAP1<br>Min | 168-40<br>Max | MAP1<br>Min | 168-45<br>Max | MAP1<br>Min | 68-55<br>Max | Units |
|------------------------------------|-------------------|-------------|---------------|-------------|---------------|-------------|--------------|-------|
| Read Cycle Time                    | t <sub>RC</sub>   | 40          |               | 45          |               | 55          |              | ns    |
| Address to Output Delay            | t <sub>ACC</sub>  |             | 40            |             | 45            |             | 55           | ns    |
| CSI to Output Delay                | t <sub>ce</sub>   |             | 40            |             | 45            |             | 55           | ns    |
| OE to Output Delay                 | t <sub>oe</sub>   |             | 18            |             | 21            |             | 23           | ns    |
| Output Disable to Output Float     | t <sub>oef</sub>  |             | 15            |             | 18            |             | 20           | ns    |
| Chip Disable to Output Float       | t <sub>csF</sub>  |             | 15            |             | 18            |             | 20           | ns    |
| Address to Output Hold             | t <sub>он</sub>   | 10          |               | 10          |               | 10          |              | ns    |
| Address to CSO <sub>0-7</sub> True | t <sub>cso</sub>  |             | 22            |             | 25            |             | 27           | ns    |
| Address to FCSO True               | t <sub>FCSO</sub> |             | 17            |             | 20            |             | 22           | ns    |
| SRAM Write Cycle Time              | t <sub>wc</sub>   | 40          |               | 45          |               | 55          |              | ns    |
| Chip Enable to Write End           | t <sub>csw</sub>  | 40          |               | 45          |               | 55          |              | ns    |
| Address Setup Time                 | t <sub>as</sub>   | 0           |               | 0           |               | 0           |              | ns    |
| Address Hold Time                  | t <sub>an</sub>   | 0           |               | 0           |               | 0           |              | ns    |
| Address Valid to Write End         | t <sub>aw</sub>   | 40          |               | 45          |               | 55          |              | ns    |
| SRAM Write Enable Pulse Width      | t <sub>ewe</sub>  | 25          |               | 30          |               | 35          |              | ns    |
| Data Setup Time                    | t <sub>DS</sub>   | 20          |               | 20          |               | 30          |              | ns    |
| Data Hold Time                     | t <sub>DH</sub>   | 0           |               | 0           |               | 0           |              | ns    |
| Write Enable to Data Float         | t <sub>weF</sub>  |             | 18            |             | 21            |             | 23           | ns    |
| Write Disable to Data Low Z        | t <sub>welz</sub> | 3           |               | 3           |               | 3           |              | ns    |
| BHE Setup Time                     | t <sub>BHES</sub> | 0           |               | 0           |               | 0           |              | ns    |
| BHE Hold Time                      | t <sub>BHEH</sub> | 10          |               | 10          |               | 10          |              | ns    |

| Table 8. Data          | <b></b> |
|------------------------|---------|
| Retention              |         |
| <b>Characteristics</b> |         |

| Symbol            | Test Conditions  | Min  | Max   | Units  |
|-------------------|--|--|---|--|
| V <sub>DR</sub>   | V <sub>cc</sub> =2.0V,   | 2.0  |   | v  |
|                   | $\overline{\text{CSI}} \ge V_{\text{cc}}$ –0.2V,   |  | 1   | mA   |
| t <sub>CSDR</sub> | $V_{IN} \ge V_{CC} - 0.2V$   | 0  |   | ns   |
| t <sub>RDR</sub>  | or $V_{IN} \le 0.2V$   | t <sub>RC</sub>                                      |   | ns   |
|                   | <b>Symbol</b><br>V <sub>DR</sub><br>I <sub>CCDR</sub><br>t <sub>CSDR</sub><br>t <sub>RDR</sub> | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | $\begin{array}{c c} \textbf{Symbol} & \textbf{Test Conditions} & \textbf{Min} \\ V_{\text{DR}} & V_{\text{CC}}{=}2.0\text{V}, & 2.0 \\ I_{\text{CCDR}} & \overline{\text{CSI}} \geq V_{\text{CC}}{=}0.2\text{V}, \\ t_{\text{CSDR}} & V_{\text{IN}} \geq V_{\text{CC}}{=}0.2\text{V} & 0 \\ t_{\text{RDR}} & \text{or } V_{\text{IN}} \leq 0.2\text{V} & t_{\text{RC}} \end{array}$ | $\begin{array}{c c c c c c c c c } \hline \textit{Symbol} & \textit{Test Conditions} & \textit{Min} & \textit{Max} \\ \hline V_{\text{DR}} & V_{\text{cc}}{=}2.0V, & 2.0 \\ \hline I_{\text{CCDR}} & \overline{\text{CSI}} \geq V_{\text{cc}}{=}0.2V, & 1 \\ \hline t_{\text{CSDR}} & V_{\text{IN}} \geq V_{\text{cc}}{=}0.2V & 0 \\ \hline t_{\text{RDR}} & \text{or } V_{\text{IN}} \leq 0.2V & t_{\text{RC}} \\ \hline \end{array}$ |

#### Absolute Storage Temperature .....-65°C to +150°C stress rating only and functional operation of **Maximum Ratings** the device at these or any other conditions Voltage to any pin with above those indicated in the operational respect to GND .....-0.6V to +7V sections of this specification is not implied. V<sub>PP</sub> with respect to GND ......-0.6 V to +14.0V Exposure to absolute maximum rating ESD Protection .....>2000V conditions for extended periods of time may affect device reliability. Stresses above those listed here may cause permanent damage to the device. This is a **Table 9. Operating** Range Temperature V<sub>cc</sub> Range 0° to +70°C Commercial +5V ± 5% Military -55° to +125°C +5V ± 10% Figure 3. **Read Cycle** tRC **Timing Diagram** ADDRESSES tACC t<sub>он</sub> CSI t<sub>CE</sub> tree ŌĒ t<sub>OE</sub> --DOUT . DATA VALID tOEF ----CSO, FCSO tFCSO tcso 1737 03





### MAP168

| Table 11. MAP168 |   |  |                         |                   |
|------------------|---|--|-------------------------|-------------------|
| Pin Assignments  |   | 44-pin CLDCC Pac<br>44-pin PLDCC Pac<br>44-pad CLLCC Pac | kage<br>kage<br>:kage   |                   |
|                  |   | Pin No   | x8                      | x16               |
|                  |   | 1  | GND                     | BHE               |
|                  |   | 2  | WE/V                    | WE/Vas            |
|                  |   | 3  | CSI/A.                  |                   |
|                  |   | 4  | CSO.                    | I/Q.,             |
|                  |   | 5  | CSO.                    | I/O               |
|                  |   | 6  | CSO                     | I/O <sub>12</sub> |
|                  |   | 7  | <u>cso</u> ,́           | I/O <sub>12</sub> |
|                  |   | 8  | CSO                     | I/O,1             |
|                  |   | 9  | <u>CSO</u> <sup>°</sup> | I/O <sub>10</sub> |
|                  |   | 10   | CSO                     | I/O <sub>9</sub>  |
|                  |   | 11   | CSO                     |                   |
|                  |   | 12   | GND                     | GND               |
|                  |   | 13   | FCSO                    | FCSO              |
|                  |   | 14   | I/O <sub>7</sub>        | I/O <sub>7</sub>  |
|                  |   | 15   | I/O <sub>6</sub>        | I/O <sub>6</sub>  |
|                  |   | 16   | I/O <sub>5</sub>        | I/O <sub>5</sub>  |
|                  |   | 17   | 1/O <sub>4</sub>        |                   |
|                  |   | 18   | 1/O <sub>3</sub>        | I/O <sub>3</sub>  |
|                  |   | 19   | 1/O <sub>2</sub>        |                   |
|                  |   | 20   | 1/O <sub>1</sub>        |                   |
|                  |   | 21   |                         |                   |
|                  |   | 22   | 0E                      | 0E                |
|                  |   | 23   | A <sub>0</sub>          | A <sub>0</sub>    |
|                  |   | 24   | A <sub>1</sub>          | A                 |
|                  |   | 25   | Δ<br>Δ                  | Δ<br>Δ            |
|                  |   | 20   | Δ                       | Δ                 |
|                  |   | 28   | A .                     | A                 |
|                  |   | 29   | A.                      | A.                |
|                  |   | 30   | A_                      | A_                |
|                  |   | 31   | A.                      | A                 |
|                  | , | 32   | A                       | A                 |
|                  |   | 33   | A <sub>10</sub>         | A <sub>10</sub>   |
|                  |   | 34   | GND                     | GŇD               |
|                  |   | 35   | A,,                     | A,,               |
|                  |   | 36   | A <sub>12</sub>         | A <sub>12</sub>   |
|                  |   | 37   | A <sub>13</sub>         | A <sub>13</sub>   |
|                  |   | 38   | A <sub>14</sub>         | A <sub>14</sub>   |
| х<br>х           |   | 39   | A <sub>15</sub>         | A <sub>15</sub>   |
|                  |   | 40   | A <sub>16</sub>         | A <sub>16</sub>   |
|                  |   | 41   | A <sub>17</sub>         | A <sub>17</sub>   |
|                  |   | 42   | A <sub>18</sub>         | A <sub>18</sub>   |
|                  |   | 43   | A <sub>19</sub>         | A <sub>19</sub>   |
|                  |   | 44   | V <sub>cc</sub>         | V <sub>cc</sub>   |
|                  |   | WE and BHE are   | e for SRAM functions    | 3.                |

### *Table 12. MAP168 Pin Assignments*

| 44-pin CPGA Pack    | age                   |                   |
|---------------------|-----------------------|-------------------|
| Pin No.             | х8                    | x16               |
| A <sub>5</sub>      | GND                   | BHE               |
| Ă,                  | WE/Van                |                   |
| ₿,                  | CSI/A                 |                   |
| A                   | $\overline{CSO}^{20}$ | 1/0               |
| R B                 |                       | I/O               |
| <b>∆</b> 3          |                       | 1/O               |
|                     | <u>000</u> 5          | 1/O               |
|                     |                       | 1/O <sub>12</sub> |
|                     |                       | 1/O <sub>11</sub> |
|                     |                       |                   |
|                     |                       | 1/O <sub>9</sub>  |
|                     | CSO <sub>0</sub>      | 1/0 <sub>8</sub>  |
| D <sub>1</sub>      | GND                   | GND               |
| E <sub>1</sub>      | FCSO                  | FCSO              |
| E <sub>2</sub>      | 1/O <sub>7</sub>      | I/O <sub>7</sub>  |
| F <sub>1</sub>      | I/O <sub>6</sub>      | I/O <sub>6</sub>  |
| F <sub>2</sub>      | I/O <sub>5</sub>      | I/O <sub>5</sub>  |
| G,                  | I/O <sub>4</sub>      | I/O <sub>4</sub>  |
| G <sub>2</sub>      | I/O <sub>3</sub>      | I/O <sub>3</sub>  |
| H,                  | I/O2                  | I/O2              |
| G                   | I/O,                  | I/O               |
| н                   | I/O                   | 1/O               |
| G,                  | ŌĔ                    | OE                |
| н.                  | A,                    | A,                |
| H_                  | A                     | A                 |
| G                   | A                     | A                 |
| ∽₅<br>H             | Δ                     | A                 |
| н <sub>6</sub>      | Λ <sub>3</sub><br>Δ   | Δ                 |
| С <sub>6</sub><br>ц | Λ <sub>4</sub>        | ~_4<br>^          |
| П <sub>7</sub><br>С | ∧ <sub>5</sub>        | A .               |
|                     | A <sub>6</sub>        |                   |
| G <sub>8</sub>      | A <sub>7</sub>        | A <sub>7</sub>    |
|                     | A <sub>8</sub>        | A <sub>8</sub>    |
| F.8                 | A <sub>9</sub>        | A <sub>9</sub>    |
| E <sub>7</sub>      | A <sub>10</sub>       | A <sub>10</sub>   |
| E <sub>8</sub>      | GND                   | GND               |
| D <sub>8</sub>      | A <sub>11</sub>       | A <sub>11</sub>   |
| D <sub>7</sub>      | A <sub>12</sub>       | A <sub>12</sub>   |
| C <sub>8</sub>      | A <sub>13</sub>       | A <sub>13</sub>   |
| C <sub>7</sub>      | A <sub>14</sub>       | A <sub>14</sub>   |
| B <sub>8</sub>      | A <sub>15</sub>       | A <sub>15</sub>   |
| B <sub>7</sub>      | A <sub>16</sub>       | A <sub>16</sub>   |
| A <sub>7</sub>      | A <sub>17</sub>       | A <sub>17</sub>   |
| B <sub>e</sub>      | A.,,                  | A <sub>18</sub>   |
| Ă                   | A.,                   | A                 |
| B,                  | V                     | V                 |
| 5                   | 00                    |                   |

4



### Hardware

System

Development

Tools (Con't)

The MAP168 System Programming Hardware consists of:

- WS6000 MagicPro Memory and PSD Programmer
- WS6003 44-pin LCC Package Adaptor (for 44-pin CLLCC, CLDCC, and PLDCC packages)
- U WS6011 44-pin CPGA Package Adaptor

The MagicPro Programmer is the common hardware platform for programming all WSI programmable products. It consists of the IBM-PC plug-in Programmer Board and the Remote Socket Adaptor Unit.

#### Software

The MAP168 System Development Software consists of the following:

- WISPER Software—PSD Software Environment
- MAPLE Software—MAP168 Location Editor
- MAPPRO Software—Device Programming Software

The configuration of the MAP168 device is entered using MAPLE software. MAPRO software configures MAP168 devices by using the MagicPro programmer and the socket adaptor. The programmed MAP168 is then ready to be used. The development cycle is depicted in Figure 8.



WAFERSCALE INTEGRATION, INC. 4-21

System Support Development WSI provides a complete set of quality Tools (Con't) support services to registered System Development Tools owners. These support services include the following: 12-month Software Updates. Hotline to WSI Application Experts— For direct design assistance.

> 24-Hour Electronic Bulletin Board— For design assistance via dial-up modem.

#### Training

WSI provides in-depth, hands-on workshops for the MAP168 device and System Development Tools. Workshop participants learn how to program their own high-performance, userconfigurable mappable memory subsystems. Workshops are held at the WSI facility in Fremont, California.

### Ordering Information

| MAP168<br>Part Number | Speed<br>(ns) | Package<br>Type | Package<br>Drawing | Operating<br>Temperature | Manufacturing<br>Procedure |
|-----------------------|---------------|-----------------|--------------------|--------------------------|----------------------------|
| MAP168-40C*           | 40            | 44-pad CLLCC    | СЗ                 | Commercial               | Standard                   |
| MAP168-40J*           | 40            | 44-pin PLDCC    | J2                 | Commercial               | Standard                   |
| MAP168-40L*           | 40            | 44-pin CLDCC    | L4                 | Commercial               | Standard                   |
| MAP168-45C            | 45            | 44-pad CLLCC    | C3                 | Commercial               | Standard                   |
| MAP168-45CM*          | 45            | 44-pad CLLCC    | C3                 | Military                 | Standard                   |
| MAP168-45CMB*         | 45            | 44-pad CLLCC    | C3                 | Military                 | MIL-STD-883C               |
| MAP168-45J            | 45            | 44-pin PLDCC    | J2                 | Commercial               | Standard                   |
| MAP168-45L            | 45            | 44-pin CLDCC    | L4                 | Commercial               | Standard                   |
| MAP168-45LM*          | 45            | 44-pad CLDCC    | L4                 | Military                 | Standard                   |
| MAP168-45LMB*         | 45            | 44-pad CLDCC    | L4                 | Military                 | MIL-STD-883C               |
| MAP168-45X            | 45            | 44-pin CPGA     | X2                 | Commercial               | Standard                   |
| MAP168-45XM*          | 45            | 44-pin CPGA     | X2                 | Military                 | Standard                   |
| MAP168-45XMB*         | 45            | 44-pin CPGA     | X2                 | Military                 | MIL-STD-883C               |
| MAP168-55C            | 55            | 44-pad CLLCC    | C3                 | Commercial               | Standard                   |
| MAP168-55CM           | 55            | 44-pad CLLCC    | C3                 | Military                 | Standard                   |
| MAP168-55CMB          | 55            | 44-pad CLLCC    | C3                 | Military                 | MIL-STD-883C               |
| MAP168-55J            | 55            | 44-pin PLDCC    | J2                 | Commercial               | Standard                   |
| MAP168-55L            | 55            | 44-pin CLDCC    | L4                 | Commercial               | Standard                   |
| MAP168-55LM           | 55            | 44-pin CLDCC    | L4                 | Military                 | Standard                   |
| MAP168-55LMB          | 55            | 44-pin CLDCC    | L4                 | Military                 | MIL-STD-883C               |
| MAP168-55X            | 55            | 44-pin CPGA     | X2                 | Commercial               | Standard                   |
| MAP168-55XM           | 55            | 44-pin CPGA     | X2                 | Military                 | Standard                   |
| MAP168-55XMB          | 55            | 44-pin CPGA     | X2                 | Military                 | MIL-STD-883C               |

\*These products are advanced information.

4

| Ordering    | System Development Tools          |  |  |  |
|-------------|-----------------------------------|--|--|--|
| Information | <i>Part Number</i><br>MAP168-GOLD | Contents<br>WISPER Software<br>MAPLE Software<br>User's Manual<br>WSI-SUPPORT<br>WS6000 MagicPro Programmer  |  |  |
|             | MAP168-SILVER                     | WISPER Software<br>MAPLE Software<br>User's Manual<br>WSI-SUPPORT  |  |  |
|             | WS6000                            | MagicPro Programmer<br>IBM PC plug-in Adaptor Card<br>Remote Socket Adaptor  |  |  |
|             | WS6003                            | 44-pin LCC Package Adaptor for<br>44-pin CLLCC, CLDCC, and PLDCC Packages.<br>Used with the WS6000 MagicPro Programmer.  |  |  |
|             | WS6011                            | 44-pin CPGA Package Adaptor.<br>Used with the WS6000 MagicPro Programmer.  |  |  |
|             | WSI-SUPPORT                       | <ul> <li>Support Services including:</li> <li>12-month Software Update Service</li> <li>Hotline to WSI Application Experts</li> <li>24-hour access to WSI Electronic Bulletin Board</li> </ul> |  |  |
|             | WSI-TRAINING                      | Workshops at WSI, Fremont, CA.<br>For details and scheduling, call PSD Marketing, (415) 656-5400.  |  |  |



Preliminary

# **Programmable System™Device**

# **PSD301** User-Configurable Peripheral with Memory

| Key Features | Second Generation Programmable<br>System Device   | <ul> <li>Multiplexed or Non-Multiplexed<br/>Address/Data Buses</li> </ul>   |  |  |  |
|--------------|---|---|--|--|--|
|              | User-Configurable Peripheral for  | — Selectable 8- or 16-Bit Bus Width     Rower-Down  |  |  |  |
|              | Microcontroller Based Applications —<br>Enables rapid design implementation and<br>fast time to market                                | <ul> <li>Address Inputs Can Be Latched or<br/>Transparent</li> </ul>  |  |  |  |
|              | Available in space saving surface mount<br>and through-hole packages  | <ul> <li>Latched Low-Order Address Byte<br/>Available as Output</li> </ul>  |  |  |  |
|              | G Windowed package option for prototyping   | <ul> <li>High-Density UV EPROM</li> <li>256K Bits Configurable as 32K × 8 or</li> </ul>                             |  |  |  |
|              | Low cost OTP (one-time programmable)<br>package for high volume applications  | as 16K × 16<br>— Divided Into Eight Equal Mappable<br>Blocks<br>— EPROM Block Resolution of 4K Bytes<br>or 2K Words |  |  |  |
|              | □ CMOS for low power consumption  |   |  |  |  |
|              | <ul> <li>User-Configurable to Interface with Any<br/>8- or 16-Bit Microcontroller</li> </ul>  | <ul> <li>EPROM: Up to 120 ns Access Time<br/>(Including PAD Decoding Time)</li> </ul>                               |  |  |  |
|              | - Programmable Address Decoder (PAD)  | D. Statia DAM   |  |  |  |
|              | Programmable Polarity   | - 16K Bits Configurable as 2K x 8 or  |  |  |  |
|              | - Built-In Address Latches  | as 1K × 16  |  |  |  |
|              | <ul> <li>Port Expansion/Reconstruction of Up to<br/>16 I/O Lines</li> <li>Individually Configurable as Output<br/>or Input</li> </ul> | <ul> <li>SRAM: Up to 120 ns Access Time<br/>(Including PAD Decoding Time)</li> </ul>                                |  |  |  |
|              |   | <ul> <li>Addressable Range</li> <li>1 MByte or 0.5 MWords</li> </ul>  |  |  |  |
|              |   |   |  |  |  |
|              | Highly Configurable, Many Operational<br>Modes  | Low Power TTL-Compatible CMOS Device  |  |  |  |
| Applications | Computers (Workstations and PCs) —<br>Fixed Disk Control, Modem, Imaging,<br>Laser Printer Control                                    | Medical Instrumentation — Hearing Aids,<br>Monitoring Equipment, Diagnostic Tools                                   |  |  |  |
|              | Telecommunications — Modem,<br>Cellular Phone, Digital PBX, Digital<br>Speech, FAX, Digital Signal Processing                         | Military — Missile Guidance, Radar, Sonar,<br>Secure Communications, RF Modems                                      |  |  |  |
|              | Industrial — Robotics, Power Line<br>Access, Power Line Monitor   |   |  |  |  |

### Product Description

In 1988 WSI introduced a new concept in programmable VLSI, Programmable System Devices. The PSD family consists of userconfigurable system-level building blocks on-a-chip, enabling quick implementation of application-specific controllers and peripherals. The first generation PSD series includes the MAP168, a User-Configurable Peripheral, which is ideal for DSP applications; the SAM448, a User-Configurable Microsequencer for control and interface applications, and the PAC1000, a User-Configurable Microcontroller.

The PSD301 is a second generation PSD. The PSD301 is ideal for microcontroller based applications where fast time-tomarket, small form factor and low power consumption are essential. When combined together in an 8- or 16-bit system, virtually any microcontroller (8051, 8096, 16000, etc.) and the PSD301 work together to create a very powerful 2-piece chip-set. This implementation provides all the required control and peripheral elements of a microcontroller based system peripheral with no external "glue" logic required.

The PSD301 integrates high performance user-configurable blocks of EPROM, SRAM, and logic in a single circuit. The major functional blocks include a Programmable Address Decoder (PAD), 256K bits of high speed EPROM, 16K bits of high speed SRAM, input latches, and output ports. The PSD301 is ideal for applications requiring high performance, low power, and very small form factors. These include fixed disk control, modem, cellular telephone, instrumentation, computer peripherals, military and similar applications.

The PSD301 is an optimal solution for microcontrollers that need:

- I/O reconstruction (microcontrollers lose at least two I/O ports when accessing external resources).
- More EPROM and SRAM than the microcontroller's internal memory.
- Chip-select, control, or latched address lines that are otherwise implemented discretely.
- An interface to shared external resources.

The PSD301 (shown in Figure 1) can efficiently interface with, and enhance, any 8- or 16-bit microcontroller system. No other solution provides microcontrollers with port expansion, latched addresses, a programmable address decoder (PAD), an interface to shared resources, 256 kbit EPROM, and 16 kbit SRAM on a single chip. The PSD301 does not require glue logic for interfacing to any 8- or 16-bit microcontrollers.

The 8051 microcontroller family can take full advantage of the PSD301's separate program and address spaces. Users of the 68HCXX family of microcontrollers can change the functionality of the control signals and directly connect the R/W and E signals. Users of 16-bit microcontrollers (including the 80186, 8096, 80196, 16XXX) can use the PSD301 in a 16-bit configuration. Address and data buses can be configured to be separated or multiplexed, whichever is required by the host processor.

The flexibility of the PSD301 I/O ports permit interfacing to shared resources. The user can assign the following functions to these ports: standard I/O pins, chip select outputs from the PAD, latched address or multiplexed low-order address/data byte. This enables users to design add-on systems such as disk drives, modems, etc., that easily interface to the host bus (e.g., IBM PC, SCSI).

The PSD301's on-chip programmable address decoder (PAD) enables the user to map the I/O ports, eight segments of EPROM (as  $4K \times 8$ , or as  $2K \times 16$ ), SRAM (as  $2K \times 8$  or as  $1K \times 16$ ), and chip select outputs anywhere in the address space of the microcontroller. The PAD can implement up to 4 sum-of-product expressions based on address inputs and control signals. This further facilitates the interface to microcontrollers with different boot-up locations and I/O address mappings, e.g., the 8051 and 8096 microcontrollers have the boot-up addresses in the lower half of their memory maps; the 80186 and 68HCXX use high memory boot-up addresses.

### Figure 1. PSD301 Architecture



NOTES: 1. RESET and CSi are not available as programmable options in the PAD An active RESET ensures that the PAD deselects all of its outputs, and a high level on CSi ensures that the PAD is in power-down mode.

Д

### Figure 2. PŠD301 Port **Configurations**



### Legend:

 $AD_0-AD_7$  = addresses  $A_0-A_7$  multiplexed with data lines  $D_0-D_7$ .  $AD_8 - AD_{15}$  = addresses  $A_8 - A_{15}$  multiplexed with data lines  $D_8 - D_{15}$ .



### Programmable System™ Device

PAC1000 Introduction

### User-Configurable Microcontroller

**Overview** 

In 1988 WSI introduced a new concept in programmable VLSI: the Programmable System<sup>™</sup> Devices (PSD). The PSD is defined as a family of *User-configurable* system level building blocks on-a-chip enabling quick implementation of application specific controllers and peripherals. The first generation PSD series includes the MAP168, a User-Configurable Peripheral with Memory; the SAM448, a User-Configurable Microsequencer; and the PAC1000, a User-Configurable Microcontroller.

The PAC1000 user-configurable highperformance microcontroller is the first of a generation of products intended for applications in high-end embedded control where high-speed data processing, interface or control is needed. The PAC1000 replaces a board full of discrete components such as standard logic, FIFO, EPROM for microcode store, ALU, SEQUENCER, register files and PAL/PLD/PGA. To shorten the time-to-market for the system designer, a high-level software development language is used. This contrasts with the myriad state-machine entry, schematic entry, and place and route tools that would be needed for a discrete design using PAL. PLD, PGA or gate arrays.

The PAC1000 architecture is flexible and enables the system designer to customize the PAC1000 to optimize application performance. The PAC1000 is composed of three basic sections: a CPU for data processing, a programmable instruction control unit that determines the next address to the microcode store through polling condition codes or responding to interrupts, and a host interface to asynchronously load data from the host. Registered input/outputs are used to synchronize with the system.

As a result of integrating logic and EPROM memory into the PAC1000 and defining a high-level language for programming both, time-to-market and board space is reduced and reliability increased. The PAC1000 is currently used in applications such as Intelligent DMA controller, FDDI buffer controller, Frame buffer controller, LAN communications controller, disk controller, and I/O controller. For further details on the PAC1000 see Application Note 10.

### Contents

| Factures                                      |                          |
|---|--------------------------|
|   | ····· 4-3 <sup>-</sup>   |
| General Description                           |                          |
| Architectural Overview                        |                          |
| Operational Modes                             |                          |
| Host Interface                                |                          |
| FIFO  |                          |
| Data I/O Registers                            | 4-39                     |
| Program Counter                               | 4-39                     |
| Status Register                               | 4-39                     |
| Control Section                               | ••••••• 4-4 <sup>•</sup> |
| Parallel Operations                           | ····· 4-4 <sup>-</sup>   |
| Program Memory                                |                          |
| Security                                      |                          |
| 15-Level Stack                                |                          |
| Program Counter                               |                          |
| Loop Counter                                  |                          |
| Debug Capabilities                            |                          |
| Breakpoint Register                           |                          |
| Single Step                                   | 4-4 <sup>4</sup>         |
| Condition Codes                               | 4.4                      |
| User-Specified Conditions                     | 4-4                      |
| CPUL Flags                                    |                          |
|   |                          |
| Stock Full Flog                               |                          |
| Interrunt Eleg                                |                          |
| Deta Desister Deed Flor                       |                          |
| Data Register Read Flag                       | ······ 4-4·              |
|   | 4-4-                     |
| Case Logic                                    |                          |
| Case Instructions                             |                          |
| Priority Case Instructions                    |                          |
| Interrupt Logic                               |                          |
| Interrupt Mask Register                       |                          |
| Output Control                                | 4-4                      |
| Counters                                      | ····· 4-4                |
| Address Counter                               | ····· 4-4 <sup>·</sup>   |
| Block Counter                                 |                          |
| Central Processing Unit                       |                          |
| Arithmetic Operations                         |                          |
| Logic Operations                              |                          |
| Shift Operations                              |                          |
| Shift Right                                   |                          |
| Shift Left                                    |                          |
| Rotate Operations                             |                          |
| Multiple Precision Operations                 |                          |
| I/O and Special Functions                     |                          |
| Configuration Registers                       | 4-5                      |
| Control Register                              | 4-5                      |
| I/O Configuration Begister                    | 4-5                      |
| Mode Register                                 | 4-5<br>4-5               |
| State Following Beset                         |                          |
| Electrical and Timing Specifications          |                          |
| Pin Assignments                               | 4-0                      |
| rin Assignification Set Overview              |                          |
| Sustem Development Teelo                      |                          |
| System Development Tools                      | 4-7                      |
| Haroware                                      | 4-7                      |
| Sonware                                       | 4-7                      |
| Support                                       |                          |
| Training                                      |                          |
| Ordering Information—PAC1000                  |                          |
| Ordering Information—System Development Tools |                          |



## Programmable System™ Device

### PAC1000 User-Configurable Microcontroller

Features First Generation Programmable System Address Generation—Up To 4 Mbytes Device (PSD) Address Space High-Performance User-Configurable High-Level Development Tools—System Microcontroller-20 MHz Instruction Exe-Entry Language, Functional Simulator, cution, Output Port, and Address Bus and Device Programmer Single-Cycle Control Architecture—One Re-Programmable Program Store— **Cycle Per Instruction** On-Board 1Kx64-Bit EPROM 16-bit CPU—Arithmetic Operations, Two Operating Modes—Host Processor Logic Operations, 33 General-Purpose Peripheral or Stand-alone Controller Registers Security—For EPROM Program Memory



### General Description

In 1988 WSI introduced a new concept in programmable VLSI, Programmable System Devices (PSD). The PSD family consists of user-configurable system-level building blocks on-a-chip, enabling quick implementation of application-specific controllers and peripherals. The first generation PSD series includes the MAP168, a User-Configurable Peripheral with Memory; the SAM448, a User-Configurable Microsequencer; and the PAC1000, a User-Configurable Microcontroller.

The PAC1000 User-Configurable Microcontroller is based upon an architecture that enables it to execute complex instructions in a single clock cycle. Each PAC1000 instruction can perform three simultaneous operations: Program Control, CPU functions, and Output Control, as shown in Figure 2. The PAC1000 can also perform address generation or event counting simultaneously with instruction execution. The PAC1000 is also capable of performing a conditional test on up to four separate conditions and multi-way branching in a single cycle.

The PAC1000, with its System Development Tools, matches the development cycle and ease of use of any standard microcontroller. The high performance and flexibility of the PAC1000 were previously available only to designers who could afford the long development cycle, high cost, high power, and large board space requirements of a building-block solution (i.e., Sequencer, Microcode Memory, ALU, Register File, PALs, etc.)

The unique capabilities of PAC1000 are easily utilized with System development tools, which include a PACSEL C-like System Entry Language, a PACSIM Functional Simulator, and a MagicPro<sup>™</sup> Device Programmer. All System Development Tools are PC-based and will operate on an IBM-XT, AT, PS2 or compatible machine. For more information, contact your nearest WSI sales office or representative.



#### PAC1000

### Table 1. Pin Description

| Signal        | I/O | Description   |
|---------------|-----|---|
| HD[15:0]      | I/O | Host Data. PAC1000 Data I/O Port via the Host Inter-<br>face. Can also be configured to generate 16-bit ad-<br>dress or status. Can serve as a general-purpose Data<br>I/O Port.  |
| HAD[5:0]      | I/O | <i>Host Address.</i> Can be configured to output the lower six bits of the 22-bit Address Counter; can be used as a Host Interface function address, or as a general-purpose 16-bit port.   |
| CS            | I   | Chip Select (active low). Used with $\overline{\text{RD}}$ and $\overline{\text{WR}}$ to access the device via the Host Interface.  |
| RD            | I   | Read Enable (active low). Used with $\overline{\text{CS}}$ to output Pro-<br>gram Counter, Status Register, or Data Output Regis-<br>ter to HD[15:0] bus lines.   |
| WR            | I   | <i>Write Enable (active low)</i> . Used with CS to write HD<br>Bus data via the Host Interface into the PAC1000<br>FIFO.  |
| СК            | I   | Clock.  |
| CC[7:0]       | I   | Condition Codes. Condition-code inputs for use with Call, Jump, and Case instructions.  |
| INT[3:0]      | I   | Interrupts. General-purpose, positive-edge-triggered interrupt inputs.  |
| RESET         | I   | Asynchronous Reset (active low). Resets Input/Output registers and counters, tri-states all I/O, and sets the Program Counter to 0.   |
| OUTCNTL[15:0] | 0   | Output Control. User-defined Output Port. May be pro-<br>grammed to change value every cycle.   |
| ADD[15:0]     | I/O | Address Port. Outputs data from Address Counter or<br>Address Output Register when configured as an<br>output. When configured as an input, reads data to<br>Address Input Register.  |
| I/O[7:0]      | I/O | Input or Output Port. Individually configurable bidirec-<br>tional bus. As simple I/O, outputs come from the I/O<br>Output Register, and inputs appear in the I/O Input<br>Register. As special I/O functions, provides status,<br>handshaking, and serial I/O. Alternatively, these signals<br>can be used to extend the OUTCNTL or ADD lines. |

### Architectural Overview

The PAC1000 is a user-configurable microcontroller optimized for high-performance control systems. The primary architectural elements, shown in Figure 3, are the Control Section, 16-bit CPU, Host Interface, 16-bit Address Port, 16-bit Output Control, 8-bit I/O Port, and Configuration Registers.

The PAC1000 can be used as a stand-alone microcontroller or as a peripheral to a host. In the latter case, the Host Data (HD) and Host Address (HAD) buses, together with the  $\overline{CS}$ ,  $\overline{RD}$ , and  $\overline{WR}$  pins allow for direct connection to a host bus. User-defined commands to the Control Section or data to the CPU can be loaded through the Host Interface.

In the stand-alone mode, the Host Interface ports can be used as additional address, data or I/O ports using the Data Output Register (DOR) and Data Input Register (DIR). The ADD port can be used to generate addresses through the Address Output Register (AOR) or the Address Counter. A DMA channel can be formed on the Host Interface using these and the Block Counter (BC) register. In addition, the ADD port can be used as a data bus or an I/O port, depending on how the chip is configured. Each pin in the I/O port can be configured individually as input. output, or special function. The special functions allow the control of internal PAC1000 elements (counters, I/O buffers) by other board elements.

The 16-bit CPU is highly parallel and can operate on operands from the 32x16-bit

register file, miscellaneous register (AOR, AIR, DOR, DIR, Q, etc.), or constants loaded from the internal program-store EPROM.

The internal and external operations of the PAC1000 are controlled by the Control Section. The 16 Output Control (OC) lines are general-purpose outputs. Each of them can be changed independently every clock cycle. They provide a very fast means to control various processes outside the chip.

In every clock cycle, one instruction is executed. Each instruction consists of up to three operations in parallel:

- Instruction Fetch—the next instruction is fetched from the 1Kx64 EPROM by the Program Control.
- Execution—the CPU executes an instruction.
- Output—placed on the Output Control (OC) lines.

Program flow can be changed through the condition-code inputs in one clock cycle or through the interrupt inputs after two clock cycles. Single-cycle 16-way branches can be done using the Case instruction, which samples four condition codes per cycle. Nested loops and subroutines can be carried out with the 15-level stack and the loop counter. The chip configuration can be changed in any cycle by loading the Configuration Register using the Program Control instruction portion.





Figure 3. Detailed

### Operational Modes

The two basic modes of operation for the PAC1000 are either as a memory-mapped peripheral (Figure 4) or as a stand-alone controller (Figure 5).

In the peripheral mode, the host processor can asynchronously interface with the PAC1000.





### **Host Interface**

The Host Interface section of the PAC1000, shown in Figure 6, includes the Input Command/Data FIFO, Input/Output Data Registers, and the Status Register.

### FIFO

When the PAC1000 serves as a peripheral to a host, the FIFO is used to asynchronously load commands or data into the PAC1000. In order to write into the FIFO,  $\overline{CS}$  and  $\overline{WR}$ must have low-to-high transitions. The information written into the FIFO is specified by the 16-bit Interface Data bus (HD) and the 6-bit Host Address bus (HAD). Since the FIFO is used only to buffer data and commands from a host, it is inoperative when the PAC1000 is in stand-alone mode. Bit five of the HAD bus specifies whether the input to the FIFO is command (HAD5=1) or data (HAD5=0). HAD5 is connected to the FICD internal Condition Code that can be sampled by the Control Section. If a command is written, then the lower 10 bits of the HD bus are used as the branch address for one of the 1024 locations in the Program Memory EPROM. At that location a user defined command or subroutine should exist which executes the needed operation. If the information is data, then the lower 5 bits of the HAD bus specify which CPU register is to be loaded from the HD bus.

This method of operation allows the host to access the PAC1000 as a memory-mapped peripheral.



### *Figure 6. Host Interface Architecture*
# Host Interface (Con't)

An example of FIFO usage is shown in Figure 7. When command or data information is available in the FIFO, the FIFO Output Ready (FIOR) interrupt (interrupt 5) triggers. If the FIOR interrupt is masked, then the FIOR status may be polled under program control. If HAD5 equals 1, the branch address location specified by MOVE is the Program Memory Address which contains the user specified instruction or sub-routine which executes the command. A JUMP or CALL FIFO control instruction performs a jump or call to the location specified by MOVE. If HAD5 equals 0, an RDFIFO instruction can transfer the FIFO contents into the register specified by HAD[4:0].

For further explanation, refer to the diagram below. Beginning at the location specified by MOVE, a user defined program exists which is going to load data into CPU registers 0,1,2, and 3 in four consecutive cycles from the next four FIFO locations. If one of the four FIFO locations contains a command (FICD=1), interrupt level 7 occurs (highest level). Loading a command into a CPU or other data register is not allowed. If this occurs, FIXP (FIFO exception) will be generated.

Following the execution of this routine, the Control Section is ready for its next instruction.

The FIFO drives three internal flags which can also be programmed to interrupt the PAC1000. They are:

- □ FIIR (FIFO full) and FIXP (FIFO exception), which drive INT7.
- FIOR (FIFO output ready), which drives INT5.

| Table 2.<br>Host Interface | <u>CS</u> | RD | WR | HAD5 | HAD[4:0]            | HD[15:0] | Function                  |
|----------------------------|-----------|----|----|------|---------------------|----------|---------------------------|
| Functions                  | 0         | 1  | 0  | 0    | Register<br>Address | Data     | Write data to FIFO        |
|                            | 0         | 1  | 0  | 1    | X                   | Command  | Write command to FIFO     |
|                            | 0         | 0  | 1  | 0    | 00100               | х        | Reset FIFO                |
|                            | 0         | 0  | 1  | 0    | 00011               | х        | Reset status register     |
|                            | 0         | 0  | 1  | 0    | 00010               | Data     | Read program counter      |
|                            | 0         | 0  | 1  | 0    | 00001               | Data     | Read status register      |
|                            | 0         | 0  | 1  | 0    | 00000               | Data     | Read data output register |

# Host Interface (Con't)

#### Data I/O Registers

Input and Output Data Registers are used to communicate with the Host Data (HD) bus. CPU Registers may be loaded directly from the Data Input Register (DIR) without passing through the FIFO. Similarly, the PAC1000 may be read via the Data Output Register (DOR).

# **Program Counter**

The Program Counter may be read via the Host Data bus. This allows a host to monitor

the Program Memory address bus. It can also be used to drive external memory devices for expansion of the Control Port.

#### Status Register

The Status Register (SR), shown in Figure 8, monitors all internal status. Status bits can be set only by program execution. The SR can be read or cleared as specified in the Host Interface Functions table.

All SR flags are active high (1) and are latched at the rising edge of the clock.



|                           | <ul> <li>nent operation:</li> <li>1= Overflow occurred.</li> <li>0= No overflow occurred.</li> </ul>             |   |  |  |  |
|---------------------------|--|---|--|--|--|
|                           | STAT5—(O) Overflow Flag, set when an   |   |  |  |  |
|                           | 0= No zero occurred.   |   |  |  |  |
|                           | 1= Zero occurred.  |   |  |  |  |
|                           | STAT6—(Z) <i>Zero Flag</i> , set when the result of<br>a CPU operation is zero:                                  | <ul> <li>1= Address Counter reached all ones.</li> <li>0- Address Counter is not all ones.</li> </ul> |  |  |  |
|                           | 0= No carry occurred.  | when the counter increments to all 1s:  |  |  |  |
|                           | 1= Carry occurred.   | STATO-(ACO) Address Counter Ones set  |  |  |  |
|                           | (addition) or borrow (subtraction) occurs<br>in CPU operations:  | 1= Block Counter reached zero.  |  |  |  |
|                           | STAT7—(CY) Carry Flag, set when a carry  | STAT1—(BCZ) <i>Block Counter Zero</i> , set when the counter decrements to all 0s:                    |  |  |  |
|                           | 0= FIFO not ready for input.   |   |  |  |  |
|                           | 1= FIFO ready for input.   | 0= No breakpoint occurred.  |  |  |  |
|                           | STAT8—(FIIR) <i>FIFO-Input Ready</i> , set when<br>there is at least one vacant location in the<br>FIFO:         | register is equal to the EPROM address:<br>1= Breakpoint occurred.                                    |  |  |  |
|                           | 0= No exception occurred.  | STAT2(BRKPNT) Breakpoint Flag, set  |  |  |  |
|                           | 1= Command or data received.   | 0= Stack is not full.   |  |  |  |
|                           | STAT9—(FIXP) <i>FIFO Exception</i> , set when<br>the CPU receives a command or Control<br>Section receives data: | STAT3—(STKF) <i>Stack Flag</i> , set when the<br>stack is full:<br>1= Stack is full.                  |  |  |  |
|                           | STAT10—WSI Reserved.   | 0= Result is positive.  |  |  |  |
|                           | 0= No security.  | 1= Result is negative.  |  |  |  |
|                           | 1= Security active.  | CPU operation is negative:  |  |  |  |
| Host Interface<br>(Con't) | STAT11—(DBB) Security Bit, set when<br>security is active:   | STAT4—(S) Sign Bit, set when the most<br>significant bit of the result of the previous                |  |  |  |



# **Control Section**

The control section, shown in Figure 9, consists of a number of blocks which are concerned with the sequencing of the control programs in the PAC1000. These are:

- Program Memory
- Security
- 15-Level Stack
- Program Counter
- Loop Counter
- Breakpoint Register
- Condition Codes

- Case Logic
- Interrupt Logic
- Output Control

Each block is described in detail below.

#### **Parallel Operations**

The PAC1000 can perform three simultaneous operations within a single instruction cycle, as shown in Figure 10. The ability to fetch an instruction from the Program Memory, execute it, and output a result within 50 nsec is due to a highly parallel structure.



# Control Section (Con't)

#### Program Memory

The Program Memory is a 1Kx64 high-speed EPROM. This on-board-memory allows the PAC1000 to operate in embedded control applications and eliminates the need for external memory components. Using an erasable memory allows program code to be modified for debug and/or field upgrades. The Program Memory is easily programmed using the WSI MagicPro<sup>™</sup> (Memory and PSD<sup>™</sup> Programmer).

Only sixteen Program Memory locations are reserved. The rest of the 1024 locations are available for applications.

Program memory is segmented as follows:

| Address   | Function                               |
|-----------|--|
| 000H      | Reset pointer program to here          |
| 000H–007H | User Defined<br>Initialization Routine |
| 008H-00FH | Interrupt Vector<br>Locations          |
| 010H–3FFH | User-Defined<br>Application Programs   |

Upon receiving a reset, the Program Counter is forced to address 000H. This location may contain a jump or call which branches to an initialization routine. Alternatively, the first eight locations of memory may be used as an initialization/configuration routine.

#### Security

User programs may be protected by setting a security bit during EPROM programming.

Thereafter, the EPROM contents cannot be read externally. When the EPROM is erased, the security bit is cleared.

#### 15-Level Stack

The 15-level Stack stores the return address following subroutine calls, interrupt service routines and the contents of the Loop Counter inside nested loops. When the stack is full, the STKF condition becomes true, and an interrupt (INT7) will occur. The interrupt service routine will overwrite the top of the stack.

Popping from an empty stack produces the previous top of stack value; pushing on a full stack overwrites the top of the stack.

## **Program Counter**

The 10-bit Program Counter (PC) generates sequential addressing to the 1K word Program Memory. Upon reset the PC is loaded with a 000H. From this point the value of the Program Counter is determined by program execution or interrupts.

Any JUMP or Case instruction that is executed loads the Program Counter with the destination address. CALL instructions or interrupts cause PC + 1 to be pushed onto the stack. The RETURN instruction loads the Program Counter from the stack with the value of the return address. This value may have previously been placed on the stack by a CALL or interrupt.

The PC can also be loaded from the Command/Data FIFO causing program execution to commence at an address provided by the host.



# Control Section

(601 1)

#### Loop Counter

The Loop Counter (LC) has two functions:

- 10-bit down counter that supports the LOOP instruction.
- Branch Register that can be loaded from the CPU Register File or Program Memory and used as an additional source of branching to Program Memory.

The LC can be loaded with values up to 1023. Loop initialization code places a value in LC. Loop termination code tests the counter for a zero value and then decrements LC. The loop count can be a constant, or it can be computed at execution time and loaded into LC from the CPU. The LC register can also be used as a CALL or JUMP execution vector. The content of the LC is automatically saved on (or retrieved from) the Stack when the program enters (or leaves) a nested loop.

A loop count will be loaded into the LC when a FOR instruction is encountered. This count can be a fixed value or it can be calculated and loaded from the CPU. The ENDFOR instruction will test the Loop Counter for a zero value. If this condition is not met, then the LC will be decremented by one. The program loop will continue until the count value equals zero. In a nested loop, the FOR instruction will load a new value to the LC and push the previous value to the stack.

## **Debug Capabilities**

The PAC1000 provides breakpoint and single step capabilities for debugging application programs.

# Breakpoint Register

The Breakpoint Register (BR) is a 10-bit register used for real time debug of the PAC1000 application program.

The Breakpoint Register can be loaded from one of two sources, either a constant value specified in the Program Memory or a calculated value loaded from the CPU. When the Program Memory address matches the contents of the Breakpoint Register an interrupt (INT 6) occurs. A service routine should exist in Program Memory which then performs the required procedure.

## Single Step

Single step is a debugging mode in which the currently-executing program is interrupted by interrupt 6 after the execution of every instruction. The interrupt 6 service routine should reside in Program Memory.

Bit 8 in the Mask Register determines whether the PAC1000 is in a breakpoint mode (mask-bit 8 equals 0) or in a single step mode (mask-bit 8 equals 1).

Both breakpoint and single step use interrupt 6. The interrupt 6 service routine will typically dump the contents of the PAC1000 internal registers into external SRAM devices for examination by the user.

## **Condition Codes**

The Condition Code (CC) logic operates on 21 individual program test conditions. Each condition can be tested for true or not true. The PAC1000 can also test up to four conditions simultaneously. For this feature refer to the section titled *Case Logic*.

| Control Section<br>(Con't) | User-Specified Condition<br>User-Specified Condit<br>same manner as interr<br>conditions. CC0—CC7<br>directly to the corresponding<br>pins. These signals manual<br>setup time to be service<br>CPU Flags                                  | ions are treated in the<br>nally generated test<br>7 should be connected<br>onding PAC1000 input<br>ust satisfy the required<br>ced in the next cycle.                           | <ul> <li>FIFO Input Ready (FIIR)—FIFO is not full<br/>(FIIR=1). This flag can also be connected<br/>to the host through I/07.</li> <li>FIFO Command/Data (FICD)—This flag<br/>indicates if the contents of the FIFO is a<br/>command or a data. This flag is gener-<br/>ated directly from HAD5 (FICD=1 com-<br/>mand, FICD=0 data).</li> <li>FIFO Exception (FIXP)—This flag indicates<br/>that one of two events occurred: (a) FIFO<br/>data has been read as a command, or<br/>(b) a command has been read as data.</li> <li>Stack-Full Flag</li> <li>STACK FULL flag (STKF=1) indicates that<br/>the stack is 15 levels full. This condition will<br/>also generate an interrupt (INT7) if not<br/>masked.</li> <li>Interrupt Flag</li> <li>INTERRUPT flag (INTR =1) indicates that<br/>there is a masked interrupt pending. This flag<br/>is cleared when the interrupt is cleared.</li> </ul> |  |  |
|----------------------------|--|--|---|--|--|
|                            | CPU flags are internal<br>reflect the status of the<br>metic operation. These<br>latched and are valid of<br>(the instruction followin<br>The flags for arithmetic<br>defined as follows:<br>Zero (Z)—The result of<br>operation is zero ( | ly generated. They<br>e previous CPU arith-<br>e signals are internally<br>only for one instruction<br>ng their generation).<br>c operations are<br>if the previous CPU<br>Z=1). |   |  |  |
|                            | Carry (CY)—The resu<br>operation generate<br>borrow (subtractio<br>Overflow (O)—The pre  | It of the previous CPU<br>ed a carry (addition) or<br>n) (CY=1).<br>evious two's comple-   |   |  |  |
|                            | ment CPU operati<br>overflow (O=1).<br>Sign (S)—The most si<br>result of the previo<br>negative (S=1).   | on generated an<br>gnificant bit of the<br>bus CPU operation is  | Data Register Read Flag<br>DATA REGISTER READ flag (DOR) is a<br>handshake flag between the host and the<br>PAC1000, accessible only to the PAC1000.  |  |  |
|                            | FIFO Flags<br>FIFO flags allow the u<br>monitor the operations<br>the FIFO by the host of  | ser to synchronize and<br>s that are performed on<br>or by user's program.   | PAC1000 writes into the Data Output Regis-<br>ter. The flag is set (DOR=1) after the host<br>has performed a read on the Data Output<br>Register.   |  |  |
|                            | Upon reset the FIFO f<br>signifying an empty sta<br>flags are as follows:<br>FIFO Output Ready (F  | lags are cleared,<br>ate. The meaning of the<br>FIOR)—There is at least  | Counter Flag<br>Counter flags reflect the status of their<br>respective counters. The PAC1000 utilizes<br>two counters; the Address (A) counter is a  |  |  |
| Toble 2                    | one word in the FI   | FO (FIOR=1).   |   |  |  |
| Condition-Code             | Test Group   | Source   | Conditions and Flags  |  |  |
| Logic                      | User-Specified   | External   | CC0–CC7   |  |  |
|                            | CPU  | Internal   | Carry (CY), Zero (Z), Overflow (O),<br>Sign (S)   |  |  |
|                            | FIFO   | Internal   | FIFO Command/Data (FICD), FIFO Output   |  |  |

Internal

Internal

Internal

External/Internal

Counters

Data register read

Stack Interrupt Ready (FIOR), FIFO Input Ready (FIIR),

Data Output Register(DOR) has been read

Address Counter Ones (ACO), Block

FIFO Exception (FIXP)

Interrupt (INTR) is pending

Counter Zero (BCZ)

Stack Full (STKF)

# Control Section (Con't)

Block (B) counter is an auto-decrementing 16-bit down counter. The counters' clock input signal is the same as the PAC1000's clock signal. Each counter can be individually enabled or disabled. When disabled, the output retains the last count. The counter flags are defined as follows:

- ACO—A Counter Ones, set when the A counter has reached the value FFFFH, in the 16-bit mode, or the value 3FFFFFH in the 22-bit mode.
- BCZ—B Counter Zero, set when the B counter has reached the value 0000H.

#### Case Logic

THE PAC1000 hardware implements two basic types of Case instructions: Case and Priority Case.

#### Case Instructions

Case instructions operate on any one of four different Case groups. Each Case group consists of a combination of four test conditions which can be tested in a single cycle. In that same cycle the PAC1000 will branch to one of the addresses contained in the sixteen memory locations following the instruction, depending on the status of the four inputs to the Case group being tested.

There are four Case Groups (sets of Case Conditions):

Case Group 0 (CG0): CC0-CC3.

Case Group 1 (CG1): CC4-CC7.

Case Group 2 (CG2):

- Z---Zero
- O-Overflow
- S-Sign
- CY-Carry

Case Group 3 (CG3):

INTR—Interrupt BCZ—B Counter Zero FIOR—FIFO output Ready FICD—FIFO Command/Data

(The FIXP, ACO, STKF, FIIR, and DOR condition codes do not fall into any of the four Case groups.)

#### Priority Case Instructions

Priority Case instructions operate on the four internal and the four external interrupt inputs. In this mode of operation, interrupts are treated as prioritized test conditions and the priority encoder is used to generate a branch to the highest priority condition. The branch address is located in one of the nine memory locations following the Priority Case instruction. Priorities in this mode of operation are the same as in the Interrupt mode of operation. Once a Priority Case instruction is executed, the occurrence of a higher priority condition will not affect program execution until another Priority Case instruction is executed. For a Priority Case instruction to be executed. MODE0 of the Mask Register must be equal to zero (MODE0=0).

# Interrupt Logic

The Interrupt Logic accepts eight inputs, four of them are generated externally and four are dedicated for internal conditions. The four external, user defined, inputs (INT0–INT3) are connected to pins INT0, INT1, INT2, and INT3. These are positive, rising-edgetriggered signals that have a maximum latency of two cycles. Each interrupt has a reserved area in memory that should contain a branch to an interrupt service routine.

| Table 4.<br>Interrupt | Interrupt | Priority | Effect   | Trigger Condition        | Reserved Address |
|-----------------------|-----------|----------|----------|--------------------------|------------------|
| Assignments           | INT7      | Highest  | Internal | FIXP+ACO+STKF+FIIR       | 00FH             |
|                       | INT6      |          | Internal | BRKPT                    | 00EH             |
|                       | INT5      |          | Internal | FIOR                     | 00DH             |
|                       | INT4      |          | Internal | Software Interrupt (SWI) | 00CH             |
|                       | INT3      |          | External | INT3                     | 00BH             |
|                       | INT2      |          | External | INT2                     | 00AH             |
|                       | INT1      |          | External | INT1                     | 009H             |
|                       | INT0      | Lowest   | External | INT0                     | 008H             |

| Control Section<br>(Con't) | Clearing a s<br>automatical<br>the internal<br>clear the se<br>user can cle<br>the Clear In  | erviced interrupt is performed<br>ly. When the interrupt is serviced,<br>y generated vector is decoded to<br>rviced interrupt. In addition, the<br>ear any pending interrupt by using<br>terrupt Instruction (CLI). | When the PAC1000 is reset, the Mask Regis<br>ter will mask all interrupts and the Mode<br>Register will select the non-interrupt mode.<br>To select the interrupt mode the MODE0 bit<br>(see Configuration Register section in this<br>document) should be set to 1 (MODE0=1). |  |  |  |  |
|----------------------------|--|---|--|--|--|--|--|
|                            | Interrupt Mas  | sk Reaister   | Mask8 is used to select INT6 to be either a  |  |  |  |  |
|                            | The Interrup<br>11, allows ir<br>Setting a Ma<br>associated i<br>the appropri<br>reset to 0. | ot Mask Register, shown in Figure<br>ndividual interrupts to be masked.<br>ask Register bit to a 1 masks the<br>interrupt. To unmask an interrupt,<br>iate Mask Register bit must be                                | single-step interrupt (when Mask8=1) or a<br>breakpoint interrupt (when Mask8=0) .See<br>the section on Debug Capabilities for further<br>details.   |  |  |  |  |
| Table 5.                   |  | Triana d Da   |  |  |  |  |  |
| Interrupt<br>Refinitions   | Interrupt  | Triggerea By  |  |  |  |  |  |
| Definitions                | INT7 <sup>1</sup>  | FIFO Exception (FIXP)   |  |  |  |  |  |
|                            |  | Address Counter contains all Ones (ACO)   |  |  |  |  |  |
|                            |  | Stack Full (STKF)   |  |  |  |  |  |
|                            |  | FIFO Full (Not FIFO Input Ready, FIIR)  |  |  |  |  |  |
|                            | INT6 <sup>2</sup>  | Breakpoint or Single Step occurre   | nce  |  |  |  |  |
|                            | INT5   | FIFO Output Ready (FIOR)  |  |  |  |  |  |
|                            | INT4   | Always pending; triggers when unmasked by program execution   |  |  |  |  |  |
|                            | INT3   | User-defined  |  |  |  |  |  |
|                            | INT2   | User-defined  |  |  |  |  |  |
|                            | INT1   | User-defined  |  |  |  |  |  |
|                            | ΙΝΤΟ   | User-defined  |  |  |  |  |  |

Notes:

- 1. The INT7 interrupt handler checks the source of the interrupt by testing the condition code.
- 2. See Interrupt Mask Register, Mask8.



| Control Section<br>(Con't)                 | <b>Output Control</b><br>The Output Control bus (OUTCNTL) consists<br>of 16 latched Output Control signals. These<br>signals can be changed on a clock to clock<br>basis. For every Program Memory location<br>there is a dedicated field which specifies the<br>value of the Output Control bus. The  | OUTCNTL Operation places this value on the<br>Output Control bus. The OUTCNTL Opera-<br>tion can be performed in parallel with any<br>other PAC1000 instructions.<br>The OUTCNTL bus can be used to control<br>external events on a clock to clock basis.   |  |
|--|--|---|--|
| Counters                                   | The PAC1000 contains a 16 or 22-bit Ad-<br>dress Counter and a 16-bit Block Counter.<br>Each of these counters can change count on<br>a clock to clock basis or can be internally or<br>externally enabled or disabled on a clock to<br>clock basis. These counters are in addition to<br>the Loop and Program Counters of the<br>Control Section.<br><b>Address Counter</b><br>The Address Counter (AC), shown in Figure<br>12, is a 16- or 22-bit ascending counter that<br>can be loaded or read by the CPU and<br>enabled/disabled with the ACEN bit of the<br>Control Register. (This control is also avail-<br>able externally through the I/01 pin; see I/O<br>and Special Functions). While enabled, the<br>counter will increment by one every rising<br>edge of the clock.<br>The ACO flag indicates that the value of the<br>counter is all ones. This flag stays latched | until the counter is loaded with a new value.<br>The counter will continue to count until<br>disabled. ACO is a condition code and a<br>member of a Case Group; see the Control<br>Section description for more details. ACO can<br>also generate an internal interrupt 7, if<br>enabled.<br>In the 16-bit mode, the counter outputs (ACH)<br>are available through the ADD bus. The<br>count is gated to the ADD bus by setting the<br>ASEL bit (CTRL9) of the Control Register.<br>In the 22-bit mode, the higher 16 bits (ACH)<br>are available through the ADD bus and the<br>six low order bits (ACL) are available through<br>the Host Address (HAD) bus. These low<br>order bits are multiplexed with the host<br>address lines. The address lines from the<br>host which drives the HAD bus must be<br>placed in the high impedance state before the<br>lower 6-bits (ACL) of the Address Counter<br>can be read. |  |
| Figure 12.<br>Address and<br>Block Counter | IBCEN Block<br>Counter<br>Address<br>Input<br>Register<br>AlREN<br>IBCEN IBOCK<br>Counter<br>AlREN<br>IDUCATE  | Bus<br>6 16 6<br>ACL Address<br>Count Low<br>AOR<br>ss<br>ter<br>MUX ASEL<br>IADOE  |  |

| PAC1000                    |   |  |
|----------------------------|---|--|
| Counters<br>(Con't)        | Selecting the 16- or 22-bit count mode isperformed by setting or resetting the ACS22 bit in the I/O Configuration Register.<br>The address Output Register is an alternate source of address outputs; it is selected by resetting the ASEL bit of the Control Register. In this mode the CPU can be used to provide address generation and the Address Counter can be used as an event counter.<br><b>Block Counter</b><br>The Block Counter (BC) is a 16-bit down counter. It is enabled by the BCEN bit of the Control Register. It is useful as a counter for DMA transfers. The BCEN signal is (option- | ally) available externally through the I/O0 bit<br>(see I/O and Special Functions). While<br>enabled, the counter will decrement by one<br>every rising edge of the clock. The BCZ flag<br>indicates that the counter reached the zero<br>value. After the occurrence of an all 0s<br>condition the Block Counter will continue<br>down counting until disabled. The flag is<br>latched and can be cleared by loading a new<br>value into the Block Counter. BCZ is a<br>condition code and a member of a Case<br>Group; see the Control Section description<br>for more details.<br>Both counters may be read without disabling<br>the count operation and loaded via the CPL |
| Central<br>Processing Unit | The CPU, shown in Figure 13, performs<br>16-bit operations in a single clock cycle. It<br>contains 33 general purpose registers<br>(R0R31, and Q). The Q register can be<br>used in conjunction with any of the R0R31<br>registers to perform double precision shift  | operations. The main building blocks are the<br>register bank (R0R31), Q register, ALU,<br>Y-bus devices, and D-bus devices. The<br>register bank supplies up to two 16-bit<br>registers, one of which is always the destina-<br>tion register.  |

#### PAC1000



Figure 13. CPU Block Diagram

# Central Processing Unit (Con't)

The ALU operates on up to two external operands that are selected by its input MUX. In every instruction, 1 of the 10 D-bus devices (AOR, SWAP, ACL, ACH, BC, FIFO, DIR, AIR, IIR, and Program Store) or a member of the register bank or the Q register outputs, can be selected as an operand source to the ALU. The possibilities are shown in Figure 14. During ALU operations, three options can be selected to provide the carry-in (Cin) input: 0, 1, or the previous latched carry-out (adequate for multiple precision operations).

The ALU's output or a selected register can be loaded into one of the seven Y-bus devices (IOR, AOR, LC, DOR, ACL, ACH, or BC) every instruction cycle. This can happen in parallel with the feedback path from the ALU's output that is directed either to the Q register or to the destination register of the register bank.



*Table 6. CPU Operand Mnemonics* 

| Mnemonic              | Description   |  |  |  |
|-----------------------|---|--|--|--|
| ACH or ACH/ACL        | 16- or 22-bit Auto-incrementing Counter, or General Purpose Registers |  |  |  |
| AIR                   | Address Input Register  |  |  |  |
| AOR                   | Address Output Register   |  |  |  |
| BC                    | Block Counter (16-bit auto-decrementing), or General Purpose Register |  |  |  |
| <constant></constant> | Constant values in Program Storage                                    |  |  |  |
| DIR                   | Data Input Register   |  |  |  |
| DOR                   | Data Output Register  |  |  |  |
| FIFO                  | Input Data from FIFO  |  |  |  |
| lir                   | I/O Input Register  |  |  |  |
| IOR                   | I/O Output Register   |  |  |  |
| LC                    | Program Loop Counter  |  |  |  |
| Q                     | 16-bit CPU Register   |  |  |  |
| R0R31                 | 16-bit CPU Registers  |  |  |  |
| SWPV                  | Byte Swap version of AOR  |  |  |  |

# Central Processing Unit (Con't)

CPU operations can be performed on one, two or three operands. Each operation is performed in a single clock cycle. In two- or three-operand instructions, one of the operands must be a CPU internal register (R0...R31, or Q).

CPU operations are performed independently of operations in the counters, Host Interface, Output Control, and Program Control.

#### Arithmetic Operations

The CPU can perform the following arithmetic operations:

- Addition
- Subtraction
- Increment
- Decrement
- Compare

## **Logic Operations**

The CPU can perform the following logic operations:

- AND
- OR
- Invert
- Exclusive OR
- Exclusive NOR

# Shift Operations

Single shift operations, shown in Figure 15, can occur either to the left or to the right, with or without the Q register. Shift instructions specify the sources that are shifted into the corresponding registers.

All shift operations can be executed in the same clock cycle as an arithmetic or logic operation. The arithmetic or logic operation is executed first; the result is shifted and then stored in the register file. The shift can be either left or right.

The CPU can perform the following shift operations:

- Single-precision, left or right, within a general-purpose register (R0...R31, or Q).
- Double-precision, left or right, between an R0...R31 register and the Q register.

The LSB and MSB of the general-purpose registers are each fed by an eight-to-one multiplexer.

The sources and destinations for shift operation are given below:

Shift Right

Zero Flag (Z)

Carry Flag (CY)

Sign Flag (S)

Binary 0 (0)

Binary 1 (1)

Least-significant bit of this register (RLSB) Least-significant bit of the Q register (QLSB) Serial I/O port (SDATM) *Shift Left* Zero Flag (Z) Carry Flag (CY) Sign Flag (S) Binary 0 (0) Binary 1 (1) Most-significant bit of this register (RMSB) Most-significant bit of the Q register (QMSB)

Serial I/O port (SDATL)



# CentralRotate OperationsProcessing UnitThe CPU can perform the following rotate op-<br/>erations, as shown in Figure 16:

- Single-precision, left or right, within a general-purpose register (R0...R31, or Q).
- Double-precision, left or right, between an R0...R31 register and the Q register.

# **Multiple Precision Operations**

The carry-out in each instruction can be used in the next instruction for multiple precision operations (e.g., ADDC). This feature enables the user to implement complex arithmetic operations such as division or multiplication in several clock cycles.



# *I/O and Special Functions*

The I/O bus, shown in Figure 17, consists of eight lines which can be individually programmed as inputs or outputs. These lines can also be programmed to perform Special Functions. The functions of these pins are defined by the Mode Register and I/O Configuration Register (see Configuration Register Section). The I/O and Special Functions map according to the table. The I/O lines must first be configured as inputs or outputs via the I/O Configuration Register; the Special Function option can then be enabled via the Mode Register. Individual special function control is shown in the accompanying table.

Once a Special Function has been enabled, the corresponding internal control function is automatically disabled. Conversely, when a Special Function is disabled, control of the corresponding internal control function is returned to the Control Register (see Configuration Register). Because the Inputs in the I/O Register are clocked on each cycle, the status of the special function can also be read to the CPU.





| Configuration<br>Registers | The Configu<br>control and o<br>modes of the<br>Configuratio<br>Register, I/C<br>Mode Regis<br>ated instruct<br>register bits | Configuration Registers allow the user to<br>ol and configure different operating<br>s of the PAC1000. The three 10-bit<br>guration Registers are the Control<br>iter, I/O Configuration Register, and<br>Register. Each register has an associ-<br>nstruction which allows individual<br>er bits to be modified. |          |               | <b>Control Register</b><br>The Control Register, shown in Figure 18, provides for internal control of key functions within the PAC1000 . Several of these functions can alternatively be controlled externally through the I/O bus (see I/O and Special Functions). The Control Register is modified on the falling edge of the clock. |                       |  |
|----------------------------|---|---|----------|---------------|--|-----------------------|--|
| Table 7.                   |   |   |          |               |  |                       |  |
| I/O Pins and               | Pin   | Pin Special H   |          | Direction     | Description  |                       |  |
| Special Functions          | 1/07  | FIIR  |          | output        | FIFO Input   | Ready. FIFO not full. |  |
|                            | I/O6  | ADOE  |          | input         | Address O  | utput Enable          |  |
|                            | I/O5  | HADC  | θE       | input         | Host Addre   | ess Output Enable     |  |
|                            | I/O4  | HDOE  |          | input         | Host Data  | Output Enable         |  |
|                            | I/O3  | QMSE  | 3        | bidirectional | Q Register   | MSB                   |  |
|                            | 1/02  | QLSB  |          | bidirectional | Q Register   | LSB                   |  |
|                            | I/O1  | ACEN  |          | input         | Address C  | ounter Enable         |  |
|                            | I/O0  | BCEN  |          | input         | Block Cou  | nter Enable           |  |
| Table 8.                   |   |   |          |               |  |                       |  |
| Special-Function           | Special Fi  | unction   | Pin Name | e I/O Con     | figuration   | Mode                  |  |
| Control                    | FIIR  |   | I/07     | IOCG7         | =1 (output)  | MODE8=1               |  |
|                            | ADOE  |   | I/O6     | IOCG6         | =0 (input)   | MODE7=1               |  |
|                            | HADOE   |   | I/O5     | IOCG5         | =0 (input)   | MODE6=1               |  |
|                            | HDOE  |   | I/O4     | IOCG4         | =0 (input)   | MODE5=1               |  |
|                            | QMSB  |   | I/O3     | IOCG3         | =1 (output)  |                       |  |
|                            |   |   |          | IOCG3         | =0 (input)   | MODE4=1               |  |
|                            | QLSB  |   | I/O2     | IOCG2         | =1 (output)  |                       |  |
|                            |   |   |          | IOCG2         | =0 (input)   | MODE4=1               |  |
|                            | ACEN  |   | I/O1     | IOCG1         | =0 (input)   | MODE3 =1              |  |
|                            | BCEN  |   | I/O0     | IOCG0         | =0 (input)   | MODE2 =1              |  |

| Configuration<br>Registers | ASEL (CTRL9<br>source that   | )—Address Se<br>It will write to the | elect. Selects the ne Address bus:  | ADOE (CTRL4)—Address Output Enable.<br>Selects direction of Address bus (ADD)   |  |  |
|----------------------------|--|--------------------------------------|-------------------------------------|---|--|--|
| (Con't)                    | 1= Addre   | ss Counter.                          |                                     | for next clock cycle:   |  |  |
|                            | 0= Addre   | ss Output Reg                        | ister (AOR).                        | 1= Output (see ASEL).   |  |  |
|                            | AIREN (CTRL  | 8)—Address II                        | nput Register                       | 0= Input (see AIREN).   |  |  |
|                            | <i>Enable</i> . Enable | nables and dis<br>ss Input Regist    | ables writing to<br>er from the ADD | HADOE (CTRL3)— <i>Host Address Output</i><br><i>Enable</i> . Selects direction of Host Address<br>(HAD) bus for next clock cycle: |  |  |
|                            | 1= Enable  | e writing to Ade                     | dress Input                         | 1= Output (driven from ACL Register).   |  |  |
|                            | Regist   | er (AIR).                            |                                     | 0= Input (into the FIFO).   |  |  |
|                            | 0= Disab<br>Regisi   | e writing to Ad<br>ter (AIR).        | dress Input                         | HDOE (CTRL2)—Host Data Output Enable.<br>Selects Direction of Host Data (HD) bus  |  |  |
|                            | DIREN (CTRL  | 7)—Data Inpu                         | t Register                          | for next clock cycle:   |  |  |
|                            | the Data I   | nables and dis<br>nout Register (    | DIR) from the                       | 1= Output (See HDSEL0 and HDSEL1).  |  |  |
|                            | HD Port:   | .put i togiotor (                    |                                     | 0= Input (See DIREN).   |  |  |
|                            | 1= Enable<br>(DIR).  | e writing to Dat                     | a Input Register                    | BCEN (CTRL1)— <i>Block Counter Enable.</i><br>Enables and disables Block Counter:   |  |  |
|                            | 0= Disabl<br>(DIR).  | e writing to Da                      | ta Input Register                   | 1= Enable Counting on next rising clock edge.   |  |  |
|                            | HDSEL1 (CTF  | L6) and HDSE                         | EL0 (CTRL5)                         | 0= Disable Counting on next rising edge   |  |  |
|                            | Host Data connected  | Select. Select to Host Data          | the source to be<br>(HD) bus:       | ACEN (CTRL0)— <i>Address Counter Enable.</i><br>Enables and disables Address Counter:   |  |  |
|                            | HDSEL1<br>(CTRL6)  | HDSEL0<br>(CTRL5)                    | Selection                           | 1= Enable Counting on next rising clock edge.   |  |  |
|                            | 0  | 0                                    | FIFO—<br>Peripheral<br>Mode         | 0= Disable Counting on next rising clock edge.  |  |  |
|                            | 0  | 1                                    | Data Output<br>Register             |   |  |  |
|                            | 1  | 0                                    | Status<br>Register                  |   |  |  |
|                            | 1  | 1                                    | Program<br>Counter                  |   |  |  |



| Configuration<br>Registers<br>(Con't)       | <ul> <li><i>I/O Configuration Register</i></li> <li>The I/O Configuration Register, shown in Figure 19, controls the direction of the individual lines of the I/O bus as well as configuring the Address Counter. Each I/O pin can be configured independently to be a general purpose input or output, or each can serve a special function (see I/O and Special Function). The I/O Configuration Register is also used to configure the Address Counter as a 16-bit counter with a maximum count of FFFFH or as a 22-bit counter with a maximum count of 3FFFFFH. The I/O Configuration Register is modified on the falling edge of the clock.</li> <li>ACS22 (IOCG9)—Configures Address Counter as a 22- or 16-bit counter: <ul> <li>1 = 22-bit counter.</li> <li>0 = 16-bit counter.</li> </ul> </li> <li>I/O7 (IOCG7)—Selects direction of I/O7 pin: <ul> <li>1 = Output.</li> <li>0 = Input.</li> </ul> </li> <li>I/O6 (IOCG6)—Selects direction of I/O6 pin: <ul> <li>1 = Output.</li> <li>0 = Input.</li> </ul> </li> </ul> | <ul> <li>I/O5 (IOCG5)—Selects direction of I/O5 pin:</li> <li>1= Output.</li> <li>0= Input.</li> <li>I/O4 (IOCG4)—Selects direction of I/O4 pin:</li> <li>1= Output.</li> <li>0= Input.</li> <li>I/O3 (IOCG3)—Selects direction of I/O3 pin:</li> <li>1= Output.</li> <li>0= Input.</li> <li>I/O2 (IOCG2)—Selects direction of I/O2 pin:</li> <li>1= Output.</li> <li>0= Input.</li> <li>I/O1 (IOCG1)—Selects direction of I/O1 pin:</li> <li>1= Output.</li> <li>0= Input.</li> <li>I/O1 (IOCG1)—Selects direction of I/O1 pin:</li> <li>1= Output.</li> <li>0= Input.</li> <li>I/O0 (IOCG0)—Selects direction of I/O0 pin:</li> <li>1= Output.</li> <li>0= Input.</li> </ul> |
|---|---|--|
| Figure 19.<br>I/O Configuration<br>Register | MSB<br>IOCG9 (ACS22)<br>IOCG8 (Reserved)<br>IOCG7 (I/O7)<br>IOCG6 (I/O6)<br>IOCG5 (I/O5)<br>Note: After Reset, Al   | LSB<br>IOCG0 (I/O0)<br>IOCG1 (I/O1)<br>IOCG2 (I/O2)<br>IOCG3 (I/O3)<br>IOCG4 (I/O4)<br>II Bits Are Cleared to Zero.  |

# Configuration Registers (Con't)

#### Mode Register

The Mode Register, shown in Figure 20, allows the user to externally control and monitor key elements within the PAC1000 which would (alternatively) be controlled internally through the Control Register. Enabling a Special Function in the Mode Register disables the corresponding function in the Control Register. The Special Function input pins are shared with the general purpose I/O pins. The direction of the appropriate pin must be set in the I/O Configuration Register prior to programming the Mode Register.

The Mode Register can also be used to reset the FIFO as well as program the interrupt controller to generate either interrupts or Priority Test Conditions. See the discussion on "Priority Case" in the *Condition Code* section, above.

After Reset, all Mode Register bits equal zero. The Mode Register is modified on the falling edge of the clock.

The use of the Mode Register and I/O Configuration register for Special Functions is shown in the Special Function Settings table.

FIRST (MODE9)—*FIFO Reset.* (If held high, FIFO cannot receive information):

- 1= Initiate FIFO Reset (FIRST).
- 0= Complete FIFO Reset (FINRST).

FIIR (MODE8)-FIFO Input Ready:

- 1= I/O7 becomes output for the FIFO Input Ready (FIIR) flag.
- 0= I/O7 becomes general purpose I/O (IO7).

ADOE (MODE7)-Address Output Enable:

- 1= I/O6 becomes input for the Address Output Enable (AOE).
- 0= I/O6 becomes general purpose I/O (IO6).
- HADOE (MODE6)—Host Address Output Enable:
  - 1= I/O5 becomes input for Host Address Output Enable (HADOE).
  - 0= I/O5 becomes general purpose I/O (IO6).

HDOE (MODE5)—Host Data Output Enable:

- 1= I/O4 becomes input for Host Data bus Output Enable HDOE).
- 0= I/O4 becomes general purpose I/O (IO4).

SIOEN (MODE4)-Serial I/O Enable:

- 1= I/O3 and I/O2 become MSB and LSB (respectively) of the CPU's Q register (SIO).
- 0= I/O3 and I/O2 become general purpose I/O ACEN(MODE3).

ACEN (MODE3)—Address Counter Enable:

- 1= I/O1 becomes input for Address Counter Enable (ACEN).
- 0= I/O1 becomes general purpose I/O.

BCEN (MODE2)—Block Counter Enable:

- 1= I/O0 becomes input for Block Counter Enable (BCEN).
- 0= I/O0 becomes general purpose I/O.

Reserved (MODE1)

- INTR (MODE0)—Interrupt/Priority-Case Mode:
  - 1= Select Interrupt mode (INTR).
  - 0= Selects Priority Case mode (PCC).



# State Following<br/>ResetWhenever the PAC1000 RESET input is<br/>driven low for at least two processor clocks,<br/>the chip goes through reset. The next twotables describe the PAC1000 signal and<br/>internal register states following reset.

| Mode Bit | I/O Configuration Bit  | Function   |
|----------|--|--|
| MODE8=1  | IOCG7=1  | FIIR flag output on I/O7   |
| MODE7=1  | IOCG6=0  | ADOE provided by I/O6  |
| MODE6=1  | IOCG5=0  | HADOE provided by I/O5   |
| MODE5=1  | IOCG4=0  | HDOE provided by I/O4  |
| MODE4=1  | IOCG3=1  | MSB of Q register output on I/O3   |
| MODE4=1  | IOCG3=0  | I/O3 can be shifted into MSB of Q register<br>or destination register  |
| MODE4=1  | IOCG2=1  | LSB of Q register output on I/O2   |
| MODE4=1  | IOCG2=0  | I/O2 can be shifted into LSB of Q register<br>or destination register  |
| MODE3=1  | IOCG1=0  | ACEN provided by I/O1  |
| MODE2=1  | IOCG0=0  | BCEN provided by I/O0  |
|          | Mode Bit<br>MODE8=1<br>MODE7=1<br>MODE6=1<br>MODE5=1<br>MODE4=1<br>MODE4=1<br>MODE4=1<br>MODE4=1<br>MODE3=1<br>MODE2=1 | Mode Bit         I/O Configuration Bit           MODE8=1         IOCG7=1           MODE7=1         IOCG6=0           MODE5=1         IOCG4=0           MODE4=1         IOCG3=1           MODE4=1         IOCG2=0           MODE4=1         IOCG2=0           MODE4=1         IOCG2=0           MODE3=1         IOCG1=0           MODE2=1         IOCG0=0 |

| Signal States Signal Conultion |  |
|--------------------------------|--|
| Following Reset HAD[5:0] Input |  |
| HD[15:0] Input                 |  |
| IO[7:0] Input                  |  |
| ADD[15:0] Input                |  |
| OC[15:0] 0000H                 |  |

# *Table 11. Internal States Following Reset*

| Component                     | Contents  |
|-------------------------------|-----------|
| ACH Register                  | 0         |
| ACL Register                  | 0         |
| AOR Register                  | 0         |
| AIR Register                  | 0         |
| DOR Register                  | 0         |
| DIR Register                  | 0         |
| IOR Register                  | 0         |
| IIR Register                  | 0         |
| STATUS Register               | 0         |
| I/O Configuration Register    | 0         |
| CONTROL Register              | 0         |
| Breakpoint Register           | 0         |
| Mode Register                 | 0         |
| PC Register (Program Counter) | 0         |
| MASK Register                 | 01111111B |
| BC Register                   | FFFFH     |
| R31–R0 Registers              | Unknown   |
| Q Register                    | Unknown   |
| LC Register                   | Unknown   |
| FIFO Locations                | Unknown   |
| FIFO Flags                    | Empty     |

# Electrical and Timing Specifications

| <i>Table 12.<br/>Absolute<br/>Maximum Ratings</i>   | Storage Temperature<br>Voltage to any pin with<br>V <sub>PP</sub> with respect to GN<br>ESD Protection<br>Stresses above those list   | n respect to GND<br>D<br>ed here may cause   | 65°C to +150°C<br>0.6V to +7V<br>0.6 V to +14.0V<br>>2000V<br>sections of this specification is not implied.   |   |   |  |  |
|---|---|--|--|---|---|--|--|
|   | stress rating only and fun<br>the device at these or an<br>above those indicated in   | other conditions<br>the operation of<br>the operational  | conditions for<br>affect device  | extended per<br>reliability.                            | riods of t  | ime may  |  |
| <i>Table 13.</i><br><i>Operating Range</i>  | RangeICommercialIIndustrial-Military-   | <b>Temperature</b><br>0°C to +70°C<br>-40°C to +85°C<br>-55°C to +125°C  | <i>V<sub>cc</sub></i><br>+5V ± 5%<br>+5V ± 10%<br>+5V ± 10%  | 6   |   |  |  |
| Table 14.<br>DC<br>Characteristics<br>Over operating range<br>with V <sub>rr</sub> =V <sub>cc</sub> | ParameterOutput Low VoltageOutput High Voltage $V_{cc}$ StandbyCurrent CMOS $V_{cc}$ StandbyCurrent TTLActive Current (CMOS—Commercial—MilitaryActive Current—Commercial—MilitaryV_{PP} Supply CurrentV_{PP} Read VoltageInput Load CurrentOutput Leakage Curre | Symbol<br>V <sub>OL</sub><br>V <sub>OH</sub><br>I <sub>SB1</sub><br>I <sub>SB2</sub><br>I <sub>CC1</sub><br>I <sub>CC2</sub><br>I <sub>PP</sub><br>V <sub>PP</sub><br>I <sub>L1</sub><br>ent I <sub>LO</sub> | Test Conditions $I_{OL}=8$ mA $I_{OH}=-4$ mAnote 1note 2notes 1, 3notes 2, 3 $V_{PP}=V_{CC}$ notes 1, 2 $V_{IN}=5.5V$ or GND $V_{out}=5.5V$ or GND $V_{out}=5.5V$ or GND | <i>Min</i><br>2.4<br>V <sub>cc</sub> -0.4<br>-10<br>-10 | <i>Max</i><br>0.4<br>65<br>65<br>80<br>90<br>110<br>120<br>100<br>V <sub>cc</sub><br>10 | Units<br>V<br>V<br>mA<br>mA<br>mA<br>mA<br>mA<br>μA<br>V<br>μA |  |

- Notes: 1. CMOS inputs: GND  $\pm$  0.3V or V<sub>CC</sub>  $\pm$  0.3V. 2. TTL inputs: V<sub>IL</sub>  $\leq$  0.8V, V<sub>IH</sub> $\geq$  2.0V. 3. Active current is an AC test and uses AC timing levels.

# PAC1000

# *Table 15. AC Timing Levels*

Inputs: Outputs:

0 to 3V Reference 1.5V 0.4 to 2.4V

0.4 10

# *Table 16. AC Characteristics*

| Parameter  | Symbol             | 12M<br>Min | Hz¹<br>Max | 16M<br>Min | Hz 1<br>Max | 20M<br>Min | Hz²<br>Max |
|--|--------------------|------------|------------|------------|-------------|------------|------------|
| CLOCK CYCLE  |                    |            | mux        |            | max         |            | mux        |
| Cycle Time   | t <sub>ck</sub>    | 84         |            | 62.5       |             | 50         |            |
| Clock Pulse Width High                                 | t <sub>ckh</sub>   | 26         |            | 24         |             | 21         |            |
| Clock Pulse Width Low                                  | t <sub>ckl</sub>   | 26         |            | 24         |             | 21         |            |
| HOST READ CYCLE  |                    |            |            |            |             |            |            |
| Read Cycle Time  | t <sub>RC</sub>    | 50         |            | 40         |             | 30         |            |
| Address to Data Valid                                  | t <sub>ACC</sub>   |            | 45         |            | 35          |            | 30         |
| CS to Data Valid                                       | t <sub>cs</sub>    |            | 45         |            | 35          |            | 30         |
| CS to tristate   | t <sub>csz</sub>   | 0          | 45         | 0          | 35          | 0          | 30         |
| HOST WRITE CYCLE                                       |                    |            |            |            |             |            |            |
| Pulse width of $\overline{CS}$ and $\overline{WR}$ LOW | t <sub>PWL</sub>   | 20         |            | 15         |             | 15         | ļ          |
| Pulse width of $\overline{CS}$ and                     |                    |            |            |            |             |            | 1          |
| WR High  | t <sub>PWH</sub>   | 15         |            | 10         |             | 10         |            |
| Data setup to WR                                       | t <sub>sD</sub>    | 10         |            | 10         |             | 5          |            |
| Data hold to WR  | t <sub>HD</sub>    | 10         |            | 10         |             | 5          |            |
| RESET CYCLE  |                    |            |            |            |             |            |            |
| RESET setup  | t <sub>se</sub>    | 10         |            | 10         |             | 5          |            |
| RESET to tristate of ADD, HAD, HD, I/O                 | t <sub>RZ</sub>    | 25         |            | 25         |             | 20         |            |
| RESET clocked to<br>OUTCNTL low                        | t <sub>rol</sub>   | 30         |            | 30         |             | 25         |            |
| ADDRESS TIMING   |                    |            |            |            |             |            |            |
| Address/Data setup                                     | t                  | 10         |            | 10         |             | 10         |            |
| Address/Data hold                                      | t <sub>HADD</sub>  | 8          |            | 8          |             | 5          |            |
| Clocked Counter to<br>Address output                   | t <sub>CADD</sub>  |            | 43         |            | 35          |            | 30         |
| Clocked Address Register to Address                    | t <sub>RADD</sub>  |            | 43         |            | 35          |            | 30         |
| ADOE enable to data valid                              | t <sub>ADOE</sub>  |            | 50         |            | 40          |            | 30         |
| HADOE enable to  |                    |            |            |            |             |            |            |
| data valid   | t <sub>hadoe</sub> |            | 50         |            | 40          |            | 30         |
| Address output disable                                 | t <sub>скz</sub>   | 0          | 25         | 20         |             | 0          | 16         |

# PAC1000

Table 16. AC **Characteristics** (Con't)

| Parameter                                | Symbol             | 12N<br>Min | IHz 1<br>Max | 16M<br>Min | IHz 1<br>Max | 20N<br>Min | 1Hz²<br>Max |
|--|--------------------|------------|--------------|------------|--------------|------------|-------------|
| DATA AND I/O TIMING                      |                    |            |              |            |              |            |             |
| Clock to I/O Output Valid                | t <sub>скю</sub>   |            | 35           |            | 30           |            | 30          |
| Clock to HD Output                       | t <sub>скно</sub>  |            | 35           |            | 30           |            | 30          |
| IO data setup                            | t <sub>sio</sub>   | 10         |              | 10         |              | 10         |             |
| IO data hold                             | t <sub>HIO</sub>   | 8          |              | 8          |              | 5          |             |
| HD data setup                            | t <sub>shD</sub>   | 10         |              | 10         |              | 10         |             |
| HD data hold                             | t <sub>HHD</sub>   | 8          |              | 8          |              | 5          |             |
| HDOE enable to data valid                | t <sub>HDOE</sub>  |            | 50           |            | 40           |            | 30          |
| Bus Output Disable                       | t <sub>скz</sub>   | 0          | 25           | 0          | 20           | 0          | 16          |
| TEST AND INTERRUPT TIMING                |                    |            |              |            |              |            |             |
| Condition Code setup                     | t <sub>scc</sub>   | 60         |              | 50         |              | 40         |             |
| Condition Code hold                      | t <sub>HCC</sub>   | 0          |              | 0          |              | 0          |             |
| Clock to OUTCNTL Valid                   | t <sub>cov</sub>   |            | 33           |            | 33           |            | 25          |
| Minimum interrupt pulse                  |                    |            |              |            |              |            |             |
| for acceptance                           | t <sub>iPWA</sub>  | 15         |              | 10         |              | 10         |             |
| SPECIAL FUNCTION TIMING (1/              | O Bus)             |            |              |            |              |            |             |
| SQ15 setup                               | t <sub>ssq15</sub> | 15         |              | 10         |              | 10         |             |
| SQ15 hold                                | t <sub>HSQ15</sub> | 0          |              | 0          |              | 0          |             |
| SQ0 setup                                | t <sub>ssoo</sub>  | 15         |              | 10         |              | 10         |             |
| SQ0 hold                                 | t <sub>HSQ0</sub>  | 0          |              | 0          |              | 0          |             |
| Clock to Q0 output                       | t <sub>cKQ0</sub>  |            | 35           |            | 30           |            | 30          |
| Clock to Q15 output                      | t <sub>cK015</sub> |            | 35           |            | 30           |            | 30          |
| Address Counter<br>enable setup          | tSACEN             | 20         |              | 15         |              | 10         |             |
| Address Counter                          | o, to Eit          |            |              |            |              |            |             |
| enable hold                              | t <sub>hacen</sub> | 10         |              | 5          |              | 5          |             |
| Block Counter enable setup               | t <sub>sbcen</sub> | 20         |              | 15         |              | 10         |             |
| Block Counter enable hold                | t <sub>hbcen</sub> | 10         |              | 5          |              | 5          |             |
| External output enable to<br>data valid  | t <sub>sfv</sub>   |            | 30           |            | 25           |            | 20          |
| External output enable to high impedance | t <sub>sFZ</sub>   |            | 30           |            | 25           |            | 20          |
|  |                    |            |              |            |              |            |             |

Notes:

Operating temperature range: Commercial, Industrial, Military
 Operating temperature range: Commercial





# Figure 25. Data and I/O Timing



# Figure 26. **Address Timing**





| In Ceramic<br>Pin<br>Pin<br>guments       1       2       3       4       5       6       7       8       9       10       11       12       13         A       US G       GG  |  |                 |
|---|--|-----------------|
| In certamic<br>Pin<br>guments       1       2       3       4       5       6       7       8       9       10       11       12       13         A       100       000 </th <th>).</th> <th></th>  | ).   |                 |
| A       100       000   | <b>Pramic</b> 1 2 3 4 5 6 7 8 9 10 11 12       | 13              |
| B       107       C2       007       006       004       ARESET       000       NM2       NM0       C0       C0       C0       ADDIS ADDIG         D       106       106       106       106       106       ADDIS ADDIG       ADDIS AD   | ents A O O O O O O O O O O O O O O O O O O     | O A<br>CC3      |
| C       HO  | <b>B</b> O O O O O O O O O O O O O O O O O O O | о в             |
| P       IO  |  | O C             |
| E       IO  | D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0        | O D<br>13 ADD12 |
| F       00  |  | 0 E             |
| G       M, P       CC         H       M, D       MD         J       OC5       OC1         H       MD       MD         J       OC5       OC1         K       CC12       OC1         MO       OC1       MD         K       CC12       OC1         MO       OC1       HD         MO       HD       HD       HD         MO       HD       HD       HD       HD         MO       HD       HD       HD       HD       HD         MO       HD       HD       HD       HD       HD       HD         MO       HD       HD       HD       HD       HD       HD       HD         MO       HD       HD       HD       HD       HD       HD  |  | O F             |
| H       RO  | G O O O O ADD                                  | 7 ADD8 G        |
| J       0015       0014       PAC1000       ADD3       ADD4       J         K       0012       0015       0013       ADD4       J       ADD5       ADD4       J         L       0010       0010       ADD4       HD6       HD6       HD7       HD8       HD6       HD1       HD2       HD4       HD6       HD7       HD8       HD1  | H O O ADD                                      | 5 ADD6 H        |
| K       0012       0013       ADD       ADD       ADD       ADD       ADD       ADD       K         L       0AD       0C10       HD       HD <td>J O O PAC1000 O ADD</td> <td>O J<br/>3 ADD4</td>   | J O O PAC1000 O ADD                            | O J<br>3 ADD4   |
| L GRUD OCTO HAD HOT HOT HOT HOT HAD   | K O O O O ADD                                  |                 |
| M       OG       OC11       HO2       HO3   | L O O O HAD                                    | 0 L<br>5 Vcc    |
| N       HOD   | M OC O O O O O O O O O O O O O O O O O O       | 0 M<br>3 HAD4   |
| 1       2       3       4       5       6       7       8       9       10       11       12       13         TOP (THROUGH PACKAGE) VIEW         13       12       11       10       9       8       7       6       5       4       3       2       1         A       O  | N O O O O O O O O O O O O O O O O O O O        | 2 ADD1 N        |
| TOP (THROUGH PACKAGE) VIEW         13       12       11       10       9       8       7       6       5       4       3       2       1         A       CG       CC4       VCe       CC7       INT1       INT3       OC1       OC2       OC3       OC5       GND       OC8       I/O5       A         B       CO       CC1       CC5       CC6       INT1       INT3       OC1       OC2       OC3       OC5       GND       OC8       I/O5       B         C       ADD14       ADD15       INT2       OC0       I/IESET       OC4       OC6       I/O5  | 1 2 3 4 5 6 7 8 9 10 11 12                     | 13              |
| A       CG  | 13 12 11 10 9 8 7 6 5 4 3 2                    |                 |
| B       CO       CC  |  |                 |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |  | ОВ              |
| $ \begin{array}{c} L_{D} L_{A} D_{D} L_{D} L_{A} D_{D} L_{A} D_{D} L_{A} D_{D} L_{A} D_{D} L_{A} D_{A} D A A D_{A} A D A A D A A D A A A D A A A D A A A D A A A D A A A D A A A A A A A A$   |  | O C             |
| $ \begin{bmatrix} A & O & O \\ A & A & D & O \\ A & A & D & D & D \\ \hline F & A & O \\ A & D & O \\ \hline F & A & O \\ A & A & D & O \\ \hline F & A & O \\ A & A & D & O \\ A & A & D & O \\ \hline F & A & O \\ A & A & D & O \\ \hline F & A & O \\ C & K \\$  |  | O D             |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |  | 0 E             |
| $ \begin{array}{c} G & O \\ ADDB & ADD7 \\ H & O \\ J & ADD4 & ADD3 \\ K & ADD2 & ADD0 \\ L \\ O \\ C14 \\ O \\ C15 \\ C12 $  |  | O F             |
| $ \begin{array}{c} H \\ ADD6 \\ ADD6 \\ ADD3 \\ K \\ ADD2 \\ ADD0 \\ ADD0 \\ ADD0 \\ ADD0 \\ ADD0 \\ ADD0 \\ CC13 \\ CC13 \\ CC13 \\ CC12 \\ CC \\ CC13 \\ CC12 \\ CC \\ CC13 \\ CC12 \\ CC12 \\ CC13 \\ CC12 \\ CC12 \\ CC13 \\ CC12 \\ CC12 \\ CC13 \\ CC13 \\ CC12 \\ CC13 \\ CC13$  | G O O O CK                                     | O G             |
| $ \begin{array}{c} J \\ ADD4 \\ ADD3 \\ K \\ O \\ ADD2 \\ ADD0 \\ O \\ C14 \\ OC15 \\ C15 \\ C \\ C14 \\ OC15 \\ C15 \\ C \\ C15 \\ C15 \\ C15 \\ C15 \\ C10 $  |  | , С н           |
| $\begin{array}{c c} \mathbf{K} & \mathbf{O} & \mathbf{O} \\ \mathbf{K} & \mathbf{O} & \mathbf{O} \\ \mathbf{ADD2} & \mathbf{ADD0} \\ \mathbf{L} & \mathbf{O} & \mathbf{O} \\ \mathbf{V}_{00} & \mathbf{H} \\ \mathbf{AD5} \\ \mathbf{M} & \mathbf{O} \\ \mathbf{M} & \mathbf{O} \\ \mathbf{M} & \mathbf{O} \\ \mathbf{M} & \mathbf{O} \\ \mathbf{M} & \mathbf{O} \\ \mathbf{M} & \mathbf{O} & \mathbf$ |  | 0 J             |
|   |  | о к<br>з ос12 к |
|   |  |                 |
| HAD4 HAD3 HAD1 HAD0 HD14 Vcc HD10 HD8 HD6 HD4 HD2 OC11 OC9 T  |  | О <b>м</b>      |
| N O O O O O O O O O O O O O O O O O O O   |  | O N<br>HDO      |
|   |  | 1               |
| BOTTOM VIEW   |  |                 |

Table 17. PGA Pin Assignments

| Name  | Pin | Name | Pin | Name | Pin |
|-------|-----|------|-----|------|-----|
| CS    | F2  | GND  | H2  | I/O0 | F1  |
| RD    | H1  | GND  | L1  | I/O1 | E1  |
| RESET | B6  | GND  | A3  | I/O2 | E2  |
| WR    | G1  | GND  | F12 | I/O3 | D1  |
| ADD0  | K12 | GND  | N3  | I/O4 | D2  |
| ADD1  | N13 | GND  | N11 | I/O5 | A1  |
| ADD10 | E13 | HAD0 | M10 | I/O6 | C2  |
| ADD11 | E12 | HAD1 | M11 | I/O7 | B1  |
| ADD12 | D13 | HAD2 | N12 | INT0 | B9  |
| ADD13 | D12 | HAD3 | M12 | INT1 | A9  |
| ADD14 | C13 | HAD4 | M13 | INT2 | B8  |
| ADD15 | C12 | HAD5 | L12 | INT3 | A8  |
| ADD2  | K13 | HD0  | N1  | OC0  | B7  |
| ADD3  | J12 | HD1  | N2  | OC1  | A7  |
| ADD4  | J13 | HD10 | M7  | OC10 | L2  |
| ADD5  | H12 | HD11 | N7  | OC11 | M2  |
| ADD6  | H13 | HD12 | N8  | OC12 | K1  |
| ADD7  | G12 | HD13 | N9  | OC13 | K2  |
| ADD8  | G13 | HD14 | M9  | OC14 | J2  |
| ADD9  | F13 | HD15 | N10 | OC15 | J1  |
| CC0   | B13 | HD2  | МЗ  | OC2  | A6  |
| CC1   | B12 | HD3  | C1  | OC3  | A5  |
| CC2   | B2  | HD4  | M4  | OC4  | B5  |
| CC3   | A13 | HD5  | N4  | OC5  | A4  |
| CC4   | A12 | HD6  | M5  | OC6  | B4  |
| CC5   | B11 | HD7  | N5  | OC7  | B3  |
| CC6   | B10 | HD8  | M6  | OC8  | A2  |
| CC7   | A10 | HD9  | N6  | OC9  | M1  |
| СК    | G2  |      |     | VCC  | A11 |
|       |     |      |     | VCC  | L13 |
|       |     |      |     | VCC  | M8  |



| PAC1000 |  |
|---------|--|
|---------|--|

# Table 18. Plastic or Ceramic Quad Flatpack (Gullwing) Pin Assignments

| Pin | Name | Pin | Name | Pin | Name  | Pin | Name  |
|-----|------|-----|------|-----|-------|-----|-------|
| 1   | RD   | 26  | HD11 | 51  | ADD7  | 76  | OC1   |
| 2   | GND  | 27  | HD12 | 52  | ADD8  | 77  | OC2   |
| 3   | GND  | 28  | VCC  | 53  | ADD9  | 78  | RESET |
| 4   | OC15 | 29  | VCC  | 54  | GND   | 79  | N/C   |
| 5   | OC14 | 30  | HD13 | 55  | GND   | 80  | OC3   |
| 6   | OC12 | 31  | HD14 | 56  | ADD10 | 81  | OC4   |
| 7   | OC13 | 32  | HD15 | 57  | ADD11 | 82  | OC5   |
| 8   | GND  | 33  | HAD0 | 58  | ADD12 | 83  | OC6   |
| 9   | GND  | 34  | GND  | 59  | ADD13 | 84  | GND   |
| 10  | OC10 | 35  | GND  | 60  | ADD14 | 85  | GND   |
| 11  | OC9  | 36  | HAD1 | 61  | ADD15 | 86  | OC7   |
| 12  | OC11 | 37  | HAD2 | 62  | CC0   | 87  | OC8   |
| 13  | N/C  | 38  | N/C  | 63  | CC1   | 88  | CC2   |
| 14  | HD0  | 39  | HAD3 | 64  | CC3   | 89  | 105   |
| 15  | HD1  | 40  | ADD1 | 65  | CC4   | 90  | 107   |
| 16  | HD2  | 41  | HAD4 | 66  | CC5   | 91  | 106   |
| 17  | GND  | 42  | HAD5 | 67  | VCC   | 92  | HD3   |
| 18  | GND  | 43  | VCC  | 68  | VCC   | 93  | 104   |
| 19  | HD4  | 44  | VCC  | 69  | CC6   | 94  | IO3   |
| 20  | HD5  | 45  | ADD0 | 70  | CC7   | 95  | 102   |
| 21  | HD6  | 46  | ADD2 | 71  | INT0  | 96  | IO1   |
| 22  | HD7  | 47  | ADD3 | 72  | INT1  | 97  | CS    |
| 23  | HD8  | 48  | ADD4 | 73  | INT2  | 98  | 100   |
| 24  | HD9  | 49  | ADD5 | 74  | INT3  | 99  | СК    |
| 25  | HD10 | 50  | ADD6 | 75  | 0C0   | 100 | WR    |

# Instruction Set Overview

The PAC1000 architecture can perform three operations simultaneously in each instruction cycle. The operations are specified in the System Entry Language (PACSEL) using a single statement. PACSEL instructions can perform three operations:

- Program Control (PROGCNTL)
- CPU
- Output Control (OUTCNTL)

Each *instruction* is executed in a single cycle; the three *operations* are executed in parallel.

The syntax of a PACSEL statement has a label and three components:

[label:] PROGCNTL, CPU, OUTCNTL;

The PROGCNTL component determines program flow and determines the next statement to be executed; the CPU component determines which operation is to be performed by the CPU; the OUTCNTL component determines the state of the control outputs.

A comma (, ) is used to separate the instructions and a semi-colon marks the end of a statement. In general, each statement is executed in a single cycle.

In PACSEL statements, the PROGCNTL, CPU, OUTCNTL components can come in any order or any combination of Macro or Assembler operators. That is, you may mix Assembler operators among Macro operators. Tables at the end of this section summarize the Macro and Assembler operators. In some cases, the same mnemonic is used to specify identical operations in both Macro and Assembler level.

You may:

Specify all the components in the same statement in order to perform the operations in parallel:

PROGCNTL, CPU, OUTCNTL;

Specify components one at a time:

CPU;

PROGCNTL;

OUTCNTL;

Use components in any combination:

PROGCNTL, CPU; PROGCNTL, OUTCNTL;

CPU, OUTCNTL;

WSI recommends that, in general, you maintain a consistent ordering of these components and consistent groupings of Assembler-level and Macro operators, e.g. in separate files. This manual uses the PROGCNTL, CPU, OUTCNTL ordering.

When PROGCNTL is omitted, the implied instruction is CONTinue, that is, proceed to the next control instruction. When CPU is omitted, the implied instruction is NOP. When OUTCNTL is omitted, the implied instruction is MAINTain, that is, maintain the most recent OUTCTL, in Assembler order.

A summary of PACSEL Assembler and Macro statements follows.

*Table 19. PACSEL Assembler Language Summary* 

| Mnemonic<br>The PROGCNTL Oper | Arguments<br>rators                        | Meaning                  |  |  |  |  |  |  |
|-------------------------------|--|--------------------------|--|--|--|--|--|--|
| ACSIZE                        | <16/22>                                    | SET A COUNTER SIZE       |  |  |  |  |  |  |
| CALL                          | <label fifo="" lcptr=""  =""></label>      | UNCOND BRANCH SUBRTN     |  |  |  |  |  |  |
| CALLC                         | <cond> <label fifo=""  =""></label></cond> | COND BRANCH SUBRTN       |  |  |  |  |  |  |
| CALLNC                        | <cond> <label fifo=""  =""></label></cond> | INV COND BRANCH SUBRTN   |  |  |  |  |  |  |
| CCASE                         | <cg> <value></value></cg>                  | BRANCH SUBRTN CASEBLK    |  |  |  |  |  |  |
| CLI                           | <mask></mask>                              | CLEAR INTERRUPT          |  |  |  |  |  |  |
| CONT(D)                       |  | CONTINUE                 |  |  |  |  |  |  |
| CPI                           | <value></value>                            | PRIORITIZED SUB RTN      |  |  |  |  |  |  |
| DI                            | <mask></mask>                              | DISABLE INTERRUPT        |  |  |  |  |  |  |
| DSS                           |  | DISABLE SINGLE STEP MODE |  |  |  |  |  |  |
| EI                            | <mask></mask>                              | ENABLE INTERRUPT         |  |  |  |  |  |  |
| ESS                           |  | ENABLE SINGLE STEP MODE  |  |  |  |  |  |  |
| JCase                         | <cg> <value></value></cg>                  | UNCOND BRANCH CaseBLK    |  |  |  |  |  |  |
| JMP                           | <label fifo="" lcptr=""  =""></label>      | UNCONDITIONAL BRANCH     |  |  |  |  |  |  |
| JMPC                          | <cond> <label fifo=""  =""></label></cond> | CONDITIONAL BRANCH       |  |  |  |  |  |  |
| JMPNC                         | <cond> <label fifo=""  =""></label></cond> | INVERT COND BRANCH       |  |  |  |  |  |  |
| JPI                           | <value></value>                            | PRIORITIZED BRANCH       |  |  |  |  |  |  |
| LDBP                          | <value></value>                            | LOAD BP REG              |  |  |  |  |  |  |
| LDBPD                         |  | LOAD BP COMP VALUE       |  |  |  |  |  |  |
| LDLC                          | <value></value>                            | LOAD COUNTER             |  |  |  |  |  |  |
| LDLCD                         |  | LOAD CTR COMPUTED VAL    |  |  |  |  |  |  |
| LOOPNZ                        | <label></label>                            | REPEAT BRANCH, CNTRNZ    |  |  |  |  |  |  |
| PLDLC                         | <value></value>                            | PUSH VALUE & LDCTR       |  |  |  |  |  |  |
| PLDLCD                        |  | PUSH VAL&LDCTR CM VL     |  |  |  |  |  |  |
| POP                           |  | POP STACK                |  |  |  |  |  |  |
| POPLC                         |  | POP STACK TO CNTR        |  |  |  |  |  |  |
| PUSHLC                        |  | PUSH CNTR                |  |  |  |  |  |  |
| RESTART                       |  | BRANCH TO 0              |  |  |  |  |  |  |
| RET                           |  | RETURN                   |  |  |  |  |  |  |
| RC                            | <cond></cond>                              | CONDITIONAL RETURN       |  |  |  |  |  |  |
| RNC                           | <cond></cond>                              | INV COND RETURN          |  |  |  |  |  |  |
| RSTCON                        | <mask></mask>                              | RESET CONTROL REG        |  |  |  |  |  |  |
| RSTIO                         | <mask></mask>                              | RESET I/O CONFIG REG     |  |  |  |  |  |  |
| RSTMODE                       | <mask></mask>                              | RESET MODE REG           |  |  |  |  |  |  |
| SETCON                        | <mask></mask>                              | SET CONTROL REG          |  |  |  |  |  |  |
| SETIO                         | <mask></mask>                              | SET I/O CONFIG REG       |  |  |  |  |  |  |
| SETMODE                       | <mask></mask>                              | SET MODE REG             |  |  |  |  |  |  |

Table 19. PACSEL Assembler Language Summary (Con't)

| Mnemonic<br>The CPU Operators | Arguments  | Meaning               |
|-------------------------------|--|-----------------------|
| ADC                           | <arg1> <arg2> [<arg3>]</arg3></arg2></arg1>          | ADD WITH CARRY        |
| ADD                           | <arg1> <arg2> [<arg3>]</arg3></arg2></arg1>          | ADD                   |
| AND                           | <arg1> <arg2> [<arg3>]</arg3></arg2></arg1>          | BITWISE AND           |
| CMP                           | <arg1> <arg2></arg2></arg1>                          | COMPARE               |
| DEC                           | <arg1> [<arg2>]</arg2></arg1>                        | DECREMENT             |
| INC                           | <arg1> [<arg2>]</arg2></arg1>                        | INCREMENT             |
| INV                           | <arg1> [<arg2>]</arg2></arg1>                        | INVERT                |
| MOV                           | <dest> <src></src></dest>                            | MOVE SRC TODEST       |
| NOP(D)                        |  | NO OPERATION          |
| OR                            | <arg1> <arg2> [<arg3>]</arg3></arg2></arg1>          | BITWISE OR            |
| RDFIFO                        |  | READ FIFO DATA TO REG |
| SBC                           | <arg1> <arg2> [<arg3>]</arg3></arg2></arg1>          | SUB WITH CARRY        |
| SHLRQ                         | <reg> <rarg> <qarg></qarg></rarg></reg>              | SHIFT LEFT REG & Q    |
| SHLR                          | <reg> <rarg></rarg></reg>                            | SHIFT LEFT REG        |
| SHRRQ                         | <reg> <rarg> <qarg></qarg></rarg></reg>              | SHIFT RIGHT REG & Q   |
| SHRR                          | <reg> <rarg></rarg></reg>                            | SHIFT RIGHT REG       |
| SUB                           | <arg1> <arg2> [<arg3>]</arg3></arg2></arg1>          | SUBTRACT              |
| XOR                           | <arg1> <arg2> [<arg3>]</arg3></arg2></arg1>          | EXCLUSIVE OR          |
| XNOR                          | <arg1> <arg2> [<arg3>]</arg3></arg2></arg1>          | EXCLUSIVE NOR         |
| The MACRO Operato             |  |                       |
|                               | ABG1> < ABG2> < ABG3>                                |                       |
| <br>MU                        | <pre><arg1> <arg2> <arg3></arg3></arg2></arg1></pre> |                       |
| MOL                           |  |                       |
| The OUTCNTL Opera             | tors   |                       |
| MAINT(D)                      |  | MAINTAIN PREV VALUE   |
| OUT                           | <value></value>                                      | OUTPUT                |
|                               |  |                       |

*Table 20. PACSEL Macro Language Summary* 

The PROGCNTL Operators ACSIZE <16/22> CALL < label | LCPTR | FIFO> [ON] [NOT] [<cond>] CASE n, PROGCNTL, CPU, OUTCNTL; CLEAR <int level> [...<int level>] CONFIGURE <pml> [<pm2>...<pm10>] CONT DISABLE <int level> [<int level>...<int level>] ELSE ENABLE <int level> [<int level>...<int level>] ENDFOR ENDIF ENDPSWITCH ENDSWITCH ENDWHILE FOR <value> GOTO < label | LCPTR | FIFO> [ON] [NOT] [<cond>] IF [NOT] <cond> INPUT <i/o pin> [<i/o pin>...<i/o pin>] LOADBP <value> OUTPUT <i/o pin> [<i/o pin>...<i/o pin>] PRIORITY m, PROGCNTL, CPU, OUTCNTL; PSWITCH RESET <p1> [<p2>...<p10>] RETURN [ON] [NOT] [<cond>] SET <p1> [<p2>...<p10>] SWITCH <case group> WHILE [NOT] <cond>
Table 20. PACSEL Macro Language Summary (Con't)

```
The CPU-Operator Assignment
move
    <dest> := <src>
arithmetic expression
    <dest> := <arg1> <+/-> <arg2> <+/-> <arg3>
logical expression
    <dest> := <arg1> <logical operator> <arg3>
increment, decrement, invert, unary minus
    <dest> := <opr> <src>
macro expression
    <dest> := <arg1> [* | /] <arg2>
shift RAM
    <Rx> = Rx <shft opr> <shft arg>
shift RAM and q
    <QRx> = Q <shft opr> <shft arg> Rx <shft opr> <shft arg>
The OUTCNTL Operator
OUT <arg1> [<arg2>...<arg16>]
```

System Development Tools PAC1000 System Development Tools are a complete set of PC-based development tools. They provide an integrated easy-to-use software and hardware environment to support PAC1000 development and programming.

The tools run on an IBM-XT, AT, PS2 or compatible computer running MS-DOS version 3.1 or later. The system must be equipped with 640 Kbytes of RAM and a hard disk.

#### Hardware

The PAC1000 System Programming Hardware consists of:

- WS6000 MagicPro Memory and PSD Programmer (XT, AT only)
- Package Adaptors (88-Pin Ceramic Pin-Grid Array and 100-Pin Ceramic Quad Flatpack—Gullwing) for the MagicPro Remote Socket Adaptor Unit

The MagicPro Programmer is the common hardware platform for programming all WSI programmable products. It consists of the IBM-PC plug-in Programmer Board and the Remote Socket Adaptor Unit.

#### Software

The PAC1000 System Development Software consists of the following:

- WISPER Software—PSD Software Interface
- IMPACT Software—Interface Manager for PAC1000
- PACSEL Software—System Entry Language
- PACSIM Software—Functional Simulator
- PACPRO Software—Device Programming Software

WISPER and IMPACT software provide a menu-driven user interface enabling other

tools to be easily invoked by the user.

The system design is entered into PACSEL source program files using an editor chosen by the user. PACSEL supports assemblylevel and high-level Macro programming.

The PACSEL Assembler produces object code format in single or multiple modules, which are then linked by the PACSEL Linker into a single load file with a format suitable for PACSIM and PACPRO.

The PACSIM functional simulator enables the user to test and debug programs by examining the state of PAC1000 internal registers before and during a complete functional simulation of the device.

PACPRO software programs PAC1000 devices by using the MagicPro hardware and the socket adapter.

The programmed PAC1000 is then ready to be used.

#### Support

WSI provides a complete set of quality support services to registered owners. These support services include the following:

- □ 12-month Software Updates.
- Hotline to WSI Application Experts—For direct design assistance.
- □ 24-Hour Electronic Bulletin Board—For design assistance via dial-up modem.

#### Training

WSI provides in-depth, hands-on workshops for the PAC1000 and the System Development Tools. Workshop participants will learn how to develop and program their own highperformance microcontrollers. Workshops are held at the WSI facility in Fremont, California.

#### PAC1000

Ordering Information— PAC1000

| Part Number    | Speed<br>(MHz) | Package<br>Type                               | Package<br>Drawing | Operating<br>Temperature | Manufacturing<br>Procedure |
|----------------|----------------|---|--------------------|--------------------------|----------------------------|
| PAC1000-12F*   | 12             | 100-Pin Ceramic<br>Quad Flatpack,<br>Gullwing | F3                 | Commercial               | Standard                   |
| PAC1000-12FI*  | 12             | 100-Pin Ceramic<br>Quad Flatpack,<br>Gullwing | F3                 | Industrial               | Standard                   |
| PAC1000-12FM*  | 12             | 100-Pin Ceramic<br>Quad Flatpack,<br>Gullwing | F3                 | Military                 | Standard                   |
| PAC1000-12FMB* | 12             | 100-Pin Ceramic<br>Quad Flatpack,<br>Gullwing | F3                 | Military                 | MIL-STD-883C               |
| PAC1000-12Q*   | 12             | 100-Pin Plastic<br>Quad Flatpack,<br>Gullwing | Q1                 | Commercial               | Standard                   |
| PAC1000-12X    | 12             | 88-Pin Ceramic<br>Pin-Grid Array              | X1                 | Commercial               | Standard                   |
| PAC1000-12XI   | 12             | 88-Pin Ceramic<br>Pin-Grid Array              | X1                 | Industrial               | Standard                   |
| PAC1000-12XM   | 12             | 88-Pin Ceramic<br>Pin-Grid Array              | X1                 | Military                 | Standard                   |
| PAC1000-12XMB  | 12             | 88-Pin Ceramic<br>Pin-Grid Array              | <b>X</b> 1         | Military                 | MIL-STD-883C               |
| PAC1000-16F*   | 16             | 100-Pin Ceramic<br>Quad Flatpack,<br>Gullwing | F3                 | Commercial               | Standard                   |
| PAC1000-16FI*  | 16             | 100-Pin Ceramic<br>Quad Flatpack,<br>Gullwing | F3                 | Industrial               | Standard                   |
| PAC1000-16FM*  | 16             | 100-Pin Ceramic<br>Quad Flatpack,<br>Gullwing | F3                 | Military                 | Standard                   |
| PAC1000-16FMB* | 16             | 100-Pin Ceramic<br>Quad Flatpack,<br>Gullwing | F3                 | Military                 | MIL-STD-883C               |
| PAC1000-16Q*   | 16             | 100-Pin Plastic<br>Quad Flatpack,<br>Gullwing | Q1                 | Commercial               | Standard                   |
| PAC1000-16X    | 16             | 88-Pin Ceramic<br>Pın-Grid Array              | X1                 | Commercial               | Standard                   |
| PAC1000-16XI*  | 16             | 88-Pin Ceramic<br>Pin-Grid Array              | <b>X</b> 1         | Industrial               | Standard                   |
| PAC1000-16XM*  | 16             | 88-Pin Ceramic<br>Pin-Grid Array              | X1                 | Military                 | Standard                   |
| PAC1000-16XMB* | 16             | 88-Pin Ceramic<br>Pin-Grid Array              | X1                 | Military                 | MIL-STD-883C               |
| PAC1000-20F*   | 20             | 100-Pin Ceramic<br>Quad Flatpack,<br>Gullwing | F3                 | Commercial               | Standard                   |
| PAC1000-20X*   | 20             | 88-Pin Ceramic<br>Pin-Grid Array              | X1                 | Commercial               | Standard                   |
| PAC1000-20Q*   | 20             | 100-Pin Plastic<br>Quad Flatpack,<br>Gullwing | Q1                 | Commercial               | Standard                   |

\*: These products are advanced information.

| Orderina             | [              |   |
|----------------------|----------------|---|
| Information—         | Part Number    | Contents  |
| System               | PAC1000-GOLD   | WISPER Software   |
| Development<br>Toolo |                | IMPACT Software   |
| 10015                |                | PACSEL Software   |
|                      |                | PACSIM Software   |
|                      |                | PACPRO Software   |
|                      |                | User's Manual   |
|                      |                | WSI-Support   |
|                      |                | WS6000 MagicPro Programmer  |
|                      | PAC1000-SILVER | WISPER Software   |
|                      |                | IMPACT Software   |
|                      |                | PACSEL Software   |
|                      |                | PACSIM Software   |
|                      |                | PACPRO Software   |
|                      |                | User's Manual   |
|                      |                | WSI-Support   |
|                      | WS6000         | MagicPro Programmer   |
|                      |                | IBM PC plug-in Adaptor Card   |
|                      |                | Remote Socket Adaptor   |
|                      | WS6010         | 88-Pin CPGA Adaptor   |
|                      |                | Used with the WS6000 MagicPro Programmer  |
|                      | WS6012         | 100-Pin Ceramic Quad Flatpack (Gullwing) Adaptor  |
|                      |                | Used with the WS6000 MagicPro Programmer  |
|                      | WSI-Support    | Support Services, including:  |
|                      |                | 12-month Software Update Service  |
|                      |                | Hotline to WSI Application Experts  |
|                      |                | 24-hour access to WSI Electronic Bulletin Board   |
|                      | WSI-Training   | Workshops at WSI, Fremont, CA<br>For details and scheduling, call PSD Marketing, (415) 656-5400 |

WS-



## Programmable System™ Device

SAM448 Introduction

#### **User-Configurable Microsequencer**

Overview

In 1988 WSI introduced a new concept in programmable VLSI: the Programmable System<sup>™</sup> Device (PSD). The PSD is defined as a family of User-configurable system level building blocks on-a-chip enabling quick implementation of application specific controllers and peripherals. The first generation PSD series includes the MAP168, a User-Configurable Peripheral with Memory; the SAM448, a User-Configurable Microsequencer; and the PAC1000, a User-Configurable Microcontroller.

The SAM448 is a microsequencer intended for use in digital systems that require events to be controlled at high speed. A microsequencer is basically an instruction oriented device executing one internal instruction on each system cycle. This can be done in a linear flow or the sequencer can test the state of logic inputs or internal events and respond to program branching on a result. In addition, it has the capability of driving output signals on a cycle by cycle basis.

The SAM448 can operate at a high clock speed (30 MHz) so sequential operations can be performed much faster than with lower end microcontrollers. A classic application of the SAM448 would be in the generation of pulse waveforms for video line and frame synchronization with blanking output controls for both line and frame flyback. The device could also control the load and shift activity in the video output registers and supervise the video memory address counters. All these activities are sequential in nature so microcode could be developed for the SAM device and programmed into the device's on-chip EPROM.

Prior to the development of the SAM448 Microsequencer, a designer would most likely develop a system from discrete EPROM or ROM plus 74LS TTL logic with dedicated LIFO and registers. The actual development of such a design would escalate in chip count to eventually cover an entire printed circuit card. With the advent of Programmable Logic Devices (PLDs), the development of a microsequencing circuit became simpler. However, a typical system still required five to six PLDs. In addition, and EPROM was needed to hold the microcode. Because microcode is usually rather wide, a number of EPROMs were needed.

The SAM448 provides the optimum solution when implementing a microsequencer of medium complexity. It has been designed to be cascadable in width and depth so more complex microsequencer designs may be achieved.

#### *Microcode EPROM Architecture*

The core of the SAM448 is a microcode EPROM organized as a 448 locations deep and 36 bits wide. On each clock cycle, the current 32 bit wide instruction is clocked into the pipeline register. The 32 bit word is split into a number of fields. The F field consists of 16 bits and drives the output lines as user defined output pins. The remaining 20 bits are subdivided into one 8-bit Q field which generally directs processing to the next address of the EPROM. The 8-bit D field can be used to hold a constant or direct value but it can also be used for next address generation. The OP field is three bits in width and contains the current instruction to be executed. The remaining field is the

| Microcode<br>EPROM<br>Architecture<br>(Cont.)  | E field and performs a 3-State control<br>function on the pipeline register. When<br>HIGH, the output pins are enabled and<br>when LOW the outputs are in a high<br>impedance state. This feature enables one<br>SAM448 device to share the same outputs<br>with a second for vertical cascading.<br>The EPROM locations are connected such<br>that the first 192 locations (0 to 191) are in | a linear sequence. The remaining locations<br>are organized in four rows of 192 to 255.<br>This permits a one of four branch control.<br>The internal branch control logic will make<br>the decision as to which branch to take<br>depending on the state of the user defined<br>inputs and the value of the next state<br>address. |
|--|---|---|
| Branch<br>Control Logic  | The branch control logic determines the<br>location from where the next instruction<br>will be fetched. The next address can<br>come from the Q or D field of the instruction<br>currently in the pipeline register, the top of   | the stack or LIFO or the Branch Select<br>EPLD. The Branch Select EPLD can be<br>programmed to view inputs or the logical<br>combination of inputs to invoke a branch<br>when a logic state becomes true.   |
| Stack The stack or Last In First Out (LIFO)<br>memory is 15 locations deep and 8 bits<br>wide and can be used to hold the value of<br>a return address so successful CALL to<br>and RETURN from subroutines may be<br>invoked. A loop counter is included in the |   | SAM448 architecture and the stack can be<br>used to hold the contents of this loop<br>counter when nested loops are invoked.<br>The eight input lines may also be pushed<br>onto the stack to externally load the counter.  |
| Loop Counter   | To make provision for a number of<br>operations to be repeated a defined<br>number of times, a loop counter called<br>CREG has been included in the design.<br>This eight bit counter is loaded from the D  | field by a dedicated instruction LOADC or<br>from the stack in the case of nested loops.<br>The counter decrements to zero and then<br>holds at zero. So repetitive routines may<br>be achieved by a LOOPNZ instruction.  |
| Instruction Set  | The instruction set for the SAM448 consists<br>of 12 instructions to handle multiway<br>branching, subroutines, nested for-next<br>loops and dispatch functions. With only 12<br>instructions a designer can become familiar  | with creating SAM448 designs very quickly.<br>The WSI State Machine Input Language<br>(ASMILE) support software enables designs<br>to be generated quickly and efficiently.   |



Programmable System™ Device

**SAM448** 

### **User-Configurable Microsequencer**

volume production costs.

| Features           | <ul> <li>First Generation Programmable System<br/>Device</li> <li>User-Programmable Microsequencer for<br/>Implementing High-Performance State<br/>Machines</li> <li>On-Chip Reprogrammable EPROM<br/>Microcode Memory Up to 448<br/>Words Deep</li> <li>15 × 8 Stack</li> <li>Loop Counter</li> <li>Prioritized, Multi-Way Control Branching</li> <li>8 General-Purpose Branch Control Inputs</li> <li>16 General-Purpose Control Outputs</li> </ul>   | <ul> <li>Cascadable to Expand Outputs or States</li> <li>Low-Power CMOS Technology</li> <li>Footprint Efficient 28 Pin 300 Mil Dip or<br/>28 Lead CLDCC/PLDCC Package</li> <li>30 MHz Minimum Clock Frequency</li> <li>High Level PC-XT/AT, PS2 or Compatible<br/>Design Support Software (SAM+PLUS):         <ul> <li>WSI PSD Integrated Software<br/>Environment</li> <li>State Machine Input Language</li> <li>Microcode Assembler</li> <li>Functional Simulator</li> </ul> </li> </ul>   |
|--------------------|---|--|
| <i>Description</i> | In 1988 WSI introduced a new concept in<br>programmable VLSI, Programmable<br>System <sup>™</sup> Devices (PSD). The PSD is<br>defined as a family of <i>User-configurable</i><br><i>system level building blocks on-a-chip</i><br><i>enabling quick implementation of application</i><br><i>specific controllers and peripherals</i> . The first<br>generation PSD series includes the<br>MAP168, a User-Configurable Peripheral<br>with Memory; the SAM448, a User-<br>Configurable Microsequencer; and the<br>PAC1000, a User-Configurable<br>Microcontroller.<br>The SAM448 is a first generation PSD | words) is integrated with Branch Control<br>Logic, Pipeline Register, Stack, and Loop<br>Counter. This generic microcoded architecture<br>provides an efficient vehicle for implementing<br>a broad range of high performance controllers<br>spanning the spectrum from basic state<br>machines to traditional bit-slice controller<br>applications.<br>The SAM448 has eight general purpose<br>input pins, a clock pin and a reset pin.<br>It has 16 user-definable outputs packaged in<br>a 28-pin 300 mil Dip or 28 Lead CLDCC/<br>PLDCC package. One-Time-Programmable<br>plottic versions are available to minimize |

**Pin Configuration** Leaded Chip Carrier **Dual-In-Line** (Top View) 28 || F<sub>14</sub> 27 || F<sub>13</sub> 26 || F<sub>12</sub> F<sub>15</sub> [ 1 I<sub>7</sub> [ 2 I<sub>6</sub> [ 3 3 2 1 28 27 26 15 4 1₁ [ 1₀ [ 5 25 ] I6 717 6 24 **∏** F₁₅ F... V<sub>CC</sub> [] 7 ( nRESET [] 8 I<sub>3</sub> [] 9 I<sub>2</sub> [] 10 7 23 F<sub>01</sub> 22 ] F<sub>14</sub> 8 F<sub>02</sub> 9 21 7 F<sub>13</sub> F<sub>03</sub> 10 20 F12 4 11 .19 🗖 F11 F04 11 I<sub>0</sub> 🗌 12 12 13 14 15 16 17 18 F<sub>00</sub> [] 13 F<sub>01</sub> [ 14

and is WSI's first user programmable

microsequencer. On-chip EPROM (up to 448

#### Description (Cont.)

Programming the SAM448 device is accomplished on a standard WSI PSD WISPER development system installed with the optional SAM+PLUS software package and device adapters. New users can purchase a separate WISPER-SAM development system with programming hardware included. SAM+PLUS allows designs to be entered in either state machine or microcoded formats. SAM+PLUS automatically performs logic minimization and design fitting for the device. The design may then be simulated or programmed directly to achieve customized working silicon within minutes.

Using WSI's proprietary high performance CMOS EPROM technology allows SAM448 to operate at a 25-MHz typical clock frequency while still enjoying the benefits of low CMOS power consumption. This technology also facilitates 100% generic testability which eliminates the need for post-programming testing.

Ideal application areas for SAM448 include programmable sequence generators (state machines), bus and memory control functions, graphics and DSP algorithm controllers, and other complex, high performance machines. The devices may be cascaded easily to obtain greater output requirements (horizontal cascade) or greater microcode memory depth (vertical cascade) or both.

#### SAM as a State Machine

The SAM448 architecture allows easy implementation of synchronous state

machines. SAM's internal EPROM memory together with its Pipeline Register allows storage of up to 448 unique states. SAM's Branch Control Logic allows single clock, multi-way branching in response to the eight inputs, current device state, and user-defined transition conditions. Design entry is simplified with WSI's State Machine Input Language (ASMILE) supported by the SAM+PLUS development system. This high level language uses IF-THEN-ELSE statements to define state transitions and a truth table to define or tri-state the outputs on a state-by-state basis.

#### SAM as a Microcoded Sequencer

SAM's architecture has several advanced features that enable it to be used as a sophisticated microcoded sequencer. SAM's on-chip EPROM (448 words) is integrated with a microcoded sequencer consisting of Branch Control Logic, Stack, and Loop Counter. The eight generalpurpose inputs, the Counter, the Stack, and the Pipeline Register feed the Branch Control Logic. The Branch Control Logic gives flexible multi-way microcode branch capability in a single clock, enhancing throughput beyond that of conventional controllers or sequencers.

SAM+PLUS development software offers high level microcode entry featuring a compact assortment of powerful instructions (OP-codes) allowing easy implementation of conditional branches, subroutine calls, multiple level for-next loops, and dispatch functions (branching to an externally specified address).

#### Functional Description

The SAM architecture is shown in Figure 1. The primary elements are the Microcode EPROM, 36-bit Pipeline Register, Branch Control Logic,  $15 \times 8$ -bit Stack, and 8-bit Loop Counter.

The Branch Control Logic generates the address of the next state and applies this address to the Microcode Memory. The outputs of the Microcode Memory represent the user-defined outputs and internal control values associated with the next state. On the leading edge of the clock these new values are clocked into the Pipeline Register and become the current state. The new values in the Pipeline Register—along with the Counter, Stack and Inputs—are used by the Branch Control Logic to generate the new nextstate address.

#### Microcode EPROM and Pipeline Register

The Microcode EPROM is organized into 448, 36-bit words or locations, each of which can be viewed as a single state. 16 of these bits (the F-field) are available at device pins as user-defined outputs.

The other 20 bits are internal control signals that are divided into 4 fields: the 8-bit Q-field normally provides the nextstate address; the 8-bit D-field is a general purpose field used either as a constant or as an alternative next-state address; the OP-field contains the instruction; and, the

#### Functional Description (Cont.)

E-field contains a single bit which enables or tri-states the device outputs.

As shown in Figure 2, the Microcode Memory is organized as 256 rows or addresses. Addresses 0 through 191 contain a single 36-bit word which is associated with the desired next-state. This state information will be clocked into the Pipeline Register on the next rising edge of the clock and the outputs will become valid one  $T_{CO}$  (clock to output delay) later.

Addresses 192–255, on the other hand, access four unique 36-bit words which correspond to four possible next states. (The extension .0, .1, .2, and .3 are used to distinguish those four states.) These 64 addresses are known as Multi-Way Branch locations and are used to perform single clock 4-way branches. Whenever the nextstate address falls within the Multi-Way Branch locations, the Branch Control Logic will make the necessary 1-of-4 selection based on the next-state address and userdefined input conditions.





WAFERSCALE INTEGRATION, INC. 4-83

#### Figure 3. SAM Branch Control Logic



#### Branch Control Logic Block

At the heart of the high-performance sequencing ability of the SAM family is the Branch Control Logic. This block determines the next-state to be clocked into the Pipeline Register based on the current status of the Pipeline Register, the Counter, the Stack, and the eight input pins.

The Branch Control Logic is divided into two segments: the Address Multiplexer and the Branch Select EPLD.

The Address Multiplexer provides the nextstate address to the Microcoded Memory. The next-state address can come from the Q-field, the D-field, or the Top-of-Stack. The selection between these three resources is based on the instruction in the Pipeline Register and the condition of the Zero Flag from the Counter.

The Branch Select EPLD is used to perform up to a 4-way branch based on user-defined input conditions. This block is a 768 product-term programmable logic device with 16 inputs and four outputs. When the next-state address falls within the multi-way branch block of memory (any address greater than 191) the Branch Select EPLD performs the necessary 1-of-4 selection. When the next-state address is less than 192, the Branch Select EPLD is turned off since no selection is required.

The conditions controlling the multi-way branch are defined by the user with a simple IF, THEN, ELSE format like the following:

> IF (cond3) THEN select 201.3 ELSEIF (cond2) THEN select 201.2 ELSEIF (cond1) THEN select 201.1 ELSE select 201.0

The conditions are prioritized so that if the first condition is not met (cond3), then microword 201.3 will be selected and clocked into the Pipeline Register regardless of the results of cond2 and cond1. If none of the three conditions are met, then the microword 201.0 will be clocked into the Pipeline Register.

The three conditional expressions are user defined and may contain any logical equation based on the inputs that can be reduced to four product-terms. For example, the expression

contains four product-terms and is a valid condition. There is a unique set of 12 product-terms for each of the 64 multi-way branch locations for a total of 768 productterms. (See Figure 4.)

The SAM448 has been designed so that the number of available product-terms should never be the limiting factor on a design. Prioritization provides an effective product-term count of more than 12 per location. A trade-off between number of product-terms and number of possible branches can be made by simply placing identical state information in two locations as shown in Figure 5.

1





| Functional                              | Stack  | Loop Counter  |
|---|--|---|
| Description<br>(Cont.)                  | The Stack of the SAM448 is a Last In First<br>Out (LIFO) arrangement consisting of 15<br>8-bit words. The Top-of-Stack may be used<br>as the next-state address or popped into<br>the Counter. Values may be pushed onto<br>the stack either from the D-field in the<br>Pipeline Register or from the Counter<br>enabling efficient implementation of<br>subroutines, nested loops, and other<br>iterative structures. The eight input lines<br>may also be pushed onto the stack to<br>allow external address specification in a<br>dispatch function or to externally load the<br>counter. | The SAM448 contains an 8-bit Loop<br>Counter, referred to as the Count Register<br>(CREG), which is useful for controlling<br>timing loops and affecting a variety of<br>branch operations. The CREG is a down<br>counter and may be loaded directly from<br>the D-field of the Pipeline Register or from<br>the Top-of-Stack. The value of the CREG<br>may be saved and restored by pushing<br>and popping it to and from the Stack.<br>The CREG is loaded or decremented on<br>the leading edge of the clock. It is<br>designed so that it will not decrement<br>once it reaches zero to prevent roll-over. A |
|   | The PUSHing or POPing of the stack<br>occurs on the leading edge of the clock.<br>The stack is "zero filled" so that a POP<br>from an empty stack will return all eight<br>bits set to zero. On the other hand, a push<br>to an already full stack will write over the<br>Top-of-Stack leaving the other 14 values<br>unchanged.   | Zero Flag indicates when the counter has<br>reached zero and is used with the<br>LOOPNZ command to control program<br>flow (see Instruction Set Description).<br>Single instruction delay loops are easily<br>constructed and, in combination with the<br>Stack, nested loops or delays of arbitrary<br>length may be generated.  |
| Instruction Set                         | The instruction set of the SAM448 consists<br>of a compact assortment of powerful<br>commands. Assembly language constructs<br>allow efficient implementation of multi-way<br>branching, subroutines, nested for-next<br>loops, and dispatch functions. The complete   | instruction set is described at the end of<br>this data sheet. These instructions are<br>only used with assembly language design<br>entry and are automatically supplied when<br>using the WSI State Machine Input<br>Language (ASMILE).  |
| Output Enable<br>Control                | Each microcode word contains an OE bit<br>(the E-field) which enables the outputs<br>when $E = 1$ and causes a high-impedance<br>when $E = 0$ . These bits are accessible  | through high-level constructs in the WSI<br>Development Software. This capability<br>allows the vertical cascading of SAM448<br>devices to increase the number of states.   |
| nRESET Pin                              | The nRESET pin acts as a master reset<br>for the SAM448 causing it to empty the<br>Stack, clear the Counter, and load the<br>microword found at address 0 into the<br>Pipeline Register. The nRESET signal is<br>useful for system reset or for synchronizing<br>several SAMs that are cascaded vertically<br>or horizontally.<br>The nRESET signal must be held low for<br>at least three clock rising edges to perform   | a valid clear. A nRESET of one clock<br>rising edge causes the SAM448 to enter<br>into a supervisor mode and a nRESET of<br>two clock edges results in an undefined<br>state.<br>The outputs of the boot address (00 Hex)<br>will appear at the pins from the fourth<br>clock edge after nRESET goes low, until<br>the third clock edge after nRESET returns<br>to high.  |
| Horizontal and<br>Vertical<br>Cascading | Just as with memory and bit slice devices,<br>the SAM devices can be cascaded to<br>provide greater functionality. If an application<br>requires more output lines, two or more<br>SAMs can be cascaded horizontally.<br>Likewise, if an application requires more   | states, two or more SAMs can be cascaded<br>vertically. In either case, no speed penalty<br>is incurred. Designs utilizing horizontal<br>cascading are fully supported by the<br>SAM+PLUS development software. Vertical<br>cascading requires the designer to make<br>certain tradeoffs to split the design.   |



#### Functional Testing

The SAM448 is fully functionally tested and guaranteed through complete testing of each programmable EPROM bit and all internal logic elements thus ensuring 100% programming yield.

The erasable nature of the SAM448 allows test programs to be used and then erased during early stages of production flow. This

facility to use application-independent, general purpose tests is called generic testing and is unique among user-defined LSI logic devices. The devices also contain on board test circuitry to allow verification of function and AC specification once encapsulated in non-windowed packages.

| Recommended<br>Anerating | Symbol          | Parameter                | Conditions | Min        | Max             | Unit |
|--------------------------|-----------------|--------------------------|------------|------------|-----------------|------|
| Conditions               | V <sub>cc</sub> | Supply Voltage           | Note 6     | 4.75 (4.5) | 5.25 (5.5)      | V    |
|                          | V <sub>1</sub>  | Input Voltage            | <u></u>    | 0          | V <sub>CC</sub> | ٧    |
|                          | Vo              | Output Voltage           |            | 0          | V <sub>cc</sub> | V    |
|                          | T <sub>R</sub>  | Input Rise Time (Note 6) |            |            | 500 (100)       | ns   |
|                          | Τ <sub>F</sub>  | Input Fall Time (Note 6) |            |            | 500 (100)       | ns   |

# DC Operating Characteristics

 $\begin{array}{l} V_{CC} = 5V \, \pm \, 5\%, \, 0^{\circ}C \ to \ +70^{\circ}C \ for \ Commercial \\ V_{CC} = 5V \, \pm \, 10\%, \, -40^{\circ}C \ to \ +85^{\circ}C \ for \ Industrial \\ V_{CC} = 5V \, \pm \, 10\%, \, -55^{\circ}C \ to \ +125^{\circ}C \ for \ Military \end{array}$ 

| Symbol           | Parameter   | Conditions  | Min  | Тур | Max                  | Unit |
|------------------|---|---|------|-----|----------------------|------|
| V <sub>IH</sub>  | High Level Input Voltage                            |   | 2.0  |     | V <sub>CC</sub> +0.3 | V    |
| V <sub>IL</sub>  | Low Level Input Voltage                             |   | -0.3 |     | 0.8                  | V    |
| V <sub>OH</sub>  | High Level TTL Output<br>Voltage                    | I <sub>OH</sub> = -8 mA DC                                      | 2.4  |     |                      | v    |
| V <sub>OH</sub>  | High Level CMOS<br>Output Voltage                   | $I_{OH} = -4 \text{ mA DC}$                                     | 3.84 |     |                      | v    |
| V <sub>OL</sub>  | Low Level TTL Output<br>Voltage                     | l <sub>OL</sub> = 8 mA (4 mA) DC                                |      |     | 0.45                 | v    |
| l <sub>i</sub>   | Input Leakage Current                               | $V_1 = V_{CC}$ or GND   |      |     | ±10                  | μA   |
| l <sub>oz</sub>  | 3-State Output Off-State<br>Current                 | $V_{O} = V_{CC}$ or GND   |      |     | ±10                  | μA   |
| I <sub>CC1</sub> | V <sub>CC</sub> Supply Curent<br>(Standby) (Note 6) | $V_1 = V_{CC} \text{ or GND}$<br>$I_0 = 0 \text{ CLK} = V_{CC}$ |      | 30  | 65 (90)              | mA   |
| I <sub>CC2</sub> | V <sub>CC</sub> Supply Current<br>(Active) (Note 6) | No Load 50% CLK<br>f = 20 MHz                                   |      | 55  | 120 (170)            | mA   |

| Absolute<br>Maximum                               | Symbol             | Parameter                         | Conditions | Min  | Max  | Unit |
|---|--------------------|-----------------------------------|------------|------|------|------|
| <b>Ratings</b><br>(See Design<br>Recommendations) | V <sub>cc</sub>    | Supply Voltage                    |            | -2.0 | 7.0  | V    |
|   | V <sub>PP</sub>    | Programming Supply Voltage        | (Note 2)   | -2.0 | 14.0 | V    |
|   | VI                 | DC Input Voltage                  | (          | -2.0 | 7.0  | V    |
|   | I <sub>CCMAX</sub> | DC V <sub>CC</sub> or GND Current |            | -250 | 250  | mA   |
| i   | I <sub>OUT</sub>   | DC Output Current, per Pin        |            | -25  | 25   | mA   |
|   | PD                 | Power Dissipation                 |            |      | 1200 | mW   |
|   | T <sub>STG</sub>   | Storage Temperature               | No Bias    | -65  | 150  | °C   |
|   | Т <sub>АМВ</sub>   | Ambient Temperature               | Under Bias | -10  | 85   | °C   |

Capacitance (Note 3)

| Symbol           | Parameter              | Conditions                    | Тур | Unit |
|------------------|------------------------|-------------------------------|-----|------|
| C <sub>IN</sub>  | Input Capacitance      | $V_{IN} = 0V$<br>f = 1.0 MHz  | 10  | pF   |
| C <sub>OUT</sub> | Output Capacitance     | $V_{OUT} = 0V$<br>f = 1.0 MHz | 15  | pF   |
| C <sub>CLK</sub> | Clock Pin Capacitance  | $V_{IN} = 0V$<br>f = 1.0 MHz  | 10  | pF   |
| C <sub>RST</sub> | nRESET Pin Capacitance |                               | 75  | pF   |

#### AC Characteristics

| Sumbol           | Symbol Paramatar                     |                       | Conditions SAM448-30 |      | SAM448-25 |     | SAM448-20 |     | 11-14 |
|------------------|--------------------------------------|-----------------------|----------------------|------|-----------|-----|-----------|-----|-------|
| Symbol           | Parameter                            | Conditions            | Min                  | Max  | Min       | Max | Min       | Max | Unit  |
| f <sub>CYC</sub> | Maximum Frequency                    | C = 35  pE            | 30                   |      | 25        |     | 20        |     | MHz   |
| t <sub>CYC</sub> | Minimum Clock Cycle                  | $O_1 = 35 \text{ pr}$ |                      | 33.3 |           | 40  |           | 50  | ns    |
| t <sub>su</sub>  | Input Setup Time                     |                       | 16.5                 |      | 20        |     | 22        |     | ns    |
| t <sub>H</sub>   | Input Hold Time                      |                       | 0                    |      | 0         |     | 0         |     | ns    |
| t <sub>CO</sub>  | Clock to Output Delay                | $C_1 = 35  pF$        |                      | 16.5 |           | 20  |           | 22  | ns    |
| t <sub>cz</sub>  | Clock to Output<br>Disable or Enable |                       |                      | 16.5 |           | 20  |           | 22  | ns    |
| t <sub>CL</sub>  | Minimum Clock<br>Low Time            |                       | 11                   |      | 12        |     | 15        |     | ns    |
| t <sub>CH</sub>  | Minimum Clock<br>High Time           |                       | 11                   |      | 12        |     | 15        |     | ns    |
| t <sub>SUR</sub> | nRESET Setup Time                    |                       | 16.5                 |      | 18        |     | 18        |     | ns    |
| t <sub>HR</sub>  | nRESET Hold Time                     |                       | 5                    |      | 5         |     | 5         |     | ns    |

NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V$ .

2. Minimum DC input is -0.3V. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns.

3. Capacitance measured at 25°C. Sample tested only.

4. If the nRESET is held low for more than 3 clock edges, then the outputs associated with the boot address (00 Hex) will remain at the pins until the third clock edge after nRESET goes high.

5. For 1.0 < V  $_{1}$  < 3.8, the nRESET pin will source up to 200  $\mu A.$ 

6. Figures in ( ) pertain to military and industrial temperature versions.

7. The specifications noted above apply to military operating range devices. MIL-STD-883 compliant product specifications are provided in military product drawings available on request from WSI marketing at Tel. 415-656-5400. These military product drawings should be used for the preparation of source control drawings.



#### Figure 8. Reset Timing Waveforms



**Design Security** The SAM448 contains a programmable design security feature that controls the access to the data programmed into the device. If this programmable feature is used, a proprietary design implemented in the device cannot be copied nor retrieved.

This enables a high level of design control to be obtained since programmed data within EPROM cells in invisible. The bit that controls this function, along with all other program data, may be reset simply by erasing the device.

#### Design Recommendations

Operation of the SAM448 with conditions above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. These devices contain circuitry to protect the input against damage to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

For proper operation, it is recommended that opaque labels be placed over the device window. Input and output pins must be constrained to the range GND  $\leq$  (V<sub>IN</sub> or V<sub>OUT</sub>)  $\leq$  V<sub>CC</sub>. Unused inputs must always be tied to an appropriate logic level (e.g., either V<sub>CC</sub> or GND). A power supply decoupling capacitor of at least 0.1  $\mu$ F must be connected directly between the V<sub>CC</sub> pin and GND.

When operating in noisy environments it is possible that a glitch on the nRESET pin one  $T_{SUR}$  before the clock edge could initiate a supervisor mode. To prevent this possibility, it is recommended to connect a capacitor of at least 0.1  $\mu$ F from the nRESET input to ground.

All general purpose inputs to the SAM448 should be synchronized to be guaranteed to meet the setup time. Input transitions which occur less than one  $T_{SU}$  before the leading clock edge can cause the SAM448 to enter an undefined state.

#### *Figure 9. Output Drive Current*



#### Instruction Set Description

Following is a description of the instruction set available with the SAM448. These instructions can be used in conjunction with the Assembly Language entry to access the various features of the SAM448. They are automatically supplied when using the WSI State Machine Input Language (ASMILE).

In the following description label1 and label2 indicate arbitrary labels located in the assembly (.ASM) file. These labels will be converted by the software into the 8-bit address of that label. The parameter constant is any 8-bit number (0–255 Decimal, 0–FF Hex) representing an address, a mask, or a constant.

The instructions influence the control of the Stack, the Counter, and the Address

Multiplexer. These effects are summarized in the Instruction Table. Throughout the examples it is assumed for simplicity that the destination labels do not lie within the Multi-Way Branch Block of memory so that branching based on inputs is not performed. It is valid, however, for any of these labels to lie within the Multi-Way Branch Block so that 4-way branching based on the inputs can be performed. See the MULTI-WAY BRANCH section at the end of this data sheet for more details.

The SAM+PLUS development system allows the designer to use the high level Assembly Language without worrying about the actual values that are placed in the various fields.

CONTINUE simply causes execution to continue with the next sequential instruction found in the Assembly Language file (.ASM).





The JUMP instruction causes execution to branch to the indicated location. If address 44 contains the instruction 'JUMP label1,' then the next state will come from label1 which in this case is located at address 73.

JUMP label1



#### The CALL/RETURNTO instruction is typically used to call a subroutine. In general it will push the address of label2 onto the Stack and cause label1 to be the next-state address. Leaving the RETURNTO designation off will cause label2 to default to the next instruction in the .ASM file. In the example, address 44 contains the command 'CALL label1' where label1 is located at address 73. This causes the address of the following instruction, in this case 45, to be pushed onto the Stack, and the next state to come from address 75. The RETURN command at address 45.

#### CALL label1 RETURNTO label2



The RETURN command is used to return from a subroutine call or in general to cause the next-state address to come from the top of the Stack. In the example, the command at address 44 CALLed the subroutine at address 73 and PUSHed the value 45 onto the Stack. The RETURN command at address 75 will transfer execution to address 45 and POP that value off the Stack.

#### RETURN



The LOAD Counter command loads the Counter with the value specified and transfers execution to label1. The LOADC command is typically used to initialize the Counter for a repetitive loop. In the example, address 44 has the command 'LOADC 73D GOTO label1' which causes the decimal value 73 to be loaded into the Counter and the next state to come from label1. In this case label1 is located at address 73. If the GOTO designation is left off label1 will default to the next instruction in the .ASM file.

The LOOP on Non-Zero/ON ZERO goto





command jumps to one of two addresses based on the value of the Zero Flag and decrements the Counter if not zero. This instruction is typically used to implement for-next loops. In the example, address 44 has the command 'LOOPNZ label1 ONZERO label2' where label1 is located at address 42 and label2 is located at address 73. If the Counter is not at zero then the next state will come from address 42 and the Counter will be decremented. If the Counter is already at zero then the instruction at address 73 will be executed and the Counter will stay at zero. If the ONZERO designation is left off, the default for label2 will be the next instruction in the

LOOPNZ label1 ONZERO label2



The DEcrement Counter on Non-Zero GOTO command will decrement the Counter if it is non-zero and jump to label1. In the example, address 44 has the command 'DECNZ GOTO label1' where label1 is located at address 73. The Counter is decremented and the next instruction comes from address 73. The default for label1 is the next instruction in the .ASM file.

.ASM file.

DECNZ GOTO label1



4

The PUSH Counter LOAD Counter command will push the current value of the Counter onto the Stack, load a constant into the Counter, and jump to label1. This instruction is useful for implementing nested for-next loops. In the example, the instruction at address 44 is 'PUSHLOADC 153D GOTO label1' where label1 is located at address 73. The value in the Counter will be pushed onto the Stack, the decimal value 153 will be loaded into the Counter, and the next instruction will come from address 73. The default for label1 is the next instruction in the .ASM file.

#### PUSHLOADC constant GOTO label1



The POP Stack to Counter GOTO command will pop the top of Stack into the Counter and jump to label1. This command is typically used in conjunction with the PUSHLOADC to implement nested for-next loops. In the example, address 44 has the command 'POPC GOTO label1' where label1 is located at address 73. The default for label1 is the next instruction in the .ASM file.

POPC GOTO label1



The PUSH constant to Stack GOTO command will push the value constant onto the Stack and jump to label1. In the example, address 44 has the command 'PUSH 34D GOTO label1' where label1 is located at address 73. The decimal value 34 is pushed onto the Stack and the next state comes from address 73. The default for label1 is the next instruction in the .ASM file.

#### PUSH constant GOTO label1



The PUSH Input GOTO command will push the eight inputs (I7-I0) onto the Stack. In the example address 44 has the instruction 'PUSHI GOTO label1' where label1 is located at address 73. At the leading edge of the clock the eight inputs are pushed onto the Stack. In a typical example, address 73 would have a RETURN instruction which would cause execution to jump to the address represented by the recently PUSHed input pins. This implements a dispatch function. The default for label1 will be the next instruction in the .ASM file. This instruction can also be used to load the Counter with an externally specified variable. In this case address 73 would have a POPC instruction.

#### PUSHI GOTO label1



The AND PUSH Input GOTO command is identical to the PUSHI command except the inputs are first bit-wise ANDed with a constant. This allows the masking of irrelevant inputs before PUSHing an address for a dispatch routine.

#### ANDPUSHI constant GOTO label1



The POP and XOR Stack to Counter GOTO command will pop the top of Stack, bitwise XOR it with a constant, load the result into the Counter, and jump to label1. In the example, address 44 has the command 'POPXORC 25D GOTO label1' where label1 is located at address 73. The top of Stack is POPed off the Stack, XORed with the decimal number 25, and loaded into the Counter. The next state comes from address 73. Since a XOR function does a comparison, this command can be used to compare the input to a constant and then branch based on the result with a LOOPNZ command. If the GOTO designation is left off the default for label1 will be the next instruction in the .ASM file.

POPXORC constant GOTO label1



Figure 10. Instruction Set Summary

| Instruction | Definition   | Next-State<br>Address | Stack       | Counter               |
|-------------|--|-----------------------|-------------|-----------------------|
| CONTINUE    | Continue with Next Instruction                     | label1                | None        | HOLD                  |
| JUMP        | Jump to a Label                                    | label1                | None        | HOLD                  |
| CALL        | Call Subroutine                                    | label1                | label2      | HOLD                  |
| RETURN      | Return From Subroutine                             | STACK                 | POP         | HOLD                  |
| LOADC       | Load CREG  | label1                | None        | Constant              |
| LOOPNZ      | Loop/Dec. on Non-Zero                              | label 1 or 2          | None        | DECREMENT             |
| DECNZ       | Decrement CREG on Non-Zero                         | label1                | None        | DECREMENT             |
| PUSHLOADC   | Push CREG to Stack and<br>Load CREG                | label1                | CREG        | Constant              |
| POPC        | Pop Stack to CREG                                  | label1                | POP         | STACK                 |
| PUSH        | Push Constant to Stack                             | label1                | Constant    | HOLD                  |
| PUSHI       | Push Inputs to Stack                               | label1                | INPUTS      | HOLD                  |
| ANDPUSHI    | Push Masked Inputs to Stack                        | label1                | INP * const | HOLD                  |
| POPXORC     | XOR Stack with Constant<br>and Send Result to CREG | label1                | POP         | STACK (+)<br>Constant |

NOTE: The value label1 is placed in the Q-field. The values label2 and constant are placed in the D-field.

#### Multi-Way Branching

The multi-way branching capability can be super imposed upon the instruction set providing another dimension of capability. Figure 11 shows how this translates into the flow diagrams. If location 44 had the instruction 'JUMP label1' where label1 is located at address 201, then the next-state would come from address 201. But address 201 is within the Multi-Way Branch Block so the Branch Select EPLD must decide which of the four words to send to the pipeline register. This selection is based on user-defined functions of the inputs.

Similarly, location 44 could contain any of the 13 available commands so that the

multi-way branch capability can enhance each instruction. If location 44 was a CALL to a subroutine, then address 201 could contain the starting instruction for 4 unique subroutines. The actual routine executed would depend on the condition of the inputs as defined by the user.

The actual Assembly Language code required to implement this example is as follows:

44D: [Output Spec] CALL label1;

201D: IF cond1 THEN [out 1] JUMP 102D; ELSEIF cond2 THEN [out 2] JUMP 73D; ELSEIF cond3 THEN [out 3] JUMP 53D; ELSE [out 4] JUMP 34D;







Power supply transients can affect AC measurements; simultaneous transitions of multiple outputs should be avoided for accurate measurement. Do not attempt to perform threshold tests under AC conditions. Large amplitude, fast ground current transients normally occur as the device outputs discharge the load capacitances. These transients flowing through the parasitic inductance between the device ground pin and the test system ground can create significant reductions in observable input noise immunity.



#### **Product Grades**

| Application           | Temperature Range | Marking Designator |
|-----------------------|-------------------|--------------------|
| Commercial            | 0°C to +70°C      |                    |
| Industrial            | -40°C to +85°C    | 1                  |
| Military              | -55°C to +125°C   | М                  |
| MIL-STD-883C, Class B | -55°C to +125°C   | МВ                 |





SAM448

System Development Tools

|                      | SAM system development tools are a<br>complete set of PC-based development<br>tools for the SAM448. Installed on an IBM-<br>XT, AT or compatible computer, these tools<br>provide an integrated easy-to-use software<br>and hardware environment to support<br>SAM448 development. These tools may be  | purchased as a complete development<br>system or as individual software and<br>hardware products. SAM system<br>development tools contain all necessary<br>programming hardware and software<br>required to build high-performance state<br>machines.  |
|----------------------|--|--|
| Host<br>Requirements | The host system requirements for installing<br>and using the SAM448 system development<br>tools are an IBM-XT, AT, or compatible   | computer running MS-DOS version 3.1 or<br>later. The system must be equipped with<br>640 Kbytes of RAM and a hard disk.  |
| Hardware             | <ul> <li>The SAM448 system programming<br/>hardware consists of the following:</li> <li>MagicPro — Memory and System<br/>Programmer</li> <li>WS6008 — 28 Pin Dip Socket Adaptor for<br/>MagicPro Remote Socket Adaptor Unit</li> <li>WS6009 — 28 Pin LCC Socket Adaptor<br/>for MagicPro Remote Socket Adaptor<br/>Unit</li> </ul>   | The MagicPro Programmer is the common<br>hardware platform for programming all WSI<br>programmable products. It consists of the<br>IBM-PC <sup>®</sup> plug-in Programmer Board and<br>the Remote Socket Adaptor Unit.   |
| Software             | <ul> <li>The SAM448 System Development<br/>Software consists of the following:</li> <li>WISPER Software — WSI Integrated<br/>Software and Programming Environment</li> <li>SAMPLUS Software — Interface<br/>Manager for SAM Tools</li> <li>ASMILE Software — System Entry<br/>Language</li> <li>SAMSIM Software — Functional Simulator</li> <li>SAMPRO Software — Device<br/>Programming Software</li> <li>The complete SAM448 development cycle<br/>is illustrated in Figure 1.</li> <li>WISPER and SAMPLUS software provide<br/>a menu-driven user interface enabling other<br/>tools to be easily invoked by the user.</li> </ul> | The system design is entered into ASMILE<br>(WSI State Machine Input Language)<br>source program files using an editor<br>chosen by the user. ASMILE supports<br>Microcode entry and State Machine entry.<br>The ASMILE produces object code format<br>which can be loaded to SAMSIM and<br>SAMPRO<br>The SAMSIM functional simulator enables<br>the user to test and debug programs by<br>examining the state of SAM448 internal<br>states before and during a complete<br>functional simulation of the device.<br>SAMPRO software programs SAM448<br>devices by using the MagicPro hardware<br>and the socket adaptor.<br>The programmed SAM448 is then ready to<br>be used. |





| Documentation | SAM448 Softwa | re User's | Manual        |
|---------------|---------------|-----------|---------------|
|               |               |           | , initialitat |

WSI-Support WSI provides a complete set of quality support services (WSI-Support) to registered system development tools owners. These services include the following:

- 12-Month Software update service Upto-date software maintenance, access to latest software and product information.
- Hotline to WSI Application Experts Direct system development assistance
- 24-Hour Electronic Bulletin Board Service — Design assistance via our auto-answer dial-up modem service.

#### Training Workshops

| ing<br>shops | WSI provides "Do-It-Yourself Systems"<br>Technical Training Workshops that provide | Workshop participants will learn how to build their own high-performance state |
|--------------|--|--|
| •            | an in-depth tutorial on SAM448 and SAM   | machine using the SAM448. SAM  |
|              | system development tools.  | Development Training Workshops are   |
|              |  | held at the WSI Fremont facility.  |

Ordering Information — System Development Tools

Ordering Information

- **SAM448-Gold** package consists of the following:
- Software
  - WISPER Software
  - SAMPLUS Software
  - ASMILE Software
  - SAMSIM Software
  - SAMPRO Software
  - User's Manual
  - WSI-Support
- Hardware
  - WS6000 MagicPro Programmer

**SAM448-Silver** package consists of the following:

- Software
  - WISPER Software
  - SAMPLUS Software
  - ASMILE Software
  - SAMSIM Software
  - SAMPRO Software
  - User's Manual
  - WSI-Support

WS6000 MagicPro™ Memory and PSD

#### Programmer

 Includes IBM PC plug-in adaptor card and Remote Socket Adaptor

#### **Adaptors**

- WS6008 28 Pin Dip Socket Adaptor
- WS6009 28 Pin CLLCC/CLDCC/PLDCC Socket Adaptor

#### WSI-Support

- Includes 12-month Software Update Service to registered system owners
- Includes Hotline to WSI Application experts
- Includes 24-hour access to WSI's Electronic Bulletin Board Service

#### SAM Training Workshops

 Includes SAM448 Training Workshops at the WSI Fremont facility. For details and scheduling, contact PSD Marketing at (415) 656-5400.

| Part Number  | Speed<br>(MHz) | Package<br>Type          | Package<br>Drawing | <i>Operating<br/>Temperature<br/>Range</i> | WSI<br>Manufacturing<br>Procedure |
|--------------|----------------|--------------------------|--------------------|--|-----------------------------------|
| SAM448-20J   | 20             | 28 Pin PLDCC             | J3                 | Comm'l                                     | Standard                          |
| SAM448-20L   | 20             | 28 Pin CLDCC             | L2                 | Comm'l                                     | Standard                          |
| SAM448-20LI  | 20             | 28 Pin CLDCC             | L2                 | Industrial                                 | Standard                          |
| SAM448-20LM  | 20             | 28 Pin CLDCC             | L2                 | Military                                   | Standard                          |
| SAM448-20LMB | 20             | 28 Pin CLDCC             | L2                 | Military                                   | MIL-STD-883C                      |
| SAM448-20S   | 20             | 28 Pin Plastic Dip, 0.3" | S2                 | Comm'l                                     | Standard                          |
| SAM448-20T   | 20             | 28 Pin CERDIP, 0.3"      | T2                 | Comm'l                                     | Standard                          |
| SAM448-20TI  | 20             | 28 Pin CERDIP, 0.3"      | T2                 | Industrial                                 | Standard                          |
| SAM448-20TM  | 20             | 28 Pin CERDIP, 0.3"      | T2                 | Military                                   | Standard                          |
| SAM448-20TMB | 20             | 28 Pin CERDIP, 0.3"      | T2                 | Military                                   | MIL-STD-883C                      |
| SAM448-25J   | 25             | 28 Pin PLDCC             | J3                 | Comm'l                                     | Standard                          |
| SAM448 25L   | 25             | 28 Pin CLDCC             | L2                 | Comm'l                                     | Standard                          |
| SAM448-25S   | 25             | 28 Pin Plastic Dip, 0.3" | S2                 | Comm'l                                     | Standard                          |
| SAM448-25T   | 25             | 28 Pin CERDIP, 0.3"      | T2                 | Comm'l                                     | Standard                          |
| SAM448-30J   | 30             | 28 Pin PLDCC             | J3                 | Comm'l                                     | Standard                          |
| SAM448-30L   | 30             | 28 Pin CLDCC             | L2                 | Comm'l                                     | Standard                          |
| SAM448-30S   | 30             | 28 Pin Plastic Dip, 0.3" | S2                 | Comm'l                                     | Standard                          |
| SAM448-30T   | 30             | 28 Pin CERDIP, 0.3"      | T2                 | Comm'l                                     | Standard                          |

·*Ws*;-



Programmable System<sup>™</sup> Device

### **Electronic Bulletin Board**

#### Bulletin WSI provides a 24-hour electronic bulletin The following hardware is required to use Rnard board system that provides the user with the WSI bulletin board: the latest information on software updates, Computer Terminal enhancements, and applications relating to 300, 1200, 2400 Baud Modem WSI products. In addition, users developing applications software for WSI 8 Data Bits products can send portions of their code No Parity to WSI for application's consultation if desired. 1 Stop Bit Access Line To access the bulletin board, dial followed by some other messages, after which you will be asked for your name, and a password. Upon initial use, follow (415) 498-1002 the on-screen prompts for establishing vour password. and wait for the modem tone. When your modem establishes a connection, enter Now that you have entered the bulletin <return> <return> to signal the bulletin board service, you will be given a choice of "MAIN" commands: board software. The board should respond: WSI Customer Engineering Support **Electronic Bulletin Board Service** Main Commands M)sa-Section L)ist-Callers Choose this option to leave messages. Choose this option to see who else is using the board at this moment. F)ile-Section Choose this option to download or upload A)ns-Questionnaire data files and/or utility programs Choose this option to answer a user profile questionnaire. **B)ulletins** Choose this option to see the latest V)ersion important news such as software versions Describes the board software version. and programming tips for WSI Memory G)oodbve and PSD products. Choose this to leave the bulletin board. S)tatistics See the individual software manuals for This option describes the current bulletin more detailed explanation and usage of board statistics the bulletin board. C)hange Choose this option to change operational settings that the bulletin board maintains for your user name. P)age-Operator Choose this to page the operator for assistance. It is not likely that the operator

will be available during West Coast U.S.

non-business hours.

-455-

WAFERSCALE INTEGRATION, INC.



### **SECTION INDEX**

#### MEMORY PROGRAMMING AND PSD DEVELOPMENT SYSTEMS

| Introduction   | . 5-1 |
|--|-------|
| Data I/O Programming Support                                 | . 5-3 |
| Memory Programming System                                    | . 5-5 |
| PAC1000 — PSD Development Systems                            | . 5-9 |
| MAP168 — PSD Development Systems                             | 5-13  |
| SAM448 — PSD Development Systems                             | 5-17  |
| WS6000 MagicPro <sup>™</sup> Programmer and Package Adaptors | 5-21  |

For additional information, call 800-TEAM-WSI (800-832-6974). In California, call 800-562-6363.

W#-



### Memory Programming and PSD Development Systems

#### Introduction

WSI is a company built upon userprogrammable products. Customer success in programming our memory and Programmable System Devices is paramount to our continued growth and success. Consequently, WSI places a high priority on programming support and customer ease of programming of our products.

The WSI MagicPro<sup>™</sup> Memory and PSD Programmer helps system designers as they develop end products that include WSI's memories or Programmable System Devices. MagicPro Programming software is immediately available for any new WSI

Telephone

memory or PSD product as soon as the product becomes available for sampling. The MagicPro enables newly developed software to be programmed into a WSI product and tried immediately in a prototype system. It is used with an IBM-PC or compatible computer and accepts a variety of socket adaptors for virtually any WSI package.

Several manufacturers of EPROM programmers support WSI products. For information on Data I/O, refer to Data I/O Programming Support in this section. Programmer manufacturers are listed below:

#### U.S.A.

| Data I/O           | 1-800-247-5400, Ext. 400 |
|--------------------|--------------------------|
| Logical Devices    | 1-800-EEI-PROM           |
| Stag               | 408-988-1118             |
| Bytek              | 407-994-3520             |
| Digelec            | 818-887-3755             |
| Link               | 201-994-6669             |
| Elan               | 415-932-0882             |
| Oliver Advanced Er | gineering 818-240-0080   |
| Kontron            | 800-227-8834             |
| BP Microsystems    | 800-225-2102             |
|                    |                          |

#### Europe

| Micropross (France)      | (16) 20.47.90.40 |
|--------------------------|------------------|
| Sprint/SMS (W. Germany)  | 32-2-687-4154    |
| Kontron Messtechnik Gmbh | (08165) 77-0     |
| (W. Germany)             |                  |

#### *Asia*

| Ando Electric Co., Ltd    | 03-733-1151  |
|---------------------------|--------------|
| Advantest Corporation     | 03-342-7500  |
| Minato Electronics Inc.   | 045-591-5611 |
| Aval Data Corporation     | 03-344-2001  |
| Data I/O Japan Co. Ltd.   | 03-432-6991  |
| Japan Macnics Corporation | 044-711-0330 |
| Promac                    |              |

Please contact your local WSI sales office for information relating to commercially available programmers that support WSI products.

The PSD Development Systems are complete hardware/software or software development packages for any of the PSD products. The Gold package includes the MagicPro Memory and PSD Programmer, development and/or programming software and a comprehensive user manual. The Silver package contains the same items as the Gold package with the exception of the MagicPro Programmer.

**W**5-

### Data I/O Programming Support

All WSI memory products program easily on standard commercially available EPROM programmers. Manufacturers of these EPROM programmers offer a broad range of products which cover prototyping through high volume production requirements. The table below covers that portion of Data I/O's product line which supports WSI's programmable products. For more information regarding programming support for WSI products call toll-free 800-TEAM WSI (800-832-6974) or 800-451-5970 (CA).

| Product   | Pkg<br>Type | Family/Pinout<br>Code | Unipak<br>2 | Unipak<br>2B | Unipak 2B<br>Cartridge | Series<br>22 | S1000 | S1000<br>Rail | UniSite | UniSite<br>Module | SetSite | GangPak | 288  | 288<br>Module | 212  | 212<br>Module |
|-----------|-------------|-----------------------|-------------|--------------|------------------------|--------------|-------|---------------|---------|-------------------|---------|---------|------|---------------|------|---------------|
| WS57C191  | DIP         | 7B/21                 | V12         | V12          | _                      |              | V12   | SR 28         | V2.0    | SITE 40/48        | V2.0    | V07     | _    | _             | V1.1 | MOD-EPROM     |
| WS57C191B | DIP         | 7B/21                 | V17         | V17          | _                      |              |       | _             | V2.5    | SITE 40/48        | _       | —       | V2.0 | MOD 32        |      | _             |
| WS57C191B | PLCC        | 7B/8B                 | —           | V18          | 351B093                |              |       | —             | V2.5    | CHIPSITE          | _       | —       |      | _             | _    |               |
| WS57C191C | DIP         | 12D/021               | V18         | V18          |                        |              |       |               | V2.5    | SITE 40/48        |         |         |      |               | _    | _             |
| WS57C291  | DIP         | 7B/21                 | V12         | V12          |                        |              |       |               | V2.5    | SITE 40/48        |         | V08     | V2 0 | MOD 32        | V1.1 | MOD-EPROM     |
| WS57C291B | DIP         | 7B/21                 | V17         | V17          |                        |              |       |               | V2.5    | SITE 40/48        |         | _       | _    | -             | _    | _             |
| WS57C291C | DIP         | 12D/021               | V18         | V18          |                        | _            |       |               | V2.5    | SITE 40/48        | -       |         | _    | _             | —    | _             |
| WS57C45   | DIP         | 122/0B0               | V17         | V17          | _                      | —            | —     | -             | -       |                   |         | —       | -    |               | —    | _             |
| WS57C43   | DIP         | 7B/63                 | V12         | V12          |                        | -            | V12   | SR 28         | V2.0    | SITE 40/48        | V2.0    | V07     |      |               | —    | _             |
| WS57C43B  | DIP         | 7B/63                 | V17         | V17          | _                      | _            | _     | _             | V2.5    | SITE 40/48        | V2.0    |         | V3.0 | MOD 32        |      | _             |
| WS57C43B  | PLCC        | 7B/8E                 | _           | V18          | 351B093                |              | _     |               | V2.5    | CHIPSITE          | V2.5    |         | _    | _             | _    | _             |
| WS57C43C  | DIP         | 12D/063               | V18         | V18          |                        | —            | —     | —             | V2.5    | SITE 40/48        | _       | —       | -    |               | —    | -             |
| WS57C49   | DIP         | 7B/67                 | —           | —            | _                      |              |       |               | V2.0    | SITE 40/48        | V2 0    |         |      |               | —    |               |
| WS27C64F  | DIP         | 5C/33                 | _           |              |                        |              |       |               |         | —                 | -       | V08     |      | —             |      |               |
| WS27C64F  | DIP         | 3C/33                 | V12         | V12          | 351B086                | _            | V07   | SR 28         | V2 0    | SITE 40/48        | V2 0    | -       | V2.0 | MOD 32        | V1.1 | MOD-EPROM     |
| WS57C65   | DIP         | 2C/E7                 | _           |              | _                      |              | _     | _             | V2.0    | SITE 40/48        |         | _       |      |               | _    |               |
| WS57C49   | DIP         | 3C/67                 | V12         | V12          | _                      | V05          | -     | —             |         | a contracted      |         | V07     | -    | _             | —    | —             |
| WS57C49   | DIP         | F3C/067               | -           | —            |                        | —            | V12   | SR 28         | —       | —                 | —       | _       | -    |               |      |               |
| WS57C49   | DIP         | 7B/67                 |             | —            |                        |              |       |               | V2.0    | SITE 40/48        | V2.0    | _       | —    | _             | V1.1 | MOD-EPROM     |
| WS57C49   | LCC         | 7B/9A                 |             |              |                        |              |       |               | V2.5    | CHIPSITE          | —       | _       | _    | _             | _    |               |
| WS57C49B  | DIP         | 3C/67                 | V17         | V17          | _                      | _            | _     | _             |         |                   |         |         | _    | _             |      | _             |
| WS57C49B  | DIP         | 7B/67                 | —           | —            | _                      |              |       |               | V2.5    | SITE 40/48        | —       | _       | V3 0 | MOD 32        |      | _             |
| WS57C49B  | LCC         | 7B/9A                 | —           |              | _                      |              |       | —             | V2.5    | CHIPSITE          |         |         | —    | —             |      | -             |
| WS57C49B  | PLCC        | 3C/9A                 |             | V18          | 351B093                |              | -     | —             | -       |                   |         | —       | _    |               | —    | —             |
| WS57C49B  | PLCC        | 7B/9A                 | _           | _            |                        | —            | _     | -             | V2.5    | CHIPSITE          | _       |         |      | _             | -    |               |
| WS57C49B  | DIP         | 7B/67                 | _           | _            |                        | -            | -     |               | V2.5    | SITE 40/48        | _       | _       |      | _             | _    |               |
| WS57C49C  | DIP         | 12D/067               | V18         | V18          | _                      |              |       |               | V2.5    | SITE 40/48        | -       |         | _    | _             |      | -             |
| WS57C64F  | DIP         | 3C/33                 | V12         | V12          | 351B086                | V05          | V01   | SR 28         | V2.0    | SITE 40/48        | V2.0    | V07     | V2.0 | MOD 32        | V1.1 | MOD-EPROM     |
| WS57C64F  | LCC         | 3C/C1                 |             | V17          | 351B099                |              |       |               | V2.4    | CHIPSITE          |         |         | -    | _             | —    |               |
| WS27C64L  | DIP         | 11D/033*              |             | V17          |                        |              | V12   |               | V2.5    | _                 | —       |         | -    | —             |      |               |
| WS57C65   | DIP         | 2C/E7                 |             | V12          | 351B095                | _            | V06   | SR 40         | V2.0    | SITE 40/48        | _       | _       | V2.0 | MOD 40        | V1.1 | MOD-EPROM     |
| WS57C65   | LCC         | 02C/124               | -           | —            | _                      |              |       |               | V2.5    | CHIPSITE          | _       | _       |      | —             |      |               |
| WS27C128F | DIP         | 3C/51                 | V12         | V12          | 351B086                |              | V07   | SR 28         | V2.0    | SITE 40/48        | V2.0    | V07     | V2.0 | MOD 32        | V1 1 | MOD-EPROM     |
| WS27C128F | LCC         | 3C/C2                 | —           | V17          | 351B099                | —            |       |               | V2.4    | CHIPSITE          | —       | —       | —    | —             | —    | _             |
| WS57C128F | DIP         | 3C/51                 | V12         | V12          | 351B086                | V05          | V01   | SR 28         | V2.5    | SITE 40/48        | —       | _       | V2.0 | MOD 32        | V1.1 | MOD-EPROM     |

5-3

WAFERSCALE INTEGRATION, INC
# Data I/O Programming Support (Cont.)

|           |             |                       |             | -            | -                      |              |       |               |         |                   |         |         |      |               |      |               |
|-----------|-------------|-----------------------|-------------|--------------|------------------------|--------------|-------|---------------|---------|-------------------|---------|---------|------|---------------|------|---------------|
| Product   | Pkg<br>Type | Family/Pinout<br>Code | Unipak<br>2 | Unipak<br>2B | Unipak 2B<br>Cartridge | Series<br>22 | S1000 | S1000<br>Rail | UniSite | UniSite<br>Module | SetSite | GangPak | 288  | 288<br>Module | 212  | 212<br>Module |
| WS57C128F | LCC         | 3C/C2                 |             | V17          | 351B099                |              | _     |               | V2.4    | CHIPSITE          |         | _       |      | _             |      | -             |
| WS27C128L | DIP         | 11D/051 *             |             | V17          | _                      | —            | V12   |               | V2.5    | _                 | -       |         | _    | _             |      | _             |
| WS27C128L | PLCC        | 11D/0C2               |             | V19          | —                      |              | —     | —             |         | —                 | -       | —       | _    |               | _    | - 1           |
| WS57C51   | DIP         | 7B/78                 |             | V13          | 351B101                | -            |       |               | V2.0    | SITE 40/48        | V2.0    | _       |      | -             | V1.1 | MOD-EPROM     |
| WS57C51   | DIP         | F7B/078               | -           |              | -                      |              | V12   | SR 28         | -       | _                 |         |         |      | —             | —    |               |
| WS57C51B  | DIP         | 7B/78                 | _           | V17          | 351B101                | _            | _     | _             | V2.5    | SITE 40/48        | V2.5    | _       | V3.0 | MOD 32        | _    | _             |
| WS57C51B  | LCC         | 07B/123               | —           |              |                        | -            |       | -             | V2.5    | CHIPSITE          |         |         |      |               | _    | -             |
| WS27C256F | DIP         | 124/032               | V17         | V17          | 351B086                | -            |       |               | V2.4    | SITE 40/48        | -       |         | _    |               | _    |               |
| WS27C256F | DIP         | 3C/32                 |             | -            | -                      |              |       |               | -       |                   |         | V08     | V2.0 | MOD 32        |      | -             |
| WS27C256F | LCC         | 124/0C3               |             | V17          | 351B099                |              |       | -             | V2.4    | CHIPSITE          | —       |         |      |               |      | -             |
| WS27C256L | DIP         | 124/032               | V17         | V17          | 351B086                | _            |       | _             | V2.4    | SITE 40/48        | _       | _       | _    | _             | _    | _             |
| WS27C256L | DIP         | 11D/F32*              | —           | —            | _                      | —            | V12   | SR 28         | —       | _                 |         | _       | —    |               |      | _             |
| WS27C256L | LCC         | 124/0C3               | —           | V17          | 351B099                |              | —     |               | V2.4    | CHIPSITE          |         |         |      | —             | —    | -             |
| WS27C256L | PLCC        | 124/0C3               | —           | V18          | 351B099                | —            |       | —             | V2.5    | CHIPSITE          | —       | _       | —    | —             | —    |               |
| WS57C256F | DIP         | 124/032               | V17         | V17          | 351B086                |              | _     | -             | V2.4    | SITE 40/48        | -       | -       |      | -             |      | -             |
| WS57C256F | DIP         | 3C/32                 |             | —            |                        |              | —     | -             | -       | —                 |         |         | V2.0 | MOD 32        |      | _             |
| WS57C256F | LCC         | 124/0C3               |             | V17          | 351B099                |              | —     | _             | V2.4    | CHIPSITE          | —       |         | —    | _             | _    |               |
| WS57C257  | DIP         | 1F/E1                 | —           | V14          | 351B095                | -            | V09   | SR 40         |         | -                 | —       |         | -    |               | —    | -             |
| WS57C257  | DIP         | 2C/E1                 | _           | -            |                        | _            |       | —             | V2.4    | SITE 40/48        | —       | —       | V2.0 | MOD 40        | —    |               |
| WS57C257  | LCC         | 01F/113               |             | V17          | 351B095P               |              | -     |               | V2.4    | CHIPSITE          |         |         |      | —             | -    | _             |
| WS57C257  | PLCC        | 01F/113               |             | V18          | 351B095P               | _            | _     | -             | V2.5    | CHIPSITE          | _       |         |      | _             | _    | _             |
| WS27C512F | DIP         | 125/0A4               | V17         | V17          | 351B086                | -            |       | _             | V2.5    | SITE 40/48        | —       |         |      |               | _    | -             |
| WS27C512L | DIP         | 125/0A4               | V17         | V17          | 351B086                |              | V12   | SR 28         | V2.4    | SITE 40/48        |         | _       | —    |               | _    | -             |
| WS27C512L | PLCC        | 11E/0C4               |             | V18          | 351B099                | —            | —     |               | V2.5    | CHIPSITE          | -       | _       | —    |               | —    | -             |
| WS27C010L | DIP         | 109/0CB               |             | V17          | 351B104                | —            | V12   | SR 40         | V2.4    | SITE 40/48        |         |         |      | -             |      | - 1           |
| WS27C010L | LCC         | 11B/0DE               |             | V17          | 351B104P               | _            |       | _             | V2.4    | CHIPSITE          | -       |         | _    | _             | _    |               |
| WS27C010L | PLCC        | 11B/0DE               | —           | —            | _                      | _            | —     | -             | V2.5    | CHIPSITE          |         |         |      |               |      | -             |
| WS27C010L | PLCC        | 11B/0DE               | -           | V18          | 351B104P               |              | -     | _             | _       | _                 | —       | —       | _    |               | —    | _             |
| WS27C010R | DIP         | 11B/0CC               | _           | V18          | 351B104                | —            |       | -             | V2.5    | CHIPSITE          |         |         | -    |               |      |               |
| SAM448    | DIP         | F7/2F                 |             |              | _                      |              | _     |               | V2.6    | SITE 40/48        | _       | _       | -    | _             |      |               |
| SAM448    | LDCC        | 0F7/72F               |             | _            | —                      |              | -     |               | V2.6    | CHIPSITE          | _       | _       | _    |               |      | -             |

WAFERSCALE INTEGRATION, INC.

5-4

\* AMD



WAFERSCALE INTEGRATION, INC.

Memory

Programming System

| Description                       | Memory-GOLD/Memory-S<br>complete set of IBM-PC-t<br>tools. They provide the in<br>use environment to supp<br>of all WSI Memory produ<br>WSI Memory devices inco  | SILVER is a<br>based development<br>ntegrated easy-to-<br>ort programming<br>lots.<br>slude the following:<br>Kbit)                      | <ul> <li>Fast EPROMs (64 Kbit–256 Kbit)</li> <li>L-Family EPROMs (64 Kbit–4 Mbit)</li> <li>The tools run on an IBM-PC XT, AT or compatible computer running MS-DOS version 3.1 or later.</li> </ul>   |
|-----------------------------------|--|--|---|
| Memory<br>Programming<br>Software | The Memory Programmi<br>interface software that e<br>program a memory devia<br>MagicPro <sup>™</sup> programmer.<br>enables the user to load<br>the programmer and to a<br>following operations:<br>☐ Help<br>☐ Upload RAM from de<br>☐ Load RAM from disk | ng Software is the<br>nables the user to<br>ce on the WS6000<br>The software<br>the program into<br>execute the                          | <ul> <li>Write RAM to FILE</li> <li>Display device data</li> <li>Blank test device</li> <li>Verify device</li> <li>Program device</li> <li>Configuration</li> <li>Quit</li> </ul>   |
| WS6000<br>MagicPro™<br>Programmer | The WS6000 MagicPro F<br>engineering developmen<br>program all WSI program<br>(EPROMs, RPROMs, PA<br>PSD301 and SAM448). It<br>the IBM-PC and compati<br>The MagicPro consists o   | Programmer is an<br>t tool designed to<br>mmable products<br>C1000, MAP168,<br>t is used within<br>ble environment.<br>f a short plug-in | board and a Remote Socket Adaptor<br>(RSA). It occupies a short expansion slot<br>in the PC. The RSA has two ZIF-DIP<br>sockets that will support WSI's 24, 28, 32<br>and 40 pin standard 600 mil or slim 300<br>mil DIP packages without adaptors. Other<br>packages are supported using adaptors. |
| WSI-Support                       | WSI provides on-going s<br>Memory-GOLD/Memory-<br>first year, software and p<br>are included at no charg   | support for users of<br>SILVER. For the<br>rogrammer updates<br>je. After that, the  | user may purchase the WSI-Support<br>agreement to continue to receive the latest<br>software releases.  |
| Ordering<br>Information           | Product  |  | Description   |
|                                   | Memory-SILVER  | WSI EPROM/R<br>Manual, WSI-S   | PROM Programming Software, User's upport.   |

Memory-GOLD



#### **Contents**

- □ Memory Programming Software
- Programmer user's manual
- USI-SUPPORT agreement.
- □ WS6000 MagicPro<sup>™</sup> Programmer.

#### Memory-SILVER



#### Contents

- □ Memory Programming Software
- Programmer user's manual
- G WSI-SUPPORT agreement.

5-8

·**W**// -



# Programmable System<sup>™</sup> Device

PSD Development System

each level.

**PAC1000** 

Description PAC1000-GOLD/PAC1000-SILVER is a The tools run on an IBM-PC XT. AT or complete set of IBM-PC-based development compatible computer running MS-DOS tools. They provide the integrated easy-toversion 3.1 or later. use environment to support the PAC1000 program development and device programming. PACSEL PACSEL is the PAC1000 system entry Enables mixing of three source language. It has the following features: language types in one instruction: - High Level Language Enables specification of up to three Assembler parallel operations: — Microcode - Program control operation - CPU operation Specific instructions support unique - Out Control operation PAC1000 architecture features available in all three source language types. General Syntax: Label: Program Control, CPU, Out Control; Links unlimited amounts of modules. PACSIM PACSIM is a functional simulator and Provides breakpoint capabilities on any software debugger. It has the following internal state of the PAC1000. features: Supports batch mode simulation. Clock driven functional simulator. Provides waveform analysis. Provides trace capabilities on internal On-line HELP available at any level. states (Registers, Flags, Pins and more). PACPRO PACPRO is the interface software that Write BAM to FILE enables the user to program a PAC1000 Display PAC data microcontroller on the WS6000 MagicPro<sup>™</sup> Blank test PAC programmer. The PACPRO enables the user to load the program into the Verify PAC programmer and to execute the following Program PAC operations: Configuration Help Quit Upload RAM from PAC Load BAM from disk IMPACT IMPACT is the interface manager to the without extension enabling the user to use PAC1000 tools. IMPACT enables the user the same name throughout the design. A to access PACSEL, PACSIM, PACPRO, HELP window is available on-line giving DOS and an editor with a menu driven information on all the needed steps at

interface. File specification can be done

| WS6000<br>MagicPro™<br>Programmer | MagicPro is an engineering development<br>tool designed to program all WSI<br>programmable products (EPROMs,<br>RPROMs, PAC1000, MAP168, PSD301 and<br>SAM448). It is used within the IBM-PC and<br>compatible environment. The MagicPro<br>consists of a short plug-in board and a | Remote Socket Adaptor (RSA). It occupies<br>a short expansion slot in the PC. The RSA<br>has two ZIF-DIP sockets that will support<br>WSI's 24, 28, 32 and 40 pin standard<br>600 mil or slim 300 mil DIP packages<br>without adaptors. Other packages are<br>supported using adaptors. |
|-----------------------------------|---|---|
| WS6010<br>Socket Adaptor          | The WS6010 is a socket adaptor that mounts on the MagicPro RSA and adapts   | the PAC1000 in an 88-pin CPGA package to the programmer.  |
| WS6013<br>Socket Adaptor          | The WS6013 is a socket adaptor that mounts on the MagicPro RSA and adapts   | the PAC1000 in a 100-pin QFP package to the programmer.   |
| WSI-Support                       | WSI provides on-going support for users of PAC1000-GOLD/PAC1000-SILVER. For the first year, software and programmer updates are included at no charge. After that, the  | user may purchase the WSI-Support<br>agreement to continue to receive the latest<br>software releases.  |

| Ordering<br>Information | Product        | Description   |
|-------------------------|----------------|---|
| IIIUIIIIAlivii          | PAC1000-SILVER | Contains PAC1000 Software (PACSEL, PACSIM,<br>PACPRO, and IMPACT), Software User's Manual,<br>WSI-Support.                          |
|                         | PAC1000-GOLD   | Contains PAC1000-SILVER, WS6000 MagicPro<br>Programmer, WSI-Support.  |
|                         | WSI-Support    | 12-Month Software Update Service, Access to WSI's 24-Hour Electronic Bulletin Board, and Hotline to WSI System Application Experts. |

PAC1000-GOLD



#### Contents

D PACSEL

- System design entry language and program linker.
- PACSIM Functional simulator and software debugger.
- PACPRO Interface software to PAC1000 device programmer (MagicPro<sup>™</sup>).

#### 

- Interface manager for PAC1000 microcontroller development tools.
- Software user's manual.
- UWSI-SUPPORT agreement.
- G WS6000 MagicPro Programmer.

PAC1000-SILVER



#### **Contents**

#### PACSEL

System design entry language and program linker.

- PACSIM Functional simulator and software debugger.
- PACPRO Interface software to PAC1000 device programmer (MagicPro<sup>™</sup>).
- IMPACT
   Interface manager
  - Interface manager for PAC1000 microcontroller development tools.
- Software user's manual.
- □ WSI-SUPPORT agreement.



WAFERSCALE INTEGRATION, INC.

# Programmable System<sup>™</sup> Device MAP168

## **PSD Development System**

| Description                       | MAP168-GOLD/MAP168-SILVER is a complete set of IBM-PC-based development tools. They provide the integrated easy-to-use environment to support the MAP168 program development and device programming.   | The tools run on an IBM-PC XT, AT or<br>compatible computer running MS-DOS<br>version 3.1 or later.   |
|-----------------------------------|--|---|
| MAPLE                             | <ul> <li>MAPLE is the MAP168 Locator Editor. It has the following features:</li> <li>Simple Menu Driven Commands for selecting different configurations of the MAP168: <ul> <li>Byte wide or word wide operation.</li> <li>Address or Chip Select Input (CSI) Mode.</li> <li>PAD security option.</li> </ul> </li> </ul>                       | <ul> <li>Generating the PAD programming data that maps the 8 segments of EPROM, two segments of SRAM and eight Chip Selects Outputs to the user's address space.</li> <li>Combining all the different files to be programmed into the EPROM segments.</li> </ul>                                    |
| MAPPRO                            | <ul> <li>MAPPRO is the interface software that enables the user to program a MAP168 device on the WS6000 MagicPro<sup>™</sup> programmer. The MAPPRO enables the user to load the program into the programmer and to execute the following operations:</li> <li>□ Help</li> <li>□ Upload RAM from MAP</li> <li>□ Load RAM from disk</li> </ul> | <ul> <li>Write RAM to FILE</li> <li>Display MAP data</li> <li>Blank test MAP</li> <li>Verify MAP</li> <li>Program MAP</li> <li>Configuration</li> <li>Quit</li> </ul>   |
| WS6000<br>MagicPro™<br>Programmer | The WS6000 MagicPro Programmer is an<br>engineering development tool designed to<br>program all WSI programmable products<br>(EPROMs, RPROMs, PAC1000, MAP168,<br>PSD301 and SAM448). It is used within<br>the IBM-PC and compatible environment.<br>The MagicPro consists of a short plug-in  | board and a Remote Socket Adaptor<br>(RSA). It occupies a short expansion slot<br>in the PC. The RSA has two ZIF-DIP<br>sockets that will support WSI's 24, 28, 32<br>and 40 pin standard 600 mil or slim 300<br>mil DIP packages without adaptors. Other<br>packages are supported using adaptors. |
| WS6003<br>Socket Adaptor          | The WS6003 is a socket adaptor that mounts on the MagicPro RSA and adapts  | the MAP168 in 44-pin CLDCC, PLDCC or CLLCC packages to the programmer.  |

| WS6011<br>Socket Adaptor | The WS6011 is a socket<br>mounts on the MagicPro   | adaptor that<br>RSA and adapts   | the MAP168 in a 44-pin PGA package to the programmer.             |  |  |
|--------------------------|--|--|---|--|--|
| WSI-Support              | WSI provides on-going s<br>MAP168-GOLD/MAP168-<br>first year, software and p<br>are included at no charg | Ig support for users of<br>168-SILVER. For the<br>d programmer updates<br>narge. After that, the |   |  |  |
| Ordering                 | Product  |  | Description   |  |  |
| Information              | MAP168-SILVER  | Contains MAP168 Software (MAPLE-MAP and MAPPRO<br>Software User's Manual, WSI-Support.           |   |  |  |
|                          |  | Software User's  | Manual, WSI-Support.  |  |  |
|                          | MAP168-GOLD  | Software User's<br>Contains MAP16<br>Programmer, W   | Manual, WSI-Support.<br>58-SILVER, WS6000 MagicPro<br>SI-Support. |  |  |

#### MAP168-GOLD



### **Contents**

□ MAPLE-MAP Locator editor.

■ MAPPRO Interface software to MAP168 device programmer (MagicPro<sup>™</sup>).

- Generation Software user's manual.
- USI-SUPPORT agreement.
- UWS6000 MagicPro Programmer.



#### **Contents**

□ MAPLE-MAP Locator editor.

■ MAPPRO Interface software to MAP168 device programmer (MagicPro<sup>™</sup>). Generation Software user's manual.

USI-SUPPORT agreement.



# Programmable System<sup>™</sup> Device

WAFERSCALE INTEGRATION, INC.

# PSD Development System

SAM448

| Description | SAM448-GOLD/SAM448-SILVER is a complete set of IBM-PC-based development tools. They provide the integrated easy-to-use environment to support the SAM448 program development and device programming.  | The tools run on an IBM-PC XT, AT or<br>compatible computer running MS-DOS<br>version 3.1 or later.  |
|-------------|---|--|
| ASMILE      | ASMILE is the SAM448 system entry language. It has the following features:  | <ul> <li>Assembly Design Entry Language.</li> <li>User Definable Macros</li> </ul>   |
| SAMSIM      | <ul> <li>SAMSIM is an interactive functional simulator with Virtual Logic Analyzer Interface:</li> <li>Clock driven functional simulator.</li> <li>Provides trace capabilities on internal states (Registers, Flags, Pins and more).</li> </ul>   | <ul> <li>Displays input and output waveforms interactively providing such features as multiple zoom levels, split screens and differential time display.</li> <li>Line disassembler converts the actual code back into the original Assembly source code.</li> <li>On-line HELP available at any level.</li> </ul> |
| SDP         | The SAM Design Processor (SDP) takes<br>an assembly file and creates an optimized<br>JEDEC file for the SAM448. The SDP first<br>expands macros that have been defined<br>by the user. It then parses the design,   | listing any syntax or correction errors in an<br>Error Log file. Next it minimizes the Boolean<br>expressions that define the transition<br>conditions. Finally, it fits the design into<br>the SAM448, generating a JEDEC file.   |
| SAMPRO      | SAMPRO is the interface software that<br>enables the user to program a SAM448<br>device on the WS6000 MagicPro <sup>™</sup><br>programmer. The SAMPRO enables the<br>user to load the program into the<br>programmer and to execute the following<br>operations:<br>☐ Help<br>☐ Upload RAM from SAM | <ul> <li>Load RAM from disk</li> <li>Write RAM to FILE</li> <li>Display SAM data</li> <li>Blank test SAM</li> <li>Verify SAM</li> <li>Program SAM</li> <li>Configuration</li> <li>Quit</li> </ul>  |
| SAMPLUS     | SAMPLUS is the interface manager to the<br>SAM448 software tools. SAMPLUS enables<br>the user to access ASMILE, SAMSIM, SDP,<br>SAMPRO, DOS and an editor with a menu<br>driven interface. File specification can be  | done without extension enabling the user<br>to use the same name throughout the<br>design. A HELP window is available on-<br>line giving information on all the needed<br>steps at each level.   |

| WS6000<br>MagicPro™<br>Programmer | MagicPro is an engineering development<br>tool designed to program all WSI<br>programmable products (EPROMs,<br>RPROMs, PAC1000, MAP168, PSD301 and<br>SAM448). It is used within the IBM-PC and<br>compatible environment. The MagicPro<br>consists of a short plug-in board and a | Remote Socket Adaptor (RSA). It occupies<br>a short expansion slot in the PC. The RSA<br>has two ZIF-DIP sockets that will support<br>WSI's 24, 28, 32 and 40 pin standard 600<br>mil or slim 300 mil DIP packages without<br>adaptors. Other packages are supported<br>using adaptors. |
|-----------------------------------|---|---|
| WS6008<br>Socket Adaptor          | The WS6008 is a socket adaptor that mounts on the MagicPro RSA and adapts   | the SAM448 in a 28 pin DIP package to the programmer.   |
| WS6009<br>Socket Adaptor          | The WS6009 is a socket adaptor that mounts on the MagicPro RSA and adapts   | the SAM448 in a 28-pin PLDCC/CLDCC/<br>CLLCC package to the programmer.   |
| WSI-Support                       | WSI provides on-going support for users of<br>SAM448-GOLD/SAM448-SILVER. For the<br>first year, software and programmer updates<br>are included at no charge. After that, the   | user may purchase the WSI-Support<br>agreement to continue to receive the latest<br>software releases.  |

| Ordering<br>Information | Product       | Description   |
|-------------------------|---------------|---|
| IIIIUIIIIAIIUII         | SAM448-SILVER | Contains SAM448 Software (ASMILE, SAMSIM, SDP,<br>SAMPRO and SAMPLUS), Software User's Manual,<br>WSI-Support.                            |
|                         | SAM448-GOLD   | Contains SAM448-SILVER, WS6000 MagicPro<br>Programmer, WSI-Support.   |
|                         | WSI-Support   | 12-Month Software Update Service, Access to WSI's<br>24-Hour Electronic Bulletin Board, and Hotline to WSI<br>System Application Experts. |

#### SAM448-GOLD



#### **Contents**

ASMILE

SAM design entry language.

SAMSIM Interactive Functional simulator with Virtual Logic Analyzer user interface.

SAM Design Processor Compiles the User's program to fit into the SAM448 Device.

- SAMPRO Interface software to SAM448 device programmer (MagicPro<sup>™</sup>).
- SAMPLUS Interface manager to SAM448 development tools.
- Software user's manual.
- WSI-SUPPORT agreement.
- U WS6000 MagicPro Programmer.

SAM448-SILVER



#### **Contents**

#### ASMILE

- SAM design entry language.
- SAMSIM Interactive Functional simulator with Virtual Logic Analyzer user interface.
- SDP SAM Design Processor Compiles the User's program to fit into the SAM448 Device.
- SAMPRO Interface software to SAM448 device programmer (MagicPro).
- SAMPLUS Interface manager to SAM448 development tools
- Software user's manual.
- USI-SUPPORT agreement.





WAFERSCALE INTEGRATION, INC.

## MAGICPRO<sup>™</sup> MEMORY AND PSD PROGRAMMER

**KEY FEATURES** 

- Programs All WSI CMOS Memory and PSD Products and All Future Programmable Products
- Programs 24, 28, 32 and 40 Pin Standard 600 Mil or Slim 300 Mil Dip Packages Without Adaptors
- Programs LCC, PGA and QFP Packaged Product by Using Adaptors
- Easy-to-Use Menu-Driven Software
- Compatible with IBM PC/XT/AT Family of Computers (and True Plug-Compatible)

#### **GENERAL DESCRIPTION**

MAGICPRO<sup>™</sup> is an engineering development tool designed to program existing WSI EPROMs, RPROMs, Programmable System Devices, and future WSI programmable products. It is used within the IBM-PC<sup>®</sup> and compatible computers. The MAGICPRO<sup>™</sup> is meant to bridge the gap between the introduction of a new WSI programmable product and the availability of programming support from programmer manufacturers (e.g., Data I/O, etc.). The MAGICPRO<sup>™</sup> programmer and accompanying software enable quick programming of newly released WSI programmable products, thus accelerating the system design process.

The MAGICPRO<sup>™</sup> plug-in board is integrated easily into the IBM-PC<sup>®</sup>. It occupies a short expansion slot and its software requires only 256K bytes of computer memory. The two external ZIF-Dip sockets in the Remote Socket Adaptor (RSA) support 24, 28, 32 and 40 pin standard 600 mil or slim 300 mil Dip packages without adaptors. LCC, PGA and QFP packages are supported using adaptors.



Many features of the MAGICPRO<sup>™</sup> Programmer show its capabilities in supporting WSI's future products. Some of these are:

- 24 to 40 pin JEDEC Dip pinouts
- 1 Meg. address space (20 address lines)
- 16 data I/O lines

The MAGICPRO<sup>™</sup> menu driven software makes using different features of the MAGICPRO<sup>™</sup> an easy task. Software updates are done via floppy disk which eliminates the need for adding a new memory device for system upgrading. Please call 800-TEAM-WSI for information regarding programming WSI products not listed herein. The MAGICPRO<sup>™</sup> reads Intel Hex format for use with assemblers and compilers.

WSI PRODUCTS

#### MAGICPRO<sup>™</sup> COMMANDS

| <ul> <li>Help</li> <li>Uploa</li> <li>Load</li> <li>Write</li> <li>Displa</li> <li>Edit R</li> <li>Move/</li> <li>Fill RA</li> <li>Blank</li> <li>Verify</li> <li>Progra</li> <li>Select</li> <li>Config</li> <li>Quit N</li> </ul> | d RAM from device<br>RAM from disk<br>RAM to disk<br>y RAM data<br>AM<br>copy RAM<br>M<br>test device<br>device<br>device<br>device<br>juration<br>fagicPro™ | WS57C191/191B/291/291B<br>WS57C43/43B<br>WS57C49/49B<br>WS57C51/51B<br>WS27C64F/L<br>WS57C65<br>WS57C66<br>WS27C128F/L<br>WS57C128F<br>WS27C256F<br>WS57C256F<br>WS57C257F<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>S27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS27C512F/L<br>WS57C512F/L<br>WS57C5512F/L<br>WS57C557F<br>WS27C512F/L<br>WS57C557F<br>WS27C512F/L<br>WS57C557F<br>WS27C512F/L<br>WS57C557F<br>WS27C512F/L<br>WS57C557F<br>WS27C512F/L<br>WS57C557F<br>WS27C512F/L<br>WS57C557F<br>WS57C557F<br>WS57C557F<br>WS57C557F<br>WS57C557F<br>WS57C557F<br>WS27C512F/L<br>WS57C557F<br>WS27C512F/L<br>WS57C557F<br>WS27C512F/L<br>WS57C557F<br>WS27C512F/L<br>WS57C512F/L<br>WS57C557F<br>WS27C512F/L<br>WS57C512F/L<br>WS57C512F/L<br>WS57C512F/L<br>WS57C557F | $\begin{array}{cccc} 2{\rm K} \ \times \ 8 \\ 4{\rm K} \ \times \ 8 \\ 8{\rm K} \ \times \ 8 \\ 16{\rm K} \ \times \ 8 \\ 8{\rm K} \ \times \ 8 \\ 4{\rm K} \ \times \ 16 \\ 4{\rm K} \ \times \ 16 \\ 4{\rm K} \ \times \ 16 \\ 16{\rm K} \ \times \ 16 \\ 16{\rm K} \ \times \ 8 \\ 32{\rm K} \ \times \ 8 \\ 32{\rm K} \ \times \ 8 \\ 16{\rm K} \ \times \ 16 \\ 64{\rm K} \ \times \ 8 \\ 128{\rm K} \ \times \ 8 \end{array}$ | RPROM<br>RPROM<br>RPROM<br>EPROM<br>EPROM<br>EPROM<br>EPROM<br>EPROM<br>EPROM<br>EPROM<br>EPROM |
|---|--|--|---|---|
|   |  |  |   |   |

#### TECHNICAL INFORMATION

- Size: IBM-PC® short length card
- Port Address Location: 100H to 1FFH—default 140H (If a conflict exists with this address space, the address location can be changed in software and with the switches on the plug-in board.)
- System Memory Requirements: 256K bytes of RAM
- Power: +5 Volts, 0.03 Amp.; +12 Volts, 0.04 Amp.
- Remote Socket Adaptor (RSA): The RSA contains two ZIF-Dip sockets that are used to program and read WSI
  programmable products. The 32 pin ZIF-Dip socket supports 24, 28 and 32 pin standard 600 mil or slim 300 mil
  Dip packaged product. The 40 pin ZIF-Dip socket supports all 40 pin Dip packages. Adaptor sockets are available
  for LCC, PGA and QFP packages.

us:

#### **ORDERING INFORMATION**

#### The WS6000 MAGICPRO<sup>™</sup> System contains:

- MAGICPRO<sup>™</sup> IBM-PC<sup>®</sup> plug-in programmer board
- MAGICPRO<sup>™</sup> Remote Socket Adaptor and cable
- MAGICPRO<sup>™</sup> Operating System Floppy Disk and Operating Manual

MAGICPRO<sup>™</sup> Adaptors include:

- WS6001 28 Pin CLLCC Package adaptor for memory.
- WS6003 44 Pin PLDCC/CLDCC/CLLCC package adaptor for MAP168.
- WS6008 28 Pin 0.3" wide DIP adaptor for SAM448.
- WS6009 28 Pin PLDCC/CLDCC/CLLCC package adaptor for SAM448.
- WS6010 88 Pin PGA package adaptor for PAC1000.
- WS6011 44 Pin PGA package adaptor for MAP168.
- WS6012 32 Pin CLDCC package adaptor for memory.
- WS6013 100 Pin QFP package adaptor for PAC1000.
- WS6014 44 Pin CLDCC/PLDCC package adaptor for MAP168 and PSD301.
- WS6015 44 Pin PGA package adaptor for MAP168 and PSD301.



·*WS*:-

# WAFERSCALE INTEGRATION, INC.

| GENERAL INFORMATION                               | 1 |
|---|---|
| PROM/RPROM MEMORY PRODUCTS                        | 2 |
| EPROM MEMORY PRODUCTS                             | 3 |
| PROGRAMMABLE SYSTEM <sup>™</sup> DEVICES (PSD)    | 4 |
| MEMORY PROGRAMMING AND<br>PSD DEVELOPMENT SYSTEMS | 5 |
| CMOS LOGIC PRODUCTS                               | 6 |
| MILITARY PRODUCTS                                 | 7 |
| QUALITY AND RELIABILITY                           | 8 |
| PACKAGE INFORMATION                               | 9 |
|   |   |

SALES REPRESENTATIVES AND DISTRIBUTORS

# **SECTION INDEX**

#### **CMOS LOGIC PRODUCTS**

| WS5901       | CMOS 4-Bit High-Speed Microprocessor Slice  | 6-1  |
|--------------|---|------|
| WS59016      | CMOS 16-Bit High-Speed Microprocessor Slice | 6-11 |
| WS59032      | CMOS 32-Bit High-Speed Microprocessor Slice | 6-23 |
| WS5910A/B    | CMOS Microprogram Controller                | 6-35 |
| WS59510      | Multilevel Pipeline Register                | 6-45 |
| WS59520/521  | Multilevel Pipeline Register                | 6-53 |
| WS59820/820B | Bi-Directional Bus Interface Registers      | 6-57 |
|              |   |      |

For additional information, call 800-TEAM-WSI (800-832-6974). In California, call 800-562-6363.



WAFERSCALE INTEGRATION, INC.

# **CMOS 4-BIT HIGH-SPEED MICROPROCESSOR SLICE**

#### **KEY FEATURES**

- 2901 Architecture in CMOS
- Drop-In Replacement for 2901C
- Expandable in 4-Bit Increments
- DESC SMD No. 5962-88535 01QA

High Speed

- Maximum Clock Frequency of 43 MHz (23 ns)

- Very Low Power
   O mA Maximum (Commercial Temperature)
- EPI Processing — Latch-Up Immunity Over 200 mA

#### **GENERAL DESCRIPTION**

The WS5901 is a 4-bit high-speed microprocessor which contains the logic of a Bipolar 2901 bit slice processor.

This microprogrammable circuit has the flexibility to efficiently emulate almost any digital computing machine. It is an ideal candidate for such applications as peripheral controllers, CPUs, programmable microprocessors, and Digital Signal Processors.

The advanced CMOS process, with which the 5901 is manufactured, provides significant performance improvements over its counterpart. While operating as fast as a 2901C based system, the WS5901C requires less than 8% of the power consumed by its Bipolar equivalent. The WS5901D is a 25% speed enhancement over the "C" speed.

The WS5901 is also a macro cell in the WaferScale cell library. As such it can be combined with other cells to build High Performance CMOS Application Specific Integrated Circuits.

## FUNCTIONAL BLOCK DIAGRAM





#### **PIN DESCRIPTION**

| Signal Name | I/O | Description   |
|-------------|-----|---|
| A0-3        | I   | Addresses which select the word of on board RAM which is to be displayed through the A port.  |
| B0-3        | 1   | Addresses which select the word of on board RAM which is to be displayed through the B port and into which<br>data is written when the clock is low.  |
| 10-8        | 1   | Block of three instruction groups which are to select 1) which data sources will be applied to the ALU (I012), 2) what function the ALU will perform (I345), and 3) what data is to be written into the Q register or on board RAM(I678).   |
| Q3, RAM3    | 1/0 | Signal paths at the MSB of the on-board RAM and the Q-register which are used for shifting data. When the destination code on 1678 indicates an up shift (Octal 6 or 7) the three state outputs are enabled and the MSB of the ALU output is available on the RAM 3 pin and the MSB of the Q-register is available on the Q3 pin. Otherwise, the pins appear as inputs When the destination code calls for a down shift, the pins are used as the data inputs to the MSB of RAM (octal 4 and 5) and the Q register (octal 4). |
| Qo, RAMo    | 1/0 | Shift lines similar to Q3 and RAM3. However the description is applied to the LSB of RAM and the Q-<br>register.  |
| D0-D3       | I   | These four direct data inputs can be selected as a data source for the ALU. DO is the LSB.  |
| Y0-Y3       | 0   | These four three state outputs, when enabled, display either the data on the A-port of the register stack or<br>the outputs of the ALU as determined by the destination code I678   |
| ŌĒ          | 1   | When high, the Y outputs are in the high impedance state When low, either the contents of the A-register or<br>the outputs of the ALU are displayed on Y0-Y3, as determined by 1678.  |
| Ğ, P        | 0   | The carry generate and propagate outputs of the ALU.  |
| OVR         | 0   | This signal indicates that an overflow into the sign bit has occurred as a result of a two's complement operation.  |
| F = 0       | 0   | This output, when high, indicates the result of an ALU operation is zero.   |
| F3          | 0   | The most significant ALU output bit.  |
| Cn          | 1   | The carry-in to the ALU.  |
| Cn + 4      | 0   | The carry-out of the ALU.   |
| CP          | I   | This clock signal is applied to the A and B-port latches, RAM, and Q-register. The clock low time is the write enable to the on-board 16 x 4 RAM, including set-up time for the A and B port registers. The A and B port and Q-register outputs change on the clock low-to-high transition.   |

#### PIN DESIGNATOR



#### ABSOLUTE MAXIMUM RATINGS\*

| Operating Temp (Comm'l)0°C to +70°C   |
|---------------------------------------|
| (Mil)–55°C to +125°C                  |
| Storage Temp. (No Bias)65°C to +150°C |
| Voltage on Any Pin with               |
| Respect to GND0.6V to +7V             |
| Latch-Up Protection>200 mA            |
| ESD Protection> ±2000V                |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

| DC READ CHARACTERISTICS Ove | Operating Temperature Range (Note 1) |
|-----------------------------|--------------------------------------|
|-----------------------------|--------------------------------------|

| SYMBOL          | PARAMETER                        | TE  | MIN                            | MAX               | UNITS        |     |     |    |
|-----------------|----------------------------------|---|--------------------------------|-------------------|--------------|-----|-----|----|
| V <sub>он</sub> | Output High Voltage              | V <sub>CC</sub> = Min<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> | All Outputs                    | I <sub>OH</sub> = | –3.4 mA      | 2.4 |     |    |
| V               |                                  | V <sub>CC</sub> = Min   | Y <sub>0</sub> -Y <sub>3</sub> | I <sub>OL</sub> = | 20 mA Comm'l |     | 04  |    |
| VOL             | Output Low voltage               | $V_{IN} = V_{IH} \text{ or } V_{IL}$  | All Others                     | I <sub>OL</sub> = | 16 mA Mil    |     | 0.4 | ľ  |
| V <sub>IH</sub> | Input High Voltage               | Guaranteed Input Hi   | 2.0                            |                   |              |     |     |    |
| V <sub>IL</sub> | Input Low Voltage                | Guaranteed Input Lo   | Guaranteed Input Low Voltage   |                   |              |     |     |    |
| I <sub>IX</sub> | Input Load Current               | $V_{CC} = Max, V_{IN} = Gnd \text{ or } V_{CC}$                               |                                |                   |              |     | 10  |    |
| l <sub>oz</sub> | High Impedance<br>Output Current | $V_{CC} = Max, V_O = Gnd \text{ or } V_{CC}$                                  |                                |                   |              |     | 40  | μA |
| I <sub>CC</sub> | Power Supply Current             | V <sub>CC</sub> = Max (Note 2)  | Comm'l (0°0                    | C to +7           | 70°C)        |     | 30  | mA |

2) 100 ns System Cycle

**NOTES:** 1) Commercial:  $V_{CC} = +5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to 70°C.

#### LOGIC FUNCTIONS FOR $\overline{G}$ , $\overline{P}$ , $C_{n+4}$ , and OVR

The four signals, G, P,  $C_{n+4}$  and OVR are designed to indicate carry and overflow conditions when the WS5901 is in the add or subtract mode. The table below indicates the logic equations for these four signals for each of the eight ALU functions. The R and S inputs are the two inputs selected according to Table 1.

| Definitions ( $+ = OR$ )            |   |
|-------------------------------------|---|
| $P_0 = R_0 + S_0$ $P_1 = R_1 + S_1$ | $\begin{array}{l} G_0 = R_0 S_0 \\ G_1 = R_1 S_1 \end{array}$ |
| $P_2 = R_2 + S_2$ $P_2 = R_2 + S_2$ | $G_2 = R_2 S_2$   |
| $C_4 = G_3 + P_3G_2 + P_3P_2G_3$    | $G_3 = H_3 G_3$<br>$G_1 + P_3 P_2 G_0 + P_3 P_2 P_1 P_0 C_n$  |
| $C_3 = G_2 + P_2G_1 + P_2P_1G_2$    | $B_0 + P_2 P_1 P_0 C_n$                                       |

| I <sub>543</sub> | Function | P  | Ĝ  | <b>C</b> <sub>n + 4</sub>   | OVR                             |  |  |  |  |
|------------------|----------|--|--|---|---------------------------------|--|--|--|--|
| 0                | R + S    | $\overline{P_3P_2P_1P_0}$  | $\overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0}$       | C <sub>4</sub>  | $C_3 \forall C_4$               |  |  |  |  |
| 1                | S-R      | <u>ح</u> :   | Same as R + S equations, but sub                                 | ostitute $\overline{R}_i$ for $R_i$ in define   | itions ———                      |  |  |  |  |
| 2                | R-S      | <u>۔</u>   | Same as R + S equations, but substitute S, for S, in definitions |   |                                 |  |  |  |  |
| 3                | RVS      | LOW  | $P_3P_2P_1P_0$   | $\overline{P_3P_2P_1P_0}+C_n$   | $\overline{P_3P_2P_1P_0} + C_n$ |  |  |  |  |
| 4                | RAS      | LOW  | $\overline{G_3 + G_2 + G_1 + G_0}$                               | $G_3 + G_2 + G_1 + G_0 + C_n$   | $G_3 + G_2 + G_1 + G_0 + C_n$   |  |  |  |  |
| 5                | R∧s      | LOW  | Same as R A S equations  | s, but substitute $\overline{R}$ , for F  | R, in definitions —             |  |  |  |  |
| 6                | R ∀ S    | ◀  | Same as R ∀S equations, but substitute R, for R, in definitions  |   |                                 |  |  |  |  |
| 7                | R∀S      | $\begin{array}{c} \mathbf{G_3}+\mathbf{G_2}\\ + \mathbf{G_1}+\mathbf{G_0} \end{array}$ | $P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0$                              | $\frac{\overline{G_3 + P_3 G_2 + P_3 P_2 G_1}}{+ P_3 P_2 P_1 P_0 (G_0 + \overline{C_n})}$ | See note 1                      |  |  |  |  |

**NOTES:** 1)  $(P_2 + G_2P_1 + \overline{G_2G_1P_0} + \overline{G_2G_1G_0C_n}) \forall (\overline{P_3} + \overline{G_3P_2} + \overline{G_3G_2P_1} + \overline{G_3G_2G_1P_0} + \overline{G_3G_2G_1G_0C_n})$ 2) + = OR

#### FUNCTIONAL TABLES

| Mnemonic | MICRO CODE |                |                |               | ALU SOURCE<br>OPERANDS |   |  |
|----------|------------|----------------|----------------|---------------|------------------------|---|--|
|          | 12         | I <sub>1</sub> | ۱ <sub>0</sub> | Octal<br>Code | R                      | s |  |
| AQ       | L          | L              | L              | 0             | А                      | Q |  |
| AB       | L          | L              | н              | 1             | Α                      | В |  |
| ZQ       | L          | н              | L              | 2             | 0                      | Q |  |
| ZB       | L          | н              | н              | 3             | 0                      | В |  |
| ZA       | н          | L              | L              | 4             | 0                      | А |  |
| DA       | Н          | L              | н              | 5             | D                      | А |  |
| DQ       | н          | Н              | L              | 6             | D                      | Q |  |
| DZ       | н          | н              | н              | 7             | D                      | 0 |  |

Table 1: ALU Source Operand Control.

MICRO CODE ALU Mnemonic SYMBOL Octal Function I<sub>4</sub>I<sub>3</sub>Code 15 LL ADD 0 R Plus S R + SL SUBR LH S Minus R S – R L 1 R Minus S SUBS HL 2 R – S L нн R OR S OR 3 R v S L AND н L L 4 R AND S R ^ S **R** AND S R ∧ S NOTRS 5 H|L|H HL EXOR н 6 R EXOR R⊽S EXNOR RVS н H H 7 R EX-NOR S

Table 2. ALU Function Control.

| Mnemonic | MICRO CODE     |    | RAM<br>FUNCTION |               | Q-REG.<br>FUNCTION |                    | Y OUTDUT | RAM<br>SHIFTER |         | Q SHIFTER        |                  |                 |                |
|----------|----------------|----|-----------------|---------------|--------------------|--------------------|----------|----------------|---------|------------------|------------------|-----------------|----------------|
|          | ۱ <sub>8</sub> | ۱7 | ۱ <sub>6</sub>  | Octal<br>Code | SHIFT              | LOAD               | SHIFT    | LOAD           | TOUIPUI | RAM <sub>0</sub> | RAM <sub>3</sub> | <b>Q</b> 0      | <b>Q</b> 3     |
| QREG     | L              | L  | L               | 0             | Х                  | NONE               | NONE     | F→Q            | F       | Х                | Х                | Х               | Х              |
| NOP      | L              | L  | Н               | 1             | Х                  | NONE               | X        | NONE           | F       | Х                | Х                | Х               | Х              |
| RAMA     | L              | Н  | L               | 2             | NONE               | F→B                | Х        | NONE           | А       | Х                | Х                | Х               | Х              |
| RAMF     | L              | Η  | н               | 3             | NONE               | F→B                | Х        | NONE           | F       | Х                | Х                | Х               | Х              |
| RAMQD    | Н              | L  | L               | 4             | DOWN               | F/2 → B            | DOWN     | Q/2→Q          | F       | Fo               | IN 3             | Q <sub>0</sub>  | IN 3           |
| RAMD     | Н              | L  | Н               | 5             | DOWN               | F/2 → B            | Х        | NONE           | F       | Fo               | IN 3             | Q <sub>0</sub>  | Х              |
| RAMQU    | Н              | Н  | L               | 6             | UP                 | $2F \rightarrow B$ | UP       | 2Q→Q           | F       | INO              | F3               | IN <sub>0</sub> | Q <sub>3</sub> |
| RAMU     | Н              | н  | н               | 7             | UP                 | 2F→B               | Х        | NONE           | F       | IN <sub>0</sub>  | F3               | Х               | Q <sub>3</sub> |

X = Don't care.

B = Register Addressed by B inputs. DOWN is toward LSB. UP is toward MSB.

| Table | 3  |      | Destination | Control  |
|-------|----|------|-------------|----------|
| Table | υ. | ALU. | Destination | Control. |

|   |                                 |           | I <sub>210</sub> (Octal Code) |         |          |            |           |           |         |  |  |
|---|---------------------------------|-----------|-------------------------------|---------|----------|------------|-----------|-----------|---------|--|--|
|   |                                 | 0         | 1                             | 2       | 3        | 4          | 5         | 6         | 7       |  |  |
| 1543  | ALU                             |           |                               |         | ALU Sour | rce (R, S) |           |           |         |  |  |
| (Octal Code)  | Function                        | A, Q      | А, В                          | 0, Q    | О, В     | Ο, Α       | D, A      | D, Q      | D, O    |  |  |
| 0   | C <sub>n</sub> = L<br>B Plus S  | A + Q     | A + B                         | Q       | В        | А          | D + A     | D + Q     | D       |  |  |
| Ū   | $C_n = H$                       | A + Q + 1 | A + B + 1                     | Q + 1   | B+ 1     | A + 1      | D + A + 1 | D + Q + 1 | D + 1   |  |  |
|   | $C_n = L$                       | Q – A – 1 | B – A – 1                     | Q – 1   | B – 1    | A – 1      | A – D – 1 | Q – D – 1 | – D – 1 |  |  |
| $\begin{array}{c c} 1 & S Minus \\ C_n = H \end{array}$ | $C_n = H$                       | Q – A     | B – A                         | Q       | В        | А          | A – D     | Q – D     | – D     |  |  |
| 2   | C <sub>n</sub> = L<br>P Minus S | A – Q – 1 | A – B – 1                     | – Q – 1 | – B – 1  | – A – 1    | D – A – 1 | D – Q – 1 | D – 1   |  |  |
| ٢   | $C_n = H$                       | A – Q     | А – В                         | – Q     | – B      | – A        | D – A     | D – Q     | D       |  |  |
| 3   | R OR S                          | AvQ       | AvB                           | Q       | В        | А          | DvA       | DvQ       | D       |  |  |
| 4   | R AND S                         | ΑΛQ       | ΑΛΒ                           | 0       | 0        | 0          | D ^ A     | DΛQ       | 0       |  |  |
| 5   | R AND S                         | Ā∧Q       | ĀΛΒ                           | Q       | В        | А          | D∧ A      | D∧Q       | 0       |  |  |
| 6   | R EX-OR S                       | A⊽Q       | A⊽B                           | Q       | В        | А          | D⊽A       | D⊽Q       | D       |  |  |
| 7   | REX-NORS                        | AVQ       | Āvb                           | Q       | B        | Ā          | DVA       | DVQ       | D       |  |  |

+ = Plus; - = Minus, v = OR;  $\Lambda$  = AND,  $\nabla$  = EX-OR.

Table 4. Source Operand and ALU Function Matrix.

us:

#### SOURCE OPERANDS AND ALU FUNCTIONS

Eight source operand pairs are available to the ALU as determined by the IO, I1, and I2 instruction inputs. The ALU performs eight functions; three arithmetic and five logic. This function selection is controlled by the I3, I4, and I5 instruction inputs. When in the arithmetic mode, the ALU results are also affected by the carry, Cn. In the logic mode, the Cn input has no effect.

The matrix of Table 4 results when Cn and I0 through I5 are viewed together. Table 5 defines the logic operations which the WS5901 can perform and Table 6 shows the arithmetic operations of the device. Both carry-in HIGH (Cn = 1) and carry-in LOW (Cn = 0) are defined in these operations.

UJ:

| Octal<br>I <sub>543</sub> , I <sub>210</sub> | Group  | Function   |
|--|--------|--|
| 4 0<br>4 1<br>4 5<br>4 6                     | AND    | A ^ Q<br>A ^ B<br>D ^ A<br>D ^ Q   |
| 30<br>31<br>35<br>36                         | OR     | A v Q<br>A v B<br>D v A<br>D v Q   |
| 6 0<br>6 1<br>6 5<br>6 6                     | EX-OR  | A ▼ Q<br>A ▼ B<br>D ▼ A<br>D ▼ Q   |
| 7 0<br>7 1<br>7 5<br>7 6                     | EX-NOR | ATQ<br>ATB<br>DTA<br>DTQ   |
| 7 2<br>7 3<br>7 4<br>7 7                     | INVERT | D<br>N<br>N<br>N<br>N<br>N<br>N<br>N<br>N<br>N<br>N<br>N<br>N<br>N<br>N<br>N<br>N<br>N<br>N<br>N |
| 62<br>63<br>64<br>67                         | PASS   | Q<br>B<br>A<br>D   |
| 32<br>33<br>34<br>37                         | PASS   | Q<br>B<br>A<br>D   |
| 4 2<br>4 3<br>4 4<br>4 7                     | "ZERO" | 0<br>0<br>0<br>0   |
| 50<br>51<br>55<br>56                         | MASK   | А ^ Q<br>А ^ B<br>D ^ A<br>D ^ Q   |

Table 5. ALU Logic Mode Functions.

| Octal<br>I <sub>543</sub> ,                  | C <sub>n</sub> =        | L  | $C_n = H$               |  |  |
|--|-------------------------|--|-------------------------|--|--|
| I <sub>210</sub>                             | Group                   | Function   | Group                   | Function   |  |
| 00<br>01<br>05<br>06                         | ADD                     | $\begin{array}{c} A + Q \\ A + B \\ D + A \\ D + Q \end{array}$                                      | ADD plus<br>one         | A + Q + 1<br>A + B + 1<br>D + A + 1<br>D + Q + 1                     |  |
| 02<br>03<br>04<br>07                         | PASS                    | Q<br>B<br>A<br>D   | Increment               | Q + 1<br>B + 1<br>A + 1<br>D + 1                                     |  |
| 12<br>13<br>14<br>27                         | Decrement               | Q - 1<br>B - 1<br>A - 1<br>D - 1   | PASS                    | Q<br>B<br>A<br>D   |  |
| 2 2<br>2 3<br>2 4<br>1 7                     | 1's Comp.               | -Q - 1<br>-B - 1<br>-A - 1<br>-D - 1   | 2's Comp.<br>(Negate)   | -Q<br>-B<br>-A<br>-D   |  |
| 10<br>11<br>15<br>16<br>20<br>21<br>25<br>26 | Subtract<br>(1's Comp.) | Q - A - 1<br>B - A - 1<br>A - D - 1<br>Q - D - 1<br>A - Q - 1<br>A - B - 1<br>D - A - 1<br>D - Q - 1 | Subtract<br>(2's Comp.) | Q - A<br>B - A<br>A - D<br>Q - D<br>A - Q<br>A - B<br>D - A<br>D - Q |  |

#### WS5901C COMMERCIAL RANGE AC CHARACTERISTICS

The tables shown here specify the guaranteed performance of the WS5901C over the Commercial operating temperature range of 0°C to +70°C and a power supply range of 5V  $\pm$  5%. Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

#### CYCLE TIME AND CLOCK CHARACTERISTICS

| READ-MODIFY-WRITE (from select of A, B registers to end of cycle)   | 31 ns  |
|---|--------|
| Maximum Clock Frequency to Shift Q (50% duty cycle, I = 432 or 632) | 32 MHz |
| Minimum Clock Low Time  | 15 ns  |
| Minimum Clock High Time   | 15 ns  |
| Minimum Clock Period  | 31 ns  |

#### **OUTPUT ENABLE/DISABLE TIME**

Disable tests performed with  $C_{\text{L}}$  = 5 pF and measured to 0.5V change of output voltage.

| From $\overline{OE}$ Low to Y output enable | 23 ns |
|---|-------|
| From $\overline{OE}$ High to output disable | 23 ns |

#### COMBINATIONAL PROPAGATION DELAYS (C<sub>L</sub> = 50 pF)

| TO<br>OUTPUT<br>INPUT     | Y  | F3 | C <sub>n+4</sub> | G, P | F = 0 | OVR | RAM0,<br>RAM3 | Q0,<br>Q3 | UNITS |
|---------------------------|----|----|------------------|------|-------|-----|---------------|-----------|-------|
| A, B ADDRESS              | 40 | 40 | 40               | 37   | 40    | 40  | 40            |           |       |
| $D_0-D_3$                 | 30 | 30 | 30               | 30   | 38    | 30  | 30            | _         |       |
| C <sub>n</sub>            | 22 | 22 | 20               |      | 25    | 22  | 25            |           |       |
| I <sub>012</sub>          | 35 | 35 | 35               | 37   | 37    | 35  | 35            | -         | ne    |
| I <sub>345</sub>          | 35 | 35 | 35               | 35   | 38    | 35  | 35            | —         | 113   |
| I <sub>678</sub>          | 25 |    | -                | _    | _     | —   | 26            | 26        |       |
| A BYPASS ALU<br>(I = 2XX) | 35 | _  | —                | _    | _     | —   | _             |           |       |
| CLOCK                     | 35 | 35 | 35               | 35   | 35    | 35  | 35            | 28        |       |

#### SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

| CP                             | Set Up before $H \rightarrow L$ | Hold after $H \rightarrow L$ | Hold after $L \rightarrow H$ | UNITS |    |
|--------------------------------|---------------------------------|------------------------------|------------------------------|-------|----|
| A, B Source<br>Address         | 15                              | 1 (Note 3)                   | 30 (Note 4)                  | 1     |    |
| B Destination<br>Address       | 15                              | DO NOT C                     | HANGE (Note 2)               | 1     |    |
| D <sub>0</sub> -D <sub>3</sub> |                                 |                              | 25                           | 0     |    |
| C <sub>n</sub>                 |                                 | 20                           |                              | 0     | ns |
| I <sub>012</sub>               |                                 |                              | 30                           | 0     |    |
| I <sub>345</sub>               |                                 |                              | 30                           | 0     |    |
| I <sub>678</sub>               | 10                              | DO NOT C                     | HANGE (Note 2)               | 0     |    |
| RAM0, 3 and Q0, 3              | _                               | _                            | 12                           | 0     |    |

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time. Otherwise, erroneous operation may be the result.

3) Prior to clock H>L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.

#### WS5901CYM MILITARY RANGE AC CHARACTERISTICS

The tables shown here specify the guaranteed performance of the WS5901C over the Military operating temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C and a power supply range of 5V  $\pm$  10%. Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

#### CYCLE TIME AND CLOCK CHARACTERISTICS

| READ-MODIFY-WRITE (from select of A, B registers to end of cycle)     | 32 ns  |
|---|--------|
| Maximum Clock Frequency to Shift Q (50% duty cycle, $I = 432$ or 632) | 31 MHz |
| Minimum Clock Low Time  | 17 ns  |
| Minimum Clock High Time   | 15 ns  |
| Minimum Clock Period  | 32 ns  |

#### **OUTPUT ENABLE/DISABLE TIME**

Disable tests performed with  $C_L = 5 \text{ pF}$  and measured to 0.5V change of output voltage.

| From OE Low to Y output enable | 25 ns |
|--------------------------------|-------|
| From OE High to output disable | 25 ns |

#### COMBINATIONAL PROPAGATION DELAYS (C<sub>L</sub> = 50 pF)

| TO<br>OUTPUT<br>INPUT         | Y  | F3 | C <sub>n+4</sub> | G, P | F = 0 | OVR | RAM0,<br>RAM3 | Q0,<br>Q3 | UNITS |
|-------------------------------|----|----|------------------|------|-------|-----|---------------|-----------|-------|
| A, B ADDRESS                  | 48 | 48 | 48               | 44   | 48    | 48  | 48            |           |       |
| D <sub>0</sub> D <sub>3</sub> | 37 | 37 | 37               | 34   | 40    | 37  | 37            | —         |       |
| C <sub>n</sub>                | 25 | 25 | 21               | —    | 28    | 25  | 28            | -         |       |
| I <sub>012</sub>              | 40 | 40 | 40               | 44   | 44    | 40  | 40            | _         | ne    |
| I <sub>345</sub>              | 40 | 40 | 40               | 40   | 40    | 40  | 40            |           |       |
| I <sub>678</sub>              | 29 |    | —                |      | -     |     | 29            | 29        |       |
| A BYPASS ALU<br>(I = 2XX)     | 40 | _  |                  |      | —     |     | _             |           |       |
| CLOCK                         | 40 | 40 | 40               | 40   | 40    | 40  | 40            | 33        |       |

#### SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

| CP                             | Set Up before $H \rightarrow L$ | Hold after H → L | Set Up before $L \rightarrow H$ | Hold after $L \rightarrow H$ | UNITS |
|--------------------------------|---------------------------------|------------------|---------------------------------|------------------------------|-------|
| A, B Source<br>Address         | 15                              | 1 (Note 3)       | 32 (Note 4)                     | 2                            |       |
| B Destination<br>Address       | 15                              | DO NOT CI        | HANGE (Note 2)                  | 2                            |       |
| D <sub>0</sub> -D <sub>3</sub> |                                 |                  | - 25                            |                              |       |
| C <sub>n</sub>                 |                                 | — 20             |                                 | 0                            | ns    |
| I <sub>012</sub>               |                                 |                  | 30                              | 0                            |       |
| I <sub>345</sub>               | —                               | _                | 30                              | 0                            |       |
| I <sub>678</sub>               | 10                              | DO NOT C         | HANGE (Note 2)                  | 0                            |       |
| RAM0, 3 and Q0, 3              | _                               | _                | 12                              | 0                            |       |

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

 The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time. Otherwise, erroneous operation may be the result.

3) Prior to clock H>L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.



#### WS5901D COMMERCIAL RANGE AC CHARACTERISTICS

The tables shown here specify the guaranteed performance of the WS5901D over the Commercial operating temperature range of 0°C to +70°C and a power supply range of  $5V \pm 5\%$ . Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

#### CYCLE TIME AND CLOCK CHARACTERISTICS

| READ-MODIFY-WRITE (from select of A, B registers to end of cycle)   | 23 ns  |
|---|--------|
| Maximum Clock Frequency to Shift Q (50% duty cycle, I = 432 or 632) | 43 MHz |
| Minimum Clock Low Time  | 11 ns  |
| Minimum Clock High Time   | 11 ns  |
| Minimum Clock Period  | 23 ns  |

#### **OUTPUT ENABLE/DISABLE TIME**

Disable tests performed with  $C_L = 5 \text{ pF}$  and measured to 0.5V change of output voltage.

| From OE Low to Y output enable              | 14 ns |
|---|-------|
| From $\overline{OE}$ High to output disable | 16 ns |

#### COMBINATIONAL PROPAGATION DELAYS (C<sub>L</sub> = 50 pF)

| TO<br>OUTPUT<br>INPUT         | Y  | F3 | C <sub>n+4</sub> | G, P | F = 0 | OVR | RAM0,<br>RAM3 | Q0,<br>Q3 | UNITS |
|-------------------------------|----|----|------------------|------|-------|-----|---------------|-----------|-------|
| A, B ADDRESS                  | 30 | 30 | 30               | 28   | 30    | 30  | 30            | _         |       |
| D <sub>0</sub> D <sub>3</sub> | 21 | 20 | 20               | 20   | 24    | 21  | 22            | -         |       |
| C <sub>n</sub>                | 17 | 17 | 14               |      | 19    | 16  | 18            | -         |       |
| I <sub>012</sub>              | 26 | 25 | 24               | 24   | 25    | 24  | 25            |           | ns    |
| I <sub>345</sub>              | 26 | 24 | 24               | 24   | 26    | 24  | 26            | _         | 110   |
| I <sub>678</sub>              | 16 | —  | _                |      |       | —   | 21            | 21        |       |
| A BYPASS ALU<br>(I = 2XX)     | 24 |    | _                |      |       |     | _             | —         |       |
| CLOCK                         | 24 | 23 | 23               | 23   | 24    | 24  | 24            | 19        |       |

#### SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

| CP                            | Set Up before $H \rightarrow L$ | Hold after $H \rightarrow L$ | Set Up before $L \rightarrow H$ | Hold after $L \rightarrow H$ | UNITS |
|-------------------------------|---------------------------------|------------------------------|---------------------------------|------------------------------|-------|
| A, B Source<br>Address        | 10                              | 0 (Note 3)                   | 21 (Note 4)                     | 1                            |       |
| B Destination<br>Address      | 10                              | DO NOT CI                    | 1                               |                              |       |
| D <sub>0</sub> D <sub>3</sub> |                                 | - 16                         |                                 | 0                            |       |
| C <sub>n</sub>                |                                 |                              | 13                              | 0                            | ns    |
| I <sub>012</sub>              |                                 |                              | 19                              | 0                            |       |
| I <sub>345</sub>              | —                               | —                            | 19                              | 0                            |       |
| I <sub>678</sub>              | 7                               | DO NOT CI                    | HANGE (Note 2)                  | 0                            |       |
| RAM0, 3 and Q0, 3             | —                               |                              | 9                               | 1                            |       |

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time. Otherwise, erroneous operation may be the result.

3) Prior to clock H>L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.

#### WS5901DYM MILITARY RANGE AC CHARACTERISTICS

The tables shown here specify the guaranteed performance of the WS5901D over the Military operating temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C and a power supply range of 5V  $\pm$  10%. Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

#### CYCLE TIME AND CLOCK CHARACTERISTICS

| READ-MODIFY-WRITE (from select<br>of A, B registers to end of cycle)  | 27 ns  |
|---|--------|
| Maximum Clock Frequency to Shift Q (50% duty cycle, $I = 432$ or 632) | 37 MHz |
| Minimum Clock Low Time  | 15 ns  |
| Minimum Clock High Time   | 12 ns  |
| Minimum Clock Period  | 27 ns  |

#### OUTPUT ENABLE/DISABLE TIME

Disable tests performed with  $C_L = 5 \text{ pF}$  and measured to 0.5V change of output voltage.

| From $\overline{OE}$ Low to Y output enable | 16 ns |
|---|-------|
| From $\overline{OE}$ High to output disable | 18 ns |

#### COMBINATIONAL PROPAGATION DELAYS (C<sub>L</sub> = 50 pF)

| TO<br>OUTPUT<br>INPUT          | Y  | F3 | C <sub>n+4</sub> | G, P | F = 0 | OVR | RAM0,<br>RAM3 | Q0,<br>Q3 | UNITS |
|--------------------------------|----|----|------------------|------|-------|-----|---------------|-----------|-------|
| A, B ADDRESS                   | 33 | 33 | 33               | 33   | 33    | 33  | 33            |           |       |
| D <sub>0</sub> -D <sub>3</sub> | 24 | 23 | 23               | 21   | 25    | 24  | 25            | —         |       |
| C <sub>n</sub>                 | 18 | 17 | 14               | _    | 19    | 17  | 19            | —         |       |
| I <sub>012</sub>               | 28 | 27 | 26               | 28   | 29    | 27  | 27            |           | ns    |
| I <sub>345</sub>               | 27 | 27 | 26               | 26   | 27    | 26  | 27            | —         | 110   |
| I <sub>678</sub>               | 18 |    |                  | _    |       | _   | 21            | 21        |       |
| A BYPASS ALU<br>(I = 2XX)      | 26 | —  |                  |      |       | _   |               | _         |       |
| CLOCK                          | 27 | 26 | 26               | 25   | 27    | 26  | 27            | 20        |       |

#### SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

| CP                            | Set Up before $H \rightarrow L$ | Hold after $H \rightarrow L$ | Set Up before $L \rightarrow H$ | Hold after $L \rightarrow H$ | UNITS |
|-------------------------------|---------------------------------|------------------------------|---------------------------------|------------------------------|-------|
| A, B Source<br>Address        | 12                              | 0 (Note 3)                   | 25 (Note 4)                     | 2                            |       |
| B Destination<br>Address      | 12                              | DO NOT CI                    | HANGE (Note 2)                  | 2                            |       |
| D <sub>0</sub> D <sub>3</sub> |                                 | — 16                         |                                 | 0                            |       |
| C <sub>n</sub>                |                                 |                              | 13                              | 0                            | ns    |
| I <sub>012</sub>              |                                 | _                            | 19                              | 0                            |       |
| I <sub>345</sub>              |                                 | _                            | 19                              | 0                            |       |
| I <sub>678</sub>              | 9                               | DO NOT CI                    | HANGE (Note 2)                  | 0                            |       |
| RAM0, 3 and Q0, 3             | _                               |                              | 9                               | 0                            |       |

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time. Otherwise, erroneous operation may be the result.

3) Prior to clock H>L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.



#### **ORDERING INFORMATION**

| PART NUMBER | SPEED | PACKAGE<br>TYPE          | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|-------------|-------|--------------------------|--------------------|-----------------------------------|-----------------------------------|
| WS5901CP    | С     | 40 Pin Plastic DIP, 0.6" | P1                 | Comm'l                            | Standard                          |
| WS5901CYM   | C     | 40 Pin CERDIP, 0.6"      | Y1                 | Military                          | Standard                          |
| WS5901CYMB  | C C   | 40 Pin CERDIP, 0.6"      | Y1                 | Military                          | MIL-STD-883C                      |
| WS5901DP    | D     | 40 Pin Plastic DIP, 0.6" | P1                 | Comm'l                            | Standard                          |
| WS5901DYM   | D     | 40 Pin CERDIP, 0.6"      | Y1                 | Military                          | Standard                          |
| WS5901DYMB  | D     | 40 Pin CERDIP, 0.6"      | Y1                 | Military                          | MIL-STD-883C                      |

·*WS*--



# CMOS 16-BIT HIGH-SPEED MICROPROCESSOR SLICE

#### **KEY FEATURES**

- Four CMOS 2901 Type Devices in a Single Package
- On Board Look-Ahead Carry Generator
- Low CMOS Power
   \_ 225 mW

- High Speed Operation — 31 ns Read-Modify-Write
- Fully Firmware Compatible with the Bipolar Device Configuration of Four 2901s and One 2902A

#### **GENERAL DESCRIPTION**

The WS59016 is a 16-bit high-speed microprocessor which combines the functions of four 2901 4-bit slice processors and distributed look-ahead carry generation on a single High Performance CMOS device.

This microprogrammable circuit has the flexibility to efficiently emulate almost any digital computing machine. It is an ideal candidate for such applications as peripheral controllers, CPUs, programmable microprocessors, and Digital Signal Processors.

The advanced CMOS process, with which the WS59016 is manufactured, provides significant performance improvements over an equivalent Bipolar device configuration. While operating faster than a 2901C based system, the WS59016 requires less than 3% of the power consumed by an equivalent Bipolar system.

The WS59016 is also available as a macro cell in the WaferScale cell library. As such it can be combined with other cells to build Application Specific Integrated Circuits.



#### FUNCTIONAL BLOCK DIAGRAM

#### **PIN DESCRIPTION**

| Signal Name    | I/O | Description  |
|----------------|-----|--|
| A0-3           | 1   | Addresses which select the word of on board RAM which is to be displayed through the A port.   |
| B0-3           | I   | Addresses which select the word of on board RAM which is to be displayed through the B port and into which<br>data is written when the clock is low  |
| 10-8           | I   | Block of three instruction groups which are to select 1) which data sources will be applied to the ALU (I012), 2) what function the ALU will perform (I345), and 3) what data is to be written into the Q register or on board RAM(I678)   |
| Q15, RAM15     | 1/0 | Signal paths at the MSB of the on-board RAM and the Q-register which are used for shifting data. When the<br>destination code on 1678 indicates an up shift (Octal 6 or 7) the three state outputs are enabled and the<br>MSB of the ALU output is available on the RAM 15 pin and the MSB of the Q-register is available on the Q15<br>pin. Otherwise, the pins appear as inputs. When the destination code calls for a down shift, the pins are<br>used as the data inputs to the MSB of RAM (octal 4 and 5) and the Q register (octal 4). |
| Qo, RAMo       | 1/0 | Shift lines similar to Q15 and RAM15, however the description is applied to the LSB of RAM and the Q-<br>register  |
| D0-D15         | 1   | These sixteen direct data inputs can be selected as a data source for the ALU. DO is the LSB.  |
| Y0-Y15         | 0   | These sixteen three state outputs, when enabled, display either the data on the A-port of the register stack or the outputs of the ALU as determined by the destination code 1678  |
| ŌĒ             | 1   | When high, the Y outputs are in the high impedance state When low, either the contents of the A-register or<br>the outputs of the ALU are displayed on Y0-Y15, as determined by 1678.  |
| Ğ, P           | 0   | The carry generate and propagate outputs of the ALU.   |
| OVR            | 0   | This signal indicates that an overflow into the sign bit has occurred as a result of a two's complement operation.   |
| F = 0          | 0   | This output, when high, indicates the result of an ALU operation is zero.  |
| F15            | 0   | The most significant ALU output bit  |
| Cn             | 1   | The carry-in to the ALU.   |
| <b>Cn</b> + 16 | 0   | The carry-out of the Al_U  |
| CP             | 1   | This clock signal is applied to the A and B-port latches, RAM, and Q-register. The clock low time is the write enable to the on-board dual port RAM, including set-up time for the A and B-port registers. The A and B-port outputs change while the clock is high. The Q-register is latched on the clock low-to-high transition.   |

#### **PIN ORIENTATION**



6-12

#### ABSOLUTE MAXIMUM RATINGS\*

| Operating Temp (Comm'I)0°C to +70°C   |
|---------------------------------------|
| (Mil)–55°C to +125°C                  |
| Storage Temp. (No Bias)65°C to +150°C |
| Voltage on Any Pin with               |
| Respect to GND0.6V to +7V             |
| Latch-Up Protection>200 mA            |
| ESD Protection>±2000V                 |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

| DC READ CHARACTERISTICS Over | Operating Temperature Range (Note 1) |
|------------------------------|--------------------------------------|
|------------------------------|--------------------------------------|

| SYMBOL          | PARAMETER                        | TE   | MIN   | MAX                             | UNITS |     |    |
|-----------------|----------------------------------|--|---|---------------------------------|-------|-----|----|
| V <sub>OH</sub> | Output High Voltage              | $V_{CC} = Min$<br>$V_{IN} = V_{IH} \text{ or } V_{IL}$             | All Outputs                                     | I <sub>OH</sub> = -3.4 mA       | 2.4   |     |    |
| V <sub>OL</sub> | Output Low Voltage               | $V_{CC} = Min$   | All Outputs                                     | $I_{OL} = 12 \text{ mA Comm'l}$ |       | 0.5 | v  |
|                 | In a state line have             | $v_{IN} = v_{IH} \text{ or } v_{IL}$   $I_{OL} = 8 \text{ mA Mil}$ |   |                                 |       |     |    |
| VIH             | input High voltage               | Guaranteed Input Hi  | Guaranteed input High voltage                   |                                 |       |     |    |
| VIL             | Input Low Voltage                | Guaranteed Input Lo  | Guaranteed Input Low Voltage                    |                                 |       |     |    |
| I <sub>IX</sub> | Input Load Current               | V <sub>CC</sub> = Max, V <sub>IN</sub> =                           | $V_{CC} = Max, V_{IN} = Gnd \text{ or } V_{CC}$ |                                 |       |     |    |
| I <sub>oz</sub> | High Impedance<br>Output Current | $V_{CC}$ = Max, $V_{O}$ = Gnd or $V_{CC}$                          |   |                                 | -50   | 50  | μA |
| Icc             |                                  |  | Comm'l (0°0                                     | C to +70°C)                     |       | 45  |    |
|                 | Power Supply Current             | $v_{\rm CC} = Max$   | Mil (-55°C                                      | to +125°C)                      |       | 60  | MA |

**NOTES:** 1) Commercial:  $V_{CC} = +5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to 70°C.

2) Military:  $V_{CC} = +5V \pm 10\%$ ,  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ .

## LOGIC FUNCTIONS FOR $\overline{G}$ , $\overline{P}$ , $C_{n+16}$ , and OVR

The four signals  $\overline{G}$ ,  $\overline{P}$ ,  $C_n^{+}_{16}$ , and OVR are designed to indicate carry and overflow conditions when the WSS9016 is in the add or subtract mode. The table below indicates the logic equations for these four signals for each of the eight ALU functions. The R and S inputs are the two inputs selected according to Table 1

Definitions

$$\begin{split} & \mathsf{P}_1 = \mathsf{R}_1 + \mathsf{S}_1 \\ & \mathsf{G}_1 = \mathsf{R}_1 \cdot \mathsf{S}_1 \\ & \mathsf{P}_{0.3} = \mathsf{P}_0 \cdot \mathsf{P}_1 \cdot \mathsf{P}_2 \cdot \mathsf{P}_3 & \mathsf{G}_{0.3} = \mathsf{G}_3 + \mathsf{P}_3 \cdot \mathsf{G}_2 + \mathsf{P}_3 \cdot \mathsf{P}_2 \cdot \mathsf{G}_1 + \mathsf{P}_3 \cdot \mathsf{P}_2 \cdot \mathsf{P}_1 \cdot \mathsf{G}_0 \\ & \mathsf{P}_{4.7} = \mathsf{P}_4 \cdot \mathsf{P}_5 \cdot \mathsf{P}_6 \cdot \mathsf{P}_7 & \mathsf{G}_{4.7} = \mathsf{G}_7 + \mathsf{P}_7 \cdot \mathsf{G}_6 + \mathsf{P}_7 \cdot \mathsf{P}_6 \cdot \mathsf{G}_5 + \mathsf{P}_7 \cdot \mathsf{P}_5 \cdot \mathsf{G}_4 \\ & \mathsf{P}_{6.11} = \mathsf{P}_8 \cdot \mathsf{P}_9 \cdot \mathsf{P}_{10} \cdot \mathsf{P}_{11} & \mathsf{G}_{8.11} = \mathsf{G}_{1.1} + \mathsf{P}_{11} \cdot \mathsf{G}_{10} + \mathsf{P}_{10} \cdot \mathsf{P}_{10} \cdot \mathsf{G}_{13} + \mathsf{P}_{15} \cdot \mathsf{P}_{10} \cdot \mathsf{P}_9 \cdot \mathsf{G}_8 \\ & \mathsf{P}_{12.15} = \mathsf{G}_{12.214} \cdot \mathsf{P}_{12.15} = \mathsf{G}_{15} + \mathsf{P}_{15} \cdot \mathsf{G}_{14} + \mathsf{P}_{15} \cdot \mathsf{G}_{14} + \mathsf{P}_{15} \cdot \mathsf{P}_{14} \cdot \mathsf{P}_{13} \cdot \mathsf{G}_{12} \\ & \mathsf{O}_{1+5} = \mathsf{G}_{12.14} + \mathsf{P}_{12.14} \cdot \mathsf{G}_{8.11} + \mathsf{P}_{12.14} \cdot \mathsf{P}_{8.11} \cdot \mathsf{G}_{4.7} + \mathsf{P}_{12.14} \cdot \mathsf{P}_{8.11} \cdot \mathsf{P}_{4.7} \cdot \mathsf{G}_{0.3} \\ & \mathsf{P}_{12.14} = \mathsf{P}_{12} \cdot \mathsf{P}_{13} \cdot \mathsf{P}_{14} & \mathsf{G}_{12.14} = \mathsf{G}_{14} + \mathsf{P}_{14} \cdot \mathsf{G}_{13} + \mathsf{P}_{14} \cdot \mathsf{P}_{13} \cdot \mathsf{G}_{12} \end{split}$$

| I 543 | Function | ē G   |  | <b>C</b> n + 16      | OVR                                  |  |  |  |
|-------|----------|---|--|----------------------|--------------------------------------|--|--|--|
| o     | R+S      | P <sub>0-3</sub> ·P <sub>4-7</sub> ·P <sub>8-11</sub> ·P <sub>12-15</sub> | $\frac{\bar{G}_{12\cdot15} + \bar{P}_{12\cdot15} \cdot \bar{G}_{8\cdot11} + \bar{P}_{12\cdot15} \cdot \bar{P}_{8\cdot11} \cdot \bar{G}_{4\cdot7}}{+ \bar{P}_{12\cdot15} \cdot \bar{P}_{8\cdot11} \cdot \bar{P}_{4\cdot7} \cdot \bar{G}_{0\cdot3}}$ | P·C <sub>n</sub> + G | C <sub>n+15</sub> ⊕C <sub>n+16</sub> |  |  |  |
| 1     | S-R      | ← Same as R +   | Same as R + S Equations except substitute R, for R, in definitions   |                      |                                      |  |  |  |
| 2     | R-S      | Same as R + S Equations except substitute S for S in definitions          |  |                      |                                      |  |  |  |
| 3     | RVS      | LOW   | HIGH   | LOW                  | LOW                                  |  |  |  |
| 4     | RAS      | LOW   | $\overline{G_{12\cdot15}+G_{8\cdot11}+G_{4\cdot7}+G_{0\cdot3}}$  | HIGH                 | LOW                                  |  |  |  |
| 5     | Ē٨S      | LOW   | Same as R A S except substitute<br>R for R in definition   | HIGH                 | LOW                                  |  |  |  |
| 6     | R⊕S      | $P_{0-3} \cdot P_{4-7} \cdot P_{8-11} \cdot P_{12-15}$                    | HIGH   | LOW                  | LOW                                  |  |  |  |
| 7     | R⊕S      | Same as R⊕S except<br>Substitute R for R in<br>Definitions                | нідн   | LOW                  | LOW                                  |  |  |  |

Note: 1) + = OR

-US#
### FUNCTIONAL TABLES

| Mnemonic | MICRO CODE |    |                |               | ALU SOURCE<br>OPERANDS |   |  |
|----------|------------|----|----------------|---------------|------------------------|---|--|
|          | 12         | 11 | I <sub>o</sub> | Octal<br>Code | R                      | S |  |
| AQ       | L          | L  | L              | 0             | А                      | Q |  |
| AB       | L          | L  | H              | 1             | Α                      | В |  |
| ZQ       | L          | H. | L              | 2             | 0                      | Q |  |
| ZB       | L          | H  | н              | 3             | 0                      | В |  |
| ZA       | н          | L  | L              | 4             | 0                      | Α |  |
| DA       | н          | L  | Н              | 5             | D                      | Α |  |
| DQ       | н          | н  | L              | 6             | D                      | Q |  |
| DZ       | н          | Н  | н              | 7             | D                      | 0 |  |

Table 1 : ALU Source Operand Control.

MICRO CODE ALU Mnemonic SYMBOL Octal Code Function 15 1<sub>4</sub>1<sub>3</sub> L ADD LL 0 R Plus S R + SSUBR LH S Minus R S – R L 1 SUBS L HL 2 R Minus S R – S OR н н R OR S R v S L З н R AND S AND L L 4 R ^ S NOTRS HLH 5 **R** AND S R∧S EXOR HHL R EXOR S R⊽S 6 EXNOR н н н 7 R EX-NOR S R⊽S

Table 2. ALU Function Control.

| Mnemonic   | МІ             | MICRO CODE |                | RAM<br>FUNCTION |       | Q-REG.<br>FUNCTION |                     | Y OUTPUT          | RAM<br>SHIFTER |                 | Q SHIFTER        |                |                  |
|------------|----------------|------------|----------------|-----------------|-------|--------------------|---------------------|-------------------|----------------|-----------------|------------------|----------------|------------------|
| Milenionie | ۱ <sub>8</sub> | ۱,         | ۱ <sub>6</sub> | Octal<br>Code   | SHIFT | LOAD               | SHIFT LOAD RAMO RAM | RAM <sub>15</sub> | Qo             | <b>Q</b> 15     |                  |                |                  |
| QREG       | L              | L          | L              | 0               | Х     | NONE               | NONE                | F→Q               | F              | Х               | Х                | Х              | Х                |
| NOP        | L              | L          | Н              | 1               | Х     | NONE               | Х                   | NONE              | F              | Х               | Х                | Х              | Х                |
| RAMA       | L              | н          | L              | 2               | NONE  | F→B                | Х                   | NONE              | А              | Х               | Х                | Х              | Х                |
| RAMF       | L              | н          | н              | 3               | NONE  | F→B                | Х                   | NONE              | F              | Х               | Х                | Х              | Х                |
| RAMQD      | н              | L          | L              | 4               | DOWN  | F/2→B              | DOWN                | Q/2→Q             | F              | F <sub>0</sub>  | IN <sub>15</sub> | Q <sub>0</sub> | IN <sub>15</sub> |
| RAMD       | Н              | L          | Н              | 5               | DOWN  | F/2 → B            | Х                   | NONE              | F              | Fo              | IN <sub>15</sub> | $Q_0$          | Х                |
| RAMQU      | н              | Η          | L              | 6               | UP    | 2F→B               | UP                  | 2Q→Q              | F              | IN <sub>0</sub> | F <sub>15</sub>  | INo            | Q <sub>15</sub>  |
| RAMU       | Н              | Н          | Н              | 7               | UP    | 2F→B               | Х                   | NONE              | F              | IN <sub>0</sub> | F <sub>15</sub>  | Х              | Q <sub>15</sub>  |

X = Don't care.

B = Register Addressed by B inputs. DOWN is toward LSB. UP is toward MSB.

| Table 3 | 3. /        | ALU | Destination | Control.  |
|---------|-------------|-----|-------------|-----------|
| 10010   | <b>.</b> ., | ~   | Destination | 001111011 |

|                  |                                 |           |           |         | l <sub>210</sub> (Octa | l Code)    |             | altan an a |         |
|------------------|---------------------------------|-----------|-----------|---------|------------------------|------------|-------------|---|---------|
|                  |                                 | 0         | 1         | 2       | 3                      | 4          | 5           | 6   | 7       |
| I <sub>543</sub> | ALU                             |           |           |         | ALU Sour               | rce (R, S) |             |   |         |
| (Octal Code)     | Function                        | A, Q      | А, В      | 0, Q    | О, В                   | 0, A       | D, A        | D, Q  | D, O    |
| 0                | C <sub>n</sub> = L<br>B Plus S  | A + Q     | A + B     | Q       | В                      | А          | D + A       | D + Q                                       | D       |
| 0                | $C_n = H$                       | A + Q + 1 | A + B + 1 | Q + 1   | B+ 1                   | A + 1      | D + A + 1   | D + Q + 1                                   | D + 1   |
| 4                | $C_n = L$                       | Q – A – 1 | B – A – 1 | Q – 1   | B – 1                  | A – 1      | A – D – 1   | Q – D – 1                                   | – D – 1 |
| •                | $C_n = H$                       | Q – A     | B – A     | Q       | В                      | А          | A – D       | Q – D                                       | – D     |
| 2                | C <sub>n</sub> = L<br>R Minus S | A – Q – 1 | A – B – 1 | – Q – 1 | – B – 1                | – A – 1    | D – A – 1   | D – Q – 1                                   | D – 1   |
| 2                | $C_n = H$                       | A – Q     | A – B     | – Q     | – B                    | – A        | D – A       | D – Q                                       | D       |
| 3                | RORS                            | AvQ       | AvB       | Q       | В                      | А          | DvA         | DvQ   | D       |
| 4                | R AND S                         | A ^ Q     | ΑΛΒ       | 0       | 0                      | 0          | D۸A         | DΛQ   | 0       |
| 5                | R AND S                         | Ā٨Q       | ĀΛΒ       | Q       | В                      | A          | <b>D</b> ∧A | D∧Q   | 0       |
| 6                | R EX-OR S                       | A⊽Q       | A⊽B       | Q       | В                      | A          | D⊽A         | D⊽Q   | D       |
| 7                | REX-NORS                        | ĀvQ       | ĀVB       | Q       | Ē                      | Ā          | D⊽A         | D⊽Q   | D       |

+ = Plus; - = Minus; v = OR;  $\Lambda$  = AND;  $\nabla$  = EX-OR.

Table 4. Source Operand and ALU Function Matrix.

UJ.

# SOURCE OPERANDS AND ALU FUNCTIONS

Eight source operand pairs are available to the ALU as determined by the I0, I1 and I2 instruction inputs. The ALU performs eight functions; three arithmetic and five logic. This function selection is controlled by the I3, I4 and I5 instruction inputs. When in the arithmetic mode, the ALU results are also affected by the carry, Cn. In the logic mode, the Cn input has no effect.

The matrix of Table 4 results when Cn and 10 through 15 are viewed together. Table 5 defines the logic operations which the WS59016 can perform and Table 6 shows the arithmetic operations of the device. Both carry-in HIGH (Cn = 1) and carry-in LOW (CN = 0) are defined in these operations.

us:

| Octal<br>I <sub>543</sub> , I <sub>210</sub> | Group  | Function                         |
|--|--------|----------------------------------|
| 4 0<br>4 1<br>4 5<br>4 6                     | AND    | A ^ Q<br>A ^ B<br>D ^ A<br>D ^ Q |
| 30<br>31<br>35<br>36                         | OR     | A v Q<br>A v B<br>D v A<br>D v Q |
| 6 0<br>6 1<br>6 5<br>6 6                     | EX-OR  | A ▼ Q<br>A ▼ B<br>D ▼ A<br>D ▼ Q |
| 7 0<br>7 1<br>7 5<br>7 6                     | EX-NOR | AVQ<br>AVB<br>DVA<br>DVQ         |
| 72<br>73<br>74<br>77                         | INVERT | D<br>N<br>B<br>N<br>D            |
| 62<br>63<br>64<br>67                         | PASS   | Q<br>B<br>A<br>D                 |
| 3 2<br>3 3<br>3 4<br>3 7                     | PASS   | Q<br>B<br>A<br>D                 |
| 4 2<br>4 3<br>4 4<br>4 7                     | "ZERO" | 0<br>0<br>0<br>0                 |
| 50<br>51<br>55<br>56                         | MASK   | А ^ Q<br>А ^ B<br>D ^ A<br>D ^ Q |

Table 5. ALU Logic Mode Functions.

|  |                         |  | the second s |  |
|--|-------------------------|--|--|--|
| Octal<br>I <sub>543</sub> ,                  | C <sub>n</sub> =        | = L  | Cn   | = H  |
| I <sub>210</sub>                             | Group                   | Function   | Group  | Function   |
| 00<br>01<br>05<br>06                         | ADD                     | $ \begin{array}{c} A + Q \\ A + B \\ D + A \\ D + Q \end{array} $                                    | ADD plus<br>one  | A + Q + 1<br>A + B + 1<br>D + A + 1<br>D + Q + 1                     |
| 02<br>03<br>04<br>07                         | PASS                    | Q<br>B<br>A<br>D   | Increment  | Q + 1<br>B + 1<br>A + 1<br>D + 1                                     |
| 12<br>13<br>14<br>27                         | Decrement               | Q - 1<br>B - 1<br>A - 1<br>D - 1   | PASS   | Q<br>B<br>A<br>D   |
| 22<br>23<br>24<br>17                         | 1's Comp.               | -Q - 1<br>-B - 1<br>-A - 1<br>-D - 1   | 2's Comp.<br>(Negate)  | -Q<br>-B<br>-A<br>-D   |
| 10<br>11<br>15<br>16<br>20<br>21<br>25<br>26 | Subtract<br>(1's Comp.) | Q - A - 1<br>B - A - 1<br>A - D - 1<br>Q - D - 1<br>A - Q - 1<br>A - B - 1<br>D - A - 1<br>D - Q - 1 | Subtract<br>(2's Comp.)  | Q - A<br>B - A<br>A - D<br>Q - D<br>A - Q<br>A - B<br>D - A<br>D - Q |

Table 6. ALU Arithmetic Mode Functions.

### **COMPETITIVE TIMING ANALYSIS**

The following analysis compares the critical timing paths of a WS59016D vs. the equivalent Bipolar circuit implementation using four 2901C's and one 2902A.

As can be seen from this comparison, the WS59016 operates faster than even the theoretically achievable values of the Bipolar implementation. The actual values for the Bipolar circuit will be lengthened by the layout dependent interconnect delays between the individual devices. When these delays are taken into account, the WS59016 speed advantage becomes even greater.

#### TIMING COMPARISON WS59016D vs 2901C w/2902A (Comm'l)

| DATA PATH   | CONTROL PATH   |
|---|--|
| 2901C w/ 2902A  | 2901C w/ 2902A   |
| A, B Address $\longrightarrow \overline{P}$ or $\overline{G} = 37 \text{ ns}$<br>$\overline{P}$ or $\overline{G} \longrightarrow C = 9 \text{ ns}$<br>$C \longrightarrow F = 0, \text{ RAM}_{0.15} = 25 \text{ ns}$<br>interconnect delay $\longrightarrow = X \text{ ns}$<br>Total Delay $\longrightarrow \ge 71 \text{ ns}$ | $\begin{array}{c c} I_{012} & & & \overline{P} \text{ or } \overline{G} = 37 \text{ ns} \\ \overline{P} \text{ or } \overline{G} & & & C = 9 \text{ ns} \\ C & & & F = 0, \text{ RAM}_{0.15} = 25 \text{ ns} \\ \hline \text{interconnect delay} & & & = X \text{ ns} \\ \hline \text{Total Delay} & & & & \geq 71 \text{ ns} \end{array}$ |
| <u>59016D</u>   | <u>59016D</u>  |
| A, B Address → F = 0, RAM <sub>0,15</sub> = 46ns<br>interconnect delay → = 0ns<br>Total Delay → ≤ 46ns  | $I_{012} \longrightarrow F = 0, RAM_{0,15} = 41 ns$<br>interconnect delay $\longrightarrow = 0ns$<br>Total Delay $\longrightarrow \leq 41 ns$  |

#### TIMING COMPARISON WS59016D vs 2901C w/2902A (Military)

| DATA PATH   | CONTROL PATH  |
|---|---|
| 2901C w/ 2902A  | 2901C w/ 2902A  |
| A, B Address $\rightarrow \overline{P}$ or $\overline{G} = 44$ ns<br>$\overline{P}$ or $\overline{G} \rightarrow C = 11.5$ ns<br>C $\rightarrow F = 0$ , RAM <sub>0.15</sub> = 28ns<br>interconnect delay $\rightarrow S$ = Xns<br>Total Delay $\rightarrow S$ = 83.5ns | $\begin{array}{c c} I_{012} & & & \overline{P} \text{ or } \overline{G} = 44 \text{ ns} \\ \overline{P} \text{ or } \overline{G} & & & C = 11.5 \text{ ns} \\ C & & & F = 0, \text{ RAM}_{0.15} = 28 \text{ ns} \\ \hline \text{interconnect delay} & & & = X \text{ ns} \\ \hline \text{Total Delay} & & & \geq 83.5 \text{ ns} \end{array}$ |
|   | $59016D$ $I_{012} \longrightarrow F15, RAM_{0,15} = 49 \text{ ns}$ interconnect delay $\longrightarrow = 0 \text{ ns}$ Total Delay $\longrightarrow \leq 49 \text{ ns}$   |

**NOTE:** This competitive analysis holds true for any 16 bit system which performs arithmetic operations. If arithmetic operations are not used, the Bipolar circuit can run faster than noted above

#### COMMERCIAL RANGE AC CHARACTERISTICS (WS59016C)

The tables shown here specify the guaranteed performance of the WS59016C over the Commercial operating temperature range of 0°C to +70°C and a power supply range of 5V  $\pm$  5%. Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

### CYCLE TIME AND CLOCK CHARACTERISTICS

| READ-MODIFY-WRITE (from select<br>of A, B registers to end of cycle)    | 67ns  |
|---|-------|
| Maximum Clock Frequency to Shift $Q$ (50% duty cycle, $I = 432$ or 632) | 15MHz |
| Minimum Clock Low Time  | 33ns  |
| Minimum Clock High Time   | 33ns  |
| Minimum Clock Period  | 67ns  |

### **OUTPUT ENABLE/DISABLE TIME**

Disable tests performed with  $C_L = 5pF$  and measured to 0.5V change of output voltage.

| From OE Low to Y output enable | 25ns |
|--------------------------------|------|
| From OE High to output disable | 25ns |

#### COMBINATIONAL PROPAGATION DELAYS (CL = 50 PF)

| TO<br>OUTPUT<br>FROM<br>OUTPUT | Y  | F15 | C n + 16 | G, P | F = 0 | OVR | RAMO,<br>RAM15 | Q0,<br>Q15 | UNITS |
|--------------------------------|----|-----|----------|------|-------|-----|----------------|------------|-------|
| A, B ADDRESS                   | 69 | 69  | 60       | 68   | 71    | 69  | 71             | -          |       |
| D0-D15                         | 55 | 55  | 45       | 50   | 55    | 55  | 55             | -          | ]     |
| Cn                             | 38 | 38  | 27       |      | 42    | 38  | 42             | -          |       |
| I <sub>012</sub>               | 60 | 60  | 55       | 55   | 60    | 60  | 60             | -          | ns    |
| I <sub>345</sub>               | 60 | 60  | 55       | 55   | 60    | 60  | 60             | -          |       |
| ۱ <sub>678</sub>               | 30 | -   | -        | -    | -     | -   | 27             | 26         |       |
| A BYPASS ALU $(I = 2XX)$       | 45 | -   | -        | -    | -     | -   | -              | -          |       |
| CLOCK                          | 65 | 65  | 65       | 65   | 55    | 65  | 70             | 30         | ]     |

| CP                       | Set Up before H → L | Hold after H → L | Set Up before $L \rightarrow H$ | Hold after L → H | UNITS |
|--------------------------|---------------------|------------------|---------------------------------|------------------|-------|
| A, B Source<br>Address   | 15                  | 2 (Note 3)       | 65 (Note 4)                     | 1                |       |
| B Destination<br>Address | 15                  | DO NOT CH        | 1                               |                  |       |
| D0-D15                   | -                   | -                | 50                              | 0                |       |
| Cn                       | -                   | -                | 34                              | 0                | ns    |
| I <sub>012</sub>         | -                   | -                | 55                              | 0                |       |
| I <sub>345</sub>         | -                   | -                | 55                              | 0                |       |
| I <sub>678</sub>         | 15                  | DO NOT CH        | IANGE (Note 2)                  | 0                |       |
| RAM0, 15 and Q0, 15      | _                   | -                | 20                              | 4                |       |

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time Otherwise, erroneous operation may be the result.

3) Prior to clock H > L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.

4) Set-up time before H>L included here.

#### MILITARY RANGE AC CHARACTERISTICS (WS59016C)

The tables shown here specify the guaranteed performance of the WS59016C over the Military operating temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C and a power supply range of 5V  $\pm$  10%. Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

# CYCLE TIME AND CLOCK CHARACTERISTICS

| READ-MODIFY-WRITE (from select<br>of A, B registers to end of cycle)  | 80ns    |
|---|---------|
| Maximum Clock Frequency to Shift Q (50% duty cycle, $I = 432$ or 632) | 12.5MHz |
| Minimum Clock Low Time  | 39ns    |
| Minimum Clock High Time   | 39ns    |
| Minimum Clock Period  | 80ns    |

# OUTPUT ENABLE/DISABLE TIME

Disable tests performed with  $C_{\text{L}}=5\text{pF}$  and measured to 0.5V change of output voltage.

| From OE Low to Y output enable | 30ns |
|--------------------------------|------|
| From OE High to output disable | 30ns |

### COMBINATIONAL PROPAGATION DELAYS (CL = 50PF)

| S TO<br>OUTPUT<br>FROM<br>OUTPUT | Y  | F15 | C <sub>n + 16</sub> | G, P | F = 0 | OVR | RAMO,<br>RAM15 | Q0,<br>Q15 | UNITS |
|----------------------------------|----|-----|---------------------|------|-------|-----|----------------|------------|-------|
| A, B ADDRESS                     | 83 | 83  | 72                  | 82   | 83    | 83  | 83             | -          |       |
| D0-D15                           | 66 | 66  | 54                  | 60   | 66    | 66  | 66             |            | 1     |
| Cn                               | 46 | 46  | 33                  | -    | 53    | 46  | 53             |            |       |
| I <sub>012</sub>                 | 72 | 72  | 66                  | 66   | 72    | 72  | 72             | -          | ns    |
| 1 <sub>345</sub>                 | 72 | 72  | 66                  | 66   | 72    | 72  | 72             | -          |       |
| 1 <sub>678</sub>                 | 36 | -   | -                   | -    | -     | -   | 31             | 31         |       |
| A BYPASS ALU<br>(I = 2XX)        | 55 | -   | -                   | -    | -     | -   | -              | -          |       |
| CLOCK                            | 78 | 78  | 78                  | 78   | 66    | 78  | 78             | 36         |       |

# SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

| CP<br>INPUT              | Set Up before H → L | Hold after H → L | Set Up before L → H | Hold after L → H | UNITS |
|--------------------------|---------------------|------------------|---------------------|------------------|-------|
| A, B Source<br>Address   | 20                  | 2 (Note 3)       | 78 (Note 4)         | 2                |       |
| B Destination<br>Address | 20                  | DO NOT C         | HANGE (Note 2)      | 2                |       |
| D0-D15                   | _                   | -                | 60                  | 0                |       |
| Cn                       | -                   | -                | 41                  | 0                | ns    |
| I <sub>012</sub>         | -                   | -                | 66                  | 0                |       |
| I <sub>345</sub>         | -                   | -                | 66                  | 0                |       |
| I <sub>678</sub>         | 20                  | DO NOT C         | HANGE (Note 2)      | 0                |       |
| RAM0, 15 and Q0, 15      | -                   | -                | 25                  | 5                |       |

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

 The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time. Otherwise, erroneous operation may be the result.

 Prior to clock H>L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.
 Set-up time before H>L included here.

#### COMMERCIAL RANGE AC CHARACTERISTICS (WS59016D)

The tables shown here specify the guaranteed performance of the WS59016D over the Commercial operating temperature range of 0°C to +70°C and a power supply range of 5V  $\pm$  5%. Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

#### CYCLE TIME AND CLOCK CHARACTERISTICS

| READ-MODIFY-WRITE (from select)<br>of A, B registers to end of cycle)  | 31 ns  |
|--|--------|
| Maximum Clock Frequency to Shift<br>Q (50% duty cycle, I = 432 or 632) | 32 MHz |
| Minimum Clock Low Time   | 14 ns  |
| Minimum Clock High Time  | 14 ns  |
| Minimum Clock Period   | 40 ns  |

#### OUTPUT ENABLE/DISABLE TIME

Disable tests performed with  $C_L = 5pF$  and measured to 0.5V change of output voltage.

| From OE Low to Y output enable | 24 ns |
|--------------------------------|-------|
| From OE High to output disable | 22 ns |

#### COMBINATION PROPAGATION DELAYS ( $C_L = 50PF$ )

| TO<br>OUTPUT<br>OUTPUT    | Y  | F15 | C <sub>n + 16</sub> | G, P | F = 0 | OVR | RAM0<br>RAM15 | Q0<br>Q15 | UNITS |
|---------------------------|----|-----|---------------------|------|-------|-----|---------------|-----------|-------|
| A, B ADDRESS              | 46 | 46  | 44                  | 43   | 46    | 46  | 44            | —         |       |
| D0-D15                    | 36 | 32  | 34                  | 32   | 36    | 34  | 36            | —         |       |
| C <sub>n</sub>            | 32 | 29  | 24                  | _    | 32    | 28  | 32            | -         |       |
| I <sub>012</sub>          | 39 | 39  | 37                  | 38   | 39    | 38  | 41            | -         | ns    |
| I <sub>345</sub>          | 39 | 38  | 37                  | 37   | 39    | 38  | 41            | -         |       |
| 1678                      | 28 |     | _                   | -    |       | -   | 34            | 34        |       |
| A BYPASS ALU<br>(I = 2XX) | 34 | _   | -                   | -    | —     | —   | —             | _         |       |
| CLOCK                     | 38 | 37  | 38                  | 34   | 38    | 38  | 38            | 38        |       |

### SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

| INPUT CP                 | Set Up before $H \rightarrow L$ | Hold after H → L       | Set Up before $L \rightarrow H$ | Hold after L → H | UNITS |
|--------------------------|---------------------------------|------------------------|---------------------------------|------------------|-------|
| A, B, Source<br>Address  | 12                              | 0 (Note 3)             | 23 (Note 4)                     | 1                |       |
| B Destination<br>Address | 12                              | DO NOT CH              | IANGE (Note 2)                  | 1                |       |
| D0-D15                   |                                 | _                      | 19                              | 0                |       |
| C <sub>n</sub>           | —                               | —                      | 16                              | 0                | ns    |
| I <sub>012</sub>         |                                 | —                      | 22                              | 0                |       |
| I <sub>345</sub>         |                                 | —                      | 22                              | 0                |       |
| I <sub>678</sub>         | 12                              | DO NOT CHANGE (Note 2) |                                 | 0                |       |
| RAM0, 15 and<br>Q0, 15   | -                               |                        | 17                              | 3                |       |

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time. Otherwise, erroneous operation may be the result.

3) Prior to clock H > L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.

4) Set-up time before H>L included here.

ur:

#### MILITARY RANGE AC CHARACTERISTICS (WS59016D)

The tables shown here specify the guaranteed performance of the WS59016D over the Military operating temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C and a power supply range of 5V  $\pm$  10%. Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

### CYCLE TIME AND CLOCK CHARACTERISTICS

| READ-MODIFY-WRITE (from select)<br>of A, B registers to end of cycle)   | 36 ns  |
|---|--------|
| Maximum Clock Frequency to Shift Q ( $50\%$ duty cycle, I = 432 or 632) | 27 MHz |
| Minimum Clock Low Time  | 17 ns  |
| Minimum Clock High Time   | 17 ns  |
| Minimum Clock Period  | 47 ns  |

#### **OUTPUT ENABLE/DISABLE TIME**

Disable tests performed with  $C_{\text{L}}=5\text{pF}$  and measured to 0.5V change of output voltage.

| From OE Low to Y output enable | 30 ns |
|--------------------------------|-------|
| From OE High to output disable | 27 ns |

#### **COMBINATION PROPAGATION DELAYS** ( $C_L = 50PF$ )

| TO<br>FROM OUTPUT<br>OUTPUT | Y  | F15 | C <sub>n + 16</sub> | G, P | F = 0 | OVR | RAM0<br>RAM15 | Q0<br>Q15 | UNITS |
|-----------------------------|----|-----|---------------------|------|-------|-----|---------------|-----------|-------|
| A, B ADDRESS                | 56 | 56  | 53                  | 52   | 56    | 56  | 53            | —         |       |
| D0-D15                      | 43 | 39  | 42                  | 39   | 43    | 42  | 43            | —         |       |
| C n                         | 39 | 36  | 30                  |      | 39    | 34  | 39            | —         |       |
| I <sub>012</sub>            | 48 | 48  | 46                  | 47   | 48    | 47  | 49            | _         | ns    |
| I <sub>345</sub>            | 48 | 47  | 46                  | 46   | 48    | 47  | 49            |           |       |
| 1678                        | 34 | —   |                     | -    | —     |     | 42            | 42        |       |
| A BYPASS ALU<br>(I = 2XX)   | 42 | —   | _                   | —    | _     | —   | -             | _         |       |
| CLOCK                       | 47 | 46  | 47                  | 42   | 47    | 47  | 47            | 47        |       |

### SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

| INPUT CP                 | Set Up before $H \rightarrow L$ | Hold after H → L       | Set Up before $L \rightarrow H$ | Hold after $L \rightarrow H$ | UNITS |
|--------------------------|---------------------------------|------------------------|---------------------------------|------------------------------|-------|
| A, B, Source<br>Address  | 16                              | 0 (Note 3)             | 29 (Note 4)                     | 2                            |       |
| B Destination<br>Address | 16                              | DO NOT CH              | IANGE (Note 2)                  | 2                            |       |
| D0-D15                   |                                 |                        | 23                              | 0                            |       |
| C <sub>n</sub>           |                                 | _                      | 20                              | 0                            | ns    |
| l <sub>012</sub>         |                                 |                        | 27                              | 0                            |       |
| I <sub>345</sub>         | _                               |                        | 27                              | 0                            |       |
| I <sub>678</sub>         | 16                              | DO NOT CHANGE (Note 2) |                                 | 0                            |       |
| RAM0, 15 and Q0, 15      |                                 |                        | 21                              | 4                            |       |

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time Otherwise, erroneous operation may be the result

3) Prior to clock H > L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.

4) Set-up time before H > L included here

us:

# ORDERING INFORMATION

| PART NUMBER | SPEED | PACKAGE<br>TYPE                        | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|-------------|-------|--|--------------------|-----------------------------------|-----------------------------------|
| WS59016CB   | С     | 64 Pin Ceramic Sidebrazed<br>DIP, 0.9" | B1                 | Comm'l                            | Standard                          |
| WS59016CBMB | С     | 64 Pin Ceramic Sidebrazed<br>DIP, 0.9" | B1                 | Military                          | MIL-STD-883C                      |
| WS59016CJ   | С     | 68 Pin PLDCC                           | J1                 | Comm'l                            | Standard                          |
| WS59016CL   | С     | 68 Pin CLDCC                           | N1                 | Comm'l                            | Standard                          |
| WS59016CLMB | С     | 68 Pin CLDCC                           | N1                 | Military                          | MIL-STD-883C                      |
| WS59016DB   | D     | 64 Pin Ceramic Sidebrazed<br>DIP, 0.9" | B1                 | Comm'l                            | Standard                          |
| WS59016DBMB | D     | 64 Pin Ceramic Sidebrazed<br>DIP, 0.9" | B1                 | Military                          | MIL-STD-883C                      |
| WS59016DJ   | D     | 68 Pin PLDCC                           | J1                 | Comm'l                            | Standard                          |

6



6-22

·**W**//-



# **CMOS 32-BIT HIGH-SPEED MICROPROCESSOR SLICE**

**KEY FEATURES** 

- Eight CMOS 2901 Type Devices in a Single Package
- 32 x 32 Dual Port RAM
- Low CMOS Power — 350 mW

- High Speed Operation
   23 MHz Read-Modify-Write Cycle
- Fully Firmware Compatible with the 2901
- On Board Carry Look-Ahead

#### **GENERAL DESCRIPTION**

The WS59032 is a 32-bit High-Speed microprocessor which combines the functions of eight 2901 4-bit slice processors and distributed look-ahead carry generation on a single High Performance CMOS device. The WS59032 dual port RAM is 32-bits wide and 32 words deep. This architecture provides greater flexibility and eases the task of generating new microcode while maintaining 100% compatible with existing 2901 based microcode.

This microprogrammable circuit has the flexibility to efficiently emulate almost any digital computing machine. It is an ideal candidate for such applications as peripheral controllers, CPUs, programmable microprocessors, and Digital Signal Processors.

The advanced CMOS process, with which the WS59032 is manufactured, provides significant performance improvements over an equivalent Bipolar device configuration. While operating faster than a 2901C based system, the WS59032 requires less than 3% of the power consumed by an equivalent Bipolar system.

The WS59032 is also available as a macro cell in the WaferScale cell library. As such it can be combined with other cells to build Application Specific Integrated Circuits.



# FUNCTIONAL BLOCK DIAGRAM

# PIN DESCRIPTION

| Signal Name | I/O | Description   |
|-------------|-----|---|
| A0-4        | 1   | Addresses which select the word of on board RAM which is to be displayed through the A port   |
| B0-4        | 1   | Addresses which select the word of on board RAM which is to be displayed through the B port and into which<br>data is written when the clock is low   |
| 10-8        | I   | Block of three instruction groups which are to select 1) which data sources will be applied to the ALU (I012), 2) what function the ALU will perform (I345), and 3) what data is to be written into the Q register or on board RAM(I678)  |
| Q31, RAM31  | 1/0 | Signal paths at the MSB of the on-board RAM and the Q-register which are used for shifting data. When the destination code on $1678$ indicates an up shift (Octal 6 or 7) the three state outputs are enabled and the MSB of the ALU output is available on the RAM 31 pin and the MSB of the Q-register is available on the Q 31 pin otherwise, the pins appear as inputs. When the destination code calls for a down shift, the pins are used as the data inputs to the MSB of RAM (octal 4 and 5) and the Q register (octal 4) |
| QO, RAMO    | 1/0 | Shift lines similar to Q31 and RAM31, however the description is applied to the LSB of RAM and the Q-<br>register   |
| D0 – D31    | 1   | These thirty two direct data inputs can be selected as a data source for the ALU. DO is the LSB   |
| YO - Y31    | 0   | These thirty two three state outputs, when enabled, display either the data on the A-port of the register stack<br>or the outputs of the ALU as determined by the destination code 1678   |
| ŌĒ          | 1   | When high, the Y outputs are in the high impedance state When low, either the contents of the A-register or<br>the outputs of the ALU are displayed on Y0-Y31, as determined by I678  |
| OVR         | 0   | This signal indicates that an overflow into the sign bit has occurred as a result of a two's complement operation.  |
| F=0         | 0   | This output, when high, indicates the result of an ALU operation is zero  |
| F31         | 0   | The most significant ALU output bit   |
| Cn          | I   | The carry-in to the ALU   |
| Cn + 32     | 0   | The carry-out of the ALU  |
| CP          | I   | This clock signal is applied to the A and B-port latches, RAM, and Q-register. The clock low time is the write enable<br>to the on-board dual port RAM, including set-up time for the A and B-port registers. The A and B-port outputs<br>change while the clock is high. The Q-register is latched on the clock low-to-high transition.  |

### PIN DESIGNATOR

| PIN<br>NAME | PGA<br>GRID # |
|-------------|---------------|-------------|---------------|-------------|---------------|-------------|---------------|
| VCC         | N1            | B3          | N2            | D23         | B1            | ¥7          | K12           |
| VCC         | A1            | B4          | M3            | D24         | B2            | Y8          | K13           |
| GND         | N7            | D0          | N6            | D25         | B3            | Y9          | J12           |
| GND         | G13           | D1          | M6            | D26         | A2            | Y10         | J13           |
| GND         | A12           | D2          | L6            | D27         | A3            | Y11         | H11           |
| GND         | C6            | D3          | N5            | D28         | B4            | Y12         | H12           |
| RAM0        | M7            | D4          | M5            | D29         | A4            | Y13         | H13           |
| RAM31       | B6            | D5          | N4            | D30         | B5            | Y14         | G12           |
| Q0          | L7            | D6          | M4            | D31         | A5            | Y15         | G11           |
| Q31         | A6            | D7          | N3            | 10          | N8            | Y16         | F13           |
| CLK         | A7            | D8          | H3            | 11          | M8            | Y17         | F12           |
| CIN         | N13           | D9          | H2            | 12          | L8            | Y18         | F11           |
| CN+32       | A9            | D10         | H1            | 13          | N9            | Y19         | E13           |
| OVR         | C8            | D11         | G1            | 14          | M9            | Y20         | E12           |
| F=0         | C13           | D12         | G3            | 15          | N10           | Y21         | D13           |
| F31         | B8            | D13         | G2            | 16          | A8            | Y22         | D12           |
| OEN         | M12           | D14         | F1            | 17          | B7            | Y23         | B13           |
| A0          | J1            | D15         | F2            | 18          | C7            | Y24         | C12           |
| A1          | J2            | D16         | F3            | Y0          | M10           | Y25         | A13           |
| A2          | K1            | D17         | E1            | Y1          | N11           | Y26         | B12           |
| A3          | K2            | D18         | E2            | Y2          | N12           | Y27         | B11           |
| A4          | L1            | D19         | D1            | Y3          | M11           | Y28         | A11           |
| B0          | M1            | D20         | D2            | Y4          | M13           | Y29         | B10           |
| B1          | L2            | D21         | C1            | Y5          | L12           | Y30         | A10           |
| B2          | M2            | D22         | C2            | Y6          | L13           | Y31         | B9            |

-772-

# ABSOLUTE MAXIMUM RATINGS\*

| Operating Temp (Comm'l) 0°C to             | +70°C |
|--|-------|
| (Mil) −55°C to +                           | 125°C |
| Storage Temp. (No bias) $\dots$ -65°C to + | 150°C |
| Voltage on any pin with                    |       |
| respect to GND0.6V t                       | o +7V |
| Latch Up Protection>2                      | 00 mA |
| ESD Protection > $\pm$                     | 2000V |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

### DC CHARACTERISTICS Over Operating Temperature Range (Note 1)

| SYMBOL          | PARAMETER                        | TE   | ST CONDITIO                   | NS  | MIN | MAX | UNITS |
|-----------------|----------------------------------|--|-------------------------------|---|-----|-----|-------|
| Voh             | Output High Voltage              | V <sub>CC</sub> = Min.<br>V <sub>in</sub> = V <sub>ih</sub> or V <sub>il</sub> | All outputs                   | I <sub>oh</sub> = -1.6mA                                | 2.4 |     |       |
| Vol             | Output Low Voltage               | $V_{CC} = Min$   | Y0-Y31                        | I <sub>OI</sub> =12mA Com'I<br>I <sub>OI</sub> =9mA Mil |     | 0.5 | ] v   |
|                 |                                  |  | All others                    | I <sub>OI</sub> =8mA                                    |     |     |       |
| Vih             | Input High Voltage               | Guaranteed Inp   | Guaranteed Input High Voltage |   |     |     |       |
| Vil             | Input Low Voltage                | Guaranteed Inp   | ut Low Voltage                |   |     | 0.8 |       |
| l ix            | Input Load Current               | V <sub>CC</sub> = Max, V <sub>in</sub>   | = Gnd or V <sub>CC</sub>      |   | -10 | 10  |       |
| l <sub>oz</sub> | High Impedance<br>Output Current | $V_{cc} = Max, V_O$  | -50                           | 50  | μA  |     |       |
| 1               | Bower Supply Current             |  | Comm'l (0°C to +70°C)         |   |     | 70  |       |
| 'CC             | Fower Supply Current             | V <sub>CC</sub> = Max  | Mil (-55°C to                 |   | 85  |     |       |

NOTES: 1) Commercial:  $V_{CC} = +5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to 70°C.

2) Military:  $V_{CC} = +5V \pm 10\%$ ,  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ .

# PACKAGE ORIENTATION



6-25

# **FUNCTIONAL TABLES**

| Mnemonic                                     | MICRO CODE |                |    |                                      | ALU SOURCE<br>OPERANDS               |                                      |  |
|--|------------|----------------|----|--------------------------------------|--------------------------------------|--------------------------------------|--|
|  | 12         | I <sub>1</sub> | ۱, | Octal<br>Code                        | R                                    | S                                    |  |
| AQ<br>AB<br>ZQ<br>ZB<br>ZA<br>DA<br>DQ<br>DZ |            |                |    | 0<br>1<br>2<br>3<br>4<br>5<br>6<br>7 | A<br>A<br>O<br>O<br>D<br>D<br>D<br>D | Q<br>B<br>Q<br>B<br>A<br>A<br>Q<br>O |  |

Table 1: ALU Source Operand Control.

MICRO CODE ALU Mnemonic SYMBOL Octal Code Function 13 15 14 R Plus S ADD L L L 0 R + SSUBR L L н 1 S Minus R S – R SUBS L HL 2 R Minus S R - S OR L нн з R OR S R v S AND н L L 4 R AND S R ^ S NOTRS н L н 5 **R** AND S **R**∧S EXOR н н L 6 R EXOR S R⊽S EXNOR н н Н 7 R EX-NOR S RVS

Table 2. ALU Function Control.

| Mnemonic | МІ             | CR | 0 0            | CODE          | R/<br>FUNC | AM<br>CTION | Q-F<br>FUN | REG.<br>CTION | Y OUTPUT | RAM<br>SHIFTER  |                   | Q SHIFTER       |                        |
|----------|----------------|----|----------------|---------------|------------|-------------|------------|---------------|----------|-----------------|-------------------|-----------------|------------------------|
|          | ۱ <sub>8</sub> | 17 | ۱ <sub>6</sub> | Octal<br>Code | SHIFT      | LOAD        | SHIFT      | LOAD          | 1001901  | RAMo            | RAM <sub>15</sub> | Qo              | <b>Q</b> <sub>15</sub> |
| QREG     | L              | L  | L              | 0             | X          | NONE        | NONE       | F→Q           | F        | Х               | Х                 | Х               | Х                      |
| NOP      | L              | L  | н              | 1             | X          | NONE        | х          | NONE          | F        | х               | Х                 | Х               | Х                      |
| RAMA     | L              | н  | L              | 2             | NONE       | F→B         | Х          | NONE          | A        | Х               | Х                 | Х               | Х                      |
| RAMF     | L              | н  | н              | 3             | NONE       | F→B         | х          | NONE          | F        | Х               | Х                 | Х               | Х                      |
| RAMQD    | Н              | L  | L              | 4             | DOWN       | F/2 → B     | DOWN       | Q/2 → Q       | F        | F <sub>0</sub>  | IN <sub>15</sub>  | Q <sub>0</sub>  | IN <sub>15</sub>       |
| RAMD     | н              | L  | Н              | 5             | DOWN       | F/2 → B     | Х          | NONE          | F        | Fo              | IN <sub>15</sub>  | Q <sub>0</sub>  | Х                      |
| RAMQU    | н              | н  | L              | 6             | UP         | 2F→B        | UP         | 2Q→Q          | F        | IN <sub>0</sub> | F <sub>15</sub>   | IN <sub>0</sub> | Q <sub>15</sub>        |
| RAMU     | н              | н  | н              | 7             | UP         | 2F→B        | X          | NONE          | F        | IN <sub>0</sub> | F <sub>15</sub>   | Х               | Q <sub>15</sub>        |

X = Don't care.

B = Register Addressed by B inputs DOWN is toward LSB UP is toward MSB

| т | able | 3. | ALU | Destination | Control. |
|---|------|----|-----|-------------|----------|
|   | abie | υ. | ALU | Destination | CONTROL. |

|                  |                                 |           | I <sub>210</sub> (Octal Code) |         |         |            |             |           |         |  |
|------------------|---------------------------------|-----------|-------------------------------|---------|---------|------------|-------------|-----------|---------|--|
|                  |                                 | 0         | 1                             | 2       | 3       | 4          | 5           | 6         | 7       |  |
| I <sub>543</sub> | ALU                             |           |                               |         | ALU Sou | rce (R, S) |             |           |         |  |
| (Octal Code)     | Function                        | A. Q      | А, В                          | 0, Q    | О, В    | O, A       | D, A        | D, Q      | D, O    |  |
| 0                | $C_n = L$<br>B Plus S           | A + Q     | A + B                         | Q       | В       | А          | D + A       | D + Q     | D       |  |
| 0                | $C_n = H$                       | A + Q + 1 | A + B + 1                     | Q + 1   | B+ 1    | A + 1      | D + A + 1   | D + Q + 1 | D + 1   |  |
| 4                | $C_n = L$                       | Q – A – 1 | B – A – 1                     | Q - 1   | B – 1   | A – 1      | A – D – 1   | Q – D – 1 | – D – 1 |  |
| 1                | $C_n = H$                       | Q – A     | B – A                         | Q       | В       | А          | A – D       | Q – D     | – D     |  |
| 2                | C <sub>n</sub> = L<br>B Minus S | A – Q – 1 | A – B – 1                     | - Q - 1 | – B – 1 | – A – 1    | D – A – 1   | D – Q – 1 | D – 1   |  |
| -                | $C_n = H$                       | A – Q     | A – B                         | – Q     | – B     | - A        | D – A       | D – Q     | D       |  |
| 3                | RORS                            | AvQ       | A v B                         | Q       | В       | А          | DvA         | DvQ       | D       |  |
| 4                | R AND S                         | A ^ Q     | A ^ B                         | 0       | 0       | 0          | DAA         | D∧Q       | 0       |  |
| 5                | R AND S                         | Ā∧Q       | <b>A</b> ∧ B                  | Q       | В       | A          | <b>D</b> ∧A | D∧Q       | 0       |  |
| 6                | R EX-OR S                       | A⊽Q       | A⊽B                           | Q       | В       | A          | D⊽A         | D⊽Q       | D       |  |
| 7                | <b>REX-NORS</b>                 | ĀVQ       | Āvb                           | Q       | Ē       | Ā          | D⊽A,        | D⊽Q       | D       |  |

+ = Plus, - = Minus; v = OR,  $\Lambda$  = AND;  $\nabla$  = EX-OR.

Table 4. Source Operand and ALU Function Matrix. UL.

WS59032

### SOURCE OPERANDS AND ALU FUNCTIONS

Eight source operand pairs are available to the ALU as determined by the IO, I1, and I2 instruction inputs. The ALU performs eight functions; three arithmetic and five logic. This function selection is controlled by the I3, I4, and I5 instruction inputs. When in the arithmetic mode, the ALU results are also affected by the carry, Cn. In the logic mode, the Cn input has no effect.

The matrix of Table 4 results when Cn and I0 through I5 are viewed together. Table 5 defines the logic operations which the WS59032 can perform and Table 6 shows the arithmetic operations of the device. Both carry-in HIGH (Cn = 1) and carry-in LOW (Cn = 0) are defined in these operations.

///*A* 

| Octal<br>I <sub>543</sub> , I <sub>210</sub> | Group  | Function                         |
|--|--------|----------------------------------|
| 4 0<br>4 1<br>4 5<br>4 6                     | AND    | A ^ Q<br>A ^ B<br>D ^ A<br>D ^ Q |
| 30<br>31<br>35<br>36                         | OR     | A v Q<br>A v B<br>D v A<br>D v Q |
| 6 0<br>6 1<br>6 5<br>6 6                     | EX-OR  | A ▼ Q<br>A ▼ B<br>D ▼ A<br>D ▼ Q |
| 7 0<br>7 1<br>7 5<br>7 6                     | EX-NOR | AVQ<br>AVB<br>DVA<br>DVQ         |
| 72<br>73<br>74<br>77                         | INVERT |                                  |
| 62<br>63<br>64<br>67                         | PASS   | Q<br>B<br>A<br>D                 |
| 32<br>33<br>34<br>37                         | PASS   | Q<br>B<br>A<br>D                 |
| 4 2<br>4 3<br>4 4<br>4 7                     | "ZERO" | 0<br>0<br>0<br>0                 |
| 5 0<br>5 1<br>5 5<br>5 6                     | MASK   | А ^ Q<br>А ^ B<br>D ^ A<br>D ^ Q |

Table 5. ALU Logic Mode Functions.

| Octal<br>I <sub>543</sub> ,                          | C <sub>n</sub> =        | : L   | Cn                      | = H  |
|--|-------------------------|---|-------------------------|--|
| I <sub>210</sub>                                     | Group                   | Function  | Group                   | Function   |
| 00<br>01<br>05<br>06                                 | ADD                     | A + Q<br>A + B<br>D + A<br>D + Q  | ADD plus<br>one         | A + Q + 1<br>A + B + 1<br>D + A + 1<br>D + Q + 1                     |
| 02<br>03<br>04<br>07                                 | PASS                    | Q<br>B<br>A<br>D  | Increment               | Q + 1<br>B + 1<br>A + 1<br>D + 1                                     |
| 12<br>13<br>14<br>27                                 | Decrement               | Q - 1<br>B - 1<br>A - 1<br>D - 1  | PASS                    | Q<br>B<br>A<br>D   |
| 2 2<br>2 3<br>2 4<br>1 7                             | 1's Comp.               | -Q - 1<br>-B - 1<br>-A - 1<br>-D - 1  | 2's Comp.<br>(Negate)   | -Q<br>-B<br>-A<br>-D   |
| 1 0<br>1 1<br>1 5<br>1 6<br>2 0<br>2 1<br>2 5<br>2 6 | Subtract<br>(1's Comp.) | Q - A - 1 B - A - 1 A - D - 1 Q - D - 1 A - Q - 1 A - B - 1 D - A - 1 D - Q - 1 | Subtract<br>(2's Comp.) | Q - A<br>B - A<br>A - D<br>Q - D<br>A - Q<br>A - B<br>D - A<br>D - Q |

Table 6. ALU Arithmetic Mode Functions.

### WS59032D COMMERCIAL RANGE AC CHARACTERISTICS

The tables shown here specify the guaranteed performance of the WS59032D over the Commercial operating temperature range of 0°C to +70°C and a power supply range of 5V  $\pm$  5%. Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

# CYCLE TIME AND CLOCK CHARACTERISTICS

| READ-MODIFY-WRITE (from select<br>of A, B registers to end of cycle)   | 51ns     |
|--|----------|
| Maximum Clock Frequency to Shift<br>Q (50% duty cycle, I = 432 or 632) | 26.4 MHz |
| Minimum Clock Low Time   | 22ns     |
| Minimum Clock High   | 26ns     |
| Minimum Clock Period   | 48ns     |

# OUTPUT ENABLE/DISABLE TIME

Disable tests performed with  $C_L = 5pF$  and measured to 0.5V change of output voltage.

| From OE Low to Y output enable | 30ns |
|--------------------------------|------|
| From OE High to output disable | 25ns |

### COMBINATIONAL PROPAGATION DELAYS (CL = 50PF)

| TO<br>OUTPUT<br>INPUT     | Y  | F31 | C <sub>n + 32</sub> | F=0 | OVR | RAM0,<br>RAM31 | Q0,<br>Q31 | UNITS |
|---------------------------|----|-----|---------------------|-----|-----|----------------|------------|-------|
| A, B ADDRESS              | 66 | 66  | 58                  | 66  | 62  | 75             | —          |       |
| D0-D31                    | 45 | 45  | 35                  | 45  | 35  | 48             | _          |       |
| Cn                        | 36 | 36  | 18                  | 36  | 32  | 42             | _          |       |
| l012                      | 46 | 46  | 35                  | 46  | 41  | 58             |            | ns    |
| I <sub>345</sub>          | 51 | 51  | 41                  | 51  | 46  | 53             | —          |       |
| l <sub>678</sub>          | 22 | -   | —                   | _   |     | 22             | 20         |       |
| A BYPASS ALU<br>(I = 2XX) | 46 | _   |                     | _   | _   | —              | _          |       |
| CLOCK                     | 51 | 51  | 42                  | 51  | 46  | 59             | 22         |       |

# SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

| CP                       | Set Up before H L | Hold after H L | Set Up before L H | Hold after L H | UNITS |
|--------------------------|-------------------|----------------|-------------------|----------------|-------|
| A, B Source<br>Address   | 20                | 1 (Note 3)     | 53 (Note 4)       | 0              |       |
| B Destination<br>Address | 10                | DO NOT CH      | IANGE (Note 2)    | 0              |       |
| D0-D31                   |                   |                | 20                | 0              |       |
| Cn                       |                   |                | 22                | 0              | ns    |
| l <sub>012</sub>         | _                 | _              | 28                | 0              |       |
| I <sub>345</sub>         |                   | _              | 30                | 0              |       |
| l <sub>678</sub>         | 7                 | DO NOT CH      | ANGE (Note 2)     | 0              |       |
| RAM0, 31 and Q0, 31      |                   | _              | 7                 | 3              |       |

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time. Otherwise, erroneous operation may be the result.

Prior to clock H>L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.
 Set-up time before H>L included here.

-772-

### WS59032D MILITARY RANGE AC CHARACTERISTICS

The tables shown here specify the guaranteed performance of the WS59032D over the Military operating temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C and a power supply range of 5V  $\pm$  10%. Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

# CYCLE TIME AND CLOCK CHARACTERISTICS

| READ-MODIFY-WRITE (from select<br>of A, B registers to end of cycle)   | 60ns     |
|--|----------|
| Maximum Clock Frequency to Shift<br>Q (50% duty cycle, I = 432 or 632) | 23.6 MHz |
| Minimum Clock Low Time   | 28ns     |
| Minimum Clock High   | 30ns     |
| Minimum Clock Period   | 60ns     |

# OUTPUT ENABLE/DISABLE TIME

Disable tests performed with  $C_L = 5pF$  and measured to 0.5V change of output voltage.

| From OE Low to Y output enable | 36ns  |
|--------------------------------|-------|
| From OE High to output disable | 30 ns |

### **COMBINATIONAL PROPAGATION DELAYS** (CL = 50PF)

| TO<br>OUTPUT<br>INPUT     | Y  | F31 | C <sub>n + 32</sub> | F=0 | OVR | RAMO,<br>RAM31 | Q0,<br>Q31 | UNITS |
|---------------------------|----|-----|---------------------|-----|-----|----------------|------------|-------|
| A, B ADDRESS              | 72 | 72  | 63                  | 69  | 69  | 81             | _          |       |
| D0-D31                    | 51 | 51  | 40                  | 52  | 42  | 52             | _          |       |
| Cn                        | 41 | 41  | 21                  | 39  | 36  | 36             | —          |       |
| l <sub>012</sub>          | 48 | 48  | 40                  | 48  | 44  | 63             | —          | ns    |
| l345                      | 54 | 54  | 46                  | 56  | 51  | 57             |            |       |
| l678                      | 27 | -   | —                   | —   | —   | 21             | 20         |       |
| A BYPASS ALU<br>(I = 2XX) | 51 | _   | _                   |     | —   | —              | _          |       |
| CLOCK                     | 58 | 58  | 50                  | 58  | 53  | 66             | 29         |       |

# SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

| CP                       | Set Up before H L | Hold after H L | Set Up before L H | Hold after L H | UNITS |
|--------------------------|-------------------|----------------|-------------------|----------------|-------|
| A, B Source<br>Address   | 25                | 1 (Note 3)     | 63 (Note 4)       | 1              |       |
| B Destination<br>Address | 25                | DO NOT CH      | IANGE (Note 2)    | 1              |       |
| D0-D31                   | _                 | _              | 30                | 0              |       |
| Cn                       |                   |                | 30                | 0              | ns    |
| I <sub>012</sub>         | _                 | -              | 36                | 0              |       |
| l <sub>345</sub>         | _                 | -              | 42                | 0              |       |
| l <sub>678</sub>         | 13                | DO NOT CH      | IANGE (Note 2)    | 0              |       |
| RAM0, 31 and Q0, 31      |                   |                | 10                | 5              |       |

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

- 2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time. Otherwise, erroneous operation may be the result.
- 3) Prior to clock H>L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.
- 4) Set-up time before H>L included here.



### WS59032E COMMERCIAL RANGE AC CHARACTERISTICS

The tables shown here specify the guaranteed performance of the WS59032E over the Commercial operating temperature range of 0°C to +70°C and a power supply range of 5V  $\pm$  5%. Inputs are switching between 0 and 3V with rise and fall times of 1 Wns and measurements made at 1.5V. All outputs have maximum DC load.

### CYCLE TIME AND CLOCK CHARACTERISTICS

| READ-MODIFY-WRITE (from select<br>of A, B registers to end of cycle) | 42ns   |
|--|--------|
| Maximum Clock Frequency to Shift Q (50% duty cycle, I = 432 or 632)  | 33 MHz |
| Minimum Ciock Low Time   | 18ns   |
| Minimum Clock High   | 21ns   |
| Minimum Clock Period   | 40ns   |

### OUTPUT ENABLE/DISABLE TIME

Disable tests performed with  $C_L = 5pF$  and measured to 0.5V change of output voltage.

| From OE Low to Y output enable | 25ns |
|--------------------------------|------|
| From OE High to output disable | 20ns |

### **COMBINATIONAL PROPAGATION DELAYS** (CL = 50PF)

| TO<br>OUTPUT<br>INPUT     | Y  | F31 | C <sub>n + 32</sub> | F = 0 | OVR | RAM0,<br>RAM31 | Q0,<br>Q31 | UNITS |
|---------------------------|----|-----|---------------------|-------|-----|----------------|------------|-------|
| A, B ADDRESS              | 55 | 55  | 48                  | 55    | 51  | 62             | _          |       |
| D0-D31                    | 37 | 37  | 29                  | 37    | 29  | 40             | _          |       |
| Cn                        | 30 | 30  | 15                  | 30    | 26  | 35             |            |       |
| I <sub>012</sub>          | 38 | 38  | 29                  | 38    | 34  | 48             | _          | ns    |
| I <sub>345</sub>          | 42 | 42  | 34                  | 42    | 38  | 44             | -          |       |
| 1 <sub>678</sub>          | 18 |     | —                   | -     |     | 18             | 16         |       |
| A BYPASS ALU<br>(I = 2XX) | 38 | _   |                     | -     | _   | _              | _          |       |
| CLOCK                     | 42 | 42  | 35                  | 42    | 38  | 49             | 18         |       |

# SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

| CP                       | Set Up before H L | Hold after H L         | Set Up before L H | Hold after L H | UNITS |
|--------------------------|-------------------|------------------------|-------------------|----------------|-------|
| A, B Source<br>Address   | 20                | 0 (Note 3)             | 44 (Note 4)       | 0              |       |
| B Destination<br>Address | 10                | DO NOT CH              | IANGE (Note 2)    | 0              |       |
| D0-D31                   | _                 |                        | 18                | 0              |       |
| Cn                       |                   |                        | 20                | 0              | ns    |
| I <sub>012</sub>         | _                 | _                      | 26                | 0              |       |
| I <sub>345</sub>         | _                 | _                      | 29                | 0              |       |
| l678                     | 5                 | DO NOT CHANGE (Note 2) |                   | 0              |       |
| RAM0, 31 and Q0, 31      | —                 |                        | 5                 | 3              |       |

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time. Otherwise, erroneous operation may be the result.

3) Prior to clock H>L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.

4) Set-up time before H>L included here.

### WS59032E MILITARY RANGE AC CHARACTERISTICS

The tables shown here specify the guaranteed performance of the WS59032E over the Military operating temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C and a power supply range of 5V  $\pm$  10%. Inputs are switching between 0 and 3V with rise and fall times of 1 Wns and measurements made at 1.5V. All outputs have maximum DC load.

# CYCLE TIME AND CLOCK CHARACTERISTICS

| READ-MODIFY-WRITE (from select<br>of A, B registers to end of cycle) | 50ns   |
|--|--------|
| Maximum Clock Frequency to Shift Q (50% duty cycle, I = 432 or 632)  | 29 MHz |
| Minimum Clock Low Time   | 23ns   |
| Minimum Clock High   | 25ns   |
| Minimum Clock Period   | 50ns   |

#### OUTPUT ENABLE/DISABLE TIME

Disable tests performed with  $C_L = 5pF$  and measured to 0.5V change of output voltage.

| From OE Low to Y output enable | 30 ns |
|--------------------------------|-------|
| From OE High to output disable | 30 ns |

#### **COMBINATIONAL PROPAGATION DELAYS** (CL = 50PF)

| FROM<br>INPUT             | Y  | F31 | C <sub>n + 32</sub> | F = 0 | OVR | RAM0,<br>RAM31 | Q0,<br>Q31 | UNITS |
|---------------------------|----|-----|---------------------|-------|-----|----------------|------------|-------|
| A, B ADDRESS              | 60 | 60  | 52                  | 57    | 57  | 67             | _          |       |
| D0-D31                    | 42 | 43  | 33                  | 43    | 35  | 43             | _          |       |
| Cn                        | 34 | 34  | 17                  | 32    | 30  | 30             |            |       |
| l <sub>012</sub>          | 40 | 40  | 33                  | 40    | 36  | 52             |            | ns    |
| l345                      | 45 | 45  | 38                  | 46    | 42  | 47             | —          |       |
| I <sub>678</sub>          | 22 |     |                     |       | —   | 17             | 16         |       |
| A BYPASS ALU<br>(I = 2XX) | 42 |     | _                   | -     |     | —              | _          |       |
| CLOCK                     | 48 | 48  | 41                  | 48    | 44  | 55             | 24         |       |

# SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

| CP                       | Set Up before H L | Hold after H L         | Set Up before L H      | Hold after L H | UNITS |
|--------------------------|-------------------|------------------------|------------------------|----------------|-------|
| A, B Source<br>Address   | 23                | 0 (Note 3)             | 52 (Note 4)            | 1              |       |
| B Destination<br>Address | 23                | DO NOT CH              | DO NOT CHANGE (Note 2) |                |       |
| D0-D31                   | —                 |                        | 25                     | 0              |       |
| Cn                       | _                 | _                      | 25                     | 0              | ns    |
| I <sub>012</sub>         |                   | -                      | 30                     | 0              |       |
| l345                     |                   | -                      | 35                     | 0              |       |
| I <sub>678</sub>         | 10                | DO NOT CHANGE (Note 2) |                        | 0              |       |
| RAM0, 31 and Q0, 31      |                   |                        | 7                      | 5              |       |

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

- 2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time Otherwise, erroneous operation may be the result.
- 3) Prior to clock H>L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.
- 4) Set-up time before H>L included here



### **COMPETITIVE TIMING ANALYSIS**

The following analysis compares the critical timing paths of a WS59032E vs. the equivalent Bipolar circuit implementation using eight 2901C's, two 2902A's and three high speed logic gates (See Figure).

As can be seen from the following comparison, the Data Path of the WS59032E is 44% faster than the Data Path of the Bipolar/ECL functional equivalent circuit. Additionally, the Control Path of the WS59032E is 50% faster than the Bipolar/ECL implementation. The actual values for the Bipolar/ECL circuit will be lengthened by the layout dependent interconnect delays between the individual devices. When these delays are taken into account, the WS59032E speed advantage becomes even greater.

# TIMING COMPARISON WS59032D vs Eight 2901C's, Two 2902A's Plus High Speed Logic

| DATA PATH  | CONTROL PATH   |  |  |  |
|--|--|--|--|--|
| WS59032E   | WS59032E   |  |  |  |
| A,B Address → F =Ø = 55ns<br>interconnect delay = Øns<br>Total Delay ≤ 55ns  | $F = \emptyset = 48ns$ interconnect delay = $\emptyset ns$ Total Delay $\leq 48ns$   |  |  |  |
| DISCRETE IMPLEMENTATION (See Figure)   | DISCRETE IMPLEMENTATION (See Figure)   |  |  |  |
| A,B $\overrightarrow{P}_3, \overrightarrow{G}_3 = 37 \text{ ns}$ $\overrightarrow{P}_3, \overrightarrow{G}_3$ $\overrightarrow{P}, \overrightarrow{G} = 11 \text{ ns}$ $\overrightarrow{P}, \overrightarrow{G}$ $\overrightarrow{P}, \overrightarrow{G} = 10 \text{ ns}$ $\overrightarrow{P}, \overrightarrow{G}$ $\overrightarrow{C}_{281} = 14 \text{ ns}$ C 28 $\overrightarrow{F} = \emptyset = 25 \text{ ns}$ interconnect delay $= X \text{ ns}$ | $1012 \longrightarrow F = \emptyset = 37 \text{ ns}$ $\overline{P}_3, \overline{G}_3 \longrightarrow \overline{P}, \overline{G} = 11 \text{ ns}$ $\overline{P}, \overline{G} \longrightarrow C_{16} = 10 \text{ ns}$ $C_{16} \longrightarrow C_{28} = 14 \text{ ns}$ $C_{28} \longrightarrow F = \emptyset = 25 \text{ ns}$ interconnect delay = Xns |  |  |  |
| Total Delay >97ns  | Total Delay >97ns  |  |  |  |



# ORDERING INFORMATION

| PART NUMBER  | SPEED<br>(ns)    | PACKAGE<br>TYPE  | PACKAGE<br>DRAWING         | OPERATING<br>TEMPERATURE<br>RANGE        | WSI<br>MANUFACTURING<br>PROCEDURE                    |
|--|------------------|--|----------------------------|--|--|
| WS59032DG<br>WS59032DGMB<br>WS59032EG<br>WS59032EGMB | D<br>D<br>E<br>E | 101 Pin Ceramic PGA<br>101 Pin Ceramic PGA<br>101 Pin Ceramic PGA<br>101 Pin Ceramic PGA | G2<br>G2<br>G2<br>G2<br>G2 | Comm'l<br>Military<br>Comm'l<br>Military | Standard<br>MIL-STD-883C<br>Standard<br>MIL-STD-883C |



·**W**// -





WAFERSCALE INTEGRATION, INC.

# **CMOS MICROPROGRAM CONTROLLER**

**KEY FEATURES** 

- High Speed Operation
   50% Faster Than Bipolar
- Low Power - 225 mW
- On-Board Stack
   9 Words Deep
- DESC SMD No. 5962-87708

- Immune to Latch-Up --- Over 200 mA
- ESD Protection — Exceeds 2000 Volts

### **GENERAL DESCRIPTION**

The WS5910A/B microprogram controller is an address sequencer which provides addresses to a control store memory. These addresses can come from one of four internal sources: 1) the Microprogram Counter, 2) the 9 word  $\times$  12 bit stack, 3) the 12-bit Register/Counter, or 4) the Direct Data Input. The address source selected is dependent upon the instruction applied to the WS5910A/B.

The device can sequentially address memory or it can provide a conditional branch address anywhere within its addressing range. In addition, the WS5910A/B also contains a last-in, first-out stack which provides capabilities for looping as well as providing the microsubroutine return linkage. The on-board register/counter provides loop count control with a count capacity of 4096.

The CMOS WS5910A/B is a form, fit and function replacement for the bipolar/ECL AM2910A. A.C. performance and output drive capability, meet or exceed the specifications of its bipolar counterpart. The WS5910A/B is also available as a macro cell in the WSI cell library.

### FUNCTIONAL BLOCK DIAGRAM



### **PIN DESCRIPTION**

| SIGNAL NAME | I/O | DESCRIPTION   |
|-------------|-----|---|
| Di          | Ι   | Direct Input to Register/Counter and Multiplexer. D <sub>0</sub> is LSB.              |
| li          | I   | Instruction Inputs to the WS5910A/B   |
|             | -   | Condition Code Input. Pass Test is a LOW on $\overline{CC}$ .                         |
| CCEN        | I   | When HIGH, CC Input is Ignored and Internally Forced LOW                              |
| CI          | I   | Carry Input to the LSB of the Microprogram Counter                                    |
| RLD         | -   | When LOW, Register/Counter is Loaded Regardless of Instruction or Condition           |
| ŌĒ          | Ι   | Three State Control of Yi Outputs   |
| Yi          | 0   | Address to Microprogram Memory. Y <sub>0</sub> is LSB.                                |
| СР          | I   | All Internal States Change at LOW-to-HIGH Edge  |
| FULL        | 0   | Stack Full Indicator. (Stack is Nine Levels Deep.)                                    |
| PL          | 0   | Active LOW Signal Used to Select the Pipeline Register as the Direct Input Source     |
| MAP         | 0   | Active LOW Signal Used to Select the Mapping PROM (or PLA) as the Direct Input Source |
| VECT        | 0   | Active LOW Signal Used to Select the Interrupt Vector as the Direct Input Source      |

### **PIN CONFIGURATION**



#### INTRODUCTION

The WS5910A/B is a high performance CMOS microprogram controller that produces a sequence of addresses which control the execution of a microprogram. These 12-bit addresses are selected from one of the four sources which feed into a 12-bit 4 to 1 multiplexer. The source selected can be 1) the direct data inputs ( $D_0$ - $D_{11}$ ), 2) the Register/Counter, 3) the Microprogram Counter, or 4) the stack register. Selection is dependent upon which of the sixteen instructions is being executed as well as other external inputs. The selected source is used to drive the  $Y_0$ - $Y_{11}$  three state output buffers.

### External Inputs: D<sub>0</sub>-D<sub>11</sub>

The external inputs can be used to supply the jump address for conditional branch types of instructions. They can also be used to load the register counter.

#### **Register Counter**

The RC is an edge triggered 12-bit register which is clocked on the LOW-to-HIGH (positive) transition of the clock, CP. The RC is loaded synchronously from the D inputs when the load control input, RLD, is LOW. The output of RC is referred to as R in the table of instructions.

The RC operates as a 12-bit down counter and is decremented and tested for a zero result during instructions 8, 9, and 15. If the RC is loaded with a number N, the sequence will be executed N + 1 times. This allows microinstructions to be repeated up to 4096 times.

### THE STACK AND STACK POINTER

The last-in-first-out stack, which is 9 levels deep by 12-bits wide, provides return addresses from micro-subroutine or from loops. Integral to it is the stack pointer which points to the last word written. This allows data on the top of the stack to be referenced without having to perform a POP operation.

There are five microinstructions during which a POP operation may occur (8, 10, 11, 13, 15). A POP decrements the stack pointer at the next rising clock edge following the microinstruction causing the POP. The stack pointer points to zero when the stack is empty. A POP from an empty stock may place unknown data on the Y outputs. The stack pointer remains at zero if a POP is attempted on an empty stack.

There are three operations during which a PUSH operation may occur (1, 3, and 5). A PUSH increments the stack pointer and the return linkage is then written into the stack at the location pointed to by the just incremented stack pointer. RESET (instruction 0) forces the stack pointer to zero, effectively emptying the stack. Each PUSH increments the stack pointer by one, each POP decrements the stack pointer by one. When the stack reaches the level of nine (stack pointer equals nine), the FULL flag goes low. This flag indicates that a POP should occur prior to the next PUSH. If a PUSH does occur on a full stack, the data is overwritten at the top of the stack (location nine) but the stack pointer remains unchanged. The operation will usually destroy useful information and is normally avoided.

### TABLE OF INSTRUCTIONS

|                                |   |                          | REG/                  | 3/ RESULT    |                             |                  |                              |              |        |
|--------------------------------|---|--------------------------|-----------------------|--------------|-----------------------------|------------------|------------------------------|--------------|--------|
| I <sub>3</sub> -I <sub>0</sub> | MNEMONIC  | NAME                     | CNTR<br>CON-<br>TENTS | CCEN =I<br>Y | FAIL<br>and CC = H<br>STACK | F<br>CCEN =<br>Y | PASS<br>H or CC = L<br>STACK | REG/<br>CNTR | ENABLE |
| 0                              | JZ  | Jump Zero                | х                     | 0            | Clear                       | 0                | Clear                        | Hold         | PL     |
| 1                              | CJS   | Cond JSB PL              | х                     | PC           | Hold                        | D                | Push                         | Hold         | PL     |
| 2                              | JMAP  | Jump Map                 | X                     | D            | Hold                        | D                | Hold                         | Hold         | Мар    |
| 3                              | CJP   | Cond Jump PL             | х                     | PC           | Hold                        | D                | Hold                         | Hold         | PL     |
| 4                              | PUSH  | Push/Cond LD CNTR        | х                     | PC           | Push                        | PC               | Push                         | Note 1       | PL     |
| 5                              | JSRP  | Cond JSB R/PL            | х                     | R            | Push                        | D                | Push                         | Hold         | PL     |
| 6                              | CJV   | Cond Jump Vector         | Х                     | PC           | Hold                        | D                | Hold                         | Hold         | Vect   |
| 7                              | JRP   | Cond Jump R/PL           | х                     | R            | Hold                        | D                | Hold                         | Hold         | PL     |
|                                | DECT  | Repeat Loop,<br>CNTR ≠ 0 | <b>≠</b> 0            | F            | Hold                        | F                | Hold                         | Dec          | PL     |
| 8                              | RFCI  |                          | = 0                   | PC           | Рор                         | PC               | Рор                          | Hold         | PL     |
|                                | DDOT  | Repeat PL,               | <b>≠</b> 0            | D            | Hold                        | D                | Hold                         | Dec          | PL     |
| 9                              | RPCI  | CNTR $\neq 0$            | = 0                   | PC           | Hold                        | PC               | Hold                         | Hold         | PL     |
| 10                             | CRTN  | Cond RTN                 | X                     | PC           | Hold                        | F                | Рор                          | Hold         | PL     |
| 11                             | CJPP  | Cond Jump PL & Pop       | х                     | PC           | Hold                        | D                | Рор                          | Hold         | PL     |
| 12                             | LDCT  | LD Cntr & Continue       | X                     | PC           | Hold                        | PC               | Hold                         | Load         | PL     |
| 13                             | LOOP  | Test End Loop            | х                     | F            | Hold                        | PC               | Рор                          | Hold         | PL     |
| 14                             | CONT  | Continue                 | Х                     | PC           | Hold                        | PC               | Hold                         | Hold         | PL     |
| 15                             |   | Three Wey Brench         | <b>≠</b> 0            | F            | Hold                        | PC               | Рор                          | Dec          | PL     |
| 15                             |   | Three-way Branch         | = 0                   | D            | Рор                         | PC               | Рор                          | Hold         | PL     |
| NOTE:                          | TE: 1) If CCEN = L and CC = H hold; else load H = HIGH L = LOW X = Don't Care |                          |                       |              |                             |                  |                              |              |        |

**NOTE:** 1) If  $\overline{\text{CCEN}} = L$  and  $\overline{\text{CC}} = H$ , hold; else load.

### **ABSOLUTE MAXIMUM RATINGS\***

| Operating Temp.     | (Comm'l) | 0°C to +70°C             |
|---------------------|----------|--------------------------|
|                     | (Mil)    | 55°C to +125°C           |
| Storage Temp. (Ne   | o Bias)  | 65°C to +150°C           |
| Voltage on any pi   | n with   |                          |
| respect to GND      |          | $\ldots$ –0.6V to $$ +7V |
| Latch Up Protection | on       | >200 mA                  |
| ESD Protection      |          | > ±2000V                 |

H = HIGH

X = Don't Care

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

| SYMBOL          | PARAMETER  | TES   | MIN         | MAX                       | UNITS |     |    |
|-----------------|--|---|-------------|---------------------------|-------|-----|----|
| V <sub>OH</sub> | Output High Voltage                                | $V_{CC} = Min.$<br>$V_{IN} = V_{IH} \text{ or } V_{IL}$ | All Outputs | I <sub>OH</sub> = -3.4 mA | 2.4   |     |    |
| V <sub>OL</sub> | Output Low Voltage                                 | $V_{CC} = Min.$<br>$V_{IN} = V_{IH} \text{ or } V_{IL}$ | All Outputs | I <sub>OL</sub> = 12 mA   |       | 0.5 | v  |
| V <sub>IH</sub> | Input High Voltage                                 | Guaranteed Input High Voltage                           |             |                           |       |     |    |
| V <sub>IL</sub> | Input Low Voltage                                  | Guaranteed Input Low Voltage                            |             |                           |       | 0.8 |    |
| I <sub>BC</sub> | Input Load Current                                 | $V_{CC} = Max, V_{IN} = GND \text{ or } V_{CC}$         |             |                           |       | 10  |    |
| I <sub>OZ</sub> | High Impedance<br>Output Current                   | $V_{CC}$ = Max, $V_{O}$ = GND or $V_{CC}$               |             |                           | -50   | 50  | μA |
|                 | Bower Supply Current V – Max 0°C to +70°C (Comm'l) |   |             | 45                        | mΔ    |     |    |
| 'CC             |  | $v_{\rm CC} = iviax$ -55°C to +125°C (Mil)              |             | o +125°C (Mil)            |       | 70  |    |

DC CHARACTERISTICS Over Operating Temperature Range (See Note 1)

**NOTES:** 1) Commercial:  $V_{CC} = +5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to 70°C. 2) Military:  $V_{CC} = +5V \pm 10\%$ ,  $T_A = -55^{\circ}C$  to +125°C.

### WS5910A COMMERCIAL RANGE AC CHARACTERISTICS

The tables shown here specify the guaranteed performance of the WS5910A over the commercial operating range of 0°C to +70°C and a power supply range of 5V  $\pm$  5%.

Inputs are switching between 0 and 3V with rise and fall times of 1V/ns and measurements made at 1.5V. All outputs have maximum DC load.

### CYCLE TIME AND CLOCK CHARACTERISTICS

| Minimum Clock LOW Time  | 20 |     |
|-------------------------|----|-----|
| Minimum Clock HIGH Time | 20 | ns  |
| Minimum Clock Period    | 50 |     |
| Maximum Clock Frequency | 20 | MHz |

# COMBINATIONAL PROPAGATION DELAYS ( $C_L = 50 \text{ pF}$ )

| INPUT                           | Y  | PL, VECT, MAP | FULL | UNITS |
|---------------------------------|----|---------------|------|-------|
| D <sub>0</sub> -D <sub>11</sub> | 20 |               |      |       |
| I <sub>0</sub> -I <sub>3</sub>  | 35 | 30            | —    |       |
| CC                              | 30 |               | _    | ns    |
| CCEN                            | 30 | _             | _    |       |
| СР                              | 40 | —             | 31   |       |

#### **OUTPUT ENABLE/DISABLE TIME**

Disable tests performed with  $C_L$  = 5 pF and measured to 0.5V change of output voltage.

| From OE LOW to Y Output Enable   | 25 | 20  |
|----------------------------------|----|-----|
| From OE HIGH to Y Output Disable | 27 | 115 |

#### SET UP AND HOLD TIMES

| INPUT              | t <sub>S</sub> | t <sub>H</sub> | UNITS |
|--------------------|----------------|----------------|-------|
| Di → R             | 16             | 0              |       |
| Di → PC            | 30             | 0              |       |
| ا <sub>0</sub> -اع | 35             | 0              |       |
| CC                 | 24             | 0              | ns    |
| CCEN               | 24             | 0              |       |
| CI                 | 18             | 0              |       |
| RLD                | 19             | 0              |       |

6

### WS5910A MILITARY RANGE AC CHARACTERISTICS

The tables shown here specify the guaranteed performance of the WS5910A over the military operating range of  $-55^{\circ}$ C to  $+125^{\circ}$ C and a power supply range of 5V  $\pm$  10%.

Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

#### CYCLE TIME AND CLOCK CHARACTERISTICS

| Minimum Clock LOW Time  | 25   |     |
|-------------------------|------|-----|
| Minimum Clock HIGH Time | 25   | ns  |
| Minimum Clock Period    | 51   |     |
| Maximum Clock Frequency | 19.6 | MHz |

# COMBINATIONAL PROPAGATION DELAYS ( $C_L = 50 \text{ pF}$ )

| INPUT                           | Y  | PL, VECT, MAP | FULL | UNITS |
|---------------------------------|----|---------------|------|-------|
| D <sub>0</sub> -D <sub>11</sub> | 25 | —             | _    |       |
| I <sub>0</sub> -I <sub>3</sub>  | 40 | 35            | _    |       |
| CC                              | 36 |               | _    | ns    |
| CCEN                            | 36 |               |      |       |
| СР                              | 46 | _             | 35   |       |

#### **OUTPUT ENABLE/DISABLE TIME**

Disable tests performed with  $C_L = 5 \text{ pF}$  and measured to 0.5V change of output voltage.

| From OE LOW to Y Output Enable   | 25 | 20  |
|----------------------------------|----|-----|
| From OE HIGH to Y Output Disable | 30 | 115 |

#### SET UP AND HOLD TIMES

| INPUT              | t <sub>S</sub> | t <sub>H</sub> | UNITS |
|--------------------|----------------|----------------|-------|
| Di → R             | 16             | 0              |       |
| Di → PC            | 30             | 0              |       |
| ا <sub>0</sub> -اع | 38             | 0              |       |
| CC                 | 35             | 0              | ns    |
| CCEN               | 35             | 0              |       |
| Cl                 | 18             | 0              |       |
| RLD                | 20             | 0              |       |

**U/**-

### WS5910B COMMERCIAL RANGE AC CHARACTERISTICS

The tables shown here specify the guaranteed performance of the WS5910B over the commercial operating range of 0°C to +70°C and a power supply range of 5V  $\pm$  5%.

Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

### CYCLE TIME AND CLOCK CHARACTERISTICS

| Minimum Clock LOW Time  | 13 |     |
|-------------------------|----|-----|
| Minimum Clock HIGH Time | 13 | ns  |
| Minimum Clock Period    | 33 |     |
| Maximum Clock Frequency | 30 | MHz |

# COMBINATIONAL PROPAGATION DELAYS ( $C_L = 50 \text{ pF}$ )

| INPUT                           | Y  | PL, VECT, MAP | FULL | UNITS |
|---------------------------------|----|---------------|------|-------|
| D <sub>0</sub> -D <sub>11</sub> | 18 |               | _    |       |
| I <sub>0</sub> -I <sub>3</sub>  | 24 | _             | _    |       |
| СС                              | 21 | —             | _    | ns    |
| CCEN                            | 21 |               |      |       |
| CP                              | 27 | _             | 20   |       |

### OUTPUT ENABLE/DISABLE TIME

Disable tests performed with  $C_L = 5 \text{ pF}$  and measured to 0.5V change of output voltage.

| From OE LOW to Y Output Enable   | 21 | 20  |
|----------------------------------|----|-----|
| From OE HIGH to Y Output Disable | 22 | 115 |

#### SET UP AND HOLD TIMES

| INPUT              | t <sub>S</sub> | t <sub>H</sub> | UNITS |
|--------------------|----------------|----------------|-------|
| Di → R             | 11             | 0              |       |
| Di → PC            | 20             | 0              |       |
| ا <sub>0</sub> -اع | 23             | 0              |       |
| СС                 | 16             | 0              | ns    |
| CCEN               | 16             | 0              |       |
| CI                 | 12             | 0              |       |
| RLD                | 12             | 0              |       |

us

### WS5910B MILITARY RANGE AC CHARACTERISTICS

The tables shown here specify the guaranteed performance of the WS5910B over the military operating range of  $-55^{\circ}$ C to  $+125^{\circ}$ C and a power supply range of 5V  $\pm$  10%.

Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

#### CYCLE TIME AND CLOCK CHARACTERISTICS

| Minimum Clock LOW Time  | 17 |     |
|-------------------------|----|-----|
| Minimum Clock HIGH Time | 17 | ns  |
| Minimum Clock Period    | 35 |     |
| Maximum Clock Frequency | 29 | MHz |

### COMBINATIONAL PROPAGATION DELAYS ( $C_L = 50 \text{ pF}$ )

| INPUT                           | Y  | PL, VECT, MAP | FULL | UNITS |
|---------------------------------|----|---------------|------|-------|
| D <sub>0</sub> -D <sub>11</sub> | 22 | —             |      |       |
| I <sub>0</sub> -I <sub>3</sub>  | 26 | 23            |      |       |
| CC                              | 24 | _             |      | ns    |
| CCEN                            | 24 | _             | _    |       |
| СР                              | 30 | —             | 24   |       |

#### **OUTPUT ENABLE/DISABLE TIME**

Disable tests performed with  $C_L = 5 \text{ pF}$  and measured to 0.5V change of output voltage.

| From OE LOW to Y Output Enable   | 24 | 20  |
|----------------------------------|----|-----|
| From OE HIGH to Y Output Disable | 25 | 115 |

#### SET UP AND HOLD TIMES

| INPUT                          | t <sub>s</sub> | t <sub>H</sub> | UNITS |
|--------------------------------|----------------|----------------|-------|
| Di → R                         | 11             | 0              |       |
| Di → PC                        | 20             | 0              |       |
| I <sub>0</sub> -I <sub>3</sub> | 25             | 0              |       |
| CC                             | 23             | 0              | ns    |
| CCEN                           | 23             | 0              |       |
| CI                             | 12             | 0              |       |
| RLD                            | 13             | 0              |       |

U/-

### SWITCHING WAVEFORMS



### **ORDERING INFORMATION**

| PART NUMBER | SPEED  | PACKAGE<br>TYPE          | PACKAGE<br>DRAWING | OPERATING<br>TEMPERATURE<br>RANGE | WSI<br>MANUFACTURING<br>PROCEDURE |
|-------------|--------|--------------------------|--------------------|-----------------------------------|-----------------------------------|
| WS5910AP    | 20 MHz | 40 Pin Plastic DIP, 0.6" | P1                 | Comm'l                            | Standard                          |
| WS5910AYMB  | 20 MHz | 40 Pin CERDIP, 0.6"      | Y1                 | Military                          | MIL-STD-883C                      |
| WS5910BP    | 30 MHz | 40 Pin Plastic DIP, 0.6" | P1                 | Comm'l                            | Standard                          |
| WS5910BYMB  | 30 MHz | 40 Pin CERDIP, 0.6"      | Y1                 | Military                          | MIL-STD-883C                      |

-U*S*-

6

us-



WAFERSCALE INTEGRATION, INC.

# CMOS 16 × 16 MULTIPLIER ACCUMULATOR

### **KEY FEATURES**

- 16 × 16 Bit Parallel Multiplication with Accumulation to 35-Bit Result
- Fast — 30 ns Multiply Accumulate Time
- Low Power - I<sub>CC</sub> = 30 mA (10 MHz)
- DESC SMD No. 5962-88733

- Two's Complement or Unsigned Magnitude Operation
- Immune to Latch-Up — Over 200 mA
- Pin Compatible and Functionally Equivalent to Am29510 and TDC1010

### FUNCTIONAL DESCRIPTION

The WS59510 is a high-speed 16 x 16 parallel multiplier accumulator which operates at 30 ns clocked multiply accumulate (MAC) time (33 MHz multiply accumulate rate). The operands may be specified as either two's complement or unsigned magnitude 16-bit numbers. The accumulator functions include loading the accumulator with the current product, adding or subtracting the accumulator contents and the current product, or preloading the accumulator from the external world.

All inputs (data and instructions) and outputs are registered. These independently clocked registers are positive edge triggered D-type flip-flops. The 35-bit accumulator/output register is divided into a 3-bit extended product (XTP), a 16-bit most significant product (MSP), and a 16-bit least significant product (LSP). The XTP and MSP have dedicated ports for three-state output; the LSP is multiplexed with the Y-input. The 35-bit accumulator/output register may be preloaded through the bidirectional output ports.

### FUNCTIONAL BLOCK DIAGRAM



#### **PRODUCT SELECTION GUIDE**

| PARAMETER                             | 59510-30   | 59510-35 | 59510-40 | 59510-50 |    |
|---------------------------------------|------------|----------|----------|----------|----|
| Maximum Multiply-Accumulate Time (ps) | Commercial | 30       | 35       | 40       | _  |
|                                       | Military   | _        | _        | 40       | 50 |

### PIN CONFIGURATIONS



# **PIN DESCRIPTION**

| *Pin No.       | Name                                       | I/O | Description   |
|----------------|--|-----|---|
| 54             | RND  | 1   | Round When RND is High, a bit with a weight of $P_{15}$ is added to the multiplier product RND is loaded on the rising edge of CLKx or CLKy   |
| 48             | тс   |     | Two's Complement<br>When High, the X and Y inputs are defined as two's complement data, or as unsigned data when Low.<br>The TC control is loaded on the rising edge of CLKx or CLKy  |
| 46             | PREL                                       | I   | Preload<br>When High, data is preloaded into the specific output register when its respective Load Enable is High<br>When Low, the accumulator register is available at the P-port when the Output Enables are Low  |
| 47             | LEx/OEx                                    | I   | Load Enable Extended/Output Enable Extended<br>Active High Load Enable for the XTP port during preloading Active Low three-state control for the<br>XTP port during normal operation (see Preload Function) (TSX)**   |
| 45             | LEm/OEm                                    | 1   | Load Enable Most/Output Enable Most<br>Active High Load Enable for the MSP port during preloading Active Low three-state<br>control for the MSP port during normal operation (see Preload Function) (TSM)**   |
| 55             | LEL/OEL                                    | I   | Load Enable Least/Output Enable Least<br>Active High Load Enable for the LSP port during preloading Active Low three-state<br>control for the LSP port during normal operation (see Preload Function) (TSL)**   |
| 51, 50         | CLKx, CLKy                                 | I   | CLOCKS<br>Load X and Y data respectively and TC, RND, ACC and SUB/ADD on the rising edge  |
| 44             | CLK₽                                       | 1   | CLOCK<br>Loads data into the XTP, MSP and LSP registers on the rising edge  |
| 1-7,<br>56-64  | X <sub>15</sub> -X <sub>0</sub>            | I   | Multiplier Data Input<br>Data is loaded into the X register on the rising edge of CLKx  |
| 8-15,<br>17-24 | Y <sub>15-</sub> Y0<br>P <sub>15</sub> -P0 | I/O | Bidirectional Port<br>Data is loaded into the Y register on the rising edge of CLKy Product output for least Significant<br>Product (LSP) and input to preload LSP register   |
| 41-43          | P34-P32                                    | 1/0 | Bidirectional Port<br>Product output for extended Product (XTP) and input to preload XTP register   |
| 25-40          | P31-P16                                    | I/O | Bidirectional Port<br>Product output for the Most Significant Product (MSP) and input to preload MSP register   |
| 52             | ACC  | Ι   | Accumulate<br>When High, the multiplier product is accumulated in the accumulator When Low, the multiplier<br>product is written into the accumulator (see Accumulator Function Table) The ACC control<br>is loaded on the rising edge of CLKx or CLKy  |
| 53             | SUB/ADD                                    | Ι   | Subtraction/Addition<br>When High, the accumulator contents are subtracted from the multiplier product and the result<br>written back into the accumulator When Low, the multiplier product is added into the<br>accumulator (see Accumulator Function Table) The SUB/ADD control is loaded on the<br>rising edge of CLKx or CLKy |

·*W5*;-

\*DIP Configuration \*\*TRW TDC1010 Pin Designation

#### ABSOLUTE MAXIMUM RATINGS\*

| Operating Temp (Comm'I) | 0°C to +70°C      |
|-------------------------|-------------------|
| (Mil)                   | -55° C to +125° C |
| Storage Temp. (No bias) | -65° C to +150° C |
| Voltage on any pin with |                   |
| respect to GND          | 0.6V to +7V       |
| Latch Up Protection     | >200 mA           |
| ESD Protection          | > ±2000V          |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

| <b>DC CHARACTERISTICS</b> | Over Operating | Temperature | Range ( | (Note | 1) |
|---------------------------|----------------|-------------|---------|-------|----|
|---------------------------|----------------|-------------|---------|-------|----|

| SYMBOL          | PARAMETER                        | TEST CONDITIONS  |                       |                                   | MIN | МАХ | UNITS |
|-----------------|----------------------------------|--|-----------------------|-----------------------------------|-----|-----|-------|
| V <sub>OH</sub> | Output High Voltage              | $V_{CC} = Min$<br>$V_{IN} = V_{IH} \text{ or } V_{IL}$ | All Outputs           | I <sub>OH</sub> = -1.6 mA         | 2.4 |     |       |
|                 |                                  | $V_{CC} = Min$<br>$V_{IN} = V_{IH} \text{ or } V_{IL}$ | Y0–Y31<br>All Others  | I <sub>OL</sub> = 12 mA (Comm'l)  |     |     |       |
| V <sub>OL</sub> | Output Low Voltage               |  |                       | I <sub>OL</sub> = 9 mA (Military) |     | 0.5 | v     |
|                 |                                  |  |                       | $I_{OL} = 8 \text{ mA}$           |     |     |       |
| V <sub>IH</sub> | Input High Voltage               | Guaranteed Input High Voltage                          |                       |                                   | 2.0 |     |       |
| V <sub>IL</sub> | Input Low Voltage                | Guaranteed Input Low Voltage                           |                       |                                   |     | 0.8 |       |
| I <sub>IX</sub> | Input Load Current               | $V_{CC} = Max, V_{IN} = Gnd \text{ or } V_{CC}$        |                       |                                   | -10 | 10  |       |
| I <sub>OZ</sub> | High Impedance<br>Output Current | $V_{CC}$ = Max, $V_{O}$ = Gnd or $V_{CC}$              |                       |                                   | -50 | 50  | μA    |
|                 |                                  | V Mox  | 0°C to +70°C (Comm'l) |                                   |     | 30  |       |
| 'CC             | Power Supply Current             | $v_{\rm CC} = Max$                                     | -55°C to              | +125°C (Military)                 |     | 50  | mA    |

NOTES:

1. Commercial: V<sub>CC</sub> = +5V  $\pm$  5%, T<sub>A</sub> = 0°C to +70°C.

2. Military:  $V_{CC} = +5V \pm 10\%$ ,  $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ .

### **DETAILED DESCRIPTION**

The WS59510 is a high-speed 16 x 16-bit multiplier accumulator (MAC). It comprises a 16-bit parallel multiplier followed by a 35-bit accumulator. All inputs (data and instructions) and outputs are registered. The WS59510 is divided into four sections: the input section, the 16 x 16 asynchronous multiplier array, the accumulator, and the output/preload section.

The input section has two 16-bit operand input registers for the X and Y operands, clocked by the rising edge of CLKX and CLKY, respectively. The four-bit instruction register (TC, RND, ACC, SUB) is clocked by the rising edge of the logical OR of CLKX, CLKY.

The 16 x 16 asynchronous multiplier array produces the 32-bit product of the input operands. Either two's complement or unsigned magnitude operation is selected, based on control TC. If rounding is selected, (RND = 1), a "1" is added to the MSB of the LSP (position P15). The 32-bit product is zero-filled or sign-extended as appropriate and passed as a 35-bit number to the accumulator section.

The accumulator function is controlled by ACC, SUB, and PREL. Four functions may be selected: the accumulator may be loaded with the current product; the product may be added to the accumulator contents; the accumulator contents may be subtracted from the current product; or the accumulator may be preloaded from the bidirectional ports.

The output/preload section contains the accumulator/output register and the bidirectional ports. This section is controlled by the signals PREL, OEX, OEM, and OEL. When PREL is HIGH, the output buffers are in high impedance state. When the controls OEX, OEM, and OEL are also high, data present at the output pins will be preloaded into the appropriate accumulator register at the rising edge of CLKP. When PREL is LOW, the signals OEX, OEM, and OEL are enable controls for their respective three-state output ports.



#### WS59510 Input Formats

#### Fractional Two's Complement Input

|                       | Xin  | Yin   |
|-----------------------|--|---|
| 15 14                 | 13 12 11 10 9 8 7 6 5 4 3 2 1 0                                    | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0   |
| -20 2-1 2-2<br>(Sign) | 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15          | -20 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15<br>(Sign) |
|                       | Integer Two's Cor  | nplement Input  |
|                       | Xin  | Yin   |
| 15 14                 | 13 12 11 10 9 8 7 6 5 4 3 2 1 0                                    | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0   |
| -215 214 ;<br>(Sign)  | 213 212 211 210 29 28 27 26 25 24 23 22 21 20                      | -215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20<br>(Sign)                |
|                       | Unsigned Frac  | tional Input  |
|                       | Xin  | Yin   |
| 15 14                 | 13 12 11 10 9 8 7 6 5 4 3 2 1 0                                    | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0   |
| 2-1 2-2 2-3           | 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16         | 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16          |
|                       | Unsigned Int   | eger Input  |
|                       | Xin  | Yin   |
| 15 14                 | 13 12 11 10 9 8 7 6 5 4 3 2 1 0                                    | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0   |
| 215 214 2             | 13 212 211 210 29 28 27 26 25 24 23 22 21 20                       | 215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20                           |
|                       | W\$595   | 510   |
|                       | Output Fo  | ormats  |
|                       | Two's Complement   | Fractional Output   |
| ХТР                   | MSP  | LSP   |
| 34 33 32              | 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16                    | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0   |
| -24 23 22<br>(Sign)   | 21 20 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 | 2-152-162-172-182-192-202-212-222-232-242-252-262-272-282-292-30                |
|                       | Two's Complement   | t Integer Output  |
| ХТР                   | MSP  | LSP   |
| 34 33 32              | 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16                    | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0   |
| -234233232<br>(Sign)  | 231230229228227226225224223222221220219218217216                   | 215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20                           |
|                       | Unsigned Fract   | tional Output   |
| ХТР                   | MSP  | LSP   |
| 34 33 32              | 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16                    | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0   |
| 222120                | 2-12-22-32-42-52-62-72-82-92-102-112-122-132-142-152-16            | 2-172-182-192-202-212-222-232-242-252-262-272-282-292-302-312-32                |
|                       | Unsigned Inte  | eger Output   |
| ХТР                   | MSP  | LSP   |
| 34 33 32              | 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16                    | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0   |
| -234233232            | 231230229228227226225224223222221220219218217216                   | 215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20                           |

·WSi-
|   |            | -                | -   | -   |         |     |     |     |     |     |       |
|---|------------|------------------|-----|-----|---------|-----|-----|-----|-----|-----|-------|
| DADAMETED   |            | SAMBOL           | -30 |     | -30 -35 |     | -40 |     | -50 |     |       |
| FARAMETER   |            | STNDUL           | MIN | MAX | MIN     | МАХ | MIN | MAX | MIN | MAX | UNITS |
| Multiply Accumulate Time                            |            | t <sub>MA</sub>  |     | 30  |         | 35  |     | 40  |     | 50  | ns    |
| Setup Time (X <sub>IN</sub> ,Y <sub>IN</sub> ,RND,T | C,ACC,SUB) | t <sub>S1</sub>  | 5   |     | 5       |     | 5   |     | 5   |     | ns    |
| Setup Time (PREL, OEX, OI                           | EM,OEL)    | t <sub>S2</sub>  | 15  |     | 15      |     | 15  |     | 15  |     | ns    |
| Hold time   |            | t <sub>H</sub>   | 2   |     | 2       |     | 2   |     | 2   |     | ns    |
| Clock Pulse Width                                   |            | t <sub>PW</sub>  | 10  |     | 10      |     | 10  |     | 15  |     | ns    |
| Output Clock to P                                   |            | t <sub>PDP</sub> |     | 20  |         | 20  |     | 25  |     | 30  | ns    |
| Output Clock to Y                                   |            | t <sub>PDY</sub> |     | 20  |         | 20  |     | 25  |     | 30  | ns    |
| OEX, OEM to P;                                      | High to Z  | t <sub>PHZ</sub> |     | 20  |         | 20  |     | 25  |     | 30  | ns    |
| OEL to Y (Disable Time)                             | Low to Z   | t <sub>PLZ</sub> |     | 20  |         | 20  |     | 25  |     | 30  | ns    |
| OEX, OEM to P;                                      | Z to High  | t <sub>PZH</sub> |     | 20  |         | 20  |     | 25  |     | 30  | ns    |
| OEL to Y (Enable Time) Z to Low                     |            | t <sub>PZL</sub> |     | 20  |         | 20  |     | 25  |     | 30  | ns    |
| Relative Hold Time                                  |            | t <sub>HCL</sub> | 0   |     | 0       |     | 0   |     | 0   |     | ns    |

#### SWITCHING CHARACTERISTICS Over Operating Range

NOTE: Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All inputs have maximum DC load.



#### TEST WAVEFORMS

#### Setup and Hold Time



1.5V



#### WS59510 TIMING DIAGRAM







#### THREE-STATE TIMING DIAGRAM



# ACCUMULATOR FUNCTION TABLE

| Constant of the local division of the local |     |      |    |           |
|---|-----|------|----|-----------|
| PREL  | ACC | SUB/ | Ρ  | OPERATION |
| L   | L   | х    | Q  | Load      |
| L   | н   | L    | Q  | Add       |
| L   | н   | н    | Q  | Subtract  |
| н   | x   | х    | PL | Preload   |

#### PRELOAD FUNCTION

|   |      | LEx/ | LEM/ | LEI/ | Ou  | tput Regis | ter |
|---|------|------|------|------|-----|------------|-----|
|   | PREL | OEx  | OEM  | OEL  | XTP | MSP        | LSP |
|   | 0    | 0    | 0    | 0    | Q   | Q          | Q   |
|   | 0    | 0    | 0    | 1    | Q   | Q          | Z   |
| 1 | 0    | 0    | 1    | 0    | Q   | Z          | Q   |
|   | 0    | 0    | 1    | 1    | Q   | Z          | Z   |
|   | 0    | 1    | 0    | 0    | z   | Q          | Q   |
|   | 0    | 1    | 0    | 1    | Z   | Q          | Z   |
| ļ | 0    | 1    | 1    | 0    | z   | Z          | Q   |
| i | 0    | 1    | 1    | 1    | Z   | Z          | Z   |
|   | 1    | 0    | 0    | 0    | Z   | Z          | Z   |
|   | 1    | 0    | 0    | 1    | z   | Z          | PL  |
|   | 1    | 0    | 1    | 0    | Z   | PL         | z   |
|   | 1    | 0    | 1    | 1    | z   | PL         | PL  |
|   | 1    | 1    | 0    | 0    | PL  | Z          | Z   |
| i | 1    | 1    | 0    | 1    | PL  | Z          | PL  |
|   | 1    | 1    | 1    | 0    | PL  | PL         | Z   |
| i | 1    | 1    | 1    | 1 1  | PL  | PL         | PL  |

Z = output buffers at High impedance (disabled).

Q = output buffers at Low impedance. Contents of output register available through output ports

PL = output disabled Preload data supplied to the output pins will be loaded into the output register at the rising edge of CLKp.

#### **ORDERING INFORMATION**

| PART NUMBER   | SPEED<br>(ns) | PACKAGE<br>TYPE          | PACKAGE PACKAGE<br>TYPE DRAWING |          | WSI<br>MANUFACTURING<br>PROCEDURE |
|---------------|---------------|--------------------------|---------------------------------|----------|-----------------------------------|
| WS59510-30J   | 30            | 68 Pin PLDCC             | J1                              | Comm'l   | Standard                          |
| WS59510-35G   | 35            | 68 Pin Ceramic PGA       | G1                              | Comm'l   | Standard                          |
| WS59510-40G   | 40            | 68 Pin Ceramic PGA       | G1                              | Comm'l   | Standard                          |
| WS59510-40GMB | 40            | 68 Pin Ceramic PGA       | G1                              | Military | MIL-STD-883C                      |
| WS59510-40J   | 40            | 68 Pin PLDCC             | J1                              | Comm'l   | Standard                          |
| WS59510-40P   | 40            | 64 Pin Plastic DIP, 0.9" | P4                              | Comm'l   | Standard                          |
| WS59510-50G   | 50            | 68 Pin Ceramic PGA       | G1                              | Comm'l   | Standard                          |
| WS59510-50GMB | 50            | 68 Pin Ceramic PGA       | G1                              | Military | MIL-STD-883C                      |
| WS59510-50J   | 50            | 68 Pin PLDCC             | J1                              | Comm'l   | Standard                          |
| WS59510-50P   | 50            | 64 Pin Plastic DIP, 0.9" | P4                              | Comm'l   | Standard                          |



WAFERSCALE INTEGRATION, INC.

## MULTILEVEL PIPELINE REGISTER

#### **KEY FEATURES**

- Four 8-Bit Registers
- Contents of Each Register Available at Output
- 24-Pin 300 Mil Package

- Dual Two Stage or Single Four Stage Push Only Stack Operation
- Hold, Transfer and Load Instructions
- High Performance CMOS
- TTL Compatible

#### GENERAL DESCRIPTION

The WS59520 and WS59521 are CMOS drop-in replacements for the bipolar AM29520 and AM29521 devices offered by Advanced Micro Devices. The high performance CMOS process with which these products are manufactured enables them to operate at bipolar speeds while consuming one tenth the power of the bipolar circuits.

The WS59520/521 consists of four 8-bit registers which can be configured as a single four level pipeline or two dual level pipelines. The architectural configuration is determined by the instruction inputs ( $I_0$  and  $I_1$ ).

Each of the four registers contents is available at the multiplexed output. The register to be used as the output register is determined by the control inputs ( $S_0$  and  $S_1$ ). The output is 8-bits wide and is enabled by the  $\overline{OE}$  input.

The WS59520 and WS59521 differ only in the dual two level stack mode of operation.

#### FUNCTIONAL BLOCK DIAGRAM



#### ABSOLUTE MAXIMUM RATINGS\*

| Operating Temp (Comm'l) (  | 0°C to + 70°C        |
|----------------------------|----------------------|
| (Mil) – 55                 | °C to + 125 °C       |
| Storage Temp. (No bias) 65 | °C to + 150 °C       |
| Voltage on any pin with    |                      |
| respect to GND             | – 0.6V to + 7V       |
| Latch Up Protection        | >200 mA              |
| ESD Protection             | $\ldots > \pm 2000V$ |

#### PIN DESCRIPTION

\* Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may effect device reliability.

| SIGNAL NAME                     | 1/0 | DESCRIPTION  |
|---------------------------------|-----|--|
| D <sub>0</sub> -D <sub>7</sub>  | 1   | Data input port  |
| Y <sub>0</sub> -Y <sub>7</sub>  | 0   | Data output port   |
| CLK                             | I   | Data Latches on Low-to-High Transition                             |
| I <sub>0</sub> –I <sub>1</sub>  | 1   | Instruction inputs. Refer to Instruction Control Tables.           |
| S <sub>0</sub> , S <sub>1</sub> | 1   | Selects one of four registers to be read at the output port.       |
| ŌĒ                              | 1   | Active Low, output enable. A high signal disables the output port. |

WJ:

#### **PIN CONFIGURATION**



#### **REGISTER SELECT**

| S1 | S0 | WS59520 or WS59521 |
|----|----|--------------------|
| 0  | 0  | B2                 |
| 0  | 1  | B1                 |
| 1  | 0  | A2                 |
| 1  | 1  | A1                 |

#### **INSTRUCTION CONTROL**



| SYMBOL          | PARAMETER                        | TEST CONDITIONS  |                 |                                    | MIN | MAX | UNITS |
|-----------------|----------------------------------|--|-----------------|------------------------------------|-----|-----|-------|
| V <sub>OH</sub> | Output High Voltage              | $V_{CC} = Min$<br>$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -1$ |                 | I <sub>OH</sub> = -6.5 mA          | 2.4 |     |       |
| Ve              | Output Low Voltage               | V <sub>CC</sub> = Min  |                 | I <sub>OL</sub> = 20 mA (Comm'I)   |     | 05  | v     |
| VOL             | Oulput Low Voltage               | V <sub>IN</sub> = V <sub>IH</sub> or \                               | / <sub>IL</sub> | I <sub>OL</sub> = 16 mA (Military) |     | 0.5 | v     |
| V <sub>IH</sub> | Input High Voltage               | Guaranteed Input High Voltage  |                 |                                    | 2.0 |     |       |
| VIL             | Input Low Voltage                | Guaranteed Input Low Voltage   |                 |                                    |     | 0.8 |       |
| I <sub>IX</sub> | Input Load Current               | $V_{CC} = Max, V_{IN} = Gnd \text{ or } V_{CC}$                      |                 |                                    | -10 | 10  |       |
| I <sub>oz</sub> | High Impedance<br>Output Current | $V_{CC}$ = Max, $V_{O}$ = Gnd or $V_{CC}$                            |                 |                                    | -50 | 50  | μA    |
| 1               | Dynamic Power                    | V Max  | 0°              | to +70°C (Comm'l)                  |     | 12  |       |
| 'CC             | Supply Current                   | $v_{\rm CC} = wax$   | -               | 55° to +125°C (Military)           |     | 15  | IIIA  |
|                 | Static Power                     | V Mov  | 0°              | 0° to +70°C (Comm'l)               |     | 100 |       |
| <sup>I</sup> CC | Supply Current                   | $v_{\rm CC} = Max$   |                 | -55° to +125°C (Military)          |     | 200 | μΑ    |

#### DC CHARACTERISTICS Over Operating Range (See Notes)

**NOTES:** 1. Commercial:  $V_{CC} = +5V \pm 5\%$ ,  $T_A = 0^{\circ}$  to  $+70^{\circ}$ C. 2. Military:  $V_{CC} = +5V \pm 10\%$ ,  $T_A = -55^{\circ}$ C to  $+125^{\circ}$ C. 3.  $C_L = 50$  pF except for  $t_{DF}$  where  $C_L = 5$  pF.

#### SWITCHING CHARACTERISTICS Over Operating Range (See Notes)

|                  |                            |      | WS59520/WS59521 |      |       |    |  |
|------------------|----------------------------|------|-----------------|------|-------|----|--|
| PARAMETER        | DESCRIPTION                | COMM | IERCIAL         | MILI | UNITS |    |  |
|                  |                            | MIN  | MAX             | MIN  | MAX   |    |  |
| t <sub>PD</sub>  | Clock to Data Out          |      | 22              |      | 24    |    |  |
| t <sub>SEL</sub> | Mux Select to Data Out     |      | 20              |      | 22    |    |  |
| ts               | Input (Data/Instr.) Set Up | 10   |                 | 10   |       |    |  |
| t <sub>H</sub>   | Input (Data/Instr.) Hold   | 3    |                 | 3    |       | ns |  |
| t <sub>DF</sub>  | Output Disable             |      | 15              |      | 16    |    |  |
| t <sub>OE</sub>  | Output Enable              |      | 21              |      | 22    | ]  |  |
| t <sub>PWH</sub> | Clock Pulse Width High     | 10   |                 | 10   |       |    |  |
| t <sub>PWL</sub> | Clock Pulse Width Low      | 10   |                 | 10   |       | ]  |  |

#### **TIMING DIAGRAM**



#### **OUTPUT TIMING DIAGRAM**



Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load. us:

#### **ORDERING INFORMATION**

| PART NUMBER  | SPEED<br>(ns)                          | PACKAGE<br>TYPE  | PACKAGE<br>DRAWING               | OPERATING<br>TEMPERATURE<br>RANGE                            | WSI<br>MANUFACTURING<br>PROCEDURE  |
|--|--|--|----------------------------------|--|--|
| WS59520S<br>WS59520K<br>WS59520KMB<br>WS59521S<br>WS59521K<br>WS59521KMB | 22<br>22<br>24<br>22<br>22<br>22<br>24 | <ul> <li>24 Pin Plastic DIP, 0.3"</li> <li>24 Pin CERDIP, 0.3"</li> <li>24 Pin CERDIP, 0.3"</li> <li>24 Pin Plastic DIP, 0.3"</li> <li>24 Pin CERDIP, 0.3"</li> <li>24 Pin CERDIP, 0.3"</li> </ul> | 51<br>K1<br>K1<br>S1<br>K1<br>K1 | Comm'l<br>Comm'l<br>Military<br>Comm'l<br>Comm'l<br>Military | Standard<br>Standard<br>MIL-STD-883C<br>Standard<br>Standard<br>MIL-STD-883C |



## CMOS/BI-DIRECTIONAL BUS INTERFACE REGISTERS

#### **KEY FEATURES**

- Two Banks of 8 × 16 Registers
- Contents of Each Register Available at Output
- Provides Temporary Address or Data Storage Between Two Processor Ports or Buses
- Bi-Directional Buses Interface Dual 4-Deep or 8-Deep Registers in Each Direction
- Separate Control for Each Register Bank
- Direct Processor Bus-to-Bus Interface
- TTL Compatible
- Replaces Eight WS59520's

### GENERAL DESCRIPTION

The WS59820/WS59820B consists of two banks of registers, eight registers in each bank, each register 16 bits wide. A single bank can be configured as an eight level pipeline or two each four level pipelines. The architectural configuration is determined by the instruction inputs (I0 and I1) for each register bank.

Each of the eight registers in each bank is available at the multiplex output. The output register is determined by the control inputs (S0, S1, and S2) for each register bank. The multiplexed output is 16 bits wide and is enabled by the  $\overrightarrow{OEN}$  signal. Each bank of registers has its own clock (CLK), instruction inputs (I0-1) and multiplex controls.

The WS59820 and WS59820B differ only in pin assignments. The WS59820B has additional  $V_{CC}$  and ground pin assignments and is recommended for new designs.

#### **BLOCK DIAGRAM**





#### SELECTION TABLE FOR REGISTER A OR B

| SX2 | SX1 | SX0 | REGISTER<br>SELECTED |
|-----|-----|-----|----------------------|
| 0   | 0   | 0   | REG 0                |
| 0   | 0   | 1   | REG 1                |
| 0   | 1   | 0   | REG 2                |
| 0   | 1   | 1   | REG 3                |
| 1   | 0   | 0   | REG 4                |
| 1   | 0   | 1   | REG 5                |
| 1   | 1   | 0   | REG 6                |
| 1   | 1   | 1   | REG 7                |

X = Register A or B.

#### REGISTER SHIFT OPTIONS FOR REGISTERS A OR B

| $IX_0,IX_1=0$     | $iX_0, iX_1 = 1$   | $IX_0, IX_1 = 2$                             | $iX_0, iX_1 = 3$          |
|-------------------|--|--|---------------------------|
|                   | DATA<br>7<br>6<br>5<br>4<br>9<br>3<br>9<br>2<br>9<br>1<br>9<br>0 | DATA<br>7<br>7<br>6<br>4<br>3<br>2<br>1<br>0 | NO LOAD<br>OR<br>SHIFTING |
| SINGLE<br>8-LEVEL | DU<br>4-LI   |  |                           |

X = Register A or B.

#### **MULTIPLEX CONTROL**

| OENA | OENB | BYPASS | OPERATION   |
|------|------|--------|---|
| 0    | 0    | 1      | Pass Output of 8:1 Muxes to Outputs               |
| 0    | 0    | 0      | Not Allowed (Input is Preferred)                  |
| 0    | 1    | 0      | Pass Input From DAYB (15:0) to Output DBYA (15:0) |
| 0    | 1    | 1      | Pass Output From 8:1 Mux to Outputs DBYA (15:0)   |
| 1    | 0    | 0      | Pass Input From DBYA (15:0) to Output DAYB (15:0) |
| 1    | 0    | 1      | Pass Output From 8:1 Mux to Outputs DAYB (15:0)   |
| 1    | 1    | x      | Inhibit Outputs (High Impedance)                  |

#### **PIN DESCRIPTION**

| SIGNAL NAME                       | I/O | DESCRIPTION  |
|-----------------------------------|-----|--|
| IA <sub>0</sub> , IA <sub>1</sub> | İ   | Instruction Inputs for Register Bank A                   |
| ΙΒ <sub>0</sub> , ΙΒ <sub>1</sub> | ł   | Instruction Inputs for Register Bank B                   |
| SA0-SA2                           | I   | Multiplex Select for Register Bank A                     |
| SB0-SB2                           | I   | Multiplex Select for Register Bank B                     |
| OENA                              | ł   | Output Enable for Output Port DBYA                       |
| OENB                              | I   | Output Enable for Output Port DAYB                       |
| CLKA                              | I   | Clock Input for Register Bank A                          |
| CLKB                              | I   | Clock Input for Register Bank B                          |
| DBYA 15:0                         | I/O | Register Bank B Input Port, Register Bank A Output Port  |
| DAYB 15:0                         | I/O | Register Bank A Input Port, Register Bank B Output Port  |
| BYPASS                            | 1   | BYPASS Control (Active Low). See Table on Output Control |

·USF-



#### PACKAGE ORIENTATION (WS59820)



#### WS59820/WS59820B THREE STATE TIMING



#### WS59820/WS59820B TIMING DIAGRAM



#### 68 PIN CPGA PIN DESIGNATOR (WS59820)

| PIN<br>NAME     | SIGNAL<br>NAME     | PIN<br>NAME     | SIGNAL<br>NAME     | PIN<br>NAME     | SIGNAL<br>NAME     | PIN<br>NAME     | SIGNAL<br>NAME     |
|-----------------|--------------------|-----------------|--------------------|-----------------|--------------------|-----------------|--------------------|
| A <sub>6</sub>  | IA <sub>1</sub>    | B <sub>6</sub>  | BYPASS             | A <sub>5</sub>  | OENA               | B <sub>5</sub>  | DBYA <sub>0</sub>  |
| A <sub>4</sub>  | DBYA <sub>1</sub>  | B <sub>4</sub>  | DBYA <sub>2</sub>  | A <sub>3</sub>  | GND                | B <sub>3</sub>  | Not Used           |
| A <sub>2</sub>  | Not Used           | B <sub>1</sub>  | Not Used           | B <sub>2</sub>  | Not Used           | C <sub>1</sub>  | DBYA <sub>3</sub>  |
| C <sub>2</sub>  | DBYA <sub>4</sub>  | D <sub>1</sub>  | DBYA <sub>5</sub>  | D <sub>2</sub>  | DBYA <sub>6</sub>  | E <sub>1</sub>  | DBYA <sub>7</sub>  |
| E <sub>2</sub>  | DBYA <sub>8</sub>  | F <sub>1</sub>  | DBYA <sub>9</sub>  | F <sub>2</sub>  | DBYA <sub>10</sub> | G <sub>1</sub>  | DBYA <sub>11</sub> |
| G <sub>2</sub>  | DBYA <sub>12</sub> | H <sub>1</sub>  | DBYA <sub>13</sub> | H <sub>2</sub>  | DBYA <sub>14</sub> | J <sub>1</sub>  | DBYA <sub>15</sub> |
| J <sub>2</sub>  | Not Used           | K <sub>1</sub>  | Not Used           | L <sub>2</sub>  | Not Used           | K <sub>2</sub>  | Not Used           |
| L <sub>3</sub>  | V <sub>cc</sub>    | K <sub>3</sub>  | CLKB               | L <sub>4</sub>  | SB <sub>0</sub>    | K <sub>4</sub>  | SB <sub>1</sub>    |
| L <sub>5</sub>  | SB <sub>2</sub>    | K <sub>5</sub>  | IB <sub>0</sub>    | L <sub>6</sub>  | IB <sub>1</sub>    | K <sub>6</sub>  | GND                |
| L <sub>7</sub>  | OENB               | К <sub>7</sub>  | DAYB <sub>0</sub>  | L <sub>8</sub>  | DAYB <sub>1</sub>  | K <sub>8</sub>  | DAYB <sub>2</sub>  |
| L <sub>9</sub>  | GND                | K <sub>9</sub>  | Not Used           | L <sub>10</sub> | Not Used           | K <sub>11</sub> | Not Used           |
| К <sub>10</sub> | Not Used           | J <sub>11</sub> | DAYB <sub>3</sub>  | J <sub>10</sub> | DAYB <sub>4</sub>  | H <sub>11</sub> | DAYB <sub>5</sub>  |
| H <sub>10</sub> | DAYB <sub>6</sub>  | G <sub>11</sub> | DAYB <sub>7</sub>  | G <sub>10</sub> | DAYB <sub>8</sub>  | F <sub>11</sub> | DAYB <sub>9</sub>  |
| F <sub>10</sub> | DAYB <sub>10</sub> | E <sub>11</sub> | DAYB <sub>11</sub> | E <sub>10</sub> | DAYB <sub>12</sub> | D <sub>11</sub> | DAYB <sub>13</sub> |
| D <sub>10</sub> | DAYB <sub>14</sub> | C <sub>11</sub> | DAYB <sub>15</sub> | C <sub>10</sub> | Not Used           | B <sub>11</sub> | Not Used           |
| A <sub>10</sub> | Not Used           | B <sub>10</sub> | Not Used           | A <sub>9</sub>  | V <sub>cc</sub>    | B <sub>9</sub>  | CLKA               |
| A <sub>8</sub>  | SA <sub>0</sub>    | B <sub>8</sub>  | SA <sub>1</sub>    | A <sub>7</sub>  | SA <sub>2</sub>    | B <sub>7</sub>  | IA <sub>0</sub>    |



#### **ABSOLUTE MAXIMUM RATINGS\***

| Operating Temp.     | (Comm'l) | 0°C to +70°C             |
|---------------------|----------|--------------------------|
|                     | (Mil)    | 55°C to +125°C           |
| Storage Temp. (No   | o Bias)  | 65°C to +150°C           |
| Voltage on any pi   | n with   |                          |
| respect to GND      |          | $\ldots$ . – 0.6V to +7V |
| Latch Up Protection | on       | > 200 mA                 |
| ESD Protection      |          | > ±2000V                 |

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### **DC CHARACTERISTICS** Over Operating Range (See Notes)

| SYMBOL          | PARAMETER                        | TEST CONDITIONS   |   |     | MAX | UNITS |
|-----------------|----------------------------------|---|---|-----|-----|-------|
| V <sub>OH</sub> | Output High Voltage              | $V_{CC} = Min.$<br>$V_{IN} = V_{IH} \text{ or } V_{IL}$ | I <sub>OH</sub> = -6.5 mA                       | 2.4 |     | V     |
| v               | Output Low Veltage               | V <sub>CC</sub> = Min.                                  | I <sub>OL</sub> = 20 mA Comm'l                  |     | 0.5 | v     |
| VOL             | Oulput Low Voltage               | $V_{IN} = V_{IH} \text{ or } V_{IL}$                    | $I_{OL} = 16 \text{ mA Mil}$                    |     | 0.5 |       |
| VIH             | Input High Voltage               | Guaranteed Input  | 2.0   |     | v   |       |
| V <sub>IL</sub> | Input Low Voltage                | Guaranteed Input  | Guaranteed Input Low Voltage                    |     |     | v     |
| l <sub>ix</sub> | Input Load Current               | $V_{CC} = Max, V_{IN}$                                  | $V_{CC} = Max, V_{IN} = GND \text{ or } V_{CC}$ |     |     |       |
| l <sub>oz</sub> | High Impedance<br>Output Current | $V_{CC}$ = Max, $V_{O}$ = GND or $V_{CC}$               |   | -50 | 50  | μA    |
| 1               | Power Supply Current             | V – Mox   | 0°C to +70°C (Comm'l)                           |     | 12  | mΔ    |
| 'CC             | Fower Supply Current             | $v_{\rm CC} = wax$                                      | -55°C to +125°C (Mil)                           |     | 15  | ША    |

**NOTES:** 1) Commercial:  $V_{CC} = +5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to 70°C. 2) Military:  $V_{CC} = +5V \pm 10\%$ ,  $T_A = -55^{\circ}C$  to +125°C. 3)  $C_L = 50 \text{ pF}$  except for  $t_{\text{DF}}$  where  $C_L = 5 \text{ pF}$ .

#### SWITCHING CHARACTERISTICS Over Operating Range (See Notes)

| PARAMETER        | DESCRIPTION   | СОММ | ERCIAL | MILITARY |     | UNITS |
|------------------|---|------|--------|----------|-----|-------|
|                  |   | MIN  | MAX    | MIN      | МАХ |       |
| t <sub>PD</sub>  | Clock to Data Out   |      | 20     |          | 22  |       |
| t <sub>SEL</sub> | Mux Select to Data Out  |      | 20     |          | 22  |       |
| t <sub>S</sub>   | Input (Data/Instr.) Set Up  | 6    |        | 6        |     |       |
| t <sub>H</sub>   | Input (Data/Instr.) Hold  | 5    |        | 5        |     |       |
| t <sub>DF</sub>  | Output Disable  | 7    | 15     |          | 16  | ns    |
| t <sub>OE</sub>  | Output Enable   | 7    | 18     |          | 22  |       |
| t <sub>PWH</sub> | Clock Pulse Width High  | 10   |        | 12       |     |       |
| t <sub>PWL</sub> | Clock Pulse Width Low   | 11   |        | 12       |     |       |
| t <sub>BYP</sub> | Bypass to Data Out  |      | 17     |          | 20  |       |
| t <sub>DYB</sub> | Data Via BYPASS<br>(Data In to Data Out When<br>BYPASS is Active Low) |      | 13     |          | 16  |       |

NOTE: Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.



68 PIN CPGA PIN DESIGNATOR (WS59820B)

| PIN<br>NAME     | SIGNAL<br>NAME     | PIN<br>NAME     | SIGNAL<br>NAME     | PIN<br>NAME     | SIGNAL<br>NAME     | PIN<br>NAME     | SIGNAL<br>NAME     |
|-----------------|--------------------|-----------------|--------------------|-----------------|--------------------|-----------------|--------------------|
| A <sub>6</sub>  | IA <sub>1</sub>    | B <sub>6</sub>  | BYPASS             | A <sub>5</sub>  | OENA               | B <sub>5</sub>  | DBYA <sub>0</sub>  |
| A <sub>4</sub>  | DBYA <sub>1</sub>  | B <sub>4</sub>  | DBYA <sub>2</sub>  | A <sub>3</sub>  | GND                | B <sub>3</sub>  | GND                |
| A <sub>2</sub>  | Not Used           | B <sub>1</sub>  | GND                | B <sub>2</sub>  | GND                | C <sub>1</sub>  | DBYA <sub>3</sub>  |
| C <sub>2</sub>  | DBYA <sub>4</sub>  | D <sub>1</sub>  | DBYA <sub>5</sub>  | D <sub>2</sub>  | DBYA <sub>6</sub>  | E <sub>1</sub>  | DBYA <sub>7</sub>  |
| E <sub>2</sub>  | DBYA <sub>8</sub>  | F <sub>1</sub>  | DBYA <sub>9</sub>  | F <sub>2</sub>  | DBYA <sub>10</sub> | G <sub>1</sub>  | DBYA <sub>11</sub> |
| G <sub>2</sub>  | DBYA <sub>12</sub> | H <sub>1</sub>  | DBYA <sub>13</sub> | H <sub>2</sub>  | DBYA <sub>14</sub> | J <sub>1</sub>  | DBYA <sub>15</sub> |
| J <sub>2</sub>  | V <sub>CC</sub>    | K <sub>1</sub>  | V <sub>cc</sub>    | L <sub>2</sub>  | Not Used           | K <sub>2</sub>  | V <sub>CC</sub>    |
| L <sub>3</sub>  | V <sub>cc</sub>    | K <sub>3</sub>  | CLKB               | $L_4$           | SB <sub>0</sub>    | K <sub>4</sub>  | SB <sub>1</sub>    |
| L <sub>5</sub>  | SB <sub>2</sub>    | К <sub>5</sub>  | IB <sub>0</sub>    | L <sub>6</sub>  | IB <sub>1</sub>    | К <sub>6</sub>  | GND                |
| L <sub>7</sub>  | OENB               | K <sub>7</sub>  | DAYB <sub>0</sub>  | L <sub>8</sub>  | DAYB <sub>1</sub>  | K <sub>8</sub>  | DAYB <sub>2</sub>  |
| L <sub>9</sub>  | GND                | K <sub>9</sub>  | GND                | L <sub>10</sub> | Not Used           | K <sub>11</sub> | GND                |
| К <sub>10</sub> | GND                | J <sub>11</sub> | DAYB <sub>3</sub>  | J <sub>10</sub> | DAYB <sub>4</sub>  | H <sub>11</sub> | DAYB <sub>5</sub>  |
| H <sub>10</sub> | DAYB <sub>6</sub>  | G <sub>11</sub> | DAYB <sub>7</sub>  | G <sub>10</sub> | DAYB <sub>8</sub>  | F <sub>11</sub> | DAYB <sub>9</sub>  |
| F <sub>10</sub> | DAYB <sub>10</sub> | E <sub>11</sub> | DAYB <sub>11</sub> | E <sub>10</sub> | DAYB <sub>12</sub> | D <sub>11</sub> | DAYB <sub>13</sub> |
| D <sub>10</sub> | DAYB <sub>14</sub> | C <sub>11</sub> | DAYB <sub>15</sub> | C <sub>10</sub> | V <sub>cc</sub>    | B <sub>11</sub> | V <sub>cc</sub>    |
| A <sub>10</sub> | Not Used           | B <sub>10</sub> | V <sub>cc</sub>    | A <sub>9</sub>  | V <sub>cc</sub>    | B <sub>9</sub>  | CLKA               |
| A <sub>8</sub>  | SA <sub>0</sub>    | B <sub>8</sub>  | SA <sub>1</sub>    | A <sub>7</sub>  | SA <sub>2</sub>    | B <sub>7</sub>  | IA <sub>0</sub>    |

#### PACKAGE ORIENTATION (WS59820B)



US.

#### **ORDERING INFORMATION**

| PART NUMBER  | SPEED<br>(ns)                    | PACKAGE<br>TYPE  | PACKAGE<br>DRAWING         | OPERATING<br>TEMPERATURE<br>RANGE                | WSI<br>MANUFACTURING<br>PROCEDURE  |
|--|----------------------------------|--|----------------------------|--|--|
| WS59820J<br>WS59820G<br>WS59820GMB<br>WS59820BJ<br>WS59820BG<br>WS59820GMB | 23<br>23<br>25<br>23<br>23<br>23 | 68 Pin PLDCC<br>68 Pin Ceramic PGA<br>68 Pin Ceramic PGA<br>68 Pin PLDCC<br>68 Pin Ceramic PGA<br>68 Pin Ceramic PGA | J1<br>G1<br>G1<br>J1<br>G1 | Comm'l<br>Comm'l<br>Military<br>Comm'l<br>Comm'l | Standard<br>Standard<br>MIL-STD-883C<br>Standard<br>Standard<br>MIL-STD-883C |



Ws-



| GENER           | AL INFOR            | MATION            |               | And the second second |    | 1 |
|-----------------|---------------------|-------------------|---------------|-----------------------|----|---|
| PROM            | RPROM N             | IEMORY            | PRODU         | CTS                   |    | 2 |
| EPROM           | MEMORY              | PRODU             | icts          |                       |    | 3 |
| PROGR           | AMMABL              | e systei          | M™ DEVI       | CES (PS               | D) | 4 |
| Memor<br>PSD De | ry Progr<br>Velopme | AMMINO<br>NT SYST | G AND<br>TEMS |                       |    | 5 |
| CMOS            | LOGIC PR            | ODUCTS            |               |                       |    | 6 |
| MILITAI         | RY PRODU            | JCTS              |               |                       |    | 7 |
| QUALIT          | TY ÁND RÌ           | ELIABILI          | тү            |                       |    | 8 |
| PACKA           | ge infor            | MATION            |               |                       |    | 9 |

SALES REPRESENTATIVES AND DISTRIBUTORS

1

### **SECTION INDEX**

| MILITARY PRODUCTS |  |
|-------------------|--|
|-------------------|--|

For additional information, call 800-TEAM-WSI (800-832-6974). In California, call 800-562-6363.





Waferscale Integration, Inc. (WSI) is committed to supplying products that meet the demands of the Military/Hi-Reliability marketplace. WSI's very high performance CMOS EPROM (with its patented Split-Gate design) and Logic technology offers an intrinsic reliability that, when coupled with Military screening and testing, produces an extremely enhanced and reliable product. All WSI products can be procured fully compliant to Paragraph 1.2.1 of MIL-STD-883C.

The WSI Quality Assurance Program has been designed and implemented to maintain the high standards needed to repeatedly produce these products. The cohesiveness of the Program is accomplished through a comprehensive Document Control system that assures the repeatability of the process.

State-of-the-art equipment and techniques are being used extensively throughout Design, Wafer Fabrication, Assembly, Screening and Testing (Method 5004), and Quality Conformance Inspections (Method 5005) to produce the highest yields possible with their associated reliability enhancement.

The tables below describe the program in detail. Worthy of notation is the fact that WSI UV EPROMs are subjected to a 100% data retention test in wafer form (72 hours at 225°C). This wafer data retention test, with its high activation temperature, assures that data retention problems are reduced and virtually eliminated.

| SCREEN                              | TEST METHOD/CONDITION                           | QUALITY<br>LEVEL |
|-------------------------------------|---|------------------|
| Data Retention (EPROMs Only)        | 72 Hours at 225°C                               | 100%             |
| Visual and Mechanical               | 5004  |                  |
| Internal Visual                     | 2010/Condition B                                | 100%             |
| Temperature Cycle                   | 1010/Condition C                                | 100%             |
| Constant Acceleration               | 2001/Condition D or E (Y <sub>1</sub> Axis)     | 100%             |
| Hermeticity                         | 1014  |                  |
| Fine                                | Condition A or B                                | 100%             |
| Gross                               | Condition C                                     | 100%             |
| External Visual                     | 2009  | 100%             |
| Burn-In                             | 5004  |                  |
| Pre-Burn-In Electrical              | Per Applicable WSI Device Specifications or     | 100%             |
|                                     | Military Drawing. $T_A = +25^{\circ}C$ .        |                  |
| Burn-In                             | 1015/Condition D, $T_A = +125^{\circ}C$ Minimum | 100%             |
| Final Electrical Tests (See Note 1) | 5004  |                  |
| Static (DC)                         | a) T <sub>A</sub> = +25°C, +125°C, and -55°C    | 100%             |
| Functional                          | b) Power Supply Extremes                        | 100%             |
| Switching (AC)                      |   |                  |
| Percent Defective Allowable (PDA)   | 5004  | 5%               |
|                                     | Paragraph 3.5.1                                 |                  |
| Quality Conformance Inspection      | 5005  |                  |
| Sample Selection                    | See Tables II Through V                         | Sample           |
| External Visual                     | 2009  | 100%             |

#### TABLE I. 100% SCREENING TO METHOD 5004

All product is subjected to the following 100% screening flow. Screening test methods are in accordance with MIL-STD-883, Method 5004. (Latest issues in effect.)

NOTE: 1. Per applicable WSI device specification or Military Drawing.

 TABLE II. GROUP A QUALITY CONFORMANCE INSPECTION

 Group A Inspection is performed on each inspection lot per MIL-STD-883, Method 5005, Table I.

|  |      | MAXIMUM        |                  |
|--|------|----------------|------------------|
| TEST (See Note 1)  | LTPD | SAMPLE<br>SIZE | ACCEPT<br>NUMBER |
| Subgroup 1<br>Static Tests at $T_A = +25^{\circ}C$                                 | 2    | 116            | 0                |
| Subgroup 2<br>Static Tests at Maximum Rated Operating Temperature                  | 2    | 116            | 0                |
| Subgroup 3<br>Static Tests at Minimum Rated Operating Temperature                  | 2    | 116            | 0                |
| Subgroup 4 (See Note 2)<br>Dynamic Tests at $T_A = +25^{\circ}C$                   | 2    | 116            | 0                |
| Subgroup 5 (See Note 2)<br>Dynamic Tests at Maximum Rated Operating Temperature    | 2    | 116            | 0                |
| Subgroup 6 (See Note 2)<br>Dynamic Tests at Minimum Rated Operating Temperature    | 2    | 116            | 0                |
| Subgroup 7<br>Functional Tests at $T_A = +25^{\circ}C$                             | 2    | 116            | 0                |
| Subgroup 8<br>Functional Tests at Maximum and Minimum Rated Operating Temperatures | 2    | 116            | 0                |
| Subgroup 9<br>Switching Tests at $T_A = +25^{\circ}C$                              | 2    | 116            | 0                |
| Subgroup 10<br>Switching Tests at Maximum Rated Operating Temperature              | 2    | 116            | 0                |
| Subgroup 11<br>Switching Tests at Minimum Rated Operating Temperature              | 2    | 116            | 0                |

·U/f-

NOTES: 1. Per applicable WSI device specification or Military Drawing. 2. Subgroups 4, 5, and 6 are not applicable to WSI products.

#### TABLE III. GROUP B QUALITY CONFORMANCE INSPECTION

Group B quality conformance tests are performed on each inspection lot in accordance with MIL-STD-883, Method 5005, Table IIb.

| TEST  | TEST<br>METHOD | TEST CONDITIONS   | QUALITY LEVEL/<br>MAXIMUM ACCEPT<br>NUMBER               |
|---|----------------|---|--|
| Subgroup 2<br>Resistance to Solvents                                | 2015           | 4 Chemical Solutions  | 4 Devices (No<br>Failures)                               |
| Subgroup 3<br>Solderability   | 2403           | Soldering Temperature of<br>+245°C ± 5°C  | LTPD 10/Accept = 2<br>38 Leads From 3<br>Devices Minimum |
| Subgroup 5<br>Bond Strength<br>Ultrasonic or Wedge                  | 2011           | Condition C or D  | LTPD 15/Accept = 1<br>34 Bonds From 4<br>Devices Minimum |
| Subgroup 8<br>Electrostatic Discharge<br>Sensitivity Classification | 3015           | Unless Otherwise Specified, This Test<br>Will be Performed for Initial Qualifi-<br>cation of New Product or Redesign. | LTPD 15/Accept = 0                                       |

#### TABLE IV. GROUP C QUALITY CONFORMANCE INSPECTION

Group C quality conformance tests are performed on inspection lots every 52 weeks in accordance with MIL-STD-883, Method 5005, Table III.

| TEST                                 | TEST<br>METHOD | TEST CONDITIONS                                 | QUALITY LEVEL/<br>MAXIMUM ACCEPT<br>NUMBER |
|--------------------------------------|----------------|---|--|
| Subgroup 1<br>Steady-State Life Test | 1005           | Condition D, 1000 Hours at $T_A = 125^{\circ}C$ | LTPD 5/Accept = 2                          |
| End-Point Electrical                 |                | Per WSI Specification or Military Drawing       |  |



 TABLE V.
 GROUP D QUALITY CONFORMANCE INSPECTION

 Group D quality conformance tests are performed on inspection lots every 52 weeks in accordance with MIL-STD-883, Method 5005, Table IV.

| TEST   | TEST<br>METHOD                                | TEST CONDITIONS  | QUALITY LEVEL/<br>MAXIMUM ACCEPT<br>NUMBER       |
|--|---|--|--|
| Subgroup 1<br>Physical Dimensions  | 2016  | Per WSI Outline Drawing and<br>Appendix C of MIL-M-38510   | LTPD 15/Accept = 2                               |
| Subgroup 2<br>Lead Integrity<br>Hermeticity, Fine and Gross  | 2004 or<br>2028<br>1014                       | Test Condition B2 (Lead Fatigue) or D  | LTPD 15/Accept = 2                               |
| Subgroup 3<br>Thermal Shock<br>Temperature Cycling<br>Moisture Resistance<br>Hermeticity, Fine and Gross<br>Visual Examination<br>End-Point Electrical Parameters                | 1011<br>1010<br>1004<br>1014<br>1004,<br>1010 | Condition B Minimum<br>Condition C Minimum<br>Condition A or B and C<br>Per WSI Specification or Military                                | LTPD 15/Accept = 2                               |
| Subgroup 4<br>Mechanical Shock<br>Vibration, Variable Frequency<br>Constant Acceleration<br>Hermeticity, Fine and Gross<br>Visual Examination<br>End-Point Electrical Parameters | 2002<br>2007<br>2001<br>1014<br>2009          | Condition B Minimum<br>Condition A Minimum<br>Condition D or E<br>Condition A or B and C<br>Per WSI Specification or Military<br>Drawing | LTPD 15/Accept = 2                               |
| Subgroup 5<br>Salt Atmosphere<br>Hermeticity, Fine and Gross<br>Visual Examination   | 1009<br>1014<br>1009                          | Condition A Minimum<br>Condition A or B and C  | LTPD 15/Accept = 2                               |
| Subgroup 6<br>Internal Water Vapor   | 1018  | 5,000 ppm Maximum Water Content<br>at 100°C  | 3 Devices, 0 Failures<br>or 5 Devices, 1 Failure |
| Subgroup 7<br>Adhesion of Lead Finish  | 2025  |  | LTPD 15/Accept = 2                               |
| Subgroup 8<br>Lid Torque   | 2024  | As Applicable to Glass-Frit Packages   | LTPD 15/Accept = 0                               |

·W/5

#### WSI'S SMD PRODUCTS

WSI supports the Standardized Military Drawings (SMD) program sponsored by the Defense Electronics Supply Center (DESC), Dayton, Ohio 45444-5277, and has submitted Certificates of Compliance for the following products:

| SMD NO.    | WSI PART NO.                  | ESTIMATED DESC<br>PUBLICATION DATE |
|------------|-------------------------------|------------------------------------|
| 85102      | WS27C64F/WS27C64L/WS57C64F    | Available Now                      |
| 5962-86063 | WS27C256F/WS27C256L/WS57C256F | Available Now                      |
| 5962-87515 | WS57C49B                      | Available Now                      |
| 5962-87529 | WS57C45                       | Available Now                      |
| 5962-87614 | WS27C010L                     | Available Now                      |
| 5962-87648 | WS27C512L                     | Available Now                      |
| 5962-87650 | WS57C191B/WS57C291B           | Available Now                      |
| 5962-87661 | WS27C128F/WS27C128L/WS57C128F | Available Now                      |
| 5962-87708 | WS5910                        | Available Now                      |
| 5962-88733 | WS59510                       | Available Now                      |
| 5962-88734 | WS57C191B/WS57C291B OTP       | Available Now                      |
| 5962-87735 | WS57C45 OTP                   | Available Now                      |
| 5962-88736 | WS59520                       | Q4, 1989                           |
| 5962-88535 | WS5901                        | Available Now                      |
| 5962-89538 | WS57C51B                      | Q4, 1989                           |
| 5962-86805 | WS27C210L                     | Q4, 1989                           |

Copies of the SMD may be obtained by calling DESC at Tel. 513-296-6095. Any of the above products can also be obtained compliant to MIL-STD-883C.

#### WSI'S MIL-STD-883C COMPLIANT PRODUCTS

When Standardized Military Drawings are not yet available for new products offered by WSI, military versions of these products may be obtained compliant to MIL-STD-883C:

|            |  | FASTEST<br>MILITARY SPEED |
|------------|--|---------------------------|
| WS27C010L  | 128K × 8 CMOS EPROM                      | 150 ns                    |
| WS27C040L  | 512K × 8 CMOS EPROM                      | 150 ns                    |
| WS27C210L  | 64K × 16 CMOS EPROM                      | 120 ns                    |
| WS27C512F  | 64K × 8 CMOS EPROM                       | 90 ns                     |
| WS57C43B   | 4K × 8 CMOS PROM/RPROM                   | 30 ns                     |
| WS57C51B   | 16K × 8 CMOS PROM/RPROM                  | 35 ns                     |
| WS57C65    | 4K × 16 CMOS EPROM                       | 70 ns                     |
| WS57C256F  | 32K × 8 CMOS EPROM                       | 55 ns                     |
| WS57C257   | 16K × 16 CMOS EPROM                      | 55 ns                     |
| WS59016    | 16-Bit CMOS Bit Slice Processor          | 27 MHz                    |
| WS59032    | 32-Bit CMOS Bit Slice Processor          | 29 MHz                    |
| WS59520/21 | CMOS Pipeline Register                   | 24 ns                     |
| WS59820    | CMOS Bi-Directional Register             | 22 ns                     |
| MAP168     | User-Configurable Peripheral with Memory | 45 ns                     |
| PAC1000    | User-Configurable 16-Bit Microcontroller | 16 MHz                    |
| SAM448     | User-Configurable Microsequencer         | 20 MHz                    |

·Us







### **SECTION INDEX**

| QUALITY AND RELIABILITY |  |
|-------------------------|--|
|-------------------------|--|

For additional information, call 800-TEAM-WSI (800-832-6974). In California, call 800-562-6363.



# **QUALITY STATEMENT**

WaferScale Integration, Inc. is committed to producing and delivering defect-free products and services that meet or exceed the specified requirements. We are dedicated to a system of defect prevention and an attitude of zero defects through management example.

The management of WaferScale Integration, Inc. pledges this to you . . . our CUSTOMER.





WAFERSCALE INTEGRATION, INC.

## **QUALITY & RELIABILITY PROGRAM**

#### INTRODUCTION

The Quality & Reliability (Q & R) Program at WSI is intended to comply with the latest requirements of: MIL-I-45208, "Inspection System Requirements;" MIL-Q-9858, "Quality Program Requirements;" and Appendix A of MIL-M-38510, "Quality Assurance Program."

The task of the Q & R Program is to assure that all delivered products conform to the requirements of each order placed with the company and to drive the quality and reliability improvement process to optimize product performance and market acceptance.

In order to support the above, WSI has organized its Q & R Department into four main sections:

#### 1.0 Quality Control (QC) — The main functions of QC are:

- 1.1 QC Engineering To provide the Quality Control function and the manufacturing function with technical support.
- 1.2 Materials Quality Control Assures that all raw materials used in the manufacture of the final product meet WSI specified requirements.
- 1.3 Process Quality Control Assures that all WSI manufacturing processes are within their specified control limits and that in-process product maintains the highest quality level.

#### 2.0 Quality Assurance (QA) — The main functions of QA are:

- 2.1 QA Engineering To provide a factory interface for customers on all field returns and corrective action requests; to provide technical assistance to other QA functions and engineering functions in matters of product quality.
- 2.2 QA Inspection To assure that the final product meets the internal product specifications, applicable customer specifications, and/or other contractual requirements.
- 2.3 Calibration To provide a function that assures all equipment used to test or accept product is properly calibrated at set intervals to assure product quality.

#### 3.0 Reliability — The main functions of Reliability are:

- 3.1 Reliability Engineering (RE) To assure that all manufactured products reflect the highest reliability standards and to measure this with in-house programs to compare against these standards; to provide technical assistance to other engineering functions in matters of product reliability; to prepare and execute Qualification plans for new or revised designs, packages and processes.
- 3.2 Reliability Test Lab To provide suitable step/stress facilities in-house, or at an appropriate vendor, for the purpose of conducting qualifications or quality conformance inspections.
- 3.3 Failure Analysis Lab To provide and maintain a Failure Analysis function in-house, or at an appropriate vendor, for the purpose of investigating the cause(s) of failure(s) and for their systematic elimination from the product.

#### 4.0 Configuration Control — The main functions are:

- 4.1 Document Control To provide an organized, systematic function for originating, changing and distributing internal specifications and drawings; to provide for the prompt notification of changes to customers with Change Notification Requirements.
- 4.2 Audits To provide a system for periodically checking WSI's and vendor's quality programs for compliance with stated policies, procedures and contractual requirements.
- 4.3 Specification Review and Writing To provide a function for reviewing customer documentation and converting those requirements to in-house requirements.
- 5.0 For detailed coverage of WSI's total Q & R System, write or call for our "Quality & Reliability Policy Manual."

#### QUALITY

#### What Is Quality?

Quality is something we all strive for, but seem at a loss to define simply. At WSI we have chosen to adopt Phil Crosby's definition because it is the simplest and to-the-point.

#### Quality is: "Conformance to the requirements."

Quality is not relegated only to the state of the product. It encompasses all administrative areas also. At WSI we strive for *zero defects* and our programs are geared to attain this.

#### **Product Flows**

WSI offers five standard product flows which are shown below:

| 1.0               | Flows  |  | 883<br>Class B              | Mil-Temp     | Standard                     | Standard                   | Standard   |
|-------------------|--|--|-----------------------------|--------------|------------------------------|----------------------------|------------|
| 2.0               | Packages   |  | Hermetic                    | Hermetic     | Hermetic                     | Hermetic                   | Plastic    |
| 3.0               | Opera  | ating Temperature Range  | Military<br>-55°C to +125°C |              | Industrial<br>-40°C to +85°C | Commercial<br>0°C to +70°C |            |
|                   | SCREENS & MIL-STD-883 METHOD/CONDITION<br>INSPECTIONS OR WSI REQUIREMENT |  | 883                         | MIL-TEMP     | STANDARD                     | STANDARD                   | STANDARD   |
| 40                | Preseal  | M2010/Condition B  | 100%                        | N/A          | N/A                          | N/A                        | N/A        |
| 4.0               | Inspection   | WSI Requirement  | N/A                         | 100%         | 100%                         | 100%                       | 100%       |
| 6.0               | Temperature<br>Cycle   | M1010/Condition C<br>10 Cycles, -65°C to +150°C                | 100%                        | N/A          | N/A                          | N/A                        | N/A        |
| 7.0               | Constant<br>Acceleration   | M2001/Condition D or E<br>Y1:20K Gs or 30K Gs                  | 100%                        | N/A          | N/A                          | N/A                        | N/A        |
| 8.0<br>8.1<br>8.2 | Hermeticity<br>Fine Leak<br>Gross Leak                                   | M1014/Condition A or B<br>M1014/Condition C                    | 100%<br>100%                | 100%<br>100% | 100%<br>100%                 | 100%<br>100%               | N/A<br>N/A |
| 9.0               | Data Retention (EPROMs only)   | Wafers — 72 Hours at 225°C                                     | 100%                        | 100%         | 100%                         | 100%                       | 100%       |
| 10.0              | Pre Burn-In<br>Electricals   | Per Applicable Data Sheet                                      | 100%                        | 100%         | 100%                         | 100%                       | N/A        |
| 11.0              | Burn-In  | M1015/Condition A or D<br>160 Hours at +125°C or<br>Equivalent | 100%                        | Note 1       | Note 1                       | Note 1                     | N/A        |
| 12.0              | Post Burn-In<br>Electricals  | Per Applicable Data Sheet                                      | 100%                        | 100%         | 100%                         | 100%                       | N/A        |
| 13.0              | % Defective<br>Allowable   | M5004, Paragraph 3.5.1   | 5%                          | N/A          | N/A                          | N/A                        | N/A        |
| 14.0              | Final<br>Electricals   | Per Applicable Data Sheet                                      | 100%                        | 100%         | 100%                         | 100%                       | 100%       |
| 15.0              | Quality<br>Conformance   | QCI per M5005/Group A  | Sample                      | Sample       | Sample                       | Sample                     | Sample     |
| 10.0              | External *   | M2009  | 100%                        | N/A          | N/A                          | N/A                        | N/A        |
| 10.0              | Visual   | WSI Requirement  | N/A                         | 100%         | 100%                         | 100%                       | 100%       |
| 17.0              | Quality<br>Conformance   | QCI per M5005/<br>Group B, C and D                             | Sample                      | N/A          | N/A                          | N/A                        | N/A        |
| 18.0              | Shipping<br>Inspection   | Every Shipment   | 100%                        | 100%         | 100%                         | 100%                       | 100%       |

\* WSI ships visual and mechanical criteria to a 0.1% AQL.

Note: 1. 6–21 hours at 150°C depending on product family. Consult factory for details.





WAFERSCALE INTEGRATION, INC.

### **RELIABILITY** INTRODUCTION

WSI is committed to serving its customers with the most reliable products available. From the onset, products are designed, manufactured and tested to rigorous WSI standards which culminate in devices that are better in both performance and reliability.

#### **RELIABILITY GOALS**

The failure rate for any integrated circuit has been classically described as having a "bathtub" curve (see Figure 1). The "bathtub" curve shows three main stages of a product's life: 1) A very high failure rate in the beginning, known as the infant mortality period, which normally represent the first 300 hours in a system. 2) A constant failure rate period, with relatively few failures, known as the intrinsic failure rate or useful life. This period represents the next 20 years or more of operation. 3) Eventually, the devices enter the wearout region where failures begin to occur very rapidly again. The mean time to failure for wearout is >20 years.



Figure 1 — Bathtub Curve

WSI has established the following Reliability Goals at  $T_{\rm A}$  = 55°C:

| <ul> <li>Infant Mortality</li> </ul>  | 0–300 Hours | ≼0.1%          |
|---------------------------------------|-------------|----------------|
| <ul> <li>Intrinsic Failure</li> </ul> | 300 Hours-  | ≤100 FITs      |
| Rate                                  | 20 Years    |                |
| <ul> <li>Wear Out</li> </ul>          |             | MTTF >20 Years |

In order to meet the infant mortality goal of 0.1%, an appropriate burn-in screen may be implemented. Data collected on 10,000 EPROMs, from various wafer fab runs, showed the failure rate to be 0.23% during the first six hours of burn-in which then dropped to 0.02% over the next 21 hours. This demonstrated that a proper burn-in (150°C, 6.5V) for six hours was sufficient to lower the failure rate to less than 0.1%. This screen is revisited on a periodic basis to determine whether or not it is continuing to meet the stated goal. Similar data is collected when a new process is released to production.

#### **RELIABILITY PREDICTION**

The life expectancy of an integrated circuit can be accelerated by both temperature and voltage. At WSI, both are used extensively in assessing product reliability.

#### Temperature

For many years, temperature had been known to be an accelerator of various types of failure mechanisms. By increasing the temperature, it was observed that the devices took less time to fail. By elevating the temperature, long term reliability data can be collected in a relatively short time. Failure rate calculations are based upon data collected from accelerated life testing.

The temperature dependence on accelerating failures has been shown to be exponential. The acceleration factor between two temperatures can be calculated by using the Arrhenius equation:

$$A = Exp \frac{E_a}{k} \left( \frac{1}{T_1} - \frac{1}{T_2} \right)$$

 $T_1$  = Application Junction Temperature

T<sub>2</sub> = Accelerated Stress Junction Temperature

 $k^{-} = 8.62 \times 10^{-5} \text{ eV/}^{\circ}\text{K}$ 

E<sub>a</sub> = Thermal Activation Energy

Each failure mechanism is accelerated differently by temperature. The thermal activation energy is a constant which adjusts for the temperature dependence for the various failure mechanisms. The following activation energies are used for each failure mechanism:

| Failure Mechanism    | Activation Energy (E <sub>a</sub> ) |
|----------------------|-------------------------------------|
| Oxide Defects        | 0.3 eV                              |
| Masking Defects      | 0.5 eV                              |
| Assembly Defects     | 0.5 eV                              |
| Bulk Silicon Defects | 0.5 eV                              |
| Electromigration     | 0.5–0.9 eV                          |
| Charge Loss          | 0.6 eV                              |
| Contamination        | 1.0 eV                              |

#### Voltage

Oxide defects are more highly accelerated by voltage than by temperature (note the low activation energy for oxide defects). To obtain a higher acceleration for oxide defects during a lifetest, the supply voltage is increased by 6.5 volts when possible. By increasing the supply voltage, an additional acceleration of 55× is obtained for oxide defects.

#### FAILURE RATE CALCULATIONS

Failure rate calculations are based on a summary of the life test results. Typically, the failure rate is calculated for a family of devices manufactured on a given process. To calculate a failure rate, the acceleration factor for each activation energy must be calculated between the accelerated stress temperature and the application temperature. Junction temperatures are used rather than ambient temperatures. The junction temperature is the temperature at the dis surface due to the heat generated by the device itself. The junction temperature is the product of the power dissipation multiplied by the thermal resistance of the package and is then added to the ambient temperature.

$$T_J = T_A + (\theta_{JA})(P)$$
; where  $P = (I_{CC})(V_{CC})$ 

The next step is to calculate the number of accelerated device hours from the lifetest data. The number of device hours is the product of the sample size multiplied by the hours of the lifetest. The equivalent device hours for each activation energy is calculated by multiplying the device hours by the acceleration factor. The failure rate for each activation energy is computed by dividing the total number of failures with the same activation energy by the equivalent device hours. Typically a 60% confidence level is used for calculating failure rates for each activation energy. The failure rates for each activation energy. The failure rates for each activation energy. The failure rate is expressed in FITs which is the number of failures per 10<sup>9</sup> device hours:

Failure Rate =  $\sum \frac{F(E_a, 60\% \text{ UCL})}{A(E_a, T_1, T_2) \times D} \times 10^9 \text{ FITs}$ 

 $\begin{array}{l} \mathsf{F}(\mathsf{E}_a,\,60\%\,UCL)=1.049\,(\mathsf{Failures\ with\ same\ }\mathsf{E}_a)\ +\ 1.0305\\ \mathsf{A}(\mathsf{E}_a,\ \mathsf{T}_1,\ \mathsf{T}_2)\ =\ \mathsf{Acceleration\ Factor}\\ \mathsf{D}\ =\ \mathsf{Device\ Hours} \end{array}$ 

#### **RELIABILITY DATA SUMMARY**

The Reliability Data Summary is a quarterly publication which presents all WSI reliability data and is available to WSI customers. The data is presented with the test results at each timepoint with accompanying failure analysis where applicable. In this manner, the customer can compute the failure rate for his own application. For convenience, the failure rates have been computed to 55°C using the previous method discussed.

Current life test results show a failure rate of 63 FITs at 55°C on EPROMs with a density of 64K and higher. This data was computed from approximately 9 million device hours. The failure rate for Bit Slice products was approximately 106 FITs after 2 million device hours.

#### PRODUCT RELIABILITY ElectroStatic Discharge Sensitivity (ESDS)

WSI products are tested for ESDS in accordance with Method 3015 of MIL-STD-883. Typical inputs fail around 5,000 volts and outputs fail in the range of 3,000 to 5,000

volts. Testing is performed on new products or when changes occur that can influence the ESDS of a device (i.e., redesign, new process, etc.).

#### Latch-Up

Latch-up is a condition that occurs due to excessive current (spikes) in the circuit periphery and creates a large potential that triggers a parasitic SCR inherent to all CMOS processes. Latch-up can be destructive to the device. To reduce latch-up, WSI employs an epitaxial layer above a low resistivity substrate. This diverts the current to the substrate, away from the active circuitry, reducing the lateral potential which triggers the latch-up. WSI products are tested for latch-up between -1.0 and +7.0 volts with currents up to 200 mA forced on any one pin.

#### Qualifications

All new processes, major process changes, or new design rules must pass a reliability qualification. One to three lots are used depending on the reliability risk involved. Qualification requires a minimum 1000-hour life test at 125°C. EPROMs are stressed dynamically at 150°C with an overvoltage condition of 6.5 volts. (The overvoltage accelerates oxide defects an additional  $55 \times$ .) Qualifications place heavy emphasis on the first 48 hours (infant mortality) of the life test. Larger sample sizes are used initially with the number decreasing as the qualification progresses. If other reliability stresses are to be used in the qualification, those units will receive a 48-hour burn-in prior to starting those stresses in order to eliminate any unrelated failures.

Logic and EPROM products run on the same fab process with the Logic products lacking the steps for the EPROM products. The peripheral circuitry of the EPROM, decoders, I/Os, etc., have the identical design rules as the Logic products. Every reliability evaluation on an EPROM product also evaluates the Logic product line. Testing and failure analysis is easier on an EPROM. Because of the large availability of EPROM burn-in boards, larger sample sizes can be used. Also, the straightforward operation of an EPROM allows 100% dynamic stressing during burn-in at a higher temperature and voltage.

EPROMs are subjected to special qualification requirements to study the data retention characteristics of the EPROM cell. These devices are programmed with a 100% zero pattern and then baked at 150°C, 200°C, and 250°C for 1000 hours. These tests are performed to insure that WSI reliability goals have been met.

Other tests include Temperature Cycle from  $-65^{\circ}$ C to  $+150^{\circ}$ C for 1000 cycles. In addition, plastic packaged products must pass 1000 hours of Temperature Humidity Bias at 85°C and 85% relative humidity or 100 hours of HAST (High Accelerated Stress Test) at 120°C and 85% relative humidity, and 168 hours of Pressure Pot at 15 PSIG.



#### **EPROMs**

Because of the floating gate storage cell, EPROMs have unique reliability considerations. Data retention is related to the ability to store a charge on the floating gate of the EPROM cell. Charge loss can shift the threshold of the EPROM cell from a programmed state to an unprogrammed state, i.e., from a logical 0 to a 1. Charge loss is the result of defects in the oxide surrounding the floating gate. These defects occur during wafer processing and generally affect a single bit in the array. It has been shown that defective bits of this type lose their charge very rapidly with high temperature. For this reason, they can be effectively screened out with a high temperature bake.

#### **EPROM Screening**

Data retention screening is performed on all EPROM products. Screening is at the wafer level so that higher temperatures can be used without the fear of affecting the solderability of a packaged unit. The screen consists of programming each device 100% and then baking the wafers for 72 hours at 225°C. After the bake, the 100% pattern is verified. This screen is equivalent to 11.5 years of continuous operation at 55°C.

Charge can also flow electrically to the floating gate. Charge gain is charge transfer from either the word line or the bit line to the floating gate such that an unprogrammed device becomes programmed. To date, charge gain has not been observed on any WSI EPROM.

#### **EPROM Programming**

Electrical charge loss is the major cause for programming failure. Program Disturb is charge transfer from the floating gate to the bit line. This charge loss mechanism occurs during programming due to the high electrical fields present. Failure occurs when an already programmed cell loses charge as other cells, with the same bit line, are being programmed. This failure mechanism is the result of oxide defects at the edge of the floating gate.

DC Erase is electrical charge loss to the word line. DC Erase is the result of defects in the oxide between the floating gate and the word line above. Like Program Disturb, DC Erase occurs during programming when an already programmed cell losses charge as adjacent cells on the same word line are programmed.

The WSI split gate EPROM has matured to the point that programmability by the customer can be >99.9%. Product Assurance data collected on over 5000 units showed programmability to be 99.98%. The most recent Program/Erase cycling data had no fails out to 100 cycles. By focusing on eliminating Program Disturb and DC Erase, the threshold of a programmed EPROM cell is consistently well above 7.0 volts and typically above 8.0 volts. This provides additional operating margin and reliability.

#### Split Gate vs. Traditional EPROMs

The patented WSI split gate EPROM (Patent Numbers 4,328,565; 4,361,847; 4,409,723; 4,639,893; 4,795,719; 4,649,520; 4,758,869) has several inherent advantages over the traditional stacked gate EPROM. One major advantage is better control over the etching of the floating gate during wafer processing. With the traditional stacked gate EPROM, a self-aligning process is used to define the floating gate. That is, a layer of poly is first deposited for the floating gate. followed by an oxide layer, and finally another poly layer for the control gate. To define and etch the floating gate, the control gate poly and poly-poly oxide are first etched and are used as the mask to define the floating gate. This means that the etching of the control gate and the poly-poly oxide must be very well controlled in order to achieve good definition of the floating gate. For the WSI split gate EPROM, the floating gate is etched using conventional methods in the step following the poly deposition of the floating gate. This way the floating gate etch is very well controlled and is not dependent upon both a poly and an oxide etch.

This leads to another advantage for the WSI split gate EPROM. Because of the critical etching involved with the traditional stacked gate EPROM, it is difficult to use a silicide on the control gate to reduce the poly resistance and speed up the device. The conventional processing steps used to make the WSI split gate EPROM does allow for the successful use of silicide and is used on many products.



Another advantage lies in the quality of the oxide surrounding the floating gate. Following the floating gate etch on the stacked gate EPROM, a third oxide is grown which contacts the edge of the floating gate as well as the poly-poly oxide. The floating gate is now surrounded by three separate oxides (gate oxide, poly-poly oxide and edge oxide), all of which contribute to defects. On the other hand, the WSI split gate EPROM has a homogeneous poly-poly oxide which contacts the floating gate at the top as well as the edges. Because the floating gate of the split gate EPROM is surrounded by only two oxides, neither of which are etched, better oxide integrity is obtained. Oxide integrity is the key in reducing reliability problems such as: Data Retention, Program Disturb and DC Erase.

#### **PROCESS RELIABILITY**

WSI utilizes a Class 10 wafer fab facility for all its wafer processing. Most processing is performed by robotics which reduces the human factors such as contamination and handling from contributing to reliability failures. Photolithography is performed using state-of-the-art steppers which eliminates marginal mask defects from becoming reliability hazards. Passivation cracks and metal shifting on double layer metal devices are minimized on even large die through a planarization process. When processing is completed, the back of the wafer is polished to remove oxides and other processing artifacts. This results in better eutectic die attach at assembly and reduces the chances of die cracking.

#### The CMOS Advantage

The low power characteristics of CMOS greatly enhance the reliability of any system. This can be demonstrated by comparing the thermal characteristics of WSI's RPROM vs a Bipolar PROM and applying it to reliability.

For instance, if we assume a 24-pin CERDIP package with a thermal resistance of 63°C in an ambient temperature of 55°C, the following junction temperatures are obtained:

| WS57C49<br>CMOS RPROM<br>(Standby) | WS57C49<br>CMOS RPROM<br>(18 MHz) | 64K Bipolar<br>PROM    |
|------------------------------------|-----------------------------------|------------------------|
| $I_{\rm CC}$ = 15 mA               | $I_{\rm CC} = 50 \text{ mA}$      | $I_{\rm CC}$ = 150 mA  |
| P = 75 mW                          | P = 250 mW                        | P = 750 mW             |
| T <sub>R</sub> = 5°C               | T <sub>R</sub> = 16°C             | $T_R = 47^{\circ}C$    |
| $T_J = 60^{\circ}C$                | T <sub>J</sub> = 71°C             | $T_{J} = 102^{\circ}C$ |

Calculating the acceleration factor of the Bipolar PROM over the WSI EPROM, using an activation energy of 0.5 eV, we find that the acceleration is  $7 \times$  in the standby mode and  $4 \times$  at 18 MHz. This means that by running cooler, the WSI RPROM will have a life expectancy of 4 to 7 times greater than its Bipolar PROM equivalent.

The following tables show reliability results obtained on various WSI products.

#### TABLE 1. EPROM RELIABILITY DATA

DYNAMIC HIGH TEMPERATURE LIFE TEST

| CONDITIONS | 48 HOURS  | 168 HOURS | 500 HOURS | 1000 HOURS | 1500 HOURS | 2000 HOURS |
|------------|-----------|-----------|-----------|------------|------------|------------|
| 125°C/6.5V | 0/450     | 0/450     | 0/450     | 0/450      |            |            |
| 150°C/6.5V | 13/15,479 | 5/9385    | 13/8344   | 18/7923    | 0/486      | 0/486      |

Total Device Hours: 9,088,228 @ 150°C 450,000 @ 125°C

Junction Temperature Above Ambient: +5°C

| Ea          | Accelerated Device Hours | # Failures | Failure Rate |
|-------------|--------------------------|------------|--------------|
| 0.3 eV × 55 | 5.11 × 10 E9             | 1          | 0.4 FITs     |
| 0.5 eV      | 4.43 × 10 E8             | 7          | 19 FITs      |
| 0.6 eV      | 9.58 × 10 E8             | 39         | 43 FITs      |
| 1.0 eV      | 2.09 × 10 E10            | 2          | 0.2 FITs     |

Total Failure Rate: 62.6 FITs (55°C; 60% Confidence Level)

#### TABLE 1. EPROM RELIABILITY DATA (Cont.)

#### HIGH TEMPERATURE STORAGE LIFE TEST

| CONDITIONS     | 48 HOURS       | 72 HOURS | 168 HOURS       | 500 HOURS        | 1000 HOURS       |
|----------------|----------------|----------|-----------------|------------------|------------------|
| 150°C<br>170°C | 0/375<br>0/144 |          | 0/375<br>0/144  | 0/375<br>1/144   | 0/375<br>1/143   |
| 200°C<br>225°C | 1/1630         | 0/416    | 9/1629<br>5/416 | 11/1620<br>9/411 | 12/1609<br>9/402 |

Product Types: WS27C64F, WS57C64F, WS57C49, WS27C128F, WS27C256F, WS27C256L, WS57C43B, WS57C49B, WS57C256F.

#### TABLE 2. OTP EPROM RELIABILITY DATA

#### DYNAMIC HIGH TEMPERATURE LIFE TEST

| DHTL 150°C | 48 Hours | 168 Hours | 500 Hours | 1000 Hours |
|------------|----------|-----------|-----------|------------|
| 6.5 Volts  | 4/3495   | 0/1252    | 0/1183    | 6/1175     |

#### **TEMPERATURE/HUMIDITY WITH BIAS**

| THB         168           85°C/85%         RH         0.           5.0         Volts         0. | Hours | <b>500 Hours</b> | <b>1000 Hours</b> |
|---|-------|------------------|-------------------|
|   | /287  | 0/287            | 0/287             |

#### HIGHLY ACCELERATED STRESS TEST (HAST)

| CONDITIONS   | 100 HOURS | 200 HOURS |
|--------------|-----------|-----------|
| 120°C/85% RH | 0/351     | 0/39      |

#### PRESSURE POT

| PPOT          | 96 Hours | 168 Hours | 240 Hours |
|---------------|----------|-----------|-----------|
| 15 PSIG/121°C | 1/734    | 1/733     | 8/732     |

#### **TEMPERATURE CYCLE**

| TC           | 100 Cycles | 500 Cycles | 1000 Cycles |
|--------------|------------|------------|-------------|
| –55°C/+150°C | 0/572      | 3/572      | 12/569      |

us:

Products: WS57C64F, WS27C256L, WS57C49B, WS27C64F, WS27C256F, WS57C49, WS57C256F
## TABLE 3. BIT SLICE RELIABILITY DATA

## DYNAMIC HIGH TEMPERATURE LIFE TEST

| CONDITIONS               | 48 HOURS         | 168 HOURS        | 500 HOURS       | 1000 HOURS     | 1500 HOURS | 2000 HOURS |
|--------------------------|------------------|------------------|-----------------|----------------|------------|------------|
| 125°C/6.5V<br>150°C/6.5V | 1/1550<br>1/1842 | 0/1382<br>1/1170 | 1/1246<br>2/642 | 0/848<br>0/639 | 0/120      | 0/120      |

| Product Hours      | Failures | Act. Eng. | Failure Rate<br>60% Conf at 55°C |
|--------------------|----------|-----------|----------------------------------|
| 1,197,912 at 125°C | 1        | 1.0 eV    | 0.9 FITs                         |
| 761,460 at 150°C   | 5        | 0.5 eV    | 105 FITs                         |

Combined Failure Rate: 105.9 FITs

## HIGH TEMPERATURE STORAGE LIFE

| CONDITIONS     | 168 HOURS      | 336 HOURS      | 500 HOURS | 1000 HOURS |
|----------------|----------------|----------------|-----------|------------|
| 150°C<br>200°C | 0/145<br>1/180 | 0/145<br>0/179 | 0/145     | 0/145      |

### **TEMPERATURE HUMIDITY BIAS**

| CONDITIONS  | PACKAGE | 168 HOURS | 500 HOURS | 1000 HOURS |
|-------------|---------|-----------|-----------|------------|
| 85°C/85% RH | PLASTIC | 1/473     | 0/473     | 4/473      |

#### PRESSURE POT

| CONDITIONS    | PACKAGE | 96 HOURS | 168 HOURS | 240 HOURS |
|---------------|---------|----------|-----------|-----------|
| 121°C/15 PSIG | PLASTIC | 2/609    | 0/607     | 0/182     |
| 121°C/15 PSIG | PPGA    | 0/52     | 0/52      |           |

## **TEMPERATURE CYCLE (AIR TO AIR)**

| CONDITIONS   | PACKAGE | 100 CYCL | 500 CYCL | 1000 CYCL |
|--------------|---------|----------|----------|-----------|
| -65°C/+150°C |         | 0/78     | 0/78     | 0/78      |
| -65°C/+150°C | PLASTIC | 0/572    | 2/5/2    | 3/5/0     |

·UII-

Products: WS5901, WS59016, WS5910A, WS59520, ASIC1004



WAFERSCALE INTEGRATION, INC.



# **SECTION INDEX**

| PACKAGE |                                 | <b>9-1</b>      |
|---------|---------------------------------|-----------------|
| Package | Information (By Drawing Number) | <del>)</del> -2 |
| Package | Information (By Pin Count)      | <del>)</del> -3 |
| Package | Drawings                        | }-5             |

For additional information, call 800-TEAM-WSI (800-832-6974). In California, call 800-562-6363.





WAFERSCALE INTEGRATION, INC.

WSI offers its integrated circuit products in a wide variety of package styles. Hermetic, plastic, through-board, surface mount, windowed and windowless package types are all available.

| Hermetic:      | Side Brazed Ceramic DIP, 0.6"/0.9"<br>CERDIP, 0.3"/0.6"<br>Ceramic Flatpack<br>Ceramic Quad Flatpack, Gullwing<br>Ceramic PGA<br>Ceramic Leaded Chip Carrier<br>Ceramic Leadless Chip Carrier |  |
|----------------|---|--|
| Plastic:       | Plastic Leaded Chip Carrier<br>Plastic DIP, 0.3"/0.6"/0.9"<br>Plastic Quad Flatpack, Gullwing   |  |
| Surface Mount: | Ceramic Leadless Chip Carrier<br>Ceramic Leaded Chip Carrier<br>Ceramic Quad Flatpack, Gullwing<br>Plastic Quad Flatpack, Gullwing<br>Plastic Leaded Chip Carrier<br>Ceramic Flatpack         |  |

For information concerning packages available for a particular product, please consult the Ordering Information chart included on each Preliminary and Final product data sheet.

## PACKAGE INFORMATION (By Drawing Number)

| Pins                       | Package  | Window                     | Package Type     | Drawing                    |
|----------------------------|--|----------------------------|------------------|----------------------------|
| 64                         | Side Brazed Ceramic DIP, 0.9"  | No                         | В                | B1                         |
| (28)                       | Ceramic Leadless Chip Carrier  | Yes                        | C                | C1                         |
| (32)                       | Ceramic Leadless Chip Carrier  | Yes                        | C                | C2                         |
| (44)                       | Ceramic Leadless Chip Carrier  | Yes                        | C                | C3                         |
| 24                         | CERDIP, 0.6"   | Yes                        | D                | D1                         |
| 28                         | CERDIP, 0.6"   | Yes                        | D                | D2                         |
| 40                         | CERDIP, 0.6"   | Yes                        | D                | D3                         |
| 32                         | CERDIP, 0.6"   | Yes                        | D                | D4                         |
| 24                         | Ceramic Flatpack   | Yes                        | F                | F1                         |
| 28                         | Ceramic Flatpack   | Yes                        | F                | F2                         |
| 100                        | Ceramic Quad Flatpack, Gullwing  | Yes                        | F                | F3                         |
| 68                         | Ceramic PGA  | No                         | G                | G1                         |
| 101                        | Ceramic PGA  | No                         | G                | G2                         |
| 24                         | Ceramic Flatpack   | No                         | H                | H1                         |
| 28                         | Ceramic Flatpack   | No                         | H                | H2                         |
| 100                        | Ceramic Quad Flatpack, Gullwing  | No                         | H                | H3                         |
| 68<br>44<br>28<br>32       | Plastic Leaded Chip Carrier<br>Plastic Leaded Chip Carrier<br>Plastic Leaded Chip Carrier<br>Plastic Leaded Chip Carrier | No<br>No<br>No<br>No       | Մ<br>၂<br>၂      | J1<br>J2<br>J3<br>J4       |
| 24                         | CERDIP, 0.3"   | No                         | к                | K1                         |
| 28                         | Ceramic Leaded Chip Carrier  | Yes                        | L                | L2                         |
| 32                         | Ceramic Leaded Chip Carrier  | Yes                        | L                | L3                         |
| 44                         | Ceramic Leaded Chip Carrier  | Yes                        | L                | L4                         |
| 68                         | Ceramic Leaded Chip Carrier  | No                         | N                | N1                         |
| 32                         | Ceramic Leaded Chip Carrier  | No                         | N                | N2                         |
| 40<br>24<br>28<br>64<br>32 | Plastic DIP, 0.6"<br>Plastic DIP, 0.6"<br>Plastic DIP, 0.6"<br>Plastic DIP, 0.9"<br>Plastic DIP, 0.6"                    | No<br>No<br>No<br>No<br>No | P<br>P<br>P<br>P | P1<br>P2<br>P3<br>P4<br>P5 |
| 100                        | Plastic Quad Flatpack, Gullwing  | No                         | Q                | Q1                         |
| 40                         | Side Brazed Ceramic DIP, 0.6"  | Yes (2)                    | R                | R1 (Module)                |
| 32                         | Side Brazed Ceramic DIP, 0.6"  | Yes (2)                    | R                | R2 (Module)                |
| 24                         | Plastic DIP, 0.3"  | No                         | S                | S1                         |
| 28                         | Plastic DIP, 0.3"  | No                         | S                | S2                         |
| 24                         | CERDIP, 0.3"   | Yes                        | T                | T1                         |
| 28                         | CERDIP, 0.3"   | Yes                        | T                | T2                         |
| 88                         | Ceramic PGA  | Yes                        | X                | X1                         |
| 44                         | Ceramic PGA  | Yes                        | X                | X2                         |
| 40                         | CERDIP, 0.6"   | No                         | Y                | Y1                         |
| 32                         | CERDIP, 0.6"   | No                         | Y                | Y2                         |
| 24                         | CERDIP, 0.6"   | No                         | Y                | Y3                         |
| (68)                       | Ceramic Leadless Chip Carrier  | No                         | Z                | Z1                         |
| (28)                       | Ceramic Leadless Chip Carrier  | No                         | Z                | Z2                         |

# PACKAGE INFORMATION (By Pin Count)

| Pins   | Package   | Window                                    | Package Type                    | Drawing                                |
|--|---|---|---------------------------------|--|
| 24   | CERDIP, 0.3"  | No  | K                               | K1                                     |
| 24   | Plastic DIP, 0.3"   | No  | S                               | S1                                     |
| 24   | CERDIP, 0.6"  | Yes                                       | D                               | D1                                     |
| 24   | CERDIP, 0.6"  | No  | Y                               | Y3                                     |
| 24   | Ceramic Flatpack  | Yes                                       | F                               | F1                                     |
| 24   | Ceramic Flatpack  | No  | H                               | H1                                     |
| 24   | CERDIP, 0.3"  | Yes                                       | T                               | T1                                     |
| 24   | Plastic DIP, 0.6"   | No  | P                               | P2                                     |
| 28   | Plastic DIP, 0.3"   | No  | S                               | S2                                     |
| 28   | Plastic DIP, 0.6"   | No  | P                               | P3                                     |
| (28)   | Ceramic Leadless Chip Carrier   | Yes                                       | C                               | C1                                     |
| (28)   | Ceramic Leadless Chip Carrier   | No  | Z                               | Z2                                     |
| 28   | CERDIP, 0.6"  | Yes                                       | D                               | D2                                     |
| 28<br>28<br>28<br>28<br>28<br>28               | Ceramic Leaded Chip Carrier<br>CERDIP, 0.3"<br>Ceramic Flatpack<br>Ceramic Flatpack   | Yes<br>Yes<br>Yes<br>No                   | J<br>L<br>T<br>F                | 53<br>L2<br>T2<br>F2<br>H2             |
| (32)<br>32<br>32<br>32<br>32<br>32<br>32<br>32 | Ceramic Leadless Chip Carrier<br>CERDIP, 0.6"<br>CERDIP, 0.6"<br>Plastic Leaded Chip Carrier<br>Ceramic Leaded Chip Carrier<br>Ceramic Leaded Chip Carrier<br>Plastic DIP, 0.6" | Yes<br>Yes<br>No<br>No<br>Yes<br>No<br>No | C<br>D<br>Y<br>J<br>L<br>N<br>P | C2<br>D4<br>Y2<br>J4<br>L3<br>N2<br>P5 |
| 32   | Side Brazed Ceramic DIP, 0.6"   | Yes (2)                                   | R                               | R2 (Module)                            |
| 40   | CERDIP, 0.6"  | No  | Y                               | Y1                                     |
| 40   | Plastic DIP, 0.6"   | No  | P                               | P1                                     |
| 40   | CERDIP, 0.6"  | Yes                                       | D                               | D3                                     |
| 40   | Side Brazed Ceramic DIP, 0.6"   | Yes (2)                                   | R                               | R1 (Module)                            |
| 44   | Ceramic PGA   | Yes                                       | X                               | X2                                     |
| (44)   | Ceramic Leadless Chip Carrier   | Yes                                       | C                               | C3                                     |
| 44   | Plastic Leaded Chip Carrier   | No  | J                               | J2                                     |
| 44   | Ceramic Leaded Chip Carrier   | Yes                                       | L                               | L4                                     |
| 64   | Side Brazed Ceramic DIP, 0.9"   | No  | B                               | B1                                     |
| 64   | Plastic DIP, 0.9"   | No  | P                               | P4                                     |
| 68   | Ceramic PGA   | No  | G                               | G1                                     |
| (68)   | Ceramic Leadless Chip Carrier   | No  | Z                               | Z1                                     |
| 68   | Plastic Leaded Chip Carrier   | No  | J                               | J1                                     |
| 68   | Ceramic Leaded Chip Carrier   | No  | N                               | N1                                     |
| 88   | Ceramic PGA   | Yes                                       | Х                               | X1                                     |
| 100  | Ceramic Quad Flatpack, Gullwing   | Yes                                       | F                               | F3                                     |
| 100  | Ceramic Quad Flatpack, Gullwing   | No  | H                               | H3                                     |
| 100  | Plastic Quad Flatpack, Gullwing   | No  | Q                               | Q1                                     |
| 101  | Ceramic PGA   | No  | G                               | G2                                     |

-451-

9



# UJ#\_

WAFERSCALE INTEGRATION, INC.





DRAWING C1 28 Pad Ceramic Leadless Chip Carrier (CLLCC) (Package Type C)





## DRAWING C2 32 Pad Ceramic Leadless Chip Carrier (CLLCC) (Package Type C)





us:



## DRAWING D1 24 Pin CERDIP (Package Type D)

## DRAWING D2 28 Pin CERDIP (Package Type D)



us:

## DRAWING D3 40 Pin CERDIP (Package Type D)



## DRAWING D4 32 Pin CERDIP (Package Type D)



us



DRAWING F1 24 Pin Ceramic Flatpack (Package Type F)

DRAWING F2 28 Pin Ceramic Flatpack (Package Type F)



UJ;



UJ:





·U/f-



9-11





US:



DRAWING H1 28 Pin Ceramic Flatpack (Package Type H)

DRAWING H2 28 Pin Ceramic Flatpack (Package Type H)



-W/#-



DRAWING H3 100 Pin Ceramic Quad Flatpack, Gullwing, Fine Pitch (Package Type H)

DRAWING J1 68 Pin Plastic Leaded Chip Carrier (PLDCC) (Package Type J)





DRAWING J2 44 Pin Plastic Leaded Chip Carrier (PLDCC) (Package Type J)





·**W**fi



## DRAWING J4 32 Pin Plastic Leaded Chip Carrier (PLDCC) (Package Type J)

## DRAWING K1 24 Pin CERDIP (Package Type K)



UL.





DRAWING L3 32 Pin Ceramic Leaded Chip Carrier (CLDCC) with Window (Package Type L)



us:

9-17



## **DRAWING L4** 44 Pin Ceramic Leaded Chip Carrier (CLDCC) with Window (Package Type L)





us:



## DRAWING N2 32 Pin Ceramic Leaded Chip Carrier (CLDCC) (Package Type N)

DRAWING P1 40 Pin Plastic DIP (Package Type P)







DRAWING P3 28 Pin Plastic DIP (Package Type P)



-775-



## DRAWING P4 64 Pin Plastic DIP (Package Type P)





us:





-W55-



DRAWING R1 40 Pin Side Brazed Ceramic DIP (Package Type R)

## DRAWING R2 32 Pin Side Brazed Ceramic DIP (Package Type R)



us:

9-23





DRAWING S2 28 Pin Plastic .300 DIP (Package Type S)



UJ:



DRAWING T1 24 Pin CERDIP (Package Type T)

DRAWING T2 28 Pin CERDIP (Package Type T)



WS-





DRAWING X2 44 Pin Ceramic PGA (Package Type X)



us:

9-26

DRAWING Y1 40 Pin CERDIP (Package Type Y)



## DRAWING Y2 32 Pin CERDIP (Package Type Y)



us:





DRAWING Z1 68 Pad Ceramic Leadless Chip Carrier (CLLCC) (Package Type Z)



US:



## DRAWING Z2 28 Pad Ceramic Leadless Chip Carrier (CLLCC) (Package Type Z)



·WS:-





SALES REPRESENTATIVES AND DISTRIBUTORS

# **SECTION INDEX**

| SALES | REPRESENTATIVES | AND D | ISTRIBUTORS . | <br> | <br>)-1 |
|-------|-----------------|-------|---------------|------|---------|
| SALES | REPRESENTATIVES | AND D | ISTRIBUTORS . | <br> | <br>).  |

For additional information, call 800-TEAM-WSI (800-832-6974). In California, call 800-562-6363. 1





WAFERSCALE INTEGRATION, INC.

## Domestic Representatives

#### ALABAMA Southern Tech. Sales

Huntsville Tel: (205) 539-4789 Fax: (205) 539-7449

#### ARIZONA

Summit Sales Scottsdale Tel: (602) 998-4850 Fax: (602) 998-5274

#### CALIFORNIA

Bager Electronics Inc. Fountain Valley Tel: (714) 957-3367 Fax: (714) 546-2654

Bager Elecronics Inc. Woodland Hills Tel: (818) 712-0011 Fax: (818) 712-0160

Earle Assoc. Inc. San Diego Tel: (619) 278-5441 Fax: (619) 278-5443

Criterion Santa Clara Tel: (408) 988-6300 Fax: (408) 986-9039

Technology Sales Kentfield Tel: (415) 459-2661 Fax: (415) 459-3341

#### CANADA

Har-Tech Electronics, Ltd. Toronto Tel: (416) 665-7773 Fax: (416) 665-7290

Har-Tech Electronics, Ltd. Montreal Tel: (514) 694-6110 Telex: 05-822679 Fax: (514) 694-8501

Har-Tech Electronics, Ltd. Ottawa Tel: (613) 726-9410 Fax: (613) 726-8834

#### COLORADO

Waugaman Associates, Inc Wheat Ridge Tel: (303) 423-1020 Fax: (303) 467-3095

#### CONNECTICUT

Advanced Tech Sales Wallingford Tel: (203) 284-0838 Fax: (203) 284-8232

#### FLORIDA

Sales Engineering Concepts, Inc. Fort Lauderdale Tel: (305) 426-4601 Fax: (305) 427-7338

Sales Engineering Concepts, Inc. Altamonte Springs Tel: (407) 682-4800 Fax: (407) 682-6491

Sales Engineering Concepts, Inc. Tampa Tel: (407) 682-4800 Fax: (407) 854-3127

#### ILLINOIS

Sieger Associates Schaumburg Tel: (708) 310-8844 Telex: 206248 Fax: (708) 310-9530

#### INDIANA

Giesting & Associates Carmel Tel: (317) 844-5222 Fax: (317) 844-5861

#### IOWA

Gassner & Clark Co. Cedar Rapids Tel: (319) 393-5763 Twx: 62950087 Fax: (319) 393-5799

#### KANSAS

C. Logsdon & Assoc. Prairie Village Tel: (913) 381-3833 Fax: (913) 381-9774

#### MARYLAND

Logical Technology, Inc. Glen Burnie Tel: (301) 766-7444 Fax: (301) 760-2054

#### MASSACHUSETTS

Advanced Tech Sales, Inc. North Reading Tel: (508) 664-0888 Fax: (508) 664-5503

#### MICHIGAN

Giesting & Associates Livonia Tel: (313) 478-8106 Fax: (313) 477-6908

Giesting & Associates Coloma Tel: (616) 468-4200 Fax: (616) 468-6511

#### MINNESOTA

HMR Minneapolis Tel: (612) 988-2122 Fax: (612) 884-4768

#### MISSOURI

John G. Macke Company St. Louis Tel: (314) 432-2830 Fax: (314) 432-1456

NEW JERSEY Strategic Sales, Inc. Teaneck Tel: (201) 833-0099 Fax: (201) 833-0061

S.J. Associates, Inc. Mt. Laurel, NJ 08084 Tel: (609) 866-1234 Fax: (609) 866-8627

#### NEW MEXICO

S & S Technologies Albuquerque Tel: (505) 255-5599 Fax: (505) 255-5944

#### NEW YORK

Tri-Tech Electronics, Inc. East Rochester Tel: (716) 385-6500 Twx: 62934993 Fax: (716) 385-7655

Tri-Tech Electronics Inc. Endwell Tel: (607) 754-1094 Twx: 5102520891 Fax: (607) 785-4557

Trı-Tech Electronics Inc. Fayetteville Tel: (315) 446-2881 Twx: 7105410604 Fax: (315) 446-3047

Tri-Tech Electronics Inc. Fishkill Tel: (914) 897-5611 Twx: 62906505 Fax: (914) 897-5611

#### NORTH CAROLINA

Rep, Inc. Morrisville Tel: (919) 469-9997 Twx: 821765 Fax: (919) 481-3879

Rep, Inc. Charlotte Tel: (704) 563-5554 Twx: 821765 Fax: (704) 535-7507

#### оню

Giesting & Associates Cincinnati Tel: (513) 385-1105 Fax: (513) 385-5069

Giesting & Associates Cleveland Tel: (216) 261-9705 Fax: (216) 261-5624

#### OREGON

Thorson Company Northwest Beaverton Tel. (503) 644-5900 Telex: 294835 Fax: (503) 644-5919

#### PENNSYLVANIA

Giesting & Associates Pittsburgh Tel: (412) 828-3553 Fax: (412) 828-5861

#### PUERTO RICO

G & A Associates Milaville, Rio Piedras Tel: (809) 758-7001 Fax: 809-754-0421

#### TEXAS

Southwestern Technical Sales Dallas Tel: (214) 369-0977 Fax: (214) 369-2903

Southwestern Technical Sales Austin Tel: (512) 440-0499

Southwestern Technical Sales

Houston Tel: (713) 440-9200

#### UTAH

Butterworth Marketing West Valley Tel: (801) 972-5566 Fax: (801) 972-5573

#### WASHINGTON

Thorson Company Northwest Bellevue Tel: (206) 455-9180 Twx: 9104432300 Fax: (206) 455-9185


# Domestic Distributors

#### ALABAMA

Schweber Electronics Huntsville Tel: (205) 895-0480

#### ARIZONA

Schweber Electronics Tempe Tel: (602) 431-0030

Time Electronics Tempe Tel: (602) 967-2000

Wyle Laboratories Phoenix Tel: (602) 431-0030

#### CALIFORNIA

Schweber Electronics Calabasas Tel: (818) 880-9686

Schweber Electronics Irvine Tel: (714) 863-0200

Schweber Electronics Sacramento Tel: (916) 364-0222

Schweber Electronics San Diego Tel: (619) 495-0015

Schweber Electronics San Jose Tel: (408) 432-7171

Time Electronics Torrance Tel<sup>.</sup> (213) 320-0880

Time Electronics Sunnyvale Tel: (408) 734-9888

Time Electronics Chatsworth Tel: (818) 998-7200

Time Electronics San Diego Tel: (619) 586-1331

Time Electronics Anaheim Tel: (714) 937-0911

Wyle Laboratories Santa Clara Tel: (408) 727-2500

Wyle Laboratories Rancho Cordova Tel: (916) 638-5282

Wyle Laboratories Irvine Tel: (714) 863-9953

Wyle Laboratories

Irvine Tel: (714) 851-9953

Wyle Laboratories Calabasas Tel: (818) 880-9001

Wyle Laboratories San Diego Tel: (619) 565-9171

#### CANADA

Time Electronics 2798 Thamesgate Drive, #5 Mississauga, Ontario L4T 4E8 Tel: (416) 672-5300

COLORADO

Schweber Electronics Englewood Tel: (303) 799-0258

Time Electronics Englewood Tel: (303) 799-8851

Wyle Laboratories Thornton Tel: (303) 457-9953

CONNECTICUT Schweber Electronics Oxford Tel: (203) 264-4700

#### FLORIDA

Schweber Electronics Altamonte Springs Tel: (305) 331-7555

Schweber Electronics Largo Tel: (813) 541-5100

Schweber Electronics North Pompano Beach Tel: (305) 997-7511

Time Electronics Ft. Lauderdale Tel: (305) 974-4800

Time Electronics Orlando Tel: (305) 841-6565

#### GEORGIA

Schweber Electronics Norcross Tel: (404) 449-9170

Time Electronics Norcross Tel: (404) 448-4448

KANSAS Schweber Electronics Overland Park Tel: (913) 492-2922

ILLINOIS Schweber Electronics Elk Grove Village Tel: (708) 364-3750

Time Electronics Wooddale Tel: (708) 350-0610

INDIANA Schweber Electronics Indianapolis Tel: (317) 843-1050

#### IOWA

Schweber Electronics Cedar Rapids Tel: (319) 373-1417

MARYLAND

Schweber Electronics Columbia Tel: (301) 596-7800

Time Laboratories Columbia Tel: (301) 964-3090

Vantage Components Columbia Tel: (301) 720-5100 Tel: (301) 621-8555

MASSACHUSSETTS

Schweber Electronics Bedford Tel: (617) 275-5100

Time Electronics Peabody Tel: (508) 532-9900

Wyle Laboratories Burlington Tel: (617) 272-7300

MICHIGAN

Schweber Electronics Livonia Tel: (313) 525-8100

MINNESOTA Schweber Electronics Edina Tel: (612) 941-5280

Time Electronics Edina Tel: (612) 835-1250

MISSOURI Schweber Electronics Earth City Tel: (314) 739-0526

Time Electronics St. Louis Tel: (314) 391-6444

NEW HAMPSHIRE Schweber Electronics Manchester Tel: (603) 625-2250

NEW JERSEY Schweber Electronics Pinebrook Tel: (201) 227-7880

Time Electronics Pinebrook Tel: (201) 882-4611

Vantage Components Clifton Tel: (201) 777-4100

NEW YORK Schweber Electronics Rochester Tel: (716) 424-2222 Schweber Electronics Hauppauge Tel: (516) 231-2500

Schweber Electronics Westbury Tel: (516) 334-7555

Time Electronics Hauppauge Tel: (516) 273-0100

Time Electronics Fairport Tel: (716) 383-8853 Fax: (716) 383-8863

Time Electronics East Syracuse Tel: (315) 432-0355

Vantage Components Smithtown Tel: (516) 543-2000

#### NORTH CAROLINA

Schweber Electronics Raleigh Tel: (919) 876-0000

Time Electronics Charlotte Tel: (704) 522-7600

оню

Schweber Electronics Beachwood Tel: (216) 464-2970

Schweber Electronics Dayton Tel: (513) 439-1800

Time Electronics Dublin Tel: (614) 761-1100

#### OKLAHOMA

Schweber Electronics Tulsa Tel: (918) 622-8000

OREGON

Time Electronics Portland Tel: (503) 684-3780

PENNSYLVANIA

Schweber Electronics Horsham Tel: (215) 441-0600

Schweber Electronics Pittsburgh Tel: (412) 963-6804

Time Electronics King of Prussia Tel: (215) 337-0900

TEXAS

Schweber Electronics Austin Tel: (512) 339-0088

Schweber Electronics Dallas Tel: (214) 247-6300

-Wfi

# Sales Representatives and Distributors

Redmond

WISCONSIN

New Berlin

Tel: (206) 881-1150

Schweber Electronics

Tel: (414) 784-9020

# Domestic Distributors (Cont.)

Distributors

#### TEXAS Schweber Electronics Houston Tel: (713) 784-3600

Time Electronics Carrollton Tel: (214) 241-7441

Wyle Laboratories Richardson Tel: (214) 235-9953

#### International AUSTRALIA

Energy Control Brisbane Tel: 61-7-376-2955 Fax: 61-7-376-3286 Tlx: 43778

#### BELGIUM

Inelco Brussels Tel: 32 2 216 0160 Tlx: 84-22090 Fax: 32 2 2164606

#### DENMARK

Distributoren Intereiko, A/S DK-2690 Karlslunde Tel: 45-53-140700 Tlx: 85543507 Fax: 45-53-146805

#### ENGLAND

Micro Call Ltd. Thame, Oxon 0X9 3XD Tel: 44 84 426 1939 Fax: 44 84 426 1678

#### FINLAND

OY Comdax AB SF-00210 Helsingfors Tel: 358 067 02 77 Tlx: 857125876 Fax: 358 06922326

#### FRANCE

MICROEL Imeuble MICRO Cedex Tel: 33 (1) 69.07.08.24 Tlx: 692493F Fax: 33 (1) 69.07.17.23

# WSI Direct Sales Offices

#### REGIONAL SALES

Northeast North Andover, MA Tel: (508) 685-6101 Fax: 508/685-6105

Midwest Hoffman Estates, IL Tel: (708) 490-5318 Fax: 708/882-1881

Wyle Laboratories Houston Tel: (713) 879-9953

Wyle Laboratories Austin Tel: (512) 834-9957

#### UTAH

Time Electronics West Valley Tel: (801) 973-8181

#### GERMANY

Topas Electronic GmbH 3000 Hannover 1 Tel: (0511) 13 12 17 Tlx: 9218176 Fax: (0511) 13 12 16

Scantec GmbH D-33 Planegg Tel: (089) 859-8021 Tlx: 5213219 Fax: (089) 857-6574

#### HOLLAND

Maxtronix Savannahweg 60 3542 AW UTRECHT Tel: (31) 30-420340 Fax: (31) 30-422440

#### HONG KONG

Components Agent Ltd. New Territories Tel: 0-499-2688 Tlx: 78030398 Fax: 852 0-4136080

## INDIA

Pamir Electronics Corp. 400 West Lancaster Devon, PA 19333 USA Tel: 215-688-5299 Fax: 215-688-5382 TIx: 210656 Pamir UR

Wyle Laboratories West Valley Tel: (801) 974-9953

#### WASHINGTON

Time Electronics Redmond Tel: (206) 882-1600

#### ISRAEL

Vectronice 60 Medinat Hayehudim St. P.O. Box 2024 Herzlia B 46120. Israel Tel: 972 52 556070 Tlx: 922342579 Fax: 972 52 556508

#### ITALY

Silverstar 20146 Milano Tel: 39 2 661251 Tix: 843332189 Fax: 39-2-66101359

#### JAPAN

Nippon Imex Corporation Setagava-ku, Tokvo Tel: 321 4415 Tix: 781 23444 Fax: 81 3 325 0021

Kyocera Corporation Setagaya-ku, Tokyo Tel: 3-708-3111 Tlx: 7812466091 Fax: 81-3-708-3864

#### KOREA

Southeast

Northwest Fremont, CA

Telex: 289255 Fax: 415/657-5916

Huntsville, AL

Tel: (205) 539-7406

Fax: 205/539-7449

Tel: (415) 656-5400

Eastern Electronics, Inc. Sungdong-Ku, Seoul Tel: 82 2 463-2266 Tlx: 78727381 Fax: 82 2 465-2607

## NORWAY

OTE A/S N-0617 Oslo 6 Tel: 47 2 306600 TIx: 85678955 Fax: 47 2 321360

#### SPAIN

Unitronics, S.A. 28008 Madrid Tel: 34 1 542 5204 Tix: 83122596 Fax: 34 1 248 4228

## SWEDEN

Traco AB S-123 22 Farsta Tel: 468 930011 Tlx: 85410689 Fax: 468 947732

#### SWITZERLAND

Laser & Electronic Equipment 8053 Zürich Tel: 41 (1) 55 3330 TIx: 816801 Fax: 41 (1) 55 3458

#### TAIWAN

Sertek International, Inc. Taipei, 10479, Taiwan Tel: 2-501-0019 Tlx: 78523756

## EUROPE SALES

Excelsiorlaan 53 1930 Zaventem Belgium Tel: 32-2-725-0546 Fax: 32-2-725-1146

For additional information or assistance, call 800-TEAM-WSI (800-832-6974). In California, call 800-562-6363.



# Suite 202

Southwest

Mid-Atlantic

Trevose, PA Tel: (215) 638-9617

Huntington Beach, CA

Tel: (714) 848-6968

Fax: 714/848-5648

Fax: 215/638-7326

#### LIFE SUPPORT POLICY:

WaferScale Integration, Inc. (WSI) products are not authorized for use as critical components in life support systems or devices without the express written approval of the President of WSI. As used herein:

A) Life support devices or systems are devices or systems which 1) are intended for surgical implant into the body, or 2) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury or death to the user,

B) A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Information furnished herein by WaferScale Integration, Inc. (WSI) is believed to be accurate and reliable. However, no responsibility is assumed for its use. WSI makes no representation that the use of its products or the interconnection of its circuits, as described herein, will not infringe on existing patent rights. No patent liability shall be incurred by WSI for use of the circuits or devices described herein. WSI does not assume any responsibility for use of any circuitry described, no circuit patent rights or licenses are granted or implied, and WSI reserves the right without commitment, at any time without notice, to change said circuitry or specifications. The performance characteristics listed in this book result from specific tests, correlated testing, guard banding, design and other practices common to the industry. Information contained herein supersedes previously published specifications. Contact your WSI sales representative for specific testing details or latest information.

Products in this book may be covered by one or more of the following patents. Additional patents are pending.

USA: 4,328,565; 4,361,847; 4,409,723; 4,639,893; 4,649,520; 4,795,719; 4,763,184; 4,758,869 West Germany: 3,103,160 Japan: 1,279,100 England: 2,073,484; 2,073,487

PAL is a registered trademark of Monolithic Memories, Inc. SAM and SAM+PLUS are trademarks of Altera Corporation. MagicPro™ and Programmable System™ Devices are trademarks of WaferScale Integration, Inc. ASMILE, SAMSIM and SAMPLUS are trademarks of WaferScale Integration, Inc. and Altera Corporation. MS-DOS is a trademark of Microsoft Corporation. IBM and IBM Personal Computer is a registered trademark of International Business Machines Corporation.

Copyright © 1989 WaferScale Integration, Inc. All Rights Reserved.

Patents Pending

Rev. 1.3



WAFERSCALE INTEGRATION, INC.

47280 Kato Road, Fremont, CA 94538-7333 415-656-5400 FAX: 415-657-5916 TELEX: 289255 800-TEAM-WSI (800-832-6974) IN CALIFORNIA 800-562-6363 Printed in U.S.A.