The 16 Bit Memory Cell

Theory & Applications

by Stephen Stuart

Manager

Applications Engineering
Integrated Circuits

The 16 Bit Memory Cell: TMC 3162, TMC 3163 and TMC 3164, are monolithic devices utilizing HLTTL technology insuring capability with Transitron's broad capability in Transistor-Transistor Logic.

The Memory Cell is a bit oriented device, organized as 16 words one bit wide. The device is partitioned into four major functional areas: Data Bus, Storage, Sensing and Writing. The storage consists of 16 two transistor flip-flops (Figure 1) arranged in a 4 x 4 matrix, for address selection, which provides non-destructive readout bit storage and destructive read-in. Two sense amplifiers with open collector outputs (tied to Vcc through external resistors) are incorporated to provide double rail outputs and an ORing capability for expansion to a larger word capacity. Separate inverters provide individual control for writing zeros and ones into the storage flip-flops. By using common data buses between each side of the flip-flops, the sense amplifiers and the write inverters, fast reading and writing rates can be implemented into large memory systems.

The basic flip-flops used in the Memory Cell consists of a pair of triple emitter transistors connected in an inverting configuration (Figure 2), such that the collector of each transistor is cross-coupled to the base of the other. The collector resistor of the device in cut-off supplies base drive to the transistor in saturation. Corresponding pairs of emitters are bussed horizontally and vertically to form the X_1 - X_4 , Y_1 - Y_4 coincident matrix.

The third emitter of each flip-flop joins a separate data bus for the "l" side and the "O" side, (Figure 2). The data bus for the "l" side of the flip-flop is common to the input of the sense amplifier S_l and the output of the write amplifier W_l and similarly the data bus for the "O" side of the flip-flop is common to the input of the sense amplifier S_0 and the output of the write amplifier W_0 .

The third emitter therefore, of each flip-flop being individually connected to two data buses performs both the functions (under different write inverter input conditions) of sensing the state of a flip-flop and controlling its state. The common data bus therefore, performs the integral function of carrying information from the flip-flops to the sense amplifier in terms of their states and also carrying information to the flip-flops from the write inverter to control their states.

Since the state of a flip-flop is sensed at the emitter e3, common to the data bus (as opposed to the conventional method of sensing the collector voltage), the state of only one flip-flop may be determined during any interrogation of the device. The logic performed by the matrixing provides a convenient multiplexing of the sense amplifier input and the write amplifier output on a random access basis.

DATA BUS

An analysis of the Memory Cell depends largely on the voltage variations of the data buses. The device will therefore, be analysed from that point of view by considering:

- (1) "Idle"-Mode Voltage on all address select lines $V_{xy} \subseteq V_{xy}$ " \overline{S} "
- (2) "Half-Select" Mode Voltage on a single address select line $V_{xy} \geq V_{xy}$ "S" all others at $V_{xy} \leq V_{xy}$ "S"

(3) "Full-Select" Mode - Voltage on a pair of coincident address select lines V $_{\rm xy} \geqq \rm V_{xy}$ "S" all others at V $_{\rm xy} \leqq \rm V_{xy}$ "S" $^{\rm "S"}$

Where V_{XY} "S" = Threshold Voltage on X and Y Address Lines to prevent sensing.

 V_{XV} "S" = Threshold Voltage on X and Y Address Lines to insure sensing.

Since writing information into a cell location requires that the location is specified by a full selection, the write amplifier is essentially isolated from the rest of the device and does not require consideration until the "full-select" mode has been fully characterized. This assumption is verified in that which follows:

If the inputs to both write inverters is held at a potential $V_{\rm W}$, of 0.9 volts or lower, the input divide D_6 is forward biased and the base of transistor T_6 is clamped to the input voltage of 0.9 volts + the forward drop across D_6 which is sufficient to maintain T_6 in cut-off. Since T_6 cannot supply base drive to T_8 , it is also in cut off and it therefore draws no collector current except for a small leakage contribution and therefore is isolated from the data bus.

It can be seen in Figure 3 that the Vcc supply resistor R_5 diode D_2 and the base-emitter junctions of T_1 and T_2 clamp the data bus to two V_{be} drops above ground (approximately 1.5V) if no current is supplied from any flip-flop emitter tied to this bus and the write inverter is off. This condition (no current supplied from flip-flops) is sustained when there is no interrogation ("idle" or "half-select" mode) of any flip-flops.

STORAGE

In a previous section it was noted that both data buses are clamped to approximately 1.5 volts if no bit location is addressed. Further examination, under identical conditions (Figure 4) reveals that the potential imposed on the base of the off transistor is equal to the voltage on the select line $V_{\rm XY}$ plus the collector to emitter voltage of the saturated transistor $V_{\rm CE}$ (SAT) or:

$$V_{\rm B}$$
 off = $V_{\rm XY}$ + $V_{\rm CE}$ (SAT)
but $V_{\rm E}$ = $V_{\rm XY}$
 $V_{\rm BE}$ off = $V_{\rm CE}$ (sat) \approx 0.3 volts

Since the voltage required to forward bias the base-emitter junction is approximately 0.7 volts this device is essentially in cut-off. Som small collector current in the form of leakage in the order of 10 microamps does flow but, it has no significant effect on the imposed voltage levels.

SELECTION CONSIDERATIONS

In order to properly apply this device, serious consideration must be given to the sinking requirements which determine the driver capability associated with the select lines. In calculating the sinking current, the idle mode may be used to determine the current contribution per emitter (Figure 5). Note that only the flip-flop transistors in saturation are shown since the transistors in cut-off contribute only leakage current.

During the "idle" mode the emitter e_3 (connected to the data bus) is back biased with the 1.5V developed by the sense amplifier clamp since all other emitters are held at V_{xy} "\$\overline{S}"\$. This condition is analogous to a set of three common anode diodes connected to Vcc through a resistor (Figure 6). The remaining emitters (e_1 and e_2) those connected to the matrix, can be assumed to "current share" the total avaliable current which contributes approximately equal currents to the X and Y select lines and therefore to the devices sinking these lines. If either the X or Y line (Figure 7) is raised to a voltage equal to threshold voltage to insure sensing (V_{xy} "\$") that emitter is back biased, and the current which formerly flowed in that line returns to ground through the address line which is maintained at $V_{xy} \leq V_{xy}$ "\$\overline{S}"\$. This condition is referred to as a "half-select" mode and occurs to some cells during an operation in which a location is fully selected or only one select line is addressed. The cells that are "half-selected" are those common to the address lines which have been raised to V_{xy} "\$\overline{S}"\$ (Figure 8). All the available current in the saturated transistor of the flip-flops, limited only by the collector resistors, V_{BE} on and V_{CE} (SAT), flows to ground through the emitters, e_1 and e_2 if held at a voltage level V_{xy} "\$\overline{S}" by the devices sinking the select lines. Note: Increased interrogation speed may be implemented by overlaping X-Y selection.

Address Line Sinking Current Calculations

Idle Mode (Figure 5)
$$V_{X} = V_{Y} = V_{E}$$

$$V_{C ON} = V_{B OFF} = V_{E} + V_{CE} \text{ (SAT)}$$

$$V_{B ON} = V_{BE ON} + V_{E}$$

$$I = I_{X} = I_{Y} = \frac{I_{C} + I_{B}}{2} \text{ assuming current shaving}$$
where $I = \text{the current contribution per emitter}$

$$I = \frac{V_{CC} - V_{C ON} + \frac{V_{CC} - V_{B ON}}{2R_{C}}$$

$$= \frac{V_{CC} - (V_{E} + V_{CE}(SAT)) + V_{CC} - (V_{BE}(ON) + V_{E})}{2R_{C}}$$

$$= \frac{2(V_{CC} - V_{E}) - (V_{CE}(SAT) + V_{BE}(ON))}{2R_{C}}$$

$$I = \frac{2(5.5 - 0.25) - (0.2 + 0.975)}{2(3.37)} = 1.52 \text{ ma}$$

$$I = \frac{2(5.5 - 0.25) - (0.39 + 0.625)}{2(3.88)} = 1.21 \text{ ma}$$

Figure 5 indicates that the maximum current on any select line is 4(I) $I_{sink (max)} = 6.08$ ma Half-Select and Full-Select (Figure 7 & 8) These modes impose identical maximum sink requirements.

$$I_{sink (max)} = 5(I) = 5(1.52) = 7.60 \text{ ma}$$

INPUT CHARACTERISTICS OF THE ADDRESS LINES

Referring to Figure 4, the Input Characteristics of the Select Lines, as the input voltage on a pair of coincident address lines rises, between 0 volts and point A, the input current decreases rapidly. This is due to the fact that the current from half-selected bits is shared by selected inputs and grounded inputs. At an input voltage between points A and B, the input current decreases slightly; the emitters e_3 still being back biased. Traversing the curve between points B and C, the input current again decreases rapidly. This relatively rapid decrease in input current is caused by the forward biasing of the emitter e_3 associated with the data bus. This switching of current to the data bus occurs at a level of approximately $1.5 + \Delta V$ volts, as the emitters e_1 and e_2 become back biased and the emitter e_3 becomes forward biased.

WRITE CYCLE

Writing information into a selected bit location is accomplished by first selecting particular location by raising the voltage $V_{\rm XY}$ on a pair of coincident lines to a voltage $V_{\rm XY}$ "W", keeping all other at $V_{\rm XY}$ "W".

Where V_{XY} "W" = Threshold voltage on X and Y Address Lines to insure writing.

Althrough this operation to this point is almost identical to interrogation of a bit location, its purpose is to multiply the output of the write amplifiers to the correct bit location. Since the selected inputs are at a potential to insure writing, they can be assumed to be back biased and therefore disconnected from the cell.

Let us assume for this discussion, that transitor Q_1 is off and therefore, Q_2 is on. Then, the potential on the base of Q_1 is approximately 1.8 volts and the potential on its collector is 2.2 volts, remembering that the base and collector of Q_1 reside at the same potential as the collector and base of Q_2 respectively, through cross-coupling. If the voltage V_w on the input to the write W_0 amplifier is raised to V_w "1", transistor T_8 receives enough base drive to saturate and pull its collector to a V_{CE} drop above ground. Since emitter ego f transistor Q_1 is common to the collector of T_8 , the emitter - base junction becomes forward biased pulling the collector of Q_1 to a potential of V_{CE} SAT/ Q_1 + V_{CE} SAT/ T_8 above ground. The cross-coupled base of Q_2 follows and the emitter-base junction voltage drops to a V_{CE} SAT turning off Q_2 .

In the previous discussion writing was accomplished by selection of a pair of coincident lines and then raising the write amplifier input. Although, this implies that the selection lines must be raised before the write amplifier, this is not the case. Both conditions may be initiated and terminated simultaneously, (Figure 9).

Combined Fan-Out and Wire-OR Capabilities

The open collector outputs of the sense amplifiers when supplied with a proper load resistor ($R_{\rm L}$), may be paralleled with other sense amplifier outputs or TTl gates to perform the wire-OR function; and, simultaneously will drive one to fifteen or thirty TTL loads. When no other open collector gates are paralleled, this gate may be used to drive fifteen or thirty TTL loads. For any of these conditions an appropriate load resistor value must be determined for the desired circuit configuration. A maximum resistor value must be determined which will ensure that sufficient load current (to TTL loads) and $I_{\rm Off}$ current (through paralleled outputs) will be available during a logical 1 level of the output. A minimum resistor value must be determined which will ensure that current through this resistor and sink current from the TTl loads will not cause the output voltage to rise above the logical 0 level even if one of the paralleled outputs is sinking all the current.

In both conditions (logical 0 and logical 1) the value of RL is determined by:

$$R_{L} = \frac{V_{L}}{I_{L}}$$

Where: V_L is voltage drop in volts, and I_L is the current in amperes.

Logical 1 (off level) circuit calculations

The allowable voltage drop across the load resistor (V_L) is the difference between Vcc applied and the $V_{\rm out}$ (1) level required at the load:

$$V_L = V_{CC} - V_o$$
 "l" required

The total current through the load resistor (I_L) is the sum of the load currents (I_{IN} "1") and off-level reverse currents I_OLK through each of the wire-OR connected outputs:

$$I_L = M (I_oLK) + N (I_{in} "l")$$
 to TTL loads

Therefore, calculations for the maximum value of R_L would be:

$$R_{L \text{ (max)}} = \frac{V_{CC} - V_{O} \text{ "l" required}}{M (I_{O}LK) + N (I_{in} \text{ "l"})}$$

Where: M = number of gates wire-OR connected, and <math>N = number of TTL loads.


Logical O (on level) Circuit Calculations

The current through the resistor must be limited to the maximum sink-current capability of one output transistor. Note that if several output transistors are wire-OR connected, the current through $R_{\rm L}$ may be shared by those paralleled transistors. However, unless it can be absolutely guaranteed that more than one transistor will be on during logical O periods, the current must be limited to 20 mA, the maximum current which will ensure a logical O maximum of 0.45 volts.

Also, fan-out must be considered. Part of the 20 mA will be supplied from the inputs which are being driven. This reduces the amount of current which can be allowed through $R_{\rm L}$

Therefore, the equation used to determine the minimum value of $R_{T.}$ would be:


$$R_{L (min)} = \frac{V_{CC} - V_{\gamma} "0" \text{ required}}{I_{sink} \text{ capability } - I_{sink} \text{ from TTL Loads}}$$



Calculation:

$$R_{L (min)} = \frac{V_{CC} - V_{o} \text{ "o" required}}{I_{sink} \text{ capability -- } I_{sink} \text{ from TTL Loads}}$$

$$R_{L(min)} = \frac{5 - 0.45}{20 \times 10^{-3} - 3.99 \times 10^{-3}} = \frac{4.55}{16 \times 10^{-3}} = 284 \Omega$$



LOGICAL 1 CIRCUIT CONDITIONS

DEFINITIONS OF TERMS USED FOR SPECIFYING MEMORY CELL OPERATION (O°C to 75°C)

Test Ix "O"

Select current with X address line at logic "O":
measured value = 11 ma maximum. Select current can
be any value between zero milliamps and eleven milliamps.

Test I, "1"

Select current with X address line at logic "1": measured value = 400 uA maximum. Select current can be any value between zero microamps and four hundred microamps.

Test BV_x

Breakdown Voltage of X address line: measured value = 5.5V minimum. X address line will not break down until the voltage applied to the address line is increased to a value equal to or greater than five point five volts.

Test V_{XV} "W"

Threshold Voltage on X and Y address lines to insure writing: measured value = 2.1V minimum. The Memory Cell is guaranteed to write if the X and Y address lines are at a voltage equal to or greater than two point one volts. (The Memory Cell may still write if the voltage on the address lines is less than two point one volts, but this is not guaranteed).

Test V_{xV} "W"

Threshold Voltage on X and Y address lines to prevent writing: measured value = 0.8V maximum. The Memory Cell is guaranteed not to write if the X and Y address lines are at a voltage equal to or less than zero point eight volts. (The Memory Cell may still not write if the voltage on the address lines is greater than zero point eight volts, but this is not guaranteed).

Test V_{xv} "S"

Threshold Voltage on X and Y address lines to insure sensing: measured value = 2.1V minimum. The Memory Cell is guaranteed to sense the information stored in the matrix point under observation if the X and Y address lines are at a voltage equal to or greater than two point one volts. (The Memory Cell may still sense information correctly when the address lines are at a voltage less than two point one volts, but this is not guaranteed).

Both write inverter inputs must be less than or equal to $V_{\rm W}$ "O" in order to obtain valid sense information.

Test V_{XV} "S"

Threshold Voltage on X and Y address lines to prevent sensing: measured value = 1.0V maximum. The Memory Cell is guaranteed to not sense the information stored in the matrix point under observation if the X and Y address lines are at a voltage equal to or less than one point zero volts. (The Memory Cell may still not sense when the address lines are at a voltage greater than one point zero volts, but this is not guaranteed). Both write inverter inputs must be less than or equal to V_w "O" in order to obtain valid sense information

Test Iw "0"

Write line current with write line at logic "0": measured value = 1.33 ma maximum. Write line current can be any value between zero milliamps and one point three milliamps.

DEFINITIONS OF TERMS USED FOR SPECIFYING MEMORY CELL OPERATION (0°C to 75°C)

Test I _w "l"	Write line current with write line at logic "l": measured value = 100 uA maximum. Write line current can be any value between zero microamps and one hundred microamps.
Test BV _w	Breakdown Voltage of write line: measured value = 5.5V minimum. Write line will not break down until the voltage applied to the write line is increased to a value equal to or greater than five point five volts.
Test V _w "l"	Threshold Voltage of write line in logic "l" condition: measured value = 2.1V minimum. Writing voltage must be any value equal to or greater than two point one volts in order to guarantee writing into the selected cell.
Test V _w "O"	Threshold Voltage of write line in logic "0" condition: measured value = 1.0V maximum. Writing voltage can be any value equal to or less than one point zero volts in order to guarantee not to write into the selected cell.
Test Vout "O"	Voltage of sense output in logic "0" condition: measured value = 0.45 maximum. Sense output voltage must be any value equal to or less than zero point four five volts.
Test Vout "1"	Voltage of sense output in logic "l" condition: measured value = 5.5V minimum. Sense output voltage can be equal to or greater than five point five volts in order to cause two hundred fifty microamps of current to flow into the sense output terminal.
Test I _s	Supply current: measured value = 60 mA maximum. Supply current can be any value between zero milliamps and sixty milliamps.
Test BV _{ckt}	Circuit breakdown voltage: measured value = 7.0V minimum. When eighty four milliamps is forced into the Vcc input (Pin 4) the voltage from Vcc to ground must be equal to or greater than seven point zero volts.
Test twp	Write pulse width: measured value = 25 nsec minimum. The write pulse must be high for at least twenty five nanoseconds during the time the X/Y bit selection lines are high in order to guarantee writing. One X-Y location high, all others low, "1" previously stored when testing S_0 and "0" previously

stored when testing S1.

stored when testing S1.

Write recovery time: measured value = 35 nanoseconds maximum.

Write recovery time can be any value between zero and thirty five nanoseconds. One X-Y location high, all others low, "1" previously stored when testing S_0 and "0" previously

Test twr

DEFINITIONS OF TERMS USED FOR SPECIFYING MEMORY CELL OPERATION (O°C to 75°C)

Test Td on

Output turn-on delay; measured value = 30 nsec maximum. Output turn-on delay can be any value between zero and thirty nanoseconds. One X-Y location switched, all others low, "l" previously stored when testing $S_{\rm l}$, "0" previously stored when testing $S_{\rm l}$.

Test T_d off

Turn-off delay: measured value = 30 nsec maximum. Output turn-off delay can be any value between zero and thirty nanoseconds. One X-Y location switched, all others low, "1" previously stored when testing S_1 , "0" previously stored when testing S_0 .

DEFINITIONS OF TERMS USED FOR SPECIFYING MEMORY CELL OPERATION (-55°C to +125°C)

Test I_x "O"

Select current with X address line at logic "O":
measured value = 11 ma maximum. Select current can
be any value between zero milliamps and eleven milliamps.

Test I_x "1"

Select current with X address line at logic "1": measured value = 400 uA maximum. Select current can be any value between zero microamps and four hundred microamps.

Test BV_x

Breakdown Voltage of X address line: measured value = 5.5V minimum. X address line will not break down until the voltage applied to the address line is increased to a value equal to or greater than five point five volts.

Test V_{XV} "W"

Threshold Voltage on X and Y address lines to insure writing: measured value - 2.2V minimum. The Memory Cell is guaranteed to write if the X and Y address lines are at a voltage equal to or greater than two point two volts.

(The Memory Cell may still write if the voltage on the address lines is less than two point one volts, but this is not guaranteed.)

Test V_{XV} "W"

Threshold Voltage on X and Y address lines to prevent writing: measured value = 0.75V maximum. The Memory Cell is guaranteed not to write if the X and Y address lines are at a voltage equal to or less than zero point eight volts. (The Memory Cell may still not write if the voltage on the address lines is greater than zero point seven five volts, but this is not guaranteed.)

Test V_{XY} "S"

Threshold Voltage on X and Y address lines to insure sensing: measured value = 2.2V minimum. The Memory Cell is guaranteed to sense the information stored in the matrix point under observation if the X and Y address lines are at a voltage equal to or greater than two point one volts. (The Memory Cell may still sense information correctly when the address lines are at a voltage less than two point two volts, but this is not guaranteed.)

Both write inverter inputs must be less than or equal to $V_{\mathbf{W}}$ "O" in order to obtain valid sense information.

Test V_{XV} "S"

Threshold Voltage on X and Y address lines to prevent sensing: measured value = 0.85V maximum. The Memory Cell is guaranteed to not sense the information stored in the matrix point under observation if the X and Y address lines are at a voltage equal to or less than zero point eight five volts. (The Memory Cell may still not sense when the address lines are at a voltage greater than one point zero volts, but this is not guaranteed.) Both write inverter inputs must be less than or equal to $V_{\rm W}$ "O" in order to obtain valid sense information.

DEFINITIONS OF TERMS USED FOR SPECIFYING MEMORY CELL OPERATION (-55°C to +125°C)

Test I _w "O"	Write line current with write line at logic "O": measured value = 1.33 ma maximum. Write line current can be any value between zero milliamps and one point three milliamps.
Test I _W "l"	Write line current with write line at logic "1": measured value = 100 uA maximum. Write line current can be any value between zero microamps and one hundred microamps.
Test BV _W	Breakdown voltage of write line: measured value = 5.5V minimum. Write line will not break down until the voltage applied to the write line is increased to a value equal to or greater than five point five volts.
Test V _W "1"	Threshold voltage of write line in logic "1" condition: measured value = 2.2V minimum. Writing voltage must be any value equal to or greater than two point two volts in order to guarantee writing into the selected cell.
Test V _W "O"	Threshold voltage of write line in logic "O" condition: measured value = 0.9V maximum. Writing voltage can be any value equal to or less than zero point nine volts in order to guarantee not to write into the selected cell.
Test V _{out} "O"	Voltage of sense output in logic "O" condition: measured value = 0.45 maximum. Sense output voltage must be any value equal to or less than zero point four five volts.
Test V _{out} "1"	Voltage of sense output in logic "1" condition: measured value = 5.5V minimum. Sense output voltage can be equal to or greater than five point five volts in order to cause two hundred fifty microamps of current to flow into the sense output terminal.
Test I _s	Supply current: measured value = 60 mA maximum. Supply current can be any value between zero milliamps and sixty milliamps.
Test BV _{ckt}	Circuit breakdown voltage: measured value = 7.0V minimum. When eighty four milliamps is forced into the Vcc input (Pin 4) the voltage from Vcc to ground must be equal to or greater than seven point zero volts.
Test twp	Write pulse width: measured value = 25 nsec minimum. The write pulse must be high for at least twenty five nanoseconds during the time the X/Y bit selection lines are high in order to guarantee writing. One Y-Y legation high all others low

to guarantee writing. One X-Y location high, all others low, "1" previously stored when testing ${\rm S}_0$ and "O" previously

stored when testing S_1 .

DEFINITIONS OF TERMS USED FOR SPECIFYING MEMORY CELL OPERATION (-55°C to +125°C)

Test twr


Write recovery time: measured value = 40 nanoseconds maximum. Write recovery time can be any value between zero and forty nanoseconds. One X-Y location high, all others low, "1" previously stored when testing S_0 , and "O" previously stored when testing S_1 .

Test T_d on

Output turn-on delay; measured value = 35 nsec maximum. Output turn-on delay can be any value between zero and thirty-five nanoseconds. One X-Y location switched, all others low, "1" previously stored when testing S_1 , "O" previously stored when testing S_0 .

Test T_d off

Turn-off delay: measured value = 35 nsec maximum. Output turn-off delay can be any value between zero and thirty-five nanoseconds. One X-Y location switched, all others low, "1" previously stored when testing S_1 , "O" previously stored when testing S_0 .



Note: Pull-up resistors at the output of sense amplifiers are external




Fig. 2 HLTTL 16-bit Memory Element
Circuit diagram






Figure 3 Developing Clamp on Data Buss



Address Select Line Current Distribution Idle Mode



NOTE: ONLY SATURATED TRANSISTORS ARE SHOWN.

Figue 5





Figure 6 Diode Analogy for Multiple
Emitter Transistor


Address Select Line Current Distribution "Half Select" Mode



NOTE: ONLY SATURATED TRANSISTORS ARE SHOWN.

Figure 7


Address Select Line Current Distribution "Full-Select Mode"



NOTE: ONLY SATURATED TRANSISTORS ARE SHOWN.

Figure 8

SWITCHING TEST CIRCUIT And WAVEFORMS



LOW CURRENT TURN-ON DELAY vs. TEMPERATURE




Figure 10

LOW CURRENT TURN-OFF DELAY vs. TEMPERATURE







Figure 12

HIGH CURRENT TURN-ON DELAY vs. TEMPERATURE




HIGH CURRENT TURN-OFF DELAY vs. TEMPERATURE







TYPICAL SENSE THRESHOLD VOLTAGE vs. TEMPERATURE




SUPPLY CURRENT vs. TEMPERATURE




WRITE RECOVERY TIME vs. TEMPERATURE



TYPICAL WRITE THRESHOLD VOLTAGE vs. TEMPERATURE



OUTPUT "0" VOLTAGE vs. TEMPERATURE




Applications

Figure 20 64-bit Serial Memory

Figure 21 64-bit Serial Memory with Single Rail Input and NRZ Output

Figure 22 64 word n-bit Memory



64-bit Memory Element using
4 16-bit HLTTL Memory Elements





Figure 21 64 Bit Serial Memory with Single Rail Input and NRZ Output



Logic Diagram of a 64 word Memory with n bits

Remarks: Quad 2-input Line Driver TNG 5511 can be used for Driver Network and HLTTL Non Inverting Gate TNG 6252 for Decode Network