
The Engineering Staff of TEXAS INSTRUMENTS INCORPORATED Semiconductor Group





Second Edition

FEBRUARY 1976





TABLE OF CONTENTS

1.	ARC	CHITECTURE
	1.1	Introduction
	1.2	The Stack
	1.3	Registers
	1.4	The Arithmetic Unit
	1.5	Status and Control
	1.6	I/O Operations
	1.7	Instruction Timing
2.	тмз	S 8080 INSTRUCTION SET
	2.1	Instruction Formats
	2.2	Instruction Set Description
		2.2.1 Instruction Symbols
		2.2.2 Accumulator Group Instructions
		2.2.3 Input/Output Instructions
		2.2.4 Machine Instructions
		2.2.5 Program Counter and Stack Control Instructions
		2.2.6 Register Group Instructions
	2.3	Instruction Set Opcodes Alphabetically Listed
3.	тмз	S 8080 ELECTRICAL AND MECHANICAL SPECIFICATIONS
	3.1	Absolute Maximum Ratings
	3.2	Recommended Operating Conditions
	3.3	Electrical Characteristics
	3.4	Timing Requirements
	3.5	Switching Characteristics
	3.6	Terminal Assignments
	3.7	Mechanical Data

LIST OF ILLUSTRATIONS

Figure 1	TMS 8080 Functional Block Diagram													2
Figure 2	Voltage Waveforms													19

Information contained in this publication is believed to be accurate and reliable. However, responsibility is assumed neither for its use nor for any infringement of patents or rights of others that may result from its use. No license is granted by implication or otherwise under any patent or patent right of Texas Instruments or others.

> Copyright © 1975 Texas Instruments Incorporated

> > 1

TMS 8080 MICROPROCESSOR

1. ARCHITECTURE

1.1 INTRODUCTION

The TMS 8080 is an 8-bit parallel central processing unit (CPU) fabricated on a single chip using a high-speed N-channel silicon-gate process. (See Figure 1). A complete microcomputer system with a 2μ s instruction cycle can be formed by interfacing this circuit with any appropriate memory. Separate 8-bit data and 16-bit address buses simplify the interface and allow direct addressing of 65,536 bytes of memory. Up to 256 input and 256 output ports are also provided with direct addressing. Control signals are brought directly out of the processor and all signals, excluding clocks, are TTL compatible.

1.2 THE STACK

The TMS 8080 incorporates a stack architecture in which a portion of external memory is used as a pushdown stack for storing data from working registers and internal machine status. A 16-bit stack pointer (SP) is provided to facilitate stack location in the memory and to allow almost unlimited interrupt handling capability. The CALL and RST (restart) instructions use the SP to store the program counter (PC) into the stack. The RET (return) instruction uses the SP to acquire the previous PC value. Additional instructions allow data from registers and flags to be saved in the stack.

1.3 REGISTERS

The TMS 8080 has three categories of registers: general registers, program control registers, and internal registers. The general registers and program control registers are listed in Table 1. The internal registers are not accessible by the programmer. They include the instruction register, which holds the present instruction, and several temporary storage registers to hold internal data or latch input and output addresses and data.




FIGURE 1-TMS 8080 FUNCTIONAL BLOCK DIAGRAM

1.4 THE ARITHMETIC UNIT

Arithmetic operations are performed in an 8-bit parallel arithmetic unit that has both binary and decimal capabilities. Four testable internal flag bits are provided to facilitate program control, and a fifth flag is used for decimal corrections. Table 2 defines these flags and their operation. Decimal corrections are performed with the DAA instruction. The DAA corrects the result of binary arithmetic operation on BCD data as shown in Table 3.

1.5 STATUS AND CONTROL

Two types of status are provided by the TMS8080. Certain status is indicated by dedicated control lines. Additional status is transmitted on the data bus during the beginning of each instruction cycle (machine cycle). Table 4 indicates the pin functions of the TMS8080. Table 5 defines the status information that is presented during the beginning of each machine cycle (SYNC time) on the data bus.

1.6 I/O OPERATIONS

Input/output operations (I/O) are performed using the IN and OUT instructions. The second byte of these instructions indicates the device address (256 device addresse). When an IN instruction is executed, the input device address appears in duplicate on A7 through A0 and A15 through A8, along with WO and INP status on the data bus. The addressed input device then puts its input data on the data bus for entry into the accumulator. When an OUT instruction is executed, the same operation occurs except that the data bus has OUT status and then has output data.

Direct memory access channels (DMA) can be OR-tied directly with the data and address buses through the use of the HOLD and HLDA (hold acknowledge) controls. When a HOLD request is accepted by the CPU, HLDA goes high, the address and data lines are forced to a high-impedance or "floating" condition, and the CPU stops until the HOLD request is removed.

Interfacing with different speed memories is easily accomplished by use of the WAIT and READY pins. During each machine cycle, the CPU polls the READY input and enters a wait condition until the READY line becomes true. When the WAIT output pin is high, it indicates that the CPU has entered the wait state.

Designing interrupt driven systems is simplified through the use of vectored interrupts. At the end of each instruction, the CPU polls the INT input to determine if an interrupt request is being made. This action does not occur if the CPU is in the HOLD state or if interrupts are disabled. The INTE output indicates if the interrupt logic is enabled (INTE is high). When a request is honored, the INTA status bit becomes high, and an RST instruction may be inserted to force the CPU to jump to one of eight possible locations. Enabling or disabling interrupts is controlled by special instructions (El or DI). The interrupt input is automatically disabled when an interrupt request is accepted or when a RESET signal is received.

1.7 INSTRUCTION TIMING

The execution time of the instructions varies depending on the operation required and the number of memory references needed. A machine cycle is defined to be a memory referencing operation and is either 3, 4, or 5 state times long. A state time (designated S) is a full cycle of clocks ϕ 1 and ϕ 2. (NOTE: The exception to this rule is the DAD instruction, which consists of 1 memory reference in 10 state times). The first machine cycle (designated M1) is either 4 or 5 state times long and is the "instruction fetch" cycle with the program counter appearing on the address bus. The CPU then continues with as many M cycles as necessary to complete the execution of the instruction (up to a maximum of 5). Thus the instruction execution time varies from 4 state times (several including ADDr) to 18 (XTHL). The WAIT or HOLD conditions may affect the execution time since they can be used to control the machine (for example to "single step") and the HALT instruction forces the CPU to stop until an interrupt. In the event of an interrupt, the PC will not be incremented during the next M1 and an RST instruction are beinserted.

TABLE 1 TMS 8080 REGISTERS

NAME	DESIGNATOR	LENGTH	PURPOSE
Accumulator	A 8		Used for arithmetic, logical, and I/O operations
B Register	B	8	General or most significant 8 bits of double register BC
C Register	C	8	General or least significant 8 bits of double register BC
D Register	D	8	General or most significant 8 bits of double register DE
E Register	E	8	General or least significant 8 bits of double register DE
H Register	н	8	General or most significant 8 bits of double register HL
L Register	L	. 8	General or least significant 8 bits of double register HL
Program Counter	PC	16	Contains address of next byte to be fetched
Stack Pointer	SP	16	Contains address of the last byte of data saved in
			the memory stack
Flag Register	F	5	Five flags (C, Z, S, P, C1)

NOTE: Registers B and C may be used together as a single 16-bit register, likewise, D and E, and H and L.


TABLE 2

FLAG DESCRIPTIONS

SYMBOL	TESTABLE	DESCRIPTION
C	YES	C is the carry/borrow out of the MSB (most significant bit) of the ALU (Arithment Logic Unit). A TRUE condition (C = 1) indicates overflow for addition or underflow for subtraction.
z	YES	A TRUE condition (Z = 1) indicates that the output of the ALU is equal to zero.
S	YES	A TRUE condition (S = 1) indicates that the MSB of the ALU output is equal to a one (1).
Р	YES	A TRUE condition (P = 1) indicates that the output of the ALU has even parity (the number of bits equal to one is even).
C1	NO	C1 is the carry out of the fourth bit of the ALU (TRUE condition). C1 is used only for BCD correction with the DAA instruction.

TABLE 3 FUNCTION OF THE DAA INSTRUCTION

Assume the accumulator (A) contains two BCD digits, X and Y



	ACCUM	ULAT	OR	ACCUMULATOR							
	BEFO	RE DA	А	AFTER DAA							
С	$A_7\ldotsA_4$	C1	A ₃ A ₀	С	A7 A4	C1	A ₃ A ₀				
0	X < 10	0	Y < 10	0	×	0	Y				
0	X < 10	1	Y < 10	0	×	0	Y + 6				
0	X < 9	0	Y ≥ 10	0	X + 1	1	Y + 6				
1	X < 10	0	' Y < 10	1	X + 6	0	Y				
1	X < 10	1	Y < 10	1	X + 6	0	Y + 6				
1	X < 10	0	Y ≥ 10	1	X + 7	1	Y + 6				
0	X ≥ 10	0	Y < 10	1	X + 6	0	Y				
0	X ≥ 10	1	Y < 10	1	X + 6	0	Y + 6				
0	X ≥ 9	0	Y ≥ 10	1	X + 7	1	Y + 6				

NOTE: The corrections shown in Table 3 are sufficient for addition. For subtraction, the programmer must account for the borrow condition that can occur and give erroneous results. The most straight forward method is to set A = 99₁₆ and carry = 1. Then add the minuend to A after subtracting the subtrahend from A.

TMS 8080 PIN DEFINITIONS										
SIGNATURE	PIN	1/0	DESCRIPTION							
A15 (MSB)	36	OUT	A15 through A0 comprise the address bus. True memory or I/O device addresses appear on							
A14	39	OUT	this 3-state bus during the first state time of each instruction cycle.							
A13	38	OUT								
A12	37	OUT								
A11	40	OUT								
A10	1	OUT								
A9	35	OUT								
A8	34	OUT								
A7 A6	33 32	OUT								
A0 A5	31	OUT OUT								
A4	30	OUT								
A3	29	OUT								
A2	27	OUT								
A1	26	OUT								
A0 (LSB)	25	OUT								
D7 (MSB)	6	IN/OUT								
D6	5	IN/OUT	D7 through D0 comprise the bidirectional 3-state data bus. Memory, status, or I/O data is							
D5	4	IN/OUT	transferred on this bus.							
D4	3	IN/OUT								
D3	7	IN/OUT								
D2	8	IN/OUT								
D1	9	IN/OUT								
D0 (LSB)	10	IN/OUT								
V _{SS}	2		Ground reference							
V _{BB}	11		Supply voltage (-5 V nominal)							
vcc	20		Supply voltage (5 V nominal)							
VDD	28		Supply voltage (12 V nominal)							
φ1	22	IN	Phase 1 clock.							
φ2	15	IN	Phase 2 clock. See page 19 for ϕ 1 and ϕ 2 timing.							
RESET	12	IN	Reset. When active (high) for a minimum of 3 clock cycles, the RESET input causes the TMS 8080 to be reset. PC is cleared, interrupts are disabled, and after RESET, instruction execution starts at memory location 0. To prevent a lockup condition, a HALT instruction must not be used in location 0.							
HOLD	13	IN	Hold signal. When active (high) HOLD causes the TMS 8080 to enter a hold state and float (put the 3-state address and data bus in a high-impedance state). The chip acknowledges entering the hold state with the HLDA signal and will not accept interrupts until it leaves the hold state.							
INT	14	IN	Interrupt request. When active (high) INT indicates to the TMS8080 that an interrupt is being requested. The TMS8080 polls INT during a HALT or at the end of an instruction. The request will be accepted except when INTE is low or the CPU is in the HOLD condition.							
INTE	16	OUT	Interrupts enabled. INTE indicates that an interrupt will be accepted by the TMS 8080 unless it is in the hold state. INTE is set to a high logic level by the EI (Enable Interrupt) instruction and reset to a low logic level by the DI (Disable Interrupt) instruction. INTE is also reset when an interrupt is accepted and by a high on RESET.							
DBIN	17	ОUT	Data bus in. DBIN indicates whether the data bus is in an input or an output mode. (high = input, low = output).							

TABLE 4 TMS 8080 PIN DEFINITIONS

TABLE 4 (CONTINUED)

SIGNATURE	PIN	1/0	DESCRIPTION						
WR	18	ουτ	Write. When active (low) $\overline{\rm WR}$ indicates a write operation on the data bus to memory or to an I/O port.						
SYNC	19	OUT	Synchronizing control line. When active (high) SYNC indicates the beginning of each machine cycle of the TMS8080. Status information is also present on the data bus durin SYNC for external latches.						
HLDA	21	оυт	Hold acknowledge. When active (high) HLDA indicates that the TMS8080 is in a hold state.						
READY	23	IN	Ready control line. An active (high) level indicates to the TMS 8080 that an external device has completed the transfer of data to or from the data bus. READY is used in conjunction with WAIT for different memory speeds.						
WAIT	24	OUT	Wait status. When active (high) WAIT indicates that the TMS8080 has entered a wait state pending a READY signal from memory.						


TABLE 5 TMS 8080 STATUS

SIGNATURE	DATA BUS BIT	DESCRIPTION
INTA	D0	Interrupt acknowledge.
wo	D1	Indicates that current machine cycle will be a read (input) (high = read) or a write (output) (low = write) operation.
STACK	D2	Indicates that address is stack address from the SP.
HLTA	D3	HALT instruction acknowledge.
OUT	D4	Indicates that the address bus has an output device address and the data bus has output data.
M1	D5	Indicates instruction acquisition for first byte.
INP	D6	Indicates address bus has address of input device.
MEMR	D7	Indicates that data bus will be used for memory read data.

2. TMS 8080 INSTRUCTION SET

2.1 INSTRUCTION FORMATS

TMS 8080 instructions are either one, two, or three bytes long and are stored as binary integers in successive memory locations in the format shown below.



2.2 INSTRUCTION SET DESCRIPTION

Operations resulting from the execution of TMS 8080 instructions are described in this section. The flags that are affected by each instruction are given after the description.

2.2.1 INSTRUCTION SYMBOLS

SYMBOL		DESCRIPTION	
<b2></b2>	Second byte of instr	ruction	
<b3></b3>	Third byte of instru	ction	
ra	Register #	<u>#</u>	Register Name
	000	-	В
	001		С
	010		D
	011		E
	100		н
	101		L
	111		А
۲b	Register #	#	Register Name
	00	_	BC
	01		DE
	10		HL
	11		SP
rc	Register #	<u><u></u></u>	Register Name
	0		BC
	1		DE
۲d	Register #	<u><u></u></u>	Register Name
	00		BC
	01		DE
	10		HL
rdL ·	Least significant 8 b		
rdH	Most significant 8 bi		
f	i lugo	rue condition	
	Zero (Z)	Result is zero	
	Carry (C)	Carry/borrow out of MSB is o	one
	Parity (P)	Parity of result is even	
	Sign (S)	MSB of result is one	
	Carry 1(C1)	Carry out of fourth bit is one	
M		ined by registers H and L	
()	Contents of specifie	•	
[]		contained in specified register	
÷	Is transferred to		
	Exchange		
Am	Bit m of A register (accumulator)	
{} }	Flags affected		
b2	Single byte immedia		
b3b2	Double byte immed		
(nnn)8	(nnn) is an octal (ba	se 8) number	

2.2.2 ACCUMULATOR GROUP INSTRUCTIONS

			M CYCLES/	
MNEMONIC	OPERANDS	BYTES	STATES	DESCRIPTION
ACI	b2	2	2/7	(A) \leftarrow (A) + $<\!\!\mathrm{b_2}\!\!>\!\!+\!(\mathrm{carry}),$ add the second byte of the
				instruction and the contents of the carry flag to register A and
				place in A. {C,Z,S,P,C1}
ADC	м	1	2/7	(A) ← (A) + (M) + (carry). { C,Z,S,P,C1 }
ADC	ra	1	1/4	$(A) \leftarrow (A) + (r_a) + (carry) + (C,Z,S,P,C1)$
ADD	м	1	2/7	(A) \leftarrow (A) + (M), add the contents of M to register A and place in
				A. {C,Z,S,P,C1}
ADD	ra	1	1/4	$(A) \leftarrow (A) + (r_a) \cdot \{C, Z, S, P, C1\}$
ADI	b2	2	2/7	$(A) \leftarrow (A) + \langle b_2 \rangle$. $\{C, Z, S, P, C1\}$
ANA	м	1	2/7	(A) \leftarrow (A) AND (M), take the logical AND of M and register A
				and place in A. The carry flag will be reset low. {C,Z,S,P,C1}
ANA	ra	1	1/4	(A) \leftarrow (A) AND (r _a). {C,Z,S,P,C1}
ANI	b2	2	2/7	(A) \leftarrow (A) AND $<$ b ₂ >. {C,Z,S,P,C1}
CMA		1	1/4	(A) \leftarrow (A), complement A.
CMC		1	1/4	$(carry) \leftarrow (carry)$, complement the carry flag. $\{C\}$
CMP	М	1	2/7	(A) – (M), compare the contents of M to register A and set the $(A - A - A) = (A - A)$
				flags accordingly, { C,Z,S,P,C1 } (A) = (M) Z = 1
				$(A) \neq (M) Z = 0$
				$(A) \neq (M)$ $C = 1$
				(A) > (M) $C = 0$
CMP	ra	1	1/4	$(A) = (r_a). \{C, Z, S, P, C1\}$
CPI	b2	2	2/7	$(A) - . \{C, Z, S, P, C1\}$
DAA	-2	1	1/4	$(A) \leftarrow BCD$ correction of (A). The 8 bit A contents is corrected to
				form two 4 bit BCD digits after a binary arithmetic operation. A
				fifth flag C1 indicates the overflow from A3. The carry flag C
				indicates the overflow from A7 (See Table 3). {C,Z,S,P,C1}
DAD	rb	1	1/10	(HL) \leftarrow (HL) + (r _b), add the contents of double register r _b to
	5			double register HL and place in HL. {C}
LDA	b3b2	3	4/13	(A)←[<b3> <b2>]</b2></b3>
LDAX	r _c	1	2/7	(A)←[(r _c)]
ORA	м	1	2/7	(A) \leftarrow (A) OR (M), take the logical OR of the contents of M and
				register A and place in A. The carry flag will be reset.
				{C,Z,S,P,C1}
ORA	ra	1	1/4	(A) \leftarrow (A) OR (r _a).{C,Z,S,P,C1}
ORI	b2	2	2/7	(A) ← (A) OR $$. {C,Z,S,P,C1}
RAL		1	1/4	$A_{m+1} \leftarrow A_m$, $A_0 \leftarrow (carry)$, $(carry) \leftarrow (A_7)$. Shift the contents of
				register A to the left one bit through the carry flag, {C }
RAR		1	1/4	$A_m \leftarrow A_m + 1$, $A_7 \leftarrow (carry)$, $(carry) \leftarrow A_0$. {C}
RLC		1	1/4	$A_{m+1} \leftarrow A_m$, $A_0 \leftarrow A_7$ (carry) \leftarrow (A_7). Shift the contents of register
				A to the left one bit. Shift A7 into A and into the carry
		_		flag. {C }
RRC		1	1/4	A _m ←A _{m+1} , A ₇ ←A ₀ , (carry)←(A ₀), {C }

MNEMONIC	OPERANDS	BYTES	M CYCLES/ STATES	DESCRIPTION					
SBB	M	1	2/7	(A)←(A)−(M)−(carry), subtract the contents of M and the contents of the carry flag from register A and place in A. Two's					
				complement subtraction is used and a true borrow causes the carry flag to be set (underflow condition), $\{C,Z,S,P,C1\}$					
SBB	ra	1	1/4	(A)←(A)−(r _a)−(carry). {C,Z,S,P,C1}					
SBI	b2	2	2/7	(A)←(A)- <b2>-(carry). {C,Z,S,P,C1}</b2>					
STA	b3b2	3	4/13	$\{< b_2>\}$ ←(A), store contents of A in memory address given in bytes 2 and 3.					
STAX	۲ _C	1	2/7	$[(r_c)] \leftarrow (A)$, store contents of A in memory address given in BC or DE.					
🛔 ѕтс		1	1/4	(carry) \leftarrow 1, set carry flag to a 1 (true condition).					
SUB	м	1	2/7	$(A) \leftarrow (A) - (M)$, subtract the contents of M from register A and					
				place in A. Two's complement subtraction is used and a true					
				borrow causes the carry flag to be set (underflow condition).					
				{C,Z,S,P,C1}					
SUB	ra	1	1/4	$(A) \leftarrow (A) - (r_a) \{ C, Z, S, P, C1 \}$					
SUI	b2	2	2/7	(A)←(A)- <b2>. {C,Z,S,P,C1}</b2>					
XRA	м	1	2/7	(A)←(A) XOR (M), take the exclusive OR of the contents of M					
				and register A and place in A. The carry flag will be reset, $\left\{\text{C,Z,S,P,C1}\right\}$					
XRA	ra	1	1/4	(A)←(A) XOR (r _a). {C,Z,S,P,C1}					
XRI	b ₂	2	2/7	(A)←(A) XOR <b2>. {C,Z,S,P,C1}</b2>					

2.2.3 INPUT/OUTPUT INSTRUCTIONS

			M CYCLES/
MNEMONIC	OPERANDS	BYTES	STATES
IN	b2	2	3/10
OUT	b2	2	3/10

2.2.4 MACHINE INSTRUCTIONS

			M CYCLES/
MNEMONIC	OPERANDS	BYTES	STATES
HLT		1	2/7
NOP		1	1/4

DESCRIPTION

(A)-(input data from data bus), byte 2 is sent on bits A7-A0 and A15-A8 as the input device address. INP status is given on the data bus.

(Output data) \leftarrow (A), byte 2 is sent on bits A7-A0 and A15-A8 as the output device address. OUT status is given on the data bus.

DESCRIPTION

Halt, all machine operations stop. All registers are maintained. Only an interrupt can return the TMS 8080 to the run mode. Note that a HLT should not be placed in location zero, otherwise after the reset pin is active, the TMS 8080 will enter a nonrecoverable state (until power is removed), i.e., in halt with interrupts disabled. This condition also occurs if a HLT is executed while interrupts are disabled. HLTA status is given on the data bus.

(PC)←(PC)+1, no operation.

2.2.5 PROGRAM COUNTER AND STACK CONTROL INSTRUCTIONS

			M CYCLES/	
CALL	DPERANDS	BYTES	<u>STATES</u> 5/17	$\underbrace{DESCRIPTION}_{[(SP)-1] \ [(SP)-2] \leftarrow (PC), \ (SP) \leftarrow (SP)-2, \ (PC) \leftarrow < b_2>,}$
CALL	0302	5	5/17	transfer PC to the stack address given by SP, decrement SP
				twice, and jump unconditionally to address given in bytes 2 and
				3.
Conditional cal	l instructions for	true flags:		
(f)			5/17 (Pass)	If (f) = 1, [(SP)-1] [(SP)-2] ←(PC), (SP) ←(SP)-2, (PS) ← <b_3></b_3>
CC (carry)	b3b2	3	3/11 (Fail)	$<$ b ₂ $>$, otherwise (PC) \leftarrow (PC)+3. If the flag specified, f, is 1, then
CPE (parity)	b3b2	3		execute a call. Otherwise, execute the next instruction.
CM (sign)	b3p5	3		
CZ (zero)	b3b2	3		
Conditional cal	l instructions for	false flags:		
(f)			5/17 (Pass)	If (f) = 0, [(SP)-1] [(SP)-2] \leftarrow (PC), (SP) \leftarrow (SP)-2, (PC) \leftarrow <b3></b3>
CNC (carry)	p3p5	3	3/11 (Fail)	$<$ b ₂ $>$, otherwise (PC) \leftarrow (PC)+3.
CPO (parity)	^{b3b2}	3		
CP (sign)	^{b3b2}	3		
CNZ (zero)	b3b2	3		
DI		1	1/4	Disable interrupts. INTE is driven false to indicate that no interrupts will be accepted.
EI		1	1/4	Enable interrupts. INTE is driven true to indicate that an
				interrupt will be accepted. Execution of this instruction is
				delayed to allow the next instruction to be executed before the
				INT input is polled.
JMP	b3b2	3	3/10	(PC) $\leftarrow\!$
				bytes 2 and 3.
	np instructions fo	or true flags:		
(f)			3/10	If (f) = 1, (PC) \leftarrow <b<sub>3><b<sub>2>, otherwise (PC)\leftarrow(PC)+3. If the flag</b<sub></b<sub>
JC (carry)	b3b2	3		specified, f, is 1, execute a JMP. Otherwise, execute the next
JPE (parity)	b3b2	3		instruction.
JM (sign)	b3b2	3		
JZ (zero)	b3b2	3		
	np instructions fo	or false flags:		
(f)			3/10	If (f) = 0, (PC) \leftarrow <b<sub>3> <b<sub>2>, othewise (PC)\leftarrow(PC)+3.</b<sub></b<sub>
JNC (carry)	b3p5	3		
JPO (parity)	b3b2	3		
JP (sign)	b3b2	3		
JNZ (zero)	b3b2	3		
PCHL		1	1/5	(PC)←(HL)
POP	PSW	1	3/10	$(F) \leftarrow [(SP)], (A) \leftarrow [(SP)+1], (SP) \leftarrow (SP)+2,$ restore the last stack values addressed by SP into A and F. Increment SP twice.
POP	٢d	1	3/10	(r _{dL})←[(SP)] , (r _{dH})←[(SP)+1] , (SP)←(SP)+2.
PUSH	PSW	1	3/11	$[(SP)-1]\leftarrow(A)$, $[(SP)-2]\leftarrow(F)$, $(SP)\leftarrow(SP)-2$, save the contents of A and F into the stack addressed by SP. Decrement SP twice.
PUSH	rd	1	3/11	[(SP)−1]←(r _{dL}), [(SP)−2]←(r _{dH}), (SP)←(SP)−2.
RET		1	3/10	(PC)←[(SP)] [(SP)+1], (SP)←(SP)+2, return to program at
				memory address given by last values in the stack. The SP is

(PC)←[(SP)] [(SP)+1], (SP)←(SP)+2, return to program at memory address given by last values in the stack. The SP is incremented by two.

MNEMONIC	OPERANDS	BYTES	STATES
Conditional ret	urn instructions	for true flag	s:
(f)			3/11 (Pass)
RC (carry)	С	1	1/5 (Fail)
RPE (parity)	Р	1	
RM (sign)	S	1	
RZ (zero)	Z	1	
Conditional ret	urn instructions	for talse flag	s:
(f)			3/11 (Pass)
RNC (carry)	С	1	1/5 (Fail)
RPO (parity)	Р	1	
RP (sign)	s	1	
RNZ (zero)	Z	1	
RST		1	3/11
SPHL		1	1/5

M CYCLES/

2.2.6 REGISTER GROUP INSTRUCTIONS


			M CYCLES/	
MNEMONIC	OPERANDS	BYTES	STATES	DESCRIPTION
DCR	M	1	3/10	(M)←(M)−1, decrement the contents of memory location
				specified by H and L. {Z,S,P,C1}
DCR	ra	1	1/5	$(r_a) \leftarrow (r_a) - 1$, decrement the contents of register r_a . $Z,S,P,C1$
DCX	^r b	1	1/5	$(r_b) \leftarrow (r_b) - 1$, decrement double registers BC, DE, HL, or SP.
INR	м	1	3/10	(M)←(M)+1, increment the contents of memory location specified by H and L. $\{Z,S,P,C1,\}$
INR	ra	1	1/5	$(r_a) \leftarrow (r_a)+1$, increment the contents of register r_a , $\{Z,S,P,C1\}$
INX	۲b	1	1/5	$(r_b) \leftarrow (r_b)+1$, increment double registers BC, DE, HL, or SP.
LHLD	b3b2	3	5/16	(L) \leftarrow [<b_3> <b_2>]; (H) \leftarrow [<b_3> <b_2>+1], load registers H and L with contents of the two memory locations specified by bytes 3 and 2.</b_2></b_3></b_2></b_3>
LXI	rpp3p5	3	3/10	$(r_{DH}) \leftarrow $; $(r_{DL}) \leftarrow $, load double registers BC, DE, HL, or SP immediate with bytes 3, 2, respectively.
MVI	M,b2	2	3/10	$(M) {\leftarrow} {<} b_2 {>},$ store immediate byte 2 in the address specified by HL
MVI	r _a b2	2	2/7	(r _a)← <b_2>, load register r_a immediate with byte 2 of the instruction.</b_2>
MOV	Mra	1	2/7	(M) $\leftarrow(r_a),$ store register r_a in the memory location addressed by H and L.
MOV	r _a M	1	2/7	$(r_a) {\leftarrow} (M),$ load register r_a with contents of memory addressed by HL.
MOV	^r a1 ^r a2	1	1/5	$(r_{a1}) \leftarrow (r_{a2})$, load register r_{a1} with contents of r_{a2} , r_{a2} contents remain unchanged.
SHLD	b3b2	3	5/16	$[] \leftarrow (L); [+1)] \leftarrow (H)$, store the contents of H and L into two successive memory locations specified by bytes 3 and 2.
XCHG		1	1/4	(H)↔(D); (L)↔(E), exchange double registers HL and DE
XTHL		1	5/18	$(L){\leftrightarrow}[(SP)]$, $(H){\leftrightarrow}[(SP){+}1]$, $(SP){=}(SP)$, exchange the top of the stack with register HL.

DESCRIPTION

If (f) = 1, $(PC) \leftarrow [(SP)]$ [(SP+1], (SP) \leftarrow (SP)+2. If the flag specified, f, is 1, execute a RET. Otherwise, execute the next instruction.

If (f) = 0, $(PC) \leftarrow [(SP)]$ [(SP)+1], $(SP) \leftarrow (SP)+2$.

11



2.3 INSTRUCTION SET OPCODES ALPHABETICALLY LISTED

*Two possible cycle times (11/17) indicate instruction cycles dependent on condition flags.

[†]All flags (C, Z, S, P, C1) affected. [‡]Only carry flag affected.

MNEMONIC BYTES DESCRIPTION AFFECTED D7-D4 D3-D0 CLOCK D					POSITIV	E-LOGIC	
DAD B 1 Add B&C to H&L ¹ 0 9 C C DAD C 1 Add D&L to H&L ¹ 1 9 10 0.75% DAD B 1 Add D&L to H&L ¹ 2 9 10 0.75% DAD S 1 Add tack pointer to H&L ¹ 3 9 10 0.75% DCR M 1 Decrement Register ⁸ 8 0 5 5 6.05% DCR r 1 Decrement Register ⁸ 8 0 5 5 6.05% DCR r 1 Decrement B&C 0 8 5 6.7% 1 DCX B 1 Decrement B&C 0 8 5 6.7% 1 1 1 1 1 1 1 5 5 6.5% 1 8 5 6.5% 6 6 7 7 1 1 1 1 1 1 1 1 1 1 1 1				REGISTER	HEX O	PCODE	CLOCK DH
DAD D 1 Add D&E to H&L ¹ 1 9 10 0.22 DAD B 1 Add H&E to H&L ¹ 2 9 10 0.27 DAD SP 1 Add Hate, to H&L ¹ 3 9 10 0.27 DCR M 1 Decrement Memory S 3 5 10 0.27 DCR n 1 Decrement Memory S 8 0 5 5 0.26 DCR n 1 Decrement Register S 8 0 5 5 0.27 DCX B 1 Decrement B&C 0 8 5 0.27 1 DCX B 1 Decrement B&C 1 8 5 0.27 1 DCX B 1 Decrement B&C 1 8 5 0.24 1 1 DCX B 1 Decrement B&C 1 8 5 0.24 1 1 1 DCX B 1 Decrement B&C F 8 1 0.24 1 0.24 1 0.24 1 0.24 1	MNEMONIC	BYTES	DESCRIPTION	AFFECTED			CYCLES
DAD D 1 Add D&E to H&L ¹ 1 9 10 0.22 DAD B 1 Add H&E to H&L ¹ 2 9 10 0.27 DAD SP 1 Add Hate, to H&L ¹ 3 9 10 0.27 DCR M 1 Decrement Memory S 3 5 10 0.27 DCR n 1 Decrement Memory S 8 0 5 5 0.26 DCR n 1 Decrement Register S 8 0 5 5 0.27 DCX B 1 Decrement B&C 0 8 5 0.27 1 DCX B 1 Decrement B&C 1 8 5 0.27 1 DCX B 1 Decrement B&C 1 8 5 0.24 1 1 DCX B 1 Decrement B&C 1 8 5 0.24 1 1 1 DCX B 1 Decrement B&C F 8 1 0.24 1 0.24 1 0.24 1 0.24 1	DAD B	1	Add B&C to H&L [‡]		•	• 9 €*3	10 0.03
DAD H 1 Add Halt to H&L ¹ 2 9 1 0 0 DAD SP 1 Add stack pointer to H&L ¹ 3 3 5 10 0 0 DCR M 1 Decrement Meny S 3 5 10 0 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>• • •</td></td<>							• • •
DAD SP 1 Add stack pointer to H&L [‡] 3 9 - 10 0 0 DCR M 1 Decrement Memory S 3 5 - 10 0 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>• • •</td>							• • •
DCR M 1 Decrement Memory § 3 5 6 10 0 ⁺ / ₂ DCR r 1 Decrement Register § B 0 5 - 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 7 6 7 7 6 7 7 6 7 7 6 7							• •
DCR r 1 Decrement Register § B 0 5 5 0000 DCR r 1 Decrement Register § C 0 D - C 0 D - C 0 C 0 C							
C D D C <thc< th=""> C <thc< th=""> <thc< th=""></thc<></thc<></thc<>				в			
DCX B 1 Decrement B&C 0 1 5 0 2 DCX B 1 Decrement B&C 0 B 0 5 0 0 DCX B 1 Decrement B&C 1 B 5 0 0 DCX B 1 Decrement B&C 1 B 5 0 0 DCX D 1 Decrement B&C 3 B 5 0 0 DCX P 1 Decrement B&C 7 8 5 0 0 DX D 1 Decrement B&C F 8 7 4 0 DX D 1 Decrement B&C F 8 1 0 <	Denn		Decrement register o				
E 1 D C						·	
H 2 5 0 9 L 2 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1							
L 2 D C O							
A 3 D = 1 C = 3 DCX B 1 Decrement B&C 0 B = 1 5 C = 3 DCX H 1 Decrement D&E 1 B = 1 5 C = 3 DCX P 1 Decrement B&C 2 B = 1 5 C = 3 DCX P 1 Decrement stack pointer 3 B = 1 5 C = 3 DI 1 Disable interrupts F B = 1 5 C = 3 EI 1 Enable interrupts F B = 1 1 X*1 INR n 1 Increment register S B 0 4 X*1 INR n 1 Increment Pister C 0 C = 1 C = 2 INR n 1 Increment B&C register 1 3 C = 2 C = 2 INX B 1 Increment B&C register 1 3 C = 2 C = 1 INX B 1 Increment B&C register 1 3 S = 5 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>041</td>							041
DCX B 1 Decrement B&C 0 B 5 0 1 DCX D 1 Decrement D&E 1 B 5 0 2 DCX H 1 Decrement H&L 2 B 5 0 2 DCX SP 1 Decrement stack pointer 3 B 5 0 2 DI 1 Disable interrupts F B 4 4 2 HLT 1 Disable interrupts F B 4 4 2 INN 2 Input D B 10 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 0 2 2 0 2 2 0 2 2 0 2 2 0 2 2 0 2 2 0 2 2 0 2 2 0 2 2 0 2 2 0 2 2 0 2 2							041
DXX D 1 Decrement D&E 1 B 5 0.2.2 DXX H 1 Decrement D&E 2 B 5 0.2.5 DXX P 1 Decrement B&L 2 B 5 0.2.5 DX D 1 Disable interrupts F B 7 4 4.2.3 EI 1 Eible interrupts F B 7.4 4 4.2.3 INR M 1 Increment memory \$ 3 4 10 2.2.3 INR n 1 Increment register \$ B 0 2.2.3 5 0.2.4 INR n 1 Increment B&C register 0 0 1 4 2.2.3 0.2.4 INX B 1 Increment B&C register 1 3 5 0.2.4 0.2.4 INX B 1 Increment B&C register 1 3 5 0.4.4 0.2.4 0.2.4 0.2.4 0.2.4 0.2.4 0.2.4 0.2.4 0.2.4 0.2.4 0.2.4 0.2.4 0.2.4 0.2.4 0.2.4		1	Degramment R &C	~		_	5 MA
DCX H 1 Decrement H&L 2 B 5 C C DCX SP 1 Decrement stack pointer 3 B 5 C C DI 1 Disable interupts F B 4 A A HLT 1 Disable interupts F B 4 A A INN 2 Input F B 10 C C A A A INR M 1 Increment memory § 3 4 10 C							
DCX SP 1 Decrement stack pointer 3 B 5 C 4 3 DI 1 Diable interrupts F B 4 A EI 1 Enable interrupts F B 4 A IN 2 Input D B 10 C INR M 1 Increment memory § 3 4 00 C INR r 1 Increment register § B 0 4 0 C INR r 1 Increment register § B 0 4 0 C 0 C C 0 C C 0 C C 0 C C 0 C C 0 C C 0 C							
Di 1 Determent stack pointer 5 5 5 4 Bit 1 Disable interrupts F 8 4 4 HLT 1 M Hatt 7 6 6 7 1 INR 1 Increment memory \$ 3 4 10 C 0 <td></td> <td></td> <td></td> <td></td> <td></td> <td>-</td> <td>- 10</td>						-	- 10
El 1 Enable interrupts F B 4 A.S. HLT 1 Mait 7 6 6 7 5 IN 2 Input D B 10 5 5 5 INR M 1 Increment memory § 3 4 0 5 5 5 INR r 1 Increment register § B 0 4 5 5 5 INR r 1 Increment register § B 0 4 5 5 5 INX B 1 Increment B&C register 0 3 5			•			-	· · · · · · ·
HLT 1 M Halt 7 6 6 7 IN 2 Input D B 10 0 INR M 1 Increment memory § 3 4 10 0 INR r 1 Increment register § B 0 4 5 0 INR r 1 Increment register § B 0 4 5 0 INR r 1 Increment register § B 0 4 5 0 INX B 1 Increment B&C register 0 3 5 0 0 INX B 1 Increment B&C register 1 3 5 0 1 INX H 1 Increment B&C register 1 3 5 0 1 INX H 1 Increment B&C register 1 3 5 0 1 JC 3 Jump on carry D A 10 2 1 JM 3 Jump on no carry D A 10 2			•				
IN 2 Input D B 10 2 INR M 1 Increment memory § 3 4 10 C INR r 1 Increment register § B 0 4 5 O INR r 1 Increment register § B 0 4 5 O INR r 1 Increment register § B 0 4 2 O INX p 1 Increment B&C register 0 3 O O O INX D 1 Increment B&C register 0 3 O S O </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
INR M 1 Increment memory § 3 4 10 C INR r 1 Increment register § 8 0 4 5 C INR r 1 Increment register § 8 0 4 C <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
INR r 1 Increment register S B 0 4 5 5 5 INR r 1 Increment register S C 0 C 0 C 0 2 2 0 2 2 0 2 2 0 2 2 0 2 2 0 2 2 0 2 2 0 2 2 1							
INTERPORT C O C O C O C O C O C O C O C O D 1 L D D 1 L D D 1 L D D 1 L D				0	-		
INX B 1 Increment B&C register 0 3 1	INR r	1	Increment register 3				
INX B 1 Increment B&C register 0 3 5 0 0 INX B 1 Increment B&C register 0 3 5 0 0 INX D 1 Increment D&E register 1 3 5 0 0 INX H 1 Increment M&L register 2 3 5 0 0 INX SP 1 Increment stack pointer 3 3 5 0 1 JC 3 Jump on carry D A 10 0							
INX B 1 Increment B&C register 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 0 0 3 1							-
INX B 1 Increment B&C register 0 3 0 5 0 7 INX B 1 Increment D&E register 0 3 0 5 0 7 INX D 1 Increment D&E register 1 3 5 0 7 INX H 1 Increment B&C register 2 3 5 0 7 INX SP 1 Increment stack pointer 3 3 5 0 7 JC 3 Jump on carry D A 10 4 5 0 7 JMP 3 Jump on no carry D A 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 4 10 1 10 1 10 1 10 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
INX B 1 Increment B&C register 0 3 C 0 3 C 0 3 C 0 3 C 0 3 C 0 3 C 0 3 C 0 3 C 0 3 C 0 3 C 0 3 C 0 3 C 1 0 7 7 1 <th1< th=""> 1 1 1<</th1<>							
INX B 1 Increment B&C register 0 3 5							
INX BIIncrement bac register0350INX D1Increment b& register1350INX P1Increment b& register2350INX SP1Increment t& register3350JC3Jump on carryDA100JM3Jump on minus.FA100JNC3Jump on no carryD2100JNZ3Jump on no carryD2100JNZ3Jump on no zeroC2100JPE3Jump on parity evenEA100JPO3Jump on parity evenEA100JZ3Jump on zeroCA100JZ3Jump on zeroCA100LDA1Load A direct0A70LDAX B1 </td <td></td> <td></td> <td></td> <td>A</td> <td></td> <td></td> <td></td>				A			
INX H1Increment H&L register2353INX SP1Increment stack pointer3350JC3Jump on carryDA102JM3Jump on minus.FA410JMP3Jump on no carryD2102JNC3Jump on no carryD2102JNZ3Jump on no carryD2102JP3Jump on no zeroC2102JPE3Jump on parity evenEA102JZ3Jump on parity evenEA102JZ3Jump on zeroCA102JZ3Jump on zeroCA102JZ3Jump on zeroCA102JZ3Jump on zeroCA102JZ3Jump on zeroCA102JZ3Jump on zeroCA102LDA1Load A direct0A72LDAX D1Load A indirect1A72LXI B3Load immediate register pair B&C01102LXI H3Load immediate register21102LXI H3Load immediate register2110<						3	· •
INX SP1Increment stack pointer3356JC3Jump on carryDA105JM3Jump on minus.FA105JMP3Jump on oninus.FA105JMP3Jump on contributionalC3105JNC3Jump on no carryD2105JNZ3Jump on no carryD2105JP3Jump on parity evenF2105JPO3Jump on parity evenEA105JZ3Jump on zeroCA105JPO3Jump on zeroCA105JZ3Jump on zeroCA105JZ3Jump on zeroCA105JZ3Jump on zeroCA105JZ3Jump on zeroCA105JZ3Jump on zeroCA105LDA1Load A direct3A135LDAX D1Load A indirect1A75LHLD3Load immediate register pair B&C01105LXI B3Load immediate register pair D&E11105LXI H3Load immediate register2110<			-				•
JC3Jump on carryDA10CJM3Jump on minus.FA10CJMP3Jump on minus.FA10CJNC3Jump on no carryD210CJNZ3Jump on no zeroC210CJP3Jump on no zeroC210CJPC3Jump on positiveF210CJPO3Jump on parity evenEA10CJZ3Jump on zeroCA10CJZ3Jump on zeroCA10CJZ3Jump on zeroCA10CJZ3Jump on zeroCA10CLDA1Load A direct3A13CLDAX D1Load A indirect1A7CLHLD3Load immediate register pair B&C0110CLXI B3Load immediate register pair D&E1110C7LXI H3Load immediate register2110C7			Ū.				÷.,
JM3Jump on minus.FAAIJMP3Jump on no carryD2102JNC3Jump on no carryD2102JNZ3Jump on no zeroC2102JP3Jump on positiveF2102JPE3Jump on parity evenEA102JZ3Jump on parity oddE2102JZ3Jump on parity oddE2102LDA1Load A direct3A132LDAX B1Load A indirect0A72LDAX D1Load A indirect2A162LXI B3Load immediate register pair B&C01102LXI H3Load immediate register21102LXI H3Load immediate register21102			•		-		V 3-
JMP3Jump unconditionalC3101010JNC3Jump on no carryD210210JNZ3Jump on no zeroC210210JP3Jump on positiveF210210JPE3Jump on parity evenEA10210JPO3Jump on parity oddE210210JZ3Jump on zeroCA101LDA1Load A direct3A131LDAX B1Load A indirect0A71LDAX D1Load A indirect2A161LXI B3Load immediate register pair D&E11101LXI D3Load immediate register21100LXI H3Load immediate register21100							1 1 1
JNC3Jump on no carryD2410210210210210210210210210<						1 A 11	
JNZ3Jump on no zeroC2102JP3Jump on positiveF2102JPE3Jump on parity evenEA102JPO3Jump on parity oddE2102JZ3Jump on parity oddE2102JZ3Jump on zeroCA102LDA1Load A direct3A132LDAX B1Load A indirect0A72LDAX D1Load A indirect1A72LHLD3Load H&L direct2A162LXI B3Load immediate register pair D&E11102LXI H3Load immediate register21100							•••
JP3Jump on positiveF2102JPE3Jump on parity evenEA102JPO3Jump on parity oddE2102JZ3Jump on zeroCA102LDA1Load A direct3A132LDAX B1Load A direct0A72LDAX D1Load A indirect1A72LHLD3Load Hald direct2A162LXI B3Load immediate register pair D&E11102LXI H3Load immediate register21102	JNC		Jump on no carry				A A A A
JPE 3 Jump on parity even E A 10 JPO 3 Jump on parity even E 2 10 JZ 3 Jump on parity even C A 10 LDA 1 Load A direct 3 A 13 LDAX B 1 Load A indirect 0 A 7 LDAX D 1 Load A indirect 1 A 7 LHLD 3 Load Aindirect 2 A 16 LXI B 3 Load immediate register pair B&C 0 1 10 LXI D 3 Load immediate register pair D&E 1 1 10 LXI H 3 Load immediate register 2 1 10							13
JPO3Jump on parity oddE210JZ3Jump on zeroCA10LDA1Load A direct3A13LDAX B1Load A indirect0A7LDAX D1Load A indirect1A7LHLD3Load H&L direct2A16LXI B3Load immediate register pair B&C0110LXI D3Load immediate register pair D&E110LXI H3Load immediate register2110	JP		Jump on positive				
JZ 3 Jump on zero C A 10 10 LDA 1 Load A direct 3 A 13 13 LDAX B 1 Load A indirect 0 A 7 7 LDAX D 1 Load A indirect 1 A 7 7 7 LDAX D 1 Load A indirect 2 A 16 9 LHLD 3 Load H&L direct 2 A 16 9 LXI B 3 Load immediate register pair B&C 0 1 10 2 LXI D 3 Load immediate register 1 1 0 2 7 LXI H 3 Load immediate register 2 1 10 2 7							
LDA 1 Load A direct 3 A 13 0 LDAX B 1 Load A indirect 0 A 7 LDAX D 1 Load A indirect 1 A 7 LDAX D 1 Load A indirect 2 A 7 LHLD 3 Load H&L direct 2 A 16 LXI B 3 Load immediate register pair B&C 0 1 10 LXI D 3 Load immediate register 1 1 10 LXI H 3 Load immediate register 2 1 10	JPO						
LDAX B 1 Load A indirect 0 A 7 LDAX D 1 Load A indirect 1 A 7 LDAX D 1 Load A indirect 1 A 7 LHLD 3 Load H&L direct 2 A 16 LXI B 3 Load immediate register pair B&C 0 1 10 LXI D 3 Load immediate register pair D&E 1 1 10 LXI H 3 Load immediate register 2 1 10	JZ	3	Jump on zero				a second second
LDAX D 1 Load A indirect 1 A 7 0.00 LHLD 3 Load H&L direct 2 A 16 0 0 LXI B 3 Load immediate register pair B&C 0 1 10 0.00* LXI D 3 Load immediate register pair D&E 1 1 10 0.0* LXI H 3 Load immediate register 2 1 10 0.0*	LDA	1	Load A direct				
LHLD 3 Load H&L direct 2 A < 16 0 gr	LDAX B	1	Load A indirect				
LXI B 3 Load immediate register pair B&C 0 1 10 0 0 1 LXI D 3 Load immediate register pair D&E 1 1 10 0 1 7 LXI H 3 Load immediate register 2 1 10 0 2 7							
LXI D 3 Load immediate register pair D&E 1 1 10 2 7 LXI H 3 Load immediate register 2 1 10 5 7							
LXI H 3 Load immediate register 2 1 10 0 2 2		-	· · · ·				
	LXI D	3	Load immediate register pair D&E				- · /
LXI SP 3 Load immediate stack pointer 3 1 \pm 10 CY_{\odot}	LXI H	3	Load immediate register				
	LXI SP	3	Load immediate stack pointer		3	1	10 CM 등

- 2

-

 ‡ Only carry flag affected. $^{\$}$ All flags except carry affected.

			REGISTER	POSITIV	E-LOGIC
MNEMONIC	BYTES	DESCRIPTION	AFFECTED	<u>D7-D4</u>	D3-D0/ CYCLES
MOV M,r	1	Move register to memory	в		· · · ·
	'	Move register to memory	С	7 7	
			D	7	2
			E	7	
			н	7	
			L	7	E
			А	7	7
MOV r,M	1	Move memory to register	В	4	
			С	4	E AR
			D	5	6 034
			E	5	E な多く
			н	6	6 (<i>C</i>)
			L	6	е 🕺 🖊 😒
			А	7	E - 6 - 126
MOV r ₁ , r ₂	1	Move register to register	B,B	4	0 5 0 6
			B,C	4	1 1 2 2 2 3
			B,D	4	2
			B,E	4	3 0.27
			в,н	4	4 5 See
			B,L	4	5 ్ 🖓 🚕 😋
			B,A	4	7 071
			C,B	4	8 0 22
			C,C	4	9
			C,D	4	A 074
			C,E	4	в 0,50 с 0,76
			С,Н	4	
			C,L C,A	4 4	D (つきみ F
			D,B	4 5	
			D,C	5	0 7 0000 1 0 000
			D,0	5	2
			D,E	5	3 080
			D,H	5	4
			H,L	5	5 089
			D,A	5	7
			E,B	5	8 088
			E,C	5	9 1786
			E,D	5	A COL
			E,E	5	в 09,1
			E,H	5	C 234
			E,L	5	D . 2 . 3 . 3
			E,A	5	F 1 0-25
			Н,В	6	0 G-36
			H,C	6	े 1 🖉 छेन्
			H,D	6	2 A 🖏
			H,E	6	3 200
			н,н	6	4
			H,L	6	5 6.1
			H,A	6	7 103
			L,B	6	8 401

				POSITIV	
			REGISTER		
MNEMONIC	BYTES	DESCRIPTION	AFFECTED		D3-D0 CYCLES*
MOV r ₁ , r ₂	1	Move register to register (continued)	L,C	6	9 10
			L,D	6	A 106
			L,E	6	в 🔬 🦓 🕇
			L,H	6	c 165
			L,L	6	D
			L,A	6	F 117
			A,B	7	8 (9). 129
			A,C	7	9 7 123
			A,D	7	A
			A,E	7	B - 123
			. A,H	7	C .24
			A,L	7	D - 5
			A,A	7	F ほ子
MVIM	2	Move immediate memory		3	6 10 US4
MVI r	2	Move immediate register	в	0	6 7 0.46
			c	0	E Sta
			D	1	6 07.2
			E	1	E 020
			- н	2	6 6 2 -
			 L	2	E つせん
			A	3	E OV
NOP	1	No operation	4	0	0 4 205
ORAM	1	OR memory with A [†]	4	в	1
	1	-	-		
ORA r	1	OR register with A [†]	В	В	0 4 4
			С	В	1 · · · · · · · · · · · · · · · · · · ·
			D	В	2
			E	В	3
			н	В	4
			L	В	J
			A	в	7
ORI	2	OR immediate with A [†]		F	6 52 7 246
OUT	2	Output		D	3 27 10 241
PCHL	1	H&L to program counter		E	9 5 255
POP B	1	Pop register pair B&C off stack		С	1್ನಂ 10 ್ಕೊರ್ಡಿ
POP D	1	Pop register pair D&E off stack		D	1 10 2005
POP H	1	Pop register pair H&L off stack		E	1 10 2 25
POP PSW	1	Pop A and flags off stack [†]		F	1 10
PUSH B	1	Push register pair B&C		С	5 11
PUSH D	1	Push register pair D&C		D	5 2 11 2 2
PUSH H	2	Push register pair H&L on stack		E	5 11 22
PUSH PSW	1	Push A and Flags on stack		F	5 11 245
RAL	1	Rotate A left through carry ‡		1	7 4
RAR	1	Rotate A right through carry ‡		1	F 🗸 🧳 4 😳 📜
RC	1	Return on carry		D	8 5/11 216
RET	1	Return		С	9 10
RLC	1	Rotate A left [‡]		0	7 2 4 2423
RM	1	Return on minus		F	8 44 5/11 248
RNC	1	Return on no carry		D	0 5/11 20
RNZ	1	Return on no zero		c	0 5/11
RP	1	Return on positive		F	0 5/11 240
		1/17) indicate instruction cycles dependent on co	ondition flags.		n ny ny Tritin Ang Jari

* Two possible cycles times (11/17) indicate instruction cycles dependent on condition flags.
 * All flags (C, Z, S, P, C1) affected.
 * Only carry flag affected.

				POSITIV	E-LOGIC	T DEC
			REGISTER	HEX O	PCODE	CLOCK
MNEMONIC	BYTES	DESCRIPTION	AFFECTED	<u>D7-D4</u>	<u></u>	CYCLES*
RPE	1	Return on parity even		Ē	8 22	5/11 234
RPO	1	Return on parity odd		E	0 1 (g	5/11 7 2.4
RRC	1	Rotate A right‡		0	F	4 55
RST	1	Restart				11
			PC←000016	С	7 46	1039
			PC⊷000816	С	F Sta	201
			PC←001016	D	7	215
			PC←001816	D	F	223
			PC←002016	E	7 5 9	: 231
			PC←002816	E	F St.	2. 2
			PC←003016	F	7 7	- 247
			PC←003816	F		2.55
RZ	1	Return on Zero	10	с	8	5/11 2.00
SBB M	1	Subtract memory from A with borrow [†]		9	E	7
SBB r	1	Subtract register from A with borrow [†]	в	9	8	4
000	•		c	9	9	14 1
			D	9	A	and a second
			E	9	В	. E. E
			н	9	C (18 14
			L	9	D	्र इ.टफ़े
				-	-	
			А	9	F Z S	, <u>,</u> (, (, (, (, (, (, (, (, (, (, (, (, (,
SB1	2	Subtract immediate from A with borrow [†]		D	E (n)	7 (22.3)
SHLD	3	Store H&L direct		2	2 .	16 😁 🦮
SPHL	1	H&L to stack pointer		F	9 /	5
STA	3	Store A direct		3	2	13 ひそつ 7 つつみ
STAX B	1	Store A indirect		0	2	· · · · · ·
STAX D	1	Store A indirect		1	2	
STC	1	Set carry‡		3	7	4 5 5
SUB M	1	Subtract memory from A [†]		9	6 .	1
SUB r	1	Subtract register from A [†]	В	9	0 ີ 👘	4
			Ċ	9	1 <u>A</u> 2 ≦	145 E
			D	9	2	Sec. 6.
			E	9	3	299 a
			н	9	4	3626
			L	9	5	Alger
			А	9	7	15 2
SUI	2	Subtract immediate from A [†]		D	6	7λ
XCHG	1	Exchange D&E, H&L registers		E	В	4 205
XRAM	1	Exclusive OR memory with A [†]		А	E	7
XRA r	1	Exclusive OR register with A [†]	В	А	8 .50	2 4 58
			С	А	9	41.2
			D	A	А	176
			E	А	в	1-1
			н	A	c 4 4 3	(+)
			L	A	D	273
			A	Â	E S	
XRI	2	Exclusive OR immediate with A [†]	~	E	E	,728

۰.

* Two possible cycles times (11/17) indicate instruction cycles dependent on condition flags.

[†] All flags (C, Z, S, P, C1) affected. [‡] Only carry flag affected.

3. TMS 8080 ELECTRICAL AND MECHANICAL SPECIFICATIONS

3.1 ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)*

Supply voltage, VCC (see Note 1)		 	 	-0.3 V to 20 V
Supply voltage, VDD (see Note 1		 	 	-0.3 V to 20 V
Supply voltage, VSS (see Note 1)		 	 	-0.3 V to 20 V
All input and output voltages (see Note 1) .		 	 	-0.3 V to 20 V
Continuous power dissipation		 	 	1.5 W
Operating free-air temperature range		 	 	. 0°C to 70°C
Storage temperature range	•	 	 	–65°C to 150°C

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings voltage values are with respect to the normally most negative supply voltage, V_{BB} (substrate). Throughout the remainder cf this data sheet, voltage values are with respect to V_{SS} unless otherwise noted.

3.2 RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V _{BB}	-4.79	55	-5.25	V
Supply voltage, V _{CC}	4.75	5 5	5.25	V
Supply voltage, V _{DD}	11.4	1 12	12.6	V
Supply voltage, V _{SS}		0		V
High-level input voltage, VIH (all inputs except clocks) (see Note 2)	3.3	3	V _{CC} +1	V
High-level clock input voltage, $V_{IH(\phi)}$	V _{DD}	-1	V _{DD} +1	V
Low-level input voltage, VIL (all inputs except clocks) (see Note 3)			0.8	V
Low-level clock input voltage, $V_{IL(\phi)}$ (see Note 3)	-	1	0.6	V
Operating free-air temperature, T _A	()	70	°C

3.3 ELECTRICAL CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS (UNLESS OTHERWISE NOTED)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
ų	Input current (any input except clocks and data bus)	$V_1 = 0 V$ to V_{CC}			±10	μA
l1(φ)	Clock input current	$V_{I(\phi)} = 0 V \text{ to } V_{DD}$			±10	μA
I(DB)	Input current, data bus	VI(DB) = 0 V to VCC			-100	μA
1.0	Address or data bus input	VI(ad) or VI(DB) = VCC			10	μA
l(hold)	current during hold	V _{1(ad)} or V _{1(DB)} = 0 V			-100	1 **
VOH	High-level output voltage	1 _{ОН} = 100 µА	3.7			V
VOL	Low-level output voltage	IOL(DB) = 1.7 mA, IOL = 0.75 mA (any output except DB)			0.45	v
BB(av)	Average supply current from VBB	0		-0.01	-1	
ICC(av)	Average supply current from V _{CC}	Operating at $t_{c(\phi)} = 480 \text{ ns}$,		60	75	mA
DD(av)	Average supply current from VDD	$T_A = 25^{\circ}C$		40	67	
Ci	Capacitance, any input except clock	$V_{CC} = V_{DD} = V_{SS} = 0 V,$		10	20	
C _{i(φ)}	Clock input capacitance	V _{BB} = -4.75 to -5.25 V, f = 1 MHz,		5	10	рF
Co	Output capacitance	All other pins at 0 V		10	20	

[†]All typical values are at $T_A = 25^{\circ}C$ and nominal voltages.

NOTES: 2. Active pullup resistors of nominally 2 kΩ will be switched onto the data bus when DBIN is high and the data input voltage is more positive than V_{IH} min.

The algebraic convention where the most negative limit is designated as minimum is used in this specification for logic voltage levels only.



TIMING REQUIREMENTS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS 3.4 (SEE FIGURE 2)

		MIN	MAX	UNIT
^t c(φ)	Clock cycle time (see Note 5)	480	2000	ns
t _r (φ)	Clock rise time	5	50	ns
tf(φ)	Clock fall time	5	50	ns
^t w(ø1)	Pulse width, clock 1 high	60		ns
tw(φ2)	Pulse width, clock 2 high	220		ns
td(φ1L-φ2)	Delay time, clock 1 low to clock 2	0		ns
^t d(ø2-ø1)	Delay time, clock 2 to clock 1	70		ns
^t d(φ1H-φ2)	Delay time, clock 1 high to clock 2 (time between leading edges)	130		ns
tsu(da-ø1)	Data setup time with respect to clock 1	50		ns
^t su(da-φ2)	Data setup time with respect to clock 2	150		ns
^t su(hold)	Hold input setup time	140		ns
^t su(int)	Interrupt input setup time	180		ns
t _{su} (rdy)	Ready input setup time	120		ns
^t h(da)	Data hold time (see Note 6)	tPD(DBI)	ns
^t h(hold)	Hold input hold time	0		ns
^t h(int)	Interrupt input hold time	0		ns
^t h(rdy)	Ready input hold time	0		ns

NOTES: 5. $t_{c(\phi)} = t_{d(\phi)L-\phi2)} + t_{r(\phi2)} + t_{w(\phi2)} + t_{f(\phi2)} + t_{d(\phi2-\phi1)} + t_{r(\phi1)}$. 480 ns $\leq t_{c(\phi)} \leq 2000$ ns. 6. The data input should be enabled using the DBIN status signal. No bus conflict can then occur and the data hold time requirement is thus assured.

3.5 SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS (SEE FIGURE 2)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
tPD(ad)	Propagation delay time, clock 2 to address outputs			200	ns
^t PD(da)	Propagation delay time, clock 2 to data bus	CL = 100 pF,		220	ns
tPD(cont)	Propagation delay time, clocks to control outputs			120	ns
tPD(DBI)	Propagation delay time, clock 2 to DBIN output	HL ~ 1.3 K32	25	140	ns
tPD(int)	Propagation delay time, clock 2 to INTE output			200	ns
tDI	Time for data bus to enter input mode		tp	D(DBI)	ns
tPXZ	Disable time to high-impedance state		120		ns
	during hold (address outputs and data bus)				


The time that the address outputs and output data will remain stable after \overline{WR} goes high, t_{WA} and t_{WD} \geq t_d(ϕ 1H- ϕ 2).

The time between address outputs becoming stable and WR going low, $t_{AW} \le 2 t_{c(\phi)} - t_{d(\phi H - \phi 2)} - t_{r(\phi)} - 120 \text{ ns.}$

The time between output data becoming stable and \overline{WR} going low, $t_{DW} \ge t_{c(\phi)} - t_{d(\phi)H-\phi_2)} - t_{r(\phi)} - 150$ ns.


The following are relevant when interfacing to devices requiring V $_{\rm 1H}$ min of 3.3 V:

- a) Maximum output rise time (t_{TLH}) from 0.8 V to 3.3 V is 140 ns with C_L as specified for the propagation delay times above.
- Maximum propagation delay times when measured to Vref(H) = 3 V (instead of 2 V) will be 60 ns more than as specified above with ь) CL as specified.



C₁ includes probe and jig capacitance.

LOAD CIRCUIT



NOTES: a. This timing diagram shows timing relationships only, it does not represent any specific machine cycle.

- b. Time measurements are made at the following reference voltages: Clock, Vref(H) = 9.5 V, Vref(L) = 1 V. Other inputs, Vref(H) = 2 V, Vref(L) = 0.8 V.
- c. Data in must be stable for this period when DBIN is high during S3. Requirements for both $t_{su}(da \phi_1)$ and $t_{su}(da \phi_2)$ must be satisfied.
- d. The ready signal must be stable for this period during S2 or SW. This requires external synchronization.
- e. The hold signal must be stable for this period during S2 or SW when entering the hold mode and during S3, S4, S5 and SWH when in the hold mode. This requires external synchronization.
- f. The interrupt signal must be stable during this period on the last clock cycle of any instruction to be recognized on the following instruction. External synchronization is not required.
- g. During halt mode only, timing is with respect to the clock 1 falling edge.

FIGURE 2


3.6 TERMINAL ASSIGNMENTS

TMS 8080							
A 10 [VSS] D4 [D5 [D6 [D7 [D3 [D2 [1 1 2 3 4 5 6 7 8	40 A11 39 A14 38 A13 37 A12 36 A15 35 A9 34 A8 33 A7					
D1	9	32 A6					
D0	10	31 A5					
V _{BB}	11	30 A4					
RESET	12	29 A3					
HOLD	13	28 VDD					
INT	14	27 A2					
¢2	15	26 A1					
	16 17	25 A0 24 WAIT					
WR	18	23 ☐ READY					
SYNC	19	22 ☐ ¢ 1					
VCC	20	21 ☐ HLDA					


TMS 9090

3.7 MECHANICAL DATA

40-PIN CERAMIC PACKAGE



1 (mile 25, 1) may



TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement. Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

GERMANY Texas Instruments Deutschland G.m.b.H. Haggertystr.1, 8050 FREISING Tel. 08161/80-1, Telex 0526529 Tel. 93 31 03.64, Telex 46045

FRANCE Texas Instruments France 06 VILLENEUVE-LOUBET (A.M.)

ITALY Texas Instruments Italia Via Salaria per L'Aquilla, Cittaducale Tel. 41314, Telex 62003 Printed in Germany

UNITED KINGDOM Texas Instruments Limited BEDFORD, England Manton Lane Tel. Bedford 67466. Telex 82178