GENERAL INFORMATION	A
INDEXES  Numerical • Functional • Cross-Reference	В
DISCRETE SEMICONDUCTORS AND COMPONENTS	С
ORDERING INSTRUCTIONS AND MECHANICAL DATA	1
MACH IV PROCUREMENT SPECIFICATION	2
LINEAR CIRCUITS	3
ECL CIRCUITS	4
SERIES 54S/74S CIRCUITS	5
SERIES 54/74 SSI CIRCUITS	6
SERIES 54H/74H SSI CIRCUITS	7
SERIES 54L/74L SSI CIRCUITS	8
TTL MSI CIRCUITS	9
RADIATION HARDENED CIRCUITS	10
DTL CIRCUITS SUMMARY	11
SERIES SNF/SNG CIRCUITS SUMMARY	12
HIGH-NOISE-IMMUNITY LOGIC (HNIL) SUMMARY	13
MOS/LSI CIRCUITS	14
HYBRID INTEGRATED CIRCUITS	15

### TI world-wide sales offices

### ALABAMA

Sahara Office Park Bldg., Suite 111 3313 Memorial Parkway, S.W. Huntsville, Alabama 35801 205-881-4061

### ARIZONA

United Bank Bldg., Suite 1702 3550 North Central Avenue Phoenix, Arizona 85012 602-279-5531

### CALIFORNIA

1800 North Argyle Ave. Hollywood, California 90028 213-466-7251

5005 West Century Blvd., Suite 208 Inglewood, California 90301 213-673-3943

230 California Ave., Suite 201 Palo Alto, California 94306 415-326-6770

1505 East 17th St., Suite 201 Santa Ana, California 92701 714-547-6506

Balboa Towers Bldg., Suite 805 5252 Balboa Avenue San Diego, California 92117 714-279-2622

### COLORADO

2186 South Holly St., Suite 205 Denver, Colorado 80222 303-758-2151

### CONNECTICUT

300 Amity Road Woodbridge, Connecticut 06525 203-389-4521

### **FLORIDA**

601 W. Oakland Park Blvd. Fort Lauderdale, Florida 33311 305-566-3294

5400 Diplomat Circle Diplomat Bldg., Suite 252 Orlando, Florida 32810 305-644-3535 300 Bldg. West, Suite 204

3151 Third Ave., North St. Petersburg, Florida 33713 813-898-0807

### ILLINOIS

Suite 205, Executive Towers 5901 N. Cicero Ave. Chicago, Illinois 60646 312-286-1000

### INDIANA

8539 Encanto Way Ft. Wayne, Indiana 46805 219-485-1959

### MASSACHUSETTS

60 Hickory Drive Waltham, Mass. 02154 617-891-8450 Effective Oct. 30: 617-890-7400

### MICHIGAN

Suite 706 West, Northland Towers Bldg. 15565 Northland Dr. Southfield, Michigan 48075 313-352-5720

### MINNESOTA

7615 Metro Blvd. Suite 202, Analysis Inc., Bldg. Edina, Minn. 55435 612-941-4384

### NEW JERSEY

25 U.S. Highway #22 Springfield, New Jersey 07081 201-376-9400

### **NEW MEXICO**

Suite 9, Marberry Plaza 6101 Marble Avenue, N.W. Albuquerque, New Mexico 87110 505-265-8491

### **NEW YORK**

P.O. Box 618, 112 Nanticoke Ave. Endicott, New York 13760 607-785-9987

245 Newtown Road Plainview, New York 11803 516-293-2560

167 Main Street Fishkill, New York 12524 914-896-6793

6563 Ridings Rd. Syracuse, New York 13206 315-463-9291

### NORTH CAROLINA

4310 Starmount Dr. Greensboro, N.C. 27410 919-299-9112

### OHIO

23811 Chagrin Blvd., Suite 100 Cleveland, Ohio 44122 216-464-1192

Suite 205, Paul Welch Bldg. 3300 South Dixie Dr. Dayton, Ohio 45439 513-298-7513

### PENNSYLVANIA

275 Commerce Drive Fort Washington, Pa. 19034 215-643-6450

### **TEXAS**

MS366-P.O. Box 5012 Dallas, Texas 75222 214-238-6805

3939 Ann Arbor Houston, Texas 77042 713-785-6906

### WASHINGTON

5801 Sixth Ave. S. Seattle, Washington 98108 206-762-4240

### WASHINGTON, D.C.

1875 Connecticut Ave., N.W., Suite 913 Washington, D.C. 20009 202-234-9320

### ARGENTINA

Texas Instruments Argentina S.A.I.C.F.

C.C. Box 2296—Correo Central Buenos Aires, Argentina 744-1041

### ASIA

Texas Instruments Asia Limited

5F Aoyama Tower Bldg. 24-15 Minami Aoyama Chome Minato-ku, Tokyo 107, Japan 402-6171

Room 1502, Star House Harbour Center, Kowloon Hong Kong K673139

### AUSTRALIA

Texas Instruments Australia Ltd.

P.O. Box 63, 171-175 Philip Highway Elizabeth, South Australia 55 29 14

> Room 5, Rural Bank Bldg. 38 Railway Parade Burwood N.S.W. Australia 74-1859

### BRAZIL

Texas Instrumentos Electronicos do Brasil Ltda.

Rua Cesario Alvim 770 Caixa Postal 30.103 Sao Paulo 6, Brasil 93-8278

### CANADA

Texas Instruments Incorporated 2750 Pitfield Blvd.

St. Laurent 386 Quebec, Canada 514-332-3550

5F Caesar Avenue Ottawa 12 Ontario, Canada 613-825-3716

280 Centre Str. East Richmond Hill (Toronto) Ontario, Canada 416-889-7373

### DENMARK

Texas Instruments A/S

46D, Marielundvej 2730 Herlev, Denmark 91 74 00

### FINLAND

Texas Instruments Finland OY

Fredrikinkatu 56, D 38 Helsinki 10, Finland 44 12 75

### FRANCE

Texas Instruments France

379 Av de la Liberation 92 Clamart, France 644 55 30

30-31 Quai Rambaud 69 Lyon, France 42 78 50

3, Rue Lafayette 35 Rennes, France 30 56 85

20, Avenue Honore'Serres 31 Toulouse, France 62 82 85

### GERMANY Texas Instruments Deutschland GmbH

Arabellastrasse 4, Sternhaus/V 8000 Munchen 81, Germany 0811/91 10 61-9

> Lazarettstr, 19 4300 Essen, Germany 2141/20916

Kuntzelstrasse 57 43 Essen, Germay 02141/86 10 6

Westendstrasse 52 6000 Frankfurt a.M., Germany 0611/72 64 41

Am Mittelfelde 169 3000 Hanover, Germany 0511/86 10 16

Im Kaisemer 5 7000 Stutgart 1, Germany 0711/22 38 20

### ITALY

Texas Instruments Italia SpA

Viale Lunigiana 46 20125 Milano, Italy 688 31 41

Via Val di Chiana 56 50127 Firenze, Italy 512 36 10

Via Padre Semeria 00154 Roma, Italy 512 36 10

Via Barbaroux 2 10122 Torino, Italy 54 06 93

### MEXICO Texas Instruments de Mexico S.A.

Poniente 116 #489 Col. Industrial Vallejo Mexico City, D.F., Mexico 567-92-00

### NETHERLANDS

Texas Instruments Holland N.V.

Entrepot Gebouw-Kamer 223 P.O. Box 7603 Schiphol-Centrum 020-15 92 93

### UNITED KINGDOM

Texas Instruments Limited

165 Bath Road Slough, Buckinghamshire, England Slough 33411

2259 Coventry Road Sheldon, Birmingham 26, England 021-743-5293

24 Rutland Street Edinburgh EH12AN, Scotland 031-229-1481

York House, 12 York Street Manchester 2, England 061-236-7282

46 F. Nichols Road Southampton, Hants, England 0703-27267

# The Integrated Circuits Catalog

**First Edition** 

**Design Engineers** 




### IMPORTANT NOTICES

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

### **NEW IN 1971**

### **DESIGNING WITH TTL INTEGRATED CIRCUITS**



### CHAPTERS:

- 1. Introduction to Digital Logic
- 2. Series 54/74 Overview
- 3. Circuit Analysis and Characteristics of Series 54/74
- 4. Extended-Range Operation
- 5. Noise Considerations
- 6. Combinational Logic Design
- 7. Flip-Flops
- 8. Decoders
- 9. Arithmetic Elements
- 10. Counters
- 11. Shift Registers
- 12. Other Applications

# BY THE IC APPLICATIONS STAFF OF TEXAS INSTRUMENTS INCORPORATED

384 Pages • 399 Illustrations • Hardback • Shipping Weight 2-lb 10-oz • Price \$18.50

THIS IS THE ELEVENTH VOLUME in the TI—McGraw-Hill Electrical Engineering Series. Prepared by TI's practical theorists in IC applications, it's devoted exclusively to the implementation of a wide variety of logic functions using TTL. Circuit designers will find this text-and-reference book especially helpful because it offers more than a hundred complete logic designs that can be used with or without modification to solve industrial problems.

But more than that, the book is also designed to give managers, purchasing agents, value analysts, and technicians valuable background even without understanding the mathematics. "Designing With TTL Integrated Circuits" is an indispensable reference work for every electronics library.


### ORDERING INSTRUCTIONS

Source: Order from McGraw-Hill Book Company, either through a bookstore or by writing (with your name, address, company, and position) to:

McGraw-Hill Book Company P.O. Box 400 Hightstown, N. J. 08520

Mail Order Terms: Ten days' examination on approval. If you remit price plus local tax with your order, McGraw-Hill pays the delivery cost. Otherwise, when book arrives you are billed for delivery cost in addition to the price and local tax, and payment or returned book is due at end of ten-day approval period.

## TI-McGraw-Hill Books for Creative Circuit Designers



# DESIGNING WITH TTL INTEGRATED CIRCUITS

384 Pages • 399 Illustrations • Shipping Weight 2-lb 9-oz • \$18.50

### **SOLID STATE ELECTRONICS**

170 Pages • 90 Illustrations • Shipping Weight 1-lb 12-oz • \$9.50

### INTEGRATED CIRCUITS: A BASIC COURSE

170 Pages • 133 Illustrations • Shipping Weight 1-lb 10-oz • \$9.95

### TRANSISTOR CIRCUIT DESIGN

523 Pages ● 526 Illustrations ●
Shipping Weight 3-lb 4-oz ● \$16.50
(Also available in French, Italian, Spanish, Hungarian, and Japanese)

### FIELD-EFFECT TRANSISTORS

138 Pages • 173 Illustrations • Shipping Weight 1-lb 10-oz • \$10.00

### MOSFET IN CIRCUIT DESIGN

136 Pages • 100 Illustrations • Shipping Weight 1-lb 10-oz • \$11.00

### ÇÎRCUIT DESIGN FOR AUDIO, AM/FM AND TV

352 Pages ● 145 Illustrations ● Shipping Weight 2-lb 8-oz ● \$16.50 (Also available in Spanish and Japanese)

### SILICON SEMICONDUCTOR TECHNOLOGY

256 Pages • 301 Illustrations • Shipping Weight 2-lb 9-oz • \$16.50

# DESIGN AND APPLICATION OF TRANSISTOR SWITCHING CIRCUITS

278 Pages • 315 Illustrations • Shipping Weight 2-lb •\$14.50

### SOLID STATE COMMUNICATIONS

366 Pages ● 417 Illustrations ● Shipping Weight 2-lb 9-oz ● \$13.75

# CHARACTERIZATION OF SEMICONDUCTOR MATERIALS

351 Pages • 221 Illustrations • Shipping Weight 2-lb 9-oz • \$18.50

### ORDERING INSTRUCTIONS

Source: Order from McGraw-Hill Book Company, either through a bookstore or by writing (with your name, address, company, and position) to:

McGraw-Hill Book Company P.O. Box 400 Hightstown, N.J. 08520

Mail Order Terms: Ten days' examination on approval. If you remit price plus local tax with your order, McGraw-Hill pays the delivery cost. Otherwise, when book arrives you are billed for delivery cost in addition to the price and local tax, and payment or returned book is due at end of ten-day approval period.

# **General Information**

### THE INTEGRATED CIRCUITS CATALOG

In this 1616-page data book, Texas Instruments is pleased to present important technical information on industry's broadest line of integrated circuits.

You'll find essential design information on TTL (including Standard 54/74, low-power, high-speed, and Schottky), Linear, MOS, ECL, Hybrid, and Radiation Hardened—plus Systems Interface circuits and line summaries of DTL, High-Noise-Immunity Logic and SNF/SNG.

The indexes are designed for ease in circuit selection with margin tabs to guide you quickly to general circuit catagories, and numerical and functional indexes to help you locate specific circuits. Selection and cross-reference guides for many circuits are presented to help you identify TI's nearest equivalent to competitive circuits.

High reliability of ICs is covered in a section devoted to the MACH IV Procurement Specification in accordance with MIL STD 883 — a program initiated by TI to ensure that quality and reliability are *built* into, not *tested* into integrated circuits.

In addition to the circuits included in this catalog, TI's extensive custom capability is structured to manufacture circuits to individual customers' specification. For more information on how TI can design, build, and test circuits tailored to your specific requirements, contact your TI field sales engineer.

Although this volume offers design and specification data only for integrated circuits, we provide a listing of all TI standard discrete semiconductors and components in the section immediately following the IC indexes. The discrete listing includes a breakout by classification and application of the popular *Preferred* line of TI semiconductors and components. Complete technical data for any of these Preferred Semiconductors and Components are available from your nearest TI field sales office, local authorized TI distributor, or by writing direct to: Marketing and Information Services, Texas Instruments Incorporated, P. O. Box 5012, MS 308, Dallas, Texas. 75222.

We sincerely hope you will find The Integrated Circuits Catalog for Design Engineers a meaningful addition to your technical library. It represents fourteen years of continuing circuit innovation, refinement, and sophistication by TI engineers.

# LETTER SYMBOLS, TERMS, AND DEFINITIONS FOR DIGITAL INTEGRATED CIRCUITS

The material which follows applies particularly to the following product lines: TTL, DTL, ECL, and interface circuits having TTL-compatible inputs or outputs.

When several letter symbols are shown, the first is the symbol used on the more recently issued data sheets; the symbol in parentheses was used on earlier data sheets and has the same meaning. Many of these older symbols contain a numeral one or zero which represents the binary logic level, assuming positive logic (1 = high level, 0 = low level). The newer symbols are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for national use and by the International Electrotechnical Commission (IEC) for international use.

The final section contains definitions relating to the classification of circuits by degree of complexity. The definitions for MSI and LSI have been agreed by the JEDEC Council.

### **VOLTAGES**

### VIH, (Vin(1)) High-level input voltage

An input voltage level within the more positive (less negative) of the two ranges of values used to represent the binary variables. A minimum value is specified which is the least-positive (most-negative) value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

### VIL, (Vin(0)) Low-level input voltage

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables. A maximum value is specified which is the most-positive (least-negative) value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

### V<sub>T+</sub> Positive-going threshold voltage

The voltage level at a transition-operated input which, as the input voltage rises from the defined low level, causes operation of the logic element according to specification.

### V<sub>T</sub>\_ Negative-going threshold voltage

The voltage level at a transition-operated input which, as the input voltage falls from the defined high level, causes operation of the logic element according to specification.

### VOH, (Vout(1)) High-level output voltage

The voltage at an output terminal for a specified output current I<sub>OH</sub> (I<sub>Ioad</sub>) with input conditions applied which according to the product specification will establish a high level at the output.

### VOL, (Vout(0)) Low-level output voltage

The voltage at an output terminal for a specified output current IOL (Isink) with input conditions applied which according to the product specification will establish a low level at the output.

### VO(on), (Von) On-state output voltage

The voltage at an output terminal for a specified output current with input conditions applied which according to the product specification will cause the output switching element to be in the on state.

Note: This characteristic is usually specified only for outputs not having internal pull-up elements.

### VO(off), (Voff) Off-state output voltage

The voltage at an output terminal for a specified output current with input conditions applied which according to the product specification will cause the output switching element to be in the off state.

Note: This characteristic is usually specified only for outputs not having internal pull-up elements.

### **CURRENTS**

### I<sub>IH</sub>, (I<sub>in</sub>(1)) High-level input current

The current flowing into\* an input when a specified high-level voltage is applied to that input.

### IIL, (Iin(0)) Low-level input current

The current flowing into \* an input when a specified low-level voltage is applied to that input.

### IOH, (Iout(1)) High-level output current

The current flowing into \* the output with a specified high-level output voltage  $V_{OH}$  ( $V_{OUt(1)}$ ) applied.

Note: This parameter is usually specified for outputs intended to drive other logic circuits.

### IO(off), (Ioff) Off-state output current

The current flowing into\* an output with a specified output voltage applied and input conditions applied which according to the product specification will cause the output switching element to be in the off state.

Note: This parameter is usually specified for outputs intended to drive devices other than logic circuits.

### IOS Short-circuit output current

The current which flows into \* an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

### ICCH, (ICC(1)), IEEH etc. Supply current, high-level output

The current flowing into\* the indicated supply terminal of a microcircuit when the output is (or all outputs are) at a high-level voltage.

### ICCL, (ICC(0)), IEEL etc. Supply current, low-level output

The current flowing into \* the indicated supply terminal of a microcircuit when the output is (or all outputs are) at a low-level voltage.

### DYNAMIC CHARACTERISTICS

### f<sub>max</sub> Maximum clock frequency (previously shown as "f<sub>clock</sub>" under "switching characteristics")

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output in accordance with the truth table or specified logic rules.

### tTLH, (t1) Transition time, low-to-high-level (step or output)

The time between a specified low-level voltage and a specified high-level voltage on a waveform which is changing from the defined low level to the defined high level.

### tTHL, (to) Transition time, high-to-low-level (step or output)

The time between a specified high-level voltage and a specified low-level voltage on a waveform which is changing from the defined high level to the defined low level.

### tpLH, (tpd(1)) Propagation delay time, low-to-high-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

<sup>\*</sup>Current flowing out of a terminal is a negative value.

### **DYNAMIC CHARACTERISTICS (continued)**

### tpHL, (tpd(0)) Propagation delay time, high-to-low-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

### tw, (tp) Average pulse width

The time between 50-percent-amplitude points (or other specified reference points) on the leading and trailing edges of a pulse.

### thold Hold time

The interval immediately following the active transition of the timing pulse (usually the clock pulse) during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. For a dynamic (transition-operated) input, this is the interval immediately following the transition which constitutes the dynamic input, during which interval a steady-state logic level must be maintained at the input to ensure recognition of the transition.

### t<sub>setup</sub> Setup time

The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) during which interval the data to be recognized must be maintained at the input (unless release is specifically permitted) to ensure its recognition. For a dynamic (transition-operated) input, this is the interval immediately preceding the transition which constitutes the dynamic input, during which interval a steady-state logic level must be maintained at the input to ensure recognition of the transition.

### trelease Release time

The interval between the release of data and the active transition of the timing pulse (usually the clock pulse), this interval being sufficiently short to ensure recognition of the released data.

Note: When specified, the interval designated "release time" falls within the setup interval and constitutes, in effect, a negative hold time.

### CLASSIFICATION OF CIRCUIT COMPLEXITY

### Gate equivalent circuit

A basic unit-of-measure of relative digital-circuit complexity. The number of gate equivalent circuits is that number of individual logic gates that would have to be interconnected to perform the same function.

### LSI Large-scale integration

A concept whereby a complete major subsystem or system function is fabricated as a single microcircuit. In this context a major subsystem or system, whether logical or linear, is considered to be one that contains 100 or more equivalent gates or circuitry of similar complexity.

### MSI Medium-scale integration

A concept whereby a complete subsystem or system function is fabricated as a single microcircuit. The subsystem or system is smaller than for LSI, but whether digital or linear, is considered to be one that contains 12 or more equivalent gates or circuitry of similar complexity.

### SSI Small-scale integration

Integrated circuits of less complexity than medium-scale integration (MSI).

Typical thermal resistance values of standard integrated circuit packages are shown in the table below. The values shown do not imply any guarantee, but represent the latest and best available data. Steady-state thermal conditions are implied in the resistance measurements. Also, the following definitions apply:

- R<sub>θ</sub>JC thermal resistance from junction to case using freon as a heat sink. This parameter offers good repeatability and a high degree (±5%) of correlation.
- R<sub>θJX</sub> thermal resistance from junction to still air (25°C ambient) with package in a specified socket. This parameter is highly dependent on test conditions which are difficult to reproduce accurately.

# BIPOLAR PRODUCTS TYPICAL THERMAL RESISTANCES

PACKAGE DESCRIPTION	PACKAGE	°C/V	VATT	SOCKET USED FOR	POWER
PACKAGE DESCRIPTION	DESIGNATION	R <sub>0</sub> JC ±5%	R <sub>θ JX</sub> ±15%	R <sub>0JX</sub> MEASUREMENT	(mW)
8-Pin Plastic DIP	P	52	95	Augat	300
14- or 16-Pin Plastic DIP	N	45	90	Augat	300
24-Pin Plastic DIP	N	35	65	Barnes	500
14- or 16-Pin Ceramic DIP	J	20	70	Augat	300
14- or 16-Pin Ceramic Flat Pak (Alloy Mounted)	w, U	45	160	Barnes Carrier/ Contactor	500
14-Pin Ceramic Flat Pak (Glass Mounted)	Z	70	190	Mech-Pak Carrier	300
8- or 10-Pin Plug-In (Alloy Mounted)	L	40	120	Barnes	400
8- or 10-Pin Plug-In (Glass Mounted)	. 13 %, <b>L</b> 33 8	90	170	Barnes	700

special test chips were used to obtain the above information.

ig modelle og men att it americe er skrivet fræm krivet beregnen, brivetiskeller komitiskeligt milde ikke blyt Herri og krivetere. Dæm komiske komitisker komit formere det milde byr sam er fræm fræmfiget i er med elle skr Tyler med til til æm med men skrivet formere betar formalle byr med byr med byr med eller byr ett i trede her

Pg. jg. -- Gør hår stistelska frikk militation i entre frank frank i kannelike. I til byvenkret i i kulgstis sjæssombler I sad e sig hårde og fill af meretation.

### TELEVICEDATORS TO LIGHTS 4906-411800 - 1AUESTE JAMESE

E 30962	Has Tosu Yaccos,	i i kw			- Physician academ
- Pro-Will	THE RELIGION TO THE	The second secon		0107714006.00	
31					The specific and the second
	Page 4				
	Visit (A) (A) La C		84		
LAA!					Jordan Marie
					- Lamber of the 1997 of 1997 o
					Land the state of

and an experience of the control of

# Indexes Numerical·Functional·Cross-Reference

### **NUMERICAL INDEX**

D	

		1					
TYPE NO.	SECPAGE	TYPE NO.	SECPAGE	TYPE NO.	SECPAGE	TYPE NO.	SECPAGE
ECL2500	4-1	RSN5410	10-6	SNF51	12-12	SNG51	12-4
ECL2501	4-1	RSN54H10	10-6	SNF52	12-12	SNG52	12-4
ECL2502	4-1	RSN54L10	10-32	SNF53	12-12	SNG53	12-4
ECL2503	4-1	RSN5420	10-6	SNF60	12-12	SNG60	12-4
ECL2504	4-1	RSN54H20	10-6	SNF61	12-12	SNG61	12-4
ECL2505	° 4-1 · ·	RSN54L20	10-32	SNF62	12-12	SNG62	12-4
ECL2506	4-13	RSN5431	10-6	SNF63	12-12	SNG63	12-4
ECL2507	4-13	RSN54H31	10-6	SNF100	12-12	SNG70	12-4
ECL2508	4-13	RSN5440	10-9	SNF101	12-12	SNG71	12-4
ECL2509	4-13	RSN54H40	10-9	SNF 102	12-12	SNG72	12-4
ECL2510	4-13	RSN5456	10-10	SNF 103	12-12	SNG73	12-4
ECL2511	4-1	RSN54H56	10-10	SNF110	12-12	SNG80	12-5
ECL2512	4-13	RSN5457	10-10	SNF111	12-12	SNG81	12-5
ECL2513	4-13	RSN54H57	10-10	SNF112	12-12	SNG82	12-5
ECL2515	4-33	RSN54L57	10-34	SNF113	12-12	SNG83	12-5
ECL2516	4-33	RSN5458	10-10	SNF120	12-12	SNG90	12-4
ECL2517	4-45	RSN54H58	10-10	SNF121	12-12	SNG91	12-4
ECL2520	4-53	RSN54L71	10-35	SNF122	12-12	SNG92	12-4
ECL2521	4-53	RSN54L72	10-38	SNF123	12-12	SNG93	12-4
ECL2522	4-53	RSN5474	10-12	SNF130	12-12	SNG 100	12-4
ECL2523	4-53	RSN54H74	10-12	SNF131	12-12	SNG 101	12-4
ECL2530	4-65	RSN54L74	10-41	SNF132	12-12	SNG 102	12-4
ECL2531	4-65	RSN54H103	10-15	SNF133	12-12	SNG 103	12-4
ECL2536	4-73	RSN54130L	10-32	SNF200	12-12	SNG110	12-4
ECL2537	4-73	RSN54131L	10-32	SNF201	12-12	SNG111	12-4
ECL2540	4-85	RSN55900	10-35	SNF 202	12-12	SNG112	12-4
ECL2541	4-85	RSN55910	10-5	SNF203	/ 12-12	SNG113	12-4
ECL2542	4-85	RSN55920	10-55	SNF210	12-12	SNG 120	12-4
HIC037	15-1	SMA 1001	14-286	SNF211	12-12	SNG 121	12-4
HIC106	15-3	SMA2001	14-289	SNF212	12-12	SNG 122	12-4
HIC107	15-6	SMA2002	14-294	SNF213	12-12	SNG 123	12-4
RSN 14097	10-57	SNF10	12-12	SNF250	12-12	SNG 130	12-5
RSN14925	10-57	SNF11	12-12	SNF251	12-12	SNG131	12-5
RSN 15930	10-57	SNF12	12-12	SNF252	12-12	SNG 132	12-5
RSN15932	10-57	SNF13	12-12	SNF253	12-12	SNG 133	12-5
RSN 15944	10-57	SNF20	12-12	SNF260	12-12	SNG140	12-4
RSN 15945	10-57	SNF21	12-12	SNF261	12-12	SNG141	12-4
RSN15962	10-57	SNF22	12-12	SNF262	12-12	SNG 142	12-4
RSN52709	10-58	SNF23	12-12	SNF263	12-12	SNG 143	12-4
RSN5400	10-6	SNF30	12-12	SNG40	12-4	SNG 150	12-5
RSN54H00	10-6	SNF31	12-12	SNG41	. 12-4	SNG151	12-5
RSN54L00	10-32	SNF32	12-12	SNG42	12-4	SNG 152	12-5
RSN5404	10-8	SNF33	12-12	SNG43	.12-4	SNG 153	12-5
RSN54H04	10-8	SNF50	12-12	SNG50	12-4	SNG 160	12-5
and the second second							

TYPE NO.	SECPAGE						
SNG 161	12-5	SNG271	12-5	SN15838	11-4	SN151810	11-5
SNG 162	12-5	SNG272	12-5	SN15844	11-4	SN151812	11-5
SNG 163	12-5	SNG273	12-5	SN15845	11-4	SN151900	11-5
SNG170	12-5	SNG280	12-5	SN15846	11-4	SN151901	11-5
SNG 171	12-5	SNG281	12-5	SN15848	11-4	SN151902	11-5
SNG172	12-5	SNG282	12-5	SN15849	11-4	SN151903	11-5
SNG173	12-5	SNG283	12-5	SN15850	11-4	SN151904	11-5
SNG 180	12-5	SNG290	12-5	SN15851	11-4	SN151905	11-5
SNG 181	12-5	SNG291	12-5	SN15857	11-5	SN151906	11-5
SNG 182	12-5	SNG292	12-5	SN15858	11-5	SN151907	11-5
SNG 183	12-5	SNG293	12-5	SN15861	11-4	SN151908	11-5
SNG 190	12-4	SNG300	12-4	SN15862	11-5	SN151909	11-5
SNG 191	12-4	SNG301	12-4	SN15863	11-5	SN151910	11-5
SNG192	12-4	SNG302	12-4	SN15930	11-4	SN151911	11-5
SNG 193	12-4	SNG303	12-4	SN15931	11-4	SN151912	11-5
SNG200	12-4	SNG310	12-4	SN15932	11-4	SN158093	11-5
SNG 201	12-4	SNG311	12-4	SN15933	11-4	SN158094	11-5
SNG202	12-4	SNG312	12-4	SN15934	11-4	SN158097	11-5
SNG203	12-4	SNG313	12-4	SN15935	11-4	SN158099	11-5
SNG210	12-4	SNG320	12-4	SN15936	11-4	SN159093	11-5
SNG211	12-4	SNG321	12-4	SN 15937	11-4	SN159094	11-5
SNG212	12-4	SNG322	12-4	SN15938	11-4	SN159097	11-5
SNG213	12-4	SNG323	12-4	SN15944	11-4	SN159099	11-5
SNG220	12-4	SNG351	12-5	SN 15945	11-4	SN52101A	3-5
SNG221	12-4	SNG353	12-5	SN15946	11-4	SN52107	3-9
SNG222	12-4	SN 15301	13-1	SN15948	11-4	SN52510	3-60
SNG223	12-4	SN15302	13-1	SN15949	11-4	SN52514	3-66
SNG230	12-5	SN15303	13-1	SN15950	11-4	SN52558	3-13
SNG231	12-5	SN15312	13-1	SN15951	11-4	SN52702	3-18
SNG232	12-5	SN15321	13-1	SN15957	11-5	SN52709	3-27
SNG233	12-5	SN15323	13-1	SN15958	11-5	SN52709A	3-27
SNG240	12-4	SN15324	13-1	SN15961	11-4	SN52710	3-68
SNG241	12-4	SN15325	13-1	SN15962	11-5	SN52711	3-72
SNG242	12-4	SN15326	13-1	SN15963	11-5	SN52720	3-77
SNG243	12-4	SN15342	13-1	SN151800	11-5	SN52733	3-94
SNG250	12-4	SN15370	13-1	SN151801	11-5	SN52741	3-34
SNG251	12-4	SN15830	11-4	SN151802	11-5	SN52747	3-39
SNG252	12-4	SN15831	11-4	SN151803	11-5	SN52748	3-43
SNG253	12-4	SN15832	11-4	SN151804	11-5	SN52770	3-47
SNG260	12-4	SN15833	11-4	SN151805	11-5	SN52771	3-53
SNG261	12-4	SN15834	11-4	SN151806	11-5	SN52810	3-79
SNG262	12-4	SN15835	11-4	SN151807	11-5	SN52811	3-85
SNG263	12-4	SN15836	11-4	SN151808	11-5	SN52820	3-91
SNG270	12-5	SN 15837	11-4	SN151809	11-5	SN5400	6-5

TYPE NO.	SECPAGE						
SN54H00	7-5	SN5430	6-34	SN54H72	7-34	SN54H106	7-59
SN54L00	8-4	SN54H30	7-16	SN54L72	8-19	SN54107	6-52
SN54S00	5-4	SN54L30	8-12	SN5473	6-52	SN54H108	7-62
SN5401	6-6	SN5432	6-35	SN54H73	7-37	SN54110	6-66
SN54H01	7-6	SN5437	6-37	SN54L73	8-22	SN54111	6-69
SN54L01	8-5	SN5438	6-37	SN5474	6-55	SN54S112	5-17
SN5402	6-9	SN5440	6-39	SN54H74	7-40	SN54S113	5-21
SN54L02	8-6	SN54H40	7-17	SN54L74	8-25	SN54S114	5-21
SN5403	6-10	SN54S40	5-12	SN54S74	5-15	SN54121	6-79
SN54L03	8-5	SN5442	9-148	SN5475	9-213	SN54122	6-79
SN154S03	5-8	SN54L42	9-154	SN5476	6-58	SN54L122	8-31
SN5404	6-11	SN5443	9-148	SN54H76	7-44	SN54123	6-79
SN54H04	7-9	SN54L43	9-154	SN5477	9-213	SN54145	9-175
SN54L04	8-9	SN5444	9-148	SN54H78	7-47	SN54150	9-339
SN54S04	5-8	SN54L44	9-154	SN54L78	8-28	SN54151	9-339
SN405	6-12	SN5445	9-175	SN5480	9-255	SN54152	9-339
SN54H05	7-10	SN5446A	9-181	SN5481	9-221	SN54153	9-351
SN54S05	5-8	SN54L46	9-198	SN5482	9-264	SN54L153	9-358
SN5406	6-13	SN5447A	9-181	SN5483	9-271	SN54154	9-160
SN5407	6-15	SN54L47	9-198	SN54LS83	9-279	SN54155	9-167
SN5408	6-17	SN5448	9-181	SN5484	9-221	SN54156	9-167
SN5409	6-17	SN5449	9-181	SN5485	9-286	SN54160	9-41
SN5410	6-20	SN5450	6-40	SN54L85	9-289	SN54161	9-41
SN54H10	7-11	SN54H50	7-18	SN5486	9-296	SN54162	9-41
SN54L10	8-10	SN5451	6-40	SN54L86	9-300	SN54163	9-41
SN54S10	5-4	SN54H51	7-18	SN54H87	9-304	SN54164	9-122
SN54H11	7-12	SN54L51	8-13	SN5488A	9-235	SN43L164	9-126
SN54S11	5-10	SN54H52	7-20	SN5490	9-4	SN54165	9-130
SN5412	6-21	SN5453	6-42	SN54L90	9-9	SN54166	9-134
SN5413	6-22	SN54H53	7-22	SN5492	9-14	SN54170	9-248
SN54S15	5-10	SN5454	6-42	SN5493	9-19	SN54180	9-309
SN5416	6-13	SN54H54	7-22	SN54L93	9-24	SN54181	9-315
SN5417	6-15	SN54H55	7-24	SN5494	9-58	SN54182	9-326
SN5420	6-26	SN54L55	8-15	SN5495A	9-72	SN54H183	9-332
SN54H20	7-13	SN5460	6-44	SN54L95	9-79	SN54184	9-142
SN54L20	8-11	SN54H60	7-26	SN5496	9-86	SN54185A	9-142
SN54S20	5-4	SN54H61	7-28	SN54L98	9-90	SN54190	9-49
SN54H21	7-14	SN54H62	7-29	SN54L99	9-96	SN54191	9-49
SN54H22	7-15	SN54S64	5-13	SN54100	9-213	SN54192	9-57
SN54S22	5-8	SN54S65	5-13	SN54H101	7-50	SN54193	9-57
SN5423	6-27	SN5470	6-46	SN54H102	7-53	SN54194	9-104
SN5425	6-27	SN54H71	7-31	SN54H103	7-56	SN54195	9-108
SN5426	6-30	SN54L71	8-16	SN54104	7-61	SN54196	9-29
SN5427	6-32	SN5472	6-49	SN54105	6-61	SN54197	9-29

<b>TYPE NO.</b> SN54198	SECPAGE						
SN54198		TYPE NO.	SECPAGE	TYPE NO.	SEC.PAGE	TYPE NO.	SECPAGE
	9-134	SN7404	6-11	SN7443	9-148	SN74H76	7-44
SN54199	9-134	SN74H04	7-9	SN74L43	9-154	SN7477	9-213
SN5510	3-101	SN74L04	8-9	SN7444	9-148	SN74H78	7-47
SN5511	3-115	SN74S04	5-8	SN74L44	9-154	SN74L78	8-28
SN5512	3-121	SN7405	6-12	SN7445	9-175	SN7480	9-255
SN5514	3-121	SN74H05	7-10	SN7446A	9-181	SN7481	9-221
SN55107A SN55108A	3-130	SN74S05	5-8	SN74L46	9-198	SN7482	9-264
	3-130	SN7406	6-13	SN7447A	9-181	SN7483	9-271
SN55109	3-130	SN7407	6-15	SN74L47	9-198	SN74LS83	9-279
SN55110	3-130	SN7408	6-17	SN7448	9-181	SN7484	9-221
SN56502	3-277	SN7409	6-17	SN7449	9-181	SN7485	9-286
SN56514	3-284	SN7410	6-20	SN7450	6-40	SN74L85	9-289
SN72301A	3-5	SN74H10	7-11	SN74H50	7-18	SN7486	9-296
SN72307	3-9	SN74L10	8-10	SN7451	6-40	SN74L86	9-300
SN72400	3-270	SN74S10	5-4	SN74H51	7-18	SN74H87	9-304
SN72510	3-60	SN74H11	7-12	SN74L51	8-13	SN7488A	9-235
SN72514	3-66	SN74S11	5-10	SN74H52	7-20	SN7489	9-230
SN72558	3-13	SN7412	6-21	SN7453	6-42	SN7490	9-4
SN72702	3-18	SN7413	6-22	SN74H53	7-22	SN74L90	9-9
SN72709	3-27	SN74S15	5-10	SN7454	6-42	SN7492	9-14
SN72710	3-68	SN7416	6-13	SN74H54	7-22	SN7493	9-19
SN72711	3-72	SN7417	6-15	SN74H55	7-24	SN74L93	9-24
SN72720	3-77	SN7420	6-26	SN74L55	8-15	SN7494	9-58
SN72733	3-94	SN74H20	7-13	SN7460	6-45	SN7495A	9-72
SN72741	3-34	SN74L20	8-11	SN74H60	7-27	SN74L95	9-79
SN72747	3-39	SN74S20	5-4	SN74H61	7-28	SN7496	9-86
SN72748	3-43	SN74H21	7-14	SN74H62	7-30	SN7497	9-35
SN72770	3-47	SN74H22	7-15	SN74S64	5-13	SN74L98	9-90
SN72771	3-53	SN74S22	5-8	SN74S65	5-13	SN74L99	9-96
SN72810	3-79	SN7423	6-27	SN7470	6-46	SN74100	9-213
SN72811	3-85	SN7425	6-27	SN74H71	7-31	SN74H101	7-50
SN72820	3-91	SN7426	6-30	SN74L71	8-16	SN74H102	7-53
SN7400	6-5	SN7427	6-32	SN7472	6-49	SN74H103	7-56
SN74H00	7-5	SN7430	6-34	SN74H72	7-34	SN74104	6-61
SN74L00	8-4	SN74H30	7-16	SN74L72	8-19	SN74105	6-61
SN74S00	5-4	SN74L30	8-12	SN7473	6-52	SN74H106	7-59
SN7401	6-6	SN7432	6-35	SN74H73	7-37	SN74107	6-52
SN74H01	7-6	SN7437	6-37	SN74L73	8-22	SN74H108	7-62
SN74L01	8-5	SN7438	6-36	SN7474	6-55	SN74110	6-66
SN7402	6-9	SN7440	6-39	SN74H74	7-40	SN74111	6-69
SN74L02	8-6	SN74H40	7-17	SN74L74	8-25	SN74S112	5-17
SN7403	6-10	SN74S40	5-12	SN74S74	5-15	SN74S112 SN74S113	5-17 5-21
SN74L03	8-5	SN7442	9-148	SN7475	9-213	SN74S113	5-21
SN74S03	5-8	SN74L42	9-154	SN7476	6-58	SN745114 SN74121	6-79

TYPE NO.	SECPAGE	TYPE NO.	SECPAGE	TYPE NO.	SECPAGE	TYPE NO.	SECPAGE
SN74122	6-79	SN7521	3-164	SN76530	3-289	TIDM166	9-365
SN74L122	8-31	SN7522	3-166	SN76532	3-289	TIDM168	9-365
SN74123	6-79	SN7523	3-166	SN76533	3-289	TIDM185	9-365
SN74141	9-208	SN7524	3-170	SN76540	3-289	TIDM186	9-365
SN74145	9-175	SN7525	3-170	SN76541	3-289	TIDM255	9-365
SN74150	9-339	SN7526	3-172	SN76542	3-289	TIDM266	9-365
SN74151	9-339	SN7527	3-172	SN 76550	3-289	TIDM268	9-365
SN74152	9-339	SN7528	3-174	SN76552	3-289	TIDM285	9-365
SN74153	9-351	SN7529	3-174	SN76553	3-289	TIDM286	9-365
SN74L153	9-358	SN75100L	3-126	SN76564	3-289	TIH 101	9-365
SN74154	9-160	SN75107A	3-130	SN76600	3-289	TMS 200	14-206
SN74155	9-167	SN75108A	3-130	SN76603	3-289	TMS 440	14-188
SN74156	9-167	SN75109	3-130	SN76619	3-289	TMS 1101	14-213
SN74160	9-41	SN75110	3-130	SN76630	3-289	TMS 1103	14-222
SN74161	9-41	SN75150	3-149	SN76640	3-289	TMS 2200	14-206
SN74162	9-41	SN75154	3-153	SN76641	3-289	TMS 2300	14-114
SN74163	9-41	SN75234	3-176	SN76642	3-289	TMS 2400	14-125
SN74164	9-122	SN75235	3-176	SN76643	3-289	TMS 2500	14-135
SN74L164	9-126	SN75238	3-178	SN76650	3-289	TMS 2600	14-139
SN74165	9-130	SN75239	3-178	SN76660	3-289	TMS 2602	14-148
SN74166	9-134	SN75303	3-212	SN76665	3-289	TMS 2603	14-151
SN74167	9-35	SN75308	3-217	SN76670	3-289	TMS 2604	14-154
SN74170	9-248	SN75324	3-222	SN76680	3-289	TMS 2605	14-157
SN74180	9-3 <b>0</b> 9	SN75325	3-230	TID21A	3-264	TMS 2700	14-160
SN74181	9-315	SN75450	3-245	TID22A	3-264	TMS 2800	14-167
SN74182	9-326	SN75451	3-245	TID23A	3-264	TMS 2801	14-173
SN74H183	9-332	SN75452	3-245	TID24A	3-264	TMS 3000	14-29
SN74184	9-142	SN75453	3-245	TID25A	3-264	TMS 3001	14-29
SN74185A	9-142	SN75454	3-245	TID26A	3-264	TMS 3002	14-35
SN74190	9-49	SN76001	3-289	TID29A	3-264	TMS 3003	14-35
SN74191	9-49	SN76003	3-289	TID30A	3-264	TMS 3012	14-41
SN74192	9-57	SN76005	3-289	TID121	3-264	TMS 3016	14-45
SN74193	9-57	SN76010	3-289	TID122	3-264	TMS 3028	14-41
SN74194	9-104	SN76013	3-289	TID123	3-264	TMS 3101	14-51
SN74195	9-108	SN76050	3-289	TID124	3-264	TMS 3102	14-51
SN74196	9-29	SN76104	3-289	TID125	3-264	TMS 3103	14-51
SN74197	9-29	SN76105	3-289	TID126	3-264	TMS 3112	14-56
SN74198	9-134	SN76110	3-290	TID129	3-264	TMS 3113	14-62
SN74199	9-134	SN76131	3-289	TID130	3-264	TMS 3114	14-62
SN7510	3-108	SN76242	3-289	TID131	3-264	TMS 3304	14-67
SN7511	3-115	SN76243	3-289	TID132	3-264	TMS 3305	14-67
SN7512	3-121	SN76246	3-289	TID133	3-264	TMS 3309	14-71
SN7514	3-121	SN76502	3-277	TID134	3-264	TMS 3314	14-77
SN7520	3-164	SN76514	3-284	TIDM155	9-365	TMS 3401	14-82

TYPE NO.	SECPAGI
TMS 3402	14-82
TMS 3404	14-87
TMS 3406	14-92
TMS 3409	14-97
TMS 3412	14-101
TMS 3413	14-101
TMS 3414	14-101
TMS 4000	14-232
TMS 4003	14-239
TMS 4006	14-264
TMS 4020	14-245
TMS 4023	14-251
TMS 4025	14-256
TMS 4100	14-176
TMS 4400	14-188
TMS 6000	14-272
TMS 6002	14-276
TMS 6005	14-279
and the second of	

# LINEAR CIRCUITS FUNCTIONAL INDEX

	OPERATING 1	<b>TEMPERATURE</b>	PACKAGES*					
FUNCTION	RANGE					Plug-		SECPAGE
PERATIONAL AMPLIFIERS	–55°C to 125°C	0°C to 70°C	Du	Dual-In-Line		In	Flat	
	SN52702A		<u> </u>	N		L	s	3-18
General Purpose Operational Amplifiers	SN52702	SN72702		N		L	s	3-18
	SN52101A	SN72301A	J	N	Р	L	Z	3-5
	SN52107	SN72307	J	N	Р	L	z	3-9
	SN52709A			N	Р	L	s	3-27
- [[[[[ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [	SN52709	SN72709	1	N	Р	L	s	3-27
High-Performance Operational Amplifiers	SN52741	SN72741	J	N	Р	L	z	3-34
병원 개발 경기, 고장 내게 이 경우로 보고 있다.	SN52748	SN72748	j	N	Р	L	z	3-43
도 경우를 하는 것을 하게 되었다. 그런 것으로 보고 있다. 그 사람들은 사람들은 사람들은 사람들은 사람들은 사람들은 사람들은 사람들은	SN52770	SN72770	J	N	P	L	z	3-47
	SN52771	SN72771	J	N	P	L	z	3-53
	SN52558	SN72558			P	L	-	3-13
Dual High-Performance Operational Amplifiers	SN52747	SN72747	ا ا	N		1.7		3-39
DIFFERENTIAL COMPARATORS	1 5.05	10.02						1 000
TIFFERENTIAL COMPARATORS	T SN52710	SN72710	ГJ	ΙN		Г	s	3-68
Differential Comparators	SN52810	SN72810	j	N	Р		z	3-79
Differential Comparators with Strobes	SN52510	SN72510	1	N	P	ì	Z	3-60
2 modern comparators with caregos	SN52711	SN72711	J	N		L	S	3-72
Dual-Channel Differential Comparators with Strobes	SN52811	SN72811	٦	N		Ē		3-85
	51432511	SN72720	╁╌	N		-		3-77
Dual Differential Comparators	SN52820	SN72820	۱,	N				3-91
Dual Differential Comparators with Strobes	SN52514	SN72514	J	N				3-66
IDEO AMPLIFIERS						L	L	1 000
IDEO AWFEIFIERS	SN52733	I SN72733	т —	N		L		3-94
	SN5510	01172700				Ĺ	F	3-101
등에 발표하는 물론을 받는데 되었다. 그 경기를 받는데 그 것이 되었다. 1985년 - 1987년	1 0,135,10	SN7510				Ĺ	F	3-108
Differential Video Amplifiers	SN5511	SN7510		N		֡֡֡֞֞֡֡֡֡֡֡֡֡֡֡֡֡֡	F	3-106
사이 있는 것이 되었다. 그런 것이 되었다. 그는 사람들이 되었다. 그런 그런 그는 것이 되었다. 사람들은 사람들은 사람들이 되었다. 그런 사람들은 사람들은 사람들은 사람들이 되었다. 그런 것이 되었다.	SM5512	SM7511		i N		Ĺ		3-115
	SN5514	SN7514				L		3-121
	310014	1 311/514		<u> </u>		<u> </u>		3-121
INE CIRCUITS	SN55109	T	J	<b>-</b>	Γ			3-130
	31053105	CNI7E400	1 1 1 1 1 1 1	.,				
Dual Line Drivers	CNEE 110	SN75109	J	N				3-130
	SN55110	CN75140	J					3-130
	CNEETOZA	SN75110	J	N				3-130
요즘 보통 보고 있다면 보고 있다. 그 그 그리고 있는 것이 없는 것이 없다. 	SN55107A	001754074	J					3-130
		SN75107A	J	N				3-130
Dual Line Receivers	SN55108A		J		100			3-130
		SN75108A	J	N				3-130
		SN75150	J	N	Р			3-149
Dual Differential Line Receiver		SN75100L				L		3-126
Quadruple Line Receiver		SN75154	J	N				3-153

<sup>\*</sup>For outline drawings of all packages, see Section 1.

OPERATING T							
							SEC. PAGE
-55°C to 125°C	0°C to 70°C	Dı	al-In-L	.ine	In .	Flat	
			Jan	100	71 [48		n nazig
	SN7522	j J	N		131.44		3-166
	SN7523	J	N.	1000			3-166
	SN7520	J	N				3-164
	SN7521	J	N		4		3-164
	SN7526	J	N				3-172
160	SN7527	J	N	ing es.	6,	1.3	3-172
A STATE OF THE STA	SN7524	J	N				3-170
	SN7525	J	N				3-170
	SN75234	J	N				3-176
	SN75235	J.	N	0.00			3-176
	SN7528	j	N		170	41.00	3-174
	SN7529	J	N		in the second		3-174
	SN75238	J	N	nev.	6.7 (6)		3-178
	SN75239	J	N			400	3-178
	SN75303	Ι.	N			s	3-212 3-217
	+ T	J	IN.	-	1 1 2 3 1 5		3-217
		-		-			3-230
		ļ	<b>-</b>	-			3-222
	14 mg		I N			1,313	3-247
			Ь	1			3-249
	15. 15.15.50		1.		5	10.00	3-250
				1			3-251
TID21A Series	01473434	<del> </del>	N	<del>                                     </del>		F	3-264
		<u> </u>	1	ب ب	<u> </u>		1
	SN72400	Ī	ΙN	T	П		3-270
		<u> </u>		1	<u> </u>		
SN56502	SN76502	Τ.	I N	Τ			3-277
						100	3-284
1 3.400014	10.170014		1 14	1			1 0 204
I	T	T .	Г	T	Γ		3-289
<del> </del>	SN76110	-	N	100		100	3-269
		SN7523 SN7520 SN7520 SN7521 SN7526 SN7527 SN7524 SN7524 SN7525 SN75234 SN75235 SN7528 SN7529 SN75238 SN75239 SN75239 SN75303 SN75303 SN75308 SN75324 SN75325 SN75324 SN75450A SN75451A SN75452 SN75453 SN75453 SN75454 TID21A Series SN72400	-55°C to 125°C  0°C to 70°C  Du  SN7522  J SN7523  J SN7520  J SN7521  J SN7526  J SN7527  J SN7525  J SN7525  J SN75234  J SN75235  J SN75235  J SN75238  J SN75238  J SN75239  J SN75239  J SN75303  SN75239  J SN75304  SN75325  SN75324  SN75325  SN75324  SN75325  SN75324  SN75325  SN75324  SN75325  SN75324  SN75451A  SN75452  SN75453  SN75453  SN75454  TID21A Series	-55°C to 125°C 0°C to 70°C Dual-In-L  SN7522 J N SN7523 J N SN7520 J N SN7521 J N SN7526 J N SN7527 J N SN7527 J N SN7524 J N SN7525 J N SN7523 J N SN7528 J N SN75235 J N SN75236 J N SN75235 J N SN75236 J N SN75236 J N SN75236 J N SN75237 J N SN75236 J N SN75237 J N SN75238 J N SN75238 J N SN75238 J N SN75239 J N SN75239 J N SN75303 N SN75303 N SN75304 N SN75325 SN75324 SN75324 SN75324 SN75325 SN75324 SN75326 SN75324 SN75450A SN75451A SN75452 P SN75453 SN75454 TID21A Series N	-55°C to 125°C 0°C to 70°C Dual-In-Line    SN7522	-55°C to 125°C 0°C to 70°C Dual-In-Line In    SN7522	-55°C to 125°C  0°C to 70°C  Dual-In-Line  In Flat    SN7522

<sup>\*</sup>For outline drawings of all packages, see Section 1.

# ECL CIRCUITS FUNCTIONAL INDEX

FUNCTION	TYPE	SECPAGE
BASIC AND MULTIFUNCTIONAL LOGIC MODULES		
9-Input OR/NOR Gate	ECL2501	4-1
Dual 4-Input OR/NOR Gate	ECL2500	4-1
Triple 2-Input OR/NOR Gate	ECL2502	4-1
Triple 3-Input NOR Gate	ECL2505	4-1
Quadruple 2-Input NOR Gate	ECL2503	4-1
Quadruple Delay/Inverter Gate	ECL2504	4-1
Quadruple 2-Input OR Gate (Common Base)	ECL2511	4-1
4-Wide 2-Input OR-AND/NOR-OR Gate		4-13
4-Wide 3-Input NOR-OR Gate	ECL2506	4-13
4-Wide 3-3-3-2-Input OR-AND/NOR-OR Gate	ECL2510	4-13
5-Wide 2-Input NOR-OR Gate	ECL2507	4-13
6-Wide 2-Input NOR-OR Gate	ECL2508	4-13
Dual 2-Wide 2-Input OR-AND/NOR-OR Gate (Common Input)	ECL2513	4-13
Dual 3-Wide 2-Input NOR-OR Gate (Common Inputs)	ECL2512	4-13
ARITHMETIC AND DECODER MODULES		
그래마다를 가장하다 즐러움으셨다면서 아이들은 그는 것 같아요! 그들은 것 같아.		
4-Bit Group Carry		4-33
Full Sum-Carry Adder	ECL2516	4-33
3-Bit Decoder with Enable	ECL2517	4-45
MULTI-OUTPUT GATES (DRIVERS)		
Dual 2-Input OR/NOR Gate		
(3 OR Outputs per Gate, 1 NOR Output per Gate)	ECL2520	4-53
Dual 3-Input OR Gate (3 OR Outputs per Gate)	ECL2521	4-53
Dual 3-Input NOR Gate (3 NOR Outputs per Gate)	ECL2523	4-53
Dual 4-Input NOR Gate (2 NOR Outputs per Gate)	ECL2522	4-53
LINE RECEIVERS/DRIVERS		
기업에 하는 기업에 되었다.		
Dual Differential-Amplifier Receiver		4-65
Dual Line Driver	ECL2531	4-65
CONVERTERS		
Dual HLL-to-ECL OR/NOR	ECL2536	4-73
Dual ECL-to-HLL OR/NOR	ECL2537	4-73
STORAGE (LATCHES)		
Dual D-Type Latch	ECL2540	4-85
Dual Single-Input Gated Clocked Latch		4-85
Dual 2-Input Gated Clocked Latch		4-85
Duai 2 mput dateu diockeu Lateir	LULZJ7Z	7.00

B

# SERIES 54S/74S FEATURING 3-ns SPEED AND 20-mW-PER-GATE PERFORMANCE SMALL SCALE INTEGRATION (SSI)

**OPERATING TEMPERATURE** PACKAGES\* FUNCTION RANGE Dual-In--55°C to 125°C 0°C to 70°C Line Flat PAGE NAND/NOR GATES Quadruple 2-Input Positive-NAND Gates SN54S00 SN74S00 .1 N W 5-4 Quadruple 2-Input Positive-NAND Gates (with Open-Collector Output) SN74S03 SN54S03 N W 5-8 SN54S04 SN74S04 J N W 5-4 Hex Inverters . . . . . . . . . . . . Hex Inverters (with Open-Collector Output) SN54S05 SN74S05 J N W 5-8 Triple 3-Input Positive-NAND Gates SN54S10 SN74S10 J N W 5-4 SN74S11 5-10 Triple 3-Input Positive-AND Gates . SN54S11 .i N W Triple 3-Input Position-AND Gates (with Open-Collector Output) SN54S15 SN74S15 N W 5-10 Dual 4-Input Positive-NAND Gates SN54S20 SN74S20 J N W 5-4 **Dual 4-Input Positive-NAND Gates** (with Open-Collector Output) SN54S22 SN74S22 w 5-8 N N W Dual 4-Input Positive-NAND Buffers SN54S40 SN74S40 J 5-12 Dual 4-Input Positive-NAND Line Drivers SN54S140 SN74S140 J N W 5-12 AND-OR-INVERT GATES 4-2-3-2-Input AND-OR-INVERT Gates SN54S64 SN74S64 W 5-13 J Ν 4-2-3-2-Input AND-OR-INVERT Gates (with Open-Collector Output) SN54S65 SN74S65 N W 5-13 FLIP-FLOPS SN 74S 74 Dual D-Type Edge-Triggered Flip-Flops . SN54S74 N W 5-15 Dual J-K Negative Edge-Trig ered Flip-Flops (80 MHz) with Preset and Clear SN54S112 SN74S112 N W 5-17 Dual J-K Negative Edge-Trigge.ed Flip-Flops (80 MHz) with Preset SN54S113 SN74S113 N w 5-21 Dual J-K Negative Edge-Triggered Flip-Flops

SN54S114

SN74S114

W 5-21

(80 MHz) Common Clock and Common Clear

<sup>\*</sup>For outline drawings of all packages, see Section 1.

# SERIES 54/74 FEATURING 10 ns SPEED AND 10 mW PER GATE PERFORMANCE SMALL SCALE INTEGRATION (SSI)

**OPERATING TEMPERATURE** PACKAGES\* **FUNCTION** RANGES Dual-In--55°C to 125°C 0°C to 70°C Line Flat SEC.-PAGE NAND/NOR/AND/OR GATES AND BUFFERS Quadruple 2-Input Positive NAND Gates . . . . . . . . . . . . . . . . SN5400 SN7400 Ν W 6-5 Quadruple 2-Input Positive NAND Gates (with Open-Collector Output) SN5401 SN7401 N W 6-6 Quadruple 2-Input Positive NOR Gates . . . . . . . . SN5402 SN7402 J Ν w 6-9 Quadruple 2-Input Positive NAND Gates (with Open-Collector Output) SN5403 SN7403 N 6-10 SN5404 SN7404 J N. 6-11 Hex Inverters (with Open-Collector Output) SN5405 SN7405 N 6-12 Hex Inverter Buffers/Drivers (with Open-Collector High-Voltage Output) SN5406 SN7406 N 6-13 Hex Buffers/Drivers SN7407 (with Open-Collector High-Voltage Output) SN5407 N W 6-15 SN7408 J. N w SN5408 6-17 SN5409 SN7409 J N w 6-17 SN5410 SN7410 J N W 6-20 Triple 3-Input Positive NAND Gates SN5412 SN7412 N w 6-21 J N w 6-22 SN5413 SN7413 Hex Inverter Buffers/Drivers (with Open-Collector High-Voltage Output) . . . . . . . . SN5416 SN7416 N W 6-13 Hex Buffers/Drivers (with Open-Collector High-Voltage Output) . . . . . . . SN5417 SN7417 Ν 6-15 w SN5420 SN7420 J N 6-26 Expandable Dual 4-Input Positive NOR Gates SN5423 SN7423 N W 6-27 SN5425 SN7425 J Ν w 6-27 Quadruple 2-Input High-Voltage Interface NAND Gates . . . . . SN5426 SN7426 1 N 6-30 SN5427 SN7427 J N W 6-32 SN5430 SN7430 J N W 6-34 Quadruple 2-Input Positive OR Gates SN5432 SN7432 N W 6-35 SN5437 SN7437 J N 6-37 Quadruple 2-Input Positive NAND Buffers SN5438 (with Open-Collector Output) . . . . . . . . SN7438 N W 6-37 SN7440 N W SN5440 6-39

<sup>\*</sup>For outline drawings of all packages, see Section 1.

### **SERIES 54/74** FEATURING 10 ns SPEED AND 10 mW PER GATE PERFORMANCE SMALL SCALE INTEGRATION (SSI)

FUNCTION	OPERATING TEMPERATURE RANGES			ACKA		
가는 보고 있는 것이 되었다. 그 사람들은 사람들이 되었다. 그 사람들이 되었다. 1980년 - 1980년	-55°C to 125°C	0°C to 70°C	Dual-In- Line		Flat	SECPAG
AND-OR-INVERT GATES	00 0 10 120 0				450 W	
Expandable Dual 2-Wide 2-Input		A Lend	1.34	les to the		Sicondary to
AND-OR-INVERT Gates	SN5450	SN7450	J	N	W	6-40
Dual 2-Wide 2-Input AND-OR-INVERT Gates	SN5451	SN7451	لرزار	N	W	6-40
Expandable 4-Wide 2-Input AND-OR-INVERT Gates	SN5453	SN7453	Ĵ	N	w.,	6-42
4-Wide 2-Input AND-OR-INVERT Gates	SN5454	SN7454	* J	N	W	6-42
EXPANDERS	m. The same of the same of the same		4.0	Sing I	Service to	Medi Transcript
Dual 4-Input Expander	SN5460		J	N	W	6-44
Dual 4-Input Expander		SN7460	J	N	·W	6-45
FLIP-FLOPS					Prisat.	83.45 34.75 - 41.1
Positive Edge-Triggered J-K Flip-Flops (AND Inputs)	SN5470	SN7470	J	. N	W	6-46
J-K Master-Slave Flip-Flops (AND Inputs)	SN5472	SN7472	J	N	W	6-49
Dual J-K Master-Slave Flip-Flops	SN5473	SN7473	4	, N	W	6-52
Dual D-Type Edge-Triggered Flip-Flops	SN5474	SN7474	J	N	W	6-55
Dual-J-K Master-Slave Flip-Flops						
with Preset and Clear	SN5476	SN7476	J	N	w	6-58
Gated J-K Master-Slave Flip-Flops	SN54104	SN74104	Ĵ	Ń	W	6-61
Gated J-K Master-Slave Flip-Flops	SN54105	SN74105	J	N	W	6-61
Dual J-K Master-Slave Flip-Flops		- St. Options-	p i	7-5-85	er imp	ring K
(V <sub>CC</sub> -14, Gnd-7)	SN54107	SN74107	J	N	3.44	6-52
Gated J-K Master-Slave Flip-Flops			163	65 Jul	1.00	State Section
with Data Lockout	SN54110	SN74110	J	. N	W	6-66
Dual J-K Master-Slave Flip-Flops			, was	(0)	To talk (V)	
with Data Lockout	SN54111	SN74111	J	N	W	6-69
Monostable Multivibrators	SN54121	SN74121	J	N	W	6-72
Retriggerable Monostable Multivibrators		KARRY LAG	. Ve	7. arg		also uta
with Clear	SN54122	SN74122	J	N	.W.,	6-79
Dual Retriggerable Monostable Multivibrators with Clear	SN54123	SN74123	ر ان	N	w	6-79

<sup>\*</sup>For outline drawings of all packages, see Section 1.

### SERIES 54H/74H FEATURING 6 ns SPEED AND 22 mW PER GATE PERFORMANCE SMALL SCALE INTEGRATION (SSI)

FUNCTION	OPERATING TEMPERATURE RANGE			CKAC	SES*	
	–55°C to 125°C	$0^{\circ}$ C to $70^{\circ}$ C	Li	ne	Flat	SECPAGE
IAND/NOR GATES						
Quadruple 2-Input Positive NAND Gates	SN54H00	SN74H00	J	N	W	7-5
Quadruple 2-Input Positive NAND Gates			3 152.5			
(with Open-Collector Output)	SN54H01	SN74H01	J	N	W	7-6
Hex Inverters	SN54H04	SN74H04	J	N	W	7-9
Hex Inverters (with Open-Collector Output)	SN54H05	SN74H05	J	N	W	7-10
Triple 3-Input Positive NAND Gates	SN54H10	SN74H10	J	N	W	7-11
Triple 3-Input Positive AND Gates	SN54H11	SN74H11	J	N	W	7-12
Dual 4-Input Positive NAND Gates	SN54H20	SN74H20	J	N	W	7-13
Dual 4-Input Positive AND Gates	SN54H21	SN74H21	J	N	W	7-14
Dual 4-Input Positive NAND Gates				100		
(with Open-Collector Output)	SN54H22	SN74H22	J	N	W	7-15
8-Input Positive NAND Gates	SN54H30	SN74H30	J	N	W	7-16
Dual 4-Input Positive NAND Buffers	SN54H40	SN74H40	J	N	W	7-17
Expandable Dual 2-Wide 2-Input	SN54H50	SN74H50		N N	W	7₋1¤
AND-OR-INVERT Gates	SN54H50	SN74H50	11	N	W	7-18
Dual 2-Wide 2-Input AND-OR-INVERT						
Gates	SN54H51	SN74H51	J	N	W	7-18
Expandable 2-2-2-3-Input						
AND-OR Gates	SN54H52	SN74H52	J	N	W	7-20
Expandable 2-2-2-3-Input						7
AND-OR-INVERT Gates	SN54H53	SN74H53	J	N	W	7-22
4-Wide 2-Input AND-OR-INVERT Gates	SN54H54	SN74H54	J	N	W	7-22
Expandable 2-Wide 4-Input						
AND-OR-INVERT Gates	SN54H55	SN74H55	J	N	W	7-24
XPANDERS						
Dual 4-Input Expander	SN54H60		J	Ν	W	7-26
Dual 4-Input Expander		SN74H60	J	N	W	7-27
Triple 3-Input Expanders	SN54H61	SN74H61	J	N	W	7-28
3-2-2-3-Input AND-OR Expander	SN54H62		J	N	W	7-29
3-2-2-3-Input Expander		SN74H62	J	N	W	7-30

<sup>\*</sup>For outline drawings of all packages, see Section 1.

# SERIES 54H/74H FEATURING 6 ns SPEED AND 22 mW PER GATE PERFORMANCE SMALL SCALE INTEGRATION (SSI)

FUNCTION	OPERATING TEMPERATURE RANGE			ACKA	GES*			
	-55°C to 125°C	0°C to 70°C	L	.ine	Flat	SECPAGE		
FLIP-FLOPS		1 1 4						
J-K Master-Slave Flip-Flops (AND-OR Inputs)	SN54H71	SN74H71	J	N	W	7-31		
J-K Master-Slave Flip-Flops (AND Inputs)	SN54H72	SN74H72	Ĵ	N	W	7-34		
Dual J-K Master-Slave Flip-Flops	SN54H73	SN74H73	J	N,	·W	7-37		
Dual D-Type Edge-Triggered Flip-Flops	SN54H74	SN74H74	J	N	W	7-40		
Dual J-K Master-Slave Flip-Flops		•						
with Preset and Clear	SN54H76	SN74H76	J	N	w	7-44		
Dual J-K Master-Slave Flip-Flops				7	446			
(Common Clock)	SN54H78	SN74H78	J	N	w	7-47		
J-K Negative Edge-Triggered Flip-Flops with				100		and Victoria		
AND-OR Inputs (50 MHz)	SN54H101	SN74H101	J	N	w	7-50		
J-K Negative Edge-Triggered Flip-Flops with	* .			1700	94, d, e	in display		
AND Inputs (50 MHz)	SN54H102	SN74H102	J	N	W	7-53		
Dual J-K Negative Edge-Triggered Flip-Flops				M <sub>2</sub> +				
(50 MHz)	SN54H103	SN74H103	J	N	w	7-56		
Dual J-K Negative Edge-Triggered Flip-Flops								
(50 MHz) with Preset and Clear	SN54H106	SN74H106	J	N	w	7-59		
Dual J-K Negative Edge-Triggered Flip-Flops						There years		
(50 MHz) (Common Clock)	SN54H108	SN74H108	J	N	w	7-62		

<sup>\*</sup> For outline drawings of all packages, see Section 1.

# SERIES 54L/74L FEATURING 1 mW AND 33 ns PER GATE PERFORMANCE SMALL SCALE INTEGRATION (SSI)

FUNCTION	OPERATING TEMPERATURE RANGE			ACKA(	GES*	
그런 사람들은 경우를 가고 있다면 하는데 보고 있다. 그런 사람들은 사람들은 사람들은 사람들이 되었다. 그런	–55°C to 125°C	0°C to 70°C	Li	ne	Flat	SECPAGE
NAND/NOR GATES		A Secretary				
Quadruple 2-Input Positive NAND Gates	SN54L00	SN74L00	J	N	Т	8-4
Quadruple 2-Input Positive NAND Gates						
(with Open-Collector Output)	SN54L01	SN74L01	J	N	T	8-5
Quadruple 2-Input Positive NOR Gates	SN54L02	SN74L02	J	N.	Т	8-6
Quadruple 2-Input Positive NAND Gates						
(with Open-Collector Output)	SN54L03	SN74L03	J	N	Т	8-5
Hex Inverters	SN54L04	SN74L04	J	N	Т.	8-9
Triple 3-Input Positive NAND Gates	SN54L10	SN74L10	J	N	Ŧ	8-10
Dual 4-Input Positive NAND Gates	SN54L20	SN74L20	J	N	Т	8-11
8-Input Positive NAND Gates	SN54L30	SN74L30	J	N.	T	8-12
AND-OR-INVERT GATES  Dual 2-Wide AND-OR-INVERT Gates	SN54L51	SN74L51	T :	ΙN	Τ	8-13
	SN54L54	SN74L51	J	N	- 10 <b>-</b>	8-14
4-Wide 3-2-2-3-Input AND-OR-INVERT Gates  2-Wide 4-Input AND-OR-INVERT Gates	SN54L55	SN74L54	J	N	T	8-15
FLIP-FLOPS						
R-S Master-Slave Flip-Flops	SN54L71	SN54L71	j	N	Т	8-16
J-K Master-Slave Flip-Flops	SN54L72	SN74L72	J	N	T	8-19
Dual J-K Master-Slave Flip-Flops	SN54L73	SN74L73	J	N	T	8-22
Dual D-Type Edge-Triggered Flip-Flops	SN54L74	SN74L74	J	N	_T	8-25
Dual J-K Master-Slave Flip-Flops						
(Common Clock)	SN54L78	SN74L78	J	N	Т	8-28
Retriggerable Monostable Multivibrators with Clear	SN54L122	SN74L122	J	N	Т	8-31

<sup>\*</sup>For outline drawings of all packages, see Section 1.

# TTL MEDIUM SCALE INTEGRATION (MSI)

FUNCTION	OPERATING TE	PA Dua	CKAC I-In-	SES*			
	–55°C to 125°C	0°C to 70°C	Li	ne	Flat	SECPAGE	
SYNCHRONOUS COUNTERS							
Decade Counters	SN5490	SN7490	J	N	w	9-4	
Decade Counters (Low Power)	SN54L90	SN74L90	J	N	Т	9-9	
Divide-by-Twelve Counters	SN5492	SN 7492	J	N	W	9-14	
4-Bit Binary Counters	SN5493	SN7493	1	N	W	9-19	
4-Bit Binary Counters (Low Power)	SN54L93	SN74L93	J	N	T	9-24	
50-MHz Preset Table Decade Counters/Latches	SN54196	SN74196	J	N	w	9-29	
50-MHz Preset Table 4-Bit Binary Counters/Latches	SN54197	SN 74 197	J	N	W	9-29	
/NCHRONOUS COUNTERS			4-4-				
Synchronous 6-Bit Binary Rate Multiplier	<del>, , , , , , , , , , , , , , , , , , , </del>	SN7497	ΤJ	N	W	9-35	
Sychronous Decade Counters	SN54160	SN74160	ij	N	W	9-41	
Synchronous 4-Bit Binary Counters	SN54161	SN74161	J	N	W	9-41	
Fully Synchronous Decade Counters	SN54162	SN74162	Ĵ	N	W	9-41	
Fully Synchronous 4-Bit Binary Counters	SN54163	SN74163	1 1	N	W	9-41	
Synchronous Decade Decimal Rate Multiplier		SN74167	J	N	W	9-35	
Synchronous Up/Down Decade Counters	e de la companya de l						
(Single Clock Line)	SN54190	SN74190	J	N	W	9-49	
Synchronous Up/Down 4-Bit Binary Counters	erian apan i						
(Single Clock Line)	SN54191	SN74191	J	N	W	9-49	
Synchronous Up/Down Decade Counters							
(Two Clock Lines)	SN54192	SN74192	J	N	W	9-57	
Synchronous Up/Down 4-Bit Binary Counters							
(Two Clock Lines)	SN54193	SN74193	J	N	W	9-57	
a kigar ya mili Santon da kupu asaan mada kundan ya muu angi mili mili ya asaa ah muu ay mili asabu mili kunda Banan da mada mili mili da mili mili mili mili mili mili mili mil	e e esperante de la companya del companya del companya de la compa	The second second				13.384 Feb.	
BIT, 5-BIT, 6-BIT SHIFT/STORAGE REGISTERS  4-Bit Shift Registers (Parallel-In, Serial-Out)	SN5494	SN7494	J	N	w	9-58	
4-Bit Shift Registers (Parallel-In, Serial-Out)  4-Bit Universal Shift Registers (Parallel-In,	3113494	311/494	+-	IN		9-50	
	SN5495A	SN7495A	J	N	w	9-72	
Parallel-Out)  4-Bit Universal Shift Registers (Parallel-In,	31134337	3117433A	+-	14	**	5-72	
Parallel-Out) (Low Power)	SN54L95	SN74L95	J	N	т	9-79	
5-Bit Shift Registers (Dual-Parallel-In,	31134233	31474233	+ -	·		3-73	
Parallel-Out)	SN5496	SN7496	١	N	w	9-86	
4-Bit Data Selectors/Storage Registers	5.15-300	0.1.100	+ -	<u> </u>		<del>                                     </del>	
(Low Power)	SN54L98	SN74L98	١	N		9-90	
4-Bit Right-Shift Registers with J K and D			Ť			<del>                                     </del>	
(Low Power)	SN54L99	SN74L99	J	N		9-96	
4-Bit Parallel-In, Parallel-Out Bidirectional			Ť				
Shift Registers	SN54194	SN74194	J	N	W	9-104	
4-Bit Parallel-In, Parallel-Out Shift Register			T				
(J-K Inputs to First Stage)	SN54195	SN74195	J	N	w	9-108	

<sup>\*</sup>For outline drawings of all packages, see Section 1.

### TTL **MEDIUM SCALE INTEGRATION (MSI)**

		OPERATING TEMPERATURE			GES*	
FUNCTION	RANC	77		II-In-		
	–55°C to 125°C	0°C to 70°C	Li	ne	Flat	SECPAGE
-BIT SHIFT REGISTERS						
8-Bit Shift Registers	SN5491A	SN7491A	J	N	W	9-112
8-Bit Shift Registers (Low Power)	SN54L91	SN74L91	J	N	T	9-117
8-Bit Parallel-Out Shift Registers	SN54164	SN74164	J	N	W	9-122
8-Bit Parallel-Out Shift Registers (Low Power)	SN54L164	SN74L164	J	N	Т	9-126
Parallel-Load 8-Bit Shift Registers	SN54165	SN74165	J	N	W	9-130
Parallel-Load 8-Bit Shift Registers	SN54166	SN74166	J	N	w	9-134
8-Bit Parallel-In, Parallel-Out Bidirectional						
Shift Registers	SN54198	SN74198	J	N	w	9-134
8-Bit Parallel-In, Parallel-Out Shift Registers			100	F	•	
(J-K Inputs to First Stage)	SN54199	SN74199	J	N	W	9-134
ODE CONVERTERS						
BCD-to-Binary Converters	SN54184	SN74184	IJ	N	w	9-142
Binary-to-BCD Converters	SN54185A	SN74185A	J	N.	w	9-142
BCD-to-Decimal Decoders (Low Power)	SN54L42	SN74L42	Ĵ	N		9-154
BCD-to-Decimal Decoders	SN5442	SN7442	J	N	W	9-148
Excess-3-to-Decimal Decoders	SN5443	SN74L42	ij	N	w	9-148
Excess-3-to-Decimal Decoders (Low Power)	SN54L43	SN74L43	+;	N	1	9-146
Excess-3-Gray-to-Decimal Decoders	SN5444	SN7444	1	N	w	9-148
Excess-3-Gray-to-Decimal Decoders (Low Power)	SN54L44	SN74L44	1	N	w	9-154
4-Line-to-16-Line (1 of 16) Decoders/Demultiplexers	SN54154	SN74154	J	N	w	9-160
Dual 2-Line-to-4-Line Decoders/Demultiplexers	SN54155	SN74155	J	N	w	9-167
Dual 2-Line-to-4-Line Decoders/Demultiplexers			Ť		Ė	
(with Open-Collector Output)	SN54156	SN74156	J	N	w	9-167
ECODERS/LAMP DRIVERS/BUFFERS						
BCD-to-Decimal Decoders/Drivers with 30-V Output	SN5445	SN7445	J	N	W	9-175
BCD-to-Decimal Decoders/Drivers with 15-V Output	SN54145	SN74145	J	N	W	9-175
BCD-to-Seven-Segment Decoders/Drivers with						
30-V Output	SN5446A	SN7446A	J	N	W	9-181
BCD-to-Seven-Segment Decoders/Drivers with						
30-V Output (Low Power)	SN54L46	SN74L46	J	N	Algeria	9-198
BCD-to-Seven-Segment Decoders/Drivers with						
15 V Output	SN5447A	SN7447A	J	N	W	9-181
BCD-to-Seven-Segment Decoders/Drivers with				Taring.	1.40	
15-V Output (Low Power)	SN54L47	SN74L47	J	N		9-198
BCD-to-Seven-Segment Decoders	SN5448	SN7448	J	N	W	9-181
BCD-to-Seven-Segment Decoders (14-pin Function)	SN5449	SN7449	J	N	W	9-181

<sup>\*</sup>For outline drawings of all packages, see Section 1.

BCD-to-Decimal Decoder/Driver

SN74141

9-208

### TTL **MEDIUM SCALE INTEGRATION (MSI)**

FUNCTION 3	OPERATING TE	PA Dua	CKA0 I-In-	GES*		
	–55°C to 125°C	0°C to 70°C	Line		Flat	SECPAGE
ATCHES						
Quadruple Bistable Latches	SN5475	SN7475	TJ	N	W	9-213
Quadruple Bistable Latches (14-pin Function)	SN5477	SN7477	+		w	9-213
8-Bit Bistable Latches	SN54100	SN74100	<u> </u>	N	w	9-213
IEMORIES						
16-Bit Random-Access Memories (16W by 1B)	SN5481	SN7481	J	N	W	9-221
16-Bit Random-Access Memories with Gated						
Write Inputs (16W by 1B)	SN5484	SN7484	J	N	w	9-221
64-Bit Random-Access Memory (16W by 4B)		SN7489	J	N	W	9-230
256-Bit Read-Only Memories (32W by 8B)	SN5488A	SN7488A		N		9-235
1024-Bit Read-Only Memories (256W by 4B)	SN54187	SN74187	J	N	W	9-244
4-By-4 Register Files	SN54170	SN74170	J	N	W	9-248
RITHMETIC ELEMENTS	SN5480	SN7480	ΤJ	N	w	9-255
Gated Full Adders	SN5480 SN5482	SN7480 SN7482	1	N	W	9-264
2-Bit Binary Full Adders	SN5482 SN5483	SN7482 SN7483	1	N	W	9-264
4-Bit Binary Full Adders					VV	
4-Bit Binary Full Adders (Low-Power Schottky)	SN54LS83	SN74LS83	J	N	w	9-279
4-Bit Magnitude Comparators	SN5485	SN7485			VV	9-286
4-Bit Magnitude Comparators (Low Power)	SN54L85	SN74L85	<u> </u>	N	2 1 Miller	9-289
Quadruple 2-Input Exclusive-OR Gates	SN5486	SN7486	J	N	W	9-296
Quadruple 2-Input Exclusive-OR Gates (Low Power)		SN74L86	J	N	T	9-300
4-Bit True/Complement Zero-One Elements	SN54H87	SN54H87	11	N	W	9-304
8-Bit Odd/Even Parity Generators/Checkers	SN54180	SN74180	<del>  </del>	N	W	9-309
4-Bit Arithmetic Logic Unit (ALU) and Function			1			
Generators	SN54181	SN74181	+-	N	W	9-315
Look-Ahead Carry Generators (for ALU)	SN54182	SN74182	J	N	W	9-326
Dual Carry-Save Full Adders	SN54H183	SN74H183	<u> </u>	N	W	9-332
ATA SELECTORS/MULTIPLEXERS					7.0	
16-Bit Data Selectors/Multiplexers	SN54150	SN74150	11	N	· W	9-339
8-Bit Data Selectors/Multiplexers with Strobe	SN54151	SN74151	J	N	W	9-339
8-Bit Data Selectors/Multiplexers	SN54152	SN74152	1_		W	9-339
Dual 4-Line-to-1-Line Data Selectors/Multiplexers	SN54153	SN74153	J	N	W	9-351
Dual 4-Line-to-1-Line Data Selectors/Multiplexers				rix di d	4-15	
(Low Power)	SN54L153	SN74L153	J	N	- Was 65	9-358

<sup>\*</sup>For outline drawings of all packages, see Section 1.

### RADIATION HARDENED CIRCUITS **FUNCTIONAL INDEX**

FUNCTION	TYPE NO.	PACKAGE	SECPAGE
NEAR CIRCUITS			
High-Performance Operational Amplifier	RSN52709	H	10-58
Threshold Detector	RSN5590 <b>9</b>	н	10-55
Dual-Channel Switched Preamplifier	RSN55910	Н	10-55
D-C Coupled 4-Channel Sense Amplifier	RSN55920	Н	10-55
rl circuits			
	RSN5400	Н	10-6
Quadruple 2-Input Positive-NAND Gates	RSN54H00	H	10-6
	RSN54L00	Н	10-32
	RSN5404	H	10-8
Hex Inverters	RSN54H04	Н	10-8
	RSN5410	н	10-6
Triple 3-Input Positive-NAND Gates  Dual 4-Input Positive-NAND Gates  11-Input Positive-NAND Gates  Dual 4-Input Positive-NAND Buffers	RSN54H10	Н	10-6
일반 등이 환경에 느린 방의 경기 활동하다 다시는 그리는 모다	RSN54L10	H	10-32
	RSN5420	Н	10-6
Dual 4-Input Positive-NAND Gates	RSN54H20	Н	10-6
그 마음을 살아보고 있었다. 그렇면 바다를 뭐하는 모든 모든 모든 나는 그	RSN54L20	Н	10-32
11 Input Positive NAND Cotes	RSN5431	н	10-6
TI-Input Positive NAND Gates	RSN54H31	Н	10-6
Dual 4 Input Positive NAND Buffore	RSN5440	н	10-9
Dual 4-Input Positive-NAND Buffers	RSN54H40	Н	10-9
2-Wide 3-Input, 2-Wide 2-Input, Dual AND-OR-INVERT Gates	RSN5456	H	10-10
2-Wide 3-mput, 2-Wide 2-mput, Duai AND-OR-MVERT Gates	RSN54H56	н	10-10
3-3-2-3-Input AND-OR-INVERT Gates	RSN5457	н	10-10
0-0-2-0-mput AND-ON-INVENT Gates	RSN54H57	1 н	10-10
3-3-3-1nput AND-OR-INVERT Gate	RSN54L57	H	10-34
2-Wide 4-Input AND-OR-INVERT Gates	RSN5458	Н	10-10
2-Wide 4-Hiput AND-OTI-NAVEH Cates	RSN54H58	Н	10-10
R-S Master-Slave Flip-Flop	RSN54L71	Н	10-35
J-K Master-Slave Flip-Flop	RSN54L72	, н	10-38
	RSN5474	Н	10-12
Dual D-Type Edge-Triggered Flip-Flops	RSN54H74	H	10-12
마이스 현실 전에 가장 보면 있다. 그는 사람들은 사람들이 하는 것이 되었다. 그는 사람들이 되었다. 그는 사람들이 되었다. 그는 사람들이 되었다. 	RSN54L74	н	10-41
Dual J-K Edge-Triggered Flip-Flop	RSN54H103	н	10-15
Dual 3-Input Positive-NAND Gate	RSN54L130	H	10-32
Dual Expandable 3-Input Positive-NAND Gate	RSN54L131	н	10-32
TL CIRCUITS			
Expandable Dual 4-Input NAND Gate	RSN 15930	Н	10-57
Expandable Dual 4-Input NAND Buffer Gate	RSN 15932	Н	10-57
Expandable Dual 4-Input NAND Power Gate	RSN 15944	H	10-57
J-K/S-R Flip-Flop	RSN15945	Н	10-57
Triple 3-Input NAND Gate	RSN15962	H	10-57
ODE ARRAYS			
7-Diode Array	RSN 14925	н	10-57
16-Diode Array	RSN 14097	Т	10-57

	Operating To	Packages*  Dual-in-				
Function	Ran -55°C to 125°C	ges 0°C to 75°C		l-in- ne	Fla	
ATES WITH 6-kΩ PULL-UP RESISTORS	-55 C to 125 C	0 0 10 75 0	Li	iie	-	
Expandable Dual 4-Input NAND Gates	. SN15930	SN 15830	J	N.	Ū	
Quadruple 2-Input NAND Gates		SN15846	J	N	ι	
Triple 3-Input NAND Gates		SN15862	J	N	l	
Dual 5-Input NAND Gates	. SN 151900	SN151800	J	N	ι	
Expandable 8-Input NAND Gates	The same of the sa	SN151802	J	N	ι	
10-Input NAND Gates		SN151804	J	N	Īι	
Quadruple 2-Input AND Gates	. SN 151906	SN151806	J	N	Ū	
Quadruple 2-Input OR Gates		SN151808	J	N	ι	
Quadruple 2-Input NOR Gates		SN151810	J	N	l	
Quadruple 2-Input Exclusive-OR Gates	. SN151912	SN151812	J	N	l	
SATES WITH 2-kΩ PULL-UP RESISTORS						
Quadruple 2-Input NAND Gates	. SN 15949	SN15849	J	N	L	
Expandable Dual 4-Input NAND Gates		SN15861	J	N	L	
Triple 3-Input NAND Gates		SN15863	J	N	T	
Dual 5-Input NAND Gates		SN151801	J	N	ι	
Expandable 8-Input NAND Gates		SN151803	J	N	τ	
10-Input NAND Gates		SN 151805	J	N	ı	
Quadruple 2-Input AND Gates		SN151807	J	N	ι	
Quadruple 2-Input OR Gates		SN 151809	J	N.	T	
Quadruple 2-Input NOR Gates		SN151811	J	N	ı	
OWER/BUFFER GATES	· Carlos and a second				-	
Expandable Dual 4-Input NAND Buffer Gates	. SN 15932	SN15832	J	N	L	
Expandable Dual 4-Input NAND Power Gates	ONIAFOAA	SN 15844	J	N	π	
Quadruple 2-Input NAND Buffer Gates	. SN 15957	SN15857	J	N	ī	
Quadruple 2-Input NAND Power Gates	. SN 15958	SN15858	J	N	ι	
IEX INVERTERS						
6-kΩ Pull-Up Resistors	. SN 15934	SN15834	J	N	Īι	
Expandable (Open-Base) or Translator Inputs		SN15835	J	N	ī	
6-kΩ Pull-Up Resistors	. SN15936	SN15836	J	N	ι	
2-kΩ Pull-Up Resistors	01145005	SN15837	J	N	ι	
Open-Collector Outputs		SN15838	J	N	π	
XPANDERS				12.		
Dual 4-Input Expanders	. SN 15933	SN15833	J	N	T	
LIP-FLOPS						
Gated J-K/R-S (6-kΩ Pull-Up Resistors)	. SN 15931	SN15831	J	N	Īι	
Gated J-K/R-S (6-kΩ Pull-Up Resistors)		SN15845	J	N	ι	
Gated J-K/R-S (2-kΩ Pull-Up Resistors)		SN15848	J	N	ι	
Pulse-Triggered Binary (Active Pull-Up)		SN15850	J	N	τ	
Dual J-K, Individual Clocks and Presets (6-kΩ Pull-Up Resistors)		SN158093	J	N	ι	
Dual J-K, Individual Clocks and Presets (2-kΩ Pull-Up Resistors)		SN158094	J	N	ι	
Dual J-K, Common Clocks and Clears (2-kΩ Pull-Up Resistors)		SN158097	J	N	1	
Dual J-K, Common Clocks and Clears (6-k $\Omega$ Pull-Up Resistors)		SN 158099	J	N	T	
MONOSTABLE MULTIVIBRATORS			14.44		, 7.1	
Gated, Negative-Edge-Triggered	. SN 15951	SN15851	IJ	N	π	

# SERIES SNF/SNG CIRCUITS **FUNCTIONAL INDEX**

	OPERATING TEMPERATURE		OPERATING TEMPERATURE		PAG	BES !	
FUNCTIONS	RANGE -55°C to 125°C	FAN-	RANGE 0°C to 75°C	FAN- OUT		al-In- ine	Fla
	SNG40	15	SNG42	12		1.	
Dual 4-Input NAND Gates	SNG41	7	SNG43	6	J	N	U
5	SNG50	15	SNG52	12			1
Expandable 2-2-2-3-Input AND-OR-INVERT Gates	SNG51	7.	SNG53	6	J	N	L
OL ANAND C	SNG60	15	SNG62	12			Τ.
8-Input NAND Gates	SNG61	7	SNG63	6	J	N	L
	SNG70	15	SNG72	12		1.5	Τ.
Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gates	SNG71	7	SNG73	6	J	N	L
Dual Pulse Shaper/Delay AND Gates	SNG80	15	SNG82	12	J	N	l
	SNG81	7	SNG83	6		14	L
2-Wide 3-Input AND-OR-INVERT	SNG90	15	SNG92	12	J	N	١,
Gates with 2-Input Gated Complement	SNG91	7	SNG93	6		<u>''</u>	L
Expandable 3-Wide 3-Input AND-OR-INVERT Gates	SNG 100	15	SNG102	12	J	N	1
	SNG 101	7	SNG 103	6	Ļ	<u> </u>	L`
Expandable 2-Wide 4-Input AND-OR-INVERT Gates	SNG110	15	SNG 112	12	J	N	lι
	SNG111	7	SNG 113	6	_		L`
Expandable 8-Input NAND Gates	SNG120	15	SNG122	12	J	N	lι
	SNG121	7	SNG 123	6			₩.
Dual 4-Input Line Drivers	SNG 130	30	SNG 132	24	J	N	1
	SNG131	15	SNG 133	12	-		1
Quadruple 2-Input NAND Gates	SNG140	15	SNG 142	12	J	N	lι
	SNG141	. 7	SNG143	6		-	1
3-2-2-3-Input Expanders for AND-OR-INVERT Gates	SNG 150	Project Contract Cont	SNG 152	100	J	N	1
	SNG 151	4.5	SNG153		-		┼-
Triple 2-Input NAND Drivers	SNG 160	15	SNG 162	12	J	N	1
	SNG161	7	SNG 163	6		-	+
Dual 4-Input Expanders for AND-OR-INVERT Gates	SNG170		SNG 172		J	N	l
	SNG171	1000	SNG173		-	-	+-
Dual 4-Input Expanders for NAND Gates	SNG 180	<b>/</b>	SNG 182	M. S.	J	N	l
	SNG 181 SNG 190	15	SNG183	12	1100	-	+-
Triple 3-Input NAND Gates	SNG 190 SNG 191	7	SNG 192 SNG 193	6	J	N	ι
	SNG 191	11	SNG 202	9			╁
Expandable 8-Input NAND Gates	SNG200	6	SNG202	5	J	N	l
	SNG201	11	SNG212	9	-	-	+-
Expandable 2-Wide 4-Input AND-OR-INVERT Gates	SNG211	6	SNG213	5	J	N	l
	SNG220	11	SNG222	9			+
Quadruple 2-Input NAND Gates	SNG221	6	SNG223	5	J	N	1
	SNG230		SNG232	T-V	1		1
3-2-2-3-Input Expanders for AND-OR-INVERT Gates	SNG231	K 150	SNG 233		J	N	1
Build I NAND Cases	SNG240	11	SNG242	9	100		Τ.
Dual 4-Input NAND Gates	SNG241	6	SNG243	5	J	N	1
5 debte 2.2.2.2.1 AND OR INVERTIGE	SNG250	11	SNG252	9	J		Τ.
Expandable 2-2-2-3-Input AND-OR-INVERT Gates	SNG251	6	SNG253	5	1	N	L
8-Input NAND Gates	SNG260	11	SNG262	9	j	N	Ti
o-input NAND Gates	SNG261	6	SNG263	5	] ,	l N	
Dual 4-Input Expanders for AND-OR-INVERT Gates	SNG270	1000	SNG 272		J	N	Τī
Dual 4-Input Expanders for AND-ON-INVENT Gates	SNG271		SNG273		ľ	_ 'N	Ι,
OR-Expandable Dual 4-Input AND Gates	SNG280	15	SNG 282	12	J	N	1
On-Expendence Dual 4-input AND Gates	SNG281	7	SNG 283	6	١,		T,
Dual 2-3-Input Expanders for OR Expandable AND Gates	SNG290	1000	SNG 292		J	N	1
20 20 mput Expanders for On Expandable AND Gates	SNG 291	125.43	SNG 293		Ļ		T,
Expandable 3-Wide 3-Input AND-OR-INVERT Gates	SNG300	11	SNG 302	9	J	N	Ti
Expandable of true of input Airport in the Entire dates	SNG301	6	SNG303	5	1		L
Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gates	SNG310	11	SNG312	9	J	N	1
Expendeble budi 2-falce 2-input Alab-Oll-lia ven i dates	SNG311	6	SNG313	5	ئا		L
Triple 3-Input NAND Gates	SNG320	11	SNG322	9	J	N	l
	SNG321	6	SNG323	5			
Quadruple 2-Input NAND Lamp/Line Drivers	SNG351	30	SNG353	24	J	N	L

# MOS/LSI CIRCUITS **FUNCTIONAL INDEX**

INTRODUCTION		14-5
MOS/LSI NUMBERING SYSTEM		14-6
MOS/LSI PACKAGING		14-7
MOS/LSI SYSTEM COMPATIBILITY	· · · ·	14-16
SHIFT REGISTERS		14-20
TMS 3000 LR-DUAL 25-BIT STATIC SHIFT REGISTER		
TMS 3001 LR-DUAL 32-BIT STATIC SHIFT REGISTER	5.04 g./.	14-29
TMS 3002 LR-DUAL 50-BIT SHIFT REGISTER		
TMS 3003 LR-DUAL 100-BIT SHIFT REGISTER		
TMS 3012 JC, NC-DUAL 128-BIT ACCUMULATOR  TMS 3028 LC-DUAL 128-BIT SHIFT REGISTER		
TMS 3016 LR-DUAL 16-BIT STATIC SHIFT REGISTER		. 14-45
TMS 3101 LC, NC-DUAL 100-BIT STATIC SHIFT REGISTER		
TMS 3102 LC, NC-DUAL 80-BIT STATIC SHIFT REGISTER		
TMS 3103 LC, NC-DUAL 64-BIT STATIC SHIFT REGISTER		
TMS 3112 JC, TMS 3112 NC—HEX 32-BIT STATIC SHIFT REGISTER	• • •	. 14-56
TMS 3113 JC, NC-DUAL 133-BIT STATIC ACCUMULATOR TMS 3114 JC, NC-DUAL 128-BIT STATIC ACCUMULATOR		4400
	• • • •	. 14-62
TMS 3304 LR—TRIPLE 66-BIT DYNAMIC SHIFT REGISTER		4407
TMS 3305 LR—TRIPLE 64-BIT DYNAMIC SHIFT REGISTER		
TMS 3309 JC—TWIN 512-BIT DYNAMIC SHIFT REGISTER/ACCUMULATOR		
TMS 3314 JC, TMS 3314 NC—TRIPLE (60 + 4) DYNAMIC SHIFT REGISTER	• • • • •	. 14-77
TMS 3401 LC, NC-512-BIT DYNAMIC SHIFT REGISTER  TMS 3402 LC, NC-500-BIT DYNAMIC SHIFT REGISTER		. 14-82
TMS 3404 JC, TMS 3404 NC-DUAL 512-BIT DYNAMIC SHIFT REGISTER	• • • •	. 14-62 . 14-87
TMS 3404 JC, TMS 3404 NC-DOAL SIZ-BIT DYNAMIC SHIFT REGISTER		
TMS 3409 JC, TMC 3409 NC-QUADRUPLE 80-BIT DYNAMIC SHIFT REGISTER		
TMS 3412 JC, NC; TMS 3413 LC, NC; TMS 3414 LC, NC	60.5	. 1437
1024-BIT DYNAMIC SHIFT REGISTER		14-101
化氯甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基甲基		
READ-ONLY MEMORIES		
CUSTOM BIT PATTERNS		. 14-112 . 14-114
TMS 2400 JC, TMS 2400 NC-ROW OUTPUT CHARACTER GENERATOR		
TMS 2500 JC, TMS 2500 NC-2560-BIT STATIC READ-ONLY MEMORY		
TMS 2600 JC, TMS 2600 NC-2048-BIT STATIC READ-ONLY MEMORY		
TMS 2602 JC, TMS 2602 NC-USASCII-TO-SELECTRIC/SELECTRIC TO USASCII		. 14-135
CODE CONVERTER		14.149
TMS 2603 JC, TMS 2603 NC-EBCDIC-TO-USASCII CODE CONVERTER		
TMC 2004 IO TMC 2004 NO. HICAGOU TO EDODIC/CELECTRIC TO EDODIC		
CODE CONVERTER		. 14-154
TMS 2605 JC, TMS 2605 NC-USASCII, BAUDOT, SELECTRIC, EBCDIC		
CODE GENERATOR		. 14-157
TMS 2700 JC. TMS 2700 JM. TMS 2700 NC-3072-BIT STATIC READ-ONLY MEMORY		
TMS 2800 JC. TMS 2800 NC-1024-BIT STATIC READ-ONLY MEMORY		
TMS 2801 JC, TMS 2801 NC-EIGHT-LEVEL PRIORITY ENCODER		
TMS 4100 JC, TMS 4100 NC-SERIES CHARACTER GENERATOR		
TMS 4400 JC, TMS 440 NC-4095-BIT STATIC READ-ONLY MEMORY		4 4 4 4 4 4

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

# MOS/LSI CIRCUITS **FUNCTIONAL INDEX**

PROGRAMMABLE LOGIC ARRAYS										14-200
TMS 200 JC, NC; TMS 2200 JC, NC-PROGRAMMABLE LOGIC ARRAYS			•	•			rawr Pr	•	•	14-206
RANDOM-ACCESS MEMORIES										14-213
TMS 1101 JC, TMS 1101 NC-256-BIT RANDOM-ACCESS MEMORY		•		• .	•	÷,	ili.	•		14-222
TMS 1103 NC-FULLY-DECODED 1024-BIT RAM						•			•	14-228
TMS 4000 JC, TMS 4000 NC-HIGH-SPEED CONTENT-ADDRESSABLE MEMORY			i.	•	•	•				14-232
TMS 4003 JR, TMS 4003 NC-256-BIT RANDOM-ACCESS MEMORY		•			•	•		•		14-239
TMS 4020 NC-2048-BIT DYNAMIC RANDOM-ACCESS MEMORY	•	•						•		14-245
TMS 4023 NC-1024-BIT RANDOM-ACCESS MEMORY										14-251
TMS 4025 NC-2048-BIT DYNAMIC RANDOM-ACCESS MEMORY										14-256
SPECIAL PURPOSE DEVICES								• • • •	194. •10.	14-263
TMS 4006 JC, TMS 4006 NC-DIGITAL STORAGE BUFFER										14-264
TMS 6000 JR, TMS 6000 NC-COMMON-SOURCE 10-CHANNEL ANALOG SWITCH			<u>.</u>				in de la companya de La companya de la co			14-272
TMS 6002 JR, TMS 6002 NC-SIX-CHANNEL ANALOG SWITCHES		•								14-276
TMS 6005 JR, NC; TMS 6009 JR, NC-SIX-CHANNEL ANALOG SWITCHES					•	•	•		•	14-279
CUSTOM MOS/LSI		•				•	•	·	,	14-283
SC MEMORIES		of •								14-285
SMA 1001-2048-BIT SEMICONDUCTOR MEMORY ARRAY							i y			14-286
SMA 2001–2048-BIT SEMICONDUCTOR MEMORY ARRAY						15			3, \$ 2, 4	14-289
SMA 2002-2048-BIT SEMICONDUCTOR MEMORY ARRAY										14-294
하는 사람들은 그래, 그 가게 나는 맛이 되는 것이 되었다. 그는 그는 그를 살아가 되었다. 그는 그를 가장하는 것은 사람들이 되었다면 하는 것이 없는 것이 없는 것이 없었다. 그는 것은 사람들이 사람들이 되었다.										

# (alphabetically by manufacturers)

Direct replacements were selected as pin-for-pin equivalent circuits based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangability in particular applications is not guaranteed. Before using a substitute, the user should compare the specifications of the substitute device with the detailed specifications of the original device.

TI makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

#### LINEAR CIRCUITS

#### Fairchild

Type	Dir	ect Ti	Nearest	TI			Ту	pe	Dire	ct TI	Neare	st TI	
Number	Repla	cement	Replacem	ent	Sec.		Nun	nber	Replac	ement	Replace	ement	Sec.
UA702	SN52702				3	100	UA739C		SN76131				3
UA702C	SN72702				3	11	UA740				SN52770		3
UA703			SN76603		3		UA740C				SN72770		3
UA703C	SN76603				3	- 1	UA741		SN52741				3
UA708			SN76665		3		UA741C		SN72741	4.7			3
UA709	SN52709				3		UA746C		SN76246				3
UA709C	SN72709				3		UA747		SN52747				3
UA709A	SN52709	A			3		UA747C		SN72747				3
UA710	SN52710				3		UA748		SN52748				3
UA710C	SN72710				3		UA748C		SN72748				3
UA710A			SN52810		3		UA749				SN52747		3
UA711	SN52711				3		UA749C				SN72747		3
UA711C	SN72711				3		UA751C				SN7510		3
UA715			SN5511		3		UA754C				SN76665		3
UA715C			SN7511		3	1	UA761C		SN7524				3
UA719			SN76619		3		UA767		SN76110				3
UA719C	SN76619	r jakon kara			3	- 1	UA796				SN56514		3
UA723			SN72400		3	- 1	UA796C				SN76514		3
UA723C			SN72400		3	1	9614		SN75114				3
UA729C			SN76110		3		9615		SN75115				3
UA730			SN5510		3		9620		SN75120				3
UA730C			SN7510		3		9621				SN75109		3
UA732C			SN76110		3		9622				SN75107		3
UA733	SN52733				3		9624				SN75450		3
UA733C	SN72733				3	- 1	9625				SN75450		3

#### Motorola

Туре	D: T1						
	Direct TI	Nearest TI		Туре	Direct Ti	Nearest TI	
Number	Replacement	Replacement	Sec.	Number	Replacement	Replacement	Sec.
IC130L		SN76131	3	MC1441		SN7520	3
C1304P	SN76104		3	MC1454G		SN76010	3
IC1305P	SN76105		3	MC1455G	SN72771		3
IC1306P		SN76010	3	MC1458	SN72558		.3
IC1307P	SN76110		3	MC1460		SN72400	3
IC1316P		SN76003	3	MC1461		SN72400	3
IC1325P		SN76246	3	MC1488L		SN75150	3
IC1326P		SN76246	3	MC1489L		SN75154	3
1C1328P	SN76246		3	MC1509		SN5510	3
IC1330P	SN76530		3	MC1510	SN5510		3
IC1350P	SN76600		3	MC1514L	SN52514		3
IC1351P		SN76665	3	MC1520		SN5511	3
IC1352P	SN76650		3	MC1524G		SN76010	3
IC1357	SN76642		3	MC1525G		SN52733	3
IC1410	SN7510		3	MC1526G		SN52733	3
IC1414L	SN72514		3	MC1529G		SN5511	3
IC1429G		SN7511	3	MC1530		SN52702	3
IC1430		SN72702	3	MC1531		SN52702	3
IC1431		SN72702	3	MC1533		SN52709	3
IC1433		SN72709	3	MC1539		SN52748	3
IC1439		SN72748	3	MC1540		SN5524	3
IC1440		SN7524	3	MC1541		SN5520	3
	C130L C1304P C1305P C1305P C1306P C1306P C1316P C1326P C1328P C1328P C1328P C1350P C1351P C1351P C1352P C1357 C1410 C1414L C1429G C1430 C1431 C1433 C1439	C130L C130AP C130AP SN76104 C130BP SN76105 C130BP C1307P SN76110 C131BP C132BP C132BP SN76246 C132BP SN76530 C1350P SN76600 C1351P C1352P SN76600 C1351P C1414L SN72514 C1429G C1430 C1431 C1433 C1433	C130L SN76131 C1304P SN76104 C1305P SN76105 C1305P SN76105 C1306P SN76100 C1316P SN76110 C1316P SN76246 C1325P SN76246 C1328P SN76246 C1328P SN76246 C1328P SN76630 C1350P SN76630 C1351P SN76600 C1351P SN76665 C1352P SN76650 C1351P SN76662 C14140 SN7510 C1414L SN72514 C1429G SN72702 C1431 SN72702 C1439 SN72709 C1439 SN72709 C1439 SN72708	C130L SN76131 3 C1304P SN76104 3 C1305P SN76105 3 C1306P SN76105 3 C1306P SN76100 3 C1307P SN76110 3 C1316P SN76246 3 C1325P SN76246 3 C1328P SN76246 3 C1328P SN76246 3 C1328P SN76600 3 C1351P SN76600 3 C1351P SN76600 3 C1351P SN76665 3 C1352P SN76642 3 C1414L SN72514 3 C14130 SN72702 3 C1431 SN72702 3 C1439 SN72702 3 C1439 SN72709 3 C1439 SN72709 3	C130L         SN76131         3         MC1441           C1304P         SN76104         3         MC1454G           C1305P         SN76105         3         MC1455G           C1306P         SN76010         3         MC1458           C1307P         SN76110         3         MC1460           C1316P         SN76003         3         MC1461           C1325P         SN76246         3         MC1488L           C1328P         SN76246         3         MC1489L           C1328P         SN76630         3         MC1509           C1330P         SN76630         3         MC1510           C1350P         SN76660         3         MC1510           C1351P         SN76655         3         MC1520           C1352P         SN76650         3         MC1524G           C1357         SN76642         3         MC1524G           C1410         SN7510         3         MC1526G           C1414L         SN72514         3         MC1520G           C1430         SN72702         3         MC1530           C1431         SN72702         3         MC1530           C1439	C130L	C130L         SN76131         3         MC1441         SN7520           C1304P         SN76104         3         MC1454G         SN76010           C1305P         SN76105         3         MC1455G         SN72771           C1306P         SN76010         3         MC1458         SN72558           C1307P         SN76110         3         MC1468         SN72558           C130P         SN76110         3         MC1460         SN72400           C132FP         SN76003         3         MC1461         SN72400           C132FP         SN76246         3         MC1488L         SN75150           C1326P         SN76246         3         MC1489L         SN75154           C1328P         SN76246         3         MC1509         SN5510           C1330P         SN76600         3         MC1510         SN5510           C1350P         SN76660         3         MC1520         SN5511           C1352P         SN76665         3         MC1520         SN5511           C1357         SN76662         3         MC1520G         SN52733           C1410         SN7510         3         MC1526G         SN52733

# **LINEAR CIRCUITS**

### Motorola, Cont.

	Type Number		Direct TI Replacement	Nearest TI Replacement	s	ec.		Type Number	Direct TI Replacement	Nearest TI Replacement	Sec.
MC15	52G			SN52733		3	1	MC1712C	SN72702		3
MC15	53G			SN52733		3		MC1723		SN72400	3
MC15	54G			SN76010		3	1	MC1741	SN52741		. 3
MC15	56G	100	SN52771			3		MC1741C	SN72741		3
MC15	58	1 8 7 9	SN52558			3		MC7520	SN7520		3
MC15	60			SN72400		3		MC7521	SN7521		3
MC15	61			SN72400	100	3		MC7524	SN7524		3
MC15	80L			SN55107-110	7 1 1 W	3	1	MC7525	SN7525		3
MC15	82L			SN55109-110		3	1	MCH1439G		SN72741	3
MC15	83L			SN55108		3	1	MCH1539G		SN52741	3
MC15	84L			SN55107		3	1	MFC4000P		SN76010	3
MC15	90G		SN76600			3		MFC4010P		SN7514	3
MC15	96G			SN56514L		3		MFC6000		SN76010	3
MC17	09	7.0	SN52709			3	1	MFC6010		SN76641	3
MC17	09C		SN72709			3	1	MFC8000P		SN76131	3
MC17	10		SN52710			3		MFC8001P		SN76131	3
MC17	10C		SN72710			3	100	MFC8002P		SN76131	3
MC17	11		SN52711			3		MFC8010		SN76010	3
MC17	11C		SN72711			3		MFC9000		SN76005	3
MC17	12		SN52702			3		MFC9010		SN76005	3

#### National

Type	Direct TI	Nearest TI	Sec.	Туре	Direct TI Nearest TI	
Number	Replacement	Replacement	Sec.	Number	Replacement Replacement	Sec.
LH101	SN52741		3	LM711	SN52711	3
LM101	SN52748		3	LM711C	SN72711	3
LM101A	SN52101A		3	LM711CN	SN72711N	3
LM106	SN52106		3	LM723	SN72400	3
LM107	SN52107		3	LM723C	SN72400	3
LM108		SN52770	3	LM741	SN52741	3
LM111		SN52810	3	LM741C	SN72741	3
LM112		SN52771	3	LM741CN	SN72741N	3
LH201	SN52741		3	LM747	SN52747	3
LM201	SN52748		3	LM747D	SN52747J	3
LM201A	SN52101A		3	LM747C	SN72747	3
LM205		SN72400	3	LM747CD	SN72747J	3
LM206	SN52106		3	LM747CN	SN72747N	3
LM207	SN52107		3	LM748	SN52748	3
LM208		SN52770	3	LM748C	SN72748	3
LM211		SN52810	3	LM5520D	SN5520J	3
LM212		SN52771	3	LM5521D	SN5521J	3
LM301A	SN72301A		3	LM5522D	SN5522J	3
LM305		SN72400	3	LM5523D	SN5523J	3
LM305A		SN72400	3	LM5524D	SN5524J	3
LM306	SN72306		3	LM5525D	SN5525J	3
LM307	SN72307		3	LM5528D	SN5528J	3
LM308		SN72770	3	LM5529D	SN5529J	3
LM311		SN72810	3	LM7520D	SN7520J	3
LM312		SN72771	3	LM7520N	SN7520N	3
LM1304	SN76104		3	LM7521D	SN7521J	3
LM1458	SN72558		3	LM7521N	SN7521N	3
LM1558	SN52558		3	LM7522D	SN7522J	3
LM3065	SN76665		3	LM7522N	SN7522N	3
LM709	SN52709		3	LM7523D	SN7523J	3
LM709A	SN52709A		3	LM7523N	SN7523N	3
LM709C	SN72709		3	LM7524D	SN7524J	3
LM709CN	SN72709N		3	LM7524N	SN7524N	3
LM710	SN52710		3	LM7525D	SN7525J	3
LM710A		SN52810	3	LM7525N	SN7525N	3
LM710C	SN72710		3	LM7528D	SN7528J	3
LM710CN	SN72710N		3	LM7528N	SN7528N	3

# В

### LINEAR CIRCUITS

### National, Cont.

Type Direct TI	Nearest TI	Type Dire	ct TI Nearest TI
Number Replacement	Replacement Sec.		cement Replacement Sec.
LM7529D SN7529J	600 (10 million 1 million 3 million 1 million 1 million 3 million 1 million 1 million 3 million 1 million	DM8832	SN75150 3
LM7529N SN7529N	3 *	NH0002 HIC037	15
LM7534 SN75234	1946 NO 18 19 19 19 19 19 19 19 19 19 19 19 19 19	NH0006	SN75451 3
LM7535 SN75235	186 Sign	NH0006C	SN75451L 3
LM7538 SN75238	3 , 3	NH0006CN	SN75451P 3
LM7539 SN75239	3	NH0008	HIC040 15
DM7800	SN75450 3	NH0008C	HIC040 15*
DM7820	SN55115 3	NH0008CN	HIC040 15
DM7830	SN55114 3	NH0011	SN75451 3
DM8800	SN75450 3	NH0011C	SN75451 3
DM8820	SN75115 3	NH0011CN	SN75451 3
DM8822	SN75154 3	NH0016CN	SN75451 3
DM8830	SN75114 3	NH0017CN	HIC040 15
DM8831	SN75113 3	NH0018CN	HIC040 15

### Signetics

Туре	Direct TI	Nearest TI		Туре	Direct TI	Nearest TI	
Number	Replacement	Replacement	Sec.	Number	Replacement	Replacement	Sec.
N5101A	SN72748N		3	I S5101T	SN52748L		3
N5101T	SN72748L		3	S5556T	SN52771L		3
N5101V	SN72748P		3	S5558T	SN52558L		3
N5111A	SN76643		3	S5596T		SN56514L	3
N5556T	SN72771L		3	S5709T	SN52709L		3
N5556V	SN72771P	27634	3	S5710T	SN52710L		3
N5558T	SN72558L		3	S5711T	SN52711L		3
N5558V	SN72558P		3	S5723L		SN72400N	3
N5596A		SN76514N	3	S5733K	SN52733L		3
N5709A	SN72709N		3	S5741T	SN52741L		3
N5709T	SN72709L		3	S5748T	SN52748L		3
N5710A	SN72710N		3	NE501		SN7511	3
N5710T	SN72710L		3	NE510		SN76600	3
N5711A	SN72711N		3	NE511B		SN76600	3
N5711T	SN72711L		3	NE515		SN7511	3
N5723A	化自己性压力 超過	SN72400N	3	NE516		SN7511	3
N5723L		SN72400N	3	NE518		SN75107	3
N5733A	SN72733N		3	NE525		SN7524	3
N5733K	SN72733L		3	NE526		SN75107	3
N5741A	SN72741N		3	NE550L		SN72400N	3
N5741T	SN72741L		3	SE501		SN5511	3
N5741V	SN72741P		. 3	SE510		SN76600	3
N5748A	SN72748N		3	SE511B		SN76600	3
N5748T	SN72748L		3	SE515		SN5511	3
N5748V	SN72748P		3	SE516		SN5511	3
N7520B	SN7520N		3	SE518		SN55107	3
N7521B	SN7521N		3	SE526		SN55107	3
N7522B	SN7522N		3	SE550L		SN72400N	3
N7523B	SN7523N		.3	8T 15		SN75150	- 3
N7524B	SN7524N		3	8T16		SN75154	3
N7525B	SN7525N		3	[[마리] [[[			

### Fairchild DTL

Туре	Direct	Recommended	<b>C</b>	Туре	Direct	Recommended	Sac
Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	Sec.
U3I909351X	SN159093U	SN5473W	6	U6A909351X	SN159093J, N	SN5473J, N	6
U31909359X	SN158093U	SN7473W	6	U6A909359X	SN158093J, N	SN7473J, N	6
U3I909451X	SN 159094U	SN5473W	6	U6A909451X	SN159094J, N	SN5473J, N	6
U3I909459X	SN158094U	SN7473W	6	U6A909459X	SN158094J, N	SN7473J, N	6
U3I909751X	SN159097U	SN5476W	6	U6A909751X	SN159097J, N	SN5476J, N	6
U31909759X	SN158097U	SN7476W	6	U6A909759X	SN158097J, N	SN7476J, N	6
U3I909951X	SN159099U	SN5476W	6	U6A909951X	SN159099J, N	SN5476J, N	6
U31909959X	SN 158099U	SN7476W	6	U6A909959X	SN158099J, N	SN7476J, N	6
U3I993051X	SN15930U	SN5420W	6	U6A993051X	SN15930J, N	SN5420J, N	6
U31993059X	SN15830U	SN7420W	6	U6A993059X	SN15830J, N	SN7420J, N	6
U31993151X	SN15931U	SN54110W	6	U6A993151X	SN 15931J, N	SN54110J, N	6
U31993159X	SN15831U	SN74110W	6	U6A993159X	SN 15831J, N	SN74110J, N	6
U3I993251X	SN15932U	SN5440W	6	U6A993251X	SN 15932J, N	SN5440J, N	6
U31993259X	SN15832U	SN7440W	6	U6A993259X	SN15832J, N	SN7440J, N	6
J3I993351X	SN 15933U	SN5460W	6	U6A993351X	SN 15933J, N	SN5460J, N	6
U31993359X	SN15833U	SN7460W	6	U6A993359X	SN15833J, N	SN7460J, N	6
U31993551X	SN 15935U	SN5405W	6	U6A993551X	SN 15935J, N	SN5405J, N	6
U31993559X	SN15835U	SN7405W	6	U6A993559X	SN15835J, N	SN7405J, N	6
U31993651X	SN15936U	SN5405W	6	U6A993651X	SN15936J, N	SN5405J, N	6
U31993659X	SN15836U	SN7405W	6	U6A993659X	SN15836J, N	SN7405J, N	6
J3I993751X	SN 15937U	SN5405W	6	U6A993751X	SN15937J, N	SN5405J, N	6
J31993759X	SN15837U	SN7405W	6	U6A993759X	SN15837J, N	SN7405J, N	6
J3I994451X	SN15944U	SN5440W	6	U6A994451X	SN 15944J, N	SN5440J, N	6
J31994459X	SN15844U	SN7440W	6	U6A994459X	SN15844J, N	SN7440J, N	6
J3I994551X	SN15945U	SN54110W	6	U6A994551X	SN 15945J, N	SN54110J, N	6
U31994559X	SN15845U	SN74110W	6	U6A994559X	SN15845J, N	SN74110J, N	6
J31994651X	SN15946U	SN5400W	6	U6A994651X	SN15946J, N	SN5400J, N	6
J31994659X	SN15846U	SN7400W	6	U6A994659X	SN15846J, N	SN7400J, N	6
J3I994851X	SN15948U	SN54110W	6	U6A994851X	SN15948J, N	SN54110J, N	6
J31994859X	SN 15848U	SN74110W	6	U6A994859X	SN15848J, N	SN74110J, N	6
J3I994951X	SN15949U	SN5400W	6	U6A994951X	SN15949J, N	SN5400J, N	6
J31994959X	SN15849U	SN7400W	6	U6A994959X	SN15849J, N	SN7400J, N	6
J3I995051X	SN15950U	SN54H101W	7	U6A995051X	SN15950J, N	SN54H101J, N	7
J31995059X	SN15850U	SN74H101W	7	U6A995059X	SN15850J, N	SN74H101J, N	7
J3I995151X	SN15951U	SN54121W	6	U6A995151X	SN15951J, N	SN54121J, N	6
J3I995159X	SN15851U	SN74121W	6	U6A995159X	SN15851J, N	SN74121J, N	6
J3I996151X	SN15961U	SN5420W	6	U6A996151X	SN15961J, N	SN5420J, N	6
J3I996159X	SN15861U	SN7420W	6	U6A996159X	SN15861J, N	SN7420J, N	6
J31996251X	SN15962U	SN5410W	6	U6A996251X	SN15962J, N	SN5410J, N	6
J31996259X	SN15862U	SN7410W	6	U6A996259X	SN15862J, N	SN7410J, N	6
J3I996351X	SN15963U	SN5410W	6	U6A996351X	SN 15963J, N	SN5410J, N	6
J31996359X	SN15863U	SN7410W	6	U6A996359X	SN15863J, N	SN7410J, N	6

# Fairchild TTL

Type Number	Direct Replacement	Recommended for New Designs	Sec.	Type Number	Direct Replacement	Recommended For New Designs	Sec.
A3I9033512	SN5481W	SN5489W	9	U3I540851X	SN5408W	SN5408W	6
A3I9033591	SN7481W	SN7489W	9	U3I5410451X	SN54104W	SN54104W	6
A319033592	SN7481W	SN7489W	9	U3I541051X	SN5410W	SN5410W	6
A4L410359X	SN7489W	SN7489W	9	U3I5410551X	SN54105W	SN54105W	6
A6A9033512	SN5481W	SN5489W	9	U3I542051X	SN5420W	SN5420W	6
A6A9033591	SN7481W	SN7489W	9	U3I543051X	SN5430W	SN5430W	6
A6A9033592	SN7481W	SN7489W	9	U3I544051X	SN5440W	SN5440W	6
A7B410359X	SN7489J, N	SN7489J, N	9	U3I544951X	SN5449W	SN5449W	9
A7B9034A1B	SN5488AW	SN5488AW	9	U3I545051X	SN5450W	SN5450W	6
A7B9034A9B	SN7488AW	SN7488AW	9	U3I545151X	SN5451W	SN5451W	6
U3I540051X	SN5400W	SN5400W	6	U3I545351X	SN5453W	SN5453W	6
U3I540151X	SN5401W	SN5401W	6	U3I545451X	SN5454W	SN5454W	6
U3I540251X	SN5402W	SN5402W	6	U3I546051X	SN5460W	SN5460W	6
U3I540451X	SN5404W	SN5404W	6	U3I547051X	SN5470W	SN5470W	6
U3I540551X	SN5405W	SN5405W	6	U3I547251X	SN5472W	SN5470W SN5472W	6

# Fairchild TTL, Cont.

В

Туре	Direct	Recommended	C	Туре	Direct	Recommended
Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs
U3I547351X	SN5473W	SN5473W	6	U3I9N5151X	SN5451W	.SN5451W 6
U3I547451X	SN5474W	SN5474W	6	U319N5159X	SN7451W	SN7451W 6
U3I547751X	SN5477W	SN5477W	9	U3I9N5351X	SN5453W	SN5453W 6
U3I548051X	SN5480W	SN5480W	9	U319N5359X	SN7453W	SN7453W 6
U31548251X	SN5482W	SN5482W	9	U3I9N5451X	SN5454W	SN5454W 6
U31548651X	SN5486W	SN5486W	9	U319N5459X	SN7454W	SN7454W 6
U3I549051X	SN5490W	SN5490W	9	U3I9N6051X	SN5460W	SN5460W . 6
U3I549151X	SN5491AW	SN5491AW	9 1	U319N6059X	SN7460W	SN7460W 6
U3I549251X	SN5492W	SN5492W	9	U3I9N7051X	SN5470W	SN5470W 6
U3I549351X	SN5493W	SN5493W	9	U319N7059X	SN7470W	SN7470W 6
U3I549551X	SN5495AW	SN5495AW	9	U3I9N7251X	SN5472W	SN5472W 6
U31740059X	SN7400W	SN7400W	6	U319N7259X	SN7472W	SN7472W 6
U3I740159X	SN7401W	SN7401W	6	U319N7351X	SN5473W	SN5473W 6
U31740459X	SN7404W	SN7404W	6	U319N7359X	SN7473W	SN7473W 6
U31740559X	SN7405W	SN7405W	6	U3I9N7451X	SN5474W	SN5474W 6
U31740859X	SN7408W	SN7408W	6	U319N7459X U319N8651X	SN7474W SN5486W	SN7474W 6 SN5486W 9
U317410459X	SN74104W	SN74104W	6	U319N8659X	SN7486W	SN7486W 9
U317410559X	SN74105W	SN74105W	6	U31900051X	SN54104W	SN54104W 6
U31741059X	SN7410W	SN7410W		U31900051X	SN74104W	SN74104W 6
U3I742059X	SN7420W	SN7420W SN7430W	6	U31900059X	SN54105W	SN54105W 6
U31743059X	SN7430W		and the second s	U3I900159X	SN74105W	SN74105W 6
U31744059X	SN7440W	SN7440W SN7449W	9	U31900159X	3N74105W	SN5400W 6.
U3I744959X U3I745059X	SN7449W SN7450W	SN 7450W	6	U31900259X		SN7400W 6
	SN7451W	SN7451W	6	U3I900351X		SN5410W 6
U3I745159X			6	U31900351X		SN7410W 6
U31745359X	SN7453W	SN7453W SN7454W	6	U31900451X		SN5420W 6
U3I745459X U3I746059X	SN7454W SN7460W	SN7460W	6	U31900459X		SN7420W 6
	SN7470W	SN7470W	6	U3I900551X		SN5450W 6
U3I747059X U3I747259X	SN7472W	SN7472W	6	U31900559X		SN7450W 6
U31747259X U31747359X	SN7473W	SN7473W	6	U3I900651X		SN5460W 6
U31747459X	SN7474W	SN7474W	6	U31900659X		SN7460W 6
U31747759X	SN7477W	SN7477W	9	U3I900751X		SN5430W 6
U31748059X	SN7480W	SN7480W	9	U3I900759X		SN7430W 6
U31748259X	SN7482W	SN7482W	9	U3I900851X		SN5453W 6
U31748659X	SN7486W	SN7486W	9	U31900859X		SN7453W 6
U31749059X	SN7490W	SN7490W	9	U31900951X		SN5440W 6
U3I749159X	SN7491AW	SN7491AW	ğ	U31900959X		SN7440W 6
U31749259X	SN7492W	SN7492W	9	U3I901251X		SN5401W 6
U3I749359X	SN7493W	SN7493W	9	U3I901259X		SN7401W 6
U31749559X	SN7495AW	SN7495AW	9	U3I901651X	1 (1) (1) (1) (1) (1) (1) (1) (1) (1) (1	SN5404.V 6
U319N0051X	SN5400W	SN5400W	6	U3I901659X		SN7404W 6
U319N0059X	SN7400W	SN7400W	6	U3I901751X		SN5405W 6
U3I9N0151X	SN5401W	SN5401W	6	U3I901759X		SN7405W 6
U3I9N0159X	SN7401W	SN7401W	6	U3I935951X	SN5449W	SN5449W 9
U3I9N0251X	SN5402W	SN5402W	6	U31935959X	SN7449W	SN7449W 9
U319N0259X	SN7402W	SN7402W	6	U3I937751X	SN5477W	SN5477W 9
U3I9N0451X	SN5404W	SN5404W	6	U31937759X	SN7477W	SN7477W 9
U319N0459X	SN7404W	SN7404W	6	U3I938051X	SN5480W	SN5480W 9
U3I9N0551X	SN5405W	SN5405W	6	U31938059X	SN7480W	SN7480W 9
U319N0559X	SN7405W	SN7405W	6	U3I938251X	SN5482W	SN5482W 9
U3I9N0851X	SN5408W	SN5408W	6	U31938259X	SN7482W	SN7482W 9
U3I9N0859X	SN7408W	SN7408W	6	U3I939051X	SN5490W	SN5490W 9
U3I9N 10451X	SN54104W	SN54104W	6	U31939059X	SN7490W	SN7490W 9
U319N 10459X	SN74104W	SN74104W	6	U3I939151X	SN5491AW	SN5491AW 9
U3I9N1051X	SN5410W	SN5410W	6	U31939159X	SN7491AW	SN7491AW 9
U3I9N 10551X	SN54105W	SN54105W	6	U3I939251X	SN5492W	SN5492W 9
U3I9N 10559X	SN74105W	SN74105W	6	U31939259X	SN7492W	SN7492W 9
U3I9N1059X	SN7410W	SN7410W	6	U3I939351X	SN5493W	SN5493W 9
U3I9N2051X	SN5420W	SN5420W	6	U31939359X	SN7493W	SN7493W 9
U319N2059X	SN7420W	SN7420W	. 6	U3I939551X	SN5495AW	SN5495AW 9
U3I9N3051X	SN5430W	SN5430W	6	U31939559X	SN7495W	SN7495W 9
U319N3059X	SN7430W	SN7430W	6	U3I960051X		SN54122W 6
U3I9N4051X	SN5440W	SN5440W	6	U3I960059X	01.544.0011	SN74122W 6
U319N4059X	SN7440W	SN7440W	6	U3I960151X	SN54122W	SN54122W 6
U319N5051X	SN5450W	SN5450W	6	U3I960159X	SN74122W	SN74122W 6
U3I9N5059X	SN7450W	SN7450W	6 1	U4L5418251X	SN54182W	SN54182W 9

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

# Fairchild TTL, Cont.

Туре	Direct	Recommended	Sec.	Туре	Direct	Recommended	Sec.
Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	Sec.
U4L5419251X	SN54192W	SN54192W	9	U4L960259X		SN74123W	6
U4L5419351X	SN54193W	SN54193W	9	U4M5418151X	SN54181W	SN54181W	9
U4L548351X	SN5483W	SN5483W	9	U4M7418159X	SN74181W	SN74181W	9
U4L549451X	SN5494W	SN5494W	9	U4M931151X		SN54150W	9
U4L549651X	SN5496W	SN5496W	9	U4M931159X		SN74150W	9
U4L7418259X	SN74182W	SN74182W	9	U4M934051X		SN54181W	9
U4L7419259X	SN74192W	SN74192W	9	U4M934059X		SN74181W	9
U4L7419359X	SN74193W	SN74193W	9	U4M934151X	SN54181W	SN54181W	9
U4L901451X		SN5486W	9	U4M934159X	SN74181W	SN74181W	9
U4L901459X		SN7486W	9	U6A540051X	SN5400J, N	SN5400J, N	6
U4L902051X		SN54111W	6	U6A540151X	SN5401J, N	SN5401J, N	6
U4L902059X		SN74111W	6	U6A540251X	SN5402J, N	SN5402J, N	6
U4L902251X		SN54111W	6	U6A540351X	SN5403J, N	SN5403J, N	6
U4L902259X		SN74111W	6	U6A540451X	SN5404J, N	SN5404J, N	6
U4L902451X		SN54111W	6	U6A540551X	SN5405J, N	SN5405J, N	6
U4L902459X		SN74111W	6	U6A540851X	SN5408J, N	SN5408J, N	6
U4L930051X	SN54195W	SN54195W	9	U6A5410451X	SN54104J, N	SN54104J, N	6
U4L930059X	SN74195W	SN75195W	9	U6A541051X	SN5410J, N	SN5410J, N	6
U4L930151X		SN5442W	9	U6A5410551X	SN54105J, N	SN54105J, N	6
U4L930159X		SN7442W	9	U6A5410751X	SN54107J, N	SN54107J, N	6
U4L930451X		SN5482W	9	U6A542051X	SN5420J, N	SN5420J, N	6
U4L930459X		SN7482W	9	U6A543051X	SN5430J, N	SN5430J, N	6
U4L930651X		SN54190W	9	U6A544051X	SN5440J, N	SN5440J, N	6
U4L930659X		SN74190W	9	U6A545051X	SN5450J, N	SN5450J, N	6
U4L930751X	SN5448W	SN5448W	9	U6A545151X	SN5451J, N	SN5451J, N	6
U4L930759X	SN7448W	SN7448W	9	U6A545351X	SN5453J, N	SN5453J, N	6
U4L930951X		SN54153W	9	U6A545451X	SN5454J, N	SN5454J, N	6
U4L930959X		SN74153W	9	U6A546051X	SN5460J, N	SN5460J, N	6
U4L931051X	SN54160W	SN54160W	9	U6A547051X	SN5470J, N	SN5470J, N	6
U4L931059X	SN74160W	SN74160W	9	U6A547251X	SN5472J, N	SN5472J, N	6
U4L931251X		SN54151W	9	U6A547351X	SN5473J, N	SN5473J, N	6
U4L931259X		SN74151W	9	U6A547451X	SN5474J, N	SN5474J, N	6
U4L931451X		SN5475W SN7475W	9	U6A548051X	SN5480J, N	SN5480J, N	9 9
U4L931459X U4L931559X	SN74141W	SN7475W SN74141W	9	U6A548251X U6A548651X	SN5482J, N SN5486J, N	SN5482J, N SN5486J, N	9
			9	U6A548651X U6A549051X	SN5490J, N	SN5490J, N	9
U4L931651X	SN54161W	SN54163W	9			SN5491AJ, N	9
U4L931659X	SN74161W	SN74163W	9	U6A549151X	SN5491AJ, N		9
U4L9317511 U4L9317512	SN5446AW SN5447AW	SN5446AW SN5447AW	9	U6A549251X U6A549351X	SN5492J, N SN5493J, N	SN5492J, N SN5493J, N	9
U4L9317512	SN5446AW	SN5446AW	9	U6A549551X	SN5495AJ, N	SN5495AJ, N	9
U4L9317514	SN5447AW	SN5447AW	9	U6A740059X	SN7400J, N	SN7400J, N	6
U4L9317591	SN7446AW	SN7446AW	9	U6A740159X	SN7401J, N	SN7401J, N	6
U4L9317592	SN7447AW	SN7447AW	9	U6A740259X	SN7402J, N	SN7402J, N	6
U4L9317593	SN7446AW	SN7446AW	9	U6A740359X	SN7403J, N	SN7403J, N	6
U4L9317594	SN7447AW	SN7447AW	9	U6A740459X	SN7404J, N	SN7404J, N	6
U4L932151X	311744774	SN54153W	9	U6A740559X	SN7405J, N	SN7405J, N	6
U4L932159X		SN74153W	9	U6A740859X	SN7408J, N	SN7408J, N	6
U4L932251X		SN54153W	9	U6A7410459X	SN74104J, N	SN74104J, N	6
U4L932259X	그 걸음이 된 심속을 보다.	SN74153W	9	U6A7410559X	SN74105J, N	SN74105J, N	6
U4L932451X		SN5485W	9	U6A741059X	SN7410J, N	SN7410J, N	6
U4L932459X		SN7485W	9	U6A7410759X	SN74107J, N	SN74107J, N	6
U4L932559X	SN74141W	SN74141W	9	U6A742059X	SN7420J, N	SN7420J, N	6
U4L9327511	SN5448W	SN5448W	9	U6A743059X	SN7430J, N	SN7430J, N	6
U4L9327512	SN5448W	SN5448W	9	U6A744059X	SN7440J, N	SN7440J, N	6
U4L9327591	SN7448W	SN7448W	9	U6A745059X	SN7450J, N	SN7450J, N	6
U4L9327592	SN7448W	SN7448W	9	U6A745159X	SN7451J, N	SN7451J, N	6
U4L932851X		SN5491AW	9	U6A745359X	SN7453J, N	SN7453J, N	6
U4L932859X		SN7491AW	9	U6A745459X	SN7454J, N	SN7454J, N	6
U4L934251X	SN54182W	SN54182W	9	U6A746059X	SN7460J, N	SN7460J, N	6
U4L934259X	SN74182W	SN74182W	9	U6A747059X	SN7470J, N	SN7470J, N	6
U4L934851X		SN54180W	9	U6A747259X	SN7472J, N	SN7472J, N	6
U4L934859X		SN74180W	9	U6A747359X	SN7473J, N	SN7473J, N	6
U4L936051X	SN54192W	SN54192W	9	U6A747459X	SN7474J, N	SN7474J, N	6
U4L936059X	SN74192W	SN74192W	9	U6A748059X	SN7480J, N	SN7480J, N	9
U4L936651X	SN54193W	SN54193W	9	U6A748259X	SN7482J, N	SN7482J, N	9
U4L936659X	SN74193W	SN74193W	9	U6A748659X	SN7486J, N	SN7486J, N	9
U4L960251X		SN54123W	6	U6A749059X	SN7490J, N	SN7490J, N	9

# Fairchild TTL, Cont.

В

Type	Direct	Recommended	Can	Туре	Direct	Recommended	0
Number	Replacement		Sec.	Number	Replacement	for New Designs	Sec
U6A749159X	SN7491AJ, N	SN7491AJ, N	9	U6A900759X	and the second	SN7430J, N	6
U6A749259X	SN7492J, N	SN7492J, N	9	U6A900851X	SN54H53J, N	SN5453J, N	6
U6A749359X	SN7493J, N	SN7493J, N	9	U6A900859X	SN74H53J, N	SN7453J, N	6
U6A749559X	SN7495AJ, N	SN7495AJ, N	9	U6A900951X	SN5440J, N	SN5440J, N	6
U6A9N0051X	SN5400J, N	SN5400J, N	6	U6A900959X	SN7440J, N	SN7440J, N	6
U6A9N0059X	SN7400J, N	SN7400J, N	6	U6A901251X	SN5403J, N	SN5401J, N	6
U6A9N0151X	SN5401J, N	SN5401J, N	6	U6A901259X	SN7403J, N	SN7401J, N	6
U6A9N0159X	SN7401J, N	SN7401J, N	6	U6A901651X	SN5404J, N	SN5404J, N	6
U6A9N0251X	SN5402J, N	SN5402J, N	6	U6A901659X	SN7404J, N	SN7404J, N	6
U6A9N0259X	SN7402J, N	SN7402J, N	6	U6A901751X	SN5405J, N	SN5405J, N	6
U6A9N0351X	SN5403J, N	SN5403J, N	6	U6A901759X	SN7405J, N	SN7405J, N	6
U6A9N0359X	SN7403J, N	SN7403J, N	6	U6A938051X	SN5480J, N	SN5480J, N	9
U6A9N0451X	SN5404J, N	SN5404J, N	6	U6A938059X	SN7480J, N	SN7480J, N	9
U6A9N0459X	SN7404J, N	SN7404J, N	6	U6A938251X	SN5482J, N	SN5482J, N	9
U6A9N0551X	SN5405J, N	SN5405J, N	6	U6A938259X	SN7482J, N	SN7482J, N	9
U6A9N0559X	SN7405J, N	SN7405J, N	6	U6A939051X	SN5490J, N	SN5490J, N	9
U6A9N0851X	SN5408J, N	SN5408J, N	6	U6A939059X	SN7490J, N	SN7490J, N	9
U6A9N0859X	SN7408J, N	SN7408J, N	6	U6A939151X	SN5491AJ, N	SN5491AJ, N	9
U6A9N10451X	SN54104J, N	SN54104J, N	6	U6A939159X	SN7491AJ, N	SN7491AJ, N	9
U6A9N10459X	SN74104J, N	SN74104J, N	6	U6A939251X	SN5492J, N	SN5492J, N	9
U6A9N1051X	SN5410J, N	SN5410J, N	6	U6A939259X	SN7492J, N	SN7492J, N	9
U6A9N10551X	SN54105J, N	SN54105J, N	6	U6A939351X	SN5493J, N	SN5493J, N	9
U6A9N10559X	SN74105J, N	SN74105J, N	6	U6A939359X	SN7493J, N	SN7493J, N	9
U6A9N1059X	SN7410J, N	SN7410J, N	6	U6A939551X	SN5495AJ, N	SN5495AJ, N	9
U6A9N10751X	SN54107J, N	SN54107J, N	6	U6A939559X	SN7495AJ, N	SN7495AJ, N	
U6A9N10759X	SN74107J, N	SN74107J, N	6	U6A960051X U6A960059X		SN54122J, N SN74122J, N	6
U6A9N2051X	SN5420J, N	SN5420J, N	6		CNE41221 N	the state of the s	6
U6A9N2059X	SN7420J, N	SN7420J, N	6	U6A960151X	SN54122J, N	SN54122J, N	6
U6A9N3051X	SN5430J, N	SN5430J, N	6	U6A960159X U6B9N7651X	SN74122J, N SN5476J, N	SN74122J, N SN5476J, N	6
U6A9N3059X	SN7430J, N	SN7430J, N SN5440J, N	6	U6B9N7659X	SN7476J, N	SN7476J, N	6
U6A9N4051X	SN5440J, N	SN7440J, N	6	U6B547551X	SN5475J, N	SN5475J, N	9
U6A9N4059X U6A9N5051X	SN7440J, N SN5450J, N	SN5450J, N	6	U6B547651X	SN5476J, N	SN5476J, N	6
U6A9N5059X	SN7450J, N	SN7450J, N	6	U6B548351X	SN5483J, N	SN5483J, N	9
U6A9N5151X	SN5451J, N	SN5451J, N	6	U6B7414159X	SN74141J, N	SN74141J, N	9
U6A9N5159X	SN7451J, N	SN7451J, N	6	U6B744159X	SN74141J, N	SN74141J, N	9
U6A9N5351X	SN5453J, N	SN5453J, N	6	U6B747559X	SN7475J, N	SN7475J, N	9
U6A9N5359X	SN7453J, N	SN7453J, N	6	U6B747659X	SN7476J, N	SN7476J, N	6
U6A9N5451X	SN5454J, N	SN5454J, N	6	U6B748359X	SN7483J, N	SN7483J, N	9
U6A9N5459X	SN7454J, N	SN7454J, N	6	U6B901451X		SN5486J, N	9
U6A9N6051X	SN5460J, N	SN5460J, N	6	U6B901459X		SN7486J, N	9
U6A9N6059X	SN7460J, N	SN7460J, N	6	U6B901551X		SN5402J, N	. 6
U6A9N7051X	SN5470J, N	SN5470J, N	6	U6B901559X		SN7402J, N	6
U6A9N7059X	SN7470J, N	SN7470J, N	6	U6B930451X		SN5482J, N	9
U6A9N7251X	SN5472J, N	SN5472J, N	6	U6B930459X		SN7482J, N	9
U6A9N7259X	SN7472J, N	SN7472J, N	6	U6B930751X	SN5448J, N	SN5448J, N	9
U6A9N7351X	SN5473J, N	SN5473J, N	6	U6B930759X	SN7448J, N	SN7448J, N	9
U6A9N7359X	SN7473J, N	SN7473J, N	6	U6B930951X		SN54153J, N	9
U6A9N7451X	SN5474J, N	SN5474J, N	6	U6B930959X		SN74153J, N	9
U6A9N7459X	SN7474J, N	SN7474J, N	6 9	U6B931559X	SN74141J, N	SN74141J, N	9
U6A9N8651X	SN5486J, N	SN5486J, N	9	U6B932559X	SN74141J, N	SN74141J, N	9
U6A9N8659X	SN7486J, N	SN7486J, N	6	U6B934851X		SN54180J, N	9
U6A900051X	SN54104J, N	SN54104J, N	6	U6B934859X		SN74180J, N	9
U6A900059X	SN74104J, N	SN74104J, N	6	U6B937551X	SN5475J, N	SN5475J, N	9
U6A900151X	SN54105J, N	SN54105J, N	6	U6B937559X	SN7475J, N	SN7475J, N	9
U6A900159X	SN74105J, N	SN74105J, N SN5400J, N	6	U6B938351X	SN5483J, N	SN5483J, N	9
U6A900251X	SN5400J, N	SN7400J, N SN7400J, N	6	U6B938359X	SN7483J, N	SN7483J, N	9
U6A900259X	SN7400J, N SN5410J, N	SN74003, N SN5410J, N	6	U6N5418151X	SN54181J, N SN74181J, N	SN54181J, N SN74181J, N	9
U6A900351X U6A900359X	SN5410J, N SN7410J, N	SN7410J, N SN7410J, N	6	U6N7418159X U6N930651X	311/4101J, IV	SN74181J, N SN54190J, N	9
U6A900359X U6A900451X	SN7410J, N SN5420J, N	SN74103, N SN5420J, N	6	U6N930651X U6N930659X		SN54190J, N SN74190J, N	9
	SN5420J, N SN7420J, N	SN7420J, N	6	U6N930659X U6N931151X	SN54154J, N		9
U6A900459X U6A900551X	SN74203, N SN5450J, N	SN5450J, N	6	U6N931151X U6N931159X	SN74154J, N	SN54154J, N SN74154J, N	9
U6A900551X	SN7450J, N	SN7450J, N	6	U6N931159X U6N934051X	JIV7 1J4J, IV	SN54181J, N	9
U6A900559X	SN5460J, N	SN5460J, N	6	U6N934059X		SN74181J, N	9
U6A900659X	SN7460J, N	SN7460J, N	6	U6N934151X	SN54181J, N	SN54181J, N	9
U6A900751X	J	SN5430J, N	6	U6N934159X	SN74181J, N	SN74181J, N	9

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

### Fairchild TTL, Cont.

Туре	Direct	Recommended		Type	Direct	Recommended	C
Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	Sec.
U7A935051X		SN5490J, N	9	U7B9317511	SN5446AJ, N	SN5446AJ, N	9
U7A935059X		SN7490J, N	9	U7B9317512	SN5447AJ, N	SN5447AJ, N	9
U7A935651X		SN5493J, N	9	U7B9317513	SN5446AJ, N	SN5446AJ, N	9
U7A935659X		SN7493J, N	9	U7B9317514	SN5447AJ, N	SN5447AJ, N	9
U7B5418251X	SN54182J, N	SN54182J, N	9	U7B9317591	SN7446AJ, N	SN7446AJ, N	9
U7B5419251X	SN54192J, N	SN54192J, N	9	U7B9317592	SN7447AJ, N	SN7447AJ, N	9
U7B5419351X	SN54193J, N	SN54193J, N	9	U7B9317593	SN7446AJ, N	SN7446AJ, N	9
U7B544251X	SN5442J, N	SN5442J, N	9	U7B9317594	SN7447AJ, N	SN7447AJ, N	9
U7B544351X	SN5443J, N	SN5443J, N	9	U7B932151X		SN54153J, N	9
U7B544451X	SN5444J, N	SN5444J, N	9	U7B932159X		SN74153J, N	9
U7B544651X	SN5446J, N	SN5446J, N	9	U7B932251X		SN54153J, N	9
U7B544751X	SN5447J, N	SN5447J, N	9	U7B932259X		SN74153J, N	9
U7B544851X	SN5448J, N	SN5448J, N	9	U7B932451X		SN5485J, N	9
U7B549451X	SN5494J, N	SN5494J, N	9	U7B932459X		SN7485J, N	9
U7B549651X	SN5496J, N	SN5496J, N	9	U7B9327511	SN5448J, N	SN5448J, N	9
U7B7418259X	SN74182J, N	SN74182J, N	9	U7B9327512	SN5448J, N	SN5448J, N	9
U7B7419259X	SN74192J, N	SN74192J, N	9	U7B9327591	SN7448J, N	SN7448J, N	9
U7B7419359X	SN74193J, N	SN74193J, N	9	U7B9327592	SN7448J, N	SN7448J, N	9
U7B744259X	SN7442J, N	SN7442J, N	9	U7B932851X	01474400,11	SN5491AJ, N	9
U7B744359X	SN7443J, N	SN7443J, N	9	U7B932859X		SN7491AJ, N	9
U7B744459X	SN7444J, N	SN7444J, N	9	U7B932855X	SN54182J, N	SN54182J, N	9
U7B744659X	SN7446J, N	SN7446J, N	9	U7B934259X	SN74182J, N	SN74182J, N	9
U7B744759X	SN7447J, N	SN7447J, N	9	U7B935251X	SN5442J, N	SN5442J, N	9
U7B744859X	SN7448J, N	SN7448J, N	9	U7B935251X	SN7442J, N	SN7442J, N	9
U7B749459X	SN7494J, N	SN7494J, N	9	U7B935253X	SN5443J, N	SN5443J, N	9
U7B749659X	SN7496J, N	SN7496J, N	9	U7B935359X	SN7443J, N	SN7443J, N	9
U7B902051X		SN54111J, N	6	U7B935451X	SN5444J, N	SN5444J, N	9
U7B902059X		SN74111J, N	6	U7B935459X	SN7444J, N	SN7444J, N	9
U7B902251X		SN54111J, N	6	U7B9357511	SN5446AJ, N	SN5446AJ, N	9
U7B902259X		SN74111J, N	6	U7B9357512	SN5447AJ, N	SN5447AJ, N	9
U7B902451X		SN54111J, N	6	U7B9357591	SN7446AJ, N	SN7446AJ, N	9
U7B902459X		SN74111J, N	6	U7B9357592	SN7447AJ, N	SN7447AJ, N	9
U7B930051X	SN54195J, N	SN54195J, N	9	U7B935851X	SN5448J, N	SN5448J. N	9
U7B930059X	SN74195J, N	SN74195J, N	9	U7B935859X	SN7448J, N	SN7448J, N	9
U7B930151X		SN5442J, N	9	U7B936051X	SN54192J, N	SN54192J, N	9
U7B930159X		SN7442J, N	9	U7B936059X	SN74192J, N	SN74192J, N	9
U7B931051X	SN54160J, N	SN54160J, N	9	U7B936651X	SN54193J, N	SN54193J, N	9
U7B931059X	SN74160J, N	SN74160J, N	9	U7B936659X	SN74193J, N	SN74193J, N	9
U7B931251X		SN54151J, N	9	U7B939451X	SN5494J, N	SN5494J, N	9
U7B931259X		SN74151J, N	9	U7B939459X	SN7494J, N	SN7494J, N	9
U7B931451X		SN5475J, N	9	U7B939651X	SN5496J, N	SN5496J, N	9
U7B931459X		SN7475J, N	9	U7B939659X	SN7496J, N	SN7496J, N	9
U7B931651X	SN54161J, N	SN54161J, N	9	U7B960251X	211, 4000, 11	SN54123J, N	6
U7B931659X	SN74161J, N	SN74161J, N	9	U7B960259X		SN74123J, N	6
07B351335X	0147-1013, 14	5,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	To the second	• 0,0300233X		5147 4 F255, 14	٠

#### Motorola DTL

Type Number	Direct Replacement	Recommended for New Designs	Sec.	Type Number	Direct Replacement	Recommended for New Designs	Sec.
MC830F	SN 15830U	SN7420W	6	MC836L, P	SN15836J, N	SN7405J, N	6
MC830L, P	SN 15830J, N	SN7420J, N	6	MC837F	SN15837U	SN7405W	6
MC831F	SN15831U	SN74110W	6	MC837L, P	SN15837J, N	SN7405J, N	6
MC831L, P	SN15831J, N	SN74110J, N	6	MC838F		SN74162W	9
MC832F	SN15832U	SN7440W	6	MC838L, P		SN74162J, N	9
MC832L, P	SN15832J, N	SN7440J, N	6	MC839F		SN74163W	9
MC833F	SN 15833U	SN7460W	6	MC839L, P		SN74163J, N	6
MC833L, P	SN 15833J, N	SN7460J, N	6	MC840F	SN15835U	SN7405W	6
MC834F	SN15834U	SN7405W	6	MC840L, P	SN15835J, N	SN7405J, N	6
MC834L, P	SN15834J, N	SN7405J, N	6	MC842F		SN7474W	6
MC835F	SN 15838U	SN7405W	6	MC842L, P		SN7474J, N	6
MC835L, P	SN15838J, N	SN7405J, N	6	MC844F	SN15844U	SN7440W	6
MC836F	SN15836U	SN7405W	6	MC844L, P	SN15844J, N	SN7440J, N	6

# Motorola DTL, Cont.

В

Туре	Direct	Recommended	Cor	Type	Direct	Recommended	
Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	Sec.
MC845F	SN15845U	SN74110W	6	MC930F	SN15930U	SN5420W	6
MC845L, P	SN15846J, N	SN74110J, N	6	MC930L	SN15930J, N	SN5420J, N	6
MC846F	SN 15846W	SN7400W	6	MC931F	SN15931U	SN54110W	6
MC846L, P	SN 15846J, N	SN7400J, N	6	MC931L	SN15931J, N	SN54110J, N	6
MC848F	SN 15848U	SN74110W	6	MC932F	SN15932U	SN5440W	6
MC848L, P	SN 15848J, N	SN74110J, N	6	MC932L	SN15932J, N	SN5440J, N	6
MC849F	SN 15849U	SN7400W	6	MC933F	SN15933U	SN5460W	6
MC849L, P	SN 15849J, N	SN7400J, N	6	MC933L	SN15933J, N	SN5460J, N	6
MC850F	SN15850U	SN74110W	6	MC934F	SN15934U	SN5405W	6
MC850L. P	SN 15850J, N	SN74110J, N	6	MC934L	SN15934J, N	SN5405J, N	6
MC851F	SN 15851U	SN74121W	6	MC935F	SN15938U	SN5405W	6
MC851L, P	SN 15851J, N	SN74121J, W	6	MC9351	SN15938J, N	SN5405J, N	6
MC852F	SN 158099U	SN7476W	6	MC936F	SN15936U	SN5405W	6
MC852L, P	SN 158099J, N	SN7476J, N	6	MC936L	SN15936J, N	SN5405J, N	6
MC853F	SN 158093U	SN7473W	6	MC937F	SN15937U	SN5405W	6
MC853L, P	SN 158093U		- 6	MC937L	SN15937J, N	SN5405J, N	6
		SN7473J, N		MC938F	314133373,14	SN54162W	9
MC855F	SN158097U	SN7476W	6	MC938L		SN54162J, N	9
MC855L, P	SN158097J, N	SN7476J, N	6	MC939F			9
MC856F	SN158094U	SN7473W	6	The state of the s		SN54163W	9
MC856L, P	SN158094J, N	SN7473J, N	6	MC939L MC940E	CNIEGOELL	SN54163J, N	
MC857F	SN15857U	SN7437W	6	MC940F	SN15935U	SN5405W	6
MC857L, P	SN15857J, N	SN7437J, N	6	MC940L	SN15935J, N	SN5405J, N	6
MC858F	SN 15858U	SN7437W	6	MC842F		SN5474W	6
MC858L, P	SN 15858J, N	SN7437J, N	6	MC842L		SN5474J, N	6
MC860F		SN74H103W	7	MC944F	SN15944U	SN5440W	6
MC860L, P		SN74H103J, N	7	MC944L	SN15944J, N	SN5440J, N	6
MC861F	SN15861U	SN7420W	6	MC945F	SN 15945U	SN54110W	6
MC861L, P	SN15861J, N	SN7420J, N	6	MC945L	SN15945J, N	SN54110J, N	6
MC862F	SN15862U	SN7410W	6	MC946F	SN 15946U	SN5400W	6
MC862L, P	SN15862J, N	SN7410J, N	6	MC946L	SN15946J, N	SN5400J, N	6
MC863F	SN15363U	SN7410W	6	MC948F	SN 15948U	SN54110W	6
MC863L, P	SN15863J, N	SN7410J, N	6	MC948L	SN 15948J, N	SN54110J, N	6
MC1800F	SN151800U	SN7420W	6	MC949F	SN 15949U	SN5400W	6
MC1800L, P	SN151800J, N	SN7420J, N	6	MC949L	SN15949J, N	SN5400J, N	6
MC1801F	SN151801U	SN7420W	6	MC950F	SN 15950U	SN54110W	6
MC1801L, P	SN151801J, N	SN7420J, N	6	MC950L	SN15950J, N	SN54110J, N	6
MC1802F	SN151802U	SN7430W	6	MC951F	SN 15951U	SN54121W	6
MC1802L, P	SN151802J, N	SN7430J, N	6	MC951L	SN15951J, N	SN5412J, N	6
MC1803F	SN151803U	SN7430W	6	MC952F	SN159099U	SN5476W	6
MC1803L, P	SN151803J, N	SN7430J, N	6	MC952L	SN159099J, N	SN5476J, N	6
MC1804F	SN151804U	SN7430W	6	MC953F	SN 159093U	SN5473W	6
MC1804L. P	SN151804J, N	SN7430J, N	6	MC953L	SN 159093J, N	SN5473J, N	6
MC1805F	SN151805U	SN7430W	6	MC955F	· SN159097U	SN5476W	6
MC1805L, P	SN151805J, N	SN7430J, N	6	MC955L	SN 159097J, N	SN5476J, N	6
MC1806F	SN 151806U	SN7408W	6	MC956F	SN159094U	SN5473W	6
MC1806L P	SN 151806J. N	SN7408J, N	6	MC956L	SN 159094J, N	SN5473J, N	6
MC1807F	SN 15 1807U	SN7408W	6	MC957F	SN15957U	SN5437W	6
MC1807L, P	SN151807J, N	SN7408J, N	6	MC957L	SN15957J, N	SN5437J, N	6
MC1807E, F MC1808F	SN 1518073, N	SN7432W	6	MC958F	SN 15958U	SN5437W	6
MC1808L, P	SN 151808J, N	SN7432J, N	6	MC958L	SN15958J, N	SN5437J, N	6
MC1809F	SN 15 1809U	SN7432W	6	MC860F	0.1.00000, .1	SN54H103W	7
MC1809L, P	SN151809J, N	SN7432J, N	6	MC860L		SN54H103J, N	7
MC1809E, F	SN 151810U	SN7402W	6	MC961F	SN15961U	SN5420W	6
MC1810L, P	SN151810J, N	SN7402W SN7402J, N	6	MC961L	SN15961J, N	SN5420V SN5420J, N	6
				MC961E MC962F		SN5410W	6
MC1811F	SN 151811U	SN7402W	6		SN15962U		
MC1811L, P	SN 151811J, N	SN7402J, N	6	MC962L	SN15962J, N	SN5410J, N	6
MC1812F	SN 151812U	SN7486W	9	MC963F	SN15963U	SN5410W	6
MC1812L, P	SN151812J, N	SN7486J, N	9	MC963L	SN15963J, N	SN5410J, N	6
MC1813L, P		SN7475J, N	9	MC1900F	SN151900U	SN5420W	6
MC1814F		SN7475W	9	MC1900L	SN151900J, N	SN5420J, N	6
MC1814L, P		SN7475J, N	9	MC1901F	SN151901U	SN5420W	6
MC1815F		SN74H101W	7	MC1901L	SN151901J, N	SN5420J, N	6
MC1815L, P		SN74H101J, N	7 7	MC1902F	SN151902U	SN5430W	6
MC1816F		SN74H101W	7	MC1902L	SN151902J, N	SN5430J, N	6
MC1816L, P	TVEN TO STORY OF	SN74H101J, N	7	MC1903₽	SN151903U	SN5430W	6
MC1818F	engaga talah di Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabupatèn Kabu	SN7403W	6	MC1903L	SN151903J, N	SN5430J, N	6
MC1820L, P		SN7403J, N	6	MC1904F	SN151904U	SN5430W	6
MC1820L, P	SN151820J, N	SN7406J, N	6	MC1904L	SN151904J, N	SN5430J, N	6

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

### Motorola DTL, cont.

Туре	Direct	Recommended	<b>C</b>	Type Direct Recommended	
Number	Replacement	for New Designs	Sec.	Number Replacement for New Designs	Sec.
MC1905F	SN151905U	SN5430W	6	MC1912L SN151912U SN5486W	9
MC1905L	SN151905J, N	SN5430J, N	6	MC1912L SN151912J, N SN5486J, N	9
MC1906F	SN151906U	SN5408W	6	MC1913F SN5475W	9
MC1906L	SN151906J, N	SN5408J, N	6	MC1913L SN5475J, N	9
MC1907F	SN151907U	SN5408W	6	MC1914F SN5475W	9
MC1907L	SN151907J, N	SN5408J, N	6	MC1914L SN5475J, N	9
MC1908F	SN151908U	SN5432W	6	MC1915F SN54H101W	7
MC1908L	SN151908J, N	SN5432J, N	6	MC1915L SN54H101J, N	7
MC1909F	SN151909U	SN5432W	6	MC1916F SN54H101W	7
MC1909L	SN151909J, N	SN5432J, N	6	MC1916L SN54H101J, N	7
MC1910F	SN151910U	SN5402W	6	MC1918F SN5403W	6
MC1910L	SN151910J, N	SN5402J, N	6	MC1918L SN5403J, N	6
MC1911F	SN151911U	SN5402W	6	MC1920L SN151920J, N SN5406J, N	6
MC1911L	SN151911J, N	SN5402J, N	6	네트 그리가 그렇는데 바쁜데 나는 모든가 되는데 하다.	

#### Motorola TTL

MC400L, P         SNG42J, N         SN7420J, N         6         MC424F         SNF102J, N         SN7473W         6           MC401L, P         SNG52J         SN7453W         6         MC424F         SNF112J, N         SN7476W         6           MC401L, P         SNG52J, N         SN7430W         6         MC424L, P         SNF112J, N         SN7476W         6           MC402L, P         SNG62J, N         SN7480W         6         MC426L, P         SNF112J, N         SN7404J, N         6           MC403L, P         SNG62J, N         SN7488W         9         MC426L, P         SNG82J SN7413W         6           MC403L, P         SNG92J, N         SN7488J, N         9         MC426L, P         SNG82J SN7413W         6           MC404L, P         SNG102J, N         SN7463J, N         6         MC427L, P         SNG282J, N         SN74152J, N         7           MC406L, P         SNG112J, N         SN74153J, N         6         MC427L, P         SNG282J, N         SN74161W         7           MC406L, P         SNG112J, N         SN74165J, N         6         MC427L, P         SNG32J, N         SN74161W         7           MC406L, P         SNG112J, N         SN74165J, N         6 <t< th=""><th>Туре</th><th>Direct</th><th>Recommended</th><th>Sec.</th><th>Туре</th><th>Direct</th><th>Recommended</th><th>Sec.</th></t<>	Туре	Direct	Recommended	Sec.	Туре	Direct	Recommended	Sec.
MC400L, P         SNG42J, N         SN7420J, N         6         MC424F         SNF102J, N         SN7473W         6           MC401L, P         SNG52J         SN7453W         6         MC424F         SNF112J, N         SN7476W         6           MC401L, P         SNG52J, N         SN7430W         6         MC424L, P         SNF112J, N         SN7470AW         6           MC402L, P         SNG62J, N         SN7430J, N         6         MC425L, P         SN740AW         6           MC403L, P         SNG62J, N         SN748BJ, N         9         MC426L, P         SNG82J, N         SN7413J         6           MC403L, P         SNG92J, N         SN748BJ, N         9         MC426L, P         SNG82J, N         SN7413J, N         6           MC404F         SNG102J, N         SN748BJ, N         6         MC427L, P         SNG2ZU, N         SN7415Z, N         7           MC406F         SNG112J, N         SN7445SJ, N         6         MC427L, P         SNG2ZU, N         SN74745Z, N         7           MC406F         SNG112J, N         SN7445SJ, N         6         MC427L, P         SNG32ZU, N         SN74746U, N         7           MC406F         SNG112J, N         SN7446SJ, N         6		The state of the s		1 - Table 1 - 1			and the second of the second of the second	
MC401F SNG52U SN7453W 6 MC424L P SNF112U SN7476W 6 MC401F P SNG52L N SN7453U, N 6 MC402F SNG62U SN7430W 6 MC426F SNF112J, N SN7476J, N 6 MC402F SNG62U SN7430W 6 MC425F SNF112J, N SN7476J, N 6 MC402F SNG62U SN7430W, N 6 MC425F SNG62U SN7404W 6 MC402L, P SNG62U, N SN7430J, N 6 MC426F SNG92U SN7453W, N 6 MC426F SNG82U SN7413W 6 MC403L, P SNG92L, N SN746SJ, N 9 MC426F, P SNG82U, SN7413W, 6 MC404F SNG102U SN745SJ, N 6 MC427F, P SNG82U, SN7415J, N 6 MC404F SNG102U SN745SJ, N 6 MC427F, P SNG282U, SN7416ZJ, N 7 MC404F SNG102U SN745SJ, N 6 MC427F, P SNG282U, SN7416EW 7 MC406F SNG112U SN7416SW 7 MC426F SNG12U SN7446SW 7 MC426F SNG12U SN7446EW 7 MC406F SNG12U SN7446SJ, N 6 MC427F, P SNG282J, N SN7446LIV, N 7 MC406F SNG12U SN7430J, N 6 MC406F SNG12U SN7430J, N 6 MC406F SNG13U SN7430J, N 6 MC406L, P SNG13U SN7430J, N 6 MC406L, P SNG13U SN7453J, N 6 MC407L, P SNG33U SN7453J, N 6 MC407L, P SNG33U SN7453J, N 6 MC407L, P SNG13U SN745140W 5 MC461F SNG53U SN7453J, N 6 MC406L, P SNG43U SN7453J, N 6 MC406L, P SNG43U SN7453J, N 6 MC406F SNG13U SN7450W 6 MC406F SNG13U SN7								6
MC401L, P SNG521, N SN74831, N 6 MC424L, P SNF112J, N SN7476J, N 6 MC402F SNG62U SN7400W 6 MC405F SNG62U, SN7430J, N 6 MC425F SNG82U, SN7404W 8 MC403F SNG92U, SN7486W 9 MC426L, P SNG82U, SN7413J, N 6 MC403F SNG92U, SN7486W, N 9 MC426L, P SNG82U, SN7413W 6 MC403F SNG92U, SN7486W, N 9 MC426L, P SNG82U, SN7413J, N 6 MC403F SNG92U, SN7463W, N 9 MC426L, P SNG82U, SN7415W, N 6 MC404P SNG102U, SN7453W, N 6 MC427F SNG82U, SN7416ZW, N 7416ZW, N 7416ZW	MC400L, P	SNG42J, N	SN7420J, N	3	MC423L, P			6
MC402F SNG62U SN7430W 6 MC425F SN7404W 6 MC402F SNG62U SN7413W 6 MC403F SNG92U SN7436W 9 MC426F SNG92U SN7413W 6 MC403F SNG92U SN7486W 9 MC426F SNG92U SN7413W 6 MC403F SNG92U SN7453W 6 MC426F SNG92U SN7413W 6 MC403F SNG92U SN7453W 6 MC426F SNG92U SN7413W 6 MC404F SNG102U SN7453W 6 MC427F SNG92U SN74152W 7 MC404F SNG102U SN7453W 6 MC427F SNG282U SN74152U SN74165U 7 MC406F SNG112U SN74165W 7 MC428F SNG92U SN74165U, 7 MC406F SNG112U SN74165W 7 MC428F SNG482U SN74161U, 7 MC406F SNG112U SN74165W 7 MC428F SNG482U SN74161U, 7 MC406F SNG122U SN7430W 6 MC406F SNG122U SN7430W 6 MC450F SNG43U SN7420W 6 MC406F SNG122U SN7430W 6 MC450F SNG43U SN7420W 6 MC406F SNG122U SN7430U, N 6 MC450F SNG43U SN7420W 6 MC407F SNG132U SN745140W 5 MC451F SNG53U SN7453U, N 6 MC407F SNG43U SN7453U, N 6 MC408F SNG42U SN74540W 6 MC451F SNG53U SN7453U, N 6 MC408F SNG42U SN745140W 6 MC452F SNG53U SN7453U, N 6 MC408F SNG43U SN7453U, N 6 MC409F SNG43U SN7453U, N 6 MC409F SNG43U SN7453U, N 6 MC409F SNG43U SN7458W 6 MC409F SNG43U SN7458W 6 MC409F SNG43U, N SN7462W 7 MC453F SNG53U SN7458W 6 MC409F SNG43U, N SN7462U, N SN7462U, N 6 MC465F SNG53U SN7453U, N 6 MC409F SNG43U, N SN7460U, N 6 MC465F SNG63U SN7453U, N 6 MC411F SNG43U, N SN7460U, N 6 MC465F SNG63U SN7453U, N 6 MC461F SNG43U SN7455U, N 6 MC465F SNG63U SN7453U, N 6 MC461F SNG43U SN7455U, N 6 MC465F SNG63U SN7450U, N 6 MC465F SNG63U SN7450U, N 6 MC465F SNG63U SN7450U, N 6 MC465F SNG63U, SN7446U, N 6 MC465F S	MC401F		SN7453W					6
MC402L, P SNG82J, N SN7430J, N 6 MC42SL, P SNG82U SN7413W 6 MC403L, P SNG92U SN7486W 9 MC42SF SNG82U SN7413W 6 MC402L, P SNG92J, N SN745SJ, N 6 MC42FF SNG82U SN744H52W 7 MC404F, P SNG102U SN745SJ, N 6 MC42FF SNG82U SN74H52W 7 MC404F, P SNG102U SN74H55J, N 6 MC42FF, P SNG82U SN74H52W 7 MC406F SNG112U SN74H55J, N 6 MC42FF, P SNG82U SN74H52W 7 MC406F, P SNG112U SN74H55J, N 6 MC42FF, P SNG82U SN74H61W 7 MC406F, P SNG112U SN74H55J, N 6 MC42FF, P SNG42U SN74H61W 7 MC406F, P SNG112U SN74H55J, N 6 MC40FF, P SNG12U SN7430W 6 MC40FF, P SNG12U SN7430W 6 MC40FF, P SNG12U SN7430W 6 MC40FF, P SNG12U SN74SI AUN 5 MC40FF, P SNG13U SN74SI AUN 5 MC40FF, P SNG13U SN74SI AUN 5 MC40FF, P SNG13U SN74SI AUN 5 MC40FF, P SNG3U SN74SI AUN 6 MC40FF, P SNG13U SN74SI AUN 6 MC40FF, P SNG15U SN74SOW 6 MC40FF, P SNG13U SN74SOW 6 MC40FF, P SNG15U SN74SOW 6 MC40FF, P SNG13U	MC401L, P	SNG52J, N	SN7453J, N			SNF112J, N		6
MC403F SNG92U SN7486U 9 MC426F SNG82U SN7413W 6 MC402F SNG92U, N SN7413U, N 6 MC404F SNG102U SN7486U, N 9 MC427F SNG82U, N SN7413U, N 6 MC404F SNG102U, N SN746SW 6 MC427F SNG282U SN74H52W 77 MC404F SNG102U, N SN7453U, N 6 MC427F SNG282U SN74H52W 77 MC404F SNG102U, N SN745SW 6 MC427F SNG282U SN74H612W 77 MC406F SNG112U SN74H55W 7 MC428F SNG406L, P SNG112U, N SN74H55U, N 6 MC427F SNG282U, N SN74H61J, N 77 MC406F SNG112U SN74H55W 7 MC406F SNG12U SN7430OW 6 MC406L, P SNG12ZU, N SN7430U, N 6 MC450F SNG43U SN742OW 6 MC406L, P SNG13ZU, N SN7430U, N 6 MC407L, P SNG13ZU, N SN74S14OW 5 MC451L, P SNG53U SN74SJ, N 6 MC407L, P SNG13ZU SN74S14OW 6 MC408F SNG13ZU SN74S1AOW 6 MC408F SNG13ZU SN74OW 6 MC408F SNG13ZU SN74DOW 6 MC408F SNG13ZU SN74DOW 6 MC409F SNG13ZU SN74H62U, N SN74OOW 6 MC409F SNG15ZU SN74H62U, N 7 MC403L, P SNG63U, N SN74SU, N 6 MC409F SNG15ZU SN74H62U, N 7 MC403F SNG93U SN74SGW 6 MC409F SNG15ZU SN74H62U, N 7 MC403F SNG93U SN74B6W 9 MC400F SNG17ZU SN746OW 6 MC408F SNG13ZU SN74B6W 7 MC401F SNG15ZU SN74BOW 6 MC408L, P SNG13ZU SN74BOW 6 MC408L, P SNG15ZU SN74BOW 6 MC408L, P SNG15ZU SN74BOW 6 MC408L, P SNG13ZU SN74BOW 6 MC408L, P SNG15ZU SN74BOW 6 MC408L, P SNG13ZU SN74BOW 6 MC408L, P SNG13Z	MC402F	SNG62U	SN7430W	6	MC425F		SN7404W	6
McCa02L, P         SNG92J, N         SN748BJ, N         9         McC426L, P         SNG82L, N         SN7413J, N         6           McC404F         SNG 102U         SN7453W         6         McC427L, P         SNG282U         SN74H52W         7           Mc406L, P         SNG 112U         SN74H55W         7         Mc428F         SNG182J, N         SN74H61J, N         7           Mc406L, P         SNG 112U         SN74H55W         7         Mc428F         SN74H61J, N         7           Mc406L, P         SNG 112U         SN7430W         6         Mc450F         SNG43U         SN7420W         6           Mc406L, P         SNG 122U         SN7430J, N         6         Mc450F         SNG43U         SN7420W         6           Mc407L, P         SNG 132U         SN745140W         5         Mc451F         SNG53U         SN7453J, N         6           Mc408F         SNG 142U         SN7400W         6         Mc451L, P         SNG63U         SN7453J, N         6           Mc409F         SNG 152U         SN74H62W         7         Mc451L, P         SNG63J, N         SN7453J, N         6           Mc409F         SNG 152U         SN74H62W         7         Mc451L, P         SN	MC402L, P	SNG62J, N	SN7430J, N	6	MC425L, P		SN7404J, N	6
MCG04F         SNG102U         SN7463W         6         MC427F         SNG282U         SN74162W         7           MC406L, P         SNG102J, N         SN7453J, N         6         MC427L, P         SNG282J, N         SN74161W         7           MC406F         SNG112J, N         SN74165W         7         MC428L, P         SN74161J, N         7           MC406F         SNG122J, N         SN7430W         6         MC450F         SNG43U         SN7420J, N         5N7460J, N         6           MC400F         SNG122J, N         SN7430W         6         MC450L, P         SNG43J, N         SN7420J, N         6           MC407F         SNG132J, N         SN745140W         5         MC451L, P         SNG63J, N         SN7453J, N         6           MC408F         SNG142U         SN7400W         6         MC452F         SNG63J, N         SN7453J, N         6           MC408L, P         SNG142U         SN74H62W         7         MC452L, P         SNG63J, N         SN7453J, N         6           MC409L, P         SNG152U         SN74H62W         7         MC453F         SNG63U         SN7430J, N         6           MC49P         SNG152U, N         SN7466W         7	MC403F	SNG92U	SN7486W	9	MC426F	SNG82U	SN7413W	6
MC40AL, P.         SNG10ZJ, N.         SN7453J, N.         6         MC427L, P.         SNG282J, N.         SN74H52J, N.         7           MC405F         SNG112U         SN74H55W         7         MC40E, P.         SN74H61W         7           MC406F         SNG112U         SN744H55J, N.         6         MC45DF         SNG43U         SN742DW         6           MC406L, P.         SNG122U         SN7430W         6         MC45DF         SNG43U         SN742DJ, N.         6           MC407F         SNG132U         SN745140W         5         MC45IF         SNG53U         SN7453J, N.         6           MC407L, P.         SNG132U         SN745140W         5         MC45IF         SNG63U         SN7453J, N.         6           MC408F         SNG142U         SN740W         6         MC452F         SNG63U         SN7430J, N.         6           MC408L, P.         SNG142U, SN7462W         N.         6         MC452F         SNG63U         SN7430J, N.         6           MC409F         SNG152U, SN74462W         7         MC453F         SNG63U         SN7430J, N.         6           MC410F         SNG172J, N.         SN74460W         6         MC452F         SNG63U	MC403L, P	SNG92J, N	SN7486J, N	9	MC426L, P	SNG82J, N	SN7413J, N	6
MC405F         SNG112U         SN74H5BW         7         MC428F         SN74H61W         7           MC406L, P         SNG112J, N         SN74H65J, N         6         MC450F         SNG43U         SN74H61J, N         7           MC406F         SNG12ZU         SN7430W         6         MC450F         SNG43J, N         SN7420J, N         6           MC407L         SNG13ZU         SN745140W         5         MC451F         SNG53J, N         SN7453J, N         6           MC407L, P         SNG13ZU         SN745140J, N         5         MC451L, P         SNG53J, N         SN7453J, N         6           MC408F         SNG142U         SN7400W         6         MC452F, P         SNG63J, N         SN7430J, N         6           MC409F         SNG162U         SN74H62W         7         MC453F, SNG63J         SN7430J, N         6           MC409F         SNG152J, N         SN74H62W         7         MC453F, SNG93U         SN7486U         9           MC410F         SNG172J, N         SN7460W         6         MC454F, SNG103U         SN7453J, N         6           MC410L, P         SNG172J, N         SN7450W         6         MC454F, SNG103U         SN7453J, N         6	MC404F	SNG 102U	SN7453W	6	MC427F	ŚNG282U	SN74H52W	7
MC405L, P SNG112J, N SN74H55J, N 6 MC45E, P SNG43U SN7420W 6 MC406F SNG122U SN7430W 6 MC406L, P SNG122J, N SN7430U, N 6 MC450L, P SNG43J, N SN7420J, N 6 MC407F SNG132J, N SN745140W 5 MC407L, P SNG132J, N SN745140J, N 5 MC407L, P SNG132J, N SN745140J, N 6 MC45E, P SNG5J, N SN745JJ, N 6 MC407L, P SNG132J, N SN745140J, N 6 MC45E, P SNG6J, N SN745JJ, N 6 MC408L, P SNG142J, N SN7400W 6 MC408L, P SNG142J, N SN7400W 6 MC45E, P SNG6JJ, N SN745JJ, N 6 MC408L, P SNG142J, N SN7400W 6 MC45E, P SNG6JJ, N SN745JJ, N 6 MC408L, P SNG142J, N SN7400W 7 MC409L, P SNG152J, N SN74H62W 7 MC409L, P SNG152J, N SN74H62W 7 MC409L, P SNG172U SN74H62W 7 MC405JL, P SNG9JJ, N SN748JJ, N 6 MC400L, P SNG172J, N SN7460W 6 MC45E, P SNG9JJ, N SN748JJ, N 6 MC401L, P SNG172J, N SN7460W 6 MC45EL, P SNG10JJ, N SN745JJ, N 6 MC401L, P SNG172U SN7450W 6 MC405L, P SNG172J, N SN7460W 6 MC45EL, P SNG10JJ, N SN745JJ, N 6 MC401L, P SNG182J, N SN7430W, 6 MC45EL, P SNG13J, N SN745JJ, N 6 MC45EL, P SNG13J, N SN745JJ, N 6 MC411L, P SNG182J, N SN7430W, 6 MC45E, P SNG13J, N SN745JJ, N 6 MC411L, P SNG182J, N SN7430W, 6 MC45E, P SNG13JJ, N SN745JJ, N 6 MC45EL, P SNG13JJ, N SN745JJ, N 6 MC45E, P SNG13JJ, N SN7450J, N 6 MC46E, P SNG13JJ, N SN7450J, N 6 M	MC404L, P	SNG102J, N	SN7453J, N	6	MC427L, P	SNG282J, N	SN74H52J, N	7
MC406F, MC406L, P         SNG122J, N         SN7430W         6         MC450L, P         SNG43U         SN7420W         6           MC407F         SNG122J, N         SN745140W         5         MC450L, P         SNG43J, N         SN7453J, N         6           MC407L, P         SNG132J, N         SN74S140J, N         5         MC451L, P         SNG53J, N         SN74S3J, N         6           MC408F         SNG142U         SN7400W         6         MC452F         SNG63J, N         SN74S3J, N         6           MC408F         SNG142J, N         SN7400J, N         6         MC452F         SNG63J, N         SN7430J, N         6           MC409F         SNG152U         SN74H62W         7         MC453L, P         SNG63J, N         SN7486W         9           MC410F         SNG172J, N         SN7460W         6         MC454F         SNG103U         SN7486W         9           MC410L, P         SNG172J, N         SN7460W         6         MC456F         SNG103U         SN7453J, N         6           MC410L, P         SNG182U         SN7430W         6         MC456L, P         SNG103U         SN7453W         6           MC411L, P         SNG182U         SN7430W         6	MC405F	SNG112U	SN74H55W	7	MC428F		SN74H61W	7
MC406L, P         SNG122J, N         SN7430J, N         6         MC450L, P         SNG43J, N         SN7420J, N         6           MC407F         SNG132U         SN74S140W         5         MC451F         SNG53U         SN7453J, N         6           MC407L, P         SNG132J, N         SN74S140J, N         5         MC451L, P         SNG53J, N         SN7453J, N         6           MC408F         SNG142J, N         SN7400W         6         MC452F         SNG63J, N         SN7430W         6           MC409F         SNG152U         SN74H62W         7         MC453F         SNG63J, N         SN7430J, N         6           MC409F         SNG152U         SN74H62W         7         MC453F         SNG93U         SN7486W         9           MC410F         SNG172U         SN7460W         6         MC454F         SNG103U         SN7453W         6           MC410L, P         SNG172U         SN7460U, N         6         MC454F         SNG103U         SN7453J, N         8           MC410L, P         SNG182U         SN7430W         6         MC454F         SNG103U         SN7453J, N         8           MC411L, P         SNG182U         SN7430W         6         MC456L, P	MC405L, P	SNG112J, N	SN74H55J, N	6	MC428L, P		SN74H61J, N	7
MC407F         SNG132U         SN74S140W         6         MC451F         SNG53U         SN7453J, N         6           MC408F         SNG132U         SN74S140J, N         5         MC451F, P         SNG53J, N         SN7453J, N         6           MC408F         SNG142U         SN7400W         6         MC452F         SNG63U         SN7430W         6           MC409F         SNG152U         SN74462W         7         MC453F         SNG93U         SN7486W         9           MC409F         SNG152U         SN74462W         7         MC453F         SNG93U         SN7486W         9           MC410F         SNG172U         SN7460W         6         MC454F         SNG103U         SN7453W         6           MC410L, P         SNG172J, N         SN7460W         6         MC454F         SNG103U         SN7453J, N         6           MC410L, P         SNG182U         SN7430W         6         MC454F         SNG103U         SN7453J, N         6           MC411F         SNG182U         SN7430W         6         MC454F         SNG103U         SN7455J, N         6           MC411F         SNG182J, N         SN7450W         6         MC455F         SNG113U <td< td=""><td>MC406F</td><td>SNG122U</td><td>SN7430W</td><td>6</td><td>MC450F</td><td>SNG43U</td><td>SN7420W</td><td>6</td></td<>	MC406F	SNG122U	SN7430W	6	MC450F	SNG43U	SN7420W	6
MC407F         SNG132U         SN74S140W         5         MC451F         SNG53U         SN74S3J, N         6           MC408F         SNG132J, N         SN74S140J, N         5         MC451F, P         SNG53J, N         SN7453J, N         6           MC408F         SNG142U         SN7400W         6         MC452F         SNG63U         SN7430J, N         6           MC409F         SNG152U         SN74H62W         7         MC453F         SNG93U         SN7486W         9           MC409F         SNG152U         SN74H62J, N         7         MC453F         SNG93U         SN7486W         9           MC410F         SNG172J, N         SN7460W         6         MC454F         SNG103U         SN7453W         6           MC410L, P         SNG172J, N         SN7460W         6         MC454F         SNG103U         SN7453J, N         6           MC411F         SNG182U         SN740W         6         MC454F         SNG103U         SN7453J, N         6           MC411F         SNG182U         SN740W         6         MC456F         SNG103U         SN74155W         7           MC412F         SNG182U         SN740W         6         MC456F         SNG113U <t< td=""><td>MC406L, P</td><td>SNG122J, N</td><td>SN7430J, N</td><td>6</td><td>MC450L, P</td><td>SNG43J, N</td><td>SN7420J, N</td><td>6</td></t<>	MC406L, P	SNG122J, N	SN7430J, N	6	MC450L, P	SNG43J, N	SN7420J, N	6
MC407L, P.         SNG132J, N         SN74S140J, N         5         MC461L, P         SNG53J, N         SN74S3J, N         6           MC408F         SNG142J         SN7400W         6         MC452F         SNG63J         SN7430W         6           MC409F         SNG142J, N         SN7400J, N         6         MC452L, P         SNG63J, N         SN7430J, N         6           MC409F         SNG152U         SN74H62W         7         MC453L, P         SNG93J         SN7486W         9           MC409L, P         SNG152U         SN7460W         6         MC453L, P         SNG93J, N         SN7486J, N         9           MC410L, P         SNG172U         SN7460W         6         MC454F         SNC103U         SN7453W         6           MC410L, P         SNG172J, N         SN7450J, N         6         MC455F         SNC103U         SN7453W         6           MC411L, P         SNG182J, N         SN7430W         6         MC455F         SNG113J, N         SN7453J, N         6           MC411L, P         SNG182J, N         SN7410W         6         MC455F         SNG113J, N         SN7455JW         6           MC412L, P         SNG182J, N         SN7410J, N         6	MC407F			5				6
MC408F         SNG142U         SN7400W         6         MC452F         SNG63U         SN7430W         6           MC409F         SNG152U         SN7400J, N         6         MC452F         SNG63J, N         SN7430J, N         6           MC409F         SNG152U         SN74H62W         7         MC453F         SNG93U         SN7486W         9           MC410F         SNG152J, N         SN74H62W         7         MC453L, P         SNG93J, N         SN7486J, N         9           MC410LP         SNG172U         SN7460J, N         6         MC454F         SNG103J         SN7485J, N         8           MC410LP         SNG172J, N         SN7460J, N         6         MC454F         SNG103J         SN7485J, N         8           MC410LP         SNG172J, N         SN7460J, N         6         MC454F         SNG103J         SN7453J, N         8           MC411LP         SNG182U         SN7430J, N         6         MC455F         SNG113J, N         SN74155J, N         7           MC412LP         SNG182J, N         SN7410J, N         6         MC456F         SNG113J, N         SN7430J, N         6           MC413LP         SNG192J, N         SN7472W         6         MC456LP <td>MC407L, P</td> <td>SNG132J, N</td> <td>SN74S140J, N</td> <td>5</td> <td></td> <td></td> <td>and the same of the first terms of the same of the sam</td> <td>6</td>	MC407L, P	SNG132J, N	SN74S140J, N	5			and the same of the first terms of the same of the sam	6
MC408L, P         SNG142J, N         SN7400J, N         6         MC452L, P         SNG63J, N         SN7430J, N         6           MC409F         SNG152U         SN74H62W         7         MC453F         SNG93U         SN7486W         9           MC409L, P         SNG152J, N         SN74H62J, N         7         MC453L, P         SNG93U, N         SN7486U, N         9           MC410F         SNG172U         SN7460W         6         MC453L, P         SNG103U         SN7453W         6           MC410L, P         SNG172U, N         SN7460W         6         MC454L, P         SNG103U, N         SN7453W         6           MC411L, P         SNG182U, SN7430W         6         MC455L, P         SNG113U         SN74H55U, N         7           MC411L, P         SNG182J, N         SN7410W         6         MC456L, P         SNG113U         SN74H55U, N         7           MC412L, P         SNG192U         SN7410U, N         6         MC456L, P         SNG123U         SN7430W         6           MC412L, P         SNG192U         SN7472W         6         MC457L, P         SNG133J, N         SN7430W         6           MC412L, P         SNG192U, N         SN7472J, N         6         M				6				6
MC409F         SNG152U         SN74H62W         7         MC453F         SNG93U         SN7486W         9           MC409L, P         SNG152J, N         SN74H62J, N         7         MC453F         SNG93U         SN7486U, N         9           MC410F         SNG172U         SN7460W         6         MC454F         SNG103U         SN7453W         6           MC410L, P         SNG172J, N         SN7460J, N         6         MC454L, P         SNG103J, N         SN7453J, N         6           MC411F         SNG182U         SN7430W         6         MC456F         SNG113J, N         SN744155W         7           MC411L, P         SNG182J, N         SN7430W         6         MC456F         SNG113J, N         SN74155W         7           MC412F         SNG192U         SN7410W         6         MC456F         SNG123U         SN7430W         6           MC412F         SNG192U         SN7410W         6         MC456F         SNG123U         SN7430W         6           MC412F         SNG192U         SN7410W         6         MC456F         SNG123U         SN7430W         6           MC412F         SNG192U         SN7472W         6         MC457I         SNG123J, N	MC408L P							6
MC409L, P         SNG152J, N         SN74H62J, N         7         MC453L, P         SNG93J, N         SN7486, N         9           MC410L, P         SNG172J, N         SN7460W         6         MC454F         SNG103U         SN7453W         6           MC410L, P         SNG172J, N         SN7460J, N         6         MC454L, P         SNG103J, N         SN7453J, N         6           MC411F         SNG182U         SN7430W         6         MC455F         SNG113U         SN74H55J, N         7           MC411L, P         SNG182J, N         SN7430J, N         6         MC455L, P         SNG113J, N         SN74H55J, N         7           MC412F         SNG192U         SN7410W         6         MC456F         SNG123U         SN74430W         6           MC412L, P         SNG192J, N         SN7410J, N         6         MC456F         SNG123U         SN7430W         6           MC413F         SNF12U         SN7472W         6         MC457L, P         SNG133U         SN745140W         5           MC414F         SNF22U         SN7472W         6         MC458F         SNG143U         SN745140J, N         5           MC414F         SNF22J, N         SN7472J, N         6 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>- 1777 - T</td><td>9</td></t<>							- 1777 - T	9
MC410F         SNG172U         SN7460W         6         MC454F         SNG103U         SN7453W         6           MC410L, P         SNG172J, N         SN7460J, N         6         MC454L, P         SNG103J, N         SN7453J, N         6           MC411F         SNG182U         SN7430W         6         MC455F         SNG103J, N         SN74455W         7           MC411L, P         SNG182J, N         SN7430J, N         6         MC456F         SNG113J, N         SN74455J, N         7           MC412F         SNG192U         SN7410W         6         MC456F         SNG123J         SN7430W         6           MC412L, P         SNG192J, N         SN7410J, N         6         MC456F         SNG123J, N         SN7430W         6           MC413F         SNF12U         SN7472W         6         MC457F         SNG133U         SN755140W         5           MC413L, P         SNF12U         SN7472W         6         MC45F         SNG133U         SN74510J, N         5           MC414L, P         SNF22U         SN7472W         6         MC45BF         SNG143U         SN7400W         6           MC415F         SNF52U         SN7472W         6         MC45BF         SNG1								9
MC410L, P         SNG172J, N         SN7460J, N         6         MC454L, P         SNG103J, N         SN7453J, N         6           MC411F         SNG182U         SN7430W         6         MC456F         SNG113J, N         SN741455W         7           MC411L, P         SNG182J, N         SN7430J, N         6         MC456L, P         SNG113J, N         SN74155J, N         7           MC412F         SNG192U         SN7410W         6         MC456F         SNG123U         SN7430W         6           MC412L, P         SNG192J, N         SN7410J, N         6         MC456F         SNG123U         SN7430W         6           MC413F         SNF12U         SN7472W         6         MC457F         SNG133U         SN755140W         5           MC413L, P         SNF12J, N         SN7472J, N         6         MC457F         SNG133J, N         SN745140J, N         5           MC414L, P         SNF22U         SN7472W         6         MC458F         SNG143J, N         SN7400J, N         6           MC414L, P         SNF52U         SN7472W         6         MC459F         SNG153U         SN74400W         6           MC416F         SNF52U         SN74101U         7         MC465F								6
MC411F         SNG182U         SN7430W         6         MC45FF         SNG113U         SN74H55W         7           MC411L, P         SNG182J, N         SN7430J, N         6         MC45FF         SNG113J, N         SN74H55J, N         7           MC412F         SNG192U         SN7410W         6         MC45FF         SNG113J, N         SN74130W         6           MC412F, P         SNG192J, N         SN7410J, N         6         MC45FF         SNG123J, N         SN7430W         6           MC413F         SNF12U         SN7472W         6         MC45FF         SNG133U         SN755140W         5           MC414F         SNF22U         SN7472W         6         MC4571L, P         SNG133U         SN74910J, N         5           MC414F         SNF22J, N         SN7472J, N         6         MC458F         SNG143U         SN7400W         6           MC415L, P         SNF52J, N         SN7472J, N         6         MC458L, P         SNG143J, N         SN74400W         6           MC415L, P         SNF52U         SN7472W         6         MC459L, P         SNG153J, N         SN74H62W         7           MC415L, P         SNF62U         SN7410W         7         MC459L, P <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>6</td>								6
MC411L, P         SNG182J, N         SN7430J, N         6         MC455L, P         SNG113J, N         SN74155, N         7           MC412F         SNG192U         SN7410W         6         MC456F         SNG123U         SN7430W         6           MC412L, P         SNG192J, N         SN7410J, N         6         MC456F         SNG123J, N         SN7430J, N         6           MC413F         SNF12U         SN7472W         6         MC457F         SNG133J         SN755140W         5           MC413L, P         SNF12J, N         SN7472J, N         6         MC457L, P         SNG133J, N         SN745140J, N         5           MC414F         SNF22U         SN7472W         6         MC458F         SNG143U         SN7400W         6           MC414L, P         SNF22J, N         SN7472W         6         MC459F         SNG143U         SN7400W         6           MC415F         SNF52U         SN7472W         6         MC459F         SNG153J, N         SN74H62W         7           MC416L, P         SNF52J, N         SN7472J, N         6         MC459F         SNG153J, N         SN74H62J, N         7           MC416L, P         SNF62J, N         SN74101W         7         MC46								7
MC412F         SNG192U         SN7410W         6         MC456F         SNG123U         SN7430W         6           MC412L, P         SNG192J, N         SN7410J, N         6         MC456F         SNG123U         SN7430W         6           MC413F         SNF12U         SN7472W         6         MC457F         SNG133U         SN755140W         5           MC413L, P         SNF12J, N         SN7472J, N         6         MC457IL, P         SNG133J, N         SN748140J, N         5           MC414F         SNF22U         SN7472J, N         6         MC458F         SNG143U         SN7400J, N         6           MC415F         SNF52U         SN7472J, N         6         MC459F         SNG143J, N         SN7400J, N         6           MC415F         SNF52U         SN7472J, N         6         MC459F         SNG153U         SN74H62W         7           MC416F         SNF52U         SN7472J, N         6         MC459F         SNG153U         SN74H62W         7           MC416F         SNF62J, N         SN7472J, N         6         MC459F         SNG153U         SN74H62W         7           MC416F         SNF62J, N         SN74101W         7         MC460F         SNG								
MC412L, P         SNG192J, N         SN7410J, N         6         MC456L, P         SNG123J, N         SN7430J, N         6           MC413F         SNF12U         SN7472W         6         MC457F         SNG133U         SN755140W         5           MC413L, P         SNF12J, N         SN7472J, N         6         MC4571L, P         SNG133J, N         SN745140J, N         5           MC414F         SNF22U         SN7472W         6         MC458F         SNG143U         SN7400W         6           MC415F         SNF52U         SN7472J, N         6         MC459F         SNG163J, N         SN7400J, N         6           MC415L, P         SNF52U         SN7472W         6         MC459F         SNG153U         SN74H62W         7           MC415L, P         SNF52U         SN7472W         6         MC459F         SNG153U         SN74H62W         7           MC416L, P         SNF62U         SN7410W         7         MC460F         SNG153U, N         SN7460W         6           MC416L, P         SNF62J, N         SN7410H0W         7         MC460F         SNG173U         SN7450U, N         6           MC416L, P         SNF62J, N         SN7410SW         6         MC461F								
MC413F         SNF12U         SN7472W         6         MC457F         SNG133U         SN755140W         5           MC413L, P         SNF12J, N         SN7472J, N         6         MC457F         SNG133U         SN745140U, N         5           MC414LF         SNF22U         SN7472W         6         MC458F         SNG143U         SN7400U, N         6           MC414L, P         SNF22J, N         SN7472W         6         MC458L, P         SNG143U, N         SN7400U, N         6           MC415F         SNF52U         SN7472W         6         MC459F         SNG163U         SN74H62W         7           MC415L, P         SNF52J, N         SN7472J, N         6         MC459L, P         SNG153J, N         SN74H62W         7           MC416L, P         SNF62U         SN74101W         7         MC460F         SNG173U         SN7460W         6           MC416L, P         SNF62J, N         SN74105W         6         MC461F         SNG183U         SN7430W         6           MC417L, P         SNG162U         SN7438W         6         MC461F         SNG183U         SN7430W         6           MC417L, P         SNG162U         SN7438W         6         MC462F								
MC413L, P         SNF12J, N         SN7472J, N         6         MC4571L, P         SNG133, N         SN748140J, N         5           MC414F         SNF22U         SN7472W         6         MC458F         SNG143U         SN7400J, N         6           MC414L, P         SNF22J, N         SN7472J, N         6         MC45BF         SNG143J, N         SN7400J, N         6           MC415F         SNF52U         SN7472W         6         MC459F         SNG153U         SN74H62W         7           MC415L, P         SNF52U, N         SN7472J, N         6         MC459F         SNG153U         SN74H62W         7           MC415L, P         SNF52U, N         SN7472J, N         6         MC459L, P         SNG153U         SN74H62W         7           MC416L, P         SNF62J, N         SN74H01W         7         MC460F         SNG173U         SN7460W         6           MC416L, P         SNF62J, N         SN74H01J, N         7         MC460L, P         SNG173J, N         SN7450J, N         6           MC417L, P         SNG162J, N         SN74105W         6         MC461F         SNG183J, N         SN7430W         6           MC417L, P         SNG162U         SN7438W         6								
MC414F         SNF22U         SN7472W         6         MC458F         SNG143U         SN7400W         6           MC414L, P         SNF22J, N         SN7472J, N         6         MC458L, P         SNG143J, N         SN7400W         6           MC415F         SNF52U         SN7472W         6         MC459F         SNG153U         SN74H62W         7           MC415L, P         SNF52U, N         SN7472J, N         6         MC459L, P         SNG153J, N         SN74H62W         7           MC416F         SNF62U         SN74H101W         7         MC460F         SNG173U         SN7460J, N         SN7460J, N         6           MC416L, P         SNF62J, N         SN74H01J, N         7         MC460L, P         SNG173J, N         SN7460J, N         6           MC417L, P         SN74105W         6         MC461F         SNG183U         SN7430W         6           MC419F         SNG162U         SN7438W         6         MC462F         SNG183J, N         SN7410W         6           MC49L, P         SNG162J, N         SN7438W         6         MC462F         SNG193J, N         SN7410J, N         6           MC49L, P         SNG162J, N         SN7438U         6         MC462F <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
MC414L, P         SNF22J, N         SN7472J, N         6         MC458L, P         SNG143J, N         SN7400J, N         6           MC415F         SNF52U         SN7472W         6         MC459F         SNG163U         SN74H62W         7           MC416L, P         SNF52J, N         SN7472J, N         6         MC459L, P         SNG153J, N         SN74H62J, N         7           MC416F         SNF62U         SN74H101W         7         MC460F         SNG173U         SN7460W         6           MC416L, P         SNF62J, N         SN74H101J, N         7         MC460L, P         SNG173J, N         SN7450U, N         6           MC417F         SN74105W         6         MC461F         SNG183U         SN7430W         6           MC417L, P         SNG162U         SN7438W         6         MC461L, P         SNG183U         SN7430U, N         6           MC419F         SNG162U         SN7438W         6         MC462F         SNG193U         SN7410W         6           MC419L, P         SNG162J, N         SN7438U         6         MC462F         SNG193J, N         SN7410U, N         6           MC420F         SNG72U         SN7450W         6         MC462L, P         SNG193J								
MC415F         SNF52U         SN7472W         6         MC459F         SNG153U         SN74H62W         77           MC415L, P         SNF52J, N         SN7472J, N         6         MC459L, P         SNG153J, N         SN74H62J, N         7           MC416F         SNF62U         SN74H101W         7         MC460F         SNG173U         SN7460W         6           MC416L, P         SNF62J, N         SN74105W         6         MC460L, P         SNG173J, N         SN7460J, N         6           MC417L, P         SN74105J, N         6         MC461F         SNG183U         SN7430U, N         6           MC419F         SNG162U         SN7438W         6         MC462F         SNG193U         SN7410W         6           MC49L, P         SNG162J, N         SN7433J, N         6         MC462L, P         SNG193J, N         SN7410W         6           MC49L, P         SNG162J, N         SN7450W         6         MC462F         SNG193J, N         SN7410W         6           MC49L, P         SNG72J, N         SN7450W         6         MC463F         SNF13J, N         SN7472W         6           MC421F         SNF32U         SN74104W         6         MC463F         SNF23J, N <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
MC415L, P         SNF52J, N         SN7472J, N         6         MC459L, P         SNG153J, N         SN74H62J, N         7           MC416F         SNF62U         SN74H101W         7         MC460F         SNG173U         SN7460J, N         6           MC416L, P         SNF62J, N         SN74H01J, N         7         MC460L, P         SNG173J, N         SN7460J, N         6           MC417F         SN74105W         6         MC461F         SNG183U         SN7430W         6           MC417L, P         SNG162U         SN7438W         6         MC461L, P         SNG183J, N         SN7430J, N         6           MC419L, P         SNG162J, N         SN7438J, N         6         MC462F         SNG193J, N         SN7410W         6           MC49L, P         SNG762J, N         SN7435W         6         MC462L, P         SNG193J, N         SN7410J, N         6           MC420L, P         SNG72J, N         SN7450W         6         MC463F         SNF13U         SN7472J, N         6           MC421F         SNF32U         SN74104W         6         MC464F         SNF23U         SN7472W         6           MC421L, P         SNF32J, N         SN74104J, N         6         MC464F	and the second s							
MC416F         SNF62U         SN74H101W         7         MC460F         SNG173U         SN7460W         6           MC416L, P         SNF62J, N         SN74H101J, N         7         MC460L, P         SNG173J, N         SN7460W         6           MC417F         SN74105W         6         MC461F         SNG183U         SN7430W         6           MC417L, P         SNG162U         SN7438W         6         MC462F         SNG183U         SN7410W         6           MC419L, P         SNG162U         SN7438W         6         MC462F         SNG193U         SN7410W         6           MC49L, P         SNG762U         SN7438J, N         6         MC462L, P         SNG193J, N         SN7410U, N         6           MC420F         SNG72U         SN7450W         6         MC463F         SNF13U         SN7472W         6           MC420L, P         SNG72J, N         SN7450J, N         6         MC463L, P         SNF13J, N         SN7472J, N         6           MC421F         SNF32U         SN74104W         6         MC464F         SNF23J, N         SN7472W         6           MC421L, P         SNF32J, N         SN74104J, N         6         MC464F         SNF23J, N								7
MC416L, P         SNF62J, N         SN74H101J, N         7         MC460L, P         SNG1733, N         SN7460J, N         6           MC417F         SN74105W         6         MC461F         SNG183U         SN7430J, N         6           MC417L, P         SNG162J, N         SN7430J, N         6         MC461L, P         SNG183J, N         SN7430J, N         6           MC419F         SNG162U         SN7438W         6         MC462F         SNG193U         SN7410W         6           MC419L, P         SNG162J, N         SN7438J, N         6         MC462L, P         SNG193J, N         SN7410W         6           MC420F         SNG72U         SN7450W         6         MC463E, P         SNF13U         SN7472W         6           MC420L, P         SNG72J, N         SN7450J, N         6         MC463L, P         SNF13J, N         SN7472J, N         6           MC421F         SNF32U         SN74104W         6         MC464F         SNF23J, N         SN7472W         6           MC421L, P         SNF32J, N         SN74104J, N         6         MC464F         SNF23J, N         SN7472W         6           MC421F         SNF32J, N         SN7474W         6         MC465F <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>								
MC417F         SN74105W         6         MC461F         SNG183U         SN7430W         6           MC417L, P         SN74105J, N         6         MC461L, P         SNG183J, N         SN7430J, N         6           MC419F         SNG162U         SN7438W         6         MC462F         SNG193U         SN7410W         6           MC419L, P         SNG162J, N         SN7438J, N         6         MC462F         SNG193J, N         SN7410W, N         6           MC420F         SNG72U         SN7450W         6         MC463F         SNF13U         SN7472W         6           MC420L, P         SNG72J, N         SN7450U, N         6         MC463F         SNF13J, N         SN7472J, N         6           MC421F         SNF32U         SN74104W         6         MC464F         SNF23U         SN7472W         6           MC421L, P         SNF32J, N         SN74104J, N         6         MC464F         SNF23U, N         SN7472W         6           MC42F         SNF32J, N         SN74104J, N         6         MC465F         SNF53U         SN7472W         6						and the control of th		6
MC417L, P         SN74105J, N         6         MC461L, P         SNG183J, N         SN7430J, N         6           MC419F         SNG162U         SN7438W         6         MC462F         SNG193U         SN7410W         6           MC49L, P         SNG162J, N         SN7438J, N         6         MC462L, P         SNG193J, N         SN7410J, N         6           MC420F         SNG72U         SN7450W         6         MC463F         SNF13U         SN7472W         6           MC420L, P         SNG72J, N         SN7450J, N         6         MC463L, P         SNF13J, N         SN7472J, N         6           MC421F         SNF32U         SN74104W         6         MC464F         SNF23J, N         SN7472W         6           MC421L, P         SNF32J, N         SN74104J, N         6         MC464F         SNF23J, N         SN7472W         6           MC421F         SNF32J, N         SN74104J, N         6         MC465F         SNF53U         SN7472W         6		SNF62J, N			<ul> <li>A control of the contro</li></ul>		and the state of t	6
MC419F         SNG162U         SN7438W         6         MC462F         SNG193U         SN7410W         6           MC419L, P         SNG162J, N         SN7438J, N         6         MC462L, P         SNG193J, N         SN7410J, N         6           MC420F         SNG72U         SN7450W         6         MC463F         SNF13U         SN7472W         6           MC420L, P         SNG72J, N         SN7450J, N         6         MC463L, P         SNF13J, N         SN7472J, N         6           MC421F         SNF32U         SN7410J, N         6         MC464F         SNF23J, N         SN7472W         6           MC421L, P         SNF32J, N         SN7410J, N         6         MC464F         SNF23J, N         SN7472W         6           MC421F         SNF32J, N         SN7410J, N         6         MC464F         SNF23J, N         SN7472W         6           MC421F         SNF32J, N         SN7472W         6         MC465F         SNF53U         SN7472W         6						the state of the second second second		6
MC419L, P         SNG162J, N         SN7438J, N         6         MC462L, P         SNG193J, N         SN7410J, N         6           MC420F         SNG72U         SN7450W         6         MC463F         SNF13U         SN7472W         6           MC420L, P         SNG72J, N         SN7450J, N         6         MC463L, P         SNF13J, N         SN7472J, N         6           MC421F         SNF32U         SN74104W         6         MC464F         SNF23U         SN7472W         6           MC421L, P         SNF32J, N         SN74104J, N         6         MC464F         SNF23J, N         SN7472U         6           MC422F         SN7474W         6         MC465F         SNF53U         SN7472W         6	MC417L, P			and the first of the second of		SNG183J, N	SN7430J, N	6
MC420F         SNG72U         SN7450W         6         MC463F         SNF13U         SN7472W         6           MC420L, P         SNG72J, N         SN7450J, N         6         MC463L, P         SNF13J, N         SN7472J, N         6           MC421F         SNF32U         SN74104W         6         MC464F         SNF23U         SN7472W         6           MC421L, P         SNF32J, N         SN74104J, N         6         MC464F         SNF23J, N         SN7472U, N         6           MC422F         SN7474W         6         MC465F         SNF53U         SN7472W         6	MC419F	SNG 162U	SN7438W		MC462F	SNG193U	SN7410W	6
MC420L, P         SNG72J, N         SN7450J, N         6         MC463L, P         SNF13J, N         SN7472J, N         6           MC421F         SNF32U         SN74104W         6         MC464F         SNF23U         SN7472W         6           MC421L, P         SNF32J, N         SN74104J, N         6         MC464F         SNF23J, N         SN7472W         6           MC422F         SN7474W         6         MC465F         SNF53U         SN7472W         6	MC419L, P	SNG 162J, N	SN7438J, N		MC462L, P	SNG 193J, N	SN7410J, N	6
MC421F         SNF32U         SN74104W         6         MC464F         SNF23U         SN7472W         6           MC421L, P         SNF32J, N         SN74104J, N         6         MC464F         SNF23J, N         SN7472J, N         6           MC422F         SN7474W         6         MC465F         SNF53U         SN7472W         6	MC420F	SNG72U	SN7450W	6	MC463F	SNF 13U	SN7472W	6
MC421L, P SNF32J, N SN74104J, N 6 MC464F SNF23J, N SN7472J, N 6 MC422F SN7474W 6 MC465F SNF53U SN7472W 6	MC420L, P	SNG72J, N	SN7450J, N	6	MC463L, P	SNF 13J, N	SN7472J, N	6
MC422F SN7474W 6 MC465F SNF53U SN7472W 6	MC421F	SNF32U	SN74104W	6	MC464F	SNF23U	SN7472W	6
그들이 하늘 생물에서 살아가면 살아가는 사람들은 살아보다 되었다. 그는 사람들은 사람들은 사람들이 가장하다 하는 사람들이 어디에 가장 그렇게 되었다. 그 사람들은 경기를 받는 것이 없었다. 경기를 다 살아보다 그 사람들은 경기를 받는 것이 없다.	MC421L, P	SNF32J, N	SN74104J, N	6	MC464F	SNF23J, N	SN7472J, N	6
	MC422F		SN7474W		MC465F	SNF53U	SN7472W	6
MC422L, P SN7474J, N 6	MC422L, P		SN7474J, N	6	MC465L, P	SNF53J, N	SN7472J, N	6

# Motorola TTL, Cont

•	Type	Direct	Recommended	Sec.	Туре	Direct	Recommended	Sec.
	Number	Replacement	for New Designs	360.	Number	Replacement	for New Designs	Preference
	MC466F	SNF63U	SN74H101W	7.	MC522L	englige ge	SN5474J, N	6
	MC466L, P	SNF63J, N	SN74H101J, N	7	MC523F	SNF100U	SN5473W	6
	MC467F		SN74105W	6	MC523L	SNF 100J, N	SN5473J, N	6
	MC467L, P		SN74105J, N	6	MC524F	SNF110U	SN5476W	6
	MC469F	SNG163U	SN7438W	6	MC524L	SNF110J, N	SN5476J, N	6
	MC469L, P	SNG163J, N	SN7438J, N	6	MC525F		SN5404W	6
	MC470F	SNG73U	SN7450W	6	MC525L		SN5404J, N	6
	MC470L, P	SNG73J, N	SN7450J, N	6	MC526F	SNG80U	SN5413W	6
	MC471F	SNF33U	SN74104W	6	MC526L	SNG80J, N	SN5413J, N	6
	MC471L, P	SNF33J, N	SN74104J, N	6	MC527F	SNG280U	SN54H52W	7
	MC472F		SN7474W	6	MC527L	SNG280J, N	SN54H52J, N	7
	MC472L, P		SN7474J, N	6	MC528F		SN54H61W	7
	MC473F	SNF103U	SN7473W	6	MC528L		SN54H61J, N	7
	MC473L, P	SNF 103J, N	SN7473J, N	6	MC550F	SNG41U	SN5420W	6
	MC474F	SNF113U	SN7476W	6	MC550L	SNG41J, N	SN5420J, N	6
	MC474L, P	SNF113J, N	SN7476J, N	6	MC551F	SNG51U	SN5453W	6
	MC475F		SN7404W	6	MC551L	SNG51J, N	SN5453J, N	6
	MC475L, P		SN7404J, N	6	MC552F	SNG61U	SN5430W	6
	MC476F	SNG83U	SN7413W	6	MC552L	SNG61J, N	SN5430J, N	6
	MC476L, P	SNG83J, N	SN7413J, N	6	MC553F	SNG91U	SN5486W	9
	MC477F	SNG283U	SN74H52W	7	MC553L	SNG91J, N	SN5486J, N	9
	MC477L, P	SNG283J, N	SN74H52J, N	7	MC554F	SNG101U	SN5453W	6
	MC478F	0.102500,11	SN74H61W	7	MC554L	SNG 101J, N	SN5453J, N	6
	MC478L, P		SN74H61J, N	7	MC55F	SNG111U	SN54H55W	7
	MC500F	SNG40U	SN5420W	6	MC55L	SNG 111J, N	SN54H55J, N	7
	MC500L	SNG40J, N	SN5420J, N	6	MC556F	SNG121U	SN5430W	6
	MC501F	SNG50U	SN5453W	6	MC556L	SNG121J. N	SN5430J. N	6
	MC501L	SNG50J, N	SN5453J, N	6	MC557F	SNG131U	SN54S140W	5
	MC502F	SNG60U	SN5430W	6	MC557L	SNG 131J, N	SN54S140J, N	5
	MC502L	SNG60J, N	SN5430V SN5430J, N	6	MC558F	SNG141W	SN5400W	6
	MC503F	SNG90U	SN5486W	9	MC558L	SNG 141J, N	SN5400J, N	6
		SNG90J, N	SN5486J, N	9	MC559F	SNG151U	SN54H62W	7
	MC503L				MC559L	SNG 151J, N	SN54H62J, N	7
	MC504F	SNG100U	SN5453W	6 6	MC560F	SNG 171U	SN5460W	6
	MC504L	SNG 100J, N	SN5453J, N	7	MC560L	SNG 171J, N	SN5460V SN5460J, N	6
	MC505F MC505L	SNG110U	SN54H55W	7	MC561F	SNG 1713, N	SN5430W	6
		SNG110J, N	SN54H55J, N	6	MC561L	SNG 181J, N	SN5430V SN5430J, N	6
	MC506F	SNG120U	SN5430W	S. 10 S.	MC562F	SNG 1813, N	SN54303, N SN5410W	6
	MC506L	SNG120J, N	SN5430J, N	6	MC562L		A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	6
	MC507F	SNG130U	SN54S140W	5		SNG 191J, N	SN5410J, N	6
	MC507L	SNG 130J, N	SN54S140J, N	5	MC563F	SNF11U	SN5472W	
	MC508F	SNG140U	SN5400W	6	MC563L	SNF11J, N	SN5472J, N	6
	MC508L	SNG140J, N	SN5400J, N	6	MC564F	SNF21U	SN5472W	6
	MC509F	SNG 150U	SN54H62W	7	MC564L	SNF21J, N	SN5472J, N	6
	MC509L	SNG150J, N	SN54H62J, N	7	MC565F	SNF51U	SN5472W	6
	MC510F	SNG 170U	SN5460W	6	MC565L	SNF51J, N	SN5472J, N	6
	MC510L	SNG 170J, N	SN5460J, N	6	MC566F	SNF61U	SN54H101W	7
	MC511F	SNG180U	SN5430W	6	MC566L	SNF61J, N	SN54H101J, N	7
	MC511L	SNG 180J, N	SN5430J, N	6	MC567F		SN54105W	6
	MC512F	SNG 190U	SN5410W	6	MC567L		SN54196J, N	6
	MC512L	SNG 190J, N	SN5410J, N	6	MC569F	SNG161U	SN5438W	6
	MC513F	SNF10U	SN5472W	6	MC569L	SNG161J, N	SN5438J, N	6
	MC513L	SNF10J, N	SN5472J, N	6	MC570F	SNG71U	SN5450W	6
	MC514F	SNF20U	SN5472W	6	MC570L	SNG71J, N	SN5450J, N	6
	MC514L	SNF20J, N	SN5472J, N	6	MC571F	SNF31U	SN54104W	6
	MC515F	SNF50U	SN5472W	6	MC571L	SNF31J, N	SN54104J, N	6
	MC515L	SNF50J, N	SN5472J, N	6	MC572F	사용에 함께하는 사고 있는 사람들이 있다. 유지의 교기를 보고 있는 사람들이 되었다.	SN5474W	6
	MC516F	SNF60U	SN54H101W	7	MC572L		SN5474J, N	6
	MC516L	SNF60J, N	SN54H101J, N	7	MC573F	SNF101U	SN5473W	6
	MC517F		SN54105W	6	MC573L	SNF 101J, N	SN5473J, N	6
	MC517L		SN54105J, N	6	MC574F	SNF111U	SN5476W	6
	MC519F	SNG160U	SN5438W	6	MC574L	SNF111J, N	SN5476J, N	6
	MC519L	SNG 160J, N	SN5438J, N	6	MC575F		SN5404W	6
	MC520F	SNG70U	SN5450W	6	MC575L		SN5404J, N	6
	MC520L	SNG70J, N	SN5450J, N	6	MC576F	SNG81U	SN5413W	6
	MC520E MC521F	SNF30U	SN54104W	6	MC576L	SNG81J, N	SN5413J, N	6
	MC521L	SNF30J, N	SN54104J, N	6	MC577F	SNG281U	SN54H52W	7

### Motorola TTL, Cont.

Туре	Direct	Recommended		Туре	Direct	Recommended	
Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	Sec.
MC578F		SN54H61W	7	MC2073F	SNF123U	SN74H103W	7
MC578L		SN54H61J, N	7	MC2073L, P	SNF123J, N	SN74H103J, N	7
MC2000F	SNG212U	SN74H55W	7	MC2074F	SNF133U	SN74H108W	7
MC2000L, P	SNG212J, N	SN74H55J, N	7	MC2074L, P	SNF 133J, N	SN74H108J, N	7
MC2001F	SNG222U	SN74H00W	7	MC2075F	SNF203U	SN74H102W	7
MC2001L, P	SNG222J, N	SN74H00J, N	7	MC2075L, P	SNF203J, N	SN74H102J, N	7
MC2002F	SNG232U	SN74H62W	7	MC2076F	SNF213U	SN74H101W	7
MC2002L, P MC2003F	SNG232J, N	SN74H62J, N SN74H20W	7	MC2076L, P	SNF213J, N	SN74H101J, N	7
MC2003F MC2003L, P	SNG242U SNG242J, N	SN74H20V SN74H20J, N	7	MC2078F		\$N74H101W	7
MC2003E, F	SNG252U	SN74H203, N	7	MC2078L, P MC2100F	SNG210U	SN74H101J, N	7
MC2004L, P	SNG252J, N	SN74H53V SN74H53J, N	7	MC2100F MC2100L	SNG2100 SNG210J, N	SN54H55W SN54H55J, N	7
MC2005F	SNG262U	SN74H30W	7	MC2101F	SNG2100, N	SN54H00W	7
MC2005L, P	SNG 262J, N	SN74H30J, N	7	MC2101L	SNG220J, N	SN54H00W SN54H00J, N	7
MC2006F	SNG272U	SN74H60W	7	MC2102F	SNG230U	SN54H62W	7
MC2006L, P	SNG272J, N	SN74H60J, N	7	MC2102L	SNG230J, N	SN54H62J, N	7
MC2007F	SNG322U	SN74H10W	7	MC2103F	SNG240U	SN54H20W	7
MC2007L, P	SNG322J, N	SN74H10J, N	7	MC2103L	SNG240J, N	SN54H20J, N	7
MC2008F		SN74H04W	7	MC2104F	SNG 250U	SN54H53W	7
MC2008L, P		SN74H04J, N	7	MC2104L	SNG250J, N	SN54H53J, N	7
MC2009F	SNF 252U	SN74H102W	7	MC2105F	SNG260U	SN54H30W	7
MC2009L, P	SNF 252J, N	SN74H102J, N	7	MC2105L	SNG260J, N	SN54H30J, N	7
MC2010F	SNF 262U	SN74H101W	7	MC2106F	SNG270U	SN54H60W	7
MC2010L, P	SNF262J, N	SN74H101J, N	7	MC2106L	SNG270J, N	SN54H60J, N	7
MC2011F	SNG202U	SN74H30W	7	MC2107F	SNG370U	SN54H10W	7
MC2011L, P MC2012F	SNG202J, N SNG302U	SN74H30J, N SN74H53W	7	MC2107L	SNG320J, N	SN54H10J, N	7
MC2012F MC2012L P	SNG302J, N	SN74H53W SN74H53J, N	7	MC2108F		SN54H04W	7
MC2012E, F	SNG3023, N	SN74H50W	7	MC2108L	asi=a=a::	SN54H04J, N	7
MC2013L, P	SNG312J, N	SN74H50J, N	7	MC2109F	SNF250U	SN54H102W	7 7
MC2023F	SNF 122U	SN74H103W	7	MC2109L MC2110F	SNF250J, N SNF260U	SN54H102J, N	7
MC2023L, P	SNF 122J, N	SN74H103J, N	7	MC2110F MC2110L	SNF260J, N	SN54H101W SN54H101J, N	7
MC2024F	SNF132U	SN74H108W	7	MC2111F	SNG200U	SN54H30W	7
MC2024L, P	SNF132J, N	SN74H108J, N	7	MC2111L	SNG 200J. N	SN54H30J, N	7
MC2025F	SNF202U	SN74H102W	7	MC2112F	SNG300U	SN54H53W	7
MC2025L, P	SNF202J, N	SN74H102J, N	7	MC2112L	SNG300J, N	SN54H53J, N	7
MC2026F	SNF212U	SN74H101W	7	MC2113F	SNG310U	SN54H50W	7
MC2026L, P	SNF212J, N	SN74H101J, N	7	MC2113L	SNG310J, N	SN54H50J, N	7
MC2028F		SN74H101W	7	MC2123F	SNF120U	SN54H103W	7
MC2028L, P		SN74H101J, N	7	MC2123L	SNF 120J, N	SN54H103J, N	7
MC2050F	SNG213U	SN74H55W	7	MC2124F	SNF130U	SN54H108W	7
MC2050L, P	SNG213J, N	SN74H55J, N	7	MC2124L	SNF 130J, N	SN54H108J, N	7
MC2051F	SNG223U	SN74H00W	7	MC2125F	SNF200U	SN54H102W	7
MC2051L, P MC2052F	SNG223J, N SNG233U	SN74H00J, N SN74H62W	7	MC2125L	SNF200J, N	SN54H102J, N	7
MC2052F MC2052L, P	SNG233J, N	SN74H62W SN74H62J, N	7	MC2126F	SNF210U SNF210J, N	SN54H101W	7
MC2052E, 1	SNG243U	SN74H20W	7	MC2126L MC2128F	3NF 2 103, N	SN54H101J, N SN54H101W	7
MC2053L, P	SNG243J, N	SN74H20J, N	7	MC2128L		SN54H101V SN54H101J, N	· 7
MC2054F	SNG253U	SN74H53W	7	MC2150F	SNG211U	SN54H55W	7
MC2054L, P	SNG253J, N	SN74H53J, N	7	MC2150L	SNG211J, N	SN54H55J, N	7
MC2055F	SNG263U	SN74H30W	7	MC2151F	SNG221U	SN54H00W	7
MC2055L, P	SNG263J, N	SN74H30J, N	7	MC2151L	SNG221J, N	SN54H00J, N	7
MC2056F	SNG273U	SN74H60W	7	MC2152F	SNG231U	SN54H62W	7
MC2056L, P	SNG273J, N	SN74H60J, N	7	MC2152L	SNG231J, N	SN54H62J, N	7
MC2057F	SNG323U	SN74H10W	7	MC2153F	SNG241U	SN54H20W	7
MC2057L, P	SNG323J, N	SN74H10J, N	7	MC2153L	SNG241J, N	SN54H20J, N	7
MC2058F		SN74H04W	7	MC2154F	SNG251U	SN54H53W	7
MC2058L, P		SN74H04J, N	7	MC2154L	SNG251J, N	SN54H53J, N	7
MC2059F	SNF253U	SN74H102W	7	MC2155F	SNG251U	SN54H30W	7
MC2059L, P	SNF253J, N	SN74H102J, N	7 7	MC2155L	SNG261J, N	SN54H30J, N	7
MC2060F	SNF263U	SN74H101W	7	MC2156F	SNG271U	SN54H60W	7
MC2060L, P	SNF263J, N	SN74H101J, N	7	MC2156L	SNG271J, N	SN54HG0J, N	7
MC2061F	SNG203U	SN74H30W SN74H30J, N	7	MC2157F	SNG321U	SN54H10W	7
MC2061L, P MC2062F	SNG 203J, N SNG 303U	SN 74H30J, N SN 74H53W	7	MC2157L	SNG321J, N	SN54H10J, N	7
MC2062F MC2062L. P	SNG303U SNG303J, N	SN74H53W SN74H53J, N	7	MC2158F		SN54H04W	7
MC2063F	SNG313U	SN74H50W	7	MC2158L MC2159F	SNF251U	SN54H04J, N SN54H102W	7
MC2063L, P	SNG313J, N	SN74H50J, N	7	MC2159F MC2159L	SNF251U SNF251J, N	SN54H 102W SN54H 102J, N	7
WO2003E, I	31403133,14	5.17 41 1505, 14	la de <u>Colorea e e e</u>	■ MIC2159L	onf∠51J, N	SIND4M IUZJ, IN	

# Motorola TTL, Cont.

Туре	Direct	Recommended		Туре	Direct	Recommended
Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs
MC2160F	SNF261U	SN54H101W	7 1	MC3051F		SN74H102W 7
MC2160L	SNF261J, N	SN54H101J, N	7	MC3051L, P		SN74H102J, N 7
MC2161F	SNG201U	SN54H30W	7	MC3052F		SN74H102W 7
MC2161L	SNG201J, N	SN54H30J, N	7	MC3052L, P		SN74H102J, N 7
MC2162F	SNG301U	SN54H53W	7	MC3054F	SN74H71W	SN74H71W 7
MC2162L	SNG301J, N	SN54H53J, N	7	MC3054L, P	SN74H71J, N	SN74H71J, N 7
MC2163F	SNG311U	SN54H50W	7	MC3055F	SN74H72W	SN74H72W 7
MC2163L	SNG311J, N	SN54H50J, N	7	MC3055L, P	SN74H72J, N	SN74H72J, N 7
MC2173F	SNF121U	SN54H103W	7	MC3060F	SN74H74W	SN74H74W 7
MC2173L	SNF121J, N	SN54H103J, N	7	MC3060L, P	SN74H74J, N	SN74H74J, N 7
MC2174F	SNF131U	SN54H108W	7	MC3061F	SN74S114W	SN74S114W 5
MC2174L	SNF131J, N	SN54H108J, N	7	MC3061L, P	SN74S114J, N	SN74S114J, N 5
MC2175F	SNF201U	SN54H102W	7	MC3062F	SN74S113W	SN74S113W 5
MC2175L	SNF201J, N	SN54H102J, N	7	MC3062L, P	SN74S113J, N	SN74S113J, N 5
MC2176F	SNF211U	SN54H101W	7	MC3100F	SN54H00W	SN54H00W 7
MC2176L	SNF211J, N	SN54H101J, N	7	MC3100L	SN54H00J, N	SN54H00J, N 7
MC2178F		SN54H101W	7. ,	MC3104F	SN54H01W	SN54H01W 7
MC2178L		SN54H101J, N	7	MC3104L	SN54H01J, N	SN54H01J, N 7
MC3000F	SN74H00W	SN74H00W	7	MC3105F	SN54H10W	SN54H10W 7
MC3000L	SN74H00J, N	SN74H00J, N	7	MC3105L	SN54H10J, N	SN54H10J, N 7
MC3004F	SN74H01W	SN74H03W	7	MC3106F	SN54H11W	SN54H11W 7
MC3004L, P	SN74H01J, N	SN74H03J, N	7	MC3106L	SM54H11J, N	SN54H11J, N 7
MC3005F	SN74H10W	SN74H10W	7	MC3108F	SN54H04W	SN54H04W 7
MC3005L, P	SN74H10J, N	SN74H10J, N	7	MC3108L	SN54H04J, N	SN54H04J, N 7
MC3006F	SN74H11W	SN74H11W	7	MC3109F	SN54H05W	SN54H05W 7
MC3006L, P	SN74H11J, N	SN74H11J, N	7	MC3109L	SN54H05J, N	SN54H05J, N 7
MC3008F	SN74H04W	SN74H04W	7	MC3110F	SN54H20W	SN54H20W 7
MC3008F	SN74H04J, N	SN74H04J, N	7	MC3110L	SN54H20J, N	SN54H20J, N 7
MC3009F	SN74H05W	SN74H05W	7	MC3111F	SN54H21W	SN54H21W 7
MC3009L, P	SN74H05J, N	SN74H05J, N	7	MC3111L	SN54H21J, N	SN54H21J, N 7
MC3010F	SN74H20W	SN74H20W	7	MC3112F	SN54H22W	SN54H22W 7
MC3010L, P	SN74H20J, N	SN74H20J, N	7.	MC3112L	SN54H22J, N	SN54H22J, N 7
MC3009F	SN74H05W	SN74H05W	7	MC3116F	SN54H30W	SN54H30W 7
MC3009L, P	SN74H05J, N	SN74H05J, N	7	MC3116L	SN54H30J, N	SN54H30J, N 7
MC3010F	SN74H20W	SN74H20W	7	MC3118F	SN54H62W	SN54H62W 7
MC3010L, P	SN74H20J, N	SN74H20J, N	7	MC3118L	SN54H62J, N	SN54H62J, N 7
MC3011F	SN74H21W	SN74H21W	7	MC3119F	SN54H61W	SN54H61W 7
MC3011L, P	SN74H21J, N	SN74H21J, N	7	MC3119L	SN54H61J, N	SN54H61J, N 7
MC3012F	SN74H22W	SN74H22W	7	MC3120F	SN54H50W	SN54H50W 7
MC3012L, P	SN74H22J, N	SN74H22J, N	7	MC3120L	SN54H50J, N	SN54H50J, N 7
MC3016F	SN74H30W	SN74H30W	7	MC3121F	SN5486W	SN5486W 9
MC3016L, P	SN74H30J, N	SN74H30J, N	7	MC3121L	SN5486J, N	SN5486J, N 9
MC3018F	SN74H62W	SN74H62W	7	MC3123F	SN54H51W	SN54H51W 7
MC3018L, P	SN74H62J, N	SN74H62J, N	7	MC3123L	SN54H51J, N	SN54H51J, N 7
MC3019F	SN74H61W	SN74H61W	7	MC3124F	SN54H40W	SN54H40W 7
MC3019L, P	SN74H61J, N	SN74H61J, N	7	MC3124L	SN54H40J, N	SN54H40J, N 7
MC3020F	SN74H50W	SN74H50W	7	MC3125F	SN54H40W	SN54H40W 7
MC3020L, P MC3021F	SN74H50J, N SN7486W	SN74H50J, N	7 9	MC3125L	SN54H40J, N	SN54H40J, N 7
MC3021F MC3021L	SN7486J, N	SN7486W SN7486J, N	9	MC3130F MC3130L	SN54H60W SN54H60J, N	SN54H60W 7
MC3023F	SN74663, N SN74H51W	SN7466J, N SN74H51W	7	MC3131F	SN54H52W	SN54H60J, N 7 SN54H52W 7
MC3023L, P	SN74H51V SN74H51J, N		7			
MC3023E, F MC3024F	SN74H313, N	SN74H51J, N SN74H40W	7	MC3131L MC3132F	SN54H52J, N SN54H53W	
MC3024F MC3024L, P	SN74H40W SN74H40J, N	SN74H40W SN74H40J, N	7	MC3132F MC3132L	SN54H53J, N	SN54H53W 7 SN54H53J, N 7
MC3024E, F MC3025F	SN74H403, N	SN74H403, N SN74H40W	7	MC3133F	SN54H53J, N	
MC3025L. P	SN74H40V SN74H40J, N	SN74H40V SN74H40J, N	7	MC3133F	SN54H54J, N	
MC3025E, 1 MC3030F	SN74H400, N	SN74H403, N	7	MC3133E	SN54H55W	
MC3030L, P	SN74H60J, N	SN74H60J, N	7	MC3134L	SN54H55J, N	SN54H55W 7 SN54H55J, N 7
			7		3103411333, 10	
MC3031F MC3031L, P	SN74H52W SN74H52J, N	SN74H52W SN74H52J, N	7	MC3150F MC3150L		SN54H72W 7 SN54H72J, N 7
MC3031E, P MC3032F	SN74H52J, N SN74H53W	SN74H52J, N SN74H53W	7	MC3150L MC3151F		SN54H72J, N 7 SN54H102W 7
MC3032F MC3032L, P	SN74H53V SN74H53J, N	SN74H53W SN74H53J, N	7			
MC3032E, F MC3033F	SN74H53J, N	SN74H53J, N SN74H54W	7	MC3151L		SN54H102J, N 7
MC3033F MC3033L, P	SN74H54V SN74H54J, N	SN74H54W SN74H54J, N	7	MC3152F MC3152L		SN54H102W 7 SN54H102J, N 7
MC3033E, F	SN74H55W	SN74H545, N	7	MC3154F	SN54H71W	SN54H102J, N 7 SN54H71W 7
MC3034L, P	SN74H55J, N	SN74H55J, N	7	MC3154F MC3154L	SN54H71W SN54H71J, N	SN54H71W 7 SN54H71J, N 7
MC3050F		SN74H72W	7	MC3154L MC3155F	SN54H713, N	SN54H71J, N 7 SN54H72W 7
MC3050L, P		SN74H72J, N	7	MC3155L	SN54H72V SN54H72J, N	SN54H72W 7 SN54H72J, N 7
			·	MICOTOOL	5.45-11125, IV	JIIJ711723, IN /

# Motorola TTL, Cont.

Туре		Direct	Recommended	Sec.	Туре	Direct	Recommended	Sec.
Number		Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	360.
MC3160F		54H74W	SN54H74W	7	MC54192L	SN54192J, N	SN54192J, N	9
MC3160L		54H74J, N	SN54H74J, N	7	MC54193L	SN54193J, N	SN54193J, N	9
MC3161F		54S114W	SN54S114W	5	MC7400F	SN7400W	SN 7400W	6
MC3161L		54S114J, N	SN54S114J, N	5	MC7400L, P	SN7400J, N	SN7400J, N	6
MC3162F		54S113W	SN54S113W	5	MC7401F	SN7401W	SN7401W	6
AC3162L		54S113J, N	SN54S113J, N	5	MC7401L, P	SN7401J, N	SN7401J, N	6
MC5400F		15400W	SN5400W	6	MC7402F	SN7402W	SN7402W	6
MC5400L		15400J, N	SN5400J, N	6 6	MC7402L, P	SN7402J, N	SN7402J, N	6 6
MC5401F MC5401L		15401W 15401J, N	SN5401W SN5401J, N	6	MC7403L, P	SN7403J, N SN7404W	SN 7403J, N SN 7404W	6
				6	MC7404F			6
MC5402F MC5402L		15402W 15402J, N	SN5402W SN5402J, N	6	MC7404L, P MC7405F	SN7404J, N SN7405W	SN7404J, N SN7405W	6
MC5402L		15403J, N	SN5403J, N	6	MC7405F MC7405L, P	SN7405J, N	SN7405V SN7405J, N	6
MC5403E		15404W	SN5404W	6	MC7405L, P	SN7410W	SN7410W	6
MC5404L		15404J, N	SN5404V	6	MC7410F MC7410L, P	MC7410J, N	SN7410V SN7410J, N	6
MC5404E		15405W	SN5405W	6		SN7420W		6
MC5405L		15405W	SN5405J, N	6	MC7420F MC7420L, P	SN7420W SN7420J, N	SN7420W SN7420J, N	6
MC5405E		154003, N	SN5410W	6	MC7420L, P MC7430F	SN74203, N SN7430W	SN7430W	6
MC5410L		15410V 15410J, N	SN5410J, N	6	MC7430L, P	SN7430V SN7430J, N	SN7430J, N	6
MC5420F		154103, N 15420W	SN5420W	6	MC7440F	SN74303, N	SN7440W	6
MC5420L		15420J, N	SN5420J, N	6	MC7440L, P	SN7440J, N	SN7440J, N	6
MC5430F		15430W	SN5430W	6	MC7441AL, P	SN74141J, N	SN74141J, N	9
MC5430L		15430J, N	SN5430J, N	6	MC7442L, P	SN7442J, N	SN7442J, N	9
MC5440F		15440W	SN5440W	6	MC7443L, P	SN7443J, N	SN7443J, N	9
MC5440L		15440J, N	SN5440J, N	6	MC7444L, P	SN7444J, N	SN7444J, N	9
MC5442L		15442J, N	SN5442J, N	9	MC7445L, P	SN7445J, N	SN7445J, N	9
WC5443L		15443J, N	SN5443J, N	9	MC7446L, P	SN7446AJ, N	SN7446AJ, N	9
MC5444L		15444J, N	SN5444J, N	9	MC7447L, P	SN7447AJ, N	SN7447AJ, N	9
MC5445L		15445J, N	SN5445J, N	9	MC7450F	SN7450W	SN7450W	6
MC5446L	SN	15446AJ, N	SN5446AJ, N	9	MC7450L, P	SN7450J, N	SN7450J, N	6
MC5447L		15447AJ, N	SN5447AJ, N	9	MC7451F	SN7451W	SN7451W	6
AC5450F	SN	15450W	SN5450W	6	MC7451L, P	SN7451J, N	SN7451J, N	6
AC5450L	SN	15450J, N	SN5450J, N	6	MC7453F	SN7453W	SN7453W	6
MC5451F	SN	15451W	SN5451W	6	MC7453L, P	SN7453J, N	SN7453J, N	6
MC5451L	SN	15451J, N	SN5451J, N	6	MC7454F	SN7454W	SN7454W	6
MC5453F	SN	15453W	SN5453W	6	MC7454L, P	SN7454J, N	SN7454J, N	6
MC5453L	SN	15453J, N	SN5453J, N	6	MC7460F	SN7460W	SN7460W	6
VC5454F	SN	15454W	SN5454W	6	MC7460L, P	SN7460J, N	SN7460J, N	6
MC5454L	SN	15454J, N	SN5454J, N	6	MC7472F	SN7472W	SN7472W	6
AC5460F	SN	15460W	SN5460W	6	MC7472L, P	SN7472J, N	SN7472J, N	6
MC5460L	SN	15460J, N	SN5460J, N	6	MC7473F	SN7473W	SN7473W	6
MC5472F		15472W	SN5472W	6	MC7473L, P	SN7473J, N	SN7473J, N	6
MC5472L		15472J, N	SN5472J, N	6	MC7480L, P	SN7480J, N	SN7480J, N	9
MC5473F		15473W	SN5473W	6	SN7483L, P	SN7483J, N	SN7483J, N	9
MC5473L		15473J, N	SN5473J, N	6	MC7490F	SN7490W	SN7490W	9
MC5480L		15480J, N	SN5480J, N	9	MC7490L, P	SN7490J, N	SN7490J, N	9
SN5483L		15483J, N	SN5483J, N	9	MC7491AL, P	SN7491AJ, N	SN7491AJ, N	9
MC5490L		15490W	SN5490W	9	MC7492F	SN7492W	SN7492W	9
VC5490L		15490J, N	SN5490J, N	9	MC7492L, P	SN7492J, N	SN7492J, N	9
MC5491AL		15491 AJ, N	SN5491AJ, N	9	MC7493L, P	SN7493J, N	SN7493J, N	9
MC5492F		15492W	SN5492W	9	SN7494L, P	SN7494J, N	SN7494J, N	9
MC5492L		15492J, N	SN5492J, N	9	SN7495F	SN7495AW	SN7495AW	9
MC5493L		15493J, N	SN5493J, N	9	SN7495L, P	SN7495AJ, N	SN7495AJ, N	9
MC5494L		15494J, N	SN5494J, N	9	SN7496L, P	SN7496J, N	SN7496J, N	9
MC5495F		15495AW	SN5495AW	9	MC17482L	SN7482J, N	SN7482J, N	9
MC5495L		15495AJ, N	SN5495AJ, N	9	MC74107L, P	SN74107J, N	SN74107J, N	6
MC5496L		15496J, N	SN5496J, N	9	MC74121F	SN74121W	SN74121W	6
MC15842L		15482J, N	SN5482J, N	9	MC74121L, P	SN74121J, N	SN74121J, N	
MC54107L		154107J, N	SN54107J, N	6 6	MC74150L	SN74150J, N	SN74150J, N	9
MC54121F		154121W	SN54121W	6	MC74151L, P	SN74151J, N	SN74151J, N	9
MC54121L		154121J, N	SN54121J, N	9	MC74192L, P	SN74192J, N	SN74192J, N	9
MC54150L	SI	154150J, N 154151J, N	SN54150J, N SN54151J, N	9	MC74193L, P	SN74193J, N	SN74193J, N	9

### **Motorola Complex Functions**

Type Number	Direct Replacement	Recommended For New Designs	Sec.	Type Number	Direct Replacement	Recommended for New Designs	s	ec.
MC4000F	organism in the gradient of	SN74153W	9	MC4037L, P		SN7415J, N		9
MC4000L, P	Barrier Carlo	SN74153J. N	9	MC4039P		SN7448J, N		9
MC4001L, P		SN74184J, N or	9	MC4304F	SN5481W	SN5481W		9
		SN74185A.J. N	9	MC4304L	SN5481J, N	SN5481J, N		9
MC4002F		SN74155W	9	MC4305F	SN5481W	SN5481W		9
MC4002L, P		SN74155J, N	9	MC4305L	SN5481J, N	SN5481J, N		9
MC4004F	SN7481W	SN7481W	9	MC316L, P		SN54190J, N		9
MC4004L, P	SN7481J, N	SN7481J, N	9	MC4318L, P		SN54191J, N		9
MC4005F	SN7481W	SN7481W	9	MC4326F		SN54H183W		9
MC4005L, P	SN7481J, W	SN7481J, N	9	MC4326L		SN54H183J, N		9
MC4006F		SN74155W	9	MC4327F		SN54H183W		9
MC4006L, P		SN74155J, N	9	MC4327L		SN54H183J, N		9
MC4007L, P		SN74155J, N	9	MC4328F		SN54181W		9
MC4008F		SN74180W	9	MC4328L		SN54181J, N		9
MC4008L, P		SN74180J, N	9	MC4329F		SN54181W		9
MC4010F		SN74180W	9	MC4329L		SN54181J, N		9
MC4010L, P		SN74180J, N	9	MC4330F		SN54181W		9
MC4012F		SN7495AW	9	MC4330L		SN54181J, N		9
MC4012L, P		SN7495AJ, N	9	MC4331F		SN54181W		9
MC4015L, P		SN7475J, N	9	MC4331L		SN54181J, N		9
MC4016L, P		SN74190J, N	9	MC4332F		SN54182W		9
MC4018L, P		SN74191J, N	9	MC4332L		SN54182J, N		9
MC4023F		SN7492W	9	MC4335F		SN5475W		9
MC4023L, P		SN7492J, N	9	MC4335L. P		SN5475J, N		9
MC4026F		SN74H183W	9	MC4337F		SN5475W		9
MC4026L, P		SN74H183J, N	9	MC4337L, P		SN5475J, N		9
MC4027F		SN74H183W	9	MC8300L.P	SN74195J, N	SN74195J, N		9
MC4027L, P		SN74H183J, N	9	MC8301L, P	011741000,11	SN7442J, N		9
MC4028F		SN74181W	9	MC8304L, P		SN7482J, N		9
MC4028L, P		SN74181J, N	9	MC8309L, P		SN74153J, N		9
MC4029F		SN74181W	9	MC8312L, P		SN74151J, N		9
MC4029L, P		SN74181J, N	9	MC8601F	SN74122W	SN74122W		6
MC4030F		SN74181W	9	MC8601L, P	SN74122J, N	SN74122J, N		6
MC4030L, P		SN74181J, N	9	MC9300L	SN54195J, N	SN54195J, N		9
MC4031F	AND A HOUSE OF THE STATE	SN74181W	9	MC9301L	014041000,14	SN5442J, N		9
MC4031L, P		SN74181J, N	9	MC9304L		SN5482J, N		9
MC4032F		SN74182W	9	MC9309L		SN5452J, N		9
MC4032L, P		SN74182J, N	9	MC9312L		SN54151J, N		9
MC4035F		SN7475W	9	MC9601F	SN54122W	SN54122W		6
MC4035L, P		SN7475J, N	9	MC9601L	SN54122J, N	SN54122J, N		6
MC4037F		SN7475W	9	INIO3007E	0110-11220, IV	011041223, 14		J

# National DTL

Type Number	Direct Recommended Sec. Replacement For New Designs	Type Direct Recommended Number Replacement for New Designs	Sec.
DM930N	SN15830J, N SN7420J, N 6	DM957N SN15857J, N SN7437J, N	6
DM932N	SN15832J, N SN7440J, N 6	DM958N SN15858J, N SN7437J, N	6
DM933N	SN 15833J, N SN 7460J, N 6	DM961N SN15861J, N SN7420J, N	6
DM935N	SN15840J, N SN7405J, N 6	DM962N SN15862J, N SN7410J, N	6
DM936N	SN15836J, N SN7405J, N 6	DM963N SN15863J, N SN7410J, N	6
DM937N	SN15837J, N SN7405J, N 6	DM1800N SN151800J, N SN7420J, N	6
DM944N	SN15844J, N SN7440J, N 6	DM1801N SN151801J, N SN7420J, N	6
DM945N	SN15845J, N SN74110J, N 6	DM9093N SN158093J, N SN7473J, N	6
DM946N	SN15846J, N SN7400J, N 6	DM9094N SN158094J, N SN7473J, N	6
DM948N	SN15848J, N SN74110J, N 6	DM9097N SN158097J, N SN7476J, N	6
DM949N	SN15849J, N SN7400J, N 6	DM9099N SN158099J, N SN7476J, N	6

#### **National TTL**

Туре	Direct	Recommended	Sec.	Type	Direct	Recommended	e
Number †	Replacement	for New Designs	Sec.	Number †	Replacement	for New Designs	Sec.
DM5400D, N (7000)	SN5400J, N	SN5400J, N	6	DM7442D, N (8842)	SN7442J, N	SN7442J, N	9
DM5401D, N (7001)	SN5401J, N	SN5401J, N	6	DM7446D, N (8846)	SN7446AJ, N	SN7446AJ, N	9
DM5402D, N (7002)	SN5402J, N	SN5402J, N	6	DM7447D, N (8847)	SN7447AJ, N	SN7447AJ, N	9
DM5403D, N (7003)	SN5403J, N	SN5403J, N	6	DM7448D, N (8848)	SN7448J, N	SN7448J, N	9
DM5404D, N (7004)	SN5404J, N	SN5404J, N	6	DM7450D, N (8050)	SN7450J, N	SN7450J, N	6
DM5405D, N (7005)	SN5405J, N	SN5405J, N	6	DM7451D, N (8051)	SN7451J, N	SN7451J, N	6
DM5408D, N (7008)	SN5408J, N	SN5408J, N	6	DM7453D, N (8053)	SN7453J, N	SN7453J, N	6
DM5409D, N (7009)	SN5409J, N	SN5409J, N	6	DM7454D, N (8054)	SN7454J, N	SN7454J, N	6
DM5410D, N (7010)	SN5410J, N	SN5410J, N	6	DM7460D, N (8060)	SN7460J, N	SN7460J, N	6
DM5420D, N (7020)	SN5420J, N	SN5420J, N	6	DM7472D, N (8540)	SN7472J, N	SN7472J, N	6
DM5430D, N (7030)	SN5430J, N	SN5430J, N	6	DM7473D, N (8501)	SN7473J, N	SN7473J, N	6
DM5440D, N (7040)	SN5440J, N	SN5440J, N	6	DM7474D, N (8510)	SN7474J, N	SN7474J, N	6
DM5442D, N (7842)	SN5442J, N	SN5442J, N	9	DM7475D, N (8550)	SN7475J, N	SN7475J, N	9
DM5446D, N (7846)	SN5446AJ, N	SN5446AJ, N	9	DM7476D, N (8500)	SN7476J, N	SN7476J, N	6
DM5447D, N (7847)	SN5447AJ, N	SN5447AJ, N	9	DM7483D, N (8283)	SN7483J, N	SN7483J, N	9
DM5448D, N (7848)	SN5448J, N	SN5448J, N	9	DM7486D, N (8086)	SN7486J, N	SN7486J, N	9
DM5450D, N (7050)	SN5450J, N	SN5450J, N	6	DM7488D, N (8588)	SN7488J, N	SN7488J, N	9
DM5451D, N (7051)	SN5451J, N	SN5451J, N	6	DM7490D, N (8530)	SN7490J, N	SN7490J, N	9
DM5453D, N (7053)	SN5453J, N	SN5453J, N	6	DM7491AD, N	SN7491AJ, N	SN7491AJ, N	9
DM5454D, N (7054)	SN5454J, N	SN5454J, N	6	DM7492D, N (8532)	SN7492J, N	SN7492J, N	9
DM5460D, N (7060)	SN5460J, N	SN5460J, N	6	DM7493D, N (8533)	SN7493J, N	SN7493J, N	9
DM5472D, N (7540)	SN5472J, N	SN5472J, N	6	DM7495D, N (8580)	SN7495AJ, N	SN7495AJ, N	9
DM5473D, N (7501)	SN5473J, N	SN5473J, N	6	DM74107D, N (8502)	SN74107J, N	SN74107J, N	6
DM5474D, N (7510)	SN5474J, N	SN5474J, N	6	DM74121D, N	SN74121J, N	SN74121J, N	6
DM5475D, N (7550)	SN5475J, N	SN5475J, N	9	DM74153D, N (8212)	SN74153J, N	SN74153J, N	9
DM5476D, N (7500)	SN5476J, N	SN5476J, N	6	DM74154D, N (8213)	SN74154J, N	SN74154J, N	9
DM5483D, N (7283)	SN5483J, N	SN5483J, N	9	DM7520D, N		SN5497J, N	9
DM5486D, N (7086)	SN5486J, N	SN5486J, N	9	DM7551D, N		SN5475J, N	9
DM5488D, N (7588)	SN5488J, N	SN5488J, N	9	DM7560D. N	SN54192J. N	SN54192J, N	9
DM5490D, N (7530)	SN5490J, N	SN5490J, N	9	DM7563D, N	SN54193J, N	SN54193J, N	9
DM5491AD, N	SN5491AJ, N	SN5491AJ, N	9	DM7570D, N	SN54164J, N	SN54164J, N	9
DM5492D, N (7532)	SN5492J, N	SN5492J, N	9	DM7588D, N	SN5488J, N	SN5488J, N	9
DM5493D, N (7533)	SN5493J, N	SN5493J, N	9	DM7590D, N	SN54165J, N	SN54165J, N	9
DM5495D, N (7580)	SN5495AJ, N	SN5495AJ, N	9	DM7598D, N		SN5488J, N	9
DM54107D, N (7502)	SN54107J, N	SN54107J, N	6	DM7599D, N		SN5489J, N	9
DM54121D, N	SN54121J, N	SN54121J, N	6	DM8200D, N		SN7485J, N	9
DM54153D, N (7212)	SN54153J, N	SN54153J, N	9	DM8210D, N		SN74151J, N	9
DM54154D, N (7213)	SN54154J, N	SN54154J, N	9	DM8220D, N		SN74180J, N	9
DM7200D, N		SN5485J, N	9	DM8280D, N (7680)		SN54196J, N	9
DM7210D, N		SN54151J, N	9	DM8281D, N (7681)		SN54197J, N	9
DM7220D, N		SN54180J, N	9	DM8288D, N (7688)		SN54197J, N	9
DM7280D, N (8680)		SN54196J, N	9	DM8300D, N (8600)	SN74195J, N	SN74195J, N	9
DM7281D, N (8681)		SN54197J, N	9	DM8311D, N (8213)	SN74154J, N	SN74154J, N	9
DM7288D, N (8688)		SN54197J, N	9	DM8520D, N		SN7497J, N	9
DM7400D, N (8000)	SN7400J, N	SN7400J, N	6	DM8551D, N		SN7475J, N	9
DM7401D, N (8001)	SN7401J, N	SN7401J, N	6	DM8560D, N	SN74192J, N	SN74192J, N	9
DM7402D, N (8002)	SN7402J, N	SN7402J, N	6	DM8563D, N	SN74193J, N	SN74193J, N	9
DM7403D, N (8003)	SN7403J, N	SN7403J, N	6	DM8570D, N	SN74164J, N	SN74164J, N	9
DM7404D, N (8004)	SN7404J, N	SN7404J, N	6	DM8588D, N	SN7488J, N	SN7488J, N	9
DM7405D, N (8005)	SN7405J, N	SN7405J, N	6	DM8590D, N	SN74165J, N	SN74165J, N	9
DM7408D, N (8008)	SN7408J, N	SN7408J, N	6	DM8598D, N	- <del>-</del>	SN7488J, N	9
DM7409D, N (8009)	SN7409J, N	SN7409J, N	6	DM8599D, N		SN7489J, N	9
DM7410D, N (8010)	SN7410J, N	SN7410J, N	6	DM8601D, N (8850)	SN74122J, N	SN74122J, N	6
DM7420D, N (8020)	SN7420J, N	SN7420J, N	6	DM9300D, N (7600)	SN54195J, N	SN54195J, N	9
DM7430D, N (8030)	SN7430J, N	SN7430J, N	6	DM9311D, N (7213)	SN54154J, N	SN54154J, N	9
	SN7440J, N	SN7440J, N	6	DM9601D, N (7850)	SN54122J, N	SN54122J, N	6
DM7440D, N (8040)							

<sup>&</sup>lt;sup>†</sup>Number in parentheses is an obsolete type number.

# В

# DTL/TTL CIRCUITS

### Raytheon DTL

RI RI RI RI RI RI RI RI RI RI RI RI RI R	Number  C930D, P  C930J, P  C932J, P  C932J, P  C933J, P  C934J, P  C934J, P  C935D, P  C935D, P  C935J, P  C936J, P  C937D, P  C937D, P  C940J, P  C940J, P  C941J, P  C941J, P  C941J, P	Replacement SN15830J, N SN15830U SN15832U SN15833J, N SN15833J, N SN15834J, N SN15834U SN15834U SN15836J, N SN15836J, N SN15837J, N SN15837U SN15837U SN15837U SN15835J, N SN15837U SN15835J, N SN15837U SN15835J, N SN15835U SN15831J, SN15835U SN15835J, N SN15835U SN15835J, N SN15835U SN15835U SN15835U SN15835U SN15835U SN15835U	For New Designs SN7420J, N SN7420W SN7440J, N SN7440W SN7460J, N SN7460W SN7405W SN7405J, N SN7405W SN7405J, N SN7405J, N SN7405J, N SN7405W SN7405J, N SN7405W SN7405W SN7405W SN7405W SN7405W SN7405W SN7405W SN7405W	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	Number RM930D, P RM930J, RM932D, P RM932J, RM933D, P RM933J, RM934D, P RM934J, RM935D, P RM936D, P RM936D, P RM936D, P RM936D, P RM937D, P	Replacement SN 15930J, N SN 15930U SN 15932J, N SN 15932U SN 15933J, N SN 15933J, N SN 15934U SN 15934U SN 15938J, N SN 15938U SN 15938U SN 15936J, N SN 15936U	for New Designs SN5420J, N SN5420J, N SN5440U, N SN5440W SN5440U, N SN5460W SN5405U, N SN5405U SN5405U, N SN5405U, N SN5405U, N SN5405U, N SN5405U	6 6 6 6 6 6 6 6
RI RI RI RI RI RI RI RI RI RI RI RI RI R	C930J C932D, P C932J C933D, P C933J, C933J C935D, P C934J C935D, P C936J C936J C937D, P C936J C937J C940D, P C940D, P C941J, P	SN15830U SN15832U SN15833U SN15833U SN15833U SN15834U SN15834U SN15838U SN15836U SN15836U SN15837U, N SN15837U, N SN15837U, N SN15837U, SN15837U SN15837U, SN15837U SN15837U, SN15837U	SN 7420W SN 7440U, N SN 7440W SN 7460J, N SN 7460J, N SN 7405J, N SN 7405J, N SN 7405J, N SN 7405J, N SN 7405J, N SN 7405W SN 7405U, N	6 6 6 6 6 6 6 6 6	RM930J RM932D, P RM932J RM933D, P RM933J RM934D, P RM936J, P RM935D, P RM935D, P RM936D, P RM936D, P	SN15930U SN15932J, N SN15932U SN15933J, N SN15934J, N SN15934U SN15938J, N SN15938U SN15936J, N SN15936J, N SN15936U	SN5420J, N SN5440J, N SN5440W SN5460J, N SN5460W SN5405J, N SN5405W SN5405J, N SN5405W SN5405J, N	6 6 6 6 6 6 6 6
R6 R6 R6 R6 R6 R6 R6 R6 R6 R6 R6 R6 R6 R	C932J P C933D P C933D P C934D P C934J C935D P C935J C936D P C936J C937D P C937J C940D P C940J C941J P	SN 15832U SN 15833J, N SN 15833U SN 15834J, N SN 15834J, N SN 15838J, N SN 15836U SN 15836U SN 15837J, N SN 15837U SN 15837U SN 15835U	SN 7440W SN 7460J, N SN 7460W SN 7405J, N SN 7405J, N SN 7405J, N SN 7405J, N SN 7405W SN 7405J, N SN 7405J, N SN 7405J, N	6 6 6 6 6 6 6 6 6	RM932D, P RM932J, P RM933D, P RM933J, RM934D, P RM934J, RM935D, P RM935J, RM936D, P RM936D, P RM936D, P	SN15932J, N SN15932U SN15933J, N SN15933U SN15934J, N SN15934U SN15938J, N SN15938U SN15938J, N SN15936J, N SN15936U	SN5440J, N SN5440W SN5460J, N SN5460W SN5405J, N SN5405J, N SN5405J, N SN5405J, N	6 6 6 6 6 6 6
RO RO RO RO RO RO RO RO RO RO RO RO RO R	C933D, P C933J C934D, P C934J, P C934J, C935D, P C936D, P C936D, P C936D, P C937D, P C937J C940D, P C940D, P C941D, P	SN15833J, N SN15833U SN15834J, N SN15834U SN15838J, N SN15838U SN15836U SN15837J, N SN15837U SN15837J, SN15837J, N SN15837J, SN15835J, N SN15835J, N	SN 7460J, N SN 7460W SN 7405J, N SN 7405J, N SN 7405J, N SN 7405U, N SN 7405W SN 7405J, N SN 7405W SN 7405J, N	6 6 6 6 6 6 6	RM932J RM933D, P RM933J RM934D, P RM934J RM935D, P RM935D, P RM936D, P RM936J	SN15932U SN15933J, N SN15933U SN15934J, N SN15938U SN15938U SN15936J, N SN15936U	SN5440W SN5460J, N SN5460W SN5405J, N SN5405W SN5405W SN5405J, N SN5405J, N	6 6 6 6 6 6 6
RO RO RO RO RO RO RO RO RO RO RO RO RO R	C933J C934D, P C934J C935D, P C935D, P C936J C937D, P C937J C940D, P C940J C941D, P	SN15833U SN15834J, N SN15834U SN15838J, N SN15838U SN15836U SN15836U SN15837J, N SN15837J, SN15837U SN15837U SN15837U SN15835J, N	SN7460W SN7405U, N SN7405W SN7405J, N SN7405U, SN7405U, SN7405U, N SN7405U, N SN7405W SN7405W SN7405U, N	6 6 6 6 6	RM933D, P RM933J RM934D, P RM934J RM935D, P RM935D, P RM936D, P RM936D, P	SN15933J, N SN15933U SN15934J, N SN15934U SN15938J, N SN15938U SN15936J, N SN15936U	SN5460J, N SN5460W SN5405J, N SN5405W SN5405J, N SN5405W SN5405J, N	6 6 6 6 6 6
RO RO RO RO RO RO RO RO RO RO RO RO RO R	C934D, P C934J C935D, P C935J C936D, P C936J, P C937J, P C937J C940D, P C940J C941J, P	SN15834J, N SN15834U SN15838J, N SN15838U SN15836U SN15836U SN15837J, N SN15837U SN15835U	SN7405J, N SN7405J, N SN7405J, N SN7405W SN7405J, N SN7405J, N SN7405J, N SN7405J, N	6 6 6 6 6	RM933J RM934D, P RM934J RM935D, P RM935J RM936D, P RM936J	SN 15933U SN 15934J, N SN 15934U SN 15938U SN 15938U SN 15936J, N SN 15936U	SN5460W SN5405J, N SN5405W SN5405J, N SN5405W SN5405J, N	6 6 6 6
RO RO RO RO RO RO RO RO RO RO RO RO RO R	C934J C935D, P C935D, P C936D, P C936D, P C937D, P C940D, P C940D, P C941D, P	SN15834U SN15838J, N SN15836U SN15836U, N SN15836U SN15837J, N SN15837U SN15835J, N SN15835J, N	SN 7405W SN 7405J, N SN 7405W SN 7405J, N SN 7405W SN 7405J, N SN 7405W SN 7405J, N	6 6 6 6	RM934D, P RM934J RM935D, P RM935J RM936D, P RM936J	SN 15934J, N SN 15934U SN 15938J, N SN 15938U SN 15936J, N SN 15936U	SN5405J, N SN5405W SN5405J, N SN5405W SN5405J, N	6 6 6 6
RO RO RO RO RO RO RO RO RO	C935D, P C935D, C936D, P C936D, P C936J, C937D, P C937J, C940D, P C940D, P C941D, P	SN15838J, N SN15838U SN15836J, N SN15836U SN15837J, N SN15837U SN15835J, N SN15835U	SN7405J, N SN7405W SN7405J, N SN7405W SN7405J, N SN7405W SN7405W	6 6 6 6	RM935D, P RM935J RM936D, P RM936J	SN15938J, N SN15938U SN15936J, N SN15936U	SN5405J, N SN5405W SN5405J, N	6 6 6
RO RO RO RO RO RO RO RO RO RO	C935J C936D, P C936J C937D, P C937J C940D, P C940J C941D, P C941J	SN15838U SN15836J, N SN15836U SN15837J, N SN15837U SN15835J, N SN15835U	SN7405W SN7405J, N SN7405W SN7405J, N SN7405W SN7405J, N	6 6 6	RM935J RM936D, P RM936J	SN15938U SN15936J, N SN15936U	SN5405W SN5405J, N	6 6
RO RO RO RO RO RO RO RO	C936D, P C936J C937D, P C937J C940D, P C940J C941D, P	SN 15836J, N SN 15836U SN 15837J, N SN 15837U SN 15835J, N SN 15835U	SN7405J, N SN7405W SN7405J, N SN7405W SN7405J, N	6 6	RM936D, P RM936J	SN15936J, N SN15936U	SN5405J, N	6
RO RO RO RO RO RO RO	C936J C937D, P C937J C940D, P C940J C941D, P C941J	SN15836U SN15837J, N SN15837U SN15835J, N SN15835U	SN 7405W SN 7405J, N SN 7405W SN 7405J, N	6	RM936J	SN 15936U	and the state of t	
RO RO RO RO RO RO	C937D, P C937J C940D, P C940J C941D, P C941J	SN15837J, N SN15837U SN15835J, N SN15835U	SN7405J, N SN7405W SN7405J, N	6			CNEADEW	
RO RO RO RO	C937J C940D, P C940J C941D, P C941J	SN 15837U SN 15835J, N SN 15835U	SN7405W SN7405J, N		RM937D. P		314340344	6
RO RO RO	C940D, P C940J C941D, P C941J	SN15835J, N SN15835U	SN7405J, N	. 6		SN15937J, N	SN5405J, N	6
RO RO RO	C940J C941D, P C941J	SN15835U			RM937J	SN15937U	SN5405W	6
R	C941D, P C941J			6	RM940D, P	SN15935J, N	SN5405J, N	6
R	C941J	SN 15841J, N	SN7405W	6	RM940J	SN 15935U	SN5405W	6
R				11	RM941D, P	SN 15941J, N		11
	C944D, P	SN 15841U		11	RM941J	SN15941U		11
		SN15844J, N	SN7440J, N	6	RM944D, P	SN15944J, N	SN5440J, N	6
	C944J	SN15844U	SN7440W	6	RM944J	SN15944U	SN5440W	6
	C945D, P C945J	SN 15845J, N	SN74110J, N	6	RM945D, P	SN15945J, N	SN54110J, N	6
		SN 15845U	SN74110W	6	RM945J	SN15945U	SN54110W	6
	C946D, P C946J	SN 15846J, N SN 15846U	SN 7400J, N SN 7400W	6	RM946D, P	SN15946J, N	SN5400J, N	6
	C948D, P	SN 15848J, N	SN7400W SN74110J, N	6	RM946J	SN15946U	SN5400W	6
	C948J	SN 15848U	SN741103, N SN74110W	6	RM948D, P RM948J	SN 15948J, N SN 15948U	SN54110J, N	6
	C949D, P	SN 15849J, N	SN7400J, N	6	RM949D, P	SN 159480 SN 15949J, N	SN54110W SN5400J, N	6
	C949J	SN 15849U	SN7400W	6	RM949J	SN 15949U	SN5400W	6
	C950D, P	SN15850J, N	SN74110J, N	6	RM950D. P	SN 159490 SN 15950J, N	SN54110J. N	6
	C950J	SN 15850U	SN 74110W	6	RM950J, F	SN15950U	SN54110W	6
	C951D, P	SN15851J, N	SN74121J, N	6	RM951D, P	SN15951J, N	SN54170W SN54121J. N	6
	C951J	SN15851U	SN74121W	6	RM951J	SN 15951U	SN54121W	6
	C957J	SN 15857J, N	SN7437J, N	6	RM957D. P	SN 15957J, N	SN5437J, N	6
R	C957J	SN15857U	SN7437W	6	RM957J	SN 15957U	SN5437W	6
R	C958D, P	SN 15858J, N	SN7437J, N	6	RM958D, P	SN15958J, N	SN5437J, N	6
R	C958J	SN15858U	SN7437W	6	RM958J	SN 15958U	SN5437W	6
R	C961D, P	SN15861J, N	SN7420J, N	6	RM961D, P	SN15961J, N	SN5420J, N	6
R	C961J	SN15861U	SN7420W	6	RM961J	SN15961U	SN5420W	6
R	C962D, P	SN15862J, N	SN7410J, N	6	RM962D, P	SN 15962J, N	SN5410J, N	6
R	C962J	SN 15862U	SN7410W	6	RM962J	SN 15962U	SN5410W	6
R	C9630D, P	SN15863J, N	SN7410J, N	6	RM963D, P	SN 15963J, N	SN5410J, N	6
	C963J	SN15863U	SN7410W	6	RM963J	SN15963U	SN5410W	6
	C993D, P	SN158093J, N	SN7473J, N	6	RM993D, P	SN 159093J, N	SN5473J, N	. 6
	C993J	SN158093U	SN7473W	. 6	RM993J	SN159093U	SN5473W	6
	C994D, P	SN158094J, N	SN7473J, N	6	RM994D, P	SN 159094J, N	SN5473J, N	6
	C994J	SN158094U	SN7473W	6	RM994J	SN 159094U	SN5473W	6
	C997D, P	SN 158097J, N	SN7476J, N	6	RM997D, P	SN159097J, N	SN5476J, N	6
	C997J	SN 158097U	SN7476W	6	RM977J	SN 159097U	SN5476W	6
	C999D, P	SN 158099J, N	SN7476J, N	6	RM999D, P	SN159099J, N	SN5476J, N	6
	C999J	SN158099U	SN7476W	6	RM999J	SN 159099U	SN5476W	6
	C1900D, P	SN 151800J, N	SN7420J, N	6	RM1900D, P	SN151900J, N	SN5420J, N	6
	C1900J	SN 151800U	SN7420W	6	RM1900J	SN151900U	SN5420W	6
	C1901D, P	SN151801J, N	SN7420J, N	6	RM1901D, P	SN 151901J, N	SN5420J, N	6
	C1901J	SN151801U	SN7420W	6	RM1901J	SN 151901U	SN5420W	6
	C1902D, P	SN 151802J, N	SN7430J, N	6	RM1902D, P	SN 151902J, N	SN5430J, N	6
	C1902J	SN151802U	SN7430W	6	RM1902J	SN151902U	SN5430W	6
	C1903D, P	SN151803J, N	SN7430J, N	6	RM1903D, P	SN151903J, N	SN5430J, N	6
	C1903J C1904D, P	SN 151803U SN 151804J, N	SN 7430W SN 7430J, N	6	RM1903J RM1904D, P	SN151903U	SN5430W	6
	C1904D, P	SN 151804J, N SN 151804U	SN 7430J, N SN 7430J, N	6	RM 1904D, P RM 1904J	SN 151904J, N SN 151904U	SN5430J, N SN5430W	6
	C1905D, P	SN 1518040 SN 151805J, N	SN 7430J, N SN 7430J, N	6	RM1904J RM1905D, P	SN 1519040 SN 151905J, N	SN5430J, N	6
	C1905J	SN 151805U	SN7430W	6	RM1905J	SN 151905J, N	SN5430W	6

# Raytheon TTL

	Туре	Direct	Recommended	Sec.	Туре	Direct	Recommended	Sec.
	umber	Replacement	for New Designs		Number	Replacement	for New Designs	
RF10D, F	Р	SNF10J, N	SN5472J, N	6	RF131K	SNF131U	SN54H108W	7
RF10K	_	SNF10U	SN5472W	6	RF132D, P RF132K	SNF132J, N	SN74H108J, N	7
RF11D, F	۲ )	SNF11J, N SNF11U	SN5472J, N SN5472W	6 6	RF133D, P	SNG 132U SNF 133J, N	SN74H108W SN74H108J, N	7
RF12D, F	D	SNF110 SNF12J, N	SN7472J, N	6	RF133D, F	SNF 133J, N	SN74H 1083, N	7
RF12D, F	5	SNF12J, N SNF12U	SN7472W	6	RF200D, P	SNF 200J, N	SN54H102J, N	7
RF13D, F	P	SNF13J, N	SN7472J, N	6	RF200K	SNF 200U	SN54H102W	7
RF13K		SNF13U	SN7472W	6	RF201D, P	SNF201J, N	SN54H102J, N	7
RF20D, F	Р	SNF20J, N	SN5472J, N	6	RF201K	SNF201U	SN54H102W	7
RF20K		SNF20U	SN5472W	6	RF202D, P	SNF 202J, N	SN74H102J, N	7
RF21D, F	Р	SNF21J, N	SN5472J, N	6	RF202K	SNF202U	SN74H102W	7
RF21K		SNF21U	SN5472W	6	RF203D, P	SNF203J, N	SN74H102J, N	7
RF22D, F	P	SNF22J, N	SN7472J, N	6	RF203K	SNF203U	SN74H102W	7
RF22K		SNF22U	SN7472W	6	RF210D, P	SNF210J, N	SN54H101J, N	7
RF23D, F	P	SNF23J, N	SN7472J, N	6	RF210K	SNF210U	SN54H101W	7
RF23K		SNF23U	SN7472W	6	RF211D, P	SNF211J, N	SN54H101J, N	7
RF30D, F	P	SNF30J, N	SN54104J, N	6	RF211K	SNF211U	SN54H101W	7
RF30K		SNF30U	SN54104W	6	RF212D, P	SNF212J, N	SN74H101J, N	7
RF31D, F	P	SNF31J, N	SN54104J, N	6	RF212K	SNF212U	SN74H101W	7
RF31K		SNF31U	SN54104W	6	RF213D, P	SNF213J, N	SN74H101J, N	7
RF32D, F	Р	SNF32J, N	SN 74104J, N	6	RF213K	SNF213U	SN74H101W	7
RF32K		SNF32U	SN74104W	6	RF250D, P	SNF250J, N	SN54H102J, N	7
RF33D, F	۲ .	SNF32J, N	SN 74104J, N	6 6	RF250K RF251D, P	SNF250U	SN54H102W SN54H102J, N	7
RF33K RF50D, F	<b>.</b>	SNF32U SNF50J, N	SN74104W SN5470J, N	6	RF251K	SNF251J, N SNF251U	SN54H 102J, N SN54H 102W	7
RF50K	·	SNF50U SNF50U	SN54700, N	6	RF252D, P	SNF 252J, N	SN74H 102V	7
RF51D, F	P	SNF51J, N	SN5470J, N	6	RF252K	SNF252U	SN74H102W	7
RF51K		SNF51U	SN5470W	6	RF253D, P	SNF253J, N	SN74H102J, N	7
RF52D, F	P	SNF52J, N	SN7470J, N	6	RF253K	SNF253U	SN74H102W	7
RF52K		SNF52U	SN7470W	6	RF260D, P	SNF 260J, N	SN54H101J, N	7.
RF53D, F	P	SNF53J, N	SN7470J, N	6	RF260K	SNF260U	SN54H101W	7
RF53K		SNF53U	SN7470W	6	RF261D, P	SNF261J, N	SN54H101J, N	7
RF60D, F	P	SNF60J, N	SN54H101J, N	7	RF261K	SNF261U	SN54H101W	7
RF60K		SNF60U	SN54H101W	7	RF262D, P	SNF 262J, N	SN74H101J, N	7
RF61D, F	Р	SNF61J, N	SN54H101J, N	7	RF262K	SNF262U	SN74H101W	7
RF61K		SNF61U	SN54H101W	7	RF263D, P	SNF263J, N	SN74H101J, N	7
RF62D, F	P	SNF62J, N	SN74H101J, N	7	RF263K	SNF263U	SN74H101W	7
RF62K		SNF62U	SN74H101W	7	RF3120D, P		SN54S112J, N	5
RF63D, F	Р	SNF63J, N	SN74H101J, N	7	RF3120K		SN54S112W	5
RF63K		SNF63U	SN74H101W	7	RF3122D, P		SN74S112J, N	5
RF100D,	, Р	SNF100J, N	SN54H103J, N	7	RF3122K		SN74S112W	5
RF100K		SNF100U	SN54H103W	7 7	RF3130D, P		SN54S114J, N	5
RF101D, RF101K	, Р	SNF101J, N	SN54H103J, N SN54H103W	7	RF3130K RF3132D, P		SN54S114W SN74S114J, N	5 5
		SNF101U	SN 74H 103W SN 74H 103J, N	7	RF3132K		SN74S114J, N SN74S114W	5 5
RF102D, RF102K	· <b>-</b>	SNF102J, N SNF102U	SN74H1033, N	7	RF3200D, P		SN54S112J, N	5
RF102N	D	SNF102U SNF103J, N	SN74H103W SN74H103J, N	7	RF3200K		SN54S112J, N	5
RF 103D,		SNF103U	SN74H103W	7	RF3202D, P		SN74S112J, N	5
RF110D,	P	SNF110J, N	SN54H108J, N	7	RF3202K		SN74S112W	5
RF110K		SNF110U	SN54H108W	7	RF3210D, P		SN54S112J, N	5
RF111D,	P	SNF111J, N	SN54H108J, N	7	RF3210K		SN54S112W	5
RF111K		SNF111U	SN54H108W	7.	RF3212D, P		SN74S112J, N	5
RF112D,	P	SNF112J, N	SN74H108J, N	7	RF3212K		SN74S112W	5
RF112K		SNF112U	SN74H108W	7	RF3220D, P		SN54S74J, N	5
RF113K,	Р	SNF113J, N	SN74H108J, N	7	RF3220K		SN54S74W	5
RF113K		SNF113U	SN74H108W	7	RF3222D, P		SN74S74J, N	5
RF120D,	. Р	SNF120J, N	SN54H103J, N	7	RF3222K		SN74S74W	. 5
RF120K		SNF120U	SN54H103W	7	RG40D, P	SNG40J, N	SN5420J, N	6
RF121D,	P	SNF121J, N	SN54H103J, N	7	RG40K	SNG40U	SN5420W	6
RF121K		SNF121U	SN54H103W	7	RG41D, P	SNG41J, N	SN5420J, N	6
RF122D,	. Р	SNF122J, N	SN74H103J, N	7	RG41K	SNG41U	SN5420W	6
RF122K		SNF122U	SN74H103W	7	RG42D, P	SNG42J, N	SN7420J, N	6
RF123D,	. Р	SNF123J, N	SN74H103J, N	7	RG42K	SNG42U	SN7420W	6
RF123K		SNF123U	SN 74H 103W	7	RG43D, P	SNG43J, N	SN7420J, N	- 6
RF130D,	P	SNF130J, N	SN54H108J, N	7	RG43K	SNG43U	SN7420W	6
RF130K		SNF130U	SN54H108W	7	RG50D, P	SNG50J, N	SN5453J, N	6
RF131D,	P	SNF131J, N	SN54H108J, N	7	RG50K	SNG50U	SN5453W	6

# Raytheon TTL, Cont.

	Туре	Direct	Recommended	Sec.	Type Number	Direct	Recommended	Sec.
ò	Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	
	RG51D, P	SNG51J, N	SN5453J, N	6	RG 133D, P	SNG 133J, N	SN74S140J, N	5
	RG51K	SNG51U	SN5453W	6	RG133K	SNG133U	SN74S140W	5
	RG52D, P	SNG52J, N	SN7453J, N	6	RG 140D, P	SNG140J, N	SN5400J, N	6
	RG52K	SNG52U	SN7453W	6	RG 140K	SNG140U	SN5400W	6
	RG53D, P	SNG53J, N	SN7453J, N	6	RG 141D, P	SNG141J, N	SN5400J, N	6
	RG53K	SNG53U	SN7453W	6	RG 141K	SNG141U	SN5400W	6
	RG60D, P	SNG60J, N	SN5430J, N	6	RG 142D, P	SNG 142J, N	SN7400J, N	6
	RG60K	SNG60U	SN5430W	6	RG 142K	SNG 142U	SN7400W	6
	RG61D, P	SNG61J, N	SN5430J, N	6	RG 143D, P	SNG 143J, N	SN7400J, N	6
	RG61K	SNG61U	SN5430W	6	RG 143K	SNG143U	SN7400W	6
	RG62D, P	SNG62J, N	SN 7430J, N	6	RG 150D, P	SNG150J, N	SN54H62J, N	7
	RG62K	SNG62U	SN7430W	6	RG 150K	SNG 150U	SN54H62W	7
	RG63D, P	SNG63J, N	SN7430J, N	6	RG 151D, P	SNG151J, N	SN54H62J, N	7
	RG63K	SNG63U	SN7430W	6	RG151K	SNG151U	SN54H62W	7
	RG70D, P	SNG70J, N	SN5450J, N	6	RG 152D, P	SNG 152J, N	SN74H62J, N	7
	RG70K	SNG70U SNG71J, N	SN5450W	6	RG 152K	SNG152U	SN74H62W	7
	RG71D, P		SN5450J, N	6	RG153D, P	SNG153J, N	SN74H62J, N	7
	RG71K	SNG71U SNG72J, N	SN5450W	6	RG 153K	SNG 153U	SN74H62W	7
	RG72D, P RG72K	SNG72U SNG72U	SN 7450J, N SN 7450W	6	RG 160D, P	SNG 160J, N	SN5438J, N	6
	RG73D, P	SNG73J, N	SN7450W SN7450J, N	6	RG 160K	SNG 160U	SN5438W	6
	RG73K	SNG73U	SN7450W	6	RG 161D, P	SNG161J, N	SN5438J, N	6
	RG80D, P	SNG80J, N	SN5413J, N	6	RG161K	SNG161U	SN5438W	6
	RG80K	SNG80U	SN54133, N	6	RG 162D, P	SNG162J, N	SN7438J, N	6
	RG81D, P	SNG81J, N	SN5413J, N	6	RG 162K	SNG162U	SN7438W	6
	RG81K	SNG81U	SN5413W	6	RG 163D, P	SNG163J, N	SN7438J, N	6
	RG82D, P	SNG82J, N	SN7413J, N	6	RG163K	SNG153U	SN7438W	6
	RG82K	SNG82U	SN7413W	6	RG 170D, P	SNG 170J, N	SN5460J, N	6
	RG83D, P	SNG83J, N		6	RG 170K	SNG170U	SN5460W	6
	RG83K	SNG83U	SN7413J, N SN7413W	6	RG171D, P	SNG 171J, N	SN5460J, N	6
	RG90D, P	SNG90J, N	SN5486J, N	9	RG171K	SNG171U	SN5460W	6
	RG90K	SNG90U	SN5486W	9	RG 172D, P	SNG 172J, N	SN7460J, N	6
	RG91D, P	SNG91J, N	SN5486J, N	9	RG172K	SNG172U	SN7460W	6
	RG91K	SNG91U	SN5486W	9	RG 173D, P	SNG 173J, N SNG 173U	SN7460J, N SN7460W	6
	RG92D, P	SNG92 ', N	SN7486J, N	9	RG 173K RG 180D, P	SNG 1730		6
	RG92K	SNG92	SN7486W	9	RG 1800, P	SNG 1800, N	SN5430J, N SN5430W	6
	RG93D, P	SNG93J, N	SN7486J, N	9	RG 181D, P	SNG 181J, N	SN5430W SN5430J, N	6
	RG93K	SNG93U	SN7486W	9	RG 181K	SNG 1813, N	SN5430W	6
	RG100D, P	SNG100J, N	SN5453J, N	6	RG 182D, P	SNG 1810	SN7430V SN7430J, N	6
	RG100K	SNG100U	SN5453W	6	RG 182K	SNG 1823, N	SN7430W	6
	RG101D, P	SNG 101J, N	SN5453J, N	6	RG 183D, P	SNG 1820	SN7430V SN7430J, N	6
	RG101K	SNG101U	SN5453W	6	RG 183K	SNG 183U	SN7430W	6
	RG102D, P	SNG 102J, N	SN5453J, N	6	RG 190D, P	SNG 190J, N	SN5410J, N	6
	RG102K	SNG 102U	SN5453W	6	RG 190K	SNG 1903, 1V	SN5410W	6
	RG103D, P	SNG103J, N	SN7454J. N	6	EG 191D, P	SNG191J, N	SN5410J, N	6
	RG103K	SNG103U	SN7453W	6	RG191K	SNG 1913, IV	SN5410W	6
	RG110D, P	SNG110J, N	SN54H55J, N	7	RG 192D, P	SNG 1970 SNG 192J, N	SN7410J, N	6
	RG110K	SNG110U	SN54H55W	7	RG192K	SNG 1923, IV SNG 192U	SN7410W	6
	RG111D, P	SNG111J, N	SN54H55J, N	7	RG 193D, P	SNG 1920 SNG 193J, N	SN7410V SN7410J, N	6
	RG111K	SNG111U	SN54H55W	7	RG 193K	SNG 1930, 14	SN7410W	6
	RG112D, P	SNG112J, N	SN74H55J, N	7	RG200D, P	SNG 1930 SNG 200J, N	SN54H30J, N	7
	RG112K	SNG112U	SN74H55W	7	RG200D, F	SNG 200U	SN54H30W	7
	RG113D, P	SNG113J, N	SN74H55J, N	7	RG201D, P	SNG2000 SNG201J, N	SN54H30J, N	7
	RG113K	SNG113U	SN74H55W	7	RG201D, F	SNG201U	SN54H30W	7
	RG120D, P	SNG 120J, N	SN5430J, N	6	RG201K RG202D, P	SNG2010 SNG202J, N	SN74H30J, N	7
	RG120K	SNG120U	SN5430W	6	RG202D, P RG202K	SNG 202J, N SNG 202U	SN74H30U, N	7
	RG121D, P	SNG121J, N	SN5430J, N	6	RG202N RG203D, P	SNG 2020 SNG 203J, N	SN74H30W SN74H30J, N	7
	RG121K	SNG121U	SN5430W	6	RG203D, F	SNG 2033, N	SN74H30W	7
	RG122D, P	SNG122J, N	SN7430J, N	6	RG210D, P	SNG2030 SNG210J, N	SN54H55J, N	7
	RG122K	SNG122U	SN7430W	6	RG210K	SNG210U	SN54H55W	7
	RG123D, P	SNG123J, N	SN7430J, N	6	RG211D, P	SNG2100 SNG211J, N	SN54H55J, N	7
	RG123K	SNG 123U	SN7430W	6	RG2116, P	SNG211U	SN54H55W	7
	RG130D, P	SNG 130J, N	SN54S140J, N	5	RG211N RG212D, P	SNG2110 SNG212J, N	SN74H55J, N	7
	RG130K	SNG130U	SN54S140W	5	RG212K	SNG212U SNG212U	SN74H55W	7
	RG131D, P	SNG131J, N	SN54S140J, N	5	RG213D, P	SNG213J, N	SN 74H 55W SN 74H 55J, N	7
	RG131K	SNG131U	SN54S140W	5	RG213K	SNG213U	SN74H55W	7
	RG132D, P	SNG132J, N	SN74S140J, N	5	RG220D, P	SNG2130 SNG220J, N	SN54H00J, N	7
	RG132K	SNG132U	SN74S140W	5	RG220K	SNG220U	SN54H00W	7

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

# Raytheon TTL, Cont.

Type	Dir	rect Recommended	i Sec.	Туре	Direct	Recommended	Sec
Number	Repla	cement for New Design	Sec.	Number	Replacement	for New Designs	Sec
RG221D, P	SNG221J,	N SN54H00J, N	7	RG302K	SNG302U	SN74H53W	7
RG221K	SNG221U		7	RG303D, P	SNG303J, N	SN74H53J, N	7
RG222D, P	SNG222J,		7	RG303K	SNG303U	SN74H53W	7
RG222K	SNG222U		7	RG310D, P	SNG310J, N	SN54H50J, N	7
RG223D, P	SNG223J,		7	RG310K	SNG310U	SN54H50W	7
RG223K	SNG223U		7	RG311D, P	SNG311J, N	SN54H50J, N	7
RG230D, P	SNG230J.		7	RG311K	SNG3110	SN54H500, N	7
RG230K	SNG230U		7	RG312D, P	SNG3110 SNG312J, N	SN74H50J, N	7
RG231D, P	SNG231J,		7	RG312K	SNG312U	SN74H503, N	7
RG231K	SNG231U		7	RG313D, P	SNG313J, N	SN74H50J, N	7
RG232D, P	SNG232J,		7	RG313K	SNG313U	SN74H50W	7
RG232K	SNG232U		7	RG320D, P	SNG3130 SNG320J, N	SN54H10J, N	
RG233D, P	SNG233J,		7	RG320K	SNG3200, N	SN54H 100, N	7 7
RG233K	SNG233U		7			SN54H10V SN54H10J, N	7
RG240D, P	SNG240J.		7	RG321D, P RG321K	SNG321J, N SNG321U	SN54H 10W	7
RG240K	SNG240U		7			SN 74H 10V	7
RG241D, P	SNG241J,		7	RG322D, P	SNG322J, N	SN 74H 100, N	7
RG241K	SNG241U		7	RG322K	SNG322U	SN74H 10W SN74H 10J, N	7
RG242D, P	SNG2413		7	RG323D, P	SNG323J, N	SN 74H 100, N	7
	SNG242U		7	RG323K	SNG323U		6
RG242K RG243D, P	SNG 2420 SNG 243J.		7	RG370D, P	SNG370J, N SNG370U	SN5404J, N SN5404W	6
			7	RG370K		SN5404W SN5404J, N	6
RG243K	SNG243U		7	RG371D, P	SNG371J, N		
RG250D, P	SNG 250J,			RG371K	SNG371U	SN5404W	6
RG250K	SNG 250U		7	RG372D, P	SNG372J, N	SN7404J, N	6
RG251D, P	SNG251J,		7	RG372K	SNG372U	SN7404W	6
RG251K	SNG251U		7	RG373D, P	SNG373J, N	SN7404J, N	6
RG252D, P	SNG252J,		7	RG373K	SNG373U	SN 7404W	6
RG252K	SNG 252 U		7	RG380D, P	SNG380J, N	SN54H04J, N	7
RG253D, P	SNG253J,		7	RG380K	SNG380U	SN54H04W	7
RG 253K	SNG253U		7	RG381D, P	SNG381J, N	SN54H04J, N	7
RG260D, P	SNG260J,		7	RG381K	SNG381U	SN54H04W	7
RG260K	SNG260U		7	RG382D, P	SNG382J, N	SN74H04J, N	7
RG261D, P	SNG261J,		7	RG382K	SNG382U	SN74H04W	7
RG261K	SNG261U		7	RG383D, P	SNG383J, N	SN74H04J, N	7
RG262D, P	SNG262J,		7	RG383K	SNG383U	SN74H04W	. 7
RG262K	SNG262U		7	RG3180D, P		SN54S15J, N	5
RG263D, P	SNG263J,		7	RG3180K		SN54S15W	5
RG263K	SNG263U		7	RG3182D, P	1 1408	SN74S15J, N	5
RG270D, P	SNG270J,		7	RG3182K		SN 74S 15W	5
RG270K	SNG270U	SN54H60W	7	RG3200D, P		SN54H30J, N	7
RG271D, P	SNG271J,	N SN54H60J, N	7	RG3200K		SN54H30W	7
RG271K	SNG271U	SN54H60W	7	RG3202D, P		SN74H30J, N	7
RG272D, P	SNG272J,	N SN74H60J, N	7	RG3202K		\$N74H30W	7
RG272K	SNG272U	SN 74H60W	7	RG3210D, P		SN54S65J, N	5
RG273D, P	SNG273J,	N SN74H60J, N	7	RG3210K		SN54S65W	5
RG273K	SNG273U	SN74H60W	7	RG3212D, P		SN74S65J, N	5
RG280D, P	SNG280J,	N SN54H52J, N	7	RG3212K		SN74S65W	5
RG280K	SNG280U	SN54H52J, N	7	RG3220D, P		SN54S00J, N	5
RG281D, P	SNG281J,	N SN54H52J, N	7	RG3220K		SN54SooW	5
RG281K	SNG281U	SN54H52W	7	RG3222D, P		SN74S00J, N	5
RG282D, P	SNG282J,	N SN74H52J, N	7	RG3222K		SN74S00W	5
RG282K	SNG282U		7	RG3230D, P		SN54S65J, N	5
RG283D, P	SNG283J,		7	RG3230K		SN54S65W	5
RG283K	SNG283U		7	RG3232D, P	The second second second	SN74S65J, N	5
RG290D, P	SNG290J,		7	RG3232K		SN74S65W	5
RG290K	SNG 290U		7	RG3240D, P		SN54S20J. N	5
RG291D, P	SNG291J,		7	RG3240K		SN54S20W	5
RG291K	SNG291U		7	RG3242D, P		SN74S20J, N	5
RG292D. P	SNG 291J.		7	RG3242K		SN74S20W	5
RG292D, F	SNG292U		7	RG3250D, P		SN54S65J, N	5
			7			SN54S65W	5
RG293D, P	SNG 293J,		7	RG3250K		SN 74S65J, N	5
RG293K	SNG 293U			RG3252D, P			5 5
RG300D, P	SNG300J,		. 7	RG3252K		SN74S65W	
RG300K	SNG300U		. 7	RG3260D, P		SN54H30J, N	7
RG301D, P	SNG301J,		. 7	RG3260K		SN54H30W	7
RG301K	SNG301U		7	RG3262D, P		» SN74H30J, N	7
RG302D, P	SNG302J,	N SN74H53J, N	7	RG3262K		SN74H30W	7

# Raytheon TTL, Cont.

Туре	Direct Recommended	Sec.	Туре	Direct	Recommended	Sec.
Number	Replacement for New Design		Number	Replacement	for New Designs	
RG3270D, P	SN54S65J, N	5	RL22D, P	SNG22J, N	SN74181J, N	9
RG3270K	SN54S65W	5	RL22K	SNG22U	SN74181W	9
RG3272D, P	SN74S65J, N	5	RL23D, P	SNG23J, N	SN74181J, N	9
RG3272K	SN74S65W	5	RL23K	SNG23U	SN74181W	9
RG3310D, P	SN54S65J, N	5	RL30D, P	SNG30J, N	SN54181J, N	9
RG3310K	SN54S65W	5	RL30K	SNG30U	SN54181W	9
RG3312D, P	SN74S65J, N	5	RL31D, P	SNG31J, N	SN54181J, N	9
RG3312K	SN74S65W	5	RL31K	SNG31U	SN54181W	9
RG3320D, P	SN54S10J, N	5	RL32D, P	SNG32J, N	SN74181J, N	9
RG3320K	SN54S10W	5	RL32K	SNG32U	SN74181W	9
RG3322D, P	SN74S10J, N	5	RL33D, P	SNG33J, N	SN74181J, N	9
RG3322K	SN74S10W	5	RL33K	SNG33U	SN74181W	9 /
RG3380D, P	SN54S04J, N	5	RL40D, P	SNG40J, N	SN54182J, N	9
RG3380K	SN54S04W	5	RL40K	SNG40U	SN54182W	9
RG3382D, P	SN74S04J, N	5	RL41D, P	SNG41J, N	SN54182J, N	9
RG3382K	SN74S04W	5	RL41K	SNG41U	SN54182W	9
RG3390D, P	SN54S15J, N	5	RL42D, P	SNG42J, N	SN74182J, N	9
RG3390K	SN54S15W	5	RL42K	SNG42U	SN74182W	9
RG3392D, P	SN74S15J, N	5	RL43D, P	SNG43J, N	SN74182J, N	9
RG3392K	SN74S15W	5	RL43K	SNG43U	SN74182W	9
RG3400D, P	sN54S15J, N	5	RL60D, P	SNG60J, N	SN5475J, N	9
RG3400K	SN54915W	5	RL60K	SNG60U	SN5475W	9
RG3402D, P	SN74S15J, N	5	RL61D, P	SNG61J, N	SN5475J, N	9
RG3402K	SN74S15W	5	RL61K	SNG61U	SN5475W	9
RG3420D, P	SN54S22J, N	5	RL62D, P	SNG62J, N	SN7475J, N	9
RG3420K	SN54S22W	5	RL62K	SNG62U	SN7475W	9
RG3422D, P	SN74S22J, N	5	RL63D, P	SNG63J, N	SN7475J, N	9
RG3422K	SN74S22W	5	RL63K	SNG63U	SN7475W	9
RG3440D, P	SN54S65J, N	5	RL70D, P	SNG70J, N	SN5475J, N	9
RG3440K	SN54S65W	5	RL70K	SNG70U	SN5475W	9
RG3442D, P	SN74S65J, N	5	RL71D, P	SNG71J, N	SN5475J, N	9
RG3442K	SN74S65W	5	RL71K	SNG71U	SN5475W	9
RL10D, P	SN54H183J, N	9	RL72D, P	SNG72J, N	SN7475J, N	9
RL10K	SN54H183W	9	RL72K	SNG72U	SN 7475W	9
RL11D, P	SN54H183J, N	9	RL73D, P	SNG73J, N	SN7475J, N	9
RL11K	SN54H183W	9	RL73K	SNG73U	SN7475W	9
RL12D, P	SN74H183J, N	9	RL80D, P	SNG80J, N	SN5489J, N	9
RL12K	SN74H183W	9	RL80K	SNG80U	SN5489W	9
RL13D, P	SN74H183J, N	9	RL81D, P	SNG81J, N	SN5489J, N	9
RL13K	SN74H183W	9	RL81K	SNG81U	SN5489W	9
RL20D, P	SNG20J, N SN54181J, N	9	RL82D, P	SNG82J, N	SN7489J, N	9
RL20K	SNG20U SN54181W	9	RL82K	SNG82U	SN7489W	9
RL21D, P	SNG21J, N SN54181J, N	9	RL83D, P	SNG83J, N	SN7489J, N	9
RL21K	SNG21U SN54181W	9			SN7489W	9
			RL83K	SNG83U	314 /409W	9

# Signetics DCL

Ty Nun		Recommended Sec. for New Designs	Type Number	Direct Recommended Sec. Replacement for New Designs
N8H 16A	SN74H20J, N	SN74H20J, N 7	N8T04R	SN7447AJ, N 9
N8H 16J	그 아이 왕들은 한 경에 가는 사람들이 다	SN74H20W 7	N8T05B	SN7448J, N 9
N8H20Q		SN74H103W 7	N8T05R	SN7448W 9
N8H21A		SN74H108J, N 7	N8T 13B	SN74S14QJ, N 5
N8H21Q		SN74H108W 7	N8T13R	SN74S140W 5
N8H 22B		SN74H106J, N 7	N8T 14B	SN7413J, N 6
N8H70A	SN74H11J, N	SN74H11J, N 7	N8T14R	SN7413W 6
N8H70J		SN74H11W 7	N8T80A	SN7426J. N 6
N8H80A	SN 74H00J, N	SN74H00J, N 7	N8T8QJ	SN7426W 6
N8H8OJ	그리아 교육한 영화 중에 그리고 그 없다.	SN74H00W 7	N8T90A	SN7406J. N 6
N8H90A	SN74H04J, N	SN74H04J, N 7	N8T9OJ	SN7406W 6
N8H90J	SN74H04W	SN74H04W 7	N1283A	SN7484J. N 9
N8T01B		SN74141J, N 9	N8162A	SN74121J, N 6
N8T04B		SN7447AJ, N 9	N8162J	SN74121W 6

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

# Signetics DCL, Cont.

Type Number	Direct Replacement	Recommended for New Designs	Sec.	Type Number	Direct Replacement	Recommended for New Designs	
8200P		SN74198W	9	I N8416A	SN 15830J, N	SN7420J, N	
8200Y	maka ji 12	SN74198J, N	9	N8416J	514 155560, 14	SN7420J, N	
		SN74198W	9	N8417A			
8201P			9	The state of the s		SN7410J, N	
8201Y		SN74198J, N		N8417J		SN 7410W	
8202P		SN74198W	9	N8424A		SN74111J, N	
B202Y		SN74198J, N	9	N8424J		SN74111W	
8203P		SN74198W	9	N8425A		SN74111J, N	
8203Y		SN74198J, N	9	N8425J		SN74111W	
3224B	SN7488AJ, N	SN7488AJ, N	9	N8440A		SN 7450J, N	
3224R	SN7488W	SN7488W	9	N8440J		SN7450W	
3230B		SN74151J, N	9	N8455A	SN7440J, N	SN7440J, N	
3231B		SN74151J, N	9	N8455J		SN7440W	
232B		SN74151J, N	9	N8470A, F	SN7410J, N	SN7410J, N	
3233B		SN74153J, N	9	N8470J	31174103,11	SN7410J, N	
3234B		SN74153J, N	9		CN174401 N		
			9	N8471A	SN7412J, N	SN7412J, N	
235B		SN74153J, N		N8471J		SN7412W	
3241A		SN7486J, N	9	N8480A	SN7400J, N	SN7400J, N	
3241Q		SN7486W	9	N8480J		SN7400J, N	
242A		SN7485J, N	9	N8481A	SN7403J, N	SN7403J, N	
2420		SN7485W	9	N8481J		SN 7403W	
243P		SN74198W	9				
243Y		SN74198J, N	9	N8490A	SN7404J, N	SN7404J, N	
250A		SN7442J, N	9	N8490J	SN7404W	SN7404W	
250J		SN7442W	9	N8706A	3117-70-11	SN7460J, N	
251B		SN7442J, N	9	N8706J		SN 7460W	
			9				
260P	All the first the property	SN74181W		N8731A		SN 7460J, N	
261A		SN74182J, N	9	N8731J		SN7460W	
261Q		SN74182W	9	N8806J	SN7460W	SN7460W	
262A		SN74180J, N	9	N8808A	SN7430J, N	SN 7430J, N	
262Q		SN74180W	9	N8808J	SN7430W	SN 7430W	
263P		SN74153W	9	N8815A	SN7425J, N	SN7425J, N	
263Y		SN74153J, N	9	N8815J		SN7425W	
264P		SN74153W	9	N8816A		SN 7420J, N	
		SN74153J, N	9	N8816J	SN7420W	SN7420W	
264Y			9	N8821J	314742000	SN7476W	
266B		SN74153J, N		The state of the s			
266R		SN74153J, N	9	N8822A		SN7473J, N	
267B		SN74153J, N	9	N8822J	SN7473W	SN7473W	
267R		SN74153W	9	N8824B		SN7476J N	
268A	SN7480J, N	SN74181J, N	9	N8825A	SN 7470J, N	SN747W, N	
268Q	SN7480W	SN74181W	9	N8825J	SN 7470W	SN7470W	
270A		SN74194J, N	9	N8826A		SN74107J, N	
270J		SN74194W	9	N8826J		SN7473W	
271B		SN74194J, N	9	N8827A		SN7476J, N	
T1 / T / 1		SN 7475J, N	9	N8827J			
275B			9	The state of the s	CNIZAZAL N	SN 7476W	
275R		SN7475W		N8824A	SN 7474J, N	SN7474J, N	
276A		SN7491AJ, N	9	N8824J	SN 7474W	SN7474W	- 3
276Q		SN7491A, W	9	N8829A	SN 74110J, N	SN74110J, N	
280A		SN74196J, N	9	N8829J		SN74110W	
280J		SN74196W	9	N8840A	SN7450J, N	SN 7450J, N	
281A		SN74197J, N	9	N8840J	SN7450W	SN7450W	
281J		SN74197W	9	N8848A	SN 74H 54J, N	SN74H54J, N	
284A		SN74191J, N	9	N8848J	SN74H54W	SN74H54W	
284Q		SN74191W	9	N8855A	5.17.11.15.111	SN 7440J, N	
285A		SN74190J, N	9	N8855J	SN7440W	SN7440W	
285Q		SN74190W	9		JIN / 44UVV		
288A			9	N8870A		SN7410J, N	
		SN74163J, N		N8870J	describbent in it.	SN7410W	
288Q	1.12.1.1.1	SN74163W	9	N8875A	SN7427J, N	SN7427J, N	
290A	SN74196J, N	SN74196J, N	9	N8875J		SN7427W	
290Q	SN74196W	SN74196W	9	N8880A		SN7400J, N	
291A	SN74197J, N	SN74197J, N	9	N8880J	SN7400W	SN7400W	13
291Q	SN74197W	SN74197W	9	N8881A	SN7401J, N	SN7401J, N	
292A		SN74L90J, N	9	N8881J	SN7401W	SN7401W	
292Q		SN74L90R	9	N8885A		SN7402J, N	
293A	an a mendani in menilik s	SN74197J, N	9	N8885J		SN7402W	
293A 293Q		SN741973, N	9		SN7404J, N		
	CN14E40001 **			N8890A		SN7404J, N	
415A 415J	SN151800J, N	SN7420J, N	6	N8890Q	SN7404W	SN7404W	
		SN7420W	6	N8891A	SN7405J, N	SN7405J, N	

Sginetics DCL, Cont.

Type	Direct	Recommended	Sec.	Туре	Direct	Recommended	Sec
Number	Replacement	for New Designs		Number	Replacement	for New Designs	
18891Q	SN 7405W	SN7405W	6 .	S8270J		SN54194W	9
8H 16A, F	SN54H20J, N	SN54H20J, N	7 . 7	S8271B		SN54194J, N	9
8H 16J		SN54H20W	7	S8275B, E		SN5475J, N	9
8H 20Q		SN54H103W	7	S8275R		SN5475W	9
8H21A, F		SN54H108J, N	7	S8276A, F		SN5491J, N	9
8H21Q		SN54H108W	7	S8276Q		SN5491A, W	9
8H22B, E		SN54H106J, N	7	S8280A		SN54196J, N	9
8H 70A, F	SN54H11J, N	SN54H11J, N	7.	S8280J		SN54196W	9
8H70J		SN54H11W	7	S8281A		SN54197J, N	9
8H80A, F	SN54H00J, N	SN54H00J, N	7	S8281J		SN54197W	9
8H80J 8H90A, F	SN54H04J, N	SN54H00W	7	S8284A		SN54191J, N	9
8H90J	SN54H04J, N SN54H04W	SN54H04J, N	7 7	S8284Q		SN54191W	9
8T 01B	3N54H04W	SN54H04W		S8285A		SN54190J, N	9
8T04B, E		SN74141J, N	9	S8285Q		SN54190W	9
8T 04B, E		SN5447AJ, N SN5447AJ, N	9	S8288A S8288Q		SN54163J, N	9
8T 05B, E		SN5447AJ, N SN5448J, N	9	S8288Q S8290A	SN54196J, N	SN54163W	9
8T 05B, E		SN5448W	9	S8290Q		SN54196J, N	_
81 USH 8T 13B . E			5		SN54196W	SN54196W	9
		SN54S140J, N	5	S8291A	SN54197J, N	SN54197J, N	9
8T13R 8T14B		SN54S140W SN5413J, N	6	S8291Q S8292A	SN54197W	SN54197W SN54L90J, N	9
8T 14R 8T 80A, F		SN5413W	6	S8292Q S8293A		SN54L90R	9
		SN5426J, N		S8293Q		SN54197J, N	
8T80J 8T90A, F		SN5426W SN5406J, N	6	S8415A	SN 151900J, N	SN54197R SN5420J, N	9
8T90J		SN5406J, N SN5406W	6	S8415J	3N 15 1900J, N	SN5420J, N SN5420W	6
8162A, F		SN54121J, N	6	S8416A	SN 15930J, N	SN5420W SN5420J, N	6
8162A, F		SN54121W	6	S8416J	314 139303, 14	SN5420J, N	6
8200P		SN54121W SN54198W	9	S8417A			6
3200F 3200Y		SN54198J, N	9	S8417J		SN5410J, N SN5410W	6
B201P		SN54198W	9	S8424A		SN54111J, N	6
3201Y		SN54198J, N	9	S8424J		SN54111W	6
8202P		SN54198W	9	S8425A		SN54111J, N	6
8202Y		SN54198J, N	9	S8425J		SN54111W	6
3203P		SN54198W	9	S8440A, F		SN5450J, N	6
8203Y		SN54198J, N	9	S8440J		SN5450W	6
8224B	SN5488AJ, N	SN7488AJ, N	9	S8455A, F	SN5440J, N	SN5440J, N	6
8224R	SN5488W	SN5488W	9	S8455J	31134403, 11	SN5440W	6
8230B, E	5.15.15011	SN54151J, N	9	S8470A, F	SN5410J, N	SN5410J, N	6
8231B, E		SN54151J, N	9	S8470J	31134103,11	SN5410J, N	6
8232B, E		SN54151J, N	9	S8471A, F	SN5412J, N	SN5412J, N	6
8233B, E		SN54153J, N	9	S8471J	01104120,11	SN5412W	6
8234B, E		SN54153J, N	9	S8480A, F	SN5400J, N	SN5400J, N	6
8235B, E		SN54153J, N	9	S8480J	31434003, 14	SN5400J, N	6
8241A, F		SN5486J, N	9	S8481A, F	SN5403J, N	SN5403J, N	6
8241Q		SN5486W	9	S8481J	01404000,14	SN5403W	6
8242A, F		SN5485J, N	9	S8490A, F	SN5404J, N	SN5404J, N	6
8242Q		SN5485W	9	S8490J	SN5404W	SN5404W	6
3243P		SN54198W	9	S8706A, F	0.10,0111	SN5460J, N	6
3243Y		SN54198J, N	9	S8706J		SN5460W	6
3250A		SN5442J, N	9	S8731A, F		SN5460J, N	6
825 <b>0</b> /		SN5442W	9	S8731J		SN5460W	6
3251B		SN5442J, N	9	S8806A, F	SN5460J, N	SN5460J, N	6
3260P		SN54181W	9	S8806J	SN5460W	SN5460W	6
3261A, F		SN54182J, N	9	S8808A, F	SN5430J, N	SN5430J, N	6
3261Q		SN54182W	9	S8808J	SN5430W	SN5430W	6
3261Q 3262A, F		SN54180J. N	9	S8815A, F	SN5425J, N	SN5425J, N	6
3262Q		SN54180W	9	S8815J	J	SN5425W	6
B263P		SN54153W	9	S8816A, F		SN5420J, N	6
8263Y		SN54153J, N	9	S8816J	SN5420W	SN54200, N SN5420W	6
3264P		SN54153J, N	9	S8821J	J14042044	SN5476W	6
				S8822A, F			6
3264Y		SN54153J, N	9		CNE472M	SN5473J, N	
8266B, E		SN54153J, N	9	S8822J S8824B	SN5473W	SN5473W SN5476J, N	6
8267R 8268A, F	CNIE 400 L NI	SN54153W	9	S8824B S8825A, F	SN5470J, N	SN5476J, N SN5470J, N	6
OZDOA E	SN5480J, N	SN54181J, N		38825A, F			
8268Q	SN5480W	SN54181W	9	S8825J	SN 5470W	SN5470W	6

TEXAS INSTRUMENTS

# Signetics DCL, Cont.

Туре	Direct Recommended	Sec.	Type Direct Recommended	Sec.
Number	Replacement for New Designs		Number Replacement for New Designs	
S8826J	SN5473W	6	\$8870J SN5410W	6
S8827A, F	SN5476J, N	6	S8875A, F SN5427J, N SN5427J, N	6
S8827J	SN5476W	6	S8875J SN5427W	6
S8824A, F	SN5474J, N SN5474J, N	6	\$8880A, F SN5400J, N	6
S8824J	SN5474W SN5474W	6	\$8880J SN5400W SN5400W	6
S8829A, F	SN54110J, N SN54110J, N	6	S8881A, F SN5401J, N SN5401J, N	6
S8829J	SN54110W	6	S8881J SN5401W SN5401W	6
S8840A, F	SN545QJ, N SN545QJ, N	6	\$8885A, F \$N5402J, N	6
S8840J	SN5450W SN5450W	6	S8885J SN5402W	6
S8848A. F	SN54H54J, N SN54H54J, N	7	S8890A, F SN5404J, N SN5404J, N	6
S8848J	SN54H54W SN54H54W	7	\$8890Q \$N5404W \$N5404W	6
S8855A. F	SN5440J. N	6	S8891A, F SN5405J, N SN5405J, N	6
S8855J	SN5440W SN5440W	6	S8891Q SN5405W SN5405W	6
C0070A E	CNE440LN	ů		

# Signetics TTL

Type	Direct	Recommended	C	Туре	Direct	Recommended	
Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	Sec.
N7400A	SN 7400J, N	SN7400J, N	6	Ν7480Ω	SN7480W	SN7480W	9
N7400J	SN7400W	SN7400W	6	N7490A	SN7490J, N	SN7490J, N	9
N7401A	SN7401J, N	SN7401J, N	6	N7490Q	SN 7490W	SN7490W	9
N7401J	SN7401W	SN7401W	6	N7491A	SN7491J, N	SN7491J. N	9
N7402A	SN7402J, N	SN7402J, N	6	N7491Q	SN7491W	SN7491W	9
Ν7402Ω	SN7402W	SN7402W	6	N7492A	SN 7492J, N	SN7492J, N	9
N7403A	SN7403J, N	SN7403J, N	6	N7492Q	SN7492W	SN7492W	9
N7404A	SN7404J, N	SN 7404J, N	6	N7493A	SN 7493J, N	SN7493J, N	9
Ν7404Ω	SN7404W	SN7404W	6	N7493Q	SN7493W	SN7493W	9
N7405A	SN 7405J, N	SN 7405J, N	6	N74107A	SN 74107J, N	SN 74107J, N	6
Ν7405Ω	SN 7405W	SN7405W	6	N74H00A	SN74H00J, N	SN74H00J, N	7
N7408A	SN7408J, N	SN7408J, N	6	N74H00Q	SN74H00W	SN74H00W	7
N7408Q	SN7408W	SN7408W	6	N74H01A	SN74H01J, N	SN74H01J, N	7
N7410A	SN 7410J, N	SN7410J, N	6	N74H01Q	SN74H01W	SN74H01W	7
N7410J	SN7410W	SN7410W	6	N74H04A	SN74H04J, N	SN74H04J, N	7
N7420A	SN 7420J, N	SN 7420J, N	6	N74H04Q	SN74H04W	SN74H04W	7
N7420J	SN 7420W	SN 7420W	6	N74H05A	SN74H05J, N	SN74H05J, N	7
N7430A	SN7430J, N	SN7430J, N	6	N74H05Q	SN74H05W	SN74H05W	7
N7430J	SN7430W	SN7430W	6	N74H10A	SN74H10J, N	SN74H10J, N	7
N7440A	SN 7440J, N	SN7440J, N	6	N74H10Q	SN74H10W	SN74H10W	7
N7440Q	SN 7440W	SN7440W	6	N74H11A	SN74H11J, N	SN74H11J. N	7
N7441B	SN7441J, N	SN7441J, N	9	N74H11Q	SN74H11W	SN74H11W	7
N7450A	SN 7450J, N	SN7450J, N	6	N74H20A	SN74H20J, N	SN74H20J, N	7
N7450J	SN7450W	SN 7450W	6	N74H20Q	SN74H20W	SN74H20W	7
N7451A	SN7451J, N	SN7451J, N	6	N74H21A	SN74H21J, N	SN74H21J, N	7
N7451J	SN7451W	SN7451W	6	N74H21Q	SN74H21W	SN74H21W	7
N7453A	SN7453J, N	SN7453J, N	6	N74H22A	SN74H22J, N	SN74H22J, N	7
N7453J	SN 7453W	SN 7453W	6	N74H22Q	SN74H22W	SN74H22W	7
N7454A	SN7454J, N	SN7454J, N	6	N74H30A	SN74H30J, N	SN74H30J, N	7
N7454J	SN 7454W	SN7454W	6	N74H30J	SN74H30W	SN74H30W	7
N7460A	SN7460J, N	SN7460J, N	6	N74H40A	SN74H40J, N	SN74H40J, N	7
N7460J	SN7460W	SN7460W	6	N74H40Q	SN 74H40W	SN74H40W	7
N7470A	SN7470J, N	SN 7470J, N	6	N74H50A	SN74H50J, N	SN74H50J, N	7
N7470J	SN7470W	SN 7470W	6	N74H50Q	SN74H50W	SN74H50W	7
N7472A	SN7472J, N	SN7472J, N	6	N74H51A	SN74H51J, N	SN74H51J, N	7
N7472J	SN7472W	SN7472W	6	N74H51Q	SN74H51W	SN74H51W	7
N7473A	SN7473J, N	SN 7473J, N	6	N74H52A	SN74H52J, N	SN74H52J, N	7
N7473J	SN7473W	SN7473W	6	N74H52Q	SN74H52W	SN74H52W	7
N7474A	SN7474J, N	SN7474J, N	6	N74H53A	SN74H53J, N	SN74H53J, N	7
N7474J	SN7474W	SN7474W	6	N74H53J	SN74H53W	SN74H53W	7
N7475B	SN7575J, N	SN7475J, N	9	N74H54A	SN74H54J, N	SN74H54J, N	7
N7476B	SN7476J, N	SN7476J, N	6	N74H54J	SN74H54W	SN74H54W	7
N4777Q	SN7477W	SN7477W	9	N74H55A.	SN74H55J, N	SN74H55J, N	7
N7480A	SN7480J, N	SN7480J, N	9	N74H55J	SN74H55W	SN 74H 55W	7
IN/40UA	31974003, IN	5,474003,14	7	• 147-411333	GIV /41100VV	G. 4 / 41 1 3 3 4 4	sage file

# Signetics TTL, Cont.

Type Number		Direct Replacement	Recommended for New Designs	Sec.	Type Number	Direct Replacement	Recommended for New Designs	Sec.
N74H60A		N74H60J, N	SN74H60J, N	7	S5480Q	SN5480W		
N74H60J		N74H60W	SN74H60W	7	S54800 S5490A		SN5480W	9
N74H61A	_	N74H61J, N	SN74H61J, N	7	S5490A S5490Q	SN5490J, N SN5490W	SN5490J, N SN5490W	9
N74H61J		N74H61W	SN74H61W	7	S54900 S5491A	SN5491J, N		9
N74H62A		N74H62J, N	SN74H62J, N	7	S5491Q	SN5491W	SN5491J, N SN5491W	9
N74H62J		N74H62W	SN74H62W	7	S5492A	SN5492J, N	SN5492J, N	9
N74H72A		N74H72J, N	SN74H72J, N	7	S5492Q	SN5492W	SN5492W	9
N74H72Q		N74H72W	SN 74H 72W	7	S5493A	SN5493J, N	SN5493J, N	9
N74H73A		N74H73J, N	SN74H73J, N	7	S5493Q	SN5493W	SN5493W	9
N74H73Q		N74H73W	SN74H73W	7	S54107A	SN54107J, N	SN54107J, N	7
N74H74A		N74H74J, N	SN74H74J, N	7	S54H00A	SN54H00J, N	SN54H00J, N	7
N74H74Q		N74H74W	SN74H74W	7	S54H00Q	SN54H00W	SN54H00W	7
N74H76B		N74H76J, N	SN74H76J, N	7	S54H01A	SN54H01J, N	SN54H01J, N	7
S5400A		N5400J, N	SN5400J, N	6	S54H01Q	SN54H01W	SN54H01W	7
S5400J		N5400W	SN5400W	6	S54H04A	SN54H04J, N	SN54H04J, N	7
S5401A		N5401J, N	SN5401J, N	6	S54H04Q	SN54H04W	SN54H04W	7
S5401J		N5401W	SN5401W	6	S54H05A	SN54H05J, N	SN54H05J, N	7
S5402A	S	N5402J, N	SN5402J, N	6	S54H05Q	SN54H05W	SN54H05W	7
S5402Q		N5402W	SN5402W	6	S54H10A	SN54H10J, N	SN54H10J, N	7
S5403A	S	N5403J, N	SN5403J, N	6	S54H10Q	SN54H10W	SN54H10W	7
S5404A	S	N5404J, N	SN5404J, N	6	S54H11A	SN54H11J, N	SN54H11J, N	7
S5404Q	S	N5404W	SN5404W	6	S54H11Q	SN54H11W	SN54H11W	7
S5405A	S	N5405J, N	SN5405J, N	6	S54H20A	SN54H20J, N	SN54H20J, N	7
S5405Q	S	N5405W	SN5405W	6	S54H20Q	SN 54H 20W	SN54H20W	7
S5408A	S	N5408J, N	SN5408J, N	6	S54H21A	SN54H21J, N	SN54H21J, N	7
S5408Q	S	N5408W	SN5408W	6	S54H21Q	SN54H21W	SN54H21W	7
S5410A	S	N5410J, N	SN5410J, N	6	S54H22A	SN54H22J, N	SN54H22J, N	7
S5410J	S	N5410W	SN5410W	6	S54H22Q	SN54H22W	SN54H22W	.7
S5420A	S	N5420J, N	SN5420J, N	6	S54H30A	SN54H30J, N	SN54H30J, N	7
S5420J	S	N5420W	SN5420W	6	S54H30Q	SN54H30W	SN54H30W	7
S5430A	S	N5430J, N	SN5430J, N	6	S54H50A	SN54H50J, N	SN54H50J, N	7
S5430J	S	N5430W	SN5430W	6	S54H50Q	SN54H50W	SN54H50W	7.
S5440A	S	N5440J, N	SN:5440J, N	6	S54H51A	SN54H51J, N	SN54H51J, N	7
S5440J	S	N 5440W	SN5440W	6	S54H51Q	SN54H51W	SN54H51W	7
S5450A	S	N5450J, N	SN5450J, N	6	S54H52A	SN54H52J, N	SN54H52J, N	7
S5450J	S	N5450W	SN5450W	6	S54H52Q	SN54H52W	SN54H52W	7
S5451A	S	N5451J, N	SN5451J, N	6	S54H53A	SN54H53J, N	SN54H53J, N	7
S5451J	S	N5451W	SN5451W	6	S54H53J	SN54H53W	SN54H53W	7
S5453A	S	N5453J, N	SN5453J, N	6	S54H54A	SN54H54J, N	SN54H54J, N	7
S5453J	S	N 5453W	SN5453W	6	S54H54J	SN54H54W	SN54H54W	7
S5454A	S	N5453J, N	SN5454J, N	6	S54H55A	SN54H55J, N	SN54H55J, N	7
S5354J	S	N 5454W	SN5454W	6	S54H55J	SN 54H 55W	SN54H55W	7
S5460A	S	N5460J, N	SN5460J, N	6	S54H60A	SN54H60J, N	SN54H60J, N	7
S5460J	S	N5460W	SN5460W	6	S54H60J	SN54H60W	SN54H60W	7
S5470A	S	N5470J, N	SN5470J, N	6	S54H61A	SN54H61J, N	SN54H61J, N	. 7
S5470J	S	N 5470W	SN5470W	6	S54H61J	SN54H61W	SN54H61W	7
S5472A	S	N5472J, N	SN5472J, N	6	S54H62A	SN54H62J, N	SN54H62J, N	7
S5472J	S	N5472W	SN5472W	6	S54H62J	SN54H62W	SN54H62W	7
S5473A	S	N5473J, N	SN5473J, N	6	S54H72A	SN54H72J, N	SN54H72J, N	7
S5473J	S	N5473W	SN5473W	6	S54H72Q	SN54H72W	SN54H72W	7
S5474A		N5474J, N	SN5474J, N	6	S54H73A	SN54H73J, N	SN54H73J, N	7
S5474J	S	N5474W	SN5474W	6	S54H73Q	SN54H73W	SN54H73W	7
S5475B	S	N5475J, N	SN5475J, N	9	S54H74A	SN54H74J, N	SN54H74J, N	7
S5476B	S	N5476J, N	SN5476J, N	6	S54H74Q	SN54H74W	SN54H74W	7
S5477Q	S	N5477W	SN5477W	9	S54H76B	SN54H76J, N	SN54H76J, N	7
S5480A	S	N5480J, N	SN5480J, N	9				

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

# Sprague TTL

Туре	Direct	Recommended		Туре	Direct	Recommended	
Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	Sec.
US5400A	SN5400J, N	SN5400J, N	6	US5475A	SN5475J. N	SN5475J. N	9
US5400A US5400J	SN54000, N SN5400W	SN5400W	6	US5476A	SN5476J, N	SN5476J, N	6
US5401A	US5401J, N	SN5401J, N	6	US5477J	SN5477W	SN5477W	9
US5401J	US5401W	SN5401W	6	US5480A	SN5480J, N	SN5480J, N	9
US5402A	SN5402J, N	SN5402J, N	6	US5480J	SN5480W	SN5480W	9
US5402J	SN5402W	SN5402W	6	US5481A	SN5481J, N	SN5481J, N	9
US5403A	SN5403J, N	SN5403J, N	6	US5481J	SN5481W	SN5481W	9
US5404A	SN5404J, N	SN5404J, N	6	US5482A	SN5482J, N	SN5482J, N	9
US5404J	SN5404W	SN5404W	6	US5482J	SN 5482W	SN5482W	9
US5405A	SN5405J, N	SN5405J, N	6	US5483A	SN5483J, N	SN5483J, N	9
US5405J	SN 5405W	SN5405W	6	US5484A	SN5484J, N	SN5484J, N	9
US5408A	SN5408J, N	SN5408J, N	6	US5484J	SN5484W	SN5484W	9
US5408J		SN5408W	6	US5486A US5486J	SN5486J, N SN5486W	SN5486J, N SN5486W	9 9
US5409A	SN5409J, N	SN5409J, N	6	US5490A	SN5490J, N	SN5490J, N	9
US5409J		SN5409W	6	US5490J	SN5490W	SN5490W	9
US5410A	SN5410J, N	SN5410J, N	6	US5491A	SN5491AJ, N	SN5491AJ, N	9
JS5410J	SN5410W	SN5410W	6 6	US5491J	SN5491AW	SN5491AW	9
JS5420A JS5420J	SN5420J, N SN5420W	SN5420J, N SN5420W	6	US5492A	SN5492J, N	SN5492J, N	9
JS5426A	SN5426J, N	SN5426J, N	6	US5492J	SN5492W	SN5492W	9
JS5427A	SN5427J, N	SN5427J, N	6	US5493A	SN5493J, N	SN5493J, N	9
JS5427J	31434270,14	SN5427W	6	US5493J	SN5493W	SN5493W	9
JS5429A	SN5425J, N	SN5425J, N	6	US5494A	SN5494J, N	SN5494J, N	9
JS5429J		SN5425W	6	US5494J	SN5494W	SN5494W	9
JS5430A	SN5430J, N	SN5430J, N	6	US5495A	SN5495AJ, N	SN5495AJ, N	9
JS5430J	SN5430W	SN5430W	6	US5495J	SN5495AW	SN5495AW	9
JS5432A	SN5432J, N	SN5432J, N	6	US5496A	SN5496J, N	SN5496J, N	9
JS5432J		SN5432W	6	US5496J	SN5496W	SN5496W	9
JS5438A	SN5438J, N	SN5438J, N	6	US54107A	SN54107J, N	SN54107J, N	6
JS5438J		SN5438W	6	US54121A	SN54121J, N	SN54121J, N	6 6
JS5439A		SN5438J, N	6	US54121J US54122A	SN54121W SN54122J, N	SN54121W SN54122J, N	6
JS5439J		SN5438W	6 6	US54122J	SN54122W	SN54122V	6
JS5440A	SN5440J, N	SN5440J, N	6	US54123A	SN54123J, N	SN54123J, N	6
JS5440J JS5442A	SN5440W SN5442J, N	SN5440W SN5442J, N	9	US54123J	SN54123W	SN54123W	6
JS5442J	SN5442W	SN5442W	9	US54145A	SN54145J, N	SN54145J, N	9
JS54423 JS5443A	SN5443J, N	SN5443J, N	9	US54145J	SN54145W	SN54145W	9
JS5443J	SN5443W	SN5443W	9	US54150A	SN54150J, N	SN54150J, N	9
JS5444A	SN5444J, N	SN5444J, N	9	US54150J	SN54150W	SN54150W	9
JS5444J	SN5444W	SN5444W	9	US54151A	SN54151J, N	SN54151J, N	9
J\$5445A	SN5445J, N	SN5445J, N	9	US54151J	SN54151W	SN54151W	9
JS5445J	SN5445W	SN5445W	9	US54153A	SN54153J, N	SN54153J, N	9
JS5446A	SN5446AJ, N	SN5446AJ, N	9	US54153J	SN54153W	SN54153W	9
JS5446J	SN5446AW	SN5446AW	9	US54154A	SN54154J, N	SN54154J, N	9
JS5447A	SN5447AJ, N	SN5447AJ, N	9	US54154J	SN54154W	SN54154W	9
IS5447J	SN5447AW	SN5447AW	9	US54164A	SN54164J, N	SN54164J, N	9
IS5448A	SN5448J, N	SN5448J, N	9	US54164J	SN54164W	SN54164W	9 9
IS5448J	SN5448W	SN5448W	9	US54165A US54165J	SN54165J, N SN54165W	SN54165J, N SN54165W	9
IS5450A	SN5450J, N	SN5450J, N	6	US54180A	SN54180J, N	SN54180J, N	9
IS5450J	SN5450W	SN5450W	6	US54180J	SN54180W	SN54180W	9
IS5451A	SN5451J, N	SN5451J, N	6 6	US54181A	SN54181J, N	SN54181J, N	9
IS5451J	SN5451W SN5453J, N	SN5451W SN5453J, N	6	US54181J	SN54181W	SN54181W	9
IS5453A IS5453J	SN5453W	SN5453W	6	US54182A	SN54182J, N	SN54182J, N	9
S54533	SN5454J, N	SN5454J, N	6	US54182J	SN54182W	SN54182W	9
IS5454J	SN5454W	SN5454W	6	US54192A	SN54192J, N	SN54192J, N	9
S5459A	011040411	SN5451J, N	6	US54192J	SN54192W	SN54192W	9
S5459J		SN5451W	6	US54193A	SN54193J, N	SN54193J, N	9
S5460A	SN5460J, N	SN5460J, N	6	US54193J	SN54193W	SN54193W	9
S5460J	SN5460W	SN5460W	6	US7400A	SN7400J, N	SN7400J, N	6
S5470A	SN5470J, N	SN5470J, N	6	US7400J	SN 7400W	SN7400W	6
S5470J	SN5470W	SN5470W	6	US7401A	SN7401J, N	SN7401J, N	6
S5472A	SN5472J, N	SN5472J, N	6	US7401J	SN7401W	SN7401W	6
S5472J	SN5472W	SN5472W	6	US7402A	SN7402J, N	SN7402J, N	6
S5473A	SN5473J, N	SN5473J, N	6	US7402J	SN7402W	SN7402W	6
\$5473J	SN5473W	SN5473W	6	US7403A	SN 7403J, N	SN7403J, N	6
S5474A	SN5474J, N	SN5474J, N	6	US7404A	SN7404J, N	SN7404J, N	6
S5474J	SN5474W	SN5474W	6	US7404J	SN7404W	SN7404W	6

# Sprague TTL, Cont.

Туре		Direct		Recommended	Sec.		Туре		Direct		Recommended	Sec.
Number		Replacement		for New Designs	360.		Number		Replacement		for New Designs	
US7405A		SN7405J, N		SN7405J, N	6	1	US7482J		SN7482W		SN7482W	9
US7405J		SN7405W		SN7405W	6		US7483A		SN7483J, N		SN7483J, N	9
US7408A		SN7408J, N		SN7408J, N	6	- 13	US7484A		SN7484J, N		SN7484J, N	9
US7408J		0.17,4000,11		SN7408W	6		US7484J		SN7484W		SN7484W	9
US7409A		SN7409J, N		SN7409J, N	6		US7486A		SN7486J, N		SN7486J, N	9
US7409J		3,474033, 14		SN7409W	6	1	US7486J		SN7486W		SN7486W	9
US7410A		SN7410J, N		SN7410J, N	6	1	US7490A		SN7490J, N		SN7490J, N	9
US7410J		SN 7410W		SN7410W	6		US7490J		SN7490W		SN7490W	9
US7420A		SN7420J, N		SN7420J, N	6		US7491A		SN7491AJ, N		SN7491AJ, N	9
US7420J		SN7420W		SN7420W	6	1	US7491J		SN7491AW		SN7491AW	9
US7426J		SN7426J, N		SN7426J, N	6	- 1	US7492A		SN7492J, N		SN7492J, N	9
US7427A		SN7427J, N		SN7427J, N	6		US7492J		SN7492W		SN7492W	9
US7427J		01474275, 14		SN7427W	6	- 1	US7493A		SN7493J, N		SN7493J, N	9
US7429A		SN7425J, N		SN425J, N	6	- 1	US7493J		SN7493W		SN7493W	9
US7429J		31474233, 14		SN425W	6		US7494A		SN7494J, N		SN7494J, N	9
US7430A		SN7430J, N		SN7430J, N	6	- 1	US7494J		SN7494W		SN7494W	9
US7430J		SN7430W		SN7430W	6		US7495A		SN7495AJ, N		SN7495AJ, N	9
US7432A		SN7432J, N		SN7432J, N	6		US7495J		SN7495AW		SN7495AW	9
US7432J		311/4323, 11		SN7432W	6		US7496A		SN7496J, N		SN7596J, N	9
		CN 7400 L N		SN7432W SN7438J, N	6		US7496J	15.112	SN7496W		SN7496W	9
US7438A		SN 7438J, N			6		US74107A		SN74107J, N		SN74107J, N	6
US7438J		, s		SN7438W			US74121A		SN74121J, N		SN74121J, N	6
US7439A				SN7438J, N	- 6		US74121J		SN74121W		SN74121W	6
US7439J		(ES.2008) IS 18		SN7438W	6					٠,	SN74121V	6
US7440A		SN 7440J, N		SN7440J, N	6		US74122A	<b>&gt;</b>	SN74122J, N			6
US7440J		SN7440W		SN7440W	6	1	US75122J		SN74122W		SN74122W	6
US7441A		SN74141J, N		SN74141J, N	9		US74123A		SN74123J, N		SN74123J, N	
US7442A		SN7442J, N		SN7442J, N	9		US74123J		SN74123W		SN74123W	6
US7442J	1.764	SN7442W		SN7442W	9		US74145A		SN 74 145J, N		SN74145J, N	9
US7443A		SN7443J, N		SN7443J, N	9	1	US74150A		SN 74150J, N		SN74150J, N	9
US7443J		SN7443W	20	SN7443W	9		US74150J		SN74150W		SN 74150W	, 9
US7444Å		SN7444J, N		SN7444J, N	9		US74151A		SN74151J, N		SN74151J, N	9
US7444J	1.00	SN7444W		SN7444W	. 9	- 1	US74151J		SN74151W		SN74151W	9
US7445A		SN7445J, N		SN7445J, N	9		US74153A		SN74153J, N		SN74153J, N	9
US7445J		SN 7445W		SN7445W	9		US74153J		SN74153W		SN74153W	9
US7446A		SN7446AJ, N		SN7446AJ, N	9	1	US74154A		SN74154J, N		SN74154J, N	9
US7446J	ude	SN7446AW	z	SN7446AW	9		US74154J		SN74154W		SN74154W	9
US7447A	Ú.	SN7447AJ, N		SN7447AJ, N	9	11	US74164A		SN74164J, N		SN74164J, N	9
US7447J		SN7447AW		SN7447AW	9	-	US74164J		SN74164W		SN74164W	9
US7448A		SN7448J, N		SN7448J, N	9	- 1	US74165A		SN74165J, N		SN74165J, N	9
US7448J		SN 7448W		SN7448W	9		US74165J		SN74165W		SN74165W	9
US7450A		SN7450J, N		SN7450J, N	6	- 1	US74180A		SN74180J, N		SN74180J, N	9
US7450J		SN7450W		SN7450W	6		US74180J		SN74180W		SN 74180W	9
US7451A		SN7451J, N		SN7451J, N	6	1	US74181A		SN74181J, N		SN74181J, N	9
US7451J		SN7451W		SN7451W	6		US74181J		SN74181W		SN74181W	9
US7453A	-36	SN7453J, N		SN7453J, N	6	-1:	US74182A		SN74182J, N		SN74182J, N	9
US7453J		SN7453W		SN7453W	6	1	US74182J		SN 74182W	44	SN74182W	9
US7454A		SN7454J, N		SN7454J, N	6		US74192A		SN74192J, N	8 :	SN74192J, N	9
US7454J		SN 7454W		SN7454W	6		US74192J		SN74192W		SN74192W	9
US7459A		Ac.		SN7451J, N	6	. 11	US74193A		SN74193J, N		SN74193J, N	9
US7459J				SN7451W	6		US74193J	1691	SN 74193W		SN74193W	9
US7460A		SN7460J, N		SN7460J, N	6		US54H00A		SN54H00J, N		SN54H00J, N	7
US7460J		SN 7460W		SN7460W	6		US54H00J		SN54H00W		SN54H00W	7
US7470A		SN 7470J, N		SN7470J, N	6		US54H01A		SN54H01J, N		SN54H01J, N	7
US7470J		SN7470W		SN7470W	6		US54H01J		SN54H01W		SN54H01W	7
US7472A		SN7472J, N		SN7472J, N	6		US54H04A		SN54H04J, N		SN54H04J, N	7
US7472J	i inde	SN7472W		SN7472W	6	į.	US54H04J		SN54H04W		SN54H04W	7
US7473A		SN7473J, N	311	SN7473J, N	6	- 1	US54H05A		SN54H05J, N		SN54H05J, N	7
US7473J		SN7473W		SN7473W	6		US54H05J		SN54H05W		SN54H05W	7
US7474A		SN7474J, N	ndFi	SN7474J, N	6	3. 1	US54H10A		SN54H10J, N		SN54H10J, N	7
US7474J		SN74740, IV		SN7474W	6		US54H10J		SN54H10W		SN54H10W	7
US74743		SN7474W SN7475J, N		SN7475J, N	9	10	US54H11A		SN54H11J, N		SN54H11J, N	7
US7476A		SN7476J, N		SN7476J, N	6	- []	US54H11J		SN54H11W		SN54H11W	7
US7476A US7477J	137	SN74760, N SN7477W		SN74703, N	9	13	US54H20A		SN54H20J, N		SN54H20J, N	7
	Yan.			SN7480J, N	9		US54H20A		SN54H20W		SN54H20W	7
US7480A		SN7480J, N		SN7480J, N	9		US54H2U		SN54H21J, N		SN54H21J, N	7
US7480J	Jan.	SN7480W			9		US54H21J		SN54H21W		SN54H21W	7
US7481A	CI	SN7481J, N		SN7481J, N	9	1	US54H213		SN54H22J, N		SN54H22J, N	7
US7481J		SN7481W	15	SN7481W	9		US54H22J	39.45%	SN54H22W		SN54H22W	7
US7482A		SN 7482J, N	8. 17	SN7482J, N	3	•	000411223		U147-1117544		01107112211	1.0

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

### Sprague TTL, Cont.

Туре		Direct	Recommended	Sec.	Туре		Direct	Recommended	Sec.
Number		Replacement	for New Designs		Number		Replacement	for New Designs	_
US54H30A		SN54H30J, N	SN54H30J, N	7	US74H10J		SN 74H 10W	SN74H10W	7
US54H30J		SN54H30W	SN54H30W	7.	US74H11A		SN74H11J, N	SN74H11J, N	7
US54H40A		SN54H40J, N	SN54H40J, N	7.*	US74H11J		SN74H11W	SN74H11W	7
US54H40J		SN54H40W	SN54H40W	7	US74H20A		SN74H20J, N	SN74H20J, N	7
US54H50A		SN54H50J, N	SN54H50J, N	: 5 7 ⊝	US74H20J		SN74H20W	SN74H20W	7
US54H50J		SN54H50W	SN54H50W	7.	US74H21A		SN74H21J, N	SN74H21J, N	7
US54H51A		SN54H51J, N	SN54H51J, N	3 - 3 <b>7</b> - 3 - 1	US74H21J		SN74H21W	SN74H21W	7
US54H51J		SN54H51W	SN54H51W	7	US74H22A		SN74H22J, N	SN74H22J, N	7
US54H52A		SN54H52J, N	SN54H52J, N	7.	US74H22J		SN74H22W	SN74H22W	7
US54H52J		SN54H52W	SN54H52W	7	US74H30A		SN74H30J, N	SN74H30J, N	7
US54H53A		SN54H53J, N	SN54H52J, N	7	US74H30J		SN74H30W	SN74H30W	70, 7
US54H53J		SN54H53W	SN54H53W	7	US74H40A		SN74H40J, N	SN74H40J, N	7
US54H54A		SN54H54J, N	SN54H54J, N	7	US74H40J		SN74H40W	SN74H40W	7
US54H54J		SN54H54W	SN54H54W	7	US74H50A		SN74H50J, N	SN74H50J, N	7
US54H55A		SN54H55J, N	SN54H55J, N	7	US74H50J		SN 74H50W	SN74H50W	7
US54H55J		SN54H55W	SN54H55W	7	US74H51A		SN74H51J, N	SN74H51J, N	7
US54H60A	10.8	SN54H60J, N	SN54H60J, N	7	US74H51J		SN74H51W	SN74H51W	7
US54H60J		SN54H60W	SN54H60W	7	US74H52A		SN 74H52J, N	SN74H52J, N	
US54H61A	45.3	SN54H61J, N	SN54H61J, N	7	US74H52J		SN74H52W	SN74H52W	7
US54H61J		SN54H61W	SN54H61W	, <b>7</b>	US74H53A		SN74H53J, N	SN74H53J, N	7
US54H62A		SN54H62J, N	SN54H62J, N	7	US74H53J		SN74H53W	SN74H53W	7
US54H62J		SN54H62W	SN54H62W	7.	US74H54A		SN74H54J, N	SN74H54J, N	7
US54H71A		SN54H71J; N	SN54H71J, N	7	US74H54J		SN74H54W	SN74H54W	7
US54H71J		SN54H71W	SN54H71W	7	US74H55A		SN74H55J, N	SN74H55J, N	7
US54H72A		SN54H72J, N	SN54H72J, N	7	US74H55J	w 1970	SN74H55W	SN74H55W	7
US54H72J		SN54H72W	SN54H72W	7	US74H60A		SN75H60J, N	SN74H60J, N	7
US54H73A		SN54H73J, N	SN54H73J, N	7	US74H60J		SN 74H60W	SN74H60W	7
US54H73J		SN54H73W	SN54H73W	7	US74H61A	100	SN74H61J, N	SN74H61J, N	7
US54H76A	1000	SN54H76J, N	SN54H76J, N	7	US74H61J		SN74H61W	SN74H61W	7
US54H76J		SN54H76W	SN54H76W	7	US74H62A		SN74H62J, N	SN74H62J, N	7
US54H78A		SN54H78J, N	SN54H78J, N	7	US74H62J		SN74H62W	SN74H62W	. 7
US54H78J		SN54H78W	SN54H78W	7	US74H71A		SN74H71J, N	SN74H71J, N	7
US74H00A		SN74H00J, N	SN74H00J, N	7	US74H71J		SN74H71W	SN74H71W	.7
US74H00J		SN74H00W	SN74H00W	(gr. <b>7</b> ), (	US74H72A		SN74H72J, N	SN74H72J, N	7
US74H01A	2003	SN74H01J, N	SN74H01J, N	7	US74H72J		SN74H72W	SN 74H 72W	7
US74H01J		SN74H01W	SN74H01W	7	US74H73A		SN74H73J, N	SN74H73J, N	7
US74H04A	a San	SN74H04J, N	SN74H04J, N	7	US74H73J		SN74H73W	SN74H73W	7
US74H04J		SN74H04W	SN74H04W	7	US74H76A		SN74H76J, N	SN74H76J, N	7
US74H05A		SN74H05J, N	SN74H05J, N	7	US75H76J		SN74H76W	SN74H76W	7
US74H05J		SN74H05W	SN74H05W	7	US74H78A	1 18	SN74H78J, N	US74H78J, N	7
US74H10A		SN74H10J, N	SN74H10J, N	7	US74H78J		SN74H78W	US74H78W	7

# Transitron TTL

Type	Direct	Recommended Sec.	Туре	Direct	Recommended	Sec.
Number	Replacement	for New Designs	Number	Replacement	for New Designs	Sec.
SN5400F	SN5400W	SN5400W 6	SN5440J, N	SN5440J, N	SN5440J, N	6
SN5400J, N	SN5400J, N	SN5400J, N 6	SN5441AJ, N	SN54141J, N	SN54141J, N	9
SN5401F	SN5401W	SN5401W 6	SN5442J, N	SN5442J, N	SN5442J, N	9
SN5401J, N	SN5401J, N	SN5401J, N 6	SN5443J, N	SN5443J, N	SN5443J, N	9
SN5402F	SN5402W	SN5402W 6	SN5444J, N	SN5444J, N	SN5444J, N	9
SN5402J, N	SN5402J, N	SN5402J, N 6	SN5450F	SN5450W	SN5450W	6
SN5404F	SN5404W	SN5404W 6	SN5450J, N	SN5450J, N	SN5450J, N	6
SN5404J, N	SN5404J, N	SN5404J, N 6	SN5451F	SN5451W	SN5451J, N	6
SN5405F	SN5405W	SN5405W 6	SN5451J, N	SN5451J, N	SN5451J, N	6
SN5405J, N	SN5405J, N	SN5405J, N 6	SN5453F	SN 5453W	SN5453W	6
SN5410F	SN5410W	SN5410W 6	SN5453J, N	SN5453J, N	SN5453J, N	6
SN5410J, N	SN5410J, N	SN5410J, N 6	SN5454F	SN5454W	SN5454W	6
SN5420F	SN5420W	SN5420W 6	SN5454J, N	SN5454J, N	SN5454J, N	6
SN5420J, N	SN5420J, N	SN5420J, N 6	SN5460F	SN5460W	SN5460W	6
SN5430F	SN5430W	SN5430W 6	SN5460J, N	SN5460J, N	SN5460J, N	6
SN5430J, N	SN5430J, N	SN5430J, N 6	SN5470F	SN5470W	SN5470W	6
SN5440F	SN5440W	SN5440W 6	SN5470J, N	SN5470J, N	SN5470J, N	6

TEXAS INSTRUMENTS
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

ш.	Type	Direct	Recommended	C	Туре	Direct	Recommended	
	Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	Sec
S	N5472F	SN5472W	SN5472W	6	SN7450J, N	SN7450J, N	SN7450J, N	6
SI	N5472J, N	SN5472J, N	SN5472J, N	6	SN7451F	SN7451W	SN7451W	6
	N5473F	SN5473W	SN5473W	6	SN7451J, N	SN7451J, N	SN7451J, N	6
	N5473J, N	SN5473J, N	SN5473J, N	6	SN7453F	SN7453W	SN7453W	6
	N5474F	SN5474W	SN5474W	6	SN7453J, N	SN7453J, N	SN7453J, N	6
	N5474J, N	SN5474J, N	SN5474J, N	6	SN7454F	SN7454W	SN7454W	6
	N5475J, N	SN5475J, N	SN5475J, N	9	SN7454J, N SN7460F	SN7454J, N	SN7454J, N	6
	N5476J, N N5480F	SN5476J, N SN5480W	SN5476J, N SN5480W	9	SN7460J, N	SN 7460W SN 7460J, N	SN7460W SN7460J, N	6
	N5480J, N	SN5480J, N	SN5480V SN5480J, N	9	SN7470F	SN7470W	SN7470W	6
	N5482F	SN5482W	SN54803, N	9	SN7470J, N	SN7470W SN7470J, N	SN7470W SN7470J, N	6
	N5482J, N	SN5482J, N	SN5482J, N	9	SN74705, N	SN74703, IV	SN7472W	6
	N5483J, N	SN5483J, N	SN5483J, N	9	SN7472J. N	SN7472J, N	SN7472J, N	· 6
	N5490F	SN5490W	SN5490W	9	SN7473F	SN7473W	SN7473W	6
	N5490J, N	SN5490J, N	SN5490J, N	9	SN7473J, N	SN7473J, N	SN7473J, N	6
	N5491AF	SN5491AW	SN5491AW	9	SN7474F	SN7474W	SN7474W	6
SI	N5491AJ, N	SN5491AJ, N	SN5491AJ, N	9	SN7474J, N	SN7474J, N	SN7474J, N	6
SI	N5492F	SN5492W	SN5492W	9	SN7475J, N	SN7475J, N	SN7475J, N	9
SI	N5492J, N	SN5492J, N	SN5492J, N	9	SN7476J, N	SN7476J, N	SN7476J, N	6
SI	N5493F	SN5493W	SN5493W	9	SN7480F	SN7480W	SN7480W	9
	N5493J, N	SN5493J, N	SN5493J, N	9	SN7480J, N	SN7480J, N	SN7480J, N	9
	N5494J, N	SN5494J, N	SN5494J, N	9	SN7482F	SN7482W	SN7482W	9
	N5495F	SN5495AW	SN5495AW	9	SN7482J, N	SN7482J, N	SN7482J, N	9
	N5495J, N	SN5495AJ, N	SN5495AJ, N	9	SN7483J, N	SN7483J, N	SN7483J, N	9
	N5496J, N	SN5496J, N	SN5496J, N	9	SN7490F	SN7490W	SN7490W	9
	N54107J, N	SN54107J, N	SN54107J, N SN54121W	6	SN7490J, N	SN7490J, N	SN7490J, N	9
	N54121F N54121J, N	SN54121W SN54121J, N	SN54121W SN54121J, N	6	SN7491AF	SN7491AW	SN7491AW	9
	N54121J, N N542511F	5N54121J, N	SN541213, N	9	SN7491AJ, N	SN7491AJ, N	SN7491AJ, N	9
	N542511J, N		SN54197J, N	9	SN7492F SN7492J, N	SN7492W SN7492J, N	SN7492W SN7492J, N	9
	N5425115, N		SN54196W	9	SN74925, N SN7493F	SN7493W	SN7492J, N SN7493W	9
	N542515J, N		SN54196J, N	9	SN7493J, N	SN7493V SN7493J, N	SN7493J, N	9
	N542525F		SN54194W	9	SN7494J, N	SN7494J, N	SN7494J, N	9
	N542525J, N		SN54194J, N	9	SN7495F	SN7495AW	SN7495AW	9
	N543163F	SN5481W	SN5489W	9	SN7495J, N	SN7495AJ, N	SN7495AJ, N	9
SI	N543163J, N	SN5481J, N	SN5489J, N	9	SN7496J, N	SN7496J, N	SN7496J, N	9
SI	N545511F		SN5437W	6	SN74107J, N	SN74107J, N	SN74107J, N	6
SI	N545511J, N		SN5437J, N	6	SN74121F	SN74121W	SN74121W	6
SI	N545611F		SN5438W	6	SN74121J, N	SN74121J, N	SN74121J, N	6
SI	N545611J, N		SN5438J, N	6	SN742512F		SN74197W	9
	N548280F		SN54196W	9	SN74212J, N		SN74197J, N	9
SI	N548280J, N		SN54196J, N	9	SN742516F		SN74196W	9
	N548281F		SN54197W	9	SN742516J, N		SN74196J, N	9
	N548281J, N		SN54197J, N	9	SN742526F		SN74194W	9
	N7400F	SN7400W	SN7400W	6	SN742526J, N		SN74194J, N	9
	N7400J, N	SN7400J, N	SN7400J, N	6	SN743162F	SN7481W	SN7489W	9
	N7401F	SN7401W	SN7401W	6	SN743162J, N	SN7481J, N	SN7489J, N	9
	N7401J, N	SN7401J, N	SN7401J, N	6	SN743164F	SN7481W	SN7489W	9
	N7402F	SN7402W	SN7402W	6	SN743164J, N	SN7481J, N	SN7489J, N	9
	N7402J, N	SN7402J, N	SN7402J, N	6	SN745512F		SN7437W	_
	N7404F N7404J, N	SN7404W SN7404J, N	SN7404W SN7404J, N	6	SN745512J, N SN745612F		SN7437J, N SN7438W	6
	N 7404J, N N 7405F	SN 7404J, N SN 7405W	SN 7404J, N SN 7405W	6	The state of the s			
	N7405F N7405J, N	SN7405W SN7405J, N	SN7405V SN7405J, N	6	SN745612J, N SN748280F		SN7438J, N SN74196W	6
	N7405J, N N7410F	SN 7405J, N SN 7410W	SN7410W	6	SN748280F SN748280J, N		SN74196V SN74196J, N	9
	N7410J, N	SN7410W SN7410J, N	SN7410V SN7410J, N	6	SN748280J, N SN748281F		SN74196J, N SN74197W	9
	N7420F	SN7420W	SN7420W	6	SN748281J, N		SN74197V SN74197J, N	9
	N7420J, N	SN7420J, N	SN7420J, N	6	TA10E, J		SN54H183J, N	9
	N7430F	SN7430W	SN7430W	6	TA10F		SN54H183W	9
100	N7430J, N	SN7430J, N	SN7430J, N	6	TA11E, J		SN54H183J, N	9
	N7440F	SN7440W	SN7440W	6	TA11F		SN54H183W	9
	N7440J, N	SN7440J, N	SN7440J, N	6	TA12E, J	granter un de 1966 Granter de 1966 de 19	SN74H183J, N	9
S	N7441AJ, N	SN74141J, N	SN74141J, N	9	TA12F		SN74H183W	9
S	N7442J, N	SN7442J, N	SN7442J, N	9	TA13E, J		SN74H183J, N	9
	N7443J, N	SN7443J, N	SN7443J, N	9	TA13F		SN74H183W	9
	N7444J, N	SN7444J, N	SN7444J, N	9	TA20E, J	SNE2OJ, N	SN54181J, N	9
	N7450F	SN7450W	SN7450W	6	TA20F	SNE20U	SN54181W	9

Туре	Direct	Recommended		Type	Direct	Recommended	
Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	Sec.
TA21E. J	SNE21J, N	SN54181J, N	9 1	TF110E, J	ONE 1101 N	SN54H108J, N	7
TA21E, J	SNE21U	SN54181W	9	TF110E, J	SNF110J, N SNF110U	SN54H 108U	7
TA22E, J	SNE22J, N	SN74181J, N	9	TF111E, J	SNF111J. N	SN54H108J, N	7
TA22F	SNE22U	SN74181W	9	TF111F	SNF111U	SN54H108W	7
TA23E, J	SNE23J, N	SN74181J, N	9	TF112E, J	SNF112J, N	SN74H108J, N	. 7
TA23F	SNE23U	SN74181W	9	TF112F	SNF112U	SN74H108W	7
TA30E, J	SNE30J, N	SN54181J, N	9	TF113E, J	SNF113J, N	SN74H108J, N	7
TA30F	SNE30U	SN54181W	9	TF113F	SNF113U	SN74H108W	7
TA31E, J TA31F	SNE31J, N	SN54181J, N SN54181W	9	TF120E, J TF120F	SNF120J, N SNF120U	SN54H103J, N SN54H103W	7
TA31F TA32E, J	SNE31U SNE32J, N	SN74181J, N	9	TF120F TF121E, J	SNF1200 SNF121J, N	SN54H103V SN54H103J, N	7
TA32F	SNE32U	SN74181W	9	TF121F	SNF 121U	SN54H103W	7
TA33E, J	SNE33J, N	SN74181J, N	9	TF122E, J	SNF122J, N	SN74H103J, N	7
TA33F	SNE33U	SN74181W	9	TF122F	SNF122U	SN74H103W	7
TC11E, J		SN54163J, N	9	TF123E, J	SNF 123J, N	SN74H103J, N	7
TC11F		SN54163W	9	TF123F	SNF123U	SN74H103W	7
TC12E, J		SN74163J, N	9	TF130E, J	SNF130J, N	SN54H108J, N	7
TC12F		SN74163W	9	TF130F	SNF130U	SN54H108W	7
TC13E, J TC13F		SN54163J, N SN54163W	9	TF131E, J TF131F	SNF131J, N SNF131U	SN54H108J, N SN54H108W	7
TC14E, J		SN74163J, N	9	TF131F TF132E, J	SNF1310 SNF132J, N	SN74H108J, N	7
TC14F		SN74163W	9	TF132F	SNF132U	SN74H108W	7
TC15E, J		SN54162J, N	9	TF133E, J	SNF133J, N	SN74H108J, N	7
TC15F		SN54162W	9	TF133F	SNF133U	SN74H108W	7
TC16E, J		SN74162J, N	9	TF200E, J	SNF200J, N	SN54H102J, N	7
TC16F		SN74162W	9	TF200F	SNF200U	SN54H102W	7
TC17E, J		SN54162J, N	9	TF201E, J	SNF201J, N	SN54H102J, N	7
TC17F		SN54162W	9	TF201F	SNF201U	SN54H102W SN74H102J, N	7
TC18E, J		SN74162J, N	9	TF202E, J TF202F	SNF202J, N SNF202U	SN74H 102J, N	7
TC18F TD40E, J	SNE40J, N	SN74162W SN54182J, N	9	TF202F	SNF203J, N	SN74H102J, N	7
TD40F	SNE40U	SN54182W	9	TF203F	SNF203U	SN74H102W	7
TD42E, J	SNE42J, N	SN74182J, N	9	TF210E, J	SNF210J, N	SN54H101J, N	7
TD42F	SNE42U	SN74182W	9	TF210F	SNF210U	SN54H101W	7
TF20E, J	SNF20J, N	SN5472J, N	6	TF211E, J	SNF211J, N	SN54H101J, N	7
TF20F	SNF20U	SN5472W	6	TF211F	SNF211U	SN54H101W	7
TF21E, J	SNF21J, N	SN5472J, N	6	TF212E, J	SNF212J, N	SN74H101J, N	7
TF21F	SNF21U	SN5472W	6	TF212F TF213E, J	SNF212U SNF213J, N	SN74H101W SN74H101J, N	7
TF22E, J	SNF22J, N	SN7472J, N SN7472W	6 6	TF213F	SNF213U	SN74H101W	7
TF22F TF23E, J	SNF22U SNF23J, N	SN7472J, N	6	TF250E, J	SNF250J, N	SN54H102J, N	7
TF23F	SNF23U	SN7472W	6	TF250F	SNF250U	SN54H102W	7
TF50E, J	SNF50J, N	SN5470J, N	6	TF251E, J	SNF251J, N	SN54H102J, N	7
TF50F	SNF50U	SN5470W	6	TF251F	SNF251U	SN54H102W	7
TF51E, J	SNF51J, N	SN5470J, N	6	TF252E, J	SNF252J, N	SN74H102J, N	7
TF51F	SNF51U	SN5470W	6	TF252F	SNF252U SNF253J, N	SN74H102W SN74H102J, N	7
TF52E, J	SNF52J, N	SN7470J, N	6	TF253E, J TF253F	SNF253J, N SNF253U	SN74H102J, N SN74H102W	7
TF52F	SNF52U	SN7470W	6 6	TF260E, J	SNF260J, N	SN54H101J, N	7
TF53E, J TF53F	SNF53J, N SNF53U	SN7470J, N SN7470W	6	TF260F	SNF260U	SN54H101W	7
TF60E, J	SNF60J, N	SN54H101J, N	7	TF261E, J	SNF261J, N	SN54H101J, N	7
TF60F	SNF60U	SN54H101W	7	TF261F	SNF261U	SN54H101W	7
TF61E, J	SNF61J, N	SN54H101J, N	7	TF262E, J	SNF262J, N	SN74H101J, N	7
TF61F	SNF61U	SN54H101W	7	TF262F	SNF262U	SN74H101W	7
TF62E, J	SNF62J, N	SN74H101J, N	7	†F263E, J	SNF263J, N	SN74101J, N	7
TF62F	SNF62U	SN74H101W	-7	TF263F	SNF263U	SN74H101W	7
TF63E, J	SNF63J, N	SN74H101J, N	7	TG40E, J TG40F	SNG40J, N SNG40U	SN5420J, N SN5420W	6 6
TF63F	SNF63U	SN74H101W	7	TG40F TG41E, J	SNG400 SNG41J, N	SN5420W SN5420J, N	6
TF 100E, J TF 100F	SNF100J, N SNF100U	SN54H103J, N SN54H103W	7	TG41F	SNG410, N	SN5420W	6
TF100F TF101E, J	SNF1000 SNF101J, N	SN54H 103W SN54H 103J, N	7	TG42E, J	SNG42J, N	SN7420J, N	6
TF101F, 3	SNF101U	SN54H103W	7	TG42F	SNG42U	SN7420W	6
TF 102E, J	SNF102J, N	SN74H103J, N	7	TG43E, J	SNG43J, N	SN7420J, N	6
TF 102F	SNF102U	SN74H103W	7	TG43F	SNG43U	SN7420W	6
TF103E, J	SNF103J, N	SN74H103J, N	7	TG50E, J	.SN50J, N	SN5453J, N	6
TF103F	SNF103U	SN74H103W	7	TG50F	SNG50U	SN5453W	6

# В

### DTL/TTL CIRCUITS

			<b>-</b>	Direct	Recommended
Type	Direct	Recommended Sec. for New Designs	Type Number	Replacement	for New Designs
Number	Replacement SNG51J, N	SN5453J, N 6	1 TG133E, J	SNG133J, N	SN74S140J, N 5
TG51E, J TG51F	SNG51J, N	SN5453W 6	TG 133F	SNG133U	SN74S140W 5
TG52E, J	SNG52J, N	SN7453J, N 6	TG140E, J	SNG140J, N	SN5400J, N 6
TG52F	SNG52U	SN7453W 6	TG140F	SNG140U	SN5400W 6
TG53E, J	SNG53J, N	SN7453J, N 6	TG141E, J	SNG141J, N	SN5400J, N 6
TG53F	SNG53U	SN7458W 6	TG141F	SNG141U	SN5400W 6
TG60E, J	SNG60J, N	SN5430J N 6	TG142E, J	SNG142J, N	SN7400J,N 6
TG60F	SNG60U	SN5430W 6	TG142F	SNG142U	SN7400W 6
TG61E, J	SNG61J, N	SN5430J, N 6	TG143E, J	SNG143J, N	SN7400J, N 6
TG61F	SNG61U	SN5430W 6	TG143F	SNG143U	SN7400W 6
TG62E, J	SNG62J, N	SN7430J, N 6	TG150E, J	SNG150J, N	\$N54H62J, N 7
TG62F	SNG62U	SN7430W 6	TG150F	SNG150U	SN54H62W 7
TG63E, J	SNG63J, N	SN7430J, N 6	TG151E, J	SNG 151J, N	\$N54H62J, N 7
TG63F	SNG63U	SN7430W 6	TG151F	SNG151U	SN54H62W 7
TG70E, J	SNG70J, N	SN5450J, N 6	TG152E, J	SNG152J, N	SN74H62J, N 7
TG70F	SNG70U	SN5450W 6	TG152F	SNG152U	SN74H62W 7
TG71E, J	SNG71J, N	SN5450J, N 6	TG153E, J	SNG 153J, N	SN74H62J, N 7
TG71F	SNG71U	SN5450W 6	TG153F	\$NG153U	SN74H62W 7
TG72E, J	SNG72J, N	SN7450J, N 6	TG160E, J	SNG160J, N	SN5438J, N 6
TG72F	SNG72U	SN7450W 6	TG160F	SNG 160U	SN5438W 6
TG73E, J	SNG73J, N	SN7450J, N 6	TG161E, J	SNG161J, N	SN5438J, N 6
TG73F	SNG73U	SN7450W 6	TG161F	SNG 161U	SN5438W 6
TG80E, J	SNG80J, N	SN5413J, N 6	TG 162E, J	SNG162J, N	SN7438J, N 6
TG80F	SNG80U	SN5413W 6	TG162F	SNG162U	SN7438W 6
TG81E, J	SNG81J, N	SN5413J, N 6	TG163E, J	SNG163J, N	SN7438J, N 6
TG81F	SNG81U	SN5413W 6	TG 163F	SNG163U	SN7438W 6
TG82E, J	SNG82J, N	SN7413J, N 6	TG170E, J	SNG 170J, N	SN5460J, N 6 SN5460W 6
TG82F	SNG82U	SN7413W 6	TG170F	SNG170U	4
TG83E, J	SNG83J, N	SN7413J, N 6	TG171E, J	SNG171J, N	
TG83F	SNG83U	SN7413W 6	TG171F	SNG171U	SN5460W 6 SN7460J, N 6
TG90E, J	SNG90J, N	SN5486J, N 9	TG172E, J	SNG172J, N	SN7460W 6
TG90F	SNG90U	SN5486W 9	TG172F	SNG172U SNG173J, N	SN7460J, N 6
TG91E, J	SNG91J, N	SN5486J, N 9	TG173E, J TG173F	SNG1733, N	SN7460W 6
TG91F	SNG91U	SN5486W 9	TG180E, J	SNG1730 SNG180J, N	SN5430J, N 6
TG92E, J	SNG92J, N	SN7486J, N 9	TG180F	SNG180U	SN5430W 6
TG92F	SNG92U	SN7486W 9	TG181E, J	SNG181J, N	SN5430J. N 6
TG93E, J	SNG93J, N	SN7486J, N 9	TG181F	SNG181U	SN5430W 6
TG93F	SNG93U	SN7486W 9	TG182E, J	SNG182J, N	SN7430J, N 6
TG100E, J	SNG100J, N	SN5453J, N 6	TG182F	SNG182U	SN7430W 6
TG100F	SNG100U	SN5453W 6	TG 183E, J	SNG183J, N	SN7430J, N 6
TG101E, J	SNG101J, N	SN5453J, N 6 SN5453W 6	TG183F	SNG183U	SN7430W 6
TG101F	SNG101U	SN7453J, N 6	TG 190E, J	SNG190J, N	SN5410J, N 6
TG102E, J	SNG102J, N	SN74530, N 6	TG190F	SNG190U	SN5410W 6
TG102F TG103E, J	SNG102U	SN7453W 6	TG191E, J	SNG191J, N	SN5410J, N 6
TG103F	SNG103J, N SNG103U	SN7453W 6	TG191F	SNG191U	SN5410W 6
TG110E, J	SNG110J, N	SN54H55J, N 7	TG192E, J	SNG192J, N	SN7410J.N 6
TG110F	SNG110U	SN54H55W 7	TG192F	SNG192U	SN7410W 6
TG111E, J	SNG111J, N	SN54H55J, N 7	TG193E, J	SNG193J, N	SN7410J, N 6
TG111F	SNG111U	SN54H55W 7	TG193F	SNG193U	SN7410W 6
TG112E, J	SNG112J, N	SN74H55J, N 7	TG200E. J	SNG200J, N	SN54H30J, N 7
TG112F	SNG112U	SN74H55W 7	TG200F	SNG200U	SN54H30W 7
TG113E, J	SNG113J, N	SN74H55J, N 7	TG201E, J	SNG201J, N	SN54H30J, N 7
TG113F	SNG113U	SN74H55W 7	TG201F	SNG201W	SN54H30W 7
TG120E, J	SNG120J, N	SN5430J, N 6	TG202E, J	SNG202J; N	SN74H30J, N 7
TG120F	SNG120U	SN5430W 6	TG202F	SNG202U	SN74H30W 7
TG121E, J	SNG121J, N	SN5430J, N 6	TG203E, J	SNG203J, N	SN74H30J, N 7
TG121F	SNG121U	SN5430W 6	TG203F	SNG203U	SN74H30W 7
TG122E, J	SNG122J, N	SN7430J, N 6	TG210E, J	SNG210J, N	SN5455J, N 7
TG122F	SNG122U	SN7430W 6	TG210F	SNG210U	SN54H55W 7
TG123E, J	8NG123J, N	SN7430J, N 6	TG211E, J	SNG211J, N	SN54H55J, N 7
TG123F	SNG123U	SN7430W 6	TG211F	SNG211U	SN54H55W 7
TG130E, J	SNG130J, N	SN54S140J, N 5	TG212E, J	SNG212J, N	SN74H55J, N 7
TG130F	SNG130U	SN54S140W 5	TG212F	SNG212U	SN74H55W 7
TG131E, J	SNG131J, N	SN54S140J, N 5	TG213E, J	SNG213J, N	SN74H55J, N 7 SN74H55W 7
TG131F	SNG131U	SN54S140W 5	TG213F	SNG213U	SN74H55W 7 SN54H00J, N 7
TG 132E, J	SNG 132J, N	SN74S140J, N 5	TG220E, J	SNG220J, N	SN54H0W, N 7
TG132F	SNG132U	SN74S140W 5	TG220F	SNG220U	SIND-ITOUN /

Туре	Direct	Recommended	Sec.	Type	Direct	Recommended	0
Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	Sec.
TG221E, J	SNG221J, N	SN54H00J, N	7	TG273F	SNG273U	SN74H60W	7
TG221F	SNG221U	SN54H00W	7	TG280E, J	SNG280J, N	SN54H52J, N	7
TG222E, J	SNG222J, N	SN74H00J, N	7	TG280F	SNG280U	SN54H52W	7
TG222F	SNG222U	SN74H00W	7	TG281E, J	SNG281J, N	SN54H52J, N	7
TG223E, J	SNG223J, N	SN74H00J, N	7	TG281F	SNG281U	SN54H52W	7
TG223F	SNG223U	SN74H00W	7	TG282E, J	SNG282J, N	SN74H52J, N	7
TG230E, J	SGN230J, N	SN54H62J, N	7	TG282F	SNG282U	SN74H52W	7
TG230F	SNG230U	SN54H62W	7	TG283E, J	SNG283J, N	SN74H52J, N	7
TG231E, J	SNG231J, N	SN54H62J, N	7	TG283F	SNG283U	SN74H52W	7
TG231F	SNG231U	SN54H62W	7	TG290E, J	SNG290J, N	SN54H62J, N	7
TG232E, J	SNG232J, N	SN74H62J, N	7	TG290F	SNG290U	SN54H62W	7
TG232F	SNG232U	SN74H62W	7	TG291E, J	SNG291J, N	SN54H62J, N	7
TG233E, J	SNG233J, N	SN74H62J, N	7	TG291F	SNG291U	SN54H62W	7
TG233F	SNG233W	SN74H62W	7	TG292E, J	SNG292J, N	SN74H62J, N	7
TG240E, J	SNG240J, N	SN54H20J, N	7	TG292F	SNG292U	SN74H62W	7
TG240F	SNG240U	SN54H20W	7	TG293E, J	SNG293J, N	SN74H62J, N	7
TG241E, J	SNG241J, N	SN54H20J, N	7	TG293F	SNG293U	SN74H62W	7
TG241F	SNG241U	SN54H20W	7.	TG300E, J	SNG300J, N	SN54H53J, N	7
TG242E, J	SNG242J, N	SN74H20J, N	7	TG300F	SNG300U	SN54H53W	7
TG242F	SNG242U	SN74H20W	7	TG301E, J	SNG301J, N	SN54H53J, N	7
ГG243E, J	SNG243J, N	SN74H20J, N	7	TG301F	SNG301U	SN54H53W	7
TG243F	SNG243U	SN74H20W	7	TG302E, J	SNG302J, N	SN74H53J, N	7
TG250E, J	SNG250J, N	SN54H53J, N	7	TG302F	SNG302U	SN74H53W	7
TG250F	SNG250U	SN54H53W	7	TG303E, J	SNG303J, N	SN74H53J, N	7
ΓG251E, J	SNG251J, N	SN54H53J, N	7	TG303F	SNG303U	SN74H53W	7
TG251F	SNG251U	\$N54H53W	7.	TG310E, J	SNG310J, N	SN54H50J, N	7
TG252E, J	SNG252J, N	SN74H53J, N	7	TG310F	SNG310U	SN54H50W	7
TG252F	SNG252U	SN74H53W	7	TG311E, J	SNG311J, N	SN54H50J, N	7
ГG253E, J	SNG253J, N	SN74H53J, N	7	TG311F	SNG311U	SN54H50W	7
TG253F	SNG253U	SN74H53W	7	TG312E, J	SNG312J, N	SN74H50J, N	7
TG260E, J	SNG260J, N	SN54H30J, N	7	TG312F	SNG312U	SN74H50W	7
TG260F	SNG260U	SN54H30W	7	TG313E, J	SNG313J, N	SN74H50J, N	. 7
FG261E, J	SNG261J, N	SN54H30J, N	7	TG313F	SNG313U	SN74H50W	7
ΓG261F	SNG261U	SN54H30W	7	TG320E, J	SNG320J, N	SN54H10J, N	7
FG262E, J	SNG262J, N	SN74H30J, N	7	TG320F	SNG320U	SN54H10W	7
rG262F	SNG262U	SN74H30W	7	TG321E, J	SNG321J, N	SN54H 10J, N	7
ГG263E, J	SNG263J, N	SN74H30J, N	7	TG321F	SNG321U	SN54H10W	7
ГG263F	SNG263U	SN74H30W	7	TG322E, J	SNG322J, N	SN74H10J, N	7
ΓG270E, J	SNG270J, N	SN54H60J, N	7	TG322F	SNG322U	SN74H10W	7
FG270F	SNG270U	SN54H60W	7	TG323E, J	SNG323J, N	SN74H10J, N	7
ΓG271E, J	SNG271J, N	SN54H60J, N	7	TG323F	SNG323U	SN74H10W	7
ΓG271F	SNG271W	SN54H60W	7	TG350E, J	SNG351J, N	SN54S140J, N	5
ΓG272E, J	SNG272J, N	SN74H60J, N	7	TG350F	SNG351U	SN54S140W	5
ΓG272F	SNG272U	SN74H60W	7	TG352E, J	SNG353J, N	SN74S140J, N	5
ГĞ273E, J	SNG273J, N	SN74H60J, N	7	TG352F	SNG353U	SN74S140W	5

# MOS/LSI CIRCUITS

AMI

### Electronic Arrays, Cont.

Туре	Direct	Recommended	Sec.	Туре	Direct	Recommended	S
Number	Replacement	for New Designs	Jeu.	Number	Replacement	for New Designs	31
RD55		TMS 3002 LR	14	EA3501		TMS 2501 JC/NC	. 1
RD57		TMS 3002 LR	14	EA3700		TMS 4100 JC/NC	1
RD58		TMS 3002 LR	14	EA3701		TMS 4103 JC/NC	113
RD60		TMS 3002 LR	14	EA4000		TMS 4400 JC/NC	
RD62		TMS 3104 LC/NC	14				
RD63	TMS 3304 LR	TMS 3304 LR	14				
RD64		TMS 3114 JC/NC	14	light of the second of the second of			
D65		TMS 3401 LC/NC	14				
1A51	TMS 2300 JC/NC	TMS 2300 JC/NC	14	Fairchild			
1B51		TMS 2600 JC/NC	14	1 un onnu			
1X52		TMS 6009 JC/NC	14	The first section of			
1X53		TMS 6000 JC/NC	14	1 _	1 <u></u>	.mw.45 <u></u>	
1X54		TMS 6009 JC/NC	14	Туре	Direct	Recommended	S
				Number	Replacement	for New Designs	
				3250		TMS 2500 JC/NC	4.1
				3251		TMS 4400 JC/NC	1
				3254		TMS 2500 JC/NC	. 1
A.M.S.				3255		TMS 4100 JC/NC	971
1.IVI.O.				3256		TMS 4100 JC/NC	1
				3257		TMS 4100 JC/NC	٠.
				3258		TMS 2500 JC/NC	
Туре	Direct	Recommended	Sec.	3300		TMS 3000 LR	
Number	Replacement	for New Designs	Sec.	3303		TMS 3000 LR	
MD 91600111		TMS 4023 NC	14	3304		TMS 3016 LR	
5,000,,,,			•	3305		TMS 3016 LR	
				3306		TMS 3016 LR	
				3307		TMS 3101 LC/NC	
				3320		TMS 3103 LC/NC	7
MI				3325		TMS 3417 JC/NC	
1011				3326	TMS 3304 LC	TMS 3304 LC/NC	
				3330	1110 0004 E0	TMS 3403 LC	
				3331		TMS 3403 LC/NC	
Type	Direct	Recommended		3332		TMS 3305 LC	
Number	Replacement	for New Designs	Sec.	3377		TMS 3305 LC	
11101	TMS 1101 JC	TMS 1101 JC/NC	14	3383			
11101	TWIS TIOTIC	TIVIS TTOT JC/INC	144			TMS 3412 JC/NC	- 7
				3501		TMS 2800 JC/NC	12° 11
				3507		TMS 2600 JC/NC	
				3512		TMS 2500 JC/NC	100
l==4				3513		TMS 2500 JC/NC	
lectronic A	rrays			3514		TMS 2500 JC/NC	
				3530		TMS 1101 JC/NC	
				3532		TMS 1101 JC/NC	
Туре	Direct	Recommended		3580	TMS 2600 JC	TMS 2600 JC/NC	
Number	Replacement	for New Designs	Sec.	3584	TMS 2600 JC	TMS 2600 JC/NC	
	neplacement			3700		TMS 6005 JC/NC	5 6 6
1003		TMS 3112 JC/NC	14	3701		TMS 6005 JC/NC	333
A 1007		TMS 3112 JC/NC	14	3810		TMS 2700 JC/NC	
1004		TMS 3101 LC/NC	14				
A 1005 A 1200		TMS 3101 LC/NC	14 14				
		TMS 3112 JC/NC					
1201		TMS 3112 JC/NC	14				
1204		TMS 3114 JC/NC	14	GI			
1205		TMS 3114 JC/NC	14				
1206		TMS 3413 LC/NC	14				
1208		TMS 3016 LR	14	Туре	Direct	Recommended	
1210		TMS 3412 JC/NC	14	Number			
1212		TMS 3412 JC/NC	14		Replacement	for New Designs	
1221		TMS 3101 JC/NC	14	DL-5-0406	TMS 3406 LC	TMS 3101 LC/NC	
1400		TMS 1101 JC/NC	14	DL-5-1200		TMS 3101 LC/NC	
1800		TMS 2200 JC/NC	14	DL-7-1200		TMS 3101 LC/NC	
1801		TMS 2200 JC/NC	14	DL-5-1512		TMS 3401 LC/NC	
1804		TMS 2200 JN/NC	14	DL-7-1512		TMS 3401 LC/NC	
1806		TMJ 2200 JC/NC	14	SL-6-2050		TMS 3002 LR	
3001		TMS 2500 JC/NC	14	SL-6-2064		TMS 3103 LC/NC	
3101		TMS 2602 JC/NC	14	DL-6-2100		TMS 3101 LC/NC	
3300		TMS 4400 JC/NC	14	RO-1-2240		TMS 2500 JC/NC	
A3307		TMS 2604 JC/NC	14	MU-6-2281		TMS 6000 JC/NC	
A3500		TMS 2500 JC/NC	14	DL-0-3066	TMS 3304 LR	TMS 3304 LR	. diga
				•	· . · · · · · <del>- · · · · · · · · · · </del>		

# MOS/LSI CIRCUITS

G	ı	ľ	Cont	

# Motorola

Type	Direct	Recommended	Sec.	Туре	Direct	Recommended	
Number	Replacement	for New Designs	Sec.	Number	Replacement	for New Designs	Sec.
SL-7-4025		TMS 3000 LR	14	I MCM1110	TMS 2600 JC	TMS 2600 JC/NC	14
SL-7-4032		TMS 3112 JC/NC	14	MCM1120	TMS 2400 JC	TMS 2500 JC/NC	14
SS-6-8211		TMS 3016 LR	14	MCM1121	TMS 2400 JC	TMS 2500 JC/NC	14
SS-6-8211		TMS 3016 LR	14	MCM1122	TMS 2403 JC	TMS 2501 JC/NC	14
MEM2009		TMS 6003 JC/NC	14	MC1124L	7.11.0 2.100.00	TMS 3802 LC	14
MEM2017		TMS 6009 JC/NC	14	MC1125L		TMS 3802 LC	14
MEM3016	TMS 3016 LR	TMS 3016 LR	14	MCM1130	TMS 4100 JC	TMS 4100 JC/NC	14
MEM3021	TMS 3010 LR	TMS 3010 LR	14	MCM1131	TMS 4100 JC	TMS 4100 JC/NC	14
MEM3032-D2	1 WIO 3021 LIT	TMS 3021 ER	14	MCM1131	TMS 4103 JC	TMS 4103 JC/NC	14
MEM3032-D5		TMS 3112 JC/NC	14	MC1141G	TMS 3305 LR	TMS 3305 LR	14
MEM3025			14	MC1141G	1 W3 3303 EN	TMS 3401 LC/NC	14
		TMS 3000 LR					14
MEM3064	T140 0007 10	TMS 3103 LC/NC	14 14	MC1150L MCM1150	TMS 2300 JC	TMS 6000 JC/NC	14
MEM3064 LR	TMS 3027 JC	TMS 3027 JC	• • •			TMS 2300 JC/NC	1.00
MEM3064-2B		TMS 3103 LC/NC	14	MC1160G	TMS 3003 LR	TMS 3101 LC/NC	14
MEM3100		TMS 3002 LR	14	MC1161G	TMS 3002 LR	TMS 3002 LR	14
MEM3100A2		TMS 3002 LR	14	MCM1170		TMS 1101 JC/NC	14
MEM3128		TMS 3114 JC/NC	14	MCM1173		TMS 4023 NC	
MEM3128-2		TMS 3114 JC/NC	14	MC2244G		TMS 3401 LC/NC	14
MEM5021		TMS 5700 JC/NC	14	MC2246		TMS 3417 JC/NC	14
				MCM2340		TMS 4400 JC/NC	14
				MC2360G		TMS 3101 LC/NC	14
				MC2362G		TMS 3412 JC/NC	14
				MC2363G		TMS 3114 JC/NC	14
Intel				MCM2372	TMS 1103 NC	TMS 1103 NC	14
				MC2380G		TMS 3101 LC/NC	14
				MC2381G		TMS 3101 LC/NC	14
Type	Direct	Recommended		MC2384L	TMS 3412 JC	TMS 3412 JC/NC	14
Number	Replacement	for New Designs	Sec.	MC2385G	TMS 3413 JC	TMS 3414 LC/NC	14
				MC2386G	TMS 3414 JC	TMS 3414 LC/NC	14
1101	TMS 1101 JC	TMS 1101 JC/NC	14				
11001	TMS 1101 JC	TMS 1101 JC/NC	14				
1103	TMS 1103 NC	TMS 1103 JC/NC	14				
1301		TMS 2600 JC/NC	14				
1402	TMS 3412 JC/NC	TMS 3412 JC/NC	14	National			
1403	TMS 3413 JC	TMS 3413 JC/NC	14				Sales de la
1404	TMS 3414 JC	TMS 3414 JC/NC	14				
1405		TMS 3401 LC/NC	14				
1406	TMS 3406 LC	TMS 3101 LC/NC	14	Type	Direct	Recommended	
1407	TMS 3407 LC	TMS 3101 LC/NC	14	Number	Replacement	for New Designs	Sec.
1506	TMS 3406 LM	TMS 3101 LC/NC	14	MM400/500		TMS 3000 LR	14
1507	TMS 3407 LM	TMS 3101 LC/NC	14	MM403/503		그 이 사람이 나 무게 무섭지지 않아서 나는 것이다.	
						TMS 3002 LR	14
				MM404/504		TMS 3016 LR	14
				MM405/505		TMS 3112 JC/NC	14
				MM406/506	TMS 3406 LC	TMS 3101 LC/NC	14
Mostek				MM410/510		TMS 3103 LC/NC	14
				MM421/521	TMS 2800 JC	TMS 2800 JC/NC	14
				MM422/522		TMS 2600 JC/NC	14
Туре	Direct	Recommended		MM422/522AP		TMS 2605 JC/NC	14
Number			Sec.	MM422BL/522BL		TMS 2607 JC/NC	14
	Replacement	for New Designs		MM422BN/522BN		TMS 2608 JC/NC	14
MK1001L	TMS 3304 LR	TMS 3304 LR	14	MM422DE/522DE		TMS 2605 JC/NC	14
MK 1002P	TMS 3414 JC	TMS 3414 JC/NC	14	MM422EK/522EK		TMS 2606 JC/NC	14
MK 1003P		TMS 3412 LC/NC	14	MM423/523	TMS 2600 JC	TMS 2600 JC/NC	14
MK 2000P		TMS 4100 JC/NC	14	MM423BO/523BO	TMS 2609 JC	TMS 2609 JC/NC	14
MK2001P		TMS 4103 JC/NC	14	MM423FE/523FE	TMS 2610 JC	TMS 2610 JC/NC	14
MK2100P		TMS 2500 JC/NC	14	MM4001/5001		TMS 3102 LC/NC	14
MK2101P		TMS 2501 JC/NC	14	MM4006/5006		TMS 3101 LC/NC	14
MKB2300P		TMS 4100 JC/NC	14	MM400GD/500GD		TMS 3101 LC/NC	14
TMS2302P		TMS 4103 JC/NC	14	MM4010/5010		TMS 3103 LC/NC	14
TMS2400P	TMS 2300 JC/NC	TMS 2300 JC/NC	14	MM4015A/5015A		TMS 3314 JC/NC	14
MK3100P		TMS 2500 JC/NC	14	MM4016/5016		TMS 3401 LC/NC	14
MK3101P		TMS 2501 JC/NC	14	MM4016D/5016D		TMS 3401 LC/NC	14
MK4001P	TMS 4003 JC	TMS 4003 JC/NC	14	MM4018/5018		TMS 3103 LC/NC	14
MK4003P		TMS 4024 JC/NC	14	MM4040/5040		TMS 3016 LR	14

## MOS/LSI CIRCUITS

# National, Cont.

Type	Direct	Recommended	Sec.
Number	Replacement	for New Designs	Sec.
MM4050/5050		TMS 3112 JC/NC	14
MM4051/5051		TMS 3112 JC/NC	14
MM4051D/5051D		TMS 3112 JC/NC	14
MM4052/5052		TMS 3102 LC/NC	14
MM4053/5053		TMS 3101 LC/NC	14
MM5105		TMS 3403 LC/NC	14
MM4210/5210		TMS 2800 JC/NC	14
MM4211/5211		TMS 2600 JC/NC	14
MM4230/5230		TMS 2500 JC/NC	14
MM4231/5231		TMS 2500 JC/NC	14
MM4232/5232		TMS 4400 JC/NC	14
MM4240/5240		TMS 2500 JC/NC	14
MM4241/5241		TMS 2700 JC/NC	14
MM4250/5250 TM	S 1101 JC	TMS 1101 JC/NC	14

# Solitron

Type	Direct	Recommended	Sec.
Number	Replacement	for New Designs	sec.
UC6525/7525		TMS 2600 JC/NC	14
UC6548/7548		TMS 2600 JC/NC	14
UC6550/7550	TMS 4026 JC	TMS 4026 JC/NC	14
UC6572/7572	TMS 2700 JC	TMS 2700 JC/NC	14
UC6596/7596		TMS 4400 JC/NC	14
UC65965/7596		TMS 4400 JC/NC	14
UC6577/7577		TMS 2500 JC/NC	14
UC7310		TMS 3413 JC/NC	14
UC7315		TMS 3112 JC/NC	14
UC7316		TMS 3016 LR	14
UC7320		TMS 3002 LR	14
UC7350		TMS 3417 JC/NC	14

# Signetics

	Туре	Direct	Recommended	
	Number	Replacement	for New Designs	Sec.
2001	Territoria del	TMS 3016 LR	TMS 3016 LR	14
2002		TMS 3000 LR	TMS 3000 LR	14
2003		TMS 3000 LR	TMS 3112 JC/NC	14
2004		TMS 3002 LR	TMS 3002 LR	14
2005	1 Diving a 47 h	TMS 3003 LR	TMS 3101 LC/NC	14
2501		TMS 1101 JC	TMS 1101 JC/NC	14
2502		TMS 3412 JC	TMS 3412 JC/NC	14
2503		TMS 3413 LC	TMS 3413 LC/NC	14
2504		TMS 3414 LC	TMS 3414 LC/NC	14
2505			TMS 3401 LC/NC	14
2506			TMS 3101 LC/NC	14
2507			TMS 3101 LC/NC	14
2508			TMS 1103 NC	14
2509			TMS 3002 LR	14
2510	- waje take dit	Adams of the Section of	TMS 3101 LC/NC	14
2511			TMS 3101 LC/NC	14
2512			TMS 3414 LC/NC	14
2513			TMS 2500 JC/NC	14
2514	To be with the		TMS 2500 JC/NC	14

# Unisem

Type	Direct	Recommended	0
Number	Replacement	for New Designs	Sec.
UA 2524/3524		TMS 1103 NC	14
UA2525/3525		TMS 2600 JC/NC	14
UA2548/3548		TMS 2600 JC/NC	14
UA 2552/3552		TMS 3113 LC/NC	14
UA 2556/3556	TMS 1101 JC	TMS 1101 JC/NC	14
UA 2564/3564		TMS 4026 JC/NC	14
UA 2572/3572	TMS 2700 JC/NC	TMS 2700 JC/NC	14
UA2596/3596	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	TMS 4400 JC/NC	14
UA 2664/3664	TMS 4026 JC	TMS 4026 JC/NC	14
UA3540		TMS 2500 JC/NC	14

# Discrete Semiconductors and Components

# DISCRETE SEMICONDUCTORS AND COMPONENTS MANUFACTURED BY TEXAS INSTRUMENTS

In addition to its leadership position in integrated circuits, Texas Instruments is the world's largest supplier of discrete semiconductors and components.

Devices shown below represent TI's standard discrete semiconductors beginning with the 1N series, followed by 2N, in-house, and the resistor product lines. Note that consecutive type numbers are shown in condensed form: e.g. 1N253, 1N254, 1N255, and 1N256 devices are listed as 1N253–1N256.

1N251 1N253—1N256 1N332—1N349 1N440B—1N445B 1N456—1N459 1N456A—1N459A 1N461—1N464		근하는 열인하는 회원을 받바다로 하다되었다면서	
1N251 1N253—1N256 1N332—1N349 1N440B—1N445B	2N317A 2N332—2N336 2N332A—2N336A	2N1141A-2N1143A 2N1149-2N1156	2N2919A—2N2920A 2N2944—2N2946
1N253-1N256	2N332-2N336	2N1149-2N1156	2N2944-2N2946
1N332-1N349	2N332A-2N336A		2N2944—2N2946A 2N2944A—2N2946A 2N2972—2N2979 2N2987—2N2994 2N2996—2N3008 2N3010—2N3015 2N3036—2N3040 2N3043—2N3053
1N440B-1N445B	2N337-2N341	2N1273-2N1274	2N2972-2N2979
1N456-1N459	2N342	2N1276-2N1279	2N2987—2N2994
1N456A-1N459A	2N342A	2N1273—2N1274 2N1276—2N1279 2N1302—2N1309 2N1370—2N1383	2N2996-2N3008
1N461-1N464 1N461A-1N464A	2N343 2N377	2N1370-2N1383	2N3010-2N3015
1N461A-1N464A	2N377	2111404	2N3036-2N3040
10402 10405	2N388-2N389	2N1420	2113043-2113053
1N461A—1N464A 1N482—1N485 1N482A—1N485A 1N482B—1N485B 1N530—1N540 1N547	2N388-2N389 2N388A-2N389A 2N395-2N397 2N398 2N398A 2N398B 2N404 2N404A 2N404A	2N1420 2N1507 2N1507 2N1529—2N1548 2N1586—2N1599	2142114
1N530-1N540	2N393 ZN397	2111529-2111548	2012146-2012147
1N547	2N1208A	2N1500-2N1599 2N1605	2N3114 2N3146-2N3147 2N3244-2N3245 2N3250-2N3251 2N3250A-2N3251A 2N3252-2N3253 2N3328-2N3336 2N3328-2N3336 2N3347-2N3352 2N3371
1N3547 1N350—1N555 1N599—1N606A 1N599A—1N606A 1N607—1N614 1N607A—1N614A 1N607A—1N614R 1N607AR—1N614AR 1N625—1N629	2N398B	2N1603 2N1613	2N3250-2N3251
1N550—1N555 1N599—1N606 1N599A—1N606A	2N404	2N1671	2N3250A-2N3251A
1N599A-1N606A	2N4044 2N404A 2N424A 2N424A 2N424A 2N424A 2N424B 2N438A 2N438B 2N438B 2N438B 2N456A—2N458B 2N470—2N48B 2N470—2N49B 2N489—2N493A 2N489B—2N493A 2N489B—2N493B 2N494A 2N494A 2N494A 2N494A 2N494B 2N494C 2N497—2N498A 2N497—2N498A 2N511—2N512A 2N511B—2N512B 2N511B—2N512B 2N511B—2N512B 2N521A—2N512B 2N521A—2N512B 2N521A—2N512B 2N521A—2N512B	2N1671A	2N3252-2N3253
1N607—1N614 1N607—1N614A 1N607A—1N614A 1N607A—1N614A 1N607AR—1N614AR	2N424	2N1671B	2N3328-2N3336
1N607A-1N614A	2Ν424Δ	2N1671B 2N1690—2N1691 2N1711 2N1714—2N1721	2N3347-2N3352
1N607R-1N614R	2N426-2N428	2N1711	2N3371
1N607AR-1N614AR	2N438	2N1714-2N1721	2N3375
1N625-1N629	2N438A	2N1722	2N3418-2N3421
1N643	2N439-2N440	2N1722A	2N3444
1N645	2N456A-2N458A	2N1722A 2N1723	2N3444 2N3458—2N3460 2N3467—2N3468 2N3485—2N3486 2N3485A—2N3486A 2N3494—2N3497 2N3502—2N3505 2N3551—2N3562 2N3570—2N3576 2N3632 2N3632
1N645A	2N456R-2N458R	2N1724	2N3467-2N3468
1N646-1N649 1N568-1N663 1N702-1N716	2N470-2N480	2N 1724A	2N3485-2N3486
1N568-1N663	201489-201493	2N1725	2N3485A-2N3486A
1N702-1N716	2N489A-2N493A	2N1880-2N1803	2N3494-2N3497
1N702A-1N716A	2N489B-2N493B	2N1003-2N1093	2N3502-2N3505
	2N494	2N1936-2N1937	2N3551-2N3562
1N746A-1N759A 1N761-1N766	2Ν/49/4	2N1930 2N1937	2N3570-2N3576
1N₹61-1N766	2N/19/B	2011973 2011973	2N3632
1N914-1N916	2N494C	2N2060	2N3680
1N914A-1N916A	201497-201498	2N2102	2N3702-2N3716
1N914—1N916 1N914A—1N916A 1N914B—1N916B 1N917	2N497A-2N498A	2N 1722A 2N 1723 2N 1724A 2N 1724A 2N 1725 2N 1889—2N 1893 2N 1907—2N 1908 2N 1907—2N 1907 2N 1973—2N 1975 2N 1993—2N 2001 2N 2060 2N 2102 2N 2102A	2N3702—2N3716 2N3724—2N3725 2N3724A—2N3725A
1N917	2N508	2N2150—2N2151	2N3724A-2N3725A
	2N511-2N512	2N2160	
1N957A-1N961A 1N957B-1N961B 1N1095-1N1096	2N511A-2N512A	2N2188-2N2191	2N3789—2N3792 2N3798—2N3799 2N3806—2N3811 2N3819—2N3824
1N957B-1N961B	2N511B-2N512B	2N2188—2N2191 2N2192—2N2194 2N2192A—2N2194A	2N3798-2N3799
1N1095-1N1096	2N520	2N2192A-2N2194A	2N3806-2N3811
1N1100-1N1105	2N520A	2N2217	2N3819-2N3824
IN1095-IN1096 IN1100-IN1105 IN1115-IN1120 IN1124A-IN1128A IN1124AR-IN1128AR IN1487-IN1492 IN1581-IN1587 IN1612-IN1616 IN1692-IN1697	2N522A	2N2218-2N2219 2N2218A-2N2219A 2N2220 2N2221-2N2223 2N2221A-2N2223A	203829
1N1124A-1N1128A	2N541-2N543	2N2218A-2N2219A	2N3833-2N3835
1N1124AR-1N1128AR	2N581-2N582	2N2220	2N3833—2N3835 2N3838
1N1487-1N1492	2N587	2N2221-2N2223	2N3846-2N3847
1N1581-1N1587	2N594-2N596	2N2221A-2N2223A	2N3866
IN1612-IN1616	2N634A-2N636A	2N2243 2N2243A 2N2270	2N3903-2N3906
1N 1692-1N 1697	2N656-2N657	2N2243A	2N3000
1N1816-1N1836	2N656A-2N657A	2N2270	2N3909A
1N1816A-1N1836A	2N658-2N662	2N2303	2N3962—2N3966 2N3970—2N3972
1N1816C-1N1836C	2N696-2N699	2N2322-2N2326	2N3970-2N3972
1N1816CA-1N1836CA	2N705	2N2369	2N3980
1N1816—1N1836 1N1816A—1N1836A 1N1816C—1N1836C 1N1816CA—1N1836CA 1N2069—1N2071	2N706	2N2369A	2N3993-2N3994
1N2069A-1N2071A	2N706A	2N2386	2N3993A-2N3994A
1NO175	2N706B	2N2386A	2N3996-2N4005
1N2970—1N3011 1N2970A—1N3011A 1N2970B—1N3011B	2N708-2N710	2N2387-2N2390	2N4040-2N4041
1N2970A-1N3011A	2N711	2N2393-2N2396	2N4058-2N4062
1N2970B-1N3011B	2N711A	2N2411-2N2412	2N4091-2N4093
1N3064	2N711B	2N2415-2N2416	2N3993-2N3994 2N3993A-2N3994A 2N3996-2N4005 2N4040-2N4041 2N4058-2N4062 2N4091-2N4093 2N4104
1N3070	2N717	2N2432	2N4138
1N3506—1N3517 1N3518—1N3520 1N4001—1N4007	2N718-2N720	2N2432A	2N4220-2N4222
1N3518-1N3520	2N718A-2N720A	2N2453	2N4220A-2N4222A
1N4001-1N4007	2N721-2N722	2N2270 2N2303 2N2322—2N2326 2N2322—2N2326 2N2369 2N2386A 2N2386A 2N2386A 2N2387—2N2390 2N2393—2N2396 2N2411—2N2412 2N2415—2N2416 2N2432 2N2453 2N2481—2N2500 2N2552—2N2560 2N2552—2N2560 2N2586	2N4220—2N4222 2N4220A—2N4222A 2N4223—2N4224 2N4223—2N4223 2N4252—2N4253
1N4099	2N730-2N731	2N2483-2N2484	2N4252-2N4253
1N4100-1N4106 1N4148-1N4154	2N 743-2N 744	2N2497-2N2500	2N4300-2N4301
1114148-1114154	2N/9/	2N2537-2N2540	2N4300—2N4301 2N4391—2N4393 2N4398—2N4399
1N4305	2N849-2N852	2N2552-2N2567	2N4398-2N4399
IN4360	2N870-2N371	2N2586	2N4416
1N4370—1N4372 1N4370A—1N4372A	2N910-2N912	2N2604-2N2605	2N4416A
1N4370A-1N4372A	2N914	2N2608-2N2609	2014051 2014055
1N4444 1N4446—1N4449	2N511B—2N512B 2N520 2N520A 2N522A 2N541—2N543 2N581—2N582 2N587 2N594—2N596 2N634A—2N636A 2N656—2N657 2N656A—2N657A 2N656A—2N657A 2N668—2N696 2N708 2N711 2N711 2N711B 2N711 2N711B 2N711 2N711B 2N711 2N711B 2N711 2N711B 2N711 2N711B 2N717 2N711B 2N711 2N711B 2N71	2N2586 2N2604—2N2605 2N2608—2N2609 2N2635 2N2639—2N2644 2N2646—2N2647 2N2659—2N2670 2N2802—2N2807 2N2861—2N2862	2N4416 2N4416A 2N4418—2N4423 2N4851—2N4855 2N4856—2N4861 2N4856A—2N4861A 2N4874—2N4876 2N4891—2N4894 2N4891—2N4894
1014440-1144449	2N929-2N930	2N26392N2644	2014856-2014861
1N4454	2N929A-2N930A	2N2646-2N2647	2N4636A-2N4861A
1N45311N4534 1N4536	ZIN956	2N2659-2N2670	2014001 2014006
104000	2N960-2N975	2N2802-2N2807	2014891-2014894
1N4606 1N4727			2N4901-2N4906
	2N997	5115154	2114913-2114915
1N4938	2N1021—2N1022 2N1021A-2N1022A	2N2894	2114947—2114949
2N117-2N120	ZN 1021A-2N 1022A	2N2904-2N2907	2114994-2114997
2N122	2N1038-2N1045	2N2904A-2N2907A	2115043-2115047
2N243-2N244	2N 1046-2N 1050	2N2913-2N2914	2N5058-2N5059
2N250-2N251	2N 1046A-2N 1050A	2N2915-2N2916	2015273 2015275
2N250-2N251 2N250A-2N251A 2N263-2N264	ZIN 1046B-ZIN 1050B	ZWZ915A—ZWZ916A	2N4901 - 2N4906 2N4913 - 2N4915 2N4947 - 2N4949 2N4994 - 2N5047 2N5043 - 2N5047 2N5058 - 2N5049 2N5245 - 2N5248 2N5273 - 2N5248 2N5273 - 2N5275 2N5301 - 2N5303
2N263-2N264 2N315A	2N1021A-2N1022A 2N1038-2N1045 2N1046-2N1050 2N1046A-2N1050A 2N1046B-2N1050B 2N1131-2N1132 2N1141-2N1132	2N2894 2N2907 2N2904 2N2907A 2N2904A 2N2907A 2N2913 2N2914 2N2915 2N2916 2N2915A 2N2916A 2N2917 2N2918 2N2919 2N2920	2N5301-2N5303 2N5332-2N5333
	5141141SIA1142	SINSATA-SINSASO	2110332-2113333
		2、 1、 1、 1、 1、 1、 1、 1、 1、 1、 1、 1、 1、 1、	

# DISCRETE SEMICONDUTORS AND COMPONENTS MANUFACTURED BY TEXAS INSTRUMENTS (Contd)

หา **หลังของหลังเอียกที่**ครั้งคือ และสุดเป็นสมัย (ค.ศ. ค.ศ.) อ**ง** พระพัฒนา จะได้ระบบกระบบสะพันธ์ (ค.ศ. ค.ศ.)

2N5384-2N5390	A4T3251A	TID17-TID20	RESISTORS AND
2N5399	A4T3570	TID21A-TID26A	NESISTONS AND
2N5447-2N5451	A4T3702-A4T3716	TID29A-TID30A	SENSISTOR® RESISTORS
2N5447-2N5451 2N5543-2N5549	A4T3725	TID31-TID45	SENSISTURS RESISTURS
2N59382N5940	A4T3822-A4T3823	TID121-TID126	
2N5949-2N5953	A4T3829	TID129-TID134	CD1/2MR-RN20X
3N34-3N35	A4T3890	TIL23-TIL24	CD1/2MR-RN20X
3N743N79	A4T3993	TIL58	CD1/2MR-RN20X
3N108-3N111 3N160-3N161	A4T4058-A4T4062	TIL63-TIL67	CG 1/8 PN55G
3N160-3N161	A4T4416	TIL102-TIL103	CG1/8—RN550—G
3N174	A4T4496-A4T4497	TIL 107-TIL 108	CG1/8-RN550-G
3N201-3N203 600C-601C 604C	A4T4857	TIL201-TIL208	CG1/4-RN60D-G
600C-601C	A5T2222	TIL601-TIL616	CG1/4-RN60D-G
604C	A5T2907	TIP29-TIP36	CG1/2-RN65D-G
606C	A5T2222 A5T2907 A5T3644—A5T3645 A5T3903—A5T3906	TIP29A-TIP36A	CG1/2—RN65D—G CG1/2—RN65D—G
608C	A5T3903-A5T3906	TIP29B-TIP36B	CG1/2-RN65D-G
610C 612C	A5T5058-A5T5059	TIP29C-TIP36C	MC50C-RN50C
6140	A516-A517	TIP41-TIP42	MC50D
614C	A600-A602	TIP41A-TIP42A	MC50E
616C 618C 620C	A610-A612	TIP41A-TIP42A TIP41B-TIP42B	MC55C-RN55C
620C	A706-A713	TIP41C-TIP42C	MC55D-RN55D
622C	A706—A713 A900—A903 A905—A908 G129—G130	TIP3055	MC55D-RC07 MC55E-RN55E
624C	A905-A908	TIS05	MC55E-RN55E
650-653	G129-G130 H11	TIS14	MC58C MC58D
624C 650—653 650C0—650C7	H35	TIS25-TIS27	MC58E
65 i		TIP41B—TIP42B TIP41C—TIP42C TIP3055 TIS05 TIS14 TIS25—TIS27 TIS37—TIS39 TIS43 TIS66—TIS64 TIS62—TIS64 TIS93—TIS75 TIS68—TIS75 TIS68—TIS75 TIS68—TIS75 TIS68—TIS79 TIS68—TIS79 TIS68—TIS93 TIS90—TIS93 TIS90—TIS93 TIS90M—TIS93M TIS97—TIS101	MC60C-RN60C
651 651C0—651C9	U60-U69	TIS43	MC60D-RN60D
002	H60-H62 LSX400	TIS56-TIS59	MC60E-RN60E
652C0652C9	LSX400 LSX400 LSX900 LSX900 T171—T1160 T171—T175 SERIES T1145 T1156	TIS62-TIS64	MC61C
653 653C0—653C9 654C9 655C9 A3T918 A3T929	LSX900	11568-11570	MC61D
653C0653C9	T151-T160	115/3-115/5 TIC70-TIC70	MC61D-RL20
654C9	T171-T175	T15/6-115/9	MC61E
655C9	SERIES TI145	TIC 96TIC 97	MC65C-RN65C
A3T918	T1156	TISO0-TISO3	MC65D-RN65D
		TISOOM-TISO3M	MC65E-RN65E
A3T930	T1159—T1162 T1363—T1365 T1390—T1391	TIS97-TIS101	MC65F-RN65F
A3T2221-A3T2222	T1363-T1365	TIS104-TIS119	MC66C
A3T2221A-A3T2222A	11390-11391	TIV306-TIV308 TIXL05-TIXL06	MC66D MC66D—RL32
A3T2484 A3T2894		TIVI 05-TIVI 06	MC66E MC66E
A3T2906-A3T2907	T1397T1403 T1480T1484	TIXL12—TIXL22	MM60C-RN60C
	T1486—T1487	TIXL26-TIXL30	MM60D
A3T2906AA3T2907A A3T3011	T1400 T1400	TIXL51-TIXL53	MM60E
A3T3011 A4T918	T1492—T1496 T1550—T1551	TIXL55-TIXL57	MM65C-RN65C
V41210	Ti1121-Ti1126	TIXL59	MM65D
A4T1803	Ti1131—Ti1136	TIXL68-TIXL76	MM65E-RN65E
A4T2210A	Ti1141-Ti1146	TIXL104-TIXL106	MM70C-RN70C
AAT 2243	Ti1151-Ti1156	TIXL109	MM70D
A4T2369	T13027-T13031	TIXL151-TIXL152	MM70E-RN70E
A4T2432	TIC35-TIC36	TIXL301-TIXL302	P100 10 PCT
A313011 A4T918 A4T930 A4T1893 A4T2219A A4T2243 A4T2369 A4T2482 A4T2484 A4T2605	TIC44-TIC47	TIXM101	P100 5 PCT
A4T2605	SERIES TIC250	TIXS33	TG1/8 10 PCT
A412605 A412894 A412907A A412945	SERIES TIC252	TIXS35-TIXS36	TG1/8 5 PCT
A4T2907A	SERIES TIC260	TIXS80—TIXS81	TM1/8 10 PCT
A4T2945	SERIES TIC262	TIXS80-TIXS81 TIXV01-TIXV04	TM1/8 5 PCT
A4T3013	SERIES TIC270	XD500-XD502	TM1/4 10 PCT
A4T3015	SERIES TIC252 SERIES TIC260 SERIES TIC262 SERIES TIC270 SERIES TIC272	A SECTION OF THE PROPERTY OF T	TM1/4 5 PCT
그들은 현재 환경 하는 이번 생활을 받는다.	그는 그는 기계에 가면서 논란하셨인데 있다.	#1 - 보다 보호하는 전 4 10년 H	하는 사람들이 얼마나 아내는 사람들 목록하는 것이

# LISTING OF PREFERRED SEMICONDUCTORS AND COMPONENTS BY DEVICE CLASSIFICATION

SILICON LOW-		2N3250	2209*	2N5245	6703*	2N2987	16401*
POWER N-P-N		2N3702	2225	2N5246	6703	2N2988	16401
TOWE IT IN		2N3703	2225	2N5247	6703		
TIS62	1025*					2N2989	16401
		2N3829	2235	2N5248	6711	2N2990	16401
TIS63	1025	2N4058	2301	01110001111111	HINOTION	2N2991	16401
TIS84	1033	2N4059	2301	SILICON UNIJ	UNCTION	2N2992	16401
TIS86	1041	2N4060	2301	44144		2N2993	16401
TIS87	1041	2N4061	2301	2N491A	7101		
TIS97	1053			2N492A	7101	2N2994	16401
		2N4062	2301	2N1671B	7109	2N3418	16501
TIS98	1053	2N5447	2305	2N3980	7201	2N3419	16501
TIS99	1053	2N5448	2305	2113900	7201	2N3420	16501
TIS100	1061			GERMANIUM	经债券债券 医二甲	2N3421	16501
TIS101	1061	SILICON UHI	Fill of the stre				
TIS108	1033	TRANSISTOR	RS	LOW-POWER		2N3551	16507
		2N918	3201	ALLOY-JUNCT	rion	2N3552	16507
2N697	1201			TRANSISTORS	3	2N3713	16511
2N930	1263	A3T918	3203		and the	2N3714	16511
2N1613	1201	2N3570	3401	2N398	9101	2N3715	16511
2N2219	1305	2N3866	3501	2N404	9105		
A3T2221	1313	2N4875	3701	2N1302	9205	2N3716	16511
A3T2221A	1317					2N3789	16557
		SILICON MU	LTIPLE	2N1303	9205	2N3790	16557
2N2222	1305	AND MULTI-	ELEMENT	2N1304	9205	2N3791	16557
A3T2222	1313	TRANSISTO		2N1305	9205	2N3792	16557
A3T2222A	1317			2N1306	9205		
2N2243A	1301	3N79	4101	2N1307	9205	2N3846	16579
	1327	TIS92	4015			2N3847	16579
2N2369A		TIS92M	4105	2N1308	9205	2N3996	16601
2N2432	1337	TIS93	4105	2N1309	9205	2N3997	16601
2N2484	1349		4105	2N1377	9213		
A3T2484	1269	TIS93M		2N1997	9301	2N3998	16601
A3T3011	1405	3N111	4109	2N2000	9307	2N3999	16601
		2N997	4301	2142000	3307	2N4000	16607
2N3013	1409	2N2060	4401	GERMANIUM	MECA	2N4001	16607
2N3015	1413	2N2223	4401		MLSA	2N4002	16613
2N3704	1433	All the second s	4405	AND PLANAR		2N4003	16613
2N3705	1433	2N2639		SWITCHING			
2N3706	1433	2N2642	4405	TRANSISTORS		2N4300	16625
	1435	2N2643	4405			2N4301	16631
2N3707		2N2920	4409	2N797	12101	2N4398	16645
2N3708	1435	2N2977	4409	2N964	12105	2N4399	16645
2N3709	1435		4409	2N2635	12301	2N5301	
2N3710	1435	2N2979		2112000	12301		16687
2N3711	1435	2N3350	4507	GERMANIUM	HHE/	2N5302	16687
2N3725	1437	2N3680	4509		01117	2N5303	16687
		2N3838	4517	MICROWAVE		2N5333	16701
2N4252	1445	2N4854	4701	TRANSISTORS	S 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2N5384	16707
2N4994	1503			21240	44404	2N5385	16707
2N4995	1503	SILICON		2N5043	14401	2N5386	16711
2N4996	1511	FIELD-EFFE	CT	CH LCON DOW	-6		
2N4997	1511	TRANSISTOR	38	SILICON POWI		2N5387	16715
		11171101010101		TRANSISTORS	3	2N5388	16715
2N5449	1701	TIS58	6091			4.5	
2N5450	1701	TIS59	6091	TIP29A,B,C	16101	OFDIAANUU	A DOWED
2N5451	1701	TIS73	6103	TIT 23A,B,C	10101	GERMANIUI	
				TIDOON D.C	16105	TRANSISTO	RS
SILICON LOW-		TIS74	6103	TIP30A,B,C	10105		
		TIS75	6103	TID04 4 D 0	40400	2N456A	17101
POWER P-N-P		3N160	6201	TIP31A,B,C	16109		
TIS37	2001	2N2386	6301			2N1038	17201
		2N2498	6303	TIP32A,B,C	16113	2N1539	17223
TIS38	2001					2N1907	17231
2N2605	2119	2N3330	6305	TIP33A,B,C	16117	T13027	17301
2N2894	2125	2N3819	6401				.,,501
A3T2894	2127	2N3820	6403	TIP34A,B,C	16121	GENERAL P	HRPOSE
2N2905	2131	2N3822	6405				OHFUSE
				TIP35A,B,C	16125	DIODES	
A3T2906	2135	2N3823	6407	55, 1,5,5		181450	10101
A3T2906A	2135	2N3909	6413	TIP36A,B,C	16129	1N456	18101
2N2907	2131	2N3993A	6501		10120	1N457	18101
A3T2907	2135	2N4416	6503	2N1724	16301	1N458	18101
A3T2907A	2135	2N4857	6511	41911/4T	10001	1N459	18101
			6601	TIP3055		1N482	18109
2N2945	2139	2N5045	5001	111-0000		111-02	.5.05

<sup>\*</sup> Page number of Preferred Semiconductors and Components Catalog — CC201

# LISTING OF PREFERRED SEMICONDUCTORS AND COMPONENTS BY DEVICE CLASSIFICATION (Cont'd.)

	22.22	1.112.20		Burgara Com	The second
<b>GENERAL PURI</b>		1N756A	23109*	TIL606	27503*
DIODES (Cont'd	.)	1N757	23109	TIL607	27503
	*	1N757A	23109	TIL608	27503
1N483	18109*	1N758	23109	1N2175	27801
1N484	18109	1N758A	23109		
1N485	18109	1N759	23109		
1N645	18113	1N759A	23109	PRECISION FIL	M
1N646	18113	1N4370	23601	RESISTORS	
1N647	18113	1N4370A	23601	004/0	00004
1N648	18113	1N4371	23601	CG1/8	28201
1N649	18113	1N4371A	23601	CG 1/4	28201
SWITCHING DIG	INEC	1N4372	23601	CG1/2	28201
SWITCHING DIC	JULO	1N4372A	23601	MC50	28401 28401
1N251	19101	THYRISTORS A	MD	MC55 MC60	28401
1N661	19151	TRIGGER DIO		- 100 F F F F F F F F F F F F F F F F F F	28401
1N914	19201	I III G G E II D I G E	, 23	MC65	20401
1N914B	19201	TI42A	24105	TEMPERATURE	SENSING
1N3070	19303	TI43A	24105	SILICON RESIS	
1N4148	19401	TIC44	24109	O'LIOON IILOIO	. 00
1N4154	19403	TIC45	24109	TG1/8	29001
1N4448	19401	TIC46	24109	TM1/8	29001
1N4454	19405	TIC47	24109	TM1/4	29001
		2N3001	24401		
MULTIPLE DIO	DES	2N3002	24401		
TID01	20005	2N3003	24401		
TID21 TID22	20005	2N3004	24401		
TID22	20005	2N3005	24407		
TID23	20005	2N3006	24407		
TID24	20009	2N3007	24407		
TID25	20009	2N3008	24407		
TID20	20013	2N3555	24417		
TID30	20013	2N3556	24417		
11000	20010	2N3557	24417		
TUNING DIOD	ES	2N3558	24417		
TIV306	21205	2N3559	24425 24425	그 경우 기업 :	
TIV300	21205	2N3560 2N3561	24425		
TIV307	21205	2N3562	24425		
117300	21203	2143302	24425		
REGULATOR D	IODES	SILICON RECT	IFIERS		
1N746	23109				
1N746 1N746A	23109	1N4001	25401		
1N740A	23109	1N4002	25401		
1N747 1N747A	23109	1N4003	25401		
1N748	23109	1N4004	25401		
1N748A	23109	1N4005	25401		
1N749	23109	1N4006	25401		
1N749A	23109	1N4007	25401		
1N750	23109				
1N750A	23109	OPTOELECTRO	INIC		
1N751	23109	DEVICES			
1N751A	23109				
1N752	23109	TIL01	27001		
1N752A	23109	TIL09	27009		
1N753	23109	LS400	27401		
1N753A	23109	LS600	27501		
1N754	23109	TIL601	27503		
1N754A	23109	TIL602	27503		
1N755	23109	TIL603	27503		
1N755A	23109	TIL604	27503		
1N756	23109	TIL605	27503		

<sup>\*</sup> Page number of Preferred Semiconductors and Components Catalog — CC201

# APPLICATIONS GUIDE TO PREFERRED SEMICONDUCTORS AND COMPONENTS

APPLICATION		BIP	OLAR			FI	ET	
	N-P-N		P-N-F		N-CHAI		P-CHANI	NEL
	Type No. Pa	age No.*	Type No. Pa	ge No.*	Type No. I	Page No.*	Type No. F	Page No
Small-Signal Transistor: Amplifier:	●A3T2484 ●TIS92	1269 4105	●A3T2906 ●A3T2907	2135 2135	TIS58	6091 6091	2N2386	6301
Ampimer.	●TIS92M	4105	•A3T2906A	2135	TIS59 ●2N3819	6401	●2N2498 ●2N3330	6303 6305
DC to 1 MHz	●TIS97	1053	•A3T2907A	2135	•2N3822	6405	•2N3820	6403
	●TIS98	1053	●TIS93	4105			2N3909	6413
	TIS99	1053	•TIS93M	4105			Park Bay	
The part of the factor	2N697 2N930	1201 1263	2N404	9105 9205	l			
	●2N997	4301	2N1303 2N1305	9205	a Agent			
	•2N1302	9205	2N1307	9205	386			
	●2N1304	9205	2N1309	9205	1.			
	•2N1306	9205	2N2000	9307				
	●2N1308 ●2N2484	9205 1349	2N2605 ◆2N2905	2119 2131				
	2N3704	1433	•2N2907	2131				
	2N3705	1433	2N3702	2225	10.383			
	2N3706	1433	2N3703	2225	land.			
	2N3707	1435	•2N4058-62	2301		7. 8 9		
	2N3708 2N3709	1435 1435	●2N5447 2N5448	2305 2305	1000000			
	2N3709 2N3710	1435	2	2000				
	2N3711	1435			19 to 10 cm	114 114 114		
	●2N5449	1701						
	●2N5450 ●2N5451	1701 1701						
MHz to 10 MHz	●A3T2484	1269	●TIS37	2001	TIS58	6091	2N2386	6301
	2N697	1201	2N404	9105	TIS59	6091	•2N2498	6303
	2N930	1263	2N1303	9205	●2N3819	6401	●2N3330	6305
	2N1302	9205	2N1305	9205	●2N3822	6405	●2N3820	6403
	2N1304	9205	2N1307	9205	●2N3823	6407	2N3909	6413
	2N1306 2N1308	9205 9205	2N1309 2N1377	9205 9213	●2N4416 ●2N5245	6503 6703		
	2N1613	1201	2N1997	9301	•2N5246	6703	B - 24	
	●2N2484	1349	2N2605	2119	●2N5247	6703		
	2N3704	1433	•2N2905	2131	●2N5248	6711	\$ 1 P. 1	
	2N3705 2N3706	1433 1433	2N3702 2N3703	2225 2225				
	2N4994	1503	2N5447	2305	MAN STA	Je 14 × 1577	ef in the supplier	
내 내가 들어 뭐야	•2N4995	1503	2N5448	2305				
	•2N4996	1511						
	●2N4997 2N5449	1511 1701				175		
	2N5459 2N5450	1701						
	2N5451	1701				6.00		
					1		4.0%	
10 MHz to 50 MHz	TIS63	1025	●TIS37	2001	TIS58	6091	●2N2498	6303
	●TIS84	1033	●2N5043	14401	TIS59	6091	●2N3330	630
	●TIS86 ●TIS87	1041 1041			●2N3819 ●2N3822	6401 6405		
	•TIS108	1033			•2N3823	6407		
	2N918	3201			•2N4416	6503		
	●2N2219	1305			●2N5245	6703		
	•2N2222	1305			●2N5246	6703 6703		
	●2N2243A 2N4252	1301 1445	Salah Salah		●2N5247 ●2N5248	6711		
	●2N4996	1511			32110210	9 - 10 - 10 - 10 -		
	●2N4997	1511						
					5.54			
50 MHz to 100 MHz	●TIS63	1025	●2N2905	2131	•2N3823	6407	●2N2498	6303
	●TIS86	1041	●2N2907	2131	●2N4416	6503	•2N3330	630
	●TIS87	1041	●2N5043	14401	●2N5245	6703		
	●TIS108	1033			●2N5246 ●2N5247	6703		
	2N918	3201			●2N5247	6703		
	●2N2219 ●2N2222	1305 1305						
4000	2N4252	1445			1.00	egi hakul	Miller Bas	
	●2N4875	3701	Problem and		¥(.1	145.4		
	●2N4996	1511				14 19		
And the second of the second o	•2N4997	1511			Was San and		Maria de la Caración	

Devices especially recommended for new design

Parameter (1995)

<sup>\*</sup> Preferred Semiconductors and Components Catalog

# APPLICATIONS GUIDE TO PREFERRED SEMICONDUCTORS AND COMPONENTS (Cont'd.)

APPLICATION	BIPOLAR						т	
	N-P-N		P-N-P		N-CHANNEL		P-CHANNEL	
	Type No. P	age No.*	Type No. P	age No.*	Type No. I	Page No.*	Type No. I	Page No.
100 MHz to 5 GHz	●TIS84	1033	●2N5043	14401	●2N3823	6407		
100 141112 10 3 0112	2N918	3201	<b>42143043</b>	14401	•2N4416	6503		
	●2N3570	3401			●2N5245	6703		
	2N4252	1445			●2N5246	6703		
	●2N4875	3701	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		●2N5247	6703		30
Low-Noise Amplifier:	•A3T2484	1269	●TIS37	2001	•2N3822	6405	●2N2498	6303
	●TIS97	1053	2N2605	2119	●2N4416	6503	●2N3330	6305
0 to 10 MHz	2N930	1263	●2N4058-62	2301	●2N5248	6711		
	●2N2484 2N3707	1349			Villa Villa			
	2103707	1435	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
10 MHz to 50 MHz	●A3T918	3203	●TIS37	2001	●2N3822	6405		
	●TIS62	1025			●2N3823	6407		
	●TIS86	1041			●2N4416	6503		
	2N918	3201		tan Tana	●2N5245	6703	)	
	●2N4252	1445	All States	100	●2N5246	6703		
	●2N4875 ●2N4997	3701 1511	# 12 To 10 T	- 1 tal p	●2N5247 ●2N5248	6703 6711		
	-2144337	1311			-21V0Z40	0,11		
50 MHz to 100 MHz	●A3T918	3203	●2N5043	14401	•2N3823	6407		
	●TIS62	1025		* .	●2N4416	6503	4.0	
	●TIS86	1041		100	●2N5245	6703		
	2N918	3201			●2N5246	6703		
	●2N3570	3401			●2N5247	6703		
	2N4252	1445			●2N5248	6711		
	●2N4875	3701 1511						
	●2N4997	1511		A No. 1	14. A			
100 MHz to 1 GHz	●A3T918	3203	●2N5043	14401	•2N3823	6407		
	●TIS86	1041	1. 200	V - 200	●2N4416	6503		
	2N918	3201			●2N5245	6703		
	●2N3570	3401			●2N5246	6703		
	●2N4875	3701			●2N5247	6703		
Mixer and Converter:	2N918	3201	●TIS37	2001	TIS58	6091	●2N2498	6303
0 to 10 MHz	●2N4995	1503			TIS59	6091	●2N3330	6305
	The second				•2N3823	6407		
				1.	•2N4416	6503		
10 MHz to 50 MHz	●TIS63	1025	●TIS37	2001	TIS58	6091	•2N3820	6403
	●TIS86	1041			TIS59	6091		
	2N4252	1445	1 A 1 A 1 A 1		•2N3823	6407		
	●2N4875	3701		1	●2N4416	6503		
	●2N4994	1503			●2N5245	6703	The state of the	
	●2N4995	1503			●2N5246	6703		
					●2N5247	6703		
					●2N5248	6711		
50 MHz to 100 MHz	●TIS63	1025	●2N5043	14401	•2N3823	6407		
	●TIS86	1041			•2N4416	6503		
	●2N3570	3401	pagista filosofia		●2N5245	6703		
	2N4252	1445			●2N5246	6703	les el tele	
	●2N4875	3701			●2N5247	6703		
	●2N4997	1511			●2N5248	6711		
100 MHz to 5 GHz	●A3T918	3203	●2N5043	14401	●2N3823	6407		
	●TIS86	1041			•2N4416	6503		
	2N918	3201			●2N5246	6703		
	●2N3570	3401			●2N5247	6703		
	2N4252	1445		13/1/14	●2N5248	6711	Professor	
	●2N4875 ●2N4997	3701 1511						
Oscillator:	●TIS98	1053	●TIS38	2001	●2N3819	6401	●2N2498	6303
0 to 10 MHz	2N697	1201	●2N2905	2131	●2N3822	6405	•2N3330	6305
	2N1613	1201	2N3702	2225	●2N3823	6407	Mary Digital	
	●2N2484	1349	●2N5447	2305	●2N4416 ●2N5248	6503 6711		
	2N3704 2N3711	1433 1435			●2N5248	0/11		
	1 ZN3/11	14.15		1000	na analysis and the first of the		<ul> <li>Acceptable of the control of the contr</li></ul>	

Devices especially recommended for new design

Preferred Semiconductors and Components Catalog

# APPLICATIONS GUIDE TO PREFERRED SEMICONDUCTORS AND COMPONENTS (Cont'd.)

APPLICATION	BIPC	DEVICE RECON	FE	Talah (1984)
	N-P-N	P-N-P	N-CHANNEL	P-CHANNEL
	Type No. Page No.*	Type No. Page No.*	Type No. Page No.*	
10 MHz to 50 MHz	●A3T918 3203	●TIS38 2001	●2N3822 6405	
	●TIS63 1025	●2N2905 2131	●2N3823 6407	
	●TIS98 1053	●2N2907 2131	•2N4416 6503	
	2N918 3201	●2N5447 2305	●2N5245 6703	
	•2N2219 1305		•2N5246 6703	
	•2N2222 1305		●2N5247 6703	
	2N3704 1433 •2N4875 3701		●2N5248 6711	Later problem
	●2N4875 3701 ●2N4994 1503			
	•2N5449 1701			
50 MHz to 100 MHz	●A3T918 3203	2N3702 2225	●2N3823 6407	
30 MITZ 10 100 MITZ	•TIS63 1025	•2N5043 14401	•2N4416 6503	
	•TIS86 1041	•2N5447 2305	•2N5245 6703	
	2N918 3201		•2N5246 6703	
	2N3704 1433		●2N5247 6703	
	●2N4875 3701		●2N5248 6711	
	●2N5449 1701			
100 MHz to 5 GHz	●A3T918 3203	●2N5043 14401	●2N3823 6407	
	●TIS63 1025		●2N4416 6503	
	●TIS86 1041		●2N5245 6703 ●2N5246 6703	
	2N918 3201 •2N3570 3401		●2N5246 6703 ●2N5247 6703	
	•2N4875 3701		521(524)	
	•2N4997 1511			
Power Oscillator:	●2N3866 3501			
Power Amplifier: Radio Frequency	●2N3866 3501 ●2N4875 3701			
	●TIP29 16101	●TIP30 16105	●2N4857 6511	
Audio Frequency	●TIP29A,B,C16101	●TIP30A,B,C16105	02144037	
	●TIP31 16109	●TIP32 16113		
	●TIP31A,B,C16109	●TIP32A,B,C16113		
	●TIP33 16117	●TIP34 16121		
	●TIP33A,B,C16117	●TIP34A,B,C16121		
	●TIP35 16125	●TIP36 16129		
	●TIP35A,B,C16125	●TIP36A,B,C16129		
	2N697 1201 2N1613 1201	2N456A 17101 2N1038 17201		
	•2N5301 16687	•2N2905 2131		
	•2N5301 16687	•2N2907 2131		
	•2N5303 16687	TI3027 17301		
	실시 등하는 말을 받는다.	●2N3789 16557		
		●2N3790 16557		
		●2N3791 16557		
		•2N3792 16557		
		●2N3846 16579 ●2N4398 16645		
		DLAR	OTHER D	EVICES
	N-P-N	P-N-P		
	Type No. Page No.*	Type No. Page No.*	Type No. Page No."	Classification
Switching:	•A3T2221 1313	●A3T2894 2127	●2N3980 7201	UJT
Multivibrator,	•A3T2221A 1317	●A3T2906 2135	•2N4416 6503	N-FET
Pulse Generator,	•A3T2222 1313	●A3T2906A 2135	●2N4857 6511	N-FET
Schmitt Trigger	●A3T2222A 1317	●A3T2907 2135 ●A3T2907A 2135		
	•A3T3011 1405 2N1302 9205	•A3T2907A 2135 2N404 9105		
	2N1302 9205 2N1304 9205	2N1303 9205		
	2N1304 9205	2N1305 9205		
	2N1308 9205	2N1307 9205		
	•2N2219 1305	2N1309 9205		
	●2N2222 1305	2N1997 9301		

Devices especially recommended for new design

Preferred Semiconductors and Components Catalog.

# APPLICATIONS GUIDE TO PREFERRED SEMICONDUCTORS AND COMPONENTS (Cont'd.)

APPLICATION		LAR	OTHER	DEVICES
	N-P-N	P-N-P		
	Type No. Page No.	Type No. Page No.	Type No. Page No.	Classification
	•2N3013 1409	2N2635 12301		
	●2N3725 1437	●2N2894 2125		
		•2N2905 2131 •2N2907 2131		
	us — Dienoge a Ne	•2N3829 2235		
				111
Ring Counter/	2N930 1263 •2N2369A 1327	●2N2894 2125 ●2N2905 2131	●2N3001-4 24401 ●2N3555-8 24417	SCR SCR
Latching Amplifier	•2N3013 1409	•2N3250 2209	•2N4416 6503	N-FET
	2N3704 1433	2N3702 2225	•2N4857 6511	N-FET
	●2N5449 1701	●2N3829 2235 ●2N4058-62 2301	●TIS73 6103 TIS74 6103	N-FET N-FET
		•2N5447 2305	TIS75 6103	N-FET
				1 4
Relaxation Oscillator			●TI42A 24105	Trigger Diode
nelaxation Oscillator			●TI43A 24105	Trigger Diode
	( UNIVERSE		2N1671B 7109	UJT
			●2N3980 7201	UJT
Pulse Amplifier	●2N2243A 1301	2N1907 17231	●2N4857 6511	N-FET
	●2N2369A 1327	•2N2894 2125		
	general de la companya de la company	●2N2905 2131 ●2N3829 2235		
		•2N5333 16701		
		•2N5384 16707		
		•2N5386 16711		
Chopper	●TIP29 16101	●TIP30 16105	2N3993A 6501	P-FET
	●TIP29A,B,C16101	●TIP30A,B,C16105	•2N4857 6511	N-FET
	●TIP31 16109 ●TIP31A,B,C16109	●TIP32 16113 ●TIP32A,B,C16113	Set of the	et er grander.
	●TIP33 16117	•TIP34 16121		The state of the s
	●TIP33A,B,C16117	●TIP34A,B,C16121		mila cita indica
	●TIP35 16125 ●TIP35A,B,C16125	●TIP36 16129 ●TIP36A,B,C16129		
	•2N2432 1337	•2N2945 2139	Maria Sana	
	●2N5301 16687	•2N3789 16557		
	●2N5302 16687 ●2N5303 16687	•2N3790 16557 •2N3791 16557		
	•3N79 4101	•2N3792 16557		
		•2N4398 16645		
		●2N4399 16645 ●3N111 4109		
	24		71070 0100	
Computer Memory Driver	●2N3013 1409 ●2N3015 1413		◆TIS73 6103 TIS74 6103	N-FET N-FET
Dive.	•2N3725 1437		TIS75 6103	N-FET
			●2N4857 6511	N-FET
Power Control/	●TIP29 16101	●TIP30 16105	●TIC44-7 24109	SCR
Regulator (See	●TIP29A,B,C16101	●TIP30A,B,C16105	●2N3001-4 24401	SCR
Selection Guide	●TIP31 16109	●TIP32 16113	●2N3005-8 24407	SCR
on pages 11-14)	●TIP31A,B,C16109 ●TIP33 16117	●TIP32A,B,C16113 ●TIP34 16121	●2N3555-8 24417 ●2N3559-62 24425	SCR SCR
	●TIP33A,B,C16117	●TIP34A,B,C16121		
	●TIP35 16125	•TIP36 16129		on st
그 일 4일 5일 - 그리고 말고 소리	•TIP35A,B,C16125 2N1724 16301	●TIP36A,B,C16129 2N456A 17101	A FI TO SEE	The second section is
FB 4 19	●2N2987-94 16401	2N1539 17223		outered schools regard that is a
	●2N3418-21 16501	2N1907 17231		
	•2N3551,2 16507 •2N3713-16 16511	TI3027 17301 •2N3789 16557		
	•2N3996-9 16601	•2N3790 16557		
	•2N4000,1 16607	●2N3791 16557		
	•2N4002,3 16613 •2N4300 16625	●2N3792 16557 ●2N4398 16645		
	•2N4300 16625 •2N4301 16631	●2N4399 16645		
1 (A) 1	•2N5301 16687	●2N5333 16701	1 495 U.A. 8 1 1 1	La constant de la con

- Devices especially recommended for new design
- Preferred Semiconductors and Components Catalog

# APPLICATIONS GUIDE TO PREFERRED SEMICONDUCTORS AND COMPONENTS (Cont'd.)

APPLICATION	BII	OLAR	MMENDATION OTHER D	EVICES
	N-P-N	P-N-P		
	Type No. Page No.*	Type No. Page No.*	Type No. Page No.*	Classification
and help mercent at the	●2N5302 16687	●2N5384 16707		
한민과 아무리 하는 그의 회환	•2N5303 16687	●2N5385 16707		
그리고 말했다면 사고 이 나를 다 하는데 다른데 다른데 다른데 다른데 다른데 다른데 다른데 다른데 다른데 다른	•2N5387,8 16715	•2N5386 16711		
	01,707	01101 0105	-T1070 6100	N-FET
Computer Logic	2N797 12101	2N404 9105	●TIS73 6103 TIS74 6103	N-FET
Switch	2N1302 9205 2N1304 9205	2N964 12105 2N1303 9205	TIS75 6103	N-FET
	2N1304 9205 2N1306 9205		•2N4857 6511	N-FET
	2N1308 9205	2N1307 9205	32.11,007	
	•2N2369A 1327	2N1309 9205		1 1 3 Profession (1997)
	•2N3013 1409	2N1997 9301		
		2N2635 12301		
		•2N2894 2125		10 m
		•2N3250 2209		
		•2N3829 2235		
Carias Chuna Danulatan	-TIP20 10101	-TIP20 16105	•2N4857 6511	N-FET
Series Shunt Regulator	●TIP29 16101 ●TIP29A,B,C 16101	●TIP30 16105 ●TIP30A,B,C16105	-214-007 0011	1 1 L
	•TIP31 16109			
	●TIP31A,B,C16109			
	•TIP33 16117			
	•TIP33A,B,C 16117			
	●TIP35 16125	●TIP36A,B,C16129		
	●TIP35A,B,C 16125	2N456A 17101	네마셔츠 수 끝나, 가나, 함님	
	2N1724 16301			
	•2N2987-94 16401	2N1539 17223		
	•2N3418-21 16501	2N1907 17231		
AV.	•2N3551,2 16507			
	•2N3713-16 16511			
	•2N3996-9 16601 •2N4000,1 16607			
	•2N4000,1 10007 •2N4002,3 16613			
	•2N4300 16625			
	•2N4301 16631			
	•2N5387,8 16715			
Lamp Driver	●TIS100 1061		●2N4857 6511	N-FET
(Nixie Driver)	●TIS101 1061			
High Voltage	•2N2243A 1301			
1 : A II A II	•3N79 4101	2N1907 17231	•2N4857 6511	N-FET
Linear Application: Demodulator	•2N2432 1337		02114037 0311	
Demodulator	72112102			
Differential	●2N2060 4401	●2N3350 4507	●2N5045 6601	N-FET
Amplifier	•2N2642 4405			
	•2N3680 4509			
	●2N3838 4517			
	•2N2920 4409			
	•2N2977 4409			
	•2N2979 4409			
0-1	●2N2060 4401	●2N3350 4507	•2N4854 4701	NPN-PNP
Operational	•2N2060 4401 •2N2223 4401		•2N4854 4701 •2N5045 6601	N-FET
Amplifier	•2N2642 4405		52,1130-13	
	●2N3680 4509			
			-005045 0001	
Servo Amplifier	•2N2060 4401		●2N5045 6601	N-FET
	•2N2223 4401 •2N2642 4405			
	•2N3680 4509			
	4003			
Sense Amplifier/	•2N2060 4401	•2N3350 4507	•2N4416 6503	N-FET
Comparator	•2N2642 4405		●2N5045 6601	N-FET
	•2N3680 4509			
	•2N3838 4517			
	•2N2920 4409			
	•2N2977 4409			
	•2N2979 4409	[4] 삼마리 : 100 - 10		
Waveform Generator/	2N930 1263	2N3702 2225	•2N4416 6503	N-FET

Devices especially recommended for new design

<sup>\*</sup> Preferred Semiconductors and Components Catalog

# APPLICATIONS GUIDE TO PREFERRED SEMICONDUCTORS AND COMPONENTS (Cont'd.)

APPLICATION	DEVICE RECOMMENDATION BIPOLAR OTHER DEVICES				
AFFLICATION	BIPOLAR N-P-N P-N-P		OTHER	DEVICES	
	Type No. Page No.*	Type No. Page No.*	Type No. Page No.*	Classification	
	2N3704 1433				
	2N3708 1435		•2N5245 6703	N-FET	
	2N3709 1435		•2N5246 6703	N-FET	
	2N3711 1435				
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			•2N5247 6703	N-FET	
	●2N5449 1701	불명하다 그 물에 가까지?	●2N5248 6711	N-FET	
	1. 14 6 4 1 1 1 1 1 1 1 1 1 1	Marin Bana Albani	●2N492A 7101	UJT	
			alasari Mishbar ili		
Diode:					
Mixer/Converter	The second secon		1N456-9 18101		
			1N482-5 18109		
			1N914 19201		
	1		114514 15201		
Detector			18/450 0 10101		
Detector			1N456-8 18101		
			●1N459 18101		
			1N914 19201		
	The second second second		●1N4148 19401		
			●1N4448 19401	Page 15 Sept. Com.	
	1. 11. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.				
Switch			●1N251 19101	,	
			●1N661 19151		
			1N914 19201	00011	
	<b>4</b>		•1N3070 19303	200 V	
			●1N4148 19401		
			●1N4448 19401		
			•1N4154 19403	1 1 1 1 1 1 1 1 1 1	
Tuning			●TIV306-8 21205	Voltage Variable	
Voltage Regulator			1N746-		
	No. 10 Percentage of the Control	BOOK AND SOUTH ROLL IN	1N759 23109		
			●1N746A-		
			1N759A 23109		
			1N4370 23601		
			●1N4370A 23601		
Rectifier			o di Salah dina yang di Duwasi bilang mencepis		
			1N456-9 18101		
		The second second second	1N482-5 18109		
			●1N645-9 18113		
	Table 1		●1N4001-7 25401		
			보는 이렇게 많았다. 기계등으로 다 난	and the state of the second	
Computer			●TID21-24 20005	8-Diode Array	
pa.w.			●TID25-26 20009	16-Diode Arra	
		igia e njeve e Neste i	•TID29-30 20013	20-Diode Arra	
			1N914 19201		
Transistor Biasing			●1N746A-		
			1N759A 23109		
TV "Color Killer"			●1N3070 19303		
Power Supply			●1N645-9 18113		
Logarithmic	1 200		●1N645-9 18113		
Logarumin			●1N746A-		
				Harris District	
			1N759A 23109		
				Note that the	
Light Sensor		[14:45] : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 : 1 :	●LS400 27401		
		시계생이 나는데 있는 것들이 없는데 된	●LS600 27501		
			●TIL601 27503		
			●TIL602 27503		
			●TIL603 27503		
	[집안 그 그렇게 하다]			Programme and the second	
			●T1L604 27503	The World	
			●TIL605 27503		
		[15] 스크로, 교리 2016년 개최	●TIL606 27503		
	네트 2011 레트 1012 - 1 설명		●TIL607 27503		
	세계시아 가장 나이셨		●TIL608 27503		
			●1N2175 27801		
Infrared Source	Toka in Maria Sali		●TIL01 27001	100,000,000	
		<ul> <li>A restriction of the property of</li></ul>	●TIL09 27009		

Devices especially recommended for new design

Preferred Semiconductors and Components Catalog

# SELECTION GUIDE SILICON POWER TRANSISTORS

The following curves, arranged in ascending order of rated power dissipation at 100°C case temperature, show typical hfe versus collector current at 25°C case temperature. Listed above each curve are the standard open-base collector-emitter voltage ratings available from among the device types listed.





FIGURE 5





Ic(A)


FIGURE 6


# SELECTION GUIDE SILICON POWER TRANSISTORS


Application of the second


















#### C


# SELECTION GUIDE SILICON POWER TRANSISTORS


















N-P-N


# SELECTION GUIDE SILICON POWER TRANSISTORS














# Ordering Instructions and Mechanical Data

#### ORDERING INSTRUCTIONS

Electrical characteristics presented in this catalog, unless otherwise noted, apply for circuit type(s) listed in the page heading regardless of package. Except for diode arrays, ECL, and MOS devices, the availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section. Other designations and packages are shown on individual data sheets.

Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.

		EXAMPLE	≣: Ş
		1. Prefix	
		TAIN TWO OR THREE LETTERS om Individual Data Sheet)	
	RSN	Radiation-Hardened Circuit	
	SN	Standard Prefix	
	SNM	Mach IV, Level I	
	SNA	Mach IV, Level II	/
	SNC	Mach IV, Level III	
	SNH	Mach IV, Level IV	
	SNX	Experimental Circuit	/
	MUST CONTA	Jnique Circuit Description  AIN THREE TO SIX CHARACTERS om Individual Data Sheet)	<i>'</i>
	Examples:	F50 /	
		G50 /	
		5410	
		74H10	
		54S112 /	
		54L78 /	Park P
		15830	
		75450A /	
		(3. Package)	
	MUST C	ONTAIN A SINGLE LETTER	
	F, H,	J, L, N, P, S, T, U, W, or Z	
(F	rom Pin-Conne	ction Diagram on Individual Data She	et)

<sup>&</sup>lt;sup>†</sup>These circuits are shipped in one of the carriers shown below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped in the most practical carrier. Please contact your TI sales representative for the method which will best suit your particular needs.

Flat (F	€. Н.	S.	Τ.	U.	W.	Z)

- -Mech-Pakette
- -Barnes Carrier
- -Milton Ross Carrier

## Dual-in-line (J, N, P)

No

No

No

Yes

-Barnes Carrier

N/A

N/A

Plug-in (L)

-Sectioned Cardboard Box

-Individual Plastic Box

00


- -Slide Magazines
- -A-Channel Plastic Tubing
- -Barnes Carrier
- -Sectioned Cardboard Box
- -Individual Plastic Box

# 4. Instructions (Dash No.) **MUST CONTAIN TWO NUMBERS** (From Dash No. Column of Following Table)

PACKAGES	FORMED LEADS	SOLDER- DIPPED LEADS	INSULATOR	CARRIER	ORDEI DASH NO.
METAL FLA	T PACKAG				
F, S, T	No	No	No	t	00
F, S, T	Yes	No	Yes	t	01
F, S, T	No	No	No	Mech-Pak	02
F,S,T	No	No	Yes	Mech-Pak	03
F, S, T	Yes	No	No	Mech-Pak	04
F, S, T	Yes	No	Yes	Mech-Pak	05
F,S,T	No	No	Yes	†	06
F,S,T	Yes	No.	No	t	07
F,S,T	No	Yes	No	t	10
F,S,T	Yes	Yes	Yes	t	11
F, S, T	No	Yes	No	Mech-Pak	12
F, S, T	No	Yes	Yes	Mech-Pak	13
F,S,T	Yes	Yes	No	Mech-Pak	14
F,S,T	Yes	Yes	Yes	Mech-Pak	15
F, S, T	No	Yes	Yes	t	16
F,S,T	Yes	Yes	No	t +	17
ERAMIC FI	AT PACK	AGES			
H, U, W, Z	No	No	N/A	1	00
Н	No	No	N/A	Mech-Pak	02
H, U, W, Z	No	Yes	N/A	†	10
DUAL-IN-LI	NE PACKA	GES			
J, N, P	No	No	N/A	†	00
N	Yes	No	N/A	t t	07
J, N, P	No	Yes	N/A	t	10
N	Yes	Yes	N/A	†	17

## F, S, and T flat packages

These hermetic packages feature glass-to-metal seals and welded construction. Package body and leads are gold-plated F-15‡ glass-sealing alloy. Approximate weight is 0.1 gram.




CIRCUIT SUBSTRATE IS ELECTRICALLY INSULATED FROM THE BODY OF THE F PACKAGE.
CIRCUIT SUBSTRATE IS IN ELECTRICAL CONTACT WITH THE BODY OF THE S AND T PACKAGES.

NOTES: a. All dimensions are in inches.

- Lead centerlines are located within 0.005 of true position (TP) relative to body centerlines, This is measured along lines located within 0.030 from (and parallel to) the sides of the package,
- c. Not applicable in Mech-Pak carrier.
- d. Symbolization denotes orientation of package.
- e. This dimension does not apply for solder-dipped leads.
- When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to within 0.050 of the package body.

# F, S, and T package leads


Gold-plated F-15‡ leads require no additional cleaning or processing when used in soldered or welded assembly. Solder-dipped leads are also available. Formed leads are available to facilitate planar mounting of networks on flat circuit boards. Circuits can be removed from Mech-Pak carriers with lead lengths up to 0.175 inch for the F and S packages and up to 0.300 inch for the T package.



F-15 is the ASTM designation for an iron-nickel-cobalt alloy containing nominally 53% iron, 29% nickel, and 17% cobalt.


# H flat packages

These packages each consist of a ceramic base, ceramic cap, and a 10- or 14-lead frame. Hermetic sealing is accomplished with glass. Gold-plated leads (-00) require no additional cleaning or processing when used in welded or soldered assembly.




## U and Z flat packages

These flat packages consist of a ceramic base, ceramic cap, and 14-lead frame. Circuit bars are alloy-mounted in the L package and glass-mounted in the Z package. Hermetic sealing is accomplished with glass. Tin-plated leads require no additional cleaning or processing when used in soldered assembly.




## W ceramic flat packages

These hermetically sealed flat packages consist of an electrically nonconductive ceramic base and cap, and a 14-, 16- or 24-lead frame. Hermetic sealing is accomplished with glass. Tin-plated ("bright-dipped") leads (-00) require no additional cleaning or processing when used in soldered assembly.




# J ceramic dual-in-line packages

These hermetically-sealed, dual-in line packages consist of a ceramic base, ceramic cap, and a 14-, 16-, or 24-lead frame. The circuit bar is alloy-mounted to the base and hermetic sealing is accomplished with glass. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads (-00) require no additional cleaning or processing when used in soldered assembly.




# N plastic dual-in-line packages

These dual-in-line packages consist of a circuit mounted on a 14-, 16-, or 24-lead frame and encapsulated within an electrically nonconductive, plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. These packages are intended for insertion in mounting-hole rows on 0.300-inch (or 0.600-inch) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads (-00) require no additional cleaning or processing when used in soldered assembly.




# P plastic dual-in-line package

This dual-in-line package consists of a circuit mounted on a 8-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.



# L plug-in packages

These hermetically sealed, plug-in packages each consist of a welded metal base and cap with individual leads secured by an insulating glass sealant. The gold-plated leads (-00) require no additional cleaning or processing when used in soldered assembly.



# Mach IV Procurement Specification

	CONTENTS	
SECTION	ON PAG	E
1.0	SCOPE	-2
2.0	APPLICABLE DOCUMENTS	-2
3.0	GENERAL REQUIREMENTS	-3
4.0	QUALITY ASSURANCE PROVISIONS	2
5.0	PREPARATION FOR DELIVERY	9
6.0		9
APP	ENDIX	
	PROCESS CONTROL SYSTEM	1

#### **MACH IV PROGRAM**

#### 1.0 SCOPE

1.1 This specification establishes standards for materials, workmanship, performance capabilities, identification and processing of high reliability, monolithic integrated circuits.

#### 1.2 Intent

The intent of this document is such as to recognize that quality and reliability are *built* into, not *tested* into, a product. There is no specification or screening procedure that can substitute for inherent, built-in reliability. However, it must be realized that irrespective of lot quality, there will always be some small percentage of devices that are subject to early failure (infant mortality). A well engineered screening procedure will eliminate most, if not all, of these early failures. Secondly, the screening and acceptance testing described herein will also serve to demonstrate, with a high degree of statistical confidence, that the required levels of quality and reliability have, in fact, been built into the product.

#### 2.0 APPLICABLE DOCUMENTS

2.1 The following specifications and standards, of the issue in effect on the date of invitation for bids or request for proposal, form a part of this specification to the extend specified herein:

#### 2.2 Specifications

Military

MIL-M-55565

Microcircuits, Packaging of

MIL-M-38510

Microcircuits Devices, General Specification for

2.3 Standards

Military

MIL-STD-105

Sampling Procedures and Tables for

Inspection by Attributes

MIL-STD-883

Test Methods and Procedures for

Microelectronics (dated November 20, 1969)

MIL-STD-790

Reliability Assurance Program for

**Electronic Parts Specification** 

MIL-STD-1276

Leads, Weldable, for Electronic

Components Parts

MIL-STD-1313

Microelectronics Terms and Definitions

MSFC-STD-355

Radiographic Inspection Standard for

Electronic Parts

**Detail Specifications** 

SNXXXX

Detail Specification for a Particular

Part Type (e.g., Manufacturer's

(Data Sheet)

#### 2.4 Precedence of Documents

For the purpose of interpretation, in case of any conflicts, the following order of precedence shall apply:

a)	Purchase Order	<ul> <li>The purchase order shall have precedence over any referenced specification.</li> </ul>
b)	Detail Specification	<ul> <li>The detail specification shall have precedence over this specification and other referenced specifications.</li> </ul>
c)	This Specification	-This specification shall have precedence over all referenced specifications.
d)	Referenced Specifications	Referenced Specifications shall apply to the extend specified herein.

2.5 Federal and/or military specifications and standards required shall be obtained from the usual government sources.

#### 3.0 GENERAL REQUIREMENTS

The individual item requirements shall be as specified herein and in accordance with the applicable detail specification. In the event of any conflict between the requirements of this specification and the detail specification, the latter shall govern. The static and dynamic electrical performance requirements of the integrated circuits plus absolute maximum ratings and test methods shall be as specified in the detail specifications.

#### 3.1.1 Definitions

a) LTPD	Lot Tolerance Percent Defective shall be as defined by MIL-M-38510.
<b>b)</b> Δ	Lambda, stated in percent per 1000 hours as defined by MIL-M-38210.
c) MRN	Minimum Reject Number as defined by MIL-M-38210
d) Production Lot	For the purpose of this specification, a production lot shall be defined per MIL-M-38510.
f) C	Acceptance number as defined by MIL-M-38510

# 3.1.2 Terms and Definitions

Terms and definitions shall be as defined in MIL-STD-1313.

#### 3.1.3 Classification of Requirements

The requirements for the integrated circuits are classified herein as follows:

Requirement	Paragraph
Processing Conditioning, Testing and Screening	3.2
Qualification	3.3
Design and Construction	3.4
Marking of Integrated Circuits	3.5
Product Assurance	3.6
Workmanship	3.7
Performance Capabilities	3.8

#### 3.2 Process Conditioning, Testing and Screening

Four levels of quality assurance for integrated circuits are provided for in this specification. Process conditioning, testing and screening shall be as specified in 4.3 and the applicable figure for the appropriate quality assurance level stated on the purchase order and defined as follows:

	Quality Assurance	Applicable Process
Prefix	Process Level	Flow Chart
		Service of the servic
SNM	[발표도 44명 [기업   144명 - 154명 ] [기업 - 154명 - 154명 ] [기업 - 154\theta ] [기업 - 15	Figure 1
SNA	이는 요요요 하는데 바로 속사를 하시는데 하는	Figure 2
SNC		Figure 3
SNH	V	Figure 4

#### 3.3 Qualification

Vendor qualification for delivery of integrated circuits to this specification shall be as specified in paragraph 4.2.

# 3.4 Design and Construction

Integrated circuit design and construction shall be in accordance with the requirements specified herein and in the applicable detail specification.

# 3.4.1 Topography

Integrated circuits furnished under this specification shall have topography information available for review by procuring activity. The information made available shall provide sufficient data for thorough circuit design, application, performance, and failure analysis studies.

## 3.4.1.1 Monolithic Die Topography

An enlarged photograph or drawing (to scale) with a minimum magnification of 80 times the die (chip) size showning the topography of elements formed on the silicon monolithic die shall be available for review. This shall be identified with the specific detail integrated circuit part-type in which it is used and the applicable detail specification.

## 3.4.1.2 Die Intraconnection Pattern

An enlarged photograph or drawing (to scale) with a minimum magnification of 80 times the die (chip) size showing the specific intraconnection pattern utilized to intraconnect the elements in the circuit. This shall be in the same scale as the die topography 3.4.1.1 so that the elements utilized and those not being used can easily be determined.

## 3.4.2 Materials

Materials shall be inherently non-nutrient to fungus and shall not blister, crack, outgas, soften, flow or exhibit other immediate or latent defects that adversely affect storage, operation or environmental capabilities of integrated circuits.

## 3.4.2.1 Material Section

Materials selected for use in the construction of the integrated circuits shall be chosen for maximum suitability for the application. This shall include consideration of the best balance for:

- a) Electrical performance
- b) Thermal compatibility and conductivity
- c) Chemical stability including resistance to deleterious interactions with other materials
- d) Metallurgical stability with respect to adjacent materials and change in crystal configuration
- Maximum stability with regard to continued uniform performance through the specified environmental conditions and life.

# PROCESS FLOW CHART FOR LEVEL I (SNM)




FIGURE 1

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

2

# PROCESS FLOW CHART FOR LEVEL II (SNA)





FIGURE 2

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222


## PROCESS FLOW CHART FOR LEVEL III (SNC)



TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

2-7



# TEXAS INSTRUMENTS

#### 3.4.2.2 Foreign Materials

No lacquer, grease, paste, desiccant or other similar foreign encapsulant or coating material shall be included in the circuit enclosure nor applied to any part of the internal circuit assembly.

#### 3.4.3 Mechanical

#### 3.4.3.1 Case

Each integrated circuit shall be securely mounted and hermetically sealed within a case designed and constructed to conform to the outline and physical dimensions shown in the detailed specification. External surfaces of the integrated circuit case shall be unpainted except for markings.

#### 3.4.3.2 Interconnections

Interconnections within the integrated circuit case shall be minimized and there shall be no wire crossovers. Circuit intraconnections by means of wire immors shall not be used. (See Note 6.2)

#### 3.4.3.3 Leads

Lead material, construction, and outline shall be as specified on the detail specification and shall be capable of meeting the solderability test of MIL-STD-883, Method 20-3. (See Note 6.4).

#### 3.4.3.3.1 Lead Size

Lead outline and dimensions shall be as specified in the detail specification.

#### 3.4.3.3.2 Lead Surface Condition

Leads shall be free of the following defects over their entire length when inspected under a minimum of 4X magnification:

- a) Foreign materials adhering to the leads such as paint, film, deposits and dust. Where adherence of such foreign materials is in question, leads may be subjected to a clean, contaminant-free (e.g., oil, dust, etc.), filtered air stream (suction or expulsion) or 88 feet per second maximum, or a wash/rinse as necessary and reinspected.
- b) Nicks, cuts, scratches or other surface defacing defects which expose the base metal.

## 3.4.3.3.3 Lead Straightness

Leads shall be aligned within a 0.050-inch diameter, 0.050-inch length cylinder concentric to the point of lead emergence from the case and the X-axis (the axis parallel to the lead axis). Along the remaining lead length, there shall be no unspecified bend whose raduis is less than 0.10 inch and no twist whose angle is greater than 10° (ribbon leads, only).

## 3.4.3.3.4 Preformed Leads

Preformed leads, when specified, shall be in accordance with the detail specification. The part number of the integrated circuit shall remain as specified in the applicable detail specification or purchase order, the applicable suffix designation shall appear on the purchase order but shall not be marked on the device.

### 3.4.3.3.5 Carriers (Mech-Pak Carrier)

Carrier-matrix assemblies consisting of individually mounted integrated circuits shall be furnished when so specified by purchase order. The individual carrier shall have provisions for use with automatic test equipment contacts. Devices supplied "clipped-out" of the Mech-Pak Carrier shall be supplied in the Barnes Carrier type 029-188 or equivalent. (Applicable for Flat Packs only.)

## 3.5 Marking of Integrated Circuits

#### 3.5.1 Legibility

All marking shall be permanent in nature and remain legible when subjected to specified operating, storage, and environmental requirements. All markings shall be insoluble in standard solvents such as trichlorethylene, water and xylene.

#### 3.5.2 Marking Details

Marking of the integrated circuits shall be located as follows unless otherwise specified in the detail specification:

- a) TO-100 (TO-5) and similar "can" cases shall be marked on the top of the case. Where space limitations exist, the side of the case may be used.
- b) Flat Packs shall be marked on the top of the case. Where space limitation exists, the bottom of the package may be utilized as necessary. As a minimum the top of the package shall show the manufacturer's identification mark or symbol, the device part number, date code, and pin 1 orientation mark (where applicable).
- c) Dual in-line plug-in packages shall be marked in the same manner as flat packs.

### 3.5.3 Required Device Marking

- a) Index point indicating the starting point for numbering of leads shall be as indicated in the detail specification. The indexing point may be a tab, color dot, or other suitable indicator.
- b) Manufacturer's identification mark or symbol.
- c) A four or five digit alpha-numeric lot date code indicating the week of initial Group A acceptance. The date code shall be as follows:
  - EIA four digit date code, the first two numbers shall be the last two digits of the year, the last two numbers shall indicate the calendar week.
  - A Gothic letter which identifies separate lots of the same device type processed within the same calendar week. (If no more than one lot is processed through Lot Acceptance in a given calendar week, the Gothic letter may be omitted).
- d) Manufacturer's part number.
- e) Individual device serial number (if required)
- f) A dot to indicate acceptance to Radiographic inspection

#### NOTE

When a color dot is used to identify pin one, the radiographic inspection acceptance dot shall be placed on the bottom of the package.

## 3.6 Product Assurance

The manufacturer shall establish and maintain a reliability assurance program that complies with the basic intent of MIL-STD-790. Furthermore, it is intended that each integrated circuit delivered shall be free of any defect in design, material, manufacturing process, testing and handling, which would degrade or otherwise limit its performance when used within the specified limits.

#### 3.6.1 Visual and Mechanical Examination

Integrated circuits shall be examined to verify that material, design, construction, physical dimensions, marking and workmanship are in accordance with the specified acceptance criteria.

# 3.6.2 Test Equipment

The manufacturer shall prepare and maintain a current list, by name and drawing number or other unique identification, of test equipment used in the manufacturing and testing of devices submitted for acceptance inspection under this specification. This list shall be made available to the procuring activity representative upon request.

## 3.6.3 Process Control

Each integrated circuit shall be constructed by manufacturing processes which are under the surveillance of the manufacturer's Quality Control department. The processes shall be monitored and controlled by use of statistical techniques in accordance with published specifications and procedures. The manufacturer shall prepare and maintain suitable documentation (such as quality control manuals, inspection instructions, control charts, etc.) covering all phases of incoming part and material inspection and in-process inspections required to assure that product quality meets the requirements of this specification. The procuring activity may verify, with the permission of and in the company of the manufacturer's designated representative, that suitable documentation exists and is being applied. Information designated as proprietary by the manufacturer will be made available to the procuring activity or its representative only with the written permission of the manufacturer.

Process control is recognized as being vital to the concept of "built-in" quality. Appendix A defines an acceptable process-control system. Devices delivered to this specification shall be manufactured in a controlled system similar to that set forth in Appendix A.

#### 3.6.4 Production Changes

The manufacturer shall advise the procuring activity of the time at which any major change(s) in production or QC methods or documentation become effective during the period of device production for delivery against any given purchase order referencing this specification.

#### 3.7 Workmanship

Integrated circuits shall be manufactured and processed in a careful and workmanlike manner, in accordance with the production processes, workmanship instructions, inspection and test procedures, and training aids prepared by the manufacturer in fulfillment of the reliability assurance program established by paragraph 3.6.

## 3.7.1 Personnel Certification

The manufacturer shall be responsible for training, testing and certification of personnel involved in producing integrated circuits. Training shall be commensurate and consistent with the requirements of this specification and in conformance to the basic intent of MIL-STD-790. Training aids in the form of satifactory criteria shall be available for operator and inspector review at any time.

## 3.7.2 Personnel Evaluation

The supplier shall maintain a continuous evaluation of the proficiency of personnel concerned with production and inspection. Retraining of an operator or inspector shall be required when this evaluation establishes that a degree of proficiency necessary to meet the requirements of this specification is not being exercised.

## 3.7.3 Rework Provisions

#### 3.7.3.1 Rework

All rework on microcircuits manufactured under this specification shall be accomplished in accordance with paragraph 3.7.1 of MIL-M-38510 except as defined herein.

### 3.7.3.2 Rebonding

Rebonding of integrated circuits shall be permitted with the following limitations:

- No scratches, open or discontinuance metallization paths or conductor patterns shall be repaired by bridging with or addition of bonded wire or ribbon.
- b) Rebonding at individual bonding pad locations shall be limited to a maximum of 3 rebonds for 14 pin devices, 4 rebonds for 16 pin devices, 7 rebonds for devices with more than 16 pins, and 2 rebonds for devices with less than 14 pins.
- c) Rebonding shall be limited to not more than one rebond attempt at any single bond pad
- Rebonding shall be limited to level I, II and III devices only. Rebonding of level IV (class A type) devices shall not be permitted.

## 3.8 Performance Capabilities

The integrated circuits delivered to this specification shall be designed to be capable of meeting the environmental requirements specified in Table II. The manufacturer need not perform these tests specifically for the contract or specification, but shall provide data which demonstrates the ability of the integrated circuits to pass the environmental tests. The data shall have been generated on devices from the same generic family as the circuits being supplied to this specification, and the package configuration shall be the same as for the delivered parts. (i.e., Flat Pack, TO-100, etc.).

3.9 Quality and Reliability Assurance Program Plan

The manufacturer shall establish and implement a Quality and Reliability Assurance Program Plan that meets the intent of MIL-M-38510, Appendix A. Submission of the program plan to the procuring activity shall not be a requirement of this specification; however, the program plan shall be maintained by the manufacturer and shall be available for review by the procuring activity.

## 4.0 QUALITY ASSURANCE PROVISIONS

## 4.1 Responsibility for Inspection

Unless otherwise specified in the contract or purchase order, the manufacturer is responsible for the performance of all inspection requirements specified herein. Except as otherwise specified, the manufacturer may utilize his own facilities or any commercial laboratory acceptable to the procuring activity. The procuring activity may, at its discretion, perform any of the inspections set forth in the specification where such inspections are deemed necessary to assure supplies and services conform to prescribed requirements.

## 4.1.2 Inspection at Point of Delivery

The procuring activity may, at its discretion, reinspect any or all of the delivered parts. (Excluding Group B destructive samples as defined by MIL-STD-883). All parts found to be defective and/or lacking specified documentation (such as test documentation) may be returned to the manufacturer at the manufacturer's expense.

## 4.1.3 Inspection Records

The manufacturer shall maintain a reliability data and records library. This library shall have on file, for review by the procuring activity, records of examination, qualification test results, variables data (when required) and all other pertinent data generated on devices manufactured to this specification.

### 4.1.4 Control of Procurement Sources

The manufacturer shall be responsible for assuring that all supplies and services conform to this specification, the detail specification and the manufacturer's procurement requirements.

## 4.1.4.1 Manufacturer's Receiving Inspection

Purchased supplies shall be subjected to inspection after receipt as necessary to assure conformance to contract requirements. In selecting sampling plans, consideration shall be given to the controls exercised by the procurement source and evidence of sustained quality conformance.

- 4.1.4.2 The manufacturer shall provide procedures for withholding from use all incoming supplies pending completion of required tests or receipt of necessary certification or test records and their evaluation.
- 4.1.4.3 The manufacturer shall initiate corrective action with the procurement source depending upon the nature and frequency of receipt of nonconforming supplies.

## 4.1.5 Procuring Activity Quality Assurance Representative

The procuring activity, may, at its discretion, place quality assurance representatives in the manufacturer's plant as deemed necessary to assure conformance to contract requirements in any non-proprietary phase of design, fabrication, processing, inspection, testing, and reliability of the integrated circuits being produced. The manufacturer shall provide reasonable facilities and assistance for the safety and convenience of such personnel in the performance of their duties. Inspection and test procedures shall be made available for review by the quality assurance representative.

#### 4.2 Qualification and Quality Conformance Inspection

## 4.2.1 Qualification

Manufacturer's qualification shall be based on compliance with the established reliability test program requirements of paragraph 4.2.1.1 herein. The manufacturer may, at his discretion, substitute the qualification test plan of paragraph 4.2.1.2 in order to establish initial qualification. However, the substitution of paragraph 4.2.1.2 does not relieve the manufacturer from the responsibility of establishing an in-house reliability evaluation program as defined by paragraph 4.2.1.1.

#### 4.2.1.1 Established Reliability Test Program

The manufacturer shall have an established and well defined in-house reliability program. This program shall be so designed as to demonstrate that the manufacturer's product is capable of meeting, as a minimum, the environmental and minimum life requirements listed in Table I herein. The reliability program may be modeled after the test procedure of Table I or it may take the form of a step-stress testing program similar to that defined by MIL-STD-883, Method T5006. The program shall be on-going in nature; that is, at specified intervals the manufacturer shall randomly select product that is representative of current production techniques, and subject the devices to the specified tests. Sampling shall be done on each generic family.

#### 4.2.1.2 Qualification Test Program

In lieu of meeting the requirements of 4.2.1.1, the manufacturer may establish qualification by performing an initial, one-time qualification test in accordance with Table I herein. Qualification testing shall be performed on each generic family supplied to this specification. Upon successful completion of the qualification program, the manufacturer shall remain qualified for a period not to exceed 12 calendar months. Continued qualification shall then be based on compliance with the requirements of paragraph 4.2.1.1.

#### 4.2.1.3.1 Procedures and Definitions

## 4.2.1.3.1 Sampling Procedure

Device selection for the qualification procedure of 4.2.1.1 or 4.2.1.2 shall be based on a random sampling technique. Testing shall be done on a mixture of device types that adequately represent the entire generic family. The following is a recommended mix ratio:

Gates : 65% of total sample
Flip-Flops : 25% of total sample
MSI : 10% of total sample

## 4.2.1.3.2 Generic Family

Electrically and structurally similar devices shall be said to comprise a generic family (e.g., TTL) if they meet the following criteria:

- a) Are designed with the same basic circuit-element configuration such as TTL, DTL, ECL, or Linear, and differ only in the number or complexity of specified circuits which they contain.
- b) Are designed for the same supply, bias and signal voltage, and for input/output capability with each other under an established set of loading rules.
- c) Are enclosed in housing (packages) of the same basic construction (e.g., hermetically sealed flat packages, dual-in-line cermaic, dual-in-line plastic) and outline, differing only in the number of active housing terminals included and/or utilized.

## 4.2.2 Quality Conformance Inspection (Lot Inspection)

When specifically called out on the purchase order or contract, the manufacturer shall perform the lot qualification inspections, Group B and/or Group C in Table II.

## 4.2.2.1 Lot Acceptance Sampling

Statistical sampling for Group B and/or Group C lot acceptance inspections shall be in accordance with MIL-M-38510 Table B-1.

Group B samples shall be selected from sub-lots that have successfully completed all of the 100% processing steps, up to and including Group A Lot Acceptance, specified on the applicable process flow chart.

#### 4.2.2.2 Resubmission/Failed Lots

Where a lot fails any one of the sub-group qualification requirements of Table II, it may be resubmitted a maximum of one time for qualification to that particular sub-group provided an analysis is performed to determine the failure mechanism for each reject device in the sub-group, and that it is determined that the failures are due to one of the following:

- a) Testing error resulting in electrical damage to devices,
- b) A defect that can effectively be removed by rescreening the lot,
- c) Random defects which do not reflect poor basic device designs or poor workmanship.

#### 4.2.2.3 Early Shipments

When lot qualification inspection is being performed for a specific contract or purchase order, the accepted Group A devices that are awaiting shipment pending successful completion of Group B and/or Group C, shall be stored in the MACHIV bonded locker. Under no circumstances shall such parts be shipped prior to the successful completion of the Group B tests.

## 4.2.2.4 Group B Test Data

All data generated by Group B and/or Group C testing shall accompany the initial shipment of devices. This data shall consist, at a minimum, of the following:

- Attributes data for Group B. Endpoints for the subgroups are visual per the applicable MIL-STD-883 test method.
- b) Variables data for Group C subgroups 1, 2, 4, and 5. Endpoints for these subgroups shall be "critical eletrical parameters" only. These parameters are designated by an asterisk (\*) on the detail specification.

## 4.2.2.5 Procedure In Case Of Test Equipment Failure Or Operator Error

Where an integrated circuit is believed to have failed as a result of faulty test equipment or operator error, the failure shall be entered in the test record which shall be retained for review along with a complete explanation verifying why the failure is believed to be invalid. If it is determined that the failure is invalid, a replacement integrated circuit from the same inspection lot may be added to the sample. The replacement integrated circuit shall be subjected to all those tests to which the discarded integrated circuit was submitted prior to its failure, and any remaining specified test to which the discarded integrated circuit was not subjected prior to its failure.

## 4.3 Quality Assurance Processing, Methods and Procedures

This section establishes the test methods and conditions to be used for the 100% processing (screening) requirements specified by the applicable process flow chart.

## 4.3.1 Precap Visual Inspection

Each microcircuit shall be required to pass the appropriate precap visual inspection defined as follows. Precap Lot Acceptance shall be per paragraph 4.6.

- 4.3.1.1 Level II devices shall be visually inspected in accordance with the criteria listed in Section 6.1.3 of this specification. Inspection procedures and equipment requirements shall be as defined in MIL-STD-883.
- 4.3.1.2 Level I and III devices shall be visually inspected in accordance with MIL-STD-883, Method 2010.1, Condition B as defined by Revision Notice 2 dated November 20, 1969. (See Note 6.1.2.)
- 4.3.1.3 Level IV devices (designated for NASA type applications) shall be visually inspected in accordance with MIL-STD-883, Method 2010.1, Condition A as defined by Revision Notice 2 dated November 20, 1969. (See Note 6.1.1.)
- 4.3.2 Stabilization Bake

The purpose of this test is to determine the effect on microelectronic devices of baking at elevated temperatures without electrical stress applied. Test shall be performed in accordance with MIL-STD-883, Method 1008, Condition C.

4.3.3 Thermal Shock

The purpose of this test is to determine the resistance of the device to sudden exposure to extreme changes in temperature. Test shall be performed in accordance with MIL-STD-883, Method 1011, Condition A.

4.3.4 Temperature Cycle

This test is conducted for the purpose of determining the resistance of a part to exposures at extremes of high and low temperatures, and to the effect of alternate exposures to these extremes, such as would be experienced when equipment or parts are transferred to and from heated shelters in arctic areas. Test shall be performed in accordance with MIL-STD-883, Method 1010, Condition C, minimum of 10 cycles.

4.3.5 Mechanical Shock

The shock test is intended to determine the suitability of the devices for use in electronic equipment which may be subjected to moderately severe shocks as a result of suddenly applied forces or abrupt changes in motion produced by rough handling, transportation, or field operation. Test shall be performed in accordance with MIL-STD-883, Method 2002, Condition B, five blows minimum.

4.3.6 Centrifuge

The centrifuge test is used to determine the effects on microelectronic devices of a centrifugal force. This test is designed to indicate structural and mechanical weaknesses not necessarily detected in shock and vibration tests. Test shall be performed in accordance with MIL-STD-883, Method 2001, Condition E.

4.3.7 Fine Leak Test

Each integrated circuit shall be subject to a fine leak test in accordance with paragraph 4.3.7.1 or 4.3.7.2. The method shall be optional providing it is consistent with and capable of detecting the specified leak rate of the applicable process flow chart.

4.3.7.1 Helium Leak Test

Helium leak test shall be performed in accordance with MIL-STD-883, Method 1014, Condition A. Helium bomb pressure shall be 30 psig maximum, bomb time shall be 4 hours minimum.

4.3.7.2 Radiflo Leak Test

Radiflo leak test shall be performed in accordance with MIL-STD-883, Method 1014, Condition B. Krypton 85 bomb pressure and dwell time are a function of the radioactivity level and shall be selected so as to conform to the equations given in Condition B.

4.3.8 Gross Leak Test

Each integrated circuit shall be subjected to the appropriate gross-leak test of paragraphs 4.3.8.1 or 4.3.8.2. The manufacturer may, at his option, perform gross-leak testing after the Set I Final Electrical Tests of paragraph 4.3.9.

- 4.3.8.1 Glass to metal hermetic flat packs shall be tested in accordance with MIL-STD-883, Method 1014, Condition C, Step 2. Units will be bombed 4 hours minimum at 30 psi in FC-78. Units will then be immersed in FC-40 at +125°C ±5°C for 20 seconds minimum and observed for one large bubble or a continuous stream of small bubbles.
- 4.3.8.2 Glass to glass (ceramic) hermetic package shall be tested in accordance with MIL-STD-883, Method 1014, Condition C, Step 1.
- 4.3.9 Final Electrical Test (Set I)

Each integrated circuit shall be required to pass the electrical requirements of Subgroup 1 of the detail specification (DC @ +25°C). The manufacturer shall also perform such additional testing necessary to assure the parts will meet the temperature extreme limits.

4.3.10 Burn-In

The burn-in screen is performed for the purpose of eliminating marginal devices, those and early life failures evidenced as time and stress dependent. Test shall be in accordance with MIL-STD-883, Method 1015, Condition D or E at  $125 \pm 5^{\circ}$ C for 168 hours minimum. The bias shall be removed from the devices prior to their return to  $25^{\circ}$ C. (See Note 6.3)

4.3.11 Final Electrical Test (Set II)

Each integrated circuit shall be required to pass the electrical requirements of the detail specifications. The following tests shall be performed as a minimum: d-c at maximum and minimum rated temperatures, and switching parameters at 25°C.

The manufacturer may, when deemed necessary, elect to perform additional electrical testing over and above the requirements stated herein.

4.3.12 Radiographic Inspection (X-ray)

Test shall be performed in accordance with MIL-STD-883, Method 2012. The integrated circuit shall be required to pass a radiographic inspection to these requirements. In addition, the acceptance criteria shall meet, as a minimum, the requirements of NASA MSFC specification MSFC-STD-355.

4.3.13 External Visual Inspection

The purpose of this examination is to verify that materials, construction, marking, and general workmanship are as specified. Examination shall be in accordance with MIL-STD-883, Method 2009.

4.4 Group A Lot Acceptance

Each lot of integrated circuits shall be sampled by Quality Control to the LTPD's given below:

## GROUP A ACCEPTANCE

SUBGROUP Subgroup 1	LTI	ď	
SUBGROUP	LEVEL	LEVEL	
de Tres Xeed Fra	1 & 11	III & IV	
Subgroup 1 25°C, d-c	7%	5%	
Subgroup 2 +125°C, d-c	7%	5%	
Subgroup 3 -55°C, d-c	7%	5%	
Subgroup 4 Switching Speed @ +25°C	15%	10%	

NOTE: Functional tests included in d-c tests.

## **TABLE I** MANUFACTURERS QUALIFICATION PROCEDURE

TEST	MIL-STD-883 METHOD	CONDITIONS	LTPD
Subgroup 1			
Physical Dimensions Visual and Mechanical	2008	Condition A & B	15
Subgroup 2 <sup>†</sup>			
Solderability	2003		15
Subgroup 3 <sup>†</sup>			
Thermal Shock	1011	Condition B	
Temperature Cycling	1010	Condition C	
Moisture Resistance	1004	Omit step 7B and	
		Initial Conditioning	
Critical Electrical Parameters	5004	25°C, DC	15
Subgroup 4‡			
Mechanical Shock	2002	Condition B	
Vibration Variable Freq.	2007	Condition A	
Constant Acceleration	2001	Condition E	
Critical Electrical Parameters	5004	25°, DC	15
Subgroup 5 <sup>†</sup>			
Lead Fatigue	2004	Condition B2	
Fine Leak	1014	Condition A, Per Para. 4.3.7 Herein	
Gross Leak	1014	Condition C, Per Para. 4.3.7 Herein	15
Subgroup 6 <sup>†</sup>			
Salt Atmosphere	1009	Condition A, Omit Initial Conditioning	15
Subgroup 7‡		보시다 친하기 때문에 내용 보다면	
Storage Life	1008	150°C, 1000 Hrs. Minimum	
Critical Electrical Parameters	5004	25°C, DC	10
Subgroup 8‡			
Operating Life	1005	125°C, 1000 Hrs. Minimum Return	
		to 25°C without bias	
Critical Electrical Parameters	5004	25°C, DC	10
Subgroup 9 <sup>†</sup>			
Bond Strength			10 devices not
a. Thermocompressions	2011	Condition B, D	greater than 1%
b. Ultrasonic	2011	Condition B, D	defective

<sup>†</sup>Visual and/or hermetic end points hence electrical or visual rejects may be used. Reference MIL-STD-883. Method 5005, Para. 3.4. ‡Electrical end points only.

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

## TABLE II LOT ACCEPTANCE/PERIODIC QUALIFICATION TEST (GROUP B/GROUP C)

## **GROUP B**

			LTI	PD
	MIL-STD-883		LEVEL	LEVEL
TEST	METHOD	CONDITIONS	1811	III & IV
Subgroup 1				
Physical Dimensions	0000		45	40
Visual and Mechanical	2008	Condition A	15	10
Subgroup 2				
Marking Permanency	2008	Condition B, para. 3.2.1		
Visual and Mechanical	2008	Condition B per applicable		
		detail specification	4	_
Bond Strength	2011	Condition B or D  2 grams for Au bonds	15	5
		2 grams for Au bonds 1 gram for Al bonds		
		r grant for Ai bolids		
Subgroup 3 <sup>†</sup>				
Solderability	2003		15	10
Subgroup 4 <sup>†</sup>				
Lead Fatigue	2004	Conditions B2		•
Fine Leak	1014	Condition A, per para. 4.3.7 of this spec.		
Gross Leak	1014	Condition C, per para. 4.3.8 of this spec.	15	10
		GROUP C		
Subgroup 1 <sup>‡</sup>				
Thermal Shock	1011	Condition B		
Temp. Cycle	1010	Condition C		
Moisture Resistance	1004	Omit Initial Cond. & step 7B		
Critical Electrical Parameters	5004	25°C, DC	15	10
Subgroup 2 <sup>‡</sup>				
Mechanical Shock	2002	Condition B		
Vibration Variable Freq.	2007	Condition A		
Constant Acceleration	2001	Condition E		
Critical Electrical Parameters	5004	25°C, DC	15	10
Subgroup 3				
Salt Atmosphere	1009	Condition A Omit Initial Conditioning	15	10
Subgroup 4‡				
High Temp. Storage	1008	150°C, 1000 Hrs.		
Critical Electrical Parameters	5004	25°C, DC	10	. 7
Subgroup 5‡				
Operating Life Test	1005	125°C, 1000 Hrs. Minimum		
Critical Electrical Parameters		25°C, DC	10	7

<sup>†</sup>Visual and/or hermetic end points hence electrical or visual rejects may be used. Reference MIL-STD-883. Method 5005, Para. 3.4.

<sup>‡</sup>Electrical end points only.

## 2

## MACH IV PROCUREMENT SPECIFICATION

#### 4.5 Certification

The manufacturer shall include a certificate of compliance with each shipment of parts. This certificate shall indicate that all specified tests and requirements of this specification have been made or met, and that the lot of devices (identified by lot and/or batch number) are acceptable. The certificate shall bear the name and signature of the manufacturer's Quality Control representative, the date of acceptance or signing, and any pertinent notes as applicable.

## 4.6 Precap Lot Acceptance

After each precap inspection the lot of devices shall be sampled by quality control and inspected for the specified visual criteria. The sampling plan shall be:

40X criteria — 1.0% AQL 100X criteria — 1.0% AQL

#### 5.0 PREPARATION FOR DELIVERY

## 5.1 Final Visual Shipping Inspection

Each lot of microcircuits and its associated documentation shall be sampled by Quality Control and visually inspected for the following:

- a) Scratched, nicked or bent leads
- b) Damaged header (packages)
- c) All test data specified in section 4.0
- d) Certificate of Compliance as specified in section 4.0
- e) All other pertinent documentation required and specified by this specification.

## 5.2 Packing Requirements

Parts shall be packed in containers of the type, size, and kind commonly used which will ensure acceptance by common carriers and safe delivery at the destination and in accordance with MIL-M-55565, Level C. The containers shall be clearly marked with manufacturer's name or symbol. The manufacturer's FEDERAL SUPPLY CODE FOR MANUFACTURER (FSCM) shall be included if applicable.

## 5.3 Preservation and Package Identification

The package shall be marked with the following:

The country of origin if other and U.S.A. Procuring activity parts number Purchase order number Material nomenclature Quantity
Lot number
Date code

This information shall appear on the label or shall be directly marked on each container. Method is optional.

## 6.0 NOTES

#### 6.1 Precap Visual Method 2010.1

The following precap criteria may be in conflict with the circuit design topology and construction techniques of some microcircuit manufacturers. Where such a conflict does exist, the inspection criteria listed herein may be waived. (Reference paragraph 3.0 of MIL-STD-883, Method 2010.1)

#### 6.1.1 Preseal Visual Inspection, Test Condition A (Level IV)

## 6.1.1.1 Paragraph 3.1.6.3 is clarified as follows:

When the criteria of 3.1.6.3(b) is in conflict with 3.1.6.3(a), the criteria of 3.1.6.3(a) shall take precedence. (Note: This clarification is with respect to die symmetry only.)

6.1.1.2 Paragraphs 3.1.1.1(a) and 3.1.1.2(a) are clarified as follows:

"Any scratch or void in the metallization that leaves less than 50 (75) percent of the original metal width undisturbed" shall be rejected. When a bi-metallization system is used (e.g. Moly-Gold) the scratch or void must penetrate entirely through the gold and expose moly or oxide.

- 6.1.1.3 Paragraph 3.1.4.3(c) delete: (Applicable to gold ball bonds only) "Bonds in the fillet area (or the point where metallizations exits from the bonding pad) which reduces the major distance between the bond periphery and edge of fillet to less than 50 percent of the narrowest normal width of the interconnecting metallization."
- 6.1.2 Preseal Visual Inspection, Test Condition B (Levels I & III)
- 6.1.2.1 Paragraph 3.2.1.7(a) delete the 40 percent perimeter requirement. (Selected devices only)
- 6.1.2.2 Paragraph 3.2.4.3(a) substitute the following criteria: "Bonds placed so that the wire exiting from the bond appears to come closer than two wire diameters to another wire, bonding pad, or package land, after a distance of 10 mils from the die surface.
- 6.1.2.3 Paragraph 3.2.4.3(c) delete. "Bonds in the fillet area (or the point where metallizations exits from the bonding pad) which do not exhibit a line of undisturbed metallization visible between the periphery of the bond and at least one side of the fillet (or one side of the connecting stripe) when viewed from above."
- 6.1.3 Preseal Visual Inspection, Test Condition B (Level II)

The same comments of 6.1.2 are applicable here plus the following:

- 6.1.3.1 Paragraph 3.2.1.1(a) change to read as follows: "Scrathces or voids in metallization exposing oxide for more than 50 percent of the lead width or alternately, a scratch or void greater than 0.5 mils in length exposing oxide."
- 6.1.3.2 Paragraph 3.2.1.1(b) change to read as follows:

"Any scratch in the metallization over an oxide step which leaves less than 50 percent of the original metal width undisturbed."

6.1.3.3 Paragraph 3.2.1.2(b) change to read as follows:

"Any void in the metallization over an oxide step which leaves less than 50 percent of the remaining metal undisturbed."

6.1.3.4 Paragraph 3.2.3(d) delete.

"Any crack which exceeds 1.0 mil in length inside the scribe grid or scribe line that points toward active metallization or circuit area."

6.1.3.5 Paragraph 3.2.6.1(b) change to read as follows:

"Attached gold or silicon material that appears to bridge any two unpassivated metallization areas, two package leads, or any lead to package metallization."

6.2 Interconnections

Circuit intraconnections (metallization pattern) shall be designed so that no properly fabricated connection shall experience a current density greater than  $5 \times 10^5$  amperes/cm<sup>2</sup>, including allowances for worst case conductor composition, normal production tolerances on design dimensions, and nominal thickness at critical areas such as contact windows.

6.3 Burn-in Method 1015

Condition D parallel excitation or Condition E ring oscillator burn-in circuits will be used. The requirement to return the device to 25°C room ambient temperature with bias still applied should be omitted. Indications are that for most saturated logic integrated circuits the high temperature bake after bias has been removed does not allow defective devices to recover and become good.

6.4 Salt Atmosphere Test, Method 1009.

Where package design consideration necessitate (such as .75" tip-to-tip metal flat packs), there may be a conformal coating applied prior to the salt atmosphere test.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

2

#### APPENDIX A

#### PROCESS CONTROL SYSTEM

## INTEGRATED CIRCUITS PROCESS CONTROL

The integrated circuits industry has had over seven years experience in manufacturing and represents a high volume, mass production sector of electronics. We have overcome the usual new product growing pains and learned a great deal about process control systems from our experience. This article presents the philosophy and the basic elements of a process control system which has been found to be the most practical one for integrated circuits manufacturing. It should also be applicable to any semiconductor process which must produce devices for a high reliability market.

Integrated circuits were originally developed for the aerospace market and these are still the volume users. Hundreds of thousands of integrated circuits have already been delivered for use in Minuteman and Apollo alone. At the same time, the high volume commercial and consumer market for integrated circuits is developing very rapidly. Although most of the integrated circuits from a given manufacturer are built on a single production line, there are many different types and families: digital, linear, flip flops, choppers, gates, buffers, amplifiers, double epitaxial, monolithic, hybrids, TTL, DTL, ECL—hundreds of possibilities.

The key to success in today's integrated circuits business appears to be an efficient and effective process/product control system.

#### PRODUCT CONTROL VS. PROCESS CONTROL

Although it is not universally understood, *product* control is not the same as *process* control. They not only have different means, but their ends are entirely different. True, under the proper conditions, they can be interfaced and made more efficient, but let us first define the terminology.

## PRODUCT CONTROL

Product control is the inspection and sorting of material (product) to cull unacceptable material from the acceptable. It is the age-old task of inspection, screening, detailing, or culling. With a state-of-the-art product such as integrated circuits, this inspection will usually take the form of go-no-go checking for various defects. The end result of product control is to eliminate from succeeding steps of the process that material which the preceding steps of the process have not constructed properly. The basic element of a product control system is where the inspection station is removing most of the product which was processed improperly by the preceding manufacturing operation.

It will be noted that this inspection has no control over the *process-only the product*. If the manufacturing operation should happen to start producing 100% bad product, the inspection station would remove this product, but would not correct the basic problem.

If the results of the inspection station, in the form of yield (or loss) data is monitored, analyzed, and compared to a standard set of circumstances, action can be taken to correct any degradation of the manufacturing operation. This feedback of information effects a degree of *process control* i.e., a control over the process which is not directly concerned with removing defective product.

The feedback of product control results for process control purposes helps achieve control over processes.

Product control in the manufacturing area is composed of:

- 1) Manufacturing Inspection
- 2) Quality Control Lot Acceptance Following Manufacturing Inspections.

#### 1. Manufacturing Inspection

This inspection is performed by production personnel to go-no-go defect criteria. Even in this least severe level of product control, the closed loop feedback is utilized. The medium for this control is the product yield report and process control management system (PCMS), which has daily and weekly management, engineering, and quality control visibility.

Examples of these controls are diffusion, bar inspection, slice electrical probe, pre-encapsulation, hermetic seal, and electrical inspections performed in the manufacturing process.

## 2. Quality Control Lot Acceptance Following Manufacturing Inspection

In areas more critical in nature, the manufacturing inspection described in (1) is sometimes followed by Lot Acceptance. Here, decisions are made on lots of inspected product with regard to engineering specifications and predetermined quality levels. In this medium of control, feedback is two-fold: (1) Rejected lots are immediately identified for attention and manufacturing, engineering, and quality control are alerted as to whether process or inspection changes may have taken place, (2) PCMS shows trends of the quality control results and is distributed weekly to all levels of department management. Percentages are statistically compared to past averages and significant points are noted and corrective action implemented.

Examples of such control points are QC lot acceptance at epitaxial, bar inspection, pre-encapsulation, hermetic seal and electrical testing.

It should be pointed out that this "Product Control" concept is also an Inspection Control concept. The inspectors which are checked by a lot acceptance get instant feedback if the quality of their inspection degrades. Also, through the use of reject analysis and yield reporting, excessive losses are noted and thus both acceptable and rejectable material is monitored.

#### PROCESS CONTROL

Process control is the activity which controls the process itself and is not directly concerned with removing the defective product, but in preventing the manufacture of defective product which aids the subsequent product controls. It was noted previously that even in the case of pure *Product Control*, some process control can be effected by the proper use of feedback tools.

In integrated circuits manufacturing at Texas Instruments, Process Control is provided by the following:

- 1) Quality Control Surveillance Points During Manufacture
- 2) Engineering Evaluation of Manufacturing Process
- 3) Manufacturing Controls
- 4) Failure Analysis of Discrepant Devices

## 1. Quality Control Surveillance Points During Manufacture

Process Controls examines the manufacturing process to point out the problem areas. For example: If thirty operators are bonding, we inspect products from all thirty operators and point out the worst three bonders to the manufacturing supervisor daily. This concentrates the supervisor's effort on the quality problem operator each day. This type of control is called operator control.

A control where the worst machine or machines are pinpointed for corrective action by repair and maintenance personnel is called machine control. Examples of such controls are:  $\overline{X}-R$  chart control of diffusion furnaces, visual surveillance of product from each mounting operator, bond strength tests on bonded Integrated Circuits, hermetic seal checks on lid welders.

#### 2. Engineering Evaluation of Manufacturing Process

Engineering maintains sample or pilot analysis at several critical points of manufacture. Here, electrical parameters are measured on a lot by lot basis to maintain control at that point. An example of this is the analysis performed in diffusion to control this portion of the manufacturing process.

### 3. Manufacturing Controls

Regular controls by manufacturing for operator performance, line balance, inventory control, and line comparison enhance the quality of the device.

## 4. Failure Analysis of Discrepant Devices

Another portion of the feedback loop is through the analysis of failed devices. Regular life testing with failure analysis of test failures is performed on representative device series. In addition, device failures from selected points in the process are given to the failure analysis lab on a routine basis. By this media, *Product* and *Process Controls* can be adjusted to correct mechanisms which might not be discovered until actual application of the devices.

An analysis of the complete QC process control system is shown in the attached flow charts. These charts describe the QC Process Control System and a brief description of each control point.

The PCMS is a computerized report of the control points on a weekly basis. These control points have their trends analyzed by comparing the current percentage to past averages and calculating significant differences. Points analyzed as significantly different are further detailed as to exact defect descriptions. These points are then analyzed and corrective action developed as necessary. This weekly analysis is circulated to all levels of department management. This reporting system plus the immediate feedback which occurs "on-line" provides an effective follow-up scheme.

It should be noted that the details of this system are flexible and not essential to the basic philosophy of a composite control system. As experience is gained in the various inspection areas and as process improvements are made, it will be found advantageous to suitably modify the system to keep pace with these changes. As time passes, sample sizes will be changed; inspection points will be added and deleted; defect criteria will be made less subjective, and new defect criteria will be added to the inspection procedure. But none of these affect the basic philosophy of the product/process control system.

#### ADVANTAGES OF THE SYSTEM

- It is a flexible system easily adapted to changes brought about by technological improvements or by changes dictated by the system itself.
- 2) It is a cost optimized system in which the process or product can be stopped before unwarranted labor is expended. In addition, the system calls attention to the reason for defective product so that corrective action can be implemented.
- 3) The same general system can be utilized for different degrees of maturity of a product and for different degrees of criticality with regard to product requirements.
- 4) It combines the advantages of both the product and process control concepts.
- 5) There is maximum utilization of data by closing all the feedback loops with corrective action.


#### SUMMARY

Using the various elements described above to develop a composite control system for an integrated circuits process results in maximizing the efficiency of inspection and utilization of inspection data. In particular, the system offers a practical solution for interfacing these following features:

Product Control through 100% inspection and sorting.

Process Control through feedback of inspection data into the process.

SYMBOL	
OPERATION	QC-QUALITY CONTROL
OPENATION	M-MANUFACTURING
INSPECTION	QRAS—QUALITY AND RELIABILITY ASSURANCE SPECIFICATION AVAILABLE FOR REVIEW AT TEXAS INSTRUMENTS PLANT
SURVEILLANCE	<ul> <li>All Control of the Cont</li></ul>
MOVE	SILICON SLICES
	MECHANICAL POLISH SLICE
MAINTAIN X-R CHARTS FOR THICKNESS CONTROL— VISUAL; CHIPS, CRACKS, WARPAGE, SURFACE DAMAGE, ETC.	MECHANICAL POLISH 100% INSPECT  MECHANICAL POLISH MONIOTR  ORAS 61148  OXIDATION
OXIDIZED SLICES ARE CHECKED FOR SCRATCHES, UNIFORMITY OF OXIDE, WARPAGE, AND OTHER EVIDENCE OF OXIDE DAMAGE.	100% INSPECT—OXIDIZED SLICES  OXIDATION SURVEILLANCE QRAS 61000.  DIFFUSION
X-R CHARTS MAINTAINED FOR FURNACE CONTROL.	QC SURVEILLANCE-BASE DEPOSITION AND DIFFUSION MONITOR QRAS 61293, 61306.



EACH LOT OF MATERIAL IS INSPECTED BY MANUFACTURING AFTER OXIDE REMOVAL FOR OXIDE DEFECTS SUCH AS UNDERCUT, ALIGNMENT, INCOMPLETE OXIDE REMOVAL, DIRT, ETC.

THE MANUFACTURING INSPECTORS ARE MONITORED BY RESULTS FEDBACK FROM THE OC SURVEILLANCE.

THIS CHECK IS A SURVEILLANCE OF TESTING EVAPORATION PILOT SLICES TO DETERMINE METAL THICKNESS. PILOTS ARE DOUBLE CHECKED TWICE PER WEEK PER SHIFT FROM EACH EVAPORATOR. THE TALYSURF (OR EQUIVALENT) WHICH MEASURES METAL FILM THICKNESS IS CHECKED FOR CALIBRATION ONCE PER SHIFT USING STANDARDS.


SAMPLES ARE PULLED ONCE PER EVAPORATOR PER SHIFT FOR EFFECTIVENESS OF MANUFACTURING 100% INSPECTION. DEFECTS SUCH AS CONTAMINATION, SPLATTERING, FOREIGN PARTICLES, ETC, ARE MONITORED

EACH LOT OF SLICES IS INSPECTED AT METAL ETCH FOR DEFECTS SUCH AS MISALIGNMENT, OVER AND UNDER EXPOSURE, WRONG PATTERN, RESIST PEELING, ETC. THIS KMER INSPECTION IS PERFORMED BY MANUFACTURING.


THE MANUFACTURING INSPECTORS ARE MONITORED BY RESULTS FEDBACK FROM THE QC SURVEILLANCE.

EACH LOT OF MATERIAL IS INSPECTED BY MANUFACTURING AFTER METAL REMOVAL FOR DEFECTS SUCH AS INCOMPLETE METAL REMOVAL, LEADS TOUCHING SILICON OUTSIDE CONTACTS, MISALIGNMENT, PEELING LEADS, ETC.

THE MANUFACTURING INSPECTORS ARE MONITORED BY RESULTS FEDBACK FROM THE QC SURVEILLANCE.



2-26



THE ALLOY MACHINES ARE CHECKED TWICE PER SHIFT FOR DEFECTS SUCH AS INCOMPLETE ALLOY, BAR ALLOY MOUNT ORIENTATION, SCRATCHES, ALLOY MATERIAL ON THE 'αc **QRAS 60413** BAR, ETC. EACH NEW FRIT MIXTURE HAS A USE TEST PERFORMED FRIT CONTROL FROM IT BEFORE BEING RELEASED TO PRODUCTION. oc. **QRAS NO. 60824** ONCE PER DAY A MICROSTRUCTURE ANALYSIS IS PERFORMED FROM EACH MOUNT FURNACE, TWICE PER SHIFT A SAMPLE FROM EACH FURNACE IS SUBJECTED TO TORQUE TEST FOR FURNACE CONTROL. POST MOUNT INSPECTION М THE BONDING MACHINES ARE CHECKED FOR SUB-BONDING MACHINE CONTROL STRATE TEMPERATURE ONCE PER SHIFT, CAPILLARY PRESSURE IS CHECKED ONCE PER WEEK. **QRAS NO. 60494** BONDING EACH BONDER IS CHECKED A MINIMUM OF TWICE PER SHIFT FOR WORKMANSHIP DEFECTS SUCH AS BONDS 50% OFF THE PAD, TIGHT WIRES, SHORTED WIRES, BONDING SURVEILL ANCE IMPROPER BOND SIZE, ETC. OPERATORS ARE 'αc **QRAS NO. 60033** CLASSIFIED DAILY INTO THREE CLASSIFICATIONS; CERTIFIED, MONITOR AND 100% INSPECT. BOND STRENGTH TESTS PULL AND SHEAR TESTS ARE PERFORMED EACH ∕ac QRAS NOS. 60034 & 60543 SHIFT TO MONITOR PROCESS BOND STRENGTH VARIABILITY. POST BOND BAR SURVEILLANCE ONCE PER SHIFT A SAMPLE OF BARS IS CHECKED **QRAS NO. 60543** AFTER BONDING TO DETERMINE PROCESS DAMAGE. INSPECTING NETWORKS PRE-CAP 40X AND 100X INSPECTION. EACH LOT OF DEVICES IS SAMPLED TO **DETERMINE ACCEPTABILITY TO STANDARD** PRE CAP LOT ACCEPTANCE QC DEFECT CRITERIA SUCH AS OPEN WIRES, **QRAS NO. 60035** SHORTED WIRES, EXTRANEOUS MATTER, ETC. **ENCAPSULATION** EACH WELDER IS CHECKED EVERY TWO HOURS TO DETERMINE PROPER OPERATION BOTH WELDER CONTROL FINE LEAK TESTS AND GROSS (BUBBLE) LEAK ac **QRAS NO. 60036** TESTS ARE PERFORMED. MOISTURE MONITORS ARE ALSO CHECKED AND VISUAL WELD QUALITY C-DIP TORQUE TEST MONITORED 'αc QRAS 61019 A SAMPLE OF UNITS IS SUBJECTED TO A TORQUE TEST THAT DETERMINES THE STRENGTH OF THE

PRINTED IN U.S.A

MOVE TO HIGH RELIABILITY FINAL

TEST AREA.

PACKAGE TO LID SEAL.

# **Linear Circuits**

	OPERATING T	PACKAGES*							
FUNCTION	RAN	IGE				Plug-		SECPAG	
	–55°C to 125°C	0°C to 70°C	Du	ıal-in-L	ine	In	Flat		
PERATIONAL AMPLIFIERS									
Caral Day of Caral Annual Caral	SN52702A			N		L	s	3-18	
General Purpose Operational Amplifiers	SN52702	SN72702		N		L	s	3-18	
	SN52101A	SN72301A	J	N	P	L	Z N	3-5	
	SN52107	SN72307	J	N	Р	· L	Z	3-9	
	SN52709A	. 12		N	Р	L	S	3-27	
High Boutousson Onoughional Association	SN52709	SN72709		N.	P	L	s	3-27	
High-Performance Operational Amplifiers	SN52741	SN72741	J	N	P	L	z	3-34	
	SN52748	SN72748	J	N	Р	L	z	3-43	
	SN52770	SN72770	J	N	Р	L	z	3-47	
	SN52771	SN72771	J	N	Р	L	z	3-53	
Dual High Borformana Operational Augustic	SN52558	SN72558			Р	L		3-13	
Dual High-Performance Operational Amplifiers	SN52747	SN72747	J	,N				3-39	
DIFFERENTIAL COMPARATORS									
	SN52710	SN72710	J	N	· -	ΓL	s	3-68	
Differential Comparators	SN52810	SN72810	J	N	P	[	z	3-79	
Differential Comparators with Strobes	SN52510	SN72510	J	N	P	Ī	z	3-60	
	SN52711	SN72711	J	N	i -	냔	s	3-72	
Dual-Channel Differential Comparators with Strobes	SN52811	SN72811	j	N		l Ē	-	3-85	
		SN72720		N		<del></del> -	<u> </u>	3-77	
Dual Differential Comparators	SN52820	SN72820	J	N				3-91	
Dual Differential Comparators with Strobes	SN52514	SN72514	J	N	-			3-66	
/IDEO AMPLIFIERS	<b>4</b>			<u> </u>		<u> </u>	L	<del> </del>	
IDEO AIMPLIFIERS	SN52733	SN72733	<u> </u>	N		L	т <b>:</b>	3-94	
	SN5510	0.172700				L	F	3-101	
		SN7510				L	F	3-108	
Differential Video Amplifiers	SN5511	SN7511		N		L	F	3-105	
	SM5512	SM7512		'*		L		3-113	
	SN5514	SN7514				1 -		3-121	
	3113314	0147514	<u> </u>	L	ļ		<u> </u>	3-121	
INE CIRCUITS	T	, · · · · · · · · · · · · · · · · · · ·	· ·				T	T	
	SN55109		J	1				3-130	
Dual Line Drivers	21.22.12	SN75109	J	N				3-130	
	SN55110		J					3-130	
	ONE FACE	SN75110	J	N	-		ļ	3-130	
	SN55107A		J			100	1	3-130	
		SN75107A	J	N				3-130	
Dual Line Receivers	SN55108A		J					3-130	
		SN75108A	J	N				3-130	
		SN75150	J	N	Р		ļ	3-149	
Dual Differential Line Receiver		SN75100L				L		3-126	
Quadruple Line Receiver		SN75154	J	N	h . 1 % .		1.	3-153	

<sup>\*</sup>For outline drawings of all packages, see Section 1.

## -SEE ORDERING INSTRUCTIONS PAGE 1-1-

	OPERATING T	EMPERATURE		PA	CKAG	ES*		
FUNCTION	RAN	IGE				Plug-		SEC. PAG
	-55°C to 125°C	0°C to 70°C	Dual-In-Line		ine	ne In		
ENSE AMPLIFIERS	·	T						1
Dual-Channel Sense Amplifiers		SN7522	J	N				3-166
		SN7523	J	N		1	1 2 2 2 2	3-166
Dual-Channel Sense Amplifiers	No. 1	SN7520	J	N			200	3-164
with Complementary Outputs		SN7521	J	N	1.5			3-164
Dual-Channel Sense Amplifiers with Output Registers		SN7526	J	N	1.00			3-172
		SN7527	J	N				3-172
		SN7524	j	N				3-170
Dual Sense Amplifiers		SN7525	j	N		1.5		3-170
		SN75234	J	N			4.4	3-176
		SN75235	J	N				3-176
	1 to 1 to 2 to 2 to 2 to 2 to 2 to 2 to	SN7528	J	N			1.13	3-174
Oual Sense Amplifiers with Preamplifier Test Points	All the state of	SN7529	J	N				3-174
		SN75238	J	N				3-178
		SN75239	J	N				3-178
MEMORY AND PERIPHERAL DRIVERS								
2 X 4 Transistor Arrays		SN75303		N			S	3-212
2 A 4 Transistor Arrays		SN75308	J	N				3-217
Memory Driver		SN75325			100			3-230
Memory Driver with Decode Inputs		SN75324						3-222
		SN75450A		N		1 7		3-247
		SN75451A			Р			3-249
Dual Peripheral Drivers		SN75452		Р	Р			3-250
		SN75453	1.75		Р			3-251
그리고 하고 있다면 하는 것 같아 하는데 있다.		SN75454			Р			3-252
Diode Arrays	TID21A Series			N			F	3-264
OLTAGE REGULATOR						,		
Voltage Regulator		SN72400		N		L		3-270
OMMUNICATIONS CIRCUITS						477		
Logarithmic Amplifiers	SN56502	SN76502	J	N				3-277
Balanced Mixers	SN56514	SN76514	J	N		Ĺ	137	3-284
ONSUMER CIRCUITS								
Consumer Circuits Summary								3-289
Stereo Demodulator	The state of the s	SN76110	1,000 and 100	N	17.00		7 . 7 . 7	3-290

<sup>\*</sup>For outline drawings of all packages, see Section 1.

-SEE ORDERING INSTRUCTIONS PAGE 1-1-

## **OPERATIONAL AMPLIFIER SELECTION GUIDE**

## Series 52

TYPE	SN52702	SN52709	SN52741	SN52747	SN52748	SN52770	SN52771	SN52558	SN52101A	SN52107	
FEATURES	Wide BW, General Purpose	General Purpose	Internally Compensated Gen. Pur.	Dual SN52741	Extended BW, Gen. Pur.	Super β	Super β	Dual 741 in 8-pin Package	Precision Op Amp	Compensated	UNIT
Input Offset Voltage, Max	5	5	5	5	5	4	4	5	2	2	mV
Input Offset Current, Max	500	200	200	200	200	2	2	200	10	10	nΑ
Temperature Coefficient of Input Offset Voltage, Typ	10	6	7	7	7	10	10	7	3	3	μV/°C
Input Bias Current, Max	10,000	500	500	500	500	15	15	500	75	75	nΑ
Voltage Amplification, Min	1.4	25	50	50	50	50	50	50	50	50	V/mV
Slew Rate at Unity Gain, Typ	1.7	0.3	0.5	0.5	0.5	2.5	2.5	0.5	0.5	0.5	V/µs
Unity-Gain Bandwidth, Typ	30	5	1	1	1	1.3	1.3	1	1	1	MHz
		47									
Min Supply Voltage	+6, -3	±9	±5	±5	. ±5	±3	±3	±5	±3	±3	V
Max Supply Voltage	+14, -7	±18	±22	±22	±22	±22	±22	±22	±22	±22	V
Input Voltage Range, Min	0.5 to -4	±8	±12	±12	±12	±12	±12	±12	±15	±15	V
Differential Input Voltage Rating	±5	±5	±30	±30	±30	±30	±30	±30	±30	±30	V
											Angelone s
Internal Compensation	No	No	Yes	Yes	No	No	Yes	Yes	No	Yes	
Offset Adjust	No	No	Yes	Yes	Yes	Yes	Yes	No	Yes	Yes	
Input Protection	No	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	
Output Protection	No	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	1

## Series 72

TYPE	SN72702	SN72709	SN72741	SN72747	SN72748	SN72770	SN72771	SN72558	SN72301A	SN72307	1.502
FEATURES	Wide BW, General Purpose	General Purpose	Internally Compensated, Gen. Pur.	Dual SN72741	Extended BW, Gen. Pur.	Super β	Super β	Dual 741 in 8-pin Package	Precision Op Amp		UNI
Input Offset Voltage, Max	5	7.5	1 6	6	6	10	10	6	7.5	7.5	mV
Input Offset Current, Max	500	500	200	200	200	10	10	200	50	50	nA
Temperature Coefficient of Input Offset Voltage, Typ	5	6	7	7	7	10	10	7	6	6	μV/°
Input Bias Current, Max	15,000	1500	500	500	500	30	30	500	250	250	nA
Voltage Amplification, Min	32.1.	15	20	20	20	35	35	20	25	25	V/m\
Slew Rate at Unity Gain, Typ	1.7	0.3	0.5	0.5	0.5	2.5	2.5	0.5	0.5	0.5	V/μ <u>s</u>
Unity-Gain Bandwidth, Typ	30	5	1	1	1	1.3	1.3	1	1	1	MHz
				31. 1. 4.5				argana.			
Min Supply Voltage	+6, -3	±9	±5	±5	±5	±3	±3	±5	±3	±3	V
Max Supply Voltage	+14, -7	±18	±18	±18	±18	±18	±18	±18	±18	±18	V
Input Voltage Range, Min	0.5 to -4	±8	±12	±12	±12	±11	±11	±12	±12	±12	٧
Differential Input Voltage Rating	±5	±5	±30	±30	±30	±30	±30	±30	±30	±30	v
Internal Compensation	No	No	Yes	Yes	No	No	Yes	Yes	l No	Yes	
Offset Adjust	No No	No	Yes	Yes	Yes	Yes	Yes	No No	Yes	Yes	
Input Protection	No	No	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	ł
			Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	
Output Protection	No	No	res	1 68	res	res	res	res	, es	1 68	

## LINEAR INTEGRATED CIRCUITS

## CIRCUIT TYPES SN52101A, SN72301A HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

- Low Input Currents
- Low Input Offset Parameters
- Frequency and Transient Response Characteristics Adjustable
- Short-Circuit Protection
- Offset-Voltage Null Capability
- Designed to be Interchangeable with National Semiconductor LM101A and LM301A
- No Latch-Up
- Large Common-Mode and Differential Voltage Ranges
- Same Pin Assignments as SN52709 and SN72709

## description


The SN52101A and SN727301A are high-performance operational amplifiers, featuring very low input bias current and input offset voltage and current to improve the accuracy of high-impedance circuits using these devices.

The high common-mode input voltage range and the absence of latch-up make the SN52101A and SN72301A ideal for voltage-follower applications. The devices are protected to withstand short-circuits at the output. The external compensation of the SN52101A and the SN72301A allows the changing of the frequency response (when the closed-loop gain is greater than unity) for applications requiring wider bandwidth or higher slew rate.

A potentiometer may be connected between the offset-null inputs (N1 and N2), as shown in Figure 8, to null out the offset voltage.

The SN52101A is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C; the SN72301A is characterized for operation from 0°C to 70°C.

## terminal assignments



NC-No internal connection

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN52101A	SN72301A	UNIT
Supply voltage V <sub>CC+</sub> (see Note 1)	The second of th	22	18	V
Supply voltage V <sub>CC</sub> — (see Note 1)		-22	-18	٧
Differential input voltage (see Note 2)		±30	±30	٧
Input voltage (either input, see Notes 1 and 3)		±15	±15	V
Voltage between either offset null terminal (N1/N2) and V <sub>CC</sub> -	-0.5 to 2	-0.5 to 2	V	
Duration of output short-circuit (see Note 4)		unlimited	unlimited	
Continuous total power dissipation at (or below) 55°C free-air temperature	re (see Note 5)	500	500	mW
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1/16 inch from case for 60 seconds	J, L, or Z Package	300	300	°C
Lead temperature 1/16 inch from case for 10 seconds	N or P Package	260	260	°C

NOTES: 1. All voltage values, unless otherwise noted, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.

- 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
- 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
- 4. The output may be shorted to ground or either power supply. For the SN52101A only, the unlimited duration of the short-circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.
- 5. For operation above  $55^\circ$ C free-air temperature, refer to Dissipation Derating Curve, Figure 1.

## CIRCUIT TYPES SN52101A, SN72301A HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

## voltages specified

Throughout this data sheet, supply voltages are specified either as a range or as a specific value. A positive voltage within the specified range (or of the specified value) is applied to  $V_{CC-}$ , and an equal negative voltage is applied to  $V_{CC-}$ .

## electrical characteristics at specified free-air temperature (see note 6)

					SN52101A	4	S	N72301	4		
	PARAMETER	TEST COND	HIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
V	lands offer value	Rs = 50 kΩ	25°C		0.6	2		2.0	7.5	mV	
V <sub>IO</sub>	Input offset voltage	nS - 50 K32	Full range			3			10	mv	
°VIO	Average temperature coefficient of input offset voltage		Full range		3	15		6	30	μV/°C	
	1	Living to the	25°C		1.5	10		3	50	^	
10	Input offset current		Full range			20			70	nA	
		$T_A = -55^{\circ} \text{C to } 25^{\circ} \text{C}$			0.02	0.2					
	Average temperature coefficient	T <sub>A</sub> = 25°C t	to 125°C		0.01	0.1	-			1 °C	
žIIO	of input offset current	$T_A = 0^{\circ}C \text{ to } 25^{\circ}C$						0.02	0.6	nA/°C	
			$T_A = 25^{\circ} \text{C to } 70^{\circ} \text{C}$				1	0.01	0.3		
			25°C		30	75		70	250		
IB .			Full range			100			300	nA	
/1	Input voltage range	See Note 7	Full range	±15			±12			V	
		V <sub>CC±</sub> = ±15 V,	25°C	. 24	28		24	28	***************************************		
	Maximum peak-to-peak	R <sub>L</sub> = 10 kΩ	Full range	24	10.00		24				
OPP	output voltage swing	V <sub>CC±</sub> = ±15 V,	25°C	20	26		20	26		V	
		R <sub>L</sub> = 2 kΩ	Full range	20			20				
ÁVD	Large-signal differential	$V_{CC\pm} = \pm 15 \text{ V},$ $V_{CC\pm} = \pm 10 \text{ V},$	25° C	50,000	200,000		25,000	200,00	0		
שער	voltage amplification	$R_L \ge 2 k\Omega$	Full range	25,000			15,000			1	
1	Input resistance		25°C	1.5	4		0.5	2		MΩ	
CMRR	Common-mode rejection ratio	Rs = 50 kΩ	25°C	80	98		70	90		dB	
JWIKK	Common-mode rejection ratio	HS = 50 K77	Full range	80			70			aв	
		Rs = 50 kΩ	25°C	80	98		70	96		dB	
7ACC\7A10	V <sub>CC</sub> /ΔV <sub>IO</sub> Power supply rejection ratio		Full range	80			70			uБ	
cc	Supply current	No load, No signal,	25°C	All Days	1.8	3	v jedni	1.8	3	mA	
	The state of the s	See Note 7	125°C		1.2	2.5				mA	

<sup>†</sup>All characteristics are specified under open-loop operation. Full range for SN52101A is -55°C to 125°C and for SN72301A is 0°C to 70°C.

For ordering instructions and mechanical data, see the SN52741/SN72741 data sheet dated November 1970.

NOTES: 6. Unless otherwise noted,  $V_{CC\pm}$  =  $\pm 5$  V to  $\pm 20$  V for SN52101A and  $V_{CC\pm}$  =  $\pm 5$  V to  $\pm 15$  V for SN72301A. All typical values are at  $V_{CC\pm}$  =  $\pm 15$  V.

<sup>7.</sup> For SN52101A,  $V_{CC\pm}$  = ±20 V. For SN72301A,  $V_{CC\pm}$  = ±15 V.

## CIRCUIT TYPES SN52101A, SN72301A HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

## **DEFINITION OF TERMS**

Input Offset Voltage (V<sub>IO</sub>) The d<sub>c</sub> voltage which must be applied between the input terminals to force the quiescent d<sub>c</sub> output voltage to zero. The input offset voltage may also be defined for the case where two equal resistances (R<sub>S</sub>) are inserted in series with the input leads.

Average Temperature Coefficient of Input Offset Voltage (ανιο) The ratio of the change in input offset voltage to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{VIO} = \left| \frac{(V_{IO} @ T_{A(1)}) - (V_{IO} @ T_{A(2)})}{T_{A(1)} - T_{A(2)}} \right| \quad \text{where } T_{A(1)} \text{ and } T_{A(2)} \text{ are the specified temperature extremes.}$$

Input Offset Current (I<sub>IO</sub>) The difference between the currents into the two input terminals with the output at zero volts.

Average Temperature Coefficient Of Input Offset Current ( $\alpha_{IIO}$ ) The ratio of the change in input offset current to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{\text{IIO}} = \left| \frac{(I_{\text{IO}} \otimes T_{\text{A}(1)}) - (I_{\text{IO}} \otimes T_{\text{A}(2)})}{T_{\text{A}(1)} - T_{\text{A}(2)}} \right| \quad \text{where } T_{\text{A}(1)} \text{ and } T_{\text{A}(2)} \text{ are the specified temperature extremes.}$$

Input Bias Current (IIB) The average of the currents into the two input terminals with the output at zero volts.

Input Voltage Range (V<sub>I</sub>) The range of voltage which, if exceeded at either input terminal, will cause the amplifier to cease functioning properly.

Maximum Peak-to-Peak Output Voltage Swing (VOPP). The maximum peak-to-peak output voltage which can be obtained without waveform clipping when the quiescent d-c output voltage is zero.

Large-Signal Differential Voltage Amplification (AVD) The ratio of the peak-to-peak output voltage swing to the change in differential input voltage required to drive the output.

Input Resistance (rj) The resistance between the input terminals with either input grounded.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

Supply Voltage Rejection Ratio ( $\Delta V_{CC}/\Delta V_{IO}$ ) The ratio of the change in power supply voltages to the change in input offset voltage. For these devices, both supply voltages are varied symmetrically.

## THERMAL INFORMATION






FIGURE 1

## CIRCUIT TYPES SN52101A, SN72301A HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS


## TYPICAL CHARACTERISTICS




INPUT BIAS CURRENT




MAXIMUM PEAK-TO-PEAK **OUTPUT VOLTAGE (WITH** SINGLE-POLE COMPENSATION)




OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL **VOLTAGE AMPLIFICATION** 




OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL **VOLTAGE AMPLIFICATION** 



VOLTAGE-FOLLOWER



## TYPICAL APPLICATION DATA



$$\frac{V_0}{V_1} = -\frac{R2}{R1}$$

$$C_C \geqslant \frac{R1 \cdot 30 \text{ pl}}{R1 + R2}$$

FIGURE 8 - INVERTING CIRCUIT WITH ADJUSTABLE GAIN. SINGLE-POLE COMPENSATION, AND OFFSET ADJUSTMENT

II cannot assume any responsibility for any circuits shown

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT

or represent that they are free from patent infringement.

## LINEAR INTEGRATED CIRCUITS

## CIRCUIT TYPES SN52107, SN72307 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

- Low Input Currents
- No Frequency Compensation Required
- Offset-Voltage Null Capability
- Low Input Offset Parameters
- Designed to be Interchangeable with National Semiconductor LM107 and LM307
- Short-Circuit Protection
- No Latch-Up
- Large Common-Mode and Differential Voltage Ranges
- Same Pin Assignments as SN52741 and SN72741


## description

The SN52107 and SN72307 are high-performance operational amplifiers, featuring very low input bias current and input offset voltage and current to improve the accuracy of high-impedance circuits using these devices.

The high common-mode input voltage range and the absence of latch-up make the SN52107 and SN72307 ideal for voltage-follower applications. The devices are short-circuit protected and the internal frequency compensation ensures stability without external components. A low-value potentiometer may be connected between the offset-null inputs, as shown in Figure 2, to null out the offset voltage.

The SN52107 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C; the SN72307 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

## terminal assignments



NC-No internal connection

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN52107	SN72307	UNIT	
Supply voltage V <sub>CC+</sub> (see Note 1)		22	18	٧	
Supply voltage V <sub>CC</sub> — (see Note 1)		-22	-18	٧	
Differential input voltage (see Note 2)		±30			
Input voltage (either input, see Notes 1 and 3)		±15	±15	V	
Voltage between either offset null terminal (N1/N2) and V <sub>CC</sub>		±0.5	±0.5	V	
Duration of output short-circuit (see Note 4)		unlimited			
Continuous total dissipation at (or below) 55°C free-air temperatu	ire (see Note 5)	500	500	mW	
Operating free-air temperature range		-55 to 125	0 to 70	°C	
Storage temperature range		-65 to 150	-65 to 150	°C	
Lead temperature 1/16 inch from case for 60 seconds	J, L, or Z Package	300	300	°C	
Lead temperature 1/16 inch from case for 10 seconds	N or P Package	260	260	°C	

- NOTES: 1. All voltage values, unless otherwise noted, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.
  - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
  - 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
  - 4. The output may be shorted to ground or either power supply. For the SN52107 only, the unlimited duration of the short-circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.
  - 5. For operation above 55° C free-air temperature, refer to Dissipation Derating Curve, Figure 1.

## CIRCUIT TYPES SN52107, SN72307 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

## voltages specified

Throughout this data sheet, supply voltages are specified either as a range or as a specific value. A positive voltage within the specified range (or of the specified value) is applied to  $V_{CC-}$ , and an equal negative voltage is applied to  $V_{CC-}$ .

## electrical characteristics at specified free-air temperature (see note 6)

	DADAMETED	TEST SOND	TEST CONDITIONS†		SN52107	44.1		SN72307	1.	UNIT
	PARAMETER	LEST CONDI	TIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	1	D - 501.0	25°C		0.6	2		2	7.5	mV
VIO	Input offset voltage	$R_S = 50 \text{ k}\Omega$	Full range			3	14		10	mv
<sup>α</sup> VIO	Average temperature coefficient of input offset voltage	* * * * * * *	Full range		3	15		6	30	μV/°C
			25°C		1.5	10		3	50	
10	Input offset current		Full range			20			70	nA
		T <sub>A</sub> = -55°C	to 25°C		0.02	0.2				
	Average temperature coefficient	T <sub>A</sub> = 25°C			0.01	0.1			100	nA/°C
OII	of input offset current	T <sub>A</sub> = 0°C to 25°C						0.02	0.6	nA/ C
		T <sub>A</sub> = 25°C to 70°C						0.01	0.3	
L	1		25°C	1	30	75		70	250	nΑ
IB			Full range			100	. 7 %		300	] IIA .
V <sub>I</sub>	Input voltage range	See Note 7	Full range	±15			±12			٧
	Maximum peak-to-peak	$V_{CC\pm} = \pm 15 \text{ V},$	25°C	24	28		24	28		
		Maximum peak-to-peak	R <sub>L</sub> = 10 kΩ	Full range	24			24		
VOPP	output voltage swing	$V_{CC\pm} = \pm 15 \text{ V},$	25° C	20	26		20	26		
		R <sub>L</sub> = 2 kΩ	Full range	20			20	9.70		
Δ	Large-signal differential	$V_{CC\pm} = \pm 15 \text{ V},$ $V_{O} = \pm 10 \text{ V},$	25° C	50,000	200,000	100	25,000	200,000		
AVD	voltage amplification	R <sub>L</sub> ≥ 2 kΩ	Full range	25,000			15,000		1 13	
ri .	Input resistance		25°C	1.5	4		0.5	2		MΩ
CMRR	Common-mode rejection ratio	$R_S = 50 \text{ k}\Omega$	25°C	80	98		70	90		dB
CIVITA	Common-mode rejection ratio	HS - 50 K32	Full range	80		1 11 1	70	1.00	. N. 27	ub
۸۷مم/۸۷۰۵	Power supply rejection ratio	R <sub>S</sub> = 50 kΩ	25°C	80	98		70	96		dB
7 A CC/7 A 10	V <sub>CC</sub> /ΔV <sub>IO</sub> Power supply rejection ratio		Full range	80		A strong	70	. Programme and the second	4	UD.
laa	Supply current	No load, No signal,	25°C	1. 12 g (4) 1. 12 g (4) 1. 12 g (4)	1.8	3,		1.8	3	mA
lcc	ouppry current	See Note 7	125°C		1.2	2.5		- 11		

<sup>&</sup>lt;sup>†</sup> All characteristics are specified under open-loop operation. Full range for SN52107 is -55°C to 125°C and for SN72307 is 0°C to 70°C.

For ordering instructions and mechanical data, see the SN52741/SN72741 data sheet dated November 1970.

NOTES: 6. Unless otherwise noted  $V_{CC\pm}$  = ±5 V to ±20 V for SN52107 and  $V_{CC\pm}$  = ±5 V to ±15 V for SN72307. All typical values are at  $V_{CC\pm}$  = ±15 V.

<sup>7.</sup> For SN52107,  $V_{CC\pm}$  = ±20 V. For SN72307,  $V_{CC\pm}$  = ±15 V.

## CIRCUIT TYPES SN52107, SN72307 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

## **DEFINITION OF TERMS**

Input Offset Voltage (V<sub>IO</sub>) The d-c voltage which must be applied between the input terminals to force the quiescent d-c output voltage to zero. The input offset voltage may also be defined for the case where two equal resistances (R<sub>S</sub>) are inserted in series with the input leads.

Average Temperature Coefficient of Input Offset Voltage ( $\alpha_{V|O}$ ) The ratio of the change in input offset voltage to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{VIO} = \left| \frac{(V_{IO} @ T_{A(1)}) - (V_{IO} @ T_{A(2)})}{T_{A(1)} - T_{A(2)}} \right| \text{ where } T_{A(1)} \text{ and } T_{A(2)} \text{ are the specified temperature extremes.}$$

Input Offset Current (I<sub>IO</sub>) The difference between the currents into the two input terminals with the output at zero volts.

Average Temperature Coefficient Of Input Offset Current ( $\alpha_{IIO}$ ) The ratio of the change in input offset current to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{IIO} = \left| \frac{(I_{IO} \circledcirc T_{A(1)}) - (I_{IO} \circledcirc T_{A(2)})}{T_{A(1)} - T_{A(2)}} \right| \quad \text{where } T_{A(1)} \text{ and } T_{A(2)} \text{ are the specified temperature extremes.}$$

Input Bias Current (IIB) The average of the currents into the two input terminals with the output at zero volts.

Input Voltage Range ( $V_{\parallel}$ ) The range of voltage which, if exceeded at either input terminal, will cause the amplifier to cease functioning properly.

Maximum Peak-to-Peak Output Voltage Swing (VOPP) The maximum peak-to-peak output voltage which can be obtained without waveform clipping when the quiescent d-c output voltage is zero.


Large-Signal Differential Voltage Amplification (AVD) The ratio of the peak-to-peak output voltage swing to the change in differential input voltage required to drive the output.

Input Resistance (rj) The resistance between the input terminals with either input grounded.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

Supply Voltage Rejection Ratio ( $\Delta V_{CC}/\Delta V_{IO}$ ) The ratio of the change in power supply voltages to the change in input offset voltage. For these devices, both supply voltages are varied symmetrically.

## THERMAL INFORMATION



## TYPICAL APPLICATION DATA





FIGURE 2-INPUT OFFSET VOLTAGE NULL CIRCUIT

## CIRCUIT TYPES SN52107, SN72307 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

## TYPICAL CHARACTERISTICS

INPUT OFFSET CURRENT vs
FREE-AIR TEMPERATURE



MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs

FREQUENCY




FIGURE 5

OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION




FIGURE 7

‡ Data for supply voltages greater than 15 V is applicable to SN52107 circuits only.

## INPUT BIAS CURRENT vs

FREE-AIR TEMPERATURE





FIGURE 4



OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION

FIGURE 6




FIGURE 8

PRINTED IN U.S.A

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUC

## 2

## LINEAR INTEGRATED CIRCUITS

## CIRCUIT TYPES SN52558, SN72558 DUAL HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

- Short-Circuit Protection
- Large Common-Mode and Differential Voltage Ranges
- No Frequency Compensation Required
- Low Power Consumption
- No Latch-up
- Designed to be Interchangeable with Motorola MC1558/MC1458 and Signetics S5558/N5558


## description

The SN52558 and SN72558 are dual high-performance operational amplifiers with each half electrically similar to SN52741/SN72741 except that offset null capability is not provided.


The high common-mode input voltage range and the absence of latch-up make these amplifiers ideal for voltage-follower applications. The devices are short-circuit protected and the internal frequency compensation ensures stability without external components.

The SN52558 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN72558 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

#### L PLUG-IN PACKAGE (TOP VIEW)



## P DUAL-IN-LINE PACKAGE (TOP VIEW)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

마음 사람이 되면 살아보니 하는 사람이 가는 얼마를 가는 사람들이 되었다.	100	SN52558	SN72558	UNIT	
Supply voltage V <sub>CC+</sub> (see Note 1)		22	18	V	
Supply voltage V <sub>CC</sub> — (see Note 1)		-22	-18	٧	
Differential input voltage (see Note 2)		±30	±30	٧	
Input voltage (either input, see Notes 1 and 3)		±15	± 15	٧	
Duration of output short-circuit (see Note 4)		unlimited	unlimited		
Continuous total dissipation at (or below) 70°C	Each amplifier	500	500	T	
free-air temperature range (see Note 5)	Total package	680	680	mW	
Operating free-air temperature range		-55 to 125	0 to 70	°C	
Storage temperature range		-65 to 150	-65 to 150	°C	
Lead temperature 1/16 inch from case for 60 seconds	L Package	300	300	°c	
Lead temperature 1/16 inch from case for 10 seconds	P Package	260	260	°C	

- NOTES: 1. All voltage values, unless otherwise noted, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.
  - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
  - 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
  - 4. The output may be shorted to ground or either power supply. For the SN52558 only, the unlimited duration of the short-circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.
  - 5. For operation of SN52558 above 70°C free-air temperature, refer to Dissipation Derating Curve, Figure 1.

electrical characteristics at specified free-air temperature, V<sub>CC+</sub> = 15 V, V<sub>CC-</sub> = -15 V

PARAMETER		TEST CONDITIONS†		SN52558		SN72558		UNIT		
				MIN	TYP	MAX	MIN	MIN TYP MAX		
V <sub>IO</sub> Inc	Input offset voltage	R <sub>S</sub> ≤ 10 kΩ	25°C	1	1	5		1	6	mv
V10	mput offset voltage	115 4 10 K32	Full range			6		14 . 1 77	7.5	1111
lio	Input offset current		25°C		20	200		20	200	nA
Input offset current		Full range			500			300		
l <sub>IB</sub>	Input bias current		25°,C		80	500	1	80	500	nA.
'1B	Imput bias current		Full range			1500		100	800	
$v_1$	Input voltage range		25° C	±12	±13		±12	±13		V
• 1	Impat voltage range		Full range	±12		<u> </u>	±12	1000		
		R <sub>L</sub> = 10 kΩ	25° C	24	28		24	28		
VOPP	Maximum peak-to-peak	R <sub>L</sub> ≥ 10 kΩ	Full range	24			24			V
VOPP	output voltage swing	R <sub>L</sub> = 2 kΩ	25°C <sup>₫</sup>	20	26		20	26		] *
		R <sub>L</sub> ≥ 2 kΩ	Full range	20			20			
A	Large-signal differential	$R_L \ge 2 k\Omega$ ,	25°C	50,000	200,000		20,000	200,000	1117	
AVD	voltage amplification	V <sub>O</sub> = ± 10 V	Full range	25,000			15,000			1
Maximum-output-swing  BOM bandwidth (closed-loop)	$R_L = 2 k\Omega$ , $V_O \ge \pm 10 V$ , $A_{VD} = 1$ ,	25°C		14			14		kHz	
	bullawia (closed-loop)	THD ≤ 5%							1.	
В1	Unity-gain bandwidth		25°C		1			1		MHz
φm	Phase margin	AVD = 1	25°C	3 19	65°			65°		4
Am	Gain margin		25°C		11			11		dB
r <sub>i</sub>	Input resistance	481	25°C	0.3	2		0.3	2		MΩ
r <sub>o</sub>	Output resistance	V <sub>O</sub> = 0, See Note 5	25°C		75	. W		75		Ω
C <sub>i</sub>	Input capacitance		25°C	1 1	1.4			1.4	1 4.5	pF
<sup>z</sup> ic	Common-mode input impedance	f = 20 Hz	25°C		200			200		МΩ
	Common-mode rejection ratio	D < 401.0	25°C	70	90		70	90		1
CMRR		R <sub>S</sub> ≤ 10 kΩ	Full range	70	5-		70			dB
		1	25°C	1.	30	150		30	150	1
AVIO/AVCC	Power supply sensitivity	R <sub>S</sub> ≤ 10 kΩ	Full range		<u> </u>	150			150	μV/V
e <sub>n</sub>	Equivalent input noise voltage (closed-loop)	A <sub>VD</sub> =100, R <sub>S</sub> = 0, f = 1 kHz, BW = 1 Hz	25°C		45			45		nV/√Hz
los	Short-circuit output current		25°C		±25	±40		±25	±40	mA
	Supply current (Both amplifiers)	No load,	25°C		3.4	5.6	1000	3.4	5.6	T .
<sup>l</sup> cc		No signal	Full range		1111	6.6	2 - 12 13	Tyn B	6.6	mA
	Total power dissipation	No load,	25°C	<b>+</b>	100	170		100	170	mW
PD	(Both amplifiers)	and appropriate the state of th	Full range	1		200		146 14.	200	
V <sub>01</sub> /V <sub>02</sub>	Channel separation		25°C	1	120			120	7.0	dB

<sup>†</sup>All characteristics are specified under open-loop operation, unless otherwise noted. Full range for SN52558 is -55°C to 125°C and for SN72558 is 0°C to 70°C.

NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

## operating characteristics, $V_{CC+} = 15 \text{ V}$ , $V_{CC-} = -15 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

		TEST CONDITIONS	SN52558	SN72558	UNIT
-1	PARAMETER	TEST CONDITIONS	MIN TYP MAX	MIN TYP MAX	
	t <sub>r</sub> Rise time	$V_I = 20 \text{ mV}, R_L = 2 \text{ k}\Omega,$	0.3	0.3	μs
	Overshoot	CL = 100 pF, See Figure 2	5%	5%	
	SR Slew rate at unity gain	$V_{\parallel} = 10 \text{ V},  R_{\perp} = 2 \text{ k}\Omega,$ $C_{\perp} = 100 \text{ pF}, \text{ See Figure 2}$	0.5	0.5	V/μs

For mechanical data and ordering instructions, see the SN52741/SN72741 data sheet dated November 1970.

## **DEFINITION OF TERMS**

Input Offset Voltage (V<sub>IO</sub>) The d-c voltage which must be applied between the input terminals to force the quiescent d-c output voltage to zero. The input offset voltage may also be defined for the case where two equal resistances (R<sub>S</sub>) are inserted in series with the input leads.

Input Offset Current (I<sub>IO</sub>) The difference between the currents into the two input terminals with the output at zero volts.

Input Bias Current (IIB) The average of the currents into the two input terminals with the output at zero volts.

Input Voltage Range (V<sub>I</sub>) The range of voltage which if exceeded at either input terminal will cause the amplifier to cease functioning properly.

Maximum Peak-to-Peak Output Voltage Swing (VOPP) The maximum peak-to-peak output voltage which can be obtained without waveform clipping when the quiescent d-c output voltage is zero.

Large-Signal Differential Voltage Amplification (AVD) The ratio of the peak-to-peak output voltage swing to the change in differential input voltage required to drive the output.

Maximum-Output-Swing Bandwidth (BOM) The range of frequencies within which the maximum output voltage swing is above a specified value.

Unity-Gain Bandwidth (B1) The range of frequencies within which the voltage amplification is greater than unity.

Phase Margin ( $\phi_{\rm m}$ ) A figure equal to 180° minus the absolute value of the phase shift measured around the loop at that frequency at which the magnitude of the loop gain is unity.

Gain Margin  $(A_m)$  The reciprocal of the differential voltage amplification at that frequency where the absolute value of the phase shift measured around the loop is  $180^{\circ}$ .

Input Resistance (ri) The resistance between the input terminals with either input grounded.

Output Resistance (r<sub>0</sub>) The resistance between the output terminal and ground.

Input Capacitance (Ci) The capacitance between the input terminals with either input grounded.

Common-Mode Input Impedance (z<sub>ic</sub>) The parallel sum of the small-signal impedances between each input terminal and ground.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

Power Supply Sensitivity ( $\Delta V_{IO}/\Delta V_{CC}$ ) The ratio of the change in input offset voltage to the change in supply voltages producing it. For these devices, both supply voltages are varied symmetrically.

Short-Circuit Output Current (IOS) The maximum output current available from the amplifier with the output shorted to ground or to either supply.


Total Power Dissipation (PD) The total d-c power supplied to the device less any power delivered from the device to a load. At no load:  $P_D = V_{CC+} \cdot I_{CC+} + V_{CC-} \cdot I_{CC-}$ .

Rise Time (t<sub>r</sub>) The time required for an output voltage step to change from 10% to 90% of its final value.


Overshoot The quotient of: (1) the largest deviation of the output signal value from its steady-state value after a step-function change of the input signal, and (2) the difference between the output signal values in the steady state before and after the step-function change of the input signal.

Slew Rate (SR) The average time rate of change of the closed-loop amplifier output voltage for a step-signal input. Slew rate is measured between specified output levels (0 and 10 volts for this device) with feedback adjusted for unity gain.

schematic (each amplifier)



## THERMAL INFORMATION



## PARAMETER MEASUREMENT INFORMATION




FIGURE 2-RISE TIME, OVERSHOOT, AND SLEW RATE

## TYPICAL CHARACTERISTICS




FIGURE 10

PRINTED IN U.S.A.

FIGURE 9

Il cannot assume any responsibility for any circuits shown

or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE. TEXAS INSTRUMENTS

FIGURE 11

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

## LINEAR INTEGRATED CIRCUITS

## CIRCUIT TYPES SN52702A, SN52702, SN72702 GENERAL-PURPOSE OPERATIONAL AMPLIFIERS


## SN52702A features

- Open-Loop Voltage Amplification . . . 3600 Typ
- Designed to be Interchangeable With Fairchild µA702A
- CMRR . . . 100 dB Typ

## description

The SN52702A, SN52702 and SN72702 circuits are high-gain, wideband operational amplifiers, each having differential inputs and single-ended emitter-follower outputs. Provisions are incorporated within the circuit whereby external components may be used to compensate the amplifier for stable operation under various feedback or load conditions. Component matching, inherent in silicon monolithic circuit-fabrication techniques, produces an amplifier


#### schematic



with low-drift and low-offset characteristics. The SN52702A is an improved version of the SN52702. These amplifiers are particularly useful for applications requiring transfer or generation of linear and non-linear functions up to a frequency of 30 MHz.

The SN52702A and SN52702 circuits are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN72702 circuit is characterized for operation over the temperature range of  $0^{\circ}$ C to  $70^{\circ}$ C.

## terminal assignments



NC-No internal connection

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN52702A, SN52702	SN72702	UNIT
Supply voltage VCC+ (see Note 1)		14	14	V
Supply voltage VCC— (see Note 1)		-7	-7	V
Differential input voltage (see Note 2)		±5	±5	V
Input voltage (either input, see Notes 1 and 3)		-6 to 1.5	-6 to 1.5	V
Peak output current (t <sub>W</sub> ≤ 1 S)			50	mA
Continuous total dissipation at (or below) 70°C free-air temperature (see Note 4)			300	mW
Operating free-air temperature range			0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1/16 inch from case for 60 seconds	L or S Package	300	300	°C
Lead temperature 1/16 inch from case for 10 seconds	N Package	260	260	°C

NOTES: 1. All voltage values, unless otherwise noted, are with respect to the network ground terminal.

2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.

The magnitude of the input voltage must never exceed the magnitude of the lesser of the two supply voltages.
 For operation of SN52702A and SN52702 above 70°C free-air temperature, refer to Dissipation Derating Curve, Figure 3.

TEXAS INSTRUMENTS

#### SN52702A

#### electrical characteristics at specified free-air temperature

							SN52	702A			
	PARAMETER	TES	T CONDITION	<b>l</b> S <sup>†</sup>		C+ = 1			:C+ = (		דומט
						C- = -			- = -	MAX	
				25°C	MIN	0.5	MAX 2	MIN	0.7	3	-
v <sub>IO</sub>	Input offset voltage	R <sub>S</sub> ≤ 2 kΩ		Full range		0.5	3		0.7	4	m∨
	Average temperature coefficient			-55°C to 25°C		2	10		3	15	
۷IO	of input offset voltage	R <sub>S</sub> = 50 Ω		25°C to 125°C		2.5	10		3.5	15	μV/°
				25°C		0.2	0,5		0.12	0.5	
10	Input offset current			−55°C		0.4	1.5		0.3	1.5	μA
				125°C		0.08	0.5		0.05	0.5	
αIIO	Average temperature coefficient			-55°C to 25°C		3	16		2		nA/°
4110	of input offset current			25°C to 125°C		1	5		0.7	4	
I <sub>IB</sub>	Input bias current			25°C		2			1.2	3.5	μΑ
'IB	input bias current		Barting Co.	-55°C		4.3	10		2.6	7.5	
V <sub>I</sub>	Input voltage range	Positive swing		25°C	0.5	. 1		0.5	1		l v
<u>"                                    </u>	input voitage range	Negative swing		25.0	-4	-5		-1.5	-2		
Barrier of		R <sub>L</sub> ≥ 100 kΩ		25°C	10	10.6		5	5.4	1.4	
VOPP	Maximum peak-to-peak	H  ≥ 100 K25		Full range	10			5		Suri L. Lagrage	lv
VOPP	output voltage swing	R <sub>L</sub> = 10 kΩ		25°C	7	8		3	4		
		R <sub>L</sub> ≥ 10 kΩ		Full range	7			3			
			V + E V	25°C	2500	3600	6000				
	Large-signal differential	R <sub>I</sub> ≥ 100 kΩ	$V_0 = \pm 5 V$	Full range	2000	G,	7000				]
AVD	voltage amplification	µ [ ≥ 100 K7;	V <sub>O</sub> = ± 2.5	25°C				600	900	1500	
			VO - ± 2.5	Full range				500		1750	
				25°C	16	40		22	67		kΩ
ri	Input resistance			Full range	6			8	1.4	5.50	1,30
ro	Output resistance	V <sub>O</sub> = 0,	See Note 3	25°C		200	500		300	700	Ω
CMRR	<u></u>	R <sub>S</sub> ≤ 2 kΩ		25°C	80	100		80	100		dB
CWITH	Common-mode rejection ratio	nS ≥ 2 K32		Full range	70			70			] "
	6	R <sub>S</sub> ≤ 2 kΩ		25° C		75			75		μ٧/
7 A 10/7 A	C Power supply sensitivity	ng = 2 ks2		Full range			200			200	1,00
		Yangan Maria		25°C		5	6.7		2.1	3,3	
lcc	Supply current	No load,	No signal	−55°C	1000	5	7.5		2,1	3.9	mA
				125°C		4.4	6.7		1.7	3.3	
				25°C		90	120		19	30	1
PD	Total power dissipation	No load,	No signal	−55°C		90	135		19	35	mW
	[편집] 이 그리는 이 아니는 아니다 아니다.			125°C	165.	80	120		15	30	

All characteristics are specified under open-loop operation. Full range for SN52702A is -55°C to 125°C.

OTE 3: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

#### SN52702

#### electrical characteristics at specified free-air temperature

							SN5	2702	1		
	PARAMETER	TES.	T CONDITIO	NS <sup>†</sup>		C+ = 1 C- = -			C+ = (		UNIT
				•	MIN	T.YP	MAX	MIN	TYP	MAX	
		2		25°C		2	5		2	5	1
V <sub>IO</sub>	Input offset voltage	R <sub>S</sub> ≤ 2 kΩ		Full range		. NAW	6			6	mV
	Average temperature coefficient	Rs = 50 Ω		–55°C to 25°C	1	10	1 100 100		10		μV/°C
αVIO	of input offset voltage	u2 = 20 75		25°C to 125°C		5			5		μV/ C
				25°C		0.5	2		0.3	2	
110	Input offset current			-55°C	Ţ-	1	3			3	μΑ
		100		125°C		0.2	3		.:	3	
	Average temperature coefficient			–55°C to 25°C		6	-		5		100
α110	of input offset current			25°C to 125°C	1	3			2		nA/°C
				25°C		4	10		2.5	7	
IB	Input bias current			-55°C		6.5	20	1.75		14	, μΑ
		Positive swing	*	25°C	0.5	1		0.5	1		v
V <sub>L</sub>	Input voltage range	Negative swing		25 C	-4	-5	1,000	-1.5	-2		\ \
	Maximum peak-to-peak	R <sub>L</sub> ≥ 100 kΩ			10	10.6		5	5.4		V
VOPP	output voltage swing	R <sub>L</sub> = 10 kΩ	1.1			8			4		] V
	A Commence of			25°C	1400	2600				4.7	
AVD	Large-signal differential	R <sub>L</sub> ≥ 100 kΩ	V <sub>O</sub> = ±5 V	Full range	1000						]
	voltage amplification		V <sub>O</sub> = ±2.5	V 25°C			100	380	700		1
			14.	25°C	8	25		12	40		
ri	Input resistance			Full range	3			4		. 68	kΩ
ró	Output resistance	V <sub>O</sub> = 0,	See Note 3	25°C		200	500		300	700	Ω
CMRR	Common-mode rejection ratio	R <sub>S</sub> ≤ 2 kΩ	17.7	25°C	70	80	·y	70	80		dB
Δνιο/Δνος	Power supply sensitivity	R <sub>S</sub> ≤ 2 kΩ		25°C	T	60	300	21 3,178	60	300	μV/V
lcc	Supply current	No load,	No signal	25°C	1	5	6.7	100	2.1	3.9	mA
PD	Total power dissipation	No load,	No signal	25°C	-	90	120		19	35	mW

<sup>†</sup>All characteristics are specified under open-loop operation. Full range for SN52702 is -55°C to 125°C.

NOTE 3: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

#### SN72702

### lectrical characteristics at specified free-air temperature, V<sub>CC+</sub> = 12 V, V<sub>CC-</sub> = -6 V

			T CONDITIONS	.+	S	N7270	2	UNIT
	PARAMETER	115	CONDITIONS	<b>)</b> '	MIN	TYP	MAX	UNIT
	6-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	D < 010	N. F. of Style April 1971	25°C		5	10	
V <sub>IO</sub>	Input offset voltage	$R_{S} \leq 2 k\Omega$		Full Range			15	mV
۵۷IO	Average temperature coefficient of input offset voltage	R <sub>S</sub> = 50 Ω		Full Range		5		μ <b>∨</b> /°C
1	Input offset current			25°C		0.5	5	μΑ
10	input offset current			Full Range	- 2		7.5	μΑ.
	Average temperature coefficient			0°C to 25°C	4	5		nA/°C
αΙΙΟ	of input offset current			25°C to 70°C		3	1,11	mA/ C
				25°C		4	15	
IB .	Input bias current			0°C		4.5	20	μΑ
		Positive swing		25°C	0.5	1		
VI	Input voltage range	Negative swing		7 25 C	-4	-5		\
VOPP	Maximum peak-to-peak output voltage swing	R <sub>L</sub> ≥ 100 kΩ		25° C	10	10.6		v
	Large-signal differential	2 . 40010		25°C	1000	2600		
AVD	voltage amplification	$R_L \ge 100  k\Omega$ ,	νO = ∓2 Λ	Full Range	800			
				25°C	6	25		1.0
ri	Input resistance			Full Range	3.5			kΩ
ro	Output resistance	V <sub>O</sub> = 0,	See Note 3	25°C		200	600	Ω
CMRR	Common-mode rejection ratio	$R_S \le 2 k\Omega$		25°C	65	80		dB
Δνιο/Δνοσ	Power supply sensitivity	$R_S \le 2 k\Omega$		25°C	- 10.51	60	300	μV/V
<sup>1</sup> CC	Supply current	No load,	No signal	25°C		5	7	mA
PD	Total power dissipation	No load,	No signal	25°C		90	125	mW.

All characteristics are specified under open-loop operation. Full range for SN72702 is 0°C to 70°C.
OTE 3: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

#### SN52702A, SN52702, SN72702

### perating characteristics V<sub>CC+</sub> = 12 V, V<sub>CC-</sub> = -6 V, T<sub>A</sub> = 25°C

1.4	PARAMETER	TEST	TEST CONDITIONS	A	UNIT		
	PARAMETER	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	0	1	V <sub>I</sub> = 10 mV, C <sub>L</sub> = 0		25	120	ns
τr	Rise time	2	V <sub>I</sub> = 1 mV		10	30	ns
	Overshoot	1	V <sub>I</sub> = 10 mV, C <sub>L</sub> = 100 pF		10%	50%	
	Overshoot	2	V <sub>I</sub> = 1 mV		20%	40%	
SR	Slew rate	1	V <sub>I</sub> = 6 V, C <sub>L</sub> = 100 pF		1.7		
on	Siew rate	2	V <sub>1</sub> = 100 mV		11		V/µs

#### PARAMETER MEASUREMENT INFORMATION






FIGURE 1-UNITY-GAIN AMPLIFIER



#### THERMAL INFORMATION



# TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

#### 3

### CIRCUIT TYPES SN52702A, SN52702, SN72702 GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

#### **DEFINITION OF TERMS**

Input Offset Voltage (V<sub>IO</sub>) The d-c voltage which must be applied between the input terminals to force the quiescent d-c output voltage to zero. The input offset voltage may also be defined for the case where two equal resistances (R<sub>S</sub>) are inserted in series with the input leads.

Average Temperature Coefficient of Input Offset Voltage ( $\alpha_{VIO}$ ) The ratio of the change in input offset voltage to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{VIO} = \left| \frac{(V_{IO} @ T_{A(1)}) - (V_{IO} @ T_{A(2)})}{T_{A(1)} - T_{A(2)}} \right|$$
 where  $T_{A(1)}$  and  $T_{A(2)}$  are the specified temperature extremes.

Input Offset Current (I<sub>1O</sub>) The difference between the currents into the two input terminals with the output at zero volts.

Average Temperature Coefficient Of Input Offset Current ( $\alpha_{IIO}$ ) The ratio of the change in input offset current to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{\text{IIO}} = \left| \frac{(I_{\text{IO}} \otimes T_{\text{A(1)}}) - (I_{\text{IO}} \otimes T_{\text{A(2)}})}{T_{\text{A(1)}} - T_{\text{A(2)}}} \right| \text{ where } T_{\text{A(1)}} \text{ and } T_{\text{A(2)}} \text{ are the specified temperature extremes.}$$

Input Bias Current (IIB) The average of the currents into the two input terminals with the output at zero volts.

Input Voltage Range (V<sub>I</sub>) The range of voltage which if exceeded at either input terminal will cause the amplifier to cease functioning properly.

Maximum Peak-to-Peak Output Voltage Swing (VOPP) The maximum peak-to-peak output voltage which can be obtained without waveform clipping when the quiescent d-c output voltage is zero.

Large-Signal Differential Voltage Amplification (AVD) The ratio of the peak-to-peak output voltage swing to the change in differential input voltage required to drive the output.

Input Resistance (ri) The resistance between the input terminals with either input grounded.

Output Resistance (r<sub>0</sub>) The resistance between the output terminal and ground.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

Power Supply Sensitivity ( $\Delta V_{1O}/\Delta V_{CC}$ ) The ratio of the change in input offset voltage to the change in supply voltages producing it. For these devices, both supply voltages are varied symmetrically.

Total Power Dissipation (PD) The total d-c power supplied to the device less any power delivered from the device to a load. At no load: PD = VCC+\*ICC+ + VCC-\*ICC-.

Rise Time (tr) The time required for an output voltage step to change from 10% to 90% of its final value.

Overshoot The quotient of: (1) the largest deviation of the output signal value from its steady-state value after a step-function change of the input signal, and (2) the difference between the output signal values in the steady state before and after the step-function change of the input signal.

Slew Rate (SR) The average time rate of change of the closed-loop amplifier output voltage for a step-signal input. Slew rate is measured between specified output levels (0 and 10 volts for this device) with feedback adjusted for unity gain.

#### TYPICAL CHARACTERISTICS





FIGURE 4










FIGURE 6




#### TYPICAL CHARACTERISTICS









Barthan Bartan Bart



LAG COMPENSATION CIRCUIT FOR FIGURES 8, 9, AND 10





#### TYPICAL CHARACTERISTICS




FIGURE 12




FIGURE 13




FIGURE 14






FIGURE 15





PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POS

## LINEAR INTEGRATED CIRCUITS

## CIRCUIT TYPES SN52709A, SN52709, SN72709 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

## SERIES 52/72 OPERATIONAL AMPLIFIERS featuring

schematic

- Common-Mode Input Range . . . ± 10 V Typical
- Designed to be Interchangeable with Fairchild μA709A, μA709, and μA709C
- Maximum Peak-to-Peak Output Voltage Swing . . . 28 V Typical with 15 V Supplies

#### description

These circuits are high-performance operational amplifiers, each having high-impedance differential inputs and a low-impedance output. Component with silicon monolithic matching, inherent circuit-fabrication techniques, produces an amplifier low-drift and low-offset characteristics. Provisions are incorporated within the circuit whereby external components may be used to compensate the amplifier for stable operation under various feedback or load conditions. These amplifiers are particularly useful for applications requiring transfer or generation of linear or nonlinear functions.


The SN52709A circuit features improved offset characteristics, reduced input-current requirements,

NORTHING STEEL STE

and lower power dissipation when compared to the SN52709 circuit. In addition, maximum values of the average temperature coefficients of offset voltage and current are guaranteed.

The SN52709A and SN52709 are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN72709 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### terminal assignments



NC-No internal connection

#### voltages specified

Throughout this data sheet, supply voltages are specified either as a range or as a specific value. A positive voltage within the specified range (or of the specified value) is applied to V<sub>CC+</sub>, and an equal negative voltage is applied to V<sub>CC+</sub>.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

\$ 150 A 100 A		SN52709A, SN52709	SN72709	UNIT
Supply voltage V <sub>CC+</sub> (see Note 1)		18	18	٧
Supply voltage V <sub>CC</sub> — (see Note 1)		-18	-18	V
Differential input voltage (see Note 2)		±5	±5	٧
Input voltage (either input, see Notes 1 and 3)		±10	±10	٧
Duration of output short-circuit (see Note 4)		5	5	S
Continuous total dissipation at (or below) 70°C free-air temperature (see Not	e 5)	300	300	mW
Operating free-air temperature range		-55 to 125	0 to 70	°c
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1/16 inch from case for 60 seconds	L or S Package	300	300	°c
Lead temperature 1/16 inch from case for 10 seconds	N or P Package	260	260	°C

NOTES: 1. All voltage values, unless otherwise noted, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between VCC+ and VCC-.

- 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
- 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 10 volts, whichever is less.
- 4. The output may be shorted to ground or either power supply.
- 5. For operation of SN52709A and SN52709 above 70°C free-air temperature, refer to Dissipation Derating Curve, Figure 1.

### electrical characteristics at specified free-air temperature, VCC± = ±9 V to ±15 V (unless otherwise noted)

	PARAMETER	TEC	T CONDITION	et		N52709	Α		SN5270	9	UNIT
	PARAMETER	153	CONDITION	131	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
Via	Input offset voltage	R <sub>S</sub> ≤ 10 kΩ		25°C		0.6	2		1	5	mV
VIO	input offset vortage	ng = 10 k22	. 4	Full range			3			6	m v
		R <sub>S</sub> = 50 Ω		Full range		1.8	10		3	1.12	
ανιο	Average temperature coefficient	D 4010		-55°C to 25°C		4.8	25		6		μV/°C
	of input offset voltage	R <sub>S</sub> = 10 kΩ		25°C to 125°C	- 1	2	15	7.7	6		
				25°C	<b>13</b> - 75 7	10	50	<b>9</b> ] - 5	50	200	
110	Input offset current			-55°C		40	250	11111	100	500	nA
	e is in father that is a second		Projekta krijinga h	125°C		3.5	50	W. 1 1	20	200	1
	Average temperature coefficient		of the Marine	-55°C to 25°C		0.45	2.8				. 0-
α110	of input offset current			25°C to 125°C		0.08	0.5				nA/°C
		1		25°C		0.1	0.2		0.2	0.5	13.5
IB	Input bias current			-55°C	1	0.3	0.6		0.5	1.5	μΑ
		1		25°C	±8	±10		±8	±10		18.35.5
VI	Input voltage range	V <sub>CC±</sub> = ±15 V		Full range	±8		,	±8	3,77		V
17 P. 24 B.	The state of the s		D > 101.0	25°C	24	28	-	24	28		
4-90%	Maximum peak-to-peak	V <sub>CC±</sub> = ±15 V,	R <sub>L</sub> ≥ 10 kΩ	Full range	24			24	JAY FWY		1
VOPP	output voltage swing	$V_{CC\pm} = \pm 15 V$	RL=ŽkΩ	25°C	20	26	ar Sawy S	20	26	Constant Con-	, v
		$V_{CC\pm} = \pm 15 \text{ V},$	R <sub>L</sub> ≥2kΩ	Full range	20			20			
100 N 10 100	Large-signal differential	V <sub>CC±</sub> = ±15 V,	$R_L \ge 2 k\Omega$ ,	25°C		45,000		0.000	45,000		
AVD	voltage amplification	V <sub>O</sub> = ±10 V		Full range	25,000	1000	70,000	25,000		70,000	7
2				25°C	350	750		150	400		
ri	Input resistance			-55°C	85	185		40	100		kΩ
ro	Output resistance	V <sub>O</sub> = 0,	See Note 6	25°C		150			150		Ω
Contract to the		1		25°C	80	. 110		70	90	1 2 2 3	
CMRR	Common-mode rejection ratio	R <sub>S</sub> ≤ 10 kΩ		Full range	80			70		4.9	dB
				25°C		40	100		25	150	T.,.,
ΔVIO/ΔVCC	Power supply sensitivity	R <sub>S</sub> ≤ 10 kΩ	17 (1.12), 14 (1.18). 1	Full range	11.11		100	100		150	μν/ν
				25°C		2.5	3.6	and the	2.6	5.5	
Icc	Supply current	V <sub>CC±</sub> = ±15 V,	No load,	-55°C	188.52	2.7	4.5				mA
		No signal		125°C		2,1	3				
			A regulation	25°C		75	108		78	165	100
PD	Total power dissipation	V <sub>CC±</sub> = ±15 V,	No load,	-55°C	100	81	135	2,370	1.0	Proget	mW
_		No signal		125°C		63	90		7.5 59	an ap en	

 $<sup>^\</sup>dagger$  All characteristics are specified under open-loop operation. Full range for SN52709A and SN52709 is  $-55^\circ$ C to 125 $^\circ$ C,

<sup>‡</sup>All typical values are at  $V_{CC\pm} = \pm 15 \text{ V}$ .

Note 6: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

#### electrical characteristics at specified free-air temperature (unless otherwise noted $V_{CC\pm} = \pm 15 \text{ V}$ )

	DADAMETED	TEST CONDITIONS	• Table 1		SN72709		UNIT
	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		$V_{CC\pm} = \pm 9 \text{ V to } \pm 15 \text{ V},$	25°C		2	7.5	
V <sub>IO</sub>	Input offset voltage	R <sub>S</sub> ≤ 10 kΩ	Full range			10	mV
			25°C		100	500	- ^
10	Input offset current	$V_{CC\pm} = \pm 9 \text{ V to } \pm 15 \text{ V}$	Full range			750	nA
			25°C		0.3	1.5	^
<sup>I</sup> IB	Input bias current	V <sub>CC±</sub> = ±9 V to ±15 V	Full range			2	μΑ
VI	Input voltage range		25°C	±8	±10		V
			25°C	24	28		
	Maximum peak-to-peak	R <sub>L</sub> ≥ 10 kΩ	Full range	24		Service pro	
VOPP	output voltage swing	R <sub>L</sub> = 2 kΩ	25°C	20	26		V
		R <sub>L</sub> ≥ 2 kΩ	Full range	20			23
	Large-signal differential		25°C	15,000	45,000	137 V 10	
AVD	voltage amplification	$R_L \le 2 k\Omega$ , $V_0 = \pm 10 V$	Full range	12,000			
			25°C	50	250		
ri	Input resistance		Full range	35			kΩ
r <sub>o</sub>	Output resistance	V <sub>O</sub> = 0, See Note 6	25°C		150		Ω
	Common-mode rejection ratio	$R_S \le 10 \text{ k}\Omega$	25°C	65	90		dB
Δν <sub>ΙΟ</sub> /Δν <sub>CC</sub>	Power supply sensitivity	R <sub>S</sub> ≤ 10 kΩ	25°C		25	200	μV/V
PD	Total power dissipation	No load, No signal	25°C		80	200	mW

<sup>&</sup>lt;sup>†</sup>All characteristics are specified under open-loop operation. Full range for SN72709 is 0°C to 70°C.

NOTE 6: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

### operating characteristics $V_{CC\pm}$ = ±9 V to ±15 V, $T_A$ = 25°C

PARAMETER	TEST CONDITIONS		SN52709A SN52709 SN72709			
일시 내가 그렇게 하게 하고 있는데 그렇게 했다.	[[: [: [: ] ] [: ] [: ] [: ] [: ] [: ]		MIN	TYP	MAX	
t <sub>r</sub> Rise time	V 20 V B 21-0 0 5: 2	CL = 0		0.3	1	μs
Overshoot	$V_I = 20 \text{ mV}, R_L = 2 \text{ k}\Omega, \text{ See Figure 2}$	C <sub>L</sub> = 100 pF		6%	30%	

#### THERMAL INFORMATION SN52709A, SN52709 DISSIPATION DERATING CURVE 400 Maximum Continuous Power Dissipation-mW 300 1 & S 200 PKG DERATE FROM 100 L&S 8.6 mW/°C 115°C 10 mW/°C 120°C 125°C N/A N 70 80 100 110 120 130 T<sub>A</sub>-Free-Air Temperature-°C FIGURE 1

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 2-RISE TIME AND SLEW RATE

#### **DEFINITION OF TERMS**

Input Offset Voltage (VIO) The d-c voltage which must be applied between the input terminals to force the quiescent d-c output voltage to zero. The input offset voltage may also be defined for the case where two equal resistances (RS) are inserted in series with the input leads.

Average Temperature Coefficient of Input Offset Voltage ( $\alpha_{V[O]}$ ) The ratio of the change in input offset voltage to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{VIO} = \left| \frac{(V_{IO} \circledast T_{A(1)}) - (V_{IO} \circledast T_{A(2)})}{T_{A(1)} - T_{A(2)}} \right|$$
 where  $T_{A(1)}$  and  $T_{A(2)}$  are the specified temperature extremes.

Input Offset Current (I<sub>IO</sub>) The difference between the currents into the two input terminals with the output at zero volts.

Average Temperature Coefficient Of Input Offset Current ( $\alpha_{1|O}$ ) The ratio of the change in input offset current to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{\text{IIO}} = \left| \frac{(I_{\text{IO}} \otimes T_{\text{A}(1)}) - (I_{\text{IO}} \otimes T_{\text{A}(2)})}{T_{\text{A}(1)} - T_{\text{A}(2)}} \right| \text{ where } T_{\text{A}(1)} \text{ and } T_{\text{A}(2)} \text{ are the specified temperature extremes.}$$

Input Bias Current (IIB) The average of the currents into the two input terminals with the output at zero volts.

Input Voltage Range (V<sub>I</sub>) The range of voltage which if exceeded at either input terminal will cause the amplifier to cease functioning properly.

Maximum Peak-to-Peak Output Voltage Swing (VOPP) The maximum peak-to-peak output voltage which can be obtained without waveform clipping when the quiescent d-c output voltage is zero.

Large-Signal Differential Voltage Amplification (AVD) The ratio of the peak-to-peak output voltage swing to the change in differential input voltage required to drive the output.

Input Resistance (ri) The resistance between the input terminals with either input grounded.

Output Resistance (r<sub>O</sub>) The resistance between the output terminal and ground.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

Power Supply Sensitivity ( $\Delta V_{IO}/\Delta V_{CC}$ ) The ratio of the change in input offset voltage to the change in supply voltages producing it. For these devices, both supply voltages are varied symmetrically.

Total Power Dissipation (P<sub>D</sub>) The total d-c power supplied to the device less any power delivered from the device to a load. At no load: P<sub>D</sub> = V<sub>CC+</sub>·1<sub>CC+</sub> + V<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub>CC-</sub>·1<sub></sub>

Rise Time (tr) The time required for an output voltage step to change from 10% to 90% of its final value.


Overshoot The quotient of: (1) the largest deviation of the output signal value from its steady-state value after a step-function change of the input signal, and (2) the difference between the output signal values in the steady state before and after the step-function change of the input signal.


Slew Rate (SR) The average time rate of change of the closed-loop amplifier output for a step-signal input. Slew rate is measured between specified output levels (0 and 10 volts for this device) with feedback adjusted for unity gain.


### 3


## CIRCUIT TYPES SN52709A, SN52709, SN72709 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

## TYPICAL CHARACTERISTICS (unless designated maximum or minimum)













|V<sub>CC±</sub>|-Supply Voltage-V


FIGURE 6












#### TYPICAL CHARACTERISTICS (unless designated maximum or minimum)







FIGURE 12






FIGURE 13





FIGURE 14






FIGURE 15






FIGURE 16



When the amplifier is operated with capacitive loading,  $R_2 = 50 \Omega$ .

FREQUENCY COMPENSATION CIRCUIT **FOR FIGURES 15, 16, AND 19** 







FIGURE 17





Vopp-Maximum Peak-to-Peak Output Voltage-V

FIGURE 18






FIGURE 19

## TEXAS INSTRUMENTS

to-Peak

-Maximum Peak-

VOPP-



SN52709A, SN52709 **VOLTAGE TRANSFER** CHARACTERISTICS






FIGURE 20




NORMALIZED FREQUENCY CHARACTERISTICS



#### SN72709


**VOLTAGE TRANSFER** CHARACTERISTICS




V<sub>ID</sub>-Differential Input Voltage-mV

#### FIGURE 21

SLEW RATE





INTED IN U.S.A.

cannot assume any responsibility for any circuits shown represent that they are free from patent infringement,

RUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME O IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE. TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

- **Short-Circuit Protection**
- Offset-Voltage Null Capability
- Large Common-Mode and **Differential Voltage Ranges**
- No Frequency Compensation Required
- **Low Power Consumption**
- No Latch-up
- Same Pin Assignments as SN52709/SN72709


#### description

The SN52741 and SN72741 are high-performance operational amplifiers, featuring offset-voltage null capability.

The high common-mode input voltage range and the absence of latch-up make the amplifier ideal for voltage-follower applications. The devices are short-circuit protected and the internal frequency compensation ensures stability without external components. A low-value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 11.


The SN52741 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN72741 is characterized for operation from 0°C to 70°C.

#### schematic



COMPONENT VALUES SHOWN ARE NOMINAL

#### terminal assignments



NC-No internal connection

# CIRCUIT TYPES SN52741, SN72741 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN52741	SN72741	UNIT
Supply voltage V <sub>CC+</sub> (see Note 1)		22	18	V
Supply voltage V <sub>CC</sub> — (see Note 1)		-22	-18	٧
Differential input voltage (see Note 2)		±30	±30	٧
Input voltage (either input, see Notes 1 and 3)		±15	±15	٧
Voltage between either offset null terminal (N1/N2) and V <sub>CC</sub>		±0.5	±0.5	V
Duration of output short-circuit (see Note 4)		unlimited	unlimited	1.70
Continuous total power dissipation at (or below) 55°C free-air temperatu	re (see Note 5)	500	500	mW
Operating free-air temperature range		-55 to 125	0 to 70	°c
Storage temperature range		-65 to 150	-65 to 150	°c
Lead temperature 1/16 inch from case for 60 seconds	J, L, or Z Package	300	300	°C
Lead temperature 1/16 inch from case for 10 seconds	N or P Package	260	260	°c

- NOTES: 1. All voltage values, unless otherwise noted, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.
  - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
  - 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
  - 4. The output may be shorted to ground or either power supply. For the SN52741 only, the unlimited duration of the short-circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.
  - 5. For operation above 55°C free-air temperature, refer to Dissipation Derating Curve, Figure 12.

### electrical characteristics at specified free-air temperature, $V_{CC+} = 15 \text{ V}$ , $V_{CC-} = -15 \text{ V}$

	DADAMETED	TEST CON	IDITIONS†		SN52741			SN72741		
	PARAMETER	I EST CON	ADLLIONS.	MIN	TYP	MAX	MIN	TYP	MAX	TINU
	Input offset voltage	R <sub>S</sub> ≤ 10 kΩ	25°C		1	5		1	6	mv
V <sub>IO</sub>	input oriset voltage	NS = 10 K32	Full range			6		6	7.5	7 mv
ΔV <sub>IO(adj)</sub>	Offset voltage adjust range		25°C		±15	grade (1895)		±15	4/1/2016	mV
	<u>,</u>	to What had lad	25°C		20	200		20	200	
110	Input offset current		Full range			500			300	nA
			25°C	4 255 (45	80	500	A. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	80	500	
I <sub>IB</sub>	Input bias current		Full range		Service Service	1500			800	nA
		The state of the s	25°C	±12	±13		±12	±13	40	- V
Vi	Input voltage range		Full range	±12			±12			7 °
		$R_L = 10 \text{ k}\Omega$	25°C	24	28		24	28		
1,3245, 11 (43.0%), <b>14.</b> 00	Maximum peak-to-peak	$R_L \ge 10 \text{ k}\Omega$	Full range	24			24	45 T. 10.	Age policies	2
VOPP	output voltage swing	$R_L = 2 k\Omega$	25°C	20	26		20	26		<b>∀</b> ∨
		$R_L \ge 2 k\Omega$	Full range	20			20	and the		
	Large-signal differential	$R_L \ge 2 k\Omega$ ,	25°C	50,000	200,000		20,000	200,000	0	100
AVD	voltage amplification	$V_0 = \pm 10 \text{ V}$	Full range	25,000			15,000	j		
rį	Input resistance		25°C	0.3	2	this keep	0.3	2		MΩ
ro	Output resistance	V <sub>O</sub> = 0 V, See Note 5	25°C		75			75		Ω
Ci	Input capacitance		25°C		1.4			1.4		pF
OMBB		D < 1010	25°C	-70	90		70	90		
CMRR	Common-mode rejection ratio	$R_S \le 10 \text{ k}\Omega$	Full range	70			70	194 (4.5)		dB
		B - 4816	25°C		30	150		30	150	T
ΔνΙΟ/ΔνCC	Power supply sensitivity	$R_S \le 10 \text{ k}\Omega$	Full range			150			150	μν/ν
Ios	Short-circuit output current		25°C		±25	±40		±25	±40	mA
		No load,	25°C		1.7	2.8		1,7	2.8	
Icc	Supply current	No signal	Full range			3.3			3.3	mA
		No load,	25°C		50	85		50	85	
PD	Total power dissipation	No signal	Full range			100			100	mW

 $<sup>^{\</sup>dagger}$ All characteristics are specified under open-loop operation. Full range for SN52741 is  $-55^{\circ}$ C to  $125^{\circ}$ C and for SN72741 is  $0^{\circ}$ C to  $70^{\circ}$ C. NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

## CIRCUIT TYPES SN52741, SN72741 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

operating characteristics, V<sub>CC+</sub> = 15 V, V<sub>CC-</sub> = -15 V, T<sub>A</sub> = 25°C

PARAMETER	TEST COMPLETIONS		SN52741			SN72741	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP MAX	UNIT
t <sub>r</sub> Rise time	$V_I = 20 \text{ mV}, R_L = 2 \text{ k}\Omega,$		0.3		1.25	0.3	μs
Overshoot	C <sub>L</sub> = 100 pF, See Figure 1		5%			5%	
SR Slew rate at unity gain	$V_{\parallel}$ = 10 V, $R_{\perp}$ = 2 k $\Omega$ , $C_{\perp}$ = 100 pF, See Figure 1		0.5		1 - 1 - 21	0.5	V/μs

#### **DEFINITION OF TERMS**

Input Offset Voltage (V<sub>IO</sub>) The d-c voltage which must be applied between the input terminals to force the quiescent d-c output voltage to zero. The input offset voltage may also be defined for the case where two equal resistances (R<sub>S</sub>) are inserted in series with the input leads.

Input Offset Current (I<sub>IO</sub>) The difference between the currents into the two input terminals with the output at zero volts.

Input Bias Current (IIB) The average of the currents into the two input terminals with the output at zero volts.

Input Voltage Range (V<sub>1</sub>) The range of voltage which, if exceeded at either input terminal, will cause the amplifier to cease functioning properly.

Maximum Peak-to-Peak Output Voltage Swing (VOPP) The maximum peak-to-peak output voltage which can be obtained without waveform clipping when the quiescent d-c output voltage is zero.

Large-Signal Differential Voltage Amplification (AVD) The ratio of the peak-to-peak output voltage swing to the change in differential input voltage required to drive the output.

Input Resistance (r;) The resistance between the input terminals with either input grounded.

Output Resistance (r<sub>0</sub>) The resistance between the output terminal and ground.

Input Capacitance (Ci) The capacitance between the input terminals with either input grounded.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

Power Supply Sensitivity ( $\Delta V_{IO}/\Delta V_{CC}$ ) The ratio of the change in input offset voltage to the change in supply voltages producing it. For these devices, both supply voltages are varied symmetrically.

Short-Circuit Output Current (IOS) The maximum output current available from the amplifier with the output shorted to ground or to either supply.

Total Power Dissipation (P<sub>D</sub>) The total d-c power supplied to the device less any power delivered from the device to a load. At no load:  $P_D = V_{CC+} \cdot I_{CC+} + V_{CC-} \cdot I_{CC-}$ .

Rise Time (tr) The time required for an output voltage step to change from 10% to 90% of its final value.

Overshoot The quotient of: (1) the largest deviation of the output signal value from its steady-state value after a step-function change of the input signal, and (2) the difference between the output signal values in the steady state before and after the step-function change of the input signal.

Slew Rate (SR) The average time rate of change of the closed-loop amplifier output voltage for a step-signal input. Slew rate is measured between specified output levels (0 and 10 volts for this device) with feedback adjusted for unity gain.

# CIRCUIT TYPES SN52741, \$N72741 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1-RISE TIME, OVERSHOOT, AND SLEW RATE

#### TYPICAL CHARACTERISTICS

#### 

FIGURE 2



MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs




FIGURE 4

## MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vs FREQUENCY




FIGURE 5

## CIRCUIT TYPES SN52741, SN72741 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS



OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL **VOLTAGE AMPLIFICATION** 




FIGURE 6

**OUTPUT VOLTAGE** 

COMMON-MODE REJECTION RATIO




FIGURE 8

OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL **VOLTAGE AMPLIFICATION** 





FIGURE 7



t-Time-us FIGURE 9

## **VOLTAGE-FOLLOWER**




FIGURE 10

#### TYPICAL APPLICATION DATA





FIGURE 11-INPUT OFFSET VOLTAGE NULL CIRCUIT

#### THERMAL INFORMATION



TA-Free-Air Temperature-°C

FIGURE 12

PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIA IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBL

### LINEAR INTEGRATED **CIRCUITS**

### CIRCUIT TYPES SN52747, SN7274 DUAL HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

- No frequency Compensation Required
- Low Power Consumption
- **Short-Circuit Protection**
- Offset-Voltage Null Capability

- Large Common-Mode and **Differential Voltage Ranges**
- No Latch-up
- Designed to be Interchangeable with Fairchild  $\mu$ A747 and  $\mu$ A747C


#### description

The SN52747 and SN72747 are dual highperformance operational amplifiers, featuring offsetvoltage null capability. Each half is electrically similar to SN52741/SN72741.

The high common-mode input voltage range and the absence of latch-up make the amplifiers ideal for voltage-follower applications. The devices are shortcircuit protected and the internal frequency compensation ensures stability without external components. A low-value potentiometer may be connected between the offset null inputs to null out the offset voltage as shown in Figure 3.


The SN52747 is characterized for operation over the full military temperature range of  $-55^{\circ}C$  to  $125^{\circ}C$ ; the SN72747 is characterized for operation from 0°C to 70°C.

#### JORN DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection

#### schematic (each amplifier)



Component values shown are nominal.

## CIRCUIT TYPES SN52747, SN72747 DUAL HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN52747	SN72747	UNIT
Supply voltage V <sub>CC+</sub> (see Note 1)		22	18	٧
Supply voltage V <sub>CC</sub> (see Note 1)		-22	-18	V
Differential input voltage (see Note 2)		±30	±30	V
Input voltage (either input, see Notes 1 and 3)		±15	± 15	V
Voltage between either offset null terminal (N1/N2) and VCC-	4.10	±0.5	±0.5	٧
Duration of output short-circuit (see Note 4)		unlimited	unlimited	
Continuous total dissipation at (or below) 70°C	Each amplifier	500	500	mW
free-air temperature (see Note 5)	Total package	800	800	mvv
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1/16 inch from case for 60 seconds	J package	.300	300	°C
Lead temperature 1/16 inch from case for 10 seconds	N package	260	260	°c

NOTES: 1. All voltage values, unless otherwise noted, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between VCC+ and VCC-.

2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.

3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.

The output may be shorted to ground or either power supply. For the SN52747 only, the unlimited duration of the short-circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.
 For operation of SN52747 above 70°C free-air temperature, refer to Dissipation Derating Curve, Figure 2.

#### electrical characteristics at specified free-air temperature, VCC+ = 15 V, VCC- = -15 V

PARAMETER		TEST CONDITIONS†			SN52747			SN72747			
				MIN	TYP	MAX	X MIN	TYP	MAX	UNIT	
		D < 1010	25°C		1	5		1	6		
V <sub>IO</sub>	Input offset voltage	R <sub>S</sub> ≤ 10 kΩ	Full range			6			7.5	mV	
ΔV <sub>IO(adj)</sub>	Offset voltage adjust range		25°C		±15			±15		mV	
			25°C		20	200		20	200		
110	Input offset current		Full range			500			300	nΑ	
			25°C		80	500		80	500	^	
IB .	Input bias current		Full range			1500			800	nA	
$v_l$			25° C	±12	±13		±12	±13		· v	
	Input voltage range	, v	Full range	±12			±12				
VORR		R <sub>L</sub> = 10 kΩ	25°C	24	28		24	28			
	Maximum peak-to-peak output voltage swing	R <sub>L</sub> ≥ 10 kΩ	Full range	24			24				
		R <sub>L</sub> = 2 kΩ	25°C	20	26		20	26		] '	
		R <sub>L</sub> ≥ 2 kΩ	Full range	20			20				
A	Large-signal differential voltage amplification	$R_{L} \ge 2 k\Omega$ ,	25° C	50,000	200,000	4 1 1 1	50,000	200,00	0		
AVD		V <sub>O</sub> = ±10 V	Full range	25,000	27 1 - 1		25,000			1	
rį	Input resistance		25°C	0.3	2		0.3	2		MΩ	
r <sub>o</sub>	Output resistance	V <sub>O</sub> = 0 V, See Note 5	25° C		75			75		Ω	
Ci	Input capacitance		25°C		1.4	100		1.4		pF	
			25°C	70	90		70	90		T	
CMRR	Common-mode rejection ratio	$R_S \le 10 \text{ k}\Omega$	Full range	70			70			dB	
			25°C		- 30	150		30	150		
AVIO/AVCC	Power supply sensitivity	R <sub>S</sub> ≤ 10 kΩ	Full range			150			150	μV/V	
los	Short-circuit output current		25° C		±25	±40		±25	±40	mA	
		No load,	25°C		1.7	2.8		1.7	2.8		
Icc	Supply current	No signal	Full range			3.3			3.3	mA	
	Power dissipation	No load,	25°C	13.4	50	85		50	85		
PD	(each amplifier)	No signal	Full range		And the second s	100			100	mW	
V <sub>01</sub> /V <sub>02</sub>	Channel separation		25°C	1.54.	120			120		dB	


<sup>†</sup> All characteristics are specified under open-loop operation. Full range for SN52747 is -55°C to 125°C and for SN72747 is 0°C to 70°C. NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback. For definitions of terms, mechanical data, and ordering instructions, see the SN52741/SN72741 data sheet dated November 1970.

## CIRCUIT TYPES SN52747, SN72747 DUAL HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

operating characteristics, V<sub>CC+</sub> = 15 V, V<sub>CC-</sub> = -15 V, T<sub>A</sub> = 25°C

	TEST COMPLETIONS	SN52747			SN72747			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t <sub>r</sub> Rise time	$V_I = 20 \text{ mV}, R_L = 2 \text{ k}\Omega,$	1 1	0.3			0.3		μs
Overshoot	CL = 100 pF, See Figure 1		5%			5%		
SR Slew rate at unity gain	$V_I = 10 \text{ V},  R_L = 2 \text{ k}\Omega,$ $C_L = 100 \text{ pF},  \text{See Figure 1}$		0.5			0.5		V/μs

#### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT
FIGURE 1-RISE TIME, OVERSHOOT, AND SLEW RATE

#### THERMAL INFORMATION




FIGURE 2

#### TYPICAL APPLICATION DATA





FIGURE 3-INPUT OFFSET VOLTAGE NULL CIRCUIT

## CIRCUIT TYPES SN52747. SN72747 **DUAL HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS**

#### TYPICAL CHARACTERISTICS



#### FIGURE 4

## MAXIMUM PEAK-TO-PEAK **OUTPUT VOLTAGE**






FIGURE 7

#### COMMON-MODE REJECTION RATIO




#### INPUT BIAS CURRENT vs



#### FIGURE 5

#### OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL **VOLTAGE AMPLIFICATION**



#### FIGURE 8





FIGURE 11

#### MAXIMUM PEAK-TO-PEAK **OUTPUT VOLTAGE**


#### VS LOAD RESISTANCE



#### FIGURE 6

#### OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL **VOLTAGE AMPLIFICATION**

#### VS **FREQUENCY**



#### FIGURE 9

## **VOLTAGE-FOLLOWER**




FIGURE 12

PRINTED IN U.S.A.

Il cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.


- Frequency and Transient Response Characteristics Adjustable
- Short-Circuit Protection
- Offset-Voltage Null Capability
- Large Common-Mode and Differential Voltage Ranges
- Low Power Consumption
- No Latch-up
- Same Pin Assignments as SN52709/SN72709

#### description

The SN52748 and SN72748 are high-performance operational amplifiers. They offer the same advantages and desirable features as the SN52741 and SN72741 with the exception of internal compensation. The external compensation of the SN52748 and SN72748 allows the changing of the frequency response (when the closed-loop gain is greater than unity) for applications requiring wider bandwidth or higher slew rate. These circuits feature high gain, large differential and common-mode input voltage range, output short-circuit protection, and may be compensated under unity-gain conditions with a single 30-pF capacitor. A potentiometer may be connected between the offset null inputs, as shown in Figure 12, to null out the offset voltage.


The SN52748 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ; the SN72748 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

#### schematic



COMPONENT VALUES SHOWN ARE NOMINAL

#### terminal assignments



NC-No internal connection

3

## CIRCUIT TYPES SN52748, SN72748 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN52748	SN72748	UNIT
Supply voltage V <sub>CC+</sub> (see Note 1)	22	18	٧	
Supply voltage V <sub>CC</sub> (see Note 1)	-22	-18	٧	
Differential input voltage (see Note 2)	±30	±30	٧	
Input voltage (either input, see Notes 1 and 3)		±15	±15	٧
Voltage between either offset null terminal (N1/N2) and V <sub>CC</sub>	-0.5 to 2	-0.5 to 2	V	
Duration of output short-circuit (see Note 4)	unlimited	unlimited		
Centinuous total power dissipation at (or below) 55°C free-air tempera	ture (see Note 5)	500	500	mW
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1/16 inch from case for 60 seconds	J, L, or Z Package	300	300	°C
Lead temperature 1/16 inch from case for 10 seconds	N or P Package	260	260	°c

NOTES: 1. All voltage values, unless otherwise noted, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.

2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.

3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.

4. The output may be shorted to ground or either power supply. For the .SN52748 only, the unlimited duration of the short-circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.

5. For operation above 55°C free-air temperature, refer to Dissipation Derating Curve, Figure 13.

### electrical characteristics at specified free-air temperature, VCC+ = 15 V, VCC- = -15 V

PARAMETER					SN52748			SN72748			
		TEST CON	TEST CONDITIONS†		TYP	MAX	MIN	TYP	MAX	UNIT	
	100000000000000000000000000000000000000	D < 4010	25°C		1	5		1	6	mV	
۷10	Input offset voltage	R <sub>S</sub> ≤ 10 kΩ	Full range			6			7.5	mv	
			25°C		20	200		20	200		
110	Input offset current		Full range			500			300	nA	
	Alaka Masarata		25°C		80	500		80	500	nA	
liğ	Input bias current		Full range			1500			800	] "^	
	4.2		25°C	±12	±13		±12	±13		$\perp_{v}$	
٧ <sub>I</sub>	Input voltage range		Full range	±12			±12			] <u> </u>	
Vape		R <sub>L</sub> = 10 kΩ	25°C	24	28		24	28	14.14.4		
	Maximum peak-to-peak output voltage swing	R <sub>L</sub> ≥ 10 kΩ	Full range	24			24			- v	
		R <sub>L</sub> = 2 kΩ	25°C	20	26		20	26			
		$R_L \ge 2 k\Omega$	Full range	20			20	Territor.			
_	Large-signal differential voltage amplification	$R_L \ge 2 k\Omega$ ,	25°C	50,000	200,000		50,000	200,00	00		
AVD		V <sub>O</sub> = ±10 V	Full range	25,000			25,000	)			
rj	Input resistance		25°C	0.3	2		0.3	2	170	MΩ	
r <sub>o</sub>	Output resistance	V <sub>O</sub> = 0 V, See Note 5	25°C		75	A. A.		75		Ω	
Ci	Input capacitance		25°C		1.4			1.4		рF	
		B < 4010	25°C	70	90		70	90		dB	
CMRR	Common-mode rejection ratio	$R_S \le 10 \text{ k}\Omega$	Full range	70			70			- UB	
	•	D < 1010	25°C		30	150		30	150	T	
AVIO/AVCC	Power supply sensitivity $R_S \le 10 \text{ k}\Omega$	rer supply sensitivity RS = 10 K12 Full range		1.0	150			150	μV/V		
los	Short-circuit output current		25°C		±25	±40		±25	±40	mA	
		No load,	25°C		1.7	2.8		1.7	2.8	mA	
lcc	Supply current	No signal	Full range			3.3			3.3	] IIIA	
		No load,	25°C		50	85		50	85	mW	
₽D	Total power dissipation	No signal	Full range			100			100	7 11114	

<sup>†</sup> All characteristics are specified under open-loop operation. Full range for SN52748 is -55°C to 125°C and for SN72748 is 0°C to 70°C.

NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

For definitions of terms, mechanical data, and ordering instructions, see SN52741/SN72741 data sheet dated November, 1970.

### CIRCUIT TYPES SN52748, SN72748 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

#### operating characteristics, V<sub>CC+</sub> = 15 V, V<sub>CC-</sub> = -15 V, T<sub>A</sub> = 25°C

DADAMETER	TEGT CONDITIONS	SN52748	SN72748	
PARAMETER	TEST CONDITIONS	MIN TYP MAX	MIN TYP MAX	UNIT
t <sub>r</sub> Rise time	$V_1 = 20 \text{ mV}, R_L = 2 \text{ k}\Omega,$ $C_1 = 100 \text{ pF}, C_C = 30 \text{ pF},$	0.3	0.3	μς
Overshoot	See Figure 1	5%	5%	
SR Slew rate at unity gain	$V_I = 10 \text{ V}, \qquad R_L = 2 \text{ k}\Omega,$ $C_L = 100 \text{ pF},  C_C = 30 \text{ pF},$ See Figure 1	0.5	0,5	V/µs

#### PARAMETER MEASUREMENT INFORMATION



**INPUT VOLTAGE** WAVEFORM






FIGURE 1-RISE TIME, OVERSHOOT, AND SLEW RATE


#### TYPICAL CHARACTERISTICS




MAXIMUM PEAK-TO-PEAK OUTPUT **VOLTAGE vs FREQUENCY** 




INPUT BIAS CURRENT vs FREE-AIR TEMPERATURE



OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs SUPPLY VOLTAGE





OPEN-LOOP LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs FREQUENCY




FIGURE 7

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

## CIRCUIT TYPES SN52748, SN72748 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

#### TYPICAL CHARACTERISTICS

COMMON-MODE REJECTION RATIO **FREQUENCY** V<sub>CC</sub><sup>+</sup> = 15 V V<sub>CC</sub><sup>-</sup> = -15 R<sub>S</sub> = 10 kΩ C<sub>C</sub> = 30 pF T<sub>A</sub> = 25°C





FIGURE 8

**OUTPUT VOLTAGE** ELAPSED TIME 20 √m - € 90% 16 Voltage 12 V<sub>CC</sub>+= 15 V V<sub>CC</sub>-= -15 V R<sub>L</sub> = 2 kΩ C<sub>L</sub> = 100 pF C<sub>C</sub> = 30 pF T<sub>A</sub> = 25°C Vo-Output 8 4 10% 0 0.5 1.5



#### TYPICAL APPLICATION DATA

FIGURE 9




FIGURE 11-UNITY-GAIN VOLTAGE FOLLOWER





FIGURE 12-INVERTING CIRCUIT WITH ADJUSTABLE GAIN, COMPENSATION, AND OFFSET ADJUSTMENT

#### THERMAL INFORMATION



TA-Free-Air Temperature-°C FIGURE 13

PRINTED IN U.S.A

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

## LINEAR INTEGRATED CIRCUITS

## CIRCUIT TYPES SN52770, SN7277 HIGH-PERFORMANCE OPERATIONAL AMPLIFIER

- Adjustable Frequency and Transient Response Characteristics
- Offset-Voltage Null Capability
- No Latch-Up
- Low Power Consumption


#### description

- High Slew Rates
- Very Low Input Bias Currents
- Very Low Input Offset Parameters
- Short-Circuit Protection
- Large Common-Mode and Differential Voltage Ranges

The SN52770 and SN72770 are high-performance general purpose integrated-circuit operational amplifiers. They offer the same advantages and desirable features as the SN52771 and SN72771 with the exception of internal compensation. The external compensation of the SN52770 and SN72770 allows the changing of the frequency response (when the closed-loop gain is greater than unity) for applications requiring wider bandwidth or higher slew rate. Unity-gain compensation is accomplished by means of a single 30-pF capacitor, and for higher gains, smaller capacitors may be used to obtain increased slew rate and bandwidth. High slew rate makes these amplifiers ideal for fast-rise-time signals, or large signals at high frequency. Very low input currents make them ideal for sample and hold, logarithmic amplifiers, and other low-level applications. A potentiometer may be connected between the offset null inputs, as shown in Figure 12, to null out the offset voltage.

The SN52770 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C; the SN72770 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### terminal assignments



NC-No internal connection

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN52770	SN72770	UNIT
Supply voltage V <sub>CC+</sub> (see Note 1)	22	18	٧	
Supply voltage V <sub>CC</sub> _ (see Note 1)	-22	-18	V	
Differential input voltage (see Note 2)	±30	±30	٧	
Input voltage (either input, see Notes 1 and 3)	±15	±15	V	
Voltage between either offset null terminal (N1/N2) and V <sub>CC</sub>	-0.5 to 2	-0.5 to 2	٧	
Duration of output short-circuit (see Note 4)		unlimited	unlimited	
Continuous total dissipation at (or below) 55°C free-air temperatu	re (see Note 5)	500	500	mW
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°c
Lead temperature 1/16 inch from case for 60 seconds	J, L, or Z Package	300	300	°C
Lead temperature 1/16 inch from case for 10 seconds	N or P Package	260	260	°C

- NOTES: 1. All voltage values, unless otherwise noted, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.
  - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
  - 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
  - 4. The output may be shorted to ground or either power supply. For the SN52770 only, the unlimited duration of the short-circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.
  - 5. For operation above 55°C free-air temperature, refer to Dissipation Derating Curve, Figure 1.

Component values shown are nominal.

### electrical characteristics at specified free-air temperature, V<sub>CC+</sub> = 15 V, V<sub>CC-</sub> = -15 V

PARAMETER		TEST CONDITIONS†			SN52770	)	SN72770			UNIT	
		IESI CONI	IEST CONDITIONS.		MIN TYP MAX		MIN TYP MAX				
		put offeet voltage Ro ≤ 10 kO	25°C		2	4		5	10	mV	
VIO	Input offset voltage		Full range			7			14	7 mv	
			Sugar St.	25° C		1	2	1 - 1 - 1	- 5	10	
110	Input offset current			Full range			5		* *	14	nΑ
<u>.</u>				25°C		8	15		15	30	
IB	Input bias current		and the discount	Full range	and the second	2.50	35	S. 17 Ac. 1	E was perfect.	40	nA
V <sub>ICR</sub>	Common-mode input voltage range			25°C	±12	±14		±11			V
•••	Maximum peak-to-pea	ak	$R_L = 2 k\Omega$	25°C	24	26.5		22	26.5		100
V <sub>OPP</sub>	output voltage swing		R <sub>L</sub> ≥ 2 kΩ	Full range	24		124	22			
Large-signal differential		al	$R_L = 2 k\Omega$ , $V_O = \pm 10 V$	25°C	50,000	100,000		35,000	100,000	Life galan Nasio	
AVD voltage amplification		$R_L \ge 2 k\Omega$ , $V_O = \pm 10 V$	Full range	25,000			25,000				
ВОМ	Maximum-output-swir		$R_L = 2 k\Omega$ , $V_O \ge \pm 10 V$ , $A_{VD} = 1$ , $THD \le 5\%$	25°C		40			40		kHz
B <sub>1</sub>	Unity-gain bandwidth			25°C		1.3			1.3	in the de-	MHz
rid	Differential input resi			25°C		100	Av and a second	100	100	187526	MΩ
z <sub>ic</sub>	Common-mode input		f = 10 Hz	25° C		500			500		MΩ
z <sub>O</sub>	Output impedance		f = 10 Hz	25°C		2		10000	2	Salas artis	kΩ
CMRR	Common-mode reject	ion ratio	R <sub>S</sub> ≤ 10 kΩ	25°C	80	100		70	100		dB
ΔΥΙΟ/ΔΥΟΟ	Power supply sensitiv		$R_S \le 10 \text{ k}\Omega$	25° C		80	150	Spark ()	a and the first	200	μV/V
e <sub>n</sub>	Equivalent input noise voltage (closed loop)		A <sub>VD</sub> = 100, BW = 1 Hz, f = 1 kHz	25°C		40			40		nV/√Hz
Ios	Short-circuit	To V <sub>CC+</sub>		0E°0		24			24		1
	output current	To VCC-		25°C		-20		9 11 1 av	-20	114	mA
Icc	Supply current		No load, No signal	25°C		1.3	2		1.7	4	mA
PD	Total power dissipation		No load, No signal	25°C		40	60		50	120	mW

<sup>†</sup>All characteristics are specified under open-loop operation unless otherwise noted. Full range for SN52770 is -55°C to 125°C and for SN72770 is 0°C to 70°C.

## operating characteristics, $V_{CC+} = 15 \text{ V}$ , $V_{CC-} = -15 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	TEGT COMPLETIONS	SN52770			SN72770			UNIT
PARAMETER	TEST CONDITIONS	MIN TYP		MAX	MIN TYP		MAX	UNIT
	$V_1 = 200 \text{ mV}, R_L = 2 \text{ k}\Omega,$			***				347
t <sub>r</sub> Rise time	$C_L = 200  pF,  C_C = 30  pF,$	100	130			130		ns
열 내는 일보는 본 병원 활동하는 다른 경향하는데	See Figure 2	MAXX LAN					A. A.	
	$V_I = 10 \text{ V},  R_L = 2 \text{ k}\Omega,$							
SR Slew rate at unity gain	$C_L = 200  pF$ , $C_C = 30  pF$ ,	9.45	2.5			2.5		V/μs
그림 회사 이 사람들은 아이들은 사람들이 되는 것이다.	See Figure 2		10 A 45					

#### DEFINITION OF TERMS

Input Offset Voltage (V<sub>IO</sub>) The d-c voltage which must be applied between the input terminals to force the quiescent d-c output voltage to zero. The input offset voltage may also be defined for the case where two equal resistances (R<sub>S</sub>) are inserted in series with the input leads.

Input Offset Current (I<sub>1O</sub>) The difference between the currents into the two input terminals with the output at zero volts

Input Bias Current (IIB) The average of the currents into the two input terminals with the output at zero volts.

Common-Mode Input Voltage Range (VICR) The range of common-mode voltage which if exceeded will cause the amplifier to cease functioning properly.

Maximum Peak-to-Peak Output Voltage Swing (VOPP) The maximum peak-to-peak output voltage which can be obtained without waveform clipping when the quiescent d-c output voltage is zero.

Large-Signal Differential Voltage Amplification (AVD) The ratio of the peak-to-peak output voltage swing to the change in differential input voltage required to drive the output.

Maximum-Output-Swing Bandwidth (B<sub>OM</sub>) The range of frequencies within which the maximum output voltage swing is above a specified value.

Unity-Gain Bandwidth (B<sub>1</sub>) The range of frequencies within which the voltage amplification is greater than unity.

Differential Input Resistance (rid) The small-signal resistance between the two ungrounded input terminals.

Common-Mode Input Impedance (z<sub>ic</sub>) The parallel sum of the small-signal impedances between each input terminal and ground.

Output Impedance (z<sub>O</sub>) The small-signal impedance between the output terminal and ground.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

Power Supply Sensitivity ( $\Delta V_{1O}/\Delta V_{CC}$ ) The ratio of the change in input offset voltage to the change in supply voltages producing it. For these devices, both supply voltages are varied symmetrically.


Short-Circuit Output Current (IOS) The maximum output current available from the amplifier with the output shorted to the specified supply.

Rise Time (t<sub>r</sub>) The time required for an output voltage step to change from 10% to 90% of its final value.

Slew Rate (SR) The average time rate of change of the closed-loop amplifier output voltage for a step-signal input. Slew rate is measured between specified output levels (0 and 10 volts for this device) with feedback adjusted for unity gain.

#### 2

## CIRCUIT TYPES SN52770, SN72770 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS



## TEXAS INSTRUMENTS

f-Frequency-Hz

FIGURE 7

VCC± -Supply Voltage-V

FIGURE 6

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

-Free-Air Temperature

FIGURE 8

#### TYPICAL CHARACTERISTICS






FIGURE 9

VOLTAGE-FOLLOWER
LARGE-SIGNAL PULSE RESPONSE





FIGURE 10

#### TYPICAL APPLICATION DATA



 $\begin{array}{lll} r_{\textrm{i}} \approx \, 5,\!000 \,\, \textrm{M}\Omega \,\, \textrm{at 10 Hz} & r_{\textrm{o}} << 1 \,\, \Omega \\ \textrm{C}_{\textrm{L}} \approx \, 1.5 \,\, \textrm{pF} & \textrm{B}_{\textrm{1}} \approx \, 1.3 \,\, \textrm{MHz} \end{array}$ 

FIGURE 11-UNITY-GAIN VOLTAGE FOLLOWER




FIGURE 12-INVERTING CIRCUIT WITH ADJUSTABLE GAIN, COMPENSATION, AND OFFSET ADJUSTMENT

PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

## CIRCUIT TYPES SN52771, SN72771 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

- **Very Low Input Bias Currents**
- 6-dB Roll-Off Insures Stability
- No Frequency Compensation Required
- Offset-Voltage Null Capability
- **Low Power Consumption**


- **High Slew Rates**
- **Very Low Input Offset Parameters** 
  - **Short-Circuit Protection**
- No Latch-Up
- Large Common-Mode and Differential Voltage Ranges

#### description

The SN52771 and SN72771 are high-performance general purpose integrated-circuit operational amplifiers. Very low input currents make these amplifiers ideal for sample and hold, logarithmic amplifiers, and other low-level applications. High slew rate makes them ideal for fast-rise-time signals, or large signals at high frequency. Internal compensation provides a 6-dB roll-off for stability under all closed-loop conditions. A potentiometer may be connected between the offset null inputs, as shown in Figure 11, to null out the offset voltage.

The SN52771 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN72771 is characterized for operation from 0°C to 70°C.

#### terminal assignments



NC-No internal connection


#### bsolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN52771	SN72771	UNIT
Supply voltage V <sub>CC+</sub> (see Note 1)	22	18	٧	
Supply voltage V <sub>CC</sub> — (see Note 1)	-22	-18	V	
Differential input voltage (see Note 2)	±30	±30	٧	
Input voltage (either input, see Notes 1 and 3)	±15	±15	٧	
Voltage between either offset null terminal (N1/N2) and V <sub>CC</sub>	±0.5	±0.5	٧	
Duration of output short-circuit (see Note 4)	unlimited	unlimited	1.44	
Continuous total dissipation at (or below) 55°C free-air temperature	e (see Note 5)	500	500	mW
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1/16 inch from case for 60 seconds	J, L, or Z Package	300	300	°C
Lead temperature 1/16 inch from case for 10 seconds	N or P Package	260	260	°C

- OTES: 1. All voltage values, unless otherwise noted, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>
  - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
  - The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.
  - 4. The output may be shorted to ground or either power supply. For the SN52771 only, the unlimited duration of the short-circuit applies at (or below) 125°C case temperature or 75°C free-air temperature.
  - 5. For operation above 55°C free-air temperature, refer to Dissipation Derating Curve, Figure 1.

## CIRCUIT TYPES SN52771, SN72771 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

schematic



Component values shown are nominal.

3

## CIRCUIT TYPES SN52771, SN72771 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

electrical characteristics at specified free-air temperature, VCC+ = 15 V, VCC- = -15 V

			TEST CON	n.T.Ouet		SN52771			SN72771	1 8 3 5 4 4	UNIT
	PARAMETER		IESI CON	יפאטוווט	MIN	TYP	MAX	MIN	TYP	MAX	ONII
			D < 1010	25°C		2	4		5	10	V
V <sub>IO</sub>	Input offset voltag	е	$R_S \leq 10 \text{ k}\Omega$	Full range			7			14	mV
				25°C		1	2		5	10	- 4
10	Input offset curren	NO start i de la calente de Compositorio		Full range			5			14	nA
				25°C		8	15		15	30	
IB	Input bias current			Full range			35		A	40	nA
VICR	Common-mode inp	out		25°C	±12	± 14		±11			V
	Maximum peak-to-	peak	$R_L = 2 k\Omega$	25°C	24	26.5		22	26.5		
VOPP	output voltage swi	ng	$R_L \ge 2 k\Omega$	Full range	24			22			
e design	Large-signal differe	ential	$R_L = 2 k\Omega$ , $V_O = \pm 10 V$	25°C	50,000	100,000		35,000	100,000		
AVD	voltage amplification	on	$R_L \ge 2 k\Omega$ , $V_O = \pm 10 V$	Full range	25,000			25,000			
Вом	Maximum-output-s		$R_{L} = 2 k\Omega,$ $V_{O} \ge \pm 10 V,$ $A_{VD} = 1,$ $THD \le 5\%$	25°C		40	e Kiese		40		kHz
B <sub>1</sub>	Unity-gain bandwid	dth	14, 1111	25°C		1.3	1.00		1.3		MHz
rid	Differential input i		70 1 2 10 10 21	25°C	T which	100		10,440.00	100		MΩ
z <sub>ic</sub>	Common-mode ing	out impedance	f = 10 Hz	25°C		500			500		MΩ
z <sub>O</sub>	Output impedance		f = 10 Hz	25°C		2	*		2	ta ababa a r	kΩ
CMRR	Common-mode rej	ection ratio	R <sub>S</sub> ≤ 10 kΩ	25°C	80	100	11.	70	100		dB
ΔΥΙΟ/ΔΥΟΟ	Power supply sensi	itivity	R <sub>S</sub> ≤ 10 kΩ	25°C		80	150			200	μV/V
e <sub>n</sub>	Equivalent input n		A <sub>VD</sub> = 100, BW = 1 Hz, f = 1 kHz	25°C		40			40		nV/√Hz
	Short-circuit	To V <sub>CC+</sub>		25°C		24			24	in Steel	^
los	output current	To VCC-		25 C	13.13	-20		Turk is Ario	-20		mA
Icc	Supply current		No load, No signal	25° C		1.3	2		1.7	4	mA
PD	Total power dissip	ation	No load, No signal	25°C		40	60		50	120	mW

<sup>†</sup>All characteristics are specified under open-loop operation unless otherwise noted. Full range for SN52771 is -55°C to 125°C and for SN72771 is 0°C to 70°C.

## operating characteristics, V<sub>CC+</sub> = 15 V, V<sub>CC-</sub> = -15 V, T<sub>A</sub> = 25°C

		SN52771	SN72771	UNIT
PARAMETER	TEST CONDITIONS	MIN TYP MAX	MIN TYP MAX	UNIT
t <sub>r</sub> Rise time	$V_I$ = 200 mV, $R_L$ = 2 k $\Omega$ , $C_L$ = 200 pF, $C_C$ = 30 pF, See Figure 2		130	ns
SR Slew rate at unity gain	$V_I$ = 10 V, $R_L$ = 2 k $\Omega$ , $C_L$ = 200 pF, $C_C$ = 30 pF, See Figure 2		2.5	V/µs

For ordering instructions and mechanical data, refer to Section 1.

### CIRCUIT TYPES SN52771, SN72771 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

#### **DEFINITION OF TERMS**

Input Offset Voltage (VIO) The d-c voltage which must be applied between the input terminals to force the quiescent d-c output voltage to zero. The input offset voltage may also be defined for the case where two equal resistances (Rs) are inserted in series with the input leads.

Input Offset Current (IIO) The difference between the currents into the two input terminals with the output at zero volts.

Input Bias Current (IIB) The average of the currents into the two input terminals with the output at zero volts.

Common-Mode Input Voltage Range (VICR) The range of common-mode voltage which if exceeded will cause the amplifier to cease functioning properly.

Maximum Peak-to-Peak Output Voltage Swing (VOPP) The maximum peak-to-peak output voltage which can be obtained without waveform clipping when the quiescent d-c output voltage is zero.

Large-Signal Differential Voltage Amplification (AVD) The ratio of the peak-to-peak output voltage swing to the change in differential input voltage required to drive the output.

Maximum-Output-Swing Bandwidth (BOM) The range of frequencies within which the maximum output voltage swing is above a specified value.

Unity-Gain Bandwidth (B1) The range of frequencies within which the voltage amplification is greater than unity.

Differential Input Resistance (rid) The small-signal resistance between the two ungrounded input terminals.

Common-Mode Input Impedance (zic) The parallel sum of the small-signal impedances between each input terminal and ground.

Output Impedance (z<sub>0</sub>) The impedance between the output terminal and ground.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

Power Supply Sensitivity  $(\Delta V_{IO}/\Delta V_{CC})$  The ratio of the change in input offset voltage to the change in supply voltages producing it. For these devices, both supply voltages are varied symmetrically.

Short-Circuit Output Current (IOS) The maximum output current available from the amplifier with the output shorted to the specified supply.


Total Power Dissipation (PD) The total d-c power supplied to the device less any power delivered from the device to a load. At no load: PD = VCC+·ICC+ + VCC-·ICC-.

Rise Time (t<sub>r</sub>) The time required for an output voltage step to change from 10% to 90% of its final value.

Slew Rate (SR) The average time rate of change of the closed-loop amplifier output voltage for a step-signal input, Slew rate is measured between specified output levels (0 and 10 volts for this device) with feedback adjusted for unity gain.

### CIRCUIT TYPES SN52771, SN72771 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

PARAMETER MEASUREMENT INFORMATION



THERMAL INFORMATION

SUPPLY VOLTAGE

V<sub>CC±</sub> |-Supply Voltage-V

FIGURE 6

4 X 10<sup>5</sup>

2 X 10<sup>5</sup>

1 X 10<sup>5</sup>

4 X 104

9 2 X 104

1 X 104

TA = 25°C

## TEXAS INSTRUMENTS

FREQUENCY

AVD(0)

f-Frequency-Hz

FIGURE 7

V<sub>CC+</sub> = 15 V

V<sub>CC</sub>- = -15 V R<sub>L</sub> = 2 kΩ

TA = 25°C

= A<sub>VD</sub> at f = 1 Hz

106

105

103

102

101

Differential Voltage Amplification

RL = 10 kΩ

 $R_1 = 2 k\Omega$ 

AVD(0) = 100,000

AVD(0) = 1000

A<sub>VD(0)</sub> = 10

AVD(0) = 1

FREE-AIR TEMPERATURE

To VCC

TA-Free-Air Temperature-°C

FIGURE 8

To Vcc

100

50

35

25 t-Circuit

20

15

-75 -50 -25 O


Output

so

3-58

## CIRCUIT TYPES SN52771, SN72771 HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

#### TYPICAL CHARACTERISTICS



#### TYPICAL APPLICATION DATA




FIGURE 11-INVERTING CIRCUIT WITH ADJUSTABLE GAIN, COMPENSATION, AND OFFSET ADJUSTMENT

### **VOLTAGE COMPARATOR SELECTION GUIDE**

#### Series 52 and Series 55

	1100	SIN	GLE		DUAL C	HANNEL	1	DU	AL		J
TYPE	SN52710	SN52510	SN52810	SN52106*	SN52711	\$N52811	SN52820	SN52514	SN52506*	SN55107A <sup>†</sup>	UNIT
Input Offset Voltage, Max	5	2	2	2	3.5	3.5	2	2	2	25	mV
Input Offset Current, Max	10	3	3	3	10	3	3	3	3	10	μΑ
Input Bias Current, Max	75	15	15	20	75	20	15	15	20	75	μА
Voltage Amplification, Min	750	12,500	12,500	40,000 Typ	750	12,500	12,500	12,500	40,000 Typ		
Common-Mode Input Voltage Range, Min	±5	±5	±5	±5	±5	±5	±5	± <b>5</b>	±5	±3	V
Output Sink Current, Min	1.6	2	2	100 Typ	0.5	0.5	2	2	100 Typ	16	mA
Input-Output Response Time, Typ	40	30	30	40	40	33	30	30	40	17	ns
Fan-Out to Series 54 TTL	1	grad 1 sylv	1	10	1	1	1 1	1	10	10	
	12	12	12	12	12	12	12	12	12	5	V <sub>CC+</sub>
Power Supplies Required	6	6	6	3 to 12	6	6	6	6	3 to 12	5	Vcc-
Packages	J, L, N, S	J, L, N, P, Z	J, L, N, P, Z	J, L, N, Z	J, L, N, S	J, L, N	J, N, Z	J, N, Z	N, J, Z	J, N	

#### Series 72 and Series 75

	1. 3.8 1. 4.	SIN	GLE		DUAL C	HANNEL	DUAL						
TYPE	SN72710	SN72510	SN72810	SN72306*	SN72711	SN72811	SN72720	SN72820	SN72514	SN72506*	SN75107A <sup>†</sup>	UNIT	
Input Offset Voltage, Max	7.5	3.5	5	5	5	5	7.5	3.5	3.5	5	25	mV	
Input Offset Current, Max	15	5	5	5	15	5	15	5	5	5	10	μА	
Input Bias Current, Max	100	20	20	25	100	30	100	20	20	25	75	μА	
Voltage Amplification, Min	700	10,000	10,000	40,000 Typ	700	10,000	700	10,000	10,000	40,000 Typ			
Common-Mode Input Voltage Range, Min	±5	±5	±5	±5	±5	±5	±5	±5	±5	±5	±3	٧	
Output Sink Current, Min	1.6	1.6	1.6	100 Typ	0.5	0.5	3.	1.6	1.6	100	16	mA	
Input-Output Response Time, Typ	40	30	30	40	40	33	40	30	30	40	17	ns	
Fan-Out to Series 74 TTL	40% 1 ye /	1	1.	10	. 1s	1	35.1	11	1	10	10		
Power Supplies Required	12	12	12	12	12	12	12	12	12	12	5	V <sub>CC+</sub>	
rower supplies Required	6	6	6	3 to 12	6	6	6	6	6	3 to 12	5	Vcc-	
Packages	J, L, N, S	J, L, N, P, Z	J, L, N, P, Z	J, L, N, Z	J, L, N, S	J, L, N	N	J, N, Z	J, N, Z	J, N, Z	J, N		

<sup>\*</sup>To be announced soon


<sup>&</sup>lt;sup>†</sup>Data sheet in the line circuits section.

## LINEAR CIRCUIT TYPES SN52510, SN72510 INTEGRATED CIRCUITS OF DIFFERENTIAL COMPARATORS WITH STROBE

- Low Offset Characteristics
- High Differential Voltage Amplification
- Fast Response Times
- Output Compatible with Most TTL and DTL Circuits

#### description

The SN52510 and SN72510 monolithic high-speed voltage comparators are improved versions of the SN52710 and SN72710 with an extra stage added to increase voltage amplification and accuracy, and a strobe input for greater flexibility. Typical voltage amplification is 33,000. Since the output cannot be more positive than the strobe, a low-level input at the




Resistor values are nominal in ohms.

strobe will cause the output to go low regardless of the differential input. Component matching, inherent in integrated circuit fabrication techniques, produces a comparator with low-drift and low-offset characteristics. These circuits are particularly useful for applications requiring an amplitude discriminator, memory sense amplifier, or a high-speed limit detector.

The SN52510 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C; the SN72510 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### terminal assignments



NC-No internal connection

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC+</sub> (see Note 1)	14.V
Supply voltage V <sub>CC</sub> (see Note 1)	
Differential input voltage (see Note 2	
Input voltage (either input, see Note	1)
	6 V
Peak output current (t <sub>W</sub> ≤1 s)	10 mA
	(or below) 70°C free-air temperature (see Note 3)
Operating free-air temperature range:	SN52510 Circuits
	SN72510 Circuits
Storage temperature range	
	e for 60 seconds: J, L, or Z package
Load temperature 1/16 inch from eac	e for 10 seconds: N or P package

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.
  - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
  - 3. For operation of the SN52510 above 70°C free-air temperature, refer to Dissipating Derating Curve, Figure 13.

electrical characteristics at specified free-air temperature,  $V_{CC+} = 12 \text{ V}$ ,  $V_{CC-} = -6 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONST		SN52510	0		UNIT		
	TANAMETEN	TEST CONDI	TIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNI
VIO	Input offset voltage	R <sub>S</sub> ≤ 200 Ω,	25°C		0.6	2		1.6	3.5	mV
VIO	ripur orrset voltage	See Note 4	Full range	250 10		3			4.5	11110
-	Average temperature coefficient	R <sub>S</sub> = 50 Ω,	MIN to 25°C		3	10		3	20	
ανιο	of input offset voltage	See Note 4	25°C to MAX		3	10		3	20	μV/*
			25°C		0.75	3	100000	1.8	5	
110	Input offset current	See Note 4	MIN		1.8	7		N 1 7 11	7.5	μΑ
			MAX		0.25	3			7.5	
	Average temperature coefficient	11.11.11.11	MIN to 25°C		15	75		24	100	
α110	of input offset current	See Note 4	25°C to MAX		5	25	1111	15	50	nA/
			25"C		7	15		7	20	10.79
IВ	Input bias current	See Note 4	MIN		12	25		9	30	μΑ
<sup>I</sup> SH	High-level strobe current	V(strobe) = 5 V, V <sub>ID</sub> = -5 mV	25°C			1100			± 100	μΑ
<sup>l</sup> SL	Low-level strobe current	V <sub>(strobe)</sub> = -100 mV, V <sub>ID</sub> = 5 mV	25°C		=1	-2.5		-1	-2.5	mΑ
VICR	Common-mode input voltage range	V <sub>CC</sub> -= -7 V	Full range	±5			+5			v
VID	Differential input voltage range		Full range	± 5			±5			V
	Large-signal differential	No load,	25°C	12,500	33,000	4000	10,000	33,000	12.4.25.54	
AVD	voltage amplification	Vo = 0 to 2.5 V	Full range	10,000			8,000		100	
	High-level output voltage	V <sub>ID</sub> = 5 mV, I <sub>OH</sub> = 0	Full range		48	5		4.8	5	V
VOH	rngn-level output voltage	V <sub>ID</sub> = 5 mV, I <sub>OH</sub> = -5 mA	Full range	2.5	3.6 §		2.5	3.6 §		ľ
		V <sub>ID</sub> = -5 mV, I <sub>OL</sub> = 0	Full range	-1	-0.5 <sup>§</sup>	· 0‡	-1	-0.5§	0‡	V
V <sub>OL</sub>	Low-level output voltage	V <sub>(strobe)</sub> = 0.3 V, V <sub>ID</sub> = 5 mV, I <sub>OL</sub> = 0	Full range	=1.		0‡	-1		0‡	v
		V <sub>ID</sub> = -5 mV,	25°C	2	2.4		1.6	2.4		
loL	Low-level output current	1 12 T 15 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	MIN	1	2.3		0.5	2.4		m/
9 19 3		V <sub>O</sub> = 0	MAX	0.5	2.3	A THE	0.5	2.4	42.00	
o	Output resistance	V <sub>O</sub> = 1.4 V	25°C		200			200		25
CMRR	Common-mode rejection ratio	R <sub>S</sub> ≤ 200 Ω	Full range	80	100§		70	100\$		dB
CC+	Supply current from VCC+	13.0 V/O 2003 PAST	Full range		5.5 \$	9		5.5	9	m/
cc-	Supply current from V <sub>CC</sub> -	V <sub>ID</sub> = -5 mV,	Full range		-3.5 <sup>§</sup>	-7	1	-3.5§	-7	m/
PD	Total power dissipation	No load	Full range	1	908	150		908	150	mV

<sup>†</sup>Unless otherwise noted, all characteristics are measured with the strobe open. Full range (MIN to MAX) for SN52510 is -55°C to 125°C and for the SN72510 is 0°C to 70°C.

NOTE 4: These characteristics are verified by measurements at the following temperatures and output voltage levels: for SN52510,  $V_0 = 1.8 \text{ V}$  at  $T_A = -55^{\circ}\text{C}$ ,  $V_0 = 1.4 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , and  $V_0 = 10 \text{ V}$  at  $T_A = 125^{\circ}\text{C}$ ; for SN72510,  $V_0 = 1.5 \text{ V}$  at  $T_A = 0^{\circ}\text{C}$ ,  $V_0 = 1.4 \text{ V}$  at  $V_0 = 1.2 \text{$ 

### switching characteristics, $V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -6 \text{ V}$ , $T_A = 25 ^{\circ} \text{C}$

PARAMETER		TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
Response time	R <sub>L</sub> = ∞,	C <sub>L</sub> = 5 pF,	See Note 5		30	80	ns
Strobe release time	R <sub>L</sub> = ∞,	CL = 5 pF,	See Note 6	7,417	5	25	ns

NOTES: 5. The response time specified is for a 100-mV input step with 5-mV overdrive.

6. For testing purposes, the input bias conditions are selected to produce an output voltage of 1.4 V. A 5-mV overdrive is then added to the input bias voltage to produce an output voltage which rises above 1.4 V. The time interval is measured from the 50% point of the strobe voltage curve to the point where the overdriven output voltage crosses the 1.4 V level.

<sup>‡</sup>The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when 0 V is the maximum, the minimum limit is a more-negative voltage.

 $<sup>\</sup>S$  These typical values are at  $T_A = 25^{\circ}$  C.

#### **DEFINITION OF TERMS**

Input Offset Voltage (V<sub>IO</sub>) The d-c voltage which must be applied between the input terminals to force the quiescent d-c output voltage to the specified level. The input offset voltage may also be defined for the case where two equal resistances (RS) are inserted in series with the input leads.

Average Temperature Coefficient of Input Offset Voltage ( $\alpha_{V|O}$ ) The ratio of the change in input offset voltage to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{VIO} = \frac{|(V_{IO} \otimes T_{A(1)}) - (V_{IO} \otimes T_{A(2)})|}{T_{A(1)} - T_{A(2)}}$$
 where  $T_{A(1)}$  and  $T_{A(2)}$  are the specified temperature extremes.

Input offset Current (I<sub>IO</sub>) The difference between the currents into the two input terminals with the output at the specified level.

Average Temperature Coefficient of Input Offset Current ( $\alpha_{\text{IIO}}$ ) The ratio of the change in input offset current to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{IIO} = \left| \frac{(I_{IO} @ T_{A(1)}) - (I_{IO} @ T_{A(2)})}{T_{A(1)} - T_{A(2)}} \right|$$
 where  $T_{A(1)}$  and  $T_{A(2)}$  are the specified temperature extremes.

Input Bias Current (IIB) The average of the currents into the two input terminals with the output at the specified level.

High-Level Strobe Current (ISH) The current flowing into or out of the strobe at a high-level voltage.

Low-Level Strobe Current (ISL) The current flowing out of the strobe at a low-level voltage.

Common-Mode Input Voltage Range (V<sub>ICR</sub>) The range of common-mode voltage which if exceeded will cause the amplifier to cease functioning properly.

Differential Input Voltage Range (V<sub>ID</sub>) The range of voltage between the two input terminals which if exceeded will cause the comparator to cease functioning properly.

Large-Signal Differential Voltage Amplification (AVD) The ratio of the change in output voltage to the change in differential input voltage producing it.

High-Level Output Voltage (VOH) The voltage at the output with the specified input conditions applied which should establish a high level at the output.

Low-Level Output Voltage (V<sub>OL</sub>) The voltage at the output with the specified input conditions applied which should establish a low level at the output.

Low-Level Output Current (IOL) The current flowing into the output at a specified low-level output voltage.

Output Resistance (r<sub>O</sub>) The resistance between the output terminal and ground.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

Total Power Dissipation (PD) The total d-c power supplied to the device less any power delivered from the device to a load. At no load:  $P_D = V_{CC+} \cdot I_{CC+} + V_{CC-} \cdot I_{CC-}$ .


Response Time The interval between the application of an input step function and the time when the output crosses the logic threshold voltage. The input step drives the comparator from some initial condition sufficient to saturate the output to an input level just barely in excess of that required to bring the output back to the logic threshold voltage. This excess is referred to as the voltage overdrive.

Strobe Release Time The time required for the output to rise to the logic threshold voltage after the strobe terminal has been driven from the low logic level to the high logic level. Appropriate input conditions are assumed.

#### TYPICAL CHARACTERISTICS



#### FREE-AIR TEMPERATURE




#### TA-Free-Air Temperature-°C

#### FIGURE 1


#### **OUTPUT VOLTAGE LEVELS**

#### FREE-AIR TEMPERATURE




#### FIGURE 3

#### SN52510



## LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs







#### V<sub>CC+</sub>-Positive Supply Voltage-V FIGURE 2

### LOW-LEVEL OUTPUT CURRENT

#### FREE-AIR TEMPERATURE



### SN72510




V<sub>ID</sub>-Differential Input Voltage-mV

FIGURE 6

#### TYPICAL CHARACTERISTICS

#### INPUT BIAS CURRENT



#### FIGURE 7

### OUTPUT RESPONSE FOR





FIGURE 9

COMMON-MODE PULSE RESPONSE



Output Voltage V

t-Time-ns


40 80

TA = 25 C

120


160

#### COMMON-MODE REJECTION RATIO




#### FIGURE 8

## STROBE RELEASE TIME FOR VARIOUS INPUT OVERDRIVES







TEST CIRCUIT FOR FIGURE 11

NOTE 4: These characteristics are verified by measurements at the following temperatures and output voltage levels: for SN52510,  $V_O = 1.8 \text{ V}$  at  $T_A = -55^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , and  $V_O = 1 \text{ V}$  at  $T_A = 125^{\circ}\text{C}$ ; for SN72510,  $V_O = 1.5 \text{ V}$  at  $T_A = 0^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $V_O = 1.2 \text{$ 

3

#### TYPICAL CHARACTERISTICS

TOTAL POWER DISSIPATION vs

#### FREE-AIR TEMPERATURE




FIGURE 12

#### THERMAL INFORMATION

## SN52510 DISSIPATION DERATING CURVE





FIGURE 13

3-66


## LINEAR INTEGRATED CIRCUIT TYPES SN52514, SN72514 CIRCUITS DUAL DIFFERENTIAL COMPARATORS WITH STROBES

- Fast Response Times
- High Differential Voltage Amplification
- Low Offset Characteristics
- Outputs Compatible with Most TTL and DTL Circuits

#### schematic (each comparator)



J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection

#### description

The SN52514 and SN72514 are improved versions of the SN72720 dual high-speed voltage comparator. When compared with the SN72720, these circuits feature higher amplification (typically 33,000) due to an extra amplification stage, increased accuracy because of lower offset characterisites, and greater flexibility with the addition of a strobe to each comparator. Since the output cannot be more positive than the strobe, a low-level input at the strobe will cause the output to go low regardless of the differential input.

These circuits are especially useful in applications requiring an amplitude discriminator, memory sense amplifier, or a high-speed limit detector. The SN52514 is characterized for operation over the full military temperature range of –55°C to 125°C; the SN72514 is characterized for operation from 0°C to 70°C.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC+</sub> (see Note 1)	٧
Supply voltage V <sub>CC</sub> (see Note 1)	٧
Differential input voltage (see Note 2)±5	٧
Input voltage (either input, see Note 1)	٧
Strobe voltage (see Note 1)	٧
Peak output current (t <sub>W</sub> ≤1 s)	Α
Continuous total power dissipation: each comparator	W
total package (see Note 3)	W
Operating free-air temperature range: SN52514 Circuits	C
SN72714 Circuits 0°C to 70°	C,
Storage temperature range	C
Lead temperature 1/16 inch from case for 60 seconds: J package	C
Lead temperature 1/16 inch from case for 10 seconds: N package	Ċ

NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.

- 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
- 3. For SN52514, this rating applies at (or below) 95°C free-air temperature. For operation above this temperature, derate linearly at the rate of 10.9 mW/°C. For SN72514, this rating applies at (or below) 70°C free-air temperature without derating.

electrical characteristics at specified free-air temperature,  $V_{CC+} = 12 \text{ V}$ ,  $V_{CC-} = -6 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDIT	rionet		SN5251	4	1.44	UNIT		
	FANAMEIEN	TEST CONDIT	I IONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vio	Input offset voltage	R <sub>S</sub> ≤ 200 Ω,	25°C		0.6	2		1.6	3.5	mV
VIO	Input offset voltage	See Note 4	Full range			3		J - (), 4	4.5	] mv
	Average temperature coefficient	$R_S = 50 \Omega$ ,	MIN to 25°C		3	10		3	20	μV/°C
αVIO	of input offset voltage	See Note 4	25°C to MAX		3	10	4.30	3	20	μν/ (
			25°C		0.75	3	100	1.8	5	
lio	Input offset current	See Note 4	MIN		1.8	7			7.5	μΑ
			MAX		0.25	3		1. 1. 1. 1. 1.	7.5	1
	Average temperature coefficient		MIN to 25°C	188.7	15	75	34 1	24	100	
αΠΟ	of input offset current	See Note 4	25°C to MAX	As a second	5	25	500 ag ( a )	15	50	nA/°C
		7_7_1	25°C		7	15		7	20	
IB	Input bias current	See Note 4	MIN		12	25		9	30	μА
<sup>I</sup> SH	High-level strobe current	V <sub>(strobe)</sub> = 5 V, V <sub>ID</sub> = -5 mV	25°C			±100			±100	μА
<sup>I</sup> SL	Low-level strobe current	V <sub>(strobe)</sub> = -100 mV, V <sub>ID</sub> = 5 mV	25°C		-1	-2.5	12.0	-1	-2.5	mA
VICR	Common-mode input voltage range	V <sub>CC</sub> - = -7 V	Full range	±5			±5			v
VID	Differential input voltage range		Full range	±5			±5		1. A 1. A	V
	Large-signal differential	No load,	25°C	12,500	33,000		10,000	33,000	1. 19.10. 19.0	
AVD	voltage amplification	V <sub>O</sub> = 0 to 2.5 V	Full range	10,000		1918	8,000	(L) (E) (E)		
V		V <sub>ID</sub> = 5 mV I <sub>OH</sub> = 0	Full range		48	5		48	5	V
Voн	High-level output voltage	V <sub>ID</sub> = 5 mV, I <sub>OH</sub> = -5 mA	Full range	2.5	3.6 §		2.5	3.6 §		] '
		V <sub>ID</sub> = -5 mV, I <sub>OL</sub> = 0	Full range	-1	-0.5 §	0‡	-1	-0.5 §	0‡	v
VOL	Low-level output voltage	V <sub>(strobe)</sub> = 0.3 V, V <sub>ID</sub> = 5 mV, I <sub>OL</sub> = 0	Full range	-1		<b>o</b> ‡	-1		0‡	v
			25°C	2	2.4		1.6	2.4		
loL	Low-level output current	V <sub>ID</sub> = -5 mV,	MIN	1	2.3		0.5	2.4	No Sec	mA
		VO = 0	MAX	0.5	2.3	7-14-7	0.5	2.4		1
r <sub>o</sub>	Output resistance	V <sub>O</sub> = 1.4 V	25°C	1000	200			200		Ω
	Common-mode rejection ratio	R <sub>S</sub> ≤ 200 Ω	Full range	80	100§		70	100 8		dB
CC+	Supply current from V <sub>CC+</sub> ¶		Full range		5.5 §	9	1775	5.5 8	9	mA
Icc-	Supply current from V <sub>CC</sub> _¶	V <sub>ID</sub> = -5 mV,	Full range		-3.5 §	-7		-3.5 §	-7	mA
P <sub>D</sub>	Total power dissipation ¶	No load	Full range	+	90§	150	+	908	150	mW

<sup>†</sup>Unless otherwise noted, all characteristics are measured with the strobe open. Full range (MIN to MAX) for SN52514 is -55°C to 125°C and for the SN72514 is 0°C to 70°C.

NOTE 4: These characteristics are verified by measurements at the following temperatures and output voltage levels: for SN52514,  $V_O = 1.8 \text{ V}$  at  $T_A = -55^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , and  $V_O = 10 \text{ V}$  at  $T_A = 125^{\circ}\text{C}$ ; for SN72514,  $V_O = 1.5 \text{ V}$  at  $T_A = 0^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , and  $V_O = 1.2 \text{ V}$  at  $T_A = 70^{\circ}\text{C}$ . These output voltage levels were selected to approximate the logic threshold voltages of the types of digital logic circuits these comparators are intended to drive.

#### switching characteristics, $V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -6 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
Response time	R <sub>L</sub> =∞,	C <sub>L</sub> = 5 pF, See Note 5	30	80	ns
Strobe release time	R <sub>L</sub> = ∞,	C <sub>L</sub> = 5 pF, See Note 6	5	25	ns

NOTES: 5. The response time specified is for a 100-mV input step with 5-mV overdrive.

6. For testing purposes, the input bias conditions are selected to produce an output voltage of 1.4 V. A 5-mV overdrive is then added to the input bias voltage to produce an output voltage which rises above 1.4 V. The time interval is measured from the 50% point of the strobe voltage curve to the point where the overdriven output voltage crosses the 1.4 V level.

For definition of terms and typical characteristic curves, see the SN52510/SN72510 data sheet on page 3-60.

PRINTED IN U.S.A.

<sup>‡</sup>The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when 0 V is the maximum, the minimum limit is a more-negative voltage.

<sup>§</sup>These typical values are at T<sub>A</sub> = 25°C.

<sup>¶</sup>Suppy current and power dissipation limits apply for each comparator.

## LINEAR INTEGRATED CIRCUITS


## CIRCUIT TYPES SN52710, SN72710 DIFFERENTIAL COMPARATORS

- Fast Response Times
- Low Offset Characteristics
- Output Compatible with Most TTL and DTL Circuits

#### description

The SN52710 and SN72710 are monolithic high-speed comparators having differential inputs and a low-impedance output. Component matching, inherent in silicon integrated circuit fabrication techniques, produces a comparator with low-drift and low-offset characteristics. These circuits are especially useful for applications requiring an amplitude discriminator, memory sense amplifier, or a high-speed voltage comparator. The SN52710 is characterised for operation over the full military temperature range of -55°C to 125°C; the SN72710 is characterized for operation from 0°C to 70°C.

#### schematic





Component values shown are nominal.


#### terminal assignments

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)

L PLUG-IN PACKAGE (TOP VIEW) S FLAT PACKAGE (TOP VIEW)







NC-No internal connection

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN52710	SN72710	UNIT
Supply voltage V <sub>CC+</sub> (see Note 1)	TO THE WAS DISTORTED AND THE SECOND STATES	14	14	٧
Supply voltage V <sub>CC</sub> — (see Note 1)		-7	-7	٧
Differential input voltage (see Note 2)	a talangan til de kindy evan her di	±5	±5	V
Input voltage (either input, see Note 1)		±7	±7	٧
Peak output current $(t_W \le 1 s)$		10	10	mA
Continuous total power dissipation at (or below) 70°C free-air temperature (see Note 3)		300	300	mW
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1/16 inch from case for 60 seconds	J, L, or S package	300	300	°C
Lead temperature 1/16 inch from case for 10 seconds	N package	260	260	°C

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.
  - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
  - 3. For operation of the SN52710 above 70°C free-air temperature, refer to Dissipation Derating Curve, Figure 8.

electrical characteristics at specified free-air temperature,  $V_{CC+} = 12 \text{ V}$ ,  $V_{CC-} = -6 \text{ V}$  (unless otherwise noted)

1. 1.	DADAMETER	T-07 0011517101101		S	N5271	0	S			
	PARAMETER	TEST CONDITIONS†		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V/		Rs ≤ 200 Ω. See Note 4	25°C		2	5		2	7.5	
VIO	Input offset voltage	$R_S \le 200 \Omega$ , See Note 4	Full range			6			10	mV
αVIO	Average temperature coefficient of input offset voltage	$R_S \le 200 \Omega$ , See Note 4	Full range		5			7.5		μV/°C
1	Input offset current	See Note 4	25°C		1	10		1	15	
10	input offset current	See Note 4	Full range			20			25	μΑ
		See Note 4	25°C		25	75		25	100	
IB	Input bias current	See Note 4	Full range	14754		150	E		150	μΑ
VI	Input voltage range	V <sub>CC</sub> _ = -7 V	25° C	±5			±5	4.25.63	100	V
V <sub>ID</sub>	Differential input voltage range		25°C	±5		I Jak	±5			V
AVD	Large-signal differential	No load, See Note 4	25°C	750	1500		700	1500		
^VD	voltage amplification	No load, See Note 4	Full range	500			500			
V <sub>OH</sub>	High-level output voltage	$V_{ID} = 15 \text{ mV},  I_{OH} = -0.5 \text{ mA}$	25°C	2.5	3.2	4	2.5	3.2	4	V
VOL	Low-level output voltage	V <sub>ID</sub> = -15 mV, I <sub>OL</sub> = 0	25°C	-1	-0.5	0‡	-1	-0.5	0‡	٧
IOL	Low-level output current	$V_{ID} = -15 \text{ mV}, V_{O} = 0$	25°C	1.6	2.5				Latin	mA
ro	Output resistance	V <sub>O</sub> = 1.4 V	25°C		200			200		Ω
CMRR	Common-mode rejection ratio	R <sub>S</sub> ≤ 200 Ω	25°C	70	90		65	90		dB
ICC+	Supply current from V <sub>CC+</sub>	V <sub>ID</sub> = -5 V to 5 V	25°C		5.4	10.1		5.4		mA
Icc-	Supply current from V <sub>CC</sub> -	(-10 mV for typ),	25°C		-3.8	-8.9		-3.8		mA
PD	Total power dissipation	No load	25°C		88	175		88		mW

NOTE 4: These characteristics are verified by measurements at the following temperatures and output voltage levels: for SN52710,  $V_O = 1.8 \text{ V}$  at  $T_A = -55^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , and  $V_O = 1 \text{ V}$  at  $T_A = 125^{\circ}\text{C}$ ; for SN72710,  $V_O = 1.5 \text{ V}$  at  $T_A = 0^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $V_O = 1.2 \text{$ 

#### switching characteristics, VCC+ = 12 V, VCC- = -6 V, TA = 25°C

1	PARAMETER	TEST CONDITIONS	SN52710	SN72710	UNIT	
	ANAMETEN	TEST CONDITIONS	TYP	TYP	7 01411	
ſ	Response time	No load, See Note 5	40	40	ns	


NOTE 5: The response time specified is for a 100-mV input step with 5-mV overdrive,


For definitions of terms, mechanical data and ordering instructions, see SN52711/SN72711 data sheet dated February 1971.

 $<sup>^{\</sup>dagger}$  Full range for SN52710 is  $-55^{\circ}$  C to  $125^{\circ}$  C and for SN72710 is  $0^{\circ}$  C to  $70^{\circ}$  C.

<sup>‡</sup>The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when 0 V is the maximum, the minimum limit is a more-negative voltage.

#### TYPICAL CHARACTERISTICS





# COMMON-MODE PULSE RESPONSE vs ELAPSED TIME




FIGURE 3





FIGURE 4

#### TYPICAL CHARACTERISTICS








FIGURE 5

FIGURE 6





PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME SER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE. TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

### LINEAR INTEGRATED **CIRCUITS**


### CIRCUIT TYPES SN52711, SN72711 **DUAL-CHANNEL DIFFERENTIAL COMPARATORS** WITH STROBES

- Fast Response Times Low Offset Characteristics
- Output Compatible with Most TTL and DTL Circuits
- Designed to be Interchangeable with Fairchild µA711 and µA711C

#### description


The SN52711 and SN72711 circuits are high-speed dual-channel comparators with differential inputs and a low-impedance output. Component matching, inherent with silicon monolithic circuit fabrication techniques, produces a comparator circuit with lowdrift and low-offset characteristics. An independent strobe input is provided for each of the two channels, which when taken low, inhibits the associated channel. If both strobes are simultaneously low, the output will be low regardless of the conditions applied to the differential inputs. The comparator output pulse width may be "stretched" by varying the capacitive loading. These dual comparators are particularly useful for applications requiring an

#### schematic



amplitude-discriminating sense amplifier with an adjustable threshold voltage. The SN52711 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN72711 is characterized for operation from 0°C to 70°C.

#### terminal assignments



NC-No Internal Connection

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

기능병하는 발표시간 하는 요즘 이번 그는 가장이 그 그래요?		SN52711	SN72711	UNIT
Supply voltage V <sub>CC+</sub> (see Note 1)		14	14	V
Supply voltage V <sub>CC</sub> — (see Note 1)		-7	-7	V
Differential input voltage (see Note 2)	±5	±5	V	
Input voltage (either input, see Note 1)		±7	±7	V
Strobe voltage (see Note 1)		6	- 6	V
Peak output current (t <sub>W</sub> ≤ 1 s)		50	50	mA
Continuous total power dissipation at (or below) 70°C free-air temperature (see Note 3)		300	300	mW
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1/16 inch from case for 60 seconds	J, L, or S package	300	300	°C
Lead temperature 1/16 inch from case for 10 seconds	N package	260	260	°C

- All voltage values, except differential voltages, are with respect to network ground terminal,
  - Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
  - 3. For operation of SN52711 above 70°C free-air temperature, refer to Dissipation Derating Curve, Figure 9.

electrical characteristics at specified free-air temperature,  $V_{CC+} = 12 \text{ V}$ ,  $V_{CC-} = -6 \text{ V}$  (unless otherwise noted)

	PARAMETER TEST CONDITION			S	N5271	1	SN72711			Ī <u> </u>
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		$R_S \le 200 \Omega$ , $V_{IC} = 0$ ,	25°C		1	3.5		1	5	
V ' ' '	Input offset voltage	See Note 4	Full range			4.5		a i i	6	mv
VIO	input offset vortage	$R_{S} \leq 200 \Omega$ ,	25°C		1	5	14.j.1.i.	1	7.5	] mv
		See Note 4	Full range			6			10	
αVIO	Average temperature coefficient of input offset voltage	$R_S \le 200 \Omega$ , $V_{IC} = 0$ , See Note 4	Full range		5			5		μV/°C
			25°C	1.7	0.5	10		0.5	15	
10	Input offset current	See Note 4	Full range			20			25	μΑ
	Input biograment	See Note 4	25°C	S 245 S	25	75		25	100	
IB .	Input bias current	See Note 4	Full range			150			150	μΑ
ISL	Low-level strobe current	V <sub>(strobe)</sub> = 0, V <sub>ID</sub> = 10 mV	25°C		-1.2	-2.5		-1.2	-2.5	mA
V <sub>I</sub>	Input voltage range	V <sub>CC</sub> -= -7 V	25°C	±5			±5			V
V <sub>ID</sub>	Differential input voltage range		25°C	±5			±5			V
A	Large-signal differential	No load,	25°C	750	1500		700	1500		
AVD	voltage amplification	V <sub>O</sub> = 0 to 2.5 V	Full range	500			500			100
V	High-level output voltage	V <sub>ID</sub> = 10 mV, I <sub>OH</sub> = 0	25°C	4145	4.5	5		4.5	5	V
VOH	High-level output vortage	V <sub>ID</sub> = 10 mV, I <sub>OH</sub> = -5 mA	25°C	2.5	3.5	100	2.5	3.5		1 V
		$V_{ID} = -10 \text{ mV}, I_{OL} = 0$	25°C	-1	-0.5	0‡	-1	-0.5	0‡	
v <sub>OL</sub>	Low-level output voltage	$V_{ID} = 10 \text{ mV}, V_{(strobe)} = 0.3 \text{ V}, $ $I_{OL} = 0$	25°C	-1		0‡	-1		0‡	V
loL	Low-level output current	$V_{1D} = -10 \text{ mV},  V_{O} = 0$	25°C	0.5	0.8		0.5	0.8		mA
ro	Output resistance	V <sub>O</sub> = 1.4 V	25°C		200			200		Ω
CMRR	Common-mode rejection ratio	R <sub>S</sub> ≤ 200 Ω	25°C	70	90		65	90		dB
ICC+	Supply current from V <sub>CC+</sub>	$V_{1D} = -5 \text{ V to } 5 \text{ V } (-10 \text{ mV for typ}),$	25°C		9			9		mA
Icc-	Supply current from V <sub>CC</sub> -	Strobes alternately grounded,	25°C		-4			-4	700	mA
PD	Total power dissipation	No load	25°C		130	200	1877	130	230	mW

NOTE 4: These characteristics are verified by measurements at the following temperatures and output voltage levels: for SN52711,  $V_O = 1.8 \text{ V}$  at  $T_A = -55^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , and  $V_O = 1.2 \text{ V}$  at  $V_O = 1.4 \text{ V}$  at V

#### switching characteristics, $V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -6 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

DADAMETER	TEST COMPLITIONS			SN52711			SN72711		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Response time	No load,	See Note 5		40	80		40		ns
Strobe release time	No load,	See Note 6	1 24	7	25		7		ns

NOTES: 5. The response time specified is for a 100-mV input step with 5-mV overdrive.

6. For testing purposes, the input bias conditions are selected to produce an output voltage of 1.4 V. A 5-mV overdrive is then added to the input bias voltage to produce an output voltage which rises above 1.4 V. The time interval is measured from the 50% point of the strobe voltage curve to the point where the overdriven output voltage crosses the 1.4 V level.

<sup>†</sup>Unless otherwise noted, all characteristics are measured with the strobe of the channel under test open. The strobe of the other channel is grounded, Full range for SN52711 is -55°C to 125°C and for the SN72711 is 0°C to 70°C.

<sup>‡</sup>The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when 0 V is the maximum, the minimum limit is a more-negative voltage.

#### **DEFINITION OF TERMS**

Input Offset Voltage (V<sub>IO</sub>) The d-c voltage which must be applied between the input terminals to force the quiescent d-c output voltage to the specified level. The input offset voltage may also be defined for the case where two equal resistances (R<sub>S</sub>) are inserted in series with the input leads.

Average Temperature Coefficient of Input Offset Voltage ( $\alpha_{VIO}$ ) The ratio of the change in input offset voltage to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{VIO} \ = \ \left| \frac{(V_{IO} \ @ \ T_{A(1)}) - (V_{IO} \ @ \ T_{A(2)})}{T_{A(1)} - T_{A(2)}} \right| \quad \text{where } T_{A(1)} \ \text{and} \ T_{A(2)} \ \text{are the specified temperature extremes.}$$

Input offset Current (I<sub>IO</sub>) The difference between the currents into the two input terminals with the output at the specified level.

Input Bias Current (IIB) The average of the currents into the two input terminals with the output at the specified level.

Low-Level Strobe Current (ISL) The current flowing out of the strobe at a low-level voltage.

Input Voltage Range ( $V_1$ ) The range of voltage which if exceeded at either input terminal will cause the comparator to cease functioning properly.

Differential Input Voltage Range (V<sub>ID</sub>) The range of voltage between the two input terminals which if exceeded will cause the comparator to cease functioning properly.

Large-Signal Differential Voltage Amplification (AVD) The ratio of the change in output voltage to the change in differential input voltage producing it.

High-Level Output Voltage (VOH) The voltage at the output with the specified input conditions applied which should establish a high level at the output.

Low-Level Output Voltage (Vol) The voltage at the output with the specified input conditions applied which should establish a low level at the output.

Low-Level Output Current (IOL) The current flowing into the output at a specified low-level output voltage.

Output Resistance (r<sub>0</sub>) The resistance between the output terminal and ground.


Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

Total Power Dissipation (PD) The total d-c power supplied to the device less any power delivered from the device to a load. At no load:  $P_D = V_{CC+} \cdot I_{CC+} + V_{CC-} \cdot I_{CC-}$ .


Response Time The interval between the application of an input step function and the time when the output crosses the logic threshold voltage. The input step drives the comparator from some initial condition sufficient to saturate the output to an input level just barely in excess of that required to bring the output back to the logic threshold voltage. This excess is referred to as the voltage overdrive.

Strobe Release Time The time required for the output to rise to the logic threshold voltage after the strobe terminal has been driven from the low logic level to the high logic level. Appropriate input conditions are assumed.


#### TYPICAL CHARACTERISTICS




#### FIGURE 1




#### FIGURE 3




### LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION



#### FIGURE 2




#### FIGURE 4



NOTE 4: These characteristics are verified by measurements at the following temperatures and output voltage levels: for SN52711,  $V_O = 1.8 \text{ V}$  at  $T_A = -55^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , and  $V_O = 1 \text{ V}$  at  $T_A = 125^{\circ}\text{C}$ ; for SN72711,  $V_O = 1.5 \text{ V}$  at  $T_A = 0^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $V_O = 1.2 \text{$ 

#### TYPICAL CHARACTERISTICS



STROBE RELEASE TIME FOR VARIOUS INPUT OVERDRIVES




FIGURE 7

FIGURE 8

#### THERMAL INFORMATION

## SN52711 DISSIPATION DERATING CURVE





FIGURE 9

## LINEAR INTEGRATED CIRCUITS

## CIRCUIT TYPE SN72720 DUAL DIFFERENTIAL COMPARATORS

- Fast Response Times Low Offset Characteristics
- Output Compatible with Most TTL and DTL Circuits

#### schematic (each comparator)



Component values shown are nominal.

### 

COMPARATOR NO. 2

NC-No internal connection

#### description

The SN72720 is two high-speed comparators in a single package, each electrically identical to the SN72710 and having differential inputs and a low-impedance output. Component matching, inherent in silicon monolithic circuit fabrication techniques, produces a comparator with low-drift and low-offset characteristics. This circuit is especially useful for applications requiring an amplitude discriminator, memory sense amplifier, or a high-speed voltage comparator. The SN72720 is characterized for operation from 0°C to 70°C.

#### absolute maximum ratings over operating temperature range (unless otherwise noted)

Supply voltage V <sub>CC+</sub> (see Note 1)
Supply voltage V <sub>CC</sub> (see Note 1)
Differential input voltage (see Note 2)
Input voltage (either input, see Note 1)
Peak output current, each comparator ( $t_W \le 1 \text{ s}$ )
Continuous total power dissipation: each comparator
total package
Operating free-air temperature range
Storage temperature range
Lead temperature 1/16 inch from case for 10 seconds

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.
  - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.

### CIRCUIT TYPE SN72720 DUAL DIFFERENTIAL COMPARATORS

electrical characteristics at specified free-air temperature,  $V_{CC+} = 12 \text{ V}$ ,  $V_{CC-} = -6 \text{ V}$  (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS		MIN	TYP	MAX	UNIT
VIO	Input offset voltage	offset voltage $R_S \le 200 \Omega$ . See Note 3		25°C		2	7.5	mV
V10	Triput offset voltage	$R_{S} \leq 200 \Omega$	See Note S	0°C to 70°C			10	"""
αVIO	Average temperature coefficient of input offset voltage	R <sub>S</sub> ≤ 200 Ω,	See Note 3	0°C to 70°C	Kiraki,	7.5	to en il	μV/°C
1	1	See Note 3		25°C		1	15	
10	Input offset current	See Note 3		0°C to 70°C			25	μΑ
1		G Note 0		25°C	7	25	100	
IB	Input bias current	See Note 3		0°C to 70°C	* *		150	μΑ
V <sub>I</sub>	Input voltage range	V <sub>CC</sub> -= -7 V		25°C	±5	2.		V
VID	Differential input voltage range			25°C	±5			V
	Large-signal differential	N-11	C N O	25°C	700	1500		
AVD	voltage amplification	No load,	See Note 3	0°C to 70°C	500		100	]
Voн	High-level output voltage	V <sub>ID</sub> = 15 mV,	I <sub>OH</sub> = -0.5 mA	25°C	2.5	3.2	4	٧
VOL	Low-level output voltage	$V_{ID} = -15 \text{ mV},$	IOL = 0	25°C	-1	-0.5	0‡	V
ro	Output resistance	V <sub>O</sub> = 1.4 V	:	25°C		200		Ω
CMRR	Common-mode rejection ratio	R <sub>S</sub> ≤ 200 Ω		25°C	65	90	**************************************	dB
ICC+	Supply current from V <sub>CC+</sub> (each comparator)	V <sub>ID</sub> = -5 V to 5	i V	25°C		5.4		mA
Icc-	Supply current from V <sub>CC</sub> — (each comparator)	(-10 mV 1	or typ),	25°C		-3.8		mA
PD	Total power dissipation (each comparator)	No load	****	25°C	ζ	88		mW

NOTE 3:These characteristics are verified by measurements at the following temperatures and output voltage levels:  $V_O = 1.5 \text{ V}$  at  $T_A = 0^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , and  $V_O = 1.2 \text{ V}$  at  $T_A = 70^{\circ}\text{C}$ . These output voltage levels were selected to approximate the logic threshold voltages of the types of digital logic circuits these comparators are intended to drive.

The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when 0 V is the maximum, the minimum limit is a more-negative voltage.

#### switching characteristics, $V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -6 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
Response time	No load, See Note 4	40	ns

NOTE 4: The response time specified is for a 100-mV input step with 5-mV overdrive.

For definition of terms, refer to page of the SN52711/SN72711 data sheet. Typical characteristic curves on the SN72710 data sheet, pages 3-70 and 3-71, are applicable for the SN72720.

- Low Offset Characteristics
- High Differential Voltage Amplification
- Fast Response Times
- Output Compatible with Most TTL and DTL Circuits

#### description

The SN52810 and SN72810 are improved versions of the SN52710 and SN72710 high-speed voltage comparators with an extra stage added to increase voltage amplification and accuracy. Typical amplification is 33,000. Component matching, inherent in monolithic integrated circuit fabrication techniques, produces a comparator with low-drift and low-offset characteristics. These circuits are particularly useful for applica-

NONINVERTING 100 OUTPUT INVERTING 117 k

tions requiring an amplitude discriminator, memory sense amplifier, or a high-speed limit detector.

The SN52810 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C; the SN72810 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

schematic

#### terminal assignments

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)	L PLUG-IN PACKAGE (TOP VIEW)	P DUAL-IN-LINE PACKAGE (TOP VIEW)	Z FLAT PACKAGE (TOP VIEW)
NC NC NC VCC- NC PUT NC PUT NC PUT NC NN NN	OUTPUT  OUTPUT	VCC. PUT NC NC  8 7 6 5  1 2 3 4  GND NON- INV VCC- INPUT NPUT VCC-	NC NC VCC+ NC PUT NC (4) (1) (2) (1) (8) (9) (4) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1

NC-No internal connection

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC+</sub> (see Note 1)
Supply voltage V <sub>CC</sub> (see Note 1)
Differential input voltage (see Note 2)
Input voltage (either input, see Note 1)
Peak output current ( $t_W \le 1$ s)
Continuous total power dissipation at (or below) 70°C free-air temperature (see Note 3)
Operating free-air temperature range: SN52810 Circuits
SN72810 Circuits 0°C to 70°C
Storage temperature range
Lead temperature 1/16 inch from case for 60 seconds: J, L, or Z package
Lead temperature 1/16 inch from case for 10 seconds: N or P package

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.
  - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
  - 3. For operation of the SN52810 above 70°C free-air temperature, refer to Dissipating Derating Curve, Figure 1.

electrical characteristics at specified free-air temperature,  $V_{CC+} = 12 \text{ V}$ ,  $V_{CC-} = -6 \text{ V}$  (unless otherwise noted)

		TEST CONDITIONS†			SN52810			SN72810		
	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V	Input offset voltage	$R_S \leq 200 \Omega$ ,	25°C		0.6	2		1.6	3.5	T
VIO	input offset vortage	See Note 4	Full range			3		1. 1. 1. 1. 14	4.5	mV
	Average temperature coefficient	$R_S = 50 \Omega$ ,	MIN to 25°C		3	10		3	20	
αVIO	of input offset voltage	See Note 4	25°C to MAX		3	10		3	20	μV/°C
			25° C		0.75	3		1.8	5	
110	Input offset current	See Note 4	MIN		1.8	7		44 1 1 1	7.5	μА
			MAX	3.19.1	0.25	3			7.5	1
10.10	Average temperature coefficient	See Note 4	MIN to 25°C		15	75		24	100	nA/°C
αΠΟ	of input offset current	See Note 4	25°C to MAX		5	25		15	50	nA/ C
		G N 4	25°C		7	15		7	20	
I <sub>IB</sub> Input bias current	See Note 4	MIN		12	25		9	30	μA	
VICR	Common-mode input voltage range	V <sub>CC</sub> - = -7 V	Full range	±5			±5		r gart. Na sara	V
VID	Differential input voltage range		Full range	±5	Mary 1986	1. 124	±5			V
	Large-signal differential	No load,	25°C	12,500	33,000		10,000	33,000		
AVD	voltage amplification	V <sub>O</sub> = 0 to 2.5 V	Full range	10,000			8,000		-	1
Vон	High-level output voltage	V <sub>ID</sub> = 5 mV I <sub>OH</sub> = 0	Full range	est for	4§	5		4§	5	
νон	nigirievei output voitage	V <sub>ID</sub> = 5 mV, I <sub>OH</sub> = -5 mA	Full range	2.5	3.6 §		2.5	3.6§		] `
VOL	Low-level output voltage	V <sub>1D</sub> = -5 mV, I <sub>OL</sub> = 0	Full range	-1	-0.5 §	0‡	-1	-0.5§	0‡	V
aga ara	A STATE OF THE STA		25° C	2	2.4		1.6	2.4		
loL .	Low-level output current	V <sub>ID</sub> = -5 mV,	MIN	1	2.3		0.5	2.4		mA
		V <sub>O</sub> = 0	MAX	0.5	2.3		0.5	2.4		1
ro	Output resistance	V <sub>O</sub> = 1.4 V	25° C	541 (5	200			200		Ω
CMRR	Common-mode rejection ratio	R <sub>S</sub> ≤ 200 Ω	Full range	80	100§		70	100 §		dB
I <sub>CC+</sub>	Supply current from V <sub>CC+</sub>		Full range		5.5 §	9		5.5 §	9	mA
Icc-	Supply current from VCC-	$V_{ID} = -5 \text{ mV},$	Full range		-3.5 §	-7		-3.5§	-7	mA
PD	Total power dissipation	No load	Full range	1	90 §	150		90§	150	mW

<sup>†</sup>Full range (MIN to MAX) for SN52810 is -55°C to 125°C and for the SN72810 is 0°C to 70°C.

NOTE 4: These characteristics are verified by measurements at the following temperatures and output voltage levels: for SN52810,  $V_O = 1.8 \text{ V}$  at  $T_A = -55^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , and  $V_O = 10 \text{ V}$  at  $T_A = 125^{\circ}\text{C}$ ; for SN72810,  $V_O = 1.5 \text{ V}$  at  $T_A = 0^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $V_O = 1.6 \text{ V}$  at  $V_O = 1.2 \text{$ 

switching characteristics, VCC+ = 12 V, VCC- = -6 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN TYP MAX UNIT
Response time	$R_L = \infty$ , $C_L = 5  pF$ , See Note 5	30 80 ns

NOTE 5: The response time specified is for a 100-mV input step with 5-mV overdrive.

<sup>‡</sup>The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when 0 V is the maximum, the minimum limit is a more-negative voltage.

<sup>§</sup> These typical values are at  $T_A = 25^{\circ} C$ .

#### **DEFINITION OF TERMS**

Input Offset Voltage (V<sub>IO</sub>) The d-c voltage which must be applied between the input terminals to force the quiescent d-c output voltage to the specified level. The input offset voltage may also be defined for the case where two equal resistances (R<sub>S</sub>) are inserted in series with the input leads.

Average Temperature Coefficient of Input Offset Voltage ( $\alpha_{VIO}$ ) The ratio of the change in input offset voltage to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{VIO} = \left| \frac{(V_{IO} @ T_{A(1)}) - (V_{IO} @ T_{A(2)})}{T_{A(1)} - T_{A(2)}} \right| \quad \text{where } T_{A(1)} \text{ and } T_{A(2)} \text{ are the specified temperature extremes.}$$

Input offset Current (I<sub>IO</sub>) The difference between the currents into the two input terminals with the output at the specified level.

Average Temperature Coefficient of Input Offset Current ( $\alpha_{IIO}$ ) The ratio of the change in input offset current to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{\text{IIO}} = \left| \frac{(I_{\text{IO}} \otimes T_{\text{A}(1)}) - (I_{\text{IO}} \otimes T_{\text{A}(2)})}{T_{\text{A}(1)} - T_{\text{A}(2)}} \right| \text{ where } T_{\text{A}(1)} \text{ and } T_{\text{A}(2)} \text{ are the specified temperature extremes.}$$

Input Bias Current (IIB) The average of the currents into the two input terminals with the output at the specified level.

Input Voltage Range (V<sub>I</sub>) The range of voltage which if exceeded at either input terminal will cause the comparator to cease functioning properly.

Differential Input Voltage Range (VID) The range of voltage between the two input terminals which if exceeded will cause the comparator to cease functioning properly.

Large-Signal Differential Voltage Amplification (AVD) The ratio of the change in output voltage to the change in differential input voltage producing it.

High-Level Output Voltage (VOH) The voltage at the output with the specified input conditions applied which should establish a high level at the output.

Low-Level Output Voltage (VOL) The voltage at the output with the specified input conditions applied which should establish a low level at the output.

Low-Level Output Current (IOL) The current flowing into the output at a specified low-level output voltage.

Output Resistance (r<sub>O</sub>) The resistance between the output terminal and ground.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

Total Power Dissipation (PD) The total d-c power supplied to the device less any power delivered from the device to a load. At no load:  $P_D = V_{CC+} \cdot I_{CC+} + V_{CC-} \cdot I_{CC-}$ .

Response Time The interval between the application of an input step function and the time when the output crosses the logic threshold voltage. The input step drives the comparator from some initial condition sufficient to saturate the output to an input level just barely in excess of that required to bring the output back to the logic threshold voltage. This excess is referred to as the voltage overdrive.

#### THERMAL INFORMATION




FIGURE 1

#### TYPICAL CHARACTERISTICS

TOTAL POWER DISSIPATION

FREE-AIR TEMPERATURE





FIGURE 2




LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION

VS



### OUTPUT VOLTAGE LEVELS



A-Free-Air Temperature-FIGURE 5

## SN52810 VOLTAGE TRANSFER CHARACTERISTICS





FIGURE 7

## LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION

SUPPLY VOLTAGE



LOW-LEVEL OUTPUT CURRENT

FREE-AIR TEMPERATURE





FIGURE 6

### SN72810



V<sub>ID</sub>-Differential Input Voltage-mV FIGURE 8










FIGURE 9

## TYPICAL CHARACTERISTICS COMMON-MODE REJECTION RATIO




FIGURE 10

#### OUTPUT RESPONSE FOR VARIOUS INPUT OVERDRIVES





FIGURE 11



**50** Ω 50 Ω IC.

> **TEST CIRCUIT FOR FIGURE 12**

NOTE 4: These characteristics are verified by measurements at the following temperatures and output voltage levels: for SN52810,  $V_0 = 1.8^{\circ}$ at  $T_A = -55^{\circ}$ C,  $V_O = 1.4$  V at  $T_A = 25^{\circ}$ C, and  $V_O = 1$ V at  $T_A = 125^{\circ}$ C; for SN72810,  $V_O = 1.5$  V at  $T_A = 0^{\circ}$ C,  $V_O = 1.4$  V  $\epsilon = 1.4$  V at  $V_A = 1.$ types of digital logic circuits these comparators are intended to drive.

PRINTED IN U.S.A

TI cannot assume any responsibility for any circuits show or represent that they are free from patent infringemen


#### **Fast Response Times**

- Improved Voltage Amplification and Offset Characteristics
- **Output Compatible with Most TTL and DTL Circuits**

#### description

The SN52811 and SN72811 are improved versions of the SN52711 and SN72711 high-speed dual-channel voltage comparators. Voltage amplification is higher (typically 17,500) due to an extra stage, increasing the comparator accuracy. The output pulse width may be "stretched" by varying the capacitive loading.

Each channel has differential inputs, a strobe input, and an output in common with the other channel. When either strobe is taken low, it inhibits the associated channel. If both strobes are simultaneously low, the output will be low regardless of the conditions applied to the differential inputs.




Component values shown are nominal.

These dual-channel voltage comparators are particularly attractive for applications requiring an amplitude-discriminating sense amplifier with an adjustable threshold voltage.


The SN52811 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN72811 is characterized for operation from 0°C to 70°C.

#### terminal assignments


### **DUAL-IN-LINE PACKAGE (TOP VIEW)**



### PLUG-IN PACKAGE (TOP VIEW)



#### Z FLAT PACKAGE (TOP VIEW)



NC-No internal connection

#### bsolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC+</sub> (see Note 1)
Supply voltage V <sub>CC</sub> (see Note 1)
Differential input voltage (see Note 2)
Input voltage (either input, see Note 1)
Strobe Voltage (see Note 1)
Peak output current (t <sub>W</sub> ≤1 s)
Continuous total power dissipation at (or below) 70°C free-air temperature (see Note 3)
Operating free-air temperature range: SN52811 Circuits
SN72811 Circuits 0°C to 70°C
Storage temperature range
Lead temperature 1/16 inch from case for 60 seconds: J, L, or Z package
Lead temperature 1/16 inch from case for 10 seconds: N package
프로스트 시간을 하면 하는 병을 다시다고 있다고 있다고 있다고 있다면 하는데 사람들이 되었다. 그는데 하는데 그는데 하는데 하는데 하는데 하는데 하는데 하는데 하는데 하는데 하는데 하

- OTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.
  - 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
  - 3. For operation of the SN52811 above 70°C free-air temperature, refer to Dissipating Derating Curve, Figure 10.

electrical characteristics at specified free-air temperature,  $V_{CC+} = 12 \text{ V}$ ,  $V_{CC-} = -6 \text{ V}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS†			SN52811	l	SN72811			UNIT
	FANAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNII
	v v v v v v v v v v v v v v v v v v v	$R_S \le 200 \Omega$ , $V_{IC} = 0$ ,	25° C		1	3.5		1	-5	
V <sub>IO</sub>	Input offset voltage	See Note 4	Full range			4.5	1.00		6	. mV
		R <sub>S</sub> ≤ 200 Ω, See Note 4	25° C		1	5	100	1	7.5	1.
			Full range			6			10	1
۵۷IO	Average temperature coefficient of input offset voltage	$R_S \le 200 \Omega$ , $V_{IC} = 0$ , See Note 4	Full range		5			5		μV/°(
110	Input offset current	See Note 4	25° C		0.5	3		0.5	5	μА
			Full range	1 8 7 B		5	A -		10	
1 <sub>IB</sub>	Input bias current	See Note 4	25° C		7	20		7.	30	μА
			Full range			30		a haran	50	
ISL -	Low-level strobe current	V <sub>(strobe)</sub> = -100 mV	25°C	1	-1.2	-2.5		-1.2	-2.5	mA
VICR	Common-mode input voltage range	V <sub>CC</sub> _ = -7 V	25° C	± 5			±5			V
V <sub>ID</sub>	Differential input voltage range		25° C	±5	1, 814		±5			v
AVD	Large-signal differential voltage amplification	V <sub>O</sub> = 0 to 2.5 V, No load	25°C	12,500	17,500	3 - 1 - 1 - 1	10,000	17,500	45.	
			Full range	8,000			5,000		1.4.	
		V <sub>ID</sub> = 10 mV, I <sub>OH</sub> = 0	25°C		4	5		4	5	
Vон	High-level output voltage	V <sub>ID</sub> = 10 mV, I <sub>OH</sub> = -5 mA	25° C	2.5	3.6		2.5	3.6		ľ
	ing grant of the contract of t	V <sub>ID</sub> = -10 mV, I <sub>OL</sub> = 0	25° C	-1	-0.4	0‡	-1	-0.4	0‡	
VOL	Low-level output voltage	V <sub>ID</sub> = 10 mV, V(strobe) = 0.3 V, I <sub>OL</sub> = 0	25°C	-1		0‡	-1		0‡	V
OL	Low-level output current	V <sub>ID</sub> = -10 mV, V <sub>O</sub> = 0	25° C	0.5	0.8		0.5	0.8		mA
0	Output resistance	V <sub>O</sub> = 1.4 V	25°C		200			200		Ω
CMRR	Common-mode rejection ratio	R <sub>S</sub> ≤ 200 Ω	25° C	70	90	-	65	90		dB
CC+	Supply current from V <sub>CC+</sub>	V <sub>ID</sub> = -5 to 5 V	25°C		6.5		1	6.5		mA
cc-	Supply current from V <sub>CC</sub> -	(-10 mV for typ)	25°C		-2.7			-2.7		mA
PD	Total power dissipation	No load, See Note 5	25°C		94	150		94	200	mW

<sup>†</sup>Unless otherwise noted, all characteristics are measured with the strobe of the channel under test open, the strobe of the other channel grounded. Full range for SN52811 is -55°C to 125°C and for the SN72811 is 0°C to 70°C.

#### switching characteristics, $V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -6 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

		SN52811			SN72811			UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Response time	R <sub>L</sub> = ∞, C <sub>L</sub> = 5 pF, See Note 6	- 1, - 24	33	80	1,000	33		ns
Strobe release time	R <sub>L</sub> = ∞, C <sub>L</sub> = 5 pF, See Note 7		5	25	S 50	5	d invito	ns

NOTES: 6. The response time specified is for a 100-mV input step with 5-mV overdrive.

7. For testing purposes, the input bias conditions are selected to produce an output voltage of 1.4 V. A 5-mV overdrive is the added to the input bias voltage to produce an output voltage which rises above 1.4 V. The time interval is measured from the 50 point of the strobe voltage curve to the point where the overdriven output voltage crosses the 1.4 V level.

<sup>&</sup>lt;sup>‡</sup>The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic leve only, e.g., when 0 V is the maximum, the minimum limit is a more-negative voltage.

NOTES: 4. These characteristics are verified by measurements at the following temperatures and output voltage levels: for SN5281  $V_O = 1.8 \text{ V}$  at  $T_A = -55^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $V_A = 25^{\circ}\text{C}$ , and  $V_O = 1 \text{ V}$  at  $V_A = 125^{\circ}\text{C}$ ; for SN72811,  $V_O = 1.5 \text{ V}$  at  $V_A = 25^{\circ}\text{C}$ , and  $V_A = 125^{\circ}\text{C}$ , and  $V_A = 125^{\circ}\text{C}$ , and  $V_A = 125^{\circ}\text{C}$ . These output voltage levels were selected to approximate the logic threshologies of the types of digital logic circuits these comparators are intended to drive.

<sup>5.</sup> The strobes are alternately grounded.

#### **DEFINITION OF TERMS**

Input Offset Voltage (V<sub>IO</sub>) The d-c voltage which must be applied between the input terminals to force the quiescent d-c output voltage to the specified level. The input offset voltage may also be defined for the case where two equal resistances (R<sub>S</sub>) are inserted in series with the input leads.

Average Temperature Coefficient of Input Offset Voltage ( $\alpha_{VIO}$ ) The ratio of the change in input offset voltage to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{VIO} = \left| \frac{(V_{IO} @ T_{A(1)}) - (V_{IO} @ T_{A(2)})}{T_{A(1)} - T_{A(2)}} \right| \quad \text{where } T_{A(1)} \text{ and } T_{A(2)} \text{ are the specified temperature extremes.}$$

Input offset Current (I<sub>IO</sub>) The difference between the currents into the two input terminals with the output at the specified level.

Input Bias Current (IIB) The average of the currents into the two input terminals with the output at the specified level.

Low-Level Strobe Current (ISL) The current flowing out of the strobe at a low-level voltage.

Common-Mode Input Voltage Range (VICR) The range of common-mode voltage which if exceeded will cause the amplifier to cease functioning properly.

Differential Input Voltage Range (V<sub>ID</sub>) The range of voltage between the two input terminals which if exceeded will cause the comparator to cease functioning properly.

Large-Signal Differential Voltage Amplification (AVD) The ratio of the change in output voltage to the change in differential input voltage producing it.

High-Level Output Voltage (VOH) The voltage at the output with the specified input conditions applied which should establish a high level at the output.

Low-Level Output Voltage (VOL) The voltage at the output with the specified input conditions applied which should establish a low level at the output.

Low-Level Output Current (IOI ) The current flowing into the output at a specified low-level output voltage.

Output Resistance (r<sub>O</sub>) The resistance between the output terminal and ground.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in input offset voltage.

Total Power Dissipation (PD) The total d-c power supplied to the device less any power delivered from the device to a load. At no load:  $P_D = V_{CC+} \cdot I_{CC+} + V_{CC-} \cdot I_{CC-}$ .


Response Time The interval between the application of an input step function and the time when the output crosses the logic threshold voltage. The input step drives the comparator from some initial condition sufficient to saturate the output to an input level just barely in excess of that required to bring the output back to the logic threshold voltage. This excess is referred to as the voltage overdrive.


Strobe Release Time The time required for the output to rise to the logic threshold voltage after the strobe terminal has been driven from the low logic level to the high logic level. Appropriate input conditions are assumed.


3


### CIRCUIT TYPES SN52811, SN72811 DUAL-CHANNEL DIFFERENTIAL COMPARATORS WITH STROBES

#### TYPICAL CHARACTERISTICS










#### TYPICAL CHARACTERISTICS






FIGURE 6






FIGURE 7



**TEST CIRCUIT FOR FIGURE 7** 



NOTE 4. These characteristics are verified by measurements at the following temperatures and output voltage levels: for SN52811,  $V_O = 1.8 \text{ V}$  at  $T_A = -.55^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , and  $V_O = 1 \text{ V}$  at  $T_A = 125^{\circ}\text{C}$ ; for SN72811,  $V_O = 1.5 \text{ V}$  at  $T_A = 0^{\circ}\text{C}$ ,  $V_O = 1.4 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , and  $V_O = 1.2 \text{ V}$  at  $T_O = 1.2$ 

#### THERMAL INFORMATION




FIGURE 10

PRINTED IN U.S.A


Il cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

## LINEAR INTEGRATED CIRCUITS

## CIRCUIT TYPES SN52820, SN72820 **DUAL DIFFERENTIAL COMPARATORS**


- Fast Response Times
- High Differential Voltage Amplification
- Low Offset Characteristics
- Outputs Compatible with Most TTL and DTL Circuits

#### J OR N **DUAL-IN-LINE PACKAGE (TOP VIEW)**



NC-No internal connection

#### schematic (each comparator)



#### description

The SN52820 and SN72820 are improved versions of the SN72720 dual high-speed voltage comparator. Each comparator has differential inputs and a low-impedance output. When compared with the SN72720, these circuits feature higher amplification (typically 33,000) due to an extra amplification stage and increased accuracy because of lower offset characteristics. They are particularly useful in applications requiring an amplitude discriminator, memory sense amplifier, or a high-speed limit detector. The SN52820 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN72820 is characterized for operation from 0°C to 70°C.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC+</sub> (see Note 1)
Supply voltage V <sub>CC</sub> — (see Note 1)
Differential input voltage (see Note 2)
Input voltage (either input, see Note 1)
Peak output current ( $t_W \le 1$ s)
Continuous total power dissipation: each comparator
total package, (see Note 3)
Operating free-air temperature range: SN52820 Circuits
SN72820 Circuits 0°C to 70°C
Storage temperature range
Lead temperature 1/16 inch from case for 60 seconds: J package
Lead temperature 1/16 inch from case for 10 seconds: N package

NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.

- 2. Differential voltages are at the noninverting input terminal with respect to the inverting input terminal.
- 3. For SN52820, this rating applies at (or below) 95°C free-air temperature. For operation above this temperature, derate linearly at the rate of 10.9 mW/°C. For SN72820, this rating applies at (or below) 70°C free-air temperature without derating.

## CIRCUIT TYPES SN52820, SN72820 DUAL DIFFERENTIAL COMPARATORS

electrical characteristics at specified free-air temperature,  $V_{CC+} = 12 \text{ V}$ ,  $V_{CC-} = -6 \text{ V}$  (unless otherwise noted)

	DADAMETED	TEST CON	DITIONS!		SN52820			SN72820		UNIT
	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
Vio	Input offset voltage	R <sub>S</sub> ≤ 200 Ω,	25°C		0.6	2		1.6	3.5	mV
VIO.	input onset voitage	See Note 4	Full range			3			4.5	l mv
	Average temperature coefficient	$R_S = 50 \Omega$ ,	MIN to 25°C		3	10	A 11 15	3	20	μV/°C
αVIO	of input offset voltage	See Note 4	25°C to MAX		3	10		3	20	μν/ υ
			25°C		0.75	3		1.8	5	
110	Input offset current	See Note 4	MIN		1.8	7			7.5	μΑ
			MAX		0.25	3		11/2	7.5	1
1.2	Average temperature coefficient	See Note 4	MIN to 25°C		15	75		24	100	nA/°C
αIIO	of input offset current	See Note 4	25°C to MAX		, 5	25		15	50	nA/ C
	1	0	25°C		7	15		7	20	
IB	Input bias current	See Note 4	MIN		12	25		9	30	μА
V <sub>ICR</sub>	Common-mode input voltage range	V <sub>CC</sub> - = -7 V	Full range	±5			±5			٧
VID	Differential input voltage range		Full range	±5			±5	1 2 2 2 2 2		V
	Large-signal differential	No load,	25°C	12,500	33,000		10,000	33,000		1
AVD	voltage amplification	Vo = 0 to 2.5 V	Full range	10,000			8,000			1
		V <sub>ID</sub> = 5 mV I <sub>OH</sub> = 0	Full range		4§	5		4§	5	
VOH	High-level output voltage	V <sub>ID</sub> = 5 mV, I <sub>OH</sub> = -5 mA	Full range	2.5	3.6 §		2.5	3.6 §		
VOL	Low-level output voltage	V <sub>ID</sub> = -5 mV, I <sub>OL</sub> = 0	Full range	-1	-0.5§	0‡	-1	-0.5 §	0‡	v
			25°C	2	2.4		1.6	2.4		
loL	Low-level output current	$V_{ID} = -5 \text{ mV},$	MIN	1	2.3		0.5	2.4	14 × 1	mA
J. Tarry		V <sub>O</sub> = 0	MAX	0.5	2.3		0.5	2.4		
ro	Output resistance	V <sub>O</sub> = 1.4 V	25° C		200		1	200		Ω
CMRR	Common-mode rejection ratio	R <sub>S</sub> ≤ 200 Ω	Full range	80	100§		70	100§	No.	dB
Icc+	Supply current from V <sub>CC+</sub> (each comparator)		Full range		5.5 §	9		5.5§	9	mA
Icc-	Supply current from V <sub>CC</sub> _ (each comparator)	V <sub>ID</sub> = -5 mV, No load	Full range		-3.5§	-7		-3.5§	-7	mA
PD	Total power dissipation (each comparator)		Full range		90§	150		90§	150	mW

 $<sup>^\</sup>dagger Full \ range \ (MIN \ to \ MAX) \ for \ SN52820 \ is \ -55 ^\circ C \ to \ 125 ^\circ C \ and \ for \ the \ SN72820 \ is \ 0 ^\circ C \ to \ 70 ^\circ C.$ 

NOTE 4: These characteristics are verified by measurements at the following temperatures and output voltage levels: for SN52820,  $V_0 = 1.8 \text{ V}$  at  $T_A = -55^{\circ}\text{C}$ ,  $V_0 = 1.4 \text{ V}$  at  $T_A = 25^{\circ}\text{C}$ , and  $V_0 = 1 \text{ V}$  at  $T_A = 125^{\circ}\text{C}$ ; for SN72820,  $V_0 = 1.5 \text{ V}$  at  $T_A = 0^{\circ}\text{C}$ ,  $V_0 = 1.4 \text{ V}$  at  $V_0 = 1.2 \text{$ 

#### switching characteristics, $V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -6 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

		경우 다른 이번 나는 사람이 되는 수가 가면 하는 사람들이 얼룩하면 그리고 하면 그리고 하는 수가 되었다. 그는 사람들이 모든 그리고 있다고 그리고 있다. 그는 그리고 있다고 그리고 있다. 그는 그리고 있다고 그리고 있다고 그리고 있다. 그리고 있다고 그리고 있다고 그리고 있다. 그리고 있다고 그리고 있다고 그리고 있다고 그리고 있다. 그리고 있다고 그리고 있다고 그리고 있다고 그리고 있다. 그리고 있다고 그리고 있다고 그리고 있다고 있다. 그리고 있다고 그리고 있다고 있다고 있다고 있다고 있다고 있다고 있다고 있다고 있다고 있다	0.000	Mrs. Manager Library and	Section 1
I	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
	Response time	R <sub>L</sub> = ∞, C <sub>L</sub> = 5 pF, See Note 5		30 80	ns

NOTE 5: The response time specified is for a 100-mV input step with 5-mV overdrive.

For definition of terms and typical characteristic curves, see the SN52810/SN72810 data sheet on page 3-79.

PRINTED IN U.S.A

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

3-92

<sup>&</sup>lt;sup>‡</sup>The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when 0 V is the maximum, the minimum limit is a more-negative voltage.

<sup>§</sup>These typical values are at T<sub>A</sub> = 25°C.

TYPE	SN52733, SN72733	SN5510, SN7510	SN5511, SN7511	SN5512, SN7512	SN5514, SN7514	UNIT
Differential Voltage Amplification, Typ	10 to 400 (Adjustable)	93	3000	300	300	
Bandwidth (–3 dB), Typ	200 (Gain of 10)	40	3	80	80	MHz
Bandwidth (Unity-Gain), Typ	400	300	100	400	400	MHz
Input Offset Current, Typ	0.4	3	0.6	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	y (* 1.	μΑ
Input Offset Voltage, Typ	1.5 (Gain of 400)	5	1.0	(can be nulled)		mV
Output Voltage Swing, Typ	4.7	4	5	3.4	3.4	V p-p
Packages	L, N	F, L	F, L, N	L,	L	4


- 200 MHz Bandwidth
- 250 kΩ Input Resistance
- Selectable Nominal Amplification of 10, 100, or 400
- No Frequency Compensation Required

#### description

The SN52733 and SN72733 are monolithic two-stage video amplifiers with differential inputs and differential outputs.

Internal series-shunt feedback provides wide bandwidth, low phase distortion, and excellent gain stability. Emitter-follower outputs enable the device to drive capacitive loads and all stages are current-source biased to obtain high common-mode and supply-voltage rejection ratios.

#### schematic



Component values shown are nominal


Fixed differential amplification of 10, 100, or 400 may be selected without external components, or amplification may be adjusted from 10 to 400 by the use of a single external resistor connected between G1A and G1B. No external frequency-compensating components are required for any gain option.

The device is particularly useful in magnetic-tape or disc-file systems using phase or NRZ encoding and in high-speed thin-film or plated-wire memories. Other applications include general purpose video and pulse amplifiers where wide bandwidth, low phase shift, and excellent gain stability are required.


The SN52733 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C; the SN72733 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### terminal assignments

#### L PLUG-IN-PACKAGE (TOP VIEW)



## N DUAL-IN-LINE PACKAGE (TOP VIEW)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN52733	SN72733	UNIT
Supply voltage V <sub>CC+</sub> (See Note 1)		8	8	V
Supply voltage V <sub>CC</sub> _ (See Note 1)		-8	-8	V
Differential input voltage		±5	±5	V
Common-mode input voltage		±6	±6	V
Output current		10	10	mA
Continuous total power dissipation (See Note 2 on the following	ng page)	500	500	mW
Operating free-air temperature range		-55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Lead temperature 1/16" from case for 60 seconds	L package	300	300	°C
Lead temperature 1/16" from case for 10 seconds	N package	260	260	°c

NOTE 1: All voltage values, except differential input voltages, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.

### electrical characteristics, $T_A = 25^{\circ}C$ , $V_{CC+} = 6 V$ , $V_{CC-} = -6 V$

ь	PARAMETER		PARAMETER TEST CONDITIONS		TEST COMPLITIONS	GAIN†	S	N5273	33	S	UNIT
	Anaweten	FIGURE	TEST CONDITIONS	SELECT	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	Large-signal differential			1	300	400	500	250	400	600	
A <sub>VD</sub>	voltage amplification	1	V <sub>OD</sub> = 1 V	2	90	100	110	80	100	120	
	vortage amplification			3	9	10	11	8	10	12	
				1		50			50		
BW	Bandwidth	2	R <sub>S</sub> = 50 Ω	2		90		30 Apr	90	0.12.04	MHz
				3	i in	200			200		
10	Input offset current			Any		0.4	3	100	0.4	5	μΑ
I <sub>IB</sub>	Input bias current	31.044		Any		9	20		9	30	μΑ
V <sub>I</sub>	Input voltage range	1		Any	±1			±1			٧
v <sub>oc</sub>	Common-mode output voltage	1		Any	2.4	2.9	3.4	2.4	2.9	3.4	V
				1.		0.6	1.5		0.6	1.5	1819
V <sub>00</sub>	Output offset voltage	1		2 & 3		0.35	1		0.35	1.5	V
V <sub>OPP</sub>	Maximum peak-to-peak output voltage swing	<b>7</b> 1		Any	3.	4.7		3	4.7		v
				1	100	4			4		
rį	Input resistance	3	V <sub>OD</sub> ≤ 1 V	2	20	24	100	10	24	1.7%	kΩ
				3		250			250		
ro	Output resistance					20			20		Ω
Ci	Input capacitance	3	V <sub>OD</sub> ≤ 1 V,	2		2			2		pF
	Common-mode		V <sub>IC</sub> = ±1 V, f ≤ 100 kHz	2	60	86		60	86		
CMRR	rejection ratio	4	V <sub>IC</sub> = ±1 V, f = 5 MHz	2	1 1 1	70		200	70		dB
Δν <sub>CC</sub> /Δν <sub>IO</sub>	Supply voltage rejection ratio	1	$\Delta V_{CC+} = \pm 0.5 \text{ V},$ $\Delta V_{CC-} = \pm 0.5 \text{ V}$	2	50	70		50	70		dB
v <sub>n</sub>	Broadband equivalent input noise voltage	5	BW = 1 kHz to 10 MHz	Any		12			12	20.00	μV
			D FO O	1	100	7.5	20.00		7.5		
<sup>t</sup> pd	Propagation delay time	2	$R_S = 50 \Omega$ , Output voltage step = 1 V	2		6.0	10		6.0	10	ns
			Output voltage step – 1 v	3		3.6			3.6		
		1 july 1 1949		1		10.5			10.5		
tr	Rise time	2	$R_S = 50 \Omega$ ,	2		4.5	10		4.5	12	ns
eran was e			Output voltage step = 1 V	3		2.5			2.5		
Isink(max)	Maximum output			Any	2.5	3.6		2.5	3.6		mA
Icc	Supply current		No load, no signal	Any		16	24		16	24	mA

<sup>†</sup>The gain selection is made as follows:

Gain 1... Gain Select pin G1A is connected to pin G1B, and pins G2A and G2B are open. Gain 2... Gain Select pin G1A and pin G1B are open, pin G2A is connected to pin G2B. Gain 3... All four gain-select pins are open.

#### **DEFINITION OF TERMS**

Large-Signal Differential Voltage Amplification (AVD) The ratio of the change in voltage between the output terminals to the change in voltage between the input terminals producing it.

Bandwidth (BW) The range of frequencies within which the differential gain of the amplifier is not more than 3 dB below its low-frequency value.

Input Offset Current (I10) The difference between the currents into the two input terminals with the inputs grounded.

Input Bias Current (IIB) The average of the currents into the two input terminals with the inputs grounded.

Input Voltage Range (V<sub>1</sub>) The range of voltage which if exceeded at either input terminal will cause the amplifier to cease functioning properly.

Common-Mode Output Voltage (VOC) The average of the d-c voltages at the two output terminals.

Output Offset Voltage (VOO) The difference between the d-c voltages at the two output terminals when the input terminals are grounded.

Maximum Peak-to-Peak Output Voltage Swing (VOPP) The maximum peak-to-peak output voltage swing that can be obtained without clipping. This includes the unbalance caused by output offset voltage.

Input Resistance (ri) The resistance between the input terminals with either input grounded.

Output Resistance (r<sub>0</sub>) The resistance between either output terminal and ground.

Input Capacitance (Ci) The capacitance between the input terminals with either input grounded.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in output offset voltage referred to the input.

Supply Voltage Rejection Ratio ( $\Delta V_{CC}/\Delta V_{IO}$ ) The ratio of the change in power supply voltages to the change in output offset voltage referred to the input. For these devices, both supply voltages are varied symmetrically.

**Propagation Delay Time**  $(t_{pd})$  The interval between the application of an input voltage step and its arrival at either output, measured at 50% of the final value.

Rise Time (tr) The time required for an output voltage step to change from 10% to 90% of its final value.

Maximum Output Sink Current (I<sub>sink(max)</sub>) The maximum available current into either output terminal when that output is at its most negative potential.

Supply Current (ICC) The average of the magnitudes of the two supply currents.

NOTE 2: For SN52733 in the L package, this rating applies at (or below) 90°C free-air temperature with derating above that temperature at the rate of 8.3 mW/°C. For SN52733 in the N package, this rating applies at (or below) 105°C free-air temperature with derating above that temperature at the rate of 11.1 mW/°C. For SN72733 in either package, this rating applies at (or below) 70°C free-air temperature without derating.

#### PARAMETER MEASUREMENT INFORMATION

#### test circuits




FIGURE 1





FIGURE 3






FIGURE 4







FIGURE 5



**VOLTAGE AMPLIFICATION ADJUSTMENT** FIGURE 6

#### TYPICAL CHARACTERISTICS







TEXAS INSTRUMENTS

#### TYPICAL CHARACTERISTICS

**VOLTAGE AMPLIFICATION** (SINGLE-ENDED OR DIFFERENTIAL)



**VOLTAGE AMPLIFICATION** (SINGLE-ENDED OR DIFFERENTIAL)





SINGLE-ENDED VOLTAGE AMPLIFICATION

FREQUENCY

#### DIFFERENTIAL VOLTAGE AMPLIFICATION

vs RESISTANCE BETWEEN G1A AND G1B






50

30

20




10

SUPPLY CURRENT

40 f-Frequency-MHz FIGURE 12

FIGURE 14




SUPPLY CURRENT

FIGURE 13

#### TYPICAL CHARACTERISTICS

#### MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE



#### FIGURE 15

#### MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE




FIGURE 16

#### MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE






FIGURE 17


#### INPUT RESISTANCE FREE-AIR TEMPERATURE 40 V<sub>CC+</sub> = 6 V VCC- = -6 V 35 30 r<sub>i</sub>-Input Resistance-kΩ 25 GAIN 2 20 SN72733 -15 10 5 0 -60 -40 -20 0 20 40 60 80 100 120 140 TA-Free-Air Temperature-°C


FIGURE 18

#### TYPICAL CHARACTERISTICS









# LINEAR INTEGRATED CIRCUITS

## WIDE-BAND VIDEO AMPLIFIER FEATURING


Flat Frequency Response with Low Phase-Shift from DC to 40 MHz

#### description

This wide-band video amplifier features a flat frequency response and low phase-shift from dc to 40 MHz. Differential inputs and outputs are provided which permit it to be used as a high-frequency differential amplifier.

Elements of the SN5510 video-amplifier bar include transistors with transition frequency as high as 1.2 GHz under low-current and low-V<sub>CE</sub> conditions. Circuit frequency response from dc to greater than 100 MHz is possible.


#### schematic



Component values shown are nominal.


#### terminal assignments

F FLAT PACKAGE (TOP VIEW)



NC-No internal connection

### PLUG-IN PACKAGE (TOP VIEW)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltages (See Note 1): V <sub>CC1</sub>		S.										•							•		•	+8 V
Supply voltages (See Note 1): $V_{CC1}$ $V_{CC2}$		•				•	•	•		•	•	•	•	•	•							-8 V
Differential input voltage		٠.													•			٠.				5 V
Positive input voltage (See Note 1).									•								٠.		•			V <sub>CC1</sub>
Negative input voltage (See Note 1)				•	٠.,٠	•											• -		٠.	•		V <sub>CC2</sub>
Operating free-air temperature ranges:	SN5510F		٠.														•		-55	°C	to	70°C
	SN5510L					• ,		j.,				•3		٠,	٠.				-55	°C	to	100°C
Operating case temperature ranges:	SN5510F	٠.			7.		ş•* .		٠.,		•				:				-55	°C	to	100°C
	SN5510L				• • •	· 3•.		٠. ٔ			÷	و • ي	٠,			٠.			-5	5°C	to	125°C
Storage temperature range																						

NOTE 1: These voltage values are with respect to network ground

#### electrical characteristics, $T_A = 25$ °C, $V_{CC1} = +6$ V, $V_{CC2} = -6$ V

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DO</sub>	Differential-output offset voltage	1			0.5	1.3	٧
V <sub>CMO(av)</sub>	Average common-mode output offset voltage	1		2.6	3.1	3.5	٧
l <sub>in</sub>	Input current	1			40	80	μA
I <sub>DI</sub>	Differential-input offset current	1			3	20	μA
D <sub>S</sub>	Single-ended output distortion	2	Load resistance = $5 \text{ k}\Omega$ , input distortion < 0.2%, $V_{out} = 1 \text{ V rms}$ , $f = 10 \text{ kHz}$		1.5	5	%
V <sub>N(in)</sub>	Equivalent average input noise voltage	3	Single-ended, $R_S = 0$ , $f = 10 \text{ Hz}$ to 500 kHz		5		μ∨
V <sub>CMIM</sub>	Maximum common-mode input voltage				±1		٧
A <sub>vs</sub>	Small-signal voltage gain	2	Single-ended, load resistance = 5 k $\Omega$ , f = 100 kHz	75	93	110	
A <sub>vcm</sub>	Common-mode-input voltage gain	4	Single-ended, load resistance = $5 \text{ k}\Omega$ , $V_{\text{in}} = 0.3 \text{ V rms}$ , $f = 100 \text{ kHz}$		-45	-30	dB
CMRR	Common-mode rejection ratio	4	Load resistance = $5 \text{ k}\Omega$ , f = 100 kHz		85		dB
BW	Bandwidth (—3 dB)	2			40		MHz
r <sub>in</sub>	Input resistance	5	f = 100 kHz		6		kΩ
Cin	Input capacitance	5	f = 100 kHz	A	7		рF
z <sub>out</sub>	Output impedance	5	f = 100 kHz		35		Ω
P <sub>T</sub>	Total power dissipation	1	No input signal, no external load		165	220	mW
t <sub>r</sub>	Rise time	6	Single-ended, V <sub>in</sub> = 5 mV		9	12	ns
t <sub>f</sub>	Fall time	6	Single-ended, V <sub>in</sub> = 5 mV		9	12	ns

#### letter symbol and parameter definitions

V<sub>DO</sub> The d-c differential voltage that exists between the output terminals when the input terminals are at ground.

V<sub>CMO[av]</sub> The average of the d-c output voltages with respect to ground when the input terminals are grounded.

I<sub>DI</sub> The difference in the currents into the two input terminals.

V<sub>CMIM</sub> The maximum common-mode voltage that can be impressed on the input terminals while maintaining differential


operation.

CMRR The ratio of the differential-mode voltage gain to the common-mode voltage gain.

BW The range of frequencies within which the open-loop voltage gain is within 3 dB of the mid-frequency value.


#### PARAMETER MEASUREMENT INFORMATION

#### test circuits





#### PARAMETER MEASUREMENT INFORMATION

test circuits (continued)





#### TYPICAL CHARACTERISTICS†






PEAK-TO-PEAK OUTPUT VOLTAGE
vs
LOAD RESISTANCE
otal harmonic distortion





TUnless otherwise noted  ${
m V_{CC1}}=+6$  V,  ${
m V_{CC2}}=-6$  V.

#### TYPICAL CHARACTERISTICS<sup>†</sup>




†Unless otherwise noted  ${
m V_{CC1}}={
m +6~V,~V_{CC2}}={
m -6~V}.$ 


FIGURE 13

FIGURE 14

#### TYPICAL CHARACTERISTICS<sup>†</sup>



 $^{\dagger}\mathrm{V_{CC1}}=~+6$  V and  $\mathrm{V_{CC2}}=-6$  V.



PRINTED IN U.S.A.

II cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

NSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME R TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

## WIDE-BAND VIDEO AMPLIFIER FEATURING


Flat Frequency Response with Low Phase-Shift from DC to 40 MHz

#### description

This wide-band video amplifier features a flat frequency response and low phase-shift from dc to 40 MHz. Differential inputs and outputs are provided which permit it to be used as a high-frequency differential amplifier.

Elements of the SN7510 video-amplifier bar include transistors with transition frequency as high as 1.2 GHz under low-current and low-VCE conditions. Circuit frequency response from dc to greater than 100 MHz is possible.


#### schematic



Component values shown are nominal.


#### terminal assignments

F FLAT PACKAGE (TOP VIEW)



NC-No internal connection

#### L PLUG-IN PACKAGE (TOP VIEW)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltages (See Note 1): V <sub>CC1</sub>			•		<u>.</u> • •			•	•	•		•	1	•	. ,	•					+ 8 V
V <sub>CC2</sub>		٠.		٠. ،		٠.,	٠.		•		•		56	•		ź.	• 1		٠.	• , * •	-8 V
Differential input voltage	. •		٠.		. ,				•								•				5 V
Positive input voltage (See Note 1).			٠,		•				•,					•					• •		V <sub>CC1</sub>
Negative input voltage (See Note 1)	٠,																				V <sub>CC2</sub>
Operating free-air temperature range				4	• .			. • 1		• • ; .		• 3							0°C	to	70°C
Storage temperature range																		4 5	0.	- 1	5000

NOTE 1: These voltage values are with respect to network ground.

### electrical characteristics, $T_A = 25$ °C, $V_{CC1} = +6$ V, $V_{CC2} = -6$ V

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DO</sub>	Differential-output offset voltage	1			0.5	2	٧
V <sub>CMO(av)</sub>	Average common-mode output offset voltage	1		2	3	4	٧
I <sub>in</sub>	Input current	1			50	100	μΑ
I <sub>DI</sub>	Differential-input offset current	1			5	30	μΑ
V <sub>OM</sub>	Maximum peak-to-peak output voltage	2	Single-ended, load resistance = $5 \text{ k1}\iota$ , $f = 100 \text{ kHz}$ , $V_{in} = 20 \text{ mV rms}$		4.5		v
D <sub>S</sub>	Single-ended output distortion	2	Load resistance = $5 \text{ k}\Omega$ , input distortion < 0.2%, $V_{\text{out}} = 1 \text{ V-rms}$ , f = $10 \text{ kHz}$		2		%
V <sub>N(in)</sub>	Equivalent average input noise voltage	3	Single-ended, R <sub>S</sub> = 0, f = 10 Hz to 500 kHz		5		μ٧
V <sub>CMIM</sub>	Maximum common-mode input voltage				±1		٧
A <sub>vs</sub>	Small-signal voltage gain	2	Single-ended, load resistance $=$ 5 k $\Omega$ , f $=$ 100 kHz	60	90	120	
A <sub>vcm</sub>	Common-mode-input voltage gain	4	Single-ended, load resistance = $5 \text{ k}\Omega$ , $V_{\text{in}} = 0.3 \text{ V rms}$ , $f = 100 \text{ kHz}$		-40	-20	dB
CMRR	Common-mode rejection ratio	4	Load resistance $=$ 5 k $\Omega$ , f $=$ 100 kHz		85		dB
BW	Bandwidth (—3 dB)	2			40		MHz
r <sub>in</sub>	Input resistance	5	f = 100 kHz		6	y la far	kΩ
C <sub>in</sub>	Input capacitance	5	f = 100 kHz	1 2 2	7.		pF
z <sub>out</sub>	Output impedance	5	f = 100 kHz	1,35,7	35		Ω
P <sub>T</sub>	Total power dissipation	1	No input signal, no external load		165	220	mW
t <sub>r</sub>	Rise time	6	Single-ended, V <sub>in</sub> = 5 mV		. 10	15	ns
t <sub>f</sub>	Fall time	6	Single-ended, V <sub>in</sub> = 5 mV		10	15	ns

#### letter symbol and parameter definitions

V<sub>DO</sub> The d-c differential voltage that exists between the output terminals when the input terminals are at ground.

V<sub>CMO(av)</sub> The average of the d-c output voltages with respect to ground when the input terminals are grounded.

I<sub>DI</sub> The difference in the currents into the two input terminals.

V<sub>OM</sub> The maximum peak-to-peak output voltage swing that can be obtained without clipping.

V<sub>CMIM</sub> The maximum common-mode voltage that can be impressed on the input terminals while maintaining differential


operation

CMRR The ratio of the differential-mode voltage gain to the common-mode voltage gain.

BW The range of frequencies within which the open-loop voltage gain is within 3 dB of the mid-frequency value.


#### PARAMETER MEASUREMENT INFORMATION

#### test circuits





#### PARAMETER MEASUREMENT INFORMATION


#### test circuits (continued)




### TYPICAL CHARACTERISTICS†










<sup>†</sup> Unless otherwise noted  ${\rm V_{CC1}} = +6$  V,  ${\rm V_{CC2}} = -6$  V.

#### TYPICAL CHARACTERISTICS†




 $^{\dagger}$  Unless otherwise noted  $\rm V_{CC1}=~+6~V,~V_{CC2}=-6~V.$ 


3-114

## CIRCUIT TYPE SN7510 DIFFERENTIAL VIDEO AMPLIFIER

#### TYPICAL CHARACTERISTICS<sup>†</sup>



†  ${
m V_{CC1}}=+6$  V and  ${
m V_{CC2}}=-6$  V.




- Low Common-Mode Offset Voltage
- High Common-Mode Rejection Ratio
- High Gain-Bandwidth Product

#### description

The SN5511 and SN7511 are wide-band amplifiers with differential inputs and outputs. High gain and low offset voltage permit use in applications requiring feedback. Frequency characteristics are such that a stable closed-loop configuration with 30-dB gain results in a 30-MHz bandwidth.

Accessibility to first-stage collectors makes offset balancing and frequency compensation possible with minimal effect on input and frequency characteristics.

#### schematic



Resistor values are nominal in ohms.

†Regulator terminal is used only with single supply. See description.


The base of the first-stage current-source transistor is made available to permit operation from either a single 12-volt power supply or two 6-volt power supplies. For the latter, leave the regulator terminal open and connect the positive terminal of one supply to  $V_{CC+}$ , the negative terminal of the other supply to  $V_{CC-}$ , and the remaining terminals of the two supplies to the device ground terminal. For operation from a single 12-volt supply, connect the positive terminal of the supply to both the  $V_{CC+}$  and regulator terminals and connect the negative terminal to  $V_{CC-}$ . In either case, the device ground terminal is the reference for single-ended input and output voltages.

The wide bandwidth and high gain allow this amplifier to be used in a variety of applications where a stable differential video amplifier is required. Low common-mode offset voltage extends possible uses to comparators and direct-coupled amplifiers. The SN5511 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C; the SN7511 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### terminal assignments

F FLAT PACKAGE (TOP VIEW) L
PLUG-IN PACKAGE (TOP VIEW)

N
DUAL-IN-LINE PACKAGE (TOP VIEW)




OUTPUT
COMPENSATION

INPUT 1

VCC+

INPUT 2

ALL LEADS ARE ELECTRICALLY
INSULATED FROM THE CASE



NC - No internal connection

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC+</sub> (see Note 1)		*. ·						8 V
Supply voltage V <sub>CC</sub> — (see Note 1)						2		, –8 V
Input voltage, either input to ground	١			4				±6 V
Differential input voltage		:						±6 V
Continuous total power dissipation a	it (or belo	w) 55°(	C free-air	temperat	ure (see N	lote 2)		500 mW
Operating free-air temperature range:	: SN551	I Circuits	s					55°C to 125°C
	SN7511	Circuits	s					0°C to 70°C
Storage temperature range							–	65°C to 150°C
Lead temperature 1/16 inch from case	se for 60	seconds,	F and L	packages				300°C
Lead temperature 1/16 inch from cas	se for 10	seconds.	N packa	ne				260°C

NOTES: 1. All voltage values, unless otherwise specified, are with respect to the network ground terminal.

2. For operation above 55 °C free-air temperature, refer to Dissipation Derating Curve, Figure 1.

### electrical characteristics, $V_{CC+} = 6 \text{ V}$ , $V_{CC-} = -6 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST	TEST CONDITIONS†	SN5511	SN7511	UNIT
	PARAMETER	FIGURE	LEST CONDITIONS.	MIN TYP MAX	MIN TYP MAX	UNII
^	Large-signal differential		f ≤ 1 kHz, No load	3000		
AVD	voltage amplification	1	f ≤ 1 kHz, R <sub>L</sub> = 5 kΩ	1200	600	
Avs	Large-signal single-ended voltage amplification	2	f ≤ 1 kHz, R <sub>L</sub> = 5 kΩ	400 600	250 300	
BW	Bandwidth —3 dB		$R_S = 500 \Omega$ , No load	3	3	MHz
DVV	Unity gain		ng - 500 12, No 10ad	100	100	IVITZ
VIO	Input offset voltage			1 5	1 5	мV
	Average temperature		$T_A = -55^{\circ}C$ to $25^{\circ}C$	4		
αVIO	Average temperature coefficient of input		T <sub>A</sub> = 25°C to 125°C	2	F. 14 - 12 - 5 M T	μV/°
~VIO			$T_A = 0^{\circ}C$ to $25^{\circ}C$		4	$\mu v / v$
	offset voltage		$T_A = 25^{\circ}C$ to $70^{\circ}C$		2	
110	Input offset current	17 30 1		0.6 7	0.6 10	μΑ
IIB	Input bias current	1 1 1		10 15	15 20	μΑ
VI	Input voltage range	3	er en Symbol en en en en	+2.5 -2	±1	٧
	0		No load	0.35	0.35	.,
V <sub>00</sub>	Output offset voltage	'	R <sub>L</sub> = 500 Ω	0.17	0.17	V
\/	Maximum peak-to-peak	2	f ≤ 1 kHz, R <sub>L</sub> = 5 kΩ	2.5 5	1.5 3	v
VOPP	output voltage swing	2	f ≤ 1 kHz, R <sub>L</sub> = 500 Ω	3	2	V
<sup>z</sup> id	Differential input impedance		f = 1 kHz	5	5	kΩ
z <sub>os</sub>	Single-ended output impedance		f = 1 kHz	800	800	- Ω
CMRR	Common-mode rejection ratio	3	f ≤ 100 kHz, No load, See Note 3	59 95	52 90	dB
PD	Total power dissipation		No load, No signal	180	180	mW

NOTE 3: For SN5511,  $V_{IC}$  = +2.5 V to -2 V; for SN7511,  $V_{IC}$  = + 1 V to -1 V.

 $<sup>^{\</sup>dagger}$  Unless otherwise specified,  $V_{\mbox{\scriptsize IO}}$  is applied and the regulator terminal is open.

#### **DEFINITION OF TERMS**

Large-Signal Differential Voltage Amplification (AVD) The ratio of the change in voltage between the output terminals to the change in voltage between the input terminals producing it.

Large-Signal Single-Ended Voltage Amplification (Avs) The ratio of the change in single-ended output voltage to the change in single-ended input voltage.

Input Offset Voltage (V<sub>IO</sub>) The d-c voltage which must be applied between the input terminals to force the quiescent d-c differential output voltage to zero.

Average Temperature Coefficient of Input Offset Voltage ( $\alpha_{VIO}$ ) The ratio of the change in input offset voltage to the change in free-air temperature. This is an average value for the specified temperature range.

$$\alpha_{VIO} = \left| \frac{(V_{IO} @ T_{A(1)}) - (V_{IO} @ T_{A(2)})}{T_{A(1)} - T_{A(2)}} \right| \text{ where } T_{A(1)} \text{ and } T_{A(2)} \text{ are the specified temperature extremes.}$$

Input Offset Current (I10) The difference between the currents into the two input terminals with the inputs grounded.

Input Bias Current (IIB) The average of the currents into the two input terminals with the inputs grounded.

Input Voltage Range (V<sub>I</sub>) The range of voltage which if exceeded at either input terminal will cause the amplifier to cease functioning properly.

Output Offset Voltage (VOO) The difference between the d-c voltages at the two output terminals when the input terminals are grounded.

Maximum Peak-to-Peak Output Voltage Swing (Vopp) The maximum peak-to-peak output voltage swing that can be obtained without clipping. This includes the unbalance caused by output offset voltage.

Differential Input Impedance (zid) The small-signal impedance between the two input terminals.


Single-Ended Output Impedance (zos) The small-signal impedance between one output terminal and ground.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in output offset voltage referred to the input.

Total Power Dissipation (PD) The total d-c power supplied to the device less any power delivered from the device to a load. At no load;  $P_D = V_{CC+} \cdot I_{CC+} + V_{CC-} \cdot I_{CC-}$ .

#### THERMAL INFORMATION

#### DISSIPATION DERATING CURVE



#### PARAMETER MEASUREMENT INFORMATION




FIGURE 2 -- AVD




FIGURE 3 - AVS, VOPP TYPICAL CHARACTERISTICS




FIGURE 4 - VI, CMRR

#### SN5511 SINGLE-ENDED OPEN-LOOP **VOLTAGE AMPLIFICATION**






FIGURE 5

#### SN5511

#### SINGLE-ENDED OPEN-LOOP VOLTAGE AMPLIFICATION




FIGURE 6

#### SN5511

#### SINGLE-ENDED OPEN-LOOP **VOLTAGE AMPLIFICATION**

#### SUPPLY VOLTAGES




FIGURE 7

#### SN5511

#### INPUT BIAS CURRENT vs




FIGURE 8

#### SN5511

#### MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE (OPEN-LOOP) vs

#### LOAD RESISTANCE




FIGURE 9

#### SN5511

#### MAXIMUM PEAK-TO-PEAK **OUTPUT VOLTAGE (OPEN-LOOP)**




FIGURE 10

## TEXAS INSTRUMENTS

## 3

## CIRCUIT TYPES SN5511, SN7511 DIFFERENTIAL VIDEO AMPLIFIERS




FIGURE 16

FIGURE 15

#### TYPICAL CHARACTERISTICS






FIGURE 17



SN5511

FIGURE 18

SPOT NOISE FIGURE



FREQUENCY 20 V<sub>CC+</sub> = 6 \ 18 T<sub>A</sub> = 25°C 16 NF -Spot Noise Figure-dB 14 12 Rs = 10 8 6 4 2 0 100 0.1 10 1000 f-Frequency-kHz

FIGURE 20

TEXAS INSTRUMENTS

- 80-MHz Bandwidth
- No Frequency Compensation Required
- Typical Differential Voltage Amplification of 300
- SN5512 and SN7512 Have Offset-Voltage Null Capability


#### description

Each of these wide-band video amplifiers feature a flat frequency response and low phase distortion from dc to typically 80 MHz. Emitter-follower outputs enable the devices to drive capacitive loads. A low-value potentiometer may be connected between the offset null inputs of the SN5512 and SN7512, as shown in Figure 7, to null out the offset voltage.


These circuits are designed for use as sense amplifiers in high-speed thin-film or plated-wire memories, as magnetic tape-read amplifiers, or as general purpose pulse or video amplifiers.

#### terminal assignments

SN5512, SN7512 L PLUG-IN PACKAGE (TOP VIEW) SN5514, SN7514 L PLUG-IN PACKAGE (TOP VIEW)



#### schematic



NOTES: 1. Component values shown are nominal.

2. Offset null terminals (shown with dashed lines) are provided on the SN5512 and SN7512 only.

PRELIMINARY DATA SHEET: Supplementary data will be published at a later date. TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

3-121

3

## CIRCUIT TYPES SN5512, SN5514, SN7512, SN7514 DIFFERENTIAL VIDEO AMPLIFIERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN5512 SN5514	SN7512 SN7514	UNIT
Supply voltage V <sub>CC+</sub> (See Note 3)	8	8	V
Supply voltage V <sub>CC</sub> — (See Note 3)	-8	-8	٧
Differential input voltage	±5	±5	V
Common-mode input voltage	±6	±6	, V
Voltage between either offset null terminal (N1/N2) and V <sub>CC</sub> (SN5512 and SN7512)	±0.5	±0.5	V
Output current	10	10	mA
Continuous total power dissipation at (or below) 65°C free-air temperature (See Note 4)	500	500	mW
Operating free-air temperature range	-55 to 125	0 to 70	°c
Storage temperature range	-65 to 150	-65 to 150	°c
Lead temperature 1/16" from case for 60 seconds	300	300	°C

NOTES: 3. All voltage values, except differential input voltages, are with respect to the network ground terminal.

4. For operation above 65°C free-air temperature, refer to Dissipation Derating Curve, Figure 6.

## electrical characteristics, $T_A = 25^{\circ}C$ , $V_{CC+} = 6$ V, $V_{CC-} = -6$ V

	PARAMETER	TEST FIGURE	TEST CONDITIONS	SN5512 SN5514			SN7512 SN7514		UNIT	
				MIN TYP MAX		MIN TYP MAX				
AVD	Large-signal differential voltage amplification	1	V <sub>OD</sub> = 1 V	250	300	350	200	300	400	
BW	Bandwidth	2	$R_S = 50 \Omega$		80		1	80		MHz
10	Input offset current				1	3		1	5	μΑ
<sup>I</sup> IB	Input bias current				50	80	, ,	50	80	μΑ
VI	Input voltage range	1		±1	. 15	144	±1			٧
voc	Common-mode output voltage	1		2.4	2.7	3.4	2.4	2.7	3.4	٧
V <sub>00</sub>	Output offset voltage	1			0.5	1.3	1964	0.5	1.3	V
V <sub>OPP</sub>	Maximum peak-to-peak output voltage swing	3		3	5		3	5		v
ri	Input resistance	3	V <sub>OD</sub> ≤ 1 V		6			6		kΩ
ro	Output resistance				35			35	1,150.0	Ω
Ci	Input capacitance	3	V <sub>OD</sub> ≤ 1 V	1 - F-	7			7		pF
CMRR	Common-mode rejection ratio	4	V <sub>IC</sub> = ± 1 V,		84			84		dB
ΔV <sub>CC</sub> /ΔV <sub>IO</sub>	Supply voltage rejection ratio	1	$\Delta V_{CC+}$ = from 6 V to 5.5 V $\Delta V_{CC-}$ = from -6 V to -5.5 V	50	80		50	80		dB
V <sub>n</sub>	Broadband equivalent input noise voltage	5	See Note 5		3			3		μV
<sup>t</sup> pd	Propagation delay time	2	$R_S = 50 \Omega$ , Output voltage step = 0 to 1 V		6	4 38 808		6		ns
t <sub>r</sub>	Rise time	2	$R_S = 50 \Omega$ , Output voltage step = 0 to 1 V		5			5		ns
I <sub>sink</sub> (max)	Maximum output sink current			2.5	3.2		2.5	3.2		mA
Icc+	Supply current from V <sub>CC+</sub>		No load, No signal		19	25	4	19	25	mA
Icc-	Supply current from V <sub>CC</sub> -		No load, No signal		-13	-20		-13	-20	mA

NOTE 5: This parameter is measured in a system with response down 3 dB at 10 Hz and 500 kHz with a 6-dB/octave rolloff.

# CIRCUIT TYPES SN5512, SN5514, SN7512, SN7514 DIFFERENTIAL VIDEO AMPLIFIERS

#### **DEFINITION OF TERMS**

Large-Signal Differential Voltage Amplification (AVD) The ratio of the change in voltage between the output terminals to the change in voltage between the input terminals producing it.

Bandwidth (BW) The range of frequencies within which the differential gain of the amplifier is not more than 3 dB below its low-frequency value.

Input Offset Current (IIO) The difference between the currents into the two input terminals with the inputs grounded.

Input Bias Current (IIB) The average of the currents into the two input terminals with the inputs grounded.

Input Voltage Range (V<sub>1</sub>) The range of voltage which if exceeded at either input terminal will cause the amplifier to cease functioning properly.

Common-Mode Output Voltage (VOC) The average of the d-c voltages at the two output terminals.

Output Offset Voltage (VOO) The difference between the d-c voltages at the two output terminals when the input terminals are grounded.

Maximum Peak-to-Peak Output Voltage Swing (VOPP) The maximum peak-to-peak output voltage swing that can be obtained without clipping. This includes the unbalance caused by output offset voltage.

Input Resistance (r<sub>i</sub>) The resistance between the input terminals with either input grounded.

Output Resistance (r<sub>0</sub>) The resistance between either output terminal and ground.

Input Capacitance (Ci) The capacitance between the input terminals with either input grounded.

Common-Mode Rejection Ratio (CMRR) The ratio of differential voltage amplification to common-mode voltage amplification. This is measured by determining the ratio of a change in input common-mode voltage to the resulting change in output offset voltage referred to the input.


Supply Voltage Rejection Ratio ( $\Delta V_{CC}/\Delta V_{IO}$ ) The ratio of the change in power supply voltages to the change in output offset voltage referred to the input. For these devices, both supply voltages are varied symmetrically.

**Propagation Delay Time**  $(t_{pd})$  The interval between the application of an input voltage step and its arrival at either output, measured at 50% of the final value.

Rise Time (tr) The time required for an output voltage step to change from 10% to 90% of its final value.

Maximum Output Sink Current (I<sub>sink(max)</sub>) The maximum available current into either output terminal when that output is at its most negative potential.

## CIRCUIT TYPES SN5512, SN5514, SN7512, SN7514 DIFFERENTIAL VIDEO AMPLIFIERS



### THERMAL INFORMATION

#### DISSIPATION DERATING CURVE 600 SERIES 75 Maximum Continuous Power Dissipation—mW MAXTA 500 SERIES 55 MAXTA 400 300 200 DERATE FROM 100 5.9 mW/°C 65°C 0 50 60 100 110 120 90 130 TA-Free-Air Temperature-°C FIGURE 6

### TYPICAL APPLICATION DATA




FIGURE 7-SN5512/SN7512 INPUT-OFFSET-VOLTAGE NULL CIRCUIT

## LINE CIRCUITS SELECTION GUIDE

#### line drivers

	TYPE	SN55109, SN75109	SN55110, SN75110	SN75113*	SN75114*	SN75150 <sup>†</sup>	SN75450A
•	Operating Frequency	> 10 MHz	> 10 MHz	> 10 MHz	> 10 MHz	10 kHz at 2500-pF Load	< 1 MHz
•	Type of Lines	Balanced or Single-Ended	Balanced or Single-Ended	Balanced or Single-Ended	Balanced or Single-Ended	Single-Ended	Balanced or Single-Ended
•	Length of Line	Up to 5,000'	Up to 10,000'	Up to 1,000'	Up to 1,000'	Up to 500'	Up to 500'
٠	Input	TTL	TTL	TTL	TTL	TTL	TTL
•	Output	Current Mode	Current Mode	Voltage Mode	Voltage Mode	Voltage Mode	Current Mode
•	Party Line Operation	Yes	Yes	Yes	Yes	No	Yes
•	Strobe Control	Yes	Yes	Yes	No	No	
•	Power Supply	+5 V and -5 V	+5 V and -5 V	+5 V	+5 V	+12 V and -12 V	+5 V
Pac	ckages	J, N	J, N	J, N	J, N	J, N, P	N
Ар	plication Notes		vers and Receivers Transmission				CA 150-Peripheral Interface Circuits

ТҮРЕ	SN55107A, SN75107A	SN55108A, SN75108A	SN55115,* SN75115*	SN75154*
Input Sensitivity, Max	25 mV .	25 mV	0.5 V	
Switching Time, Max	25 ns	25 ns	50 ns	50 ns
Strobe Capability	Yes	Yes	Yes	No
Output	TTL, Active Pull-Up	TTL, Open-Collector	TTL, Open-Collector With Active Pull-Up Option	TTL, Active Pull-Up
• Fan-Out to Series 54	10	10	10	10
Power Supply	+5 V and −5 V	+5 V and -5 V	+5 V	+5 V or +12 V
Packages	J, N	J, N	J, N	J, N
Application Notes	CA130: Line Dri CA146: Data	vers and Receivers Transmission		

<sup>\*</sup>To be announced soon

<sup>&</sup>lt;sup>†</sup>Satisfies requirements of EIA standard RS-232-C

#### **SERIES 75 LINE RECEIVER**

#### featuring

- . High Input Impedance
- Fast Switching Speed
- Good Small-Signal Sensitivity
- TTL and DTL Compatible Outputs
- Wire-OR Output Capability

#### description

The SN75100L is a monolithic, dual line receiver which consists of two independent discriminator/buffer circuits in a single package. Each line receiver is composed of a voltage-sensitive, differential-input comparator which drives an open-collector, saturated-logic buffer. This device is designed to operate throughout the temperature range of 0°C to 70°C with a maximum switching time of 40 nanoseconds. The buffer output is at a logical 1 voltage level when the voltage at the signal input is at least 100 millivolts more positive than the reference voltage applied at V<sub>ref</sub>. The output is at a logical 0 level when the voltage at the signal input is at least 100 millivolts more negative than the reference voltage applied at V<sub>ref</sub>.


The line receiver has a common-mode input voltage range of -1.5 volts to 1.5 volts which means that both inputs can withstand common voltages of as much as 1.5 volts above or below ground. The buffer output will produce the correct logic-level output for a minimum difference in voltage of 100 millivolts between the differential inputs.

For normal single-ended operation, the data transmission line is connected to the signal input with a fixed d-c voltage between -1.5 volts and 1.5 volts applied at V<sub>ref</sub>. For maximum noise immunity, the d-c voltage level at V<sub>ref</sub> should be set midway between the logical 0 and logical 1 voltage levels of the input signal. Alternatively, the functions of the signal and reference-voltage inputs may be interchanged.

When the line receiver is used in a differential mode with balanced two-wire lines, one wire is connected to the signal input and the other wire is connected to  $V_{ref}$ . Since a maximum difference of 100 millivolts between the signal input and  $V_{ref}$  will assure a given logical level at the buffer output, a trade-off between input sensitivity and common-mode rejection can be made by using external voltage dividers at the inputs.

#### mechanical data

The SN75100L package outline is the same as JEDEC TO-100 except for diameter of standoff. Gold-plated leads (-00) require no additional cleaning or processing for use in soldered assembly. Solder-dipped leads (-10) are also available.



### TYPE SN75100L **DUAL DIFFERENTIAL LINE RECEIVER**

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltages (See Note 1):	V <sub>CC1</sub>	10 V
	V <sub>CC2</sub>	10 V
	V <sub>CC3</sub>	
Differential input voltage, V in D	(See Note 2)	5 V
Input voltage, Vin or Vref (See N	lote 1)	.5 V
Maximum current into the outpo	ut, I <sub>sink</sub>	mA
Continuous power dissipation a	t (or below) 25°C free-air temperature (See Note 3)	mW
Operating free-air temperature	range 0°C to 7	70°C

#### recommended operating conditions

Supply voltages (See Note 1):	V <sub>CC1</sub>	 	 	8 V ± 10%
	V <sub>CC3</sub>	 	 	4 V ± 10%
Reference voltage, V <sub>ref</sub>		 	 1.	5 V to 1.5 V

NOTES: 1. These voltage values are with respect to network ground terminal.

- 2. These voltage values are with respect to the other differential-input terminal.
- 3. Derate linearly to 435 mW at 70°C free-air temperature at the rate of 5.4 mW/°C.

### electrical characteristics (unless otherwise noted, $V_{CC1}$ = 8 V, $V_{CC2}$ = -8 V, $V_{CC3}$ = 4 V, $T_A$ = 0°C to 70°C)

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYPT	MAX	UNIT
<b>V</b> <sub>inD(0)</sub>	Logical 0 input voltage at the signal input,with respect to V <sub>ref</sub> ,required to ensure logical 0 level at the output	1	V <sub>ref</sub> = -1.5 V to 1.5 V	-100		mV
V <sub>inD(1)</sub>	Logical 1 input voltage at the signal input,with respect to V <sub>ref</sub> ,required to ensure logical 1 level at the output		V <sub>ref</sub> = -1.5 V to 1.5 V	100		mV
	Logical 0 output		V <sub>in</sub> = -2 V to 1.4 V, V <sub>ref</sub> = 1.5 V, I <sub>sink</sub> = 40 mA	0.25	0.5	v
out(0)	out(0) voltage	2	$V_{in} = -2 \text{ V to } -1.6 \text{ V},  V_{ref} = -1.5 \text{ V}, $ $I_{sink} = 40 \text{ mA}$	0.25	0.5	v
I <sub>out(1)</sub>	Output reverse current	2	V <sub>in</sub> = -1.4 V to 3.5 V, V <sub>ref</sub> = -1.5 V, V <sub>out</sub> = 5.5 V		250	μА
I <sub>in</sub>	Input current into the signal input	3	V <sub>ref</sub> = -1.5 V, See Note 4	20	50	μΑ
in(ref)	Input current into V	3	V <sub>ref</sub> = 1.5 V, See Note 4	20	50	μА
CC1	V <sub>CC1</sub> supply current	4	V <sub>CC1</sub> = 8.8 V	15	22	mA
CC2	V <sub>CC2</sub> supply current	4	V <sub>CC2</sub> = -8.8 V	-13	-17	mA
ССЗ	V <sub>CC3</sub> supply current	4	V <sub>CC3</sub> = 4.4 V	10	20	mA

†All typical values are at 25°C.

NOTE: 4. The maximum value specified is also applicable under any combination of the following conditions:


- a.  $V_{CC1}$  is open, grounded, or at 8 V  $\pm$  10%.
- b. V<sub>CC2</sub> is open, grounded, or at -8 V ± 10%.
  c. V<sub>CC3</sub> is open, grounded, or at 4 V.
  d. V<sub>in</sub> = 2 V to 4.4 V.

## TYPE SN75100L DUAL DIFFERENTIAL LINE RECEIVER

switching characteristics ,  $V_{CC1}$  = 8 V,  $V_{CC2}$  = -8 V,  $V_{CC3}$  = 4 V,  $T_A$  = 25°C

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pd(1)</sub>	Propagation delay time to logical 1 level	5	$R_L = 100 \Omega$ , $C_L = 20 pF$ ,		20	40	ns
t <sub>pd(0)</sub>	Propagation delay time to logical 0 level	5	V <sub>L</sub> = 4 V, f = 1 MHz		20	40	ns

#### schematic diagram



NOTE: All resistor values are in ohms.

#### PARAMETER MEASUREMENT INFORMATION †




FIGURE 1–  $V_{inD(0)}$  and  $V_{inD(1)}$ 


V<sub>in</sub> V<sub>ref</sub> V<sub>out</sub> V<sub>out</sub>


FIGURE 2-V  $_{\rm out(0)}$  and I  $_{\rm out(1)}$ 


<sup>&</sup>lt;sup>†</sup>Arrows indicate direction of current flow.


## TYPE SN75100L DUAL DIFFERENTIAL LINE RECEIVER

#### PARAMETER MEASUREMENT INFORMATION †









VOLTAGE WAVEFORMS

FIGURE 5-t  $_{pd(1)}$  and  $t_{pd(0)}$ 

<sup>†</sup>Arrows indicate direction of current flow.

### TYPICAL APPLICATION DATA

The SN75100L is ideally suited for use as a differential or single-ended line receiver. Maximum flexibility is ensured by the high-impedance inputs and open-collector outputs. The outputs are compatible for driving TTL or DTL digital circuits and may be combined to perform the wire-OR function.

When used in a single-ended "party line" data-transmission system, transmission lines may be either a twisted pair or coaxial cable. See Figure A.

By terminating the transmission line at each end, a two-way signal path may be utilized. The SN75100L provides very little loading to the transmission line due to its high input impedance. Therefore, transmitter/receiver pairs may be tied into the line anywhere along its length without disturbing the impedance level of the line.




FIGURE A

PRINTED IN U.S.A

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS

## SYSTEMS CIRCUITS

# CIRCUIT TYPES SN55107A, SN55108A, SN55109, SN55110, SN75107A, SN75108A, SN75109, SN75110 DUAL LINE RECEIVERS AND DRIVERS

## SERIES 55/75107A LINE CIRCUITS featuring

High Speed
 Standard Supply Voltages
 Dual Channels

#### additional features of line receivers

- high common-mode rejection ratio
- · high input impedance
- · high input sensitivity
- differential input common-mode voltage range of ± 3 V
- differential input common-mode voltage range of more than ±15 V using external attenuator
- strobe inputs for receiver selection
- gate inputs for logic versatility
- TTL or DTL drive capability
- high d-c noise margins

-55°C to 125°C J Package	0°C to 70°C J or N Package	CIRCUIT FUNCTION	OUTPUT FUNCTION
SN55107A	SN75107A	Dual Line Receiver	Active Pull-Up
SN55108A	SN55108A	Dual Line Receiver	Open Collector
SN55109	SN75109	Dual Line Driver	6-mA Current Switch
SN55110	SN75110	Dual Line Driver	12-mA Current Switch

#### additional features of line drivers

- TTL input compatibility
- current-mode output (6 mA or 12 mA typical)
- · high output impedance
- high common-mode output voltage range (-3 V to 10 V)
- inhibitor available for driver selection

#### description

The Series 55/75107 circuits are TTL/DTL compatible high-speed line receivers and drivers. Each is a monolithic dual circuit featuring two independent channels.

The SN55107A, SN55108A, SN75107A, and SN75108A line receivers are designed for general use as well as such specific applications as data comparators and balanced, unbalanced, and party-line transmission systems. These devices are unilaterally interchangeable with and replace SN55107, SN55108, SN75107, and SN75108, respectively, but offer diode-clamped inputs to simplify circuit design.

The SN55109, SN55110, SN75109, and SN75110 line drivers are designed to be used in many categories of applications in balanced, unbalanced, and party-line systems and as level converters.

The SN55107A, SN55108A, SN55109, and SN55110 are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C, and are available in the ceramic dual-in-line (J) package. The SN75107A, SN75108A, SN75109, and SN75110 are characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C and are available either in the ceramic dual-in-line (J) package or in the plastic dual-in-line (N) package.

### CIRCUIT TYPES SN55107A, SN55108A, SN55109, SN55110, SN75107A, SN75108A, SN75109, SN75110 DUAL LINE RECEIVERS AND DRIVERS

#### design characteristics

Series 55/75107A Line Circuits are TTL-compatible dual circuits intended for use in high-speed data-transmission systems. The drivers are designed to drive balanced, terminated transmission lines, such as twisted-pair, at normal line impedances without high power dissipation. The receivers are designed to detect low-level differential signals in the presence of common-mode noise and variations of temperature and supplies. Either driver may be used with either receiver. Specifications reflect worst-case conditions of temperature, supply voltages, and input voltages.

#### line receivers - SN55/75107A, SN55/75108A

The SN55/75107A and SN55/75108A are dual line receivers featuring independent channels with common voltage supply and ground terminals. The SN55/75107A circuit features a TTL-compatible active pull-up (totempole) output. The SN55/75108A circuit is also TTL-compatible, but features an open-collector output configuration that permits the dot-OR logic connection with similar outputs (such as the SN54/74101 TTL gate or other SN55/75108A line receivers). This permits a level of logic to be implemented without extra delay. All other features of the line receivers are identical.

The SN55/75107A and SN55/75108A line circuits are designed to detect input signals of 25 millivolts (or greater) amplitude and convert the polarity of the signal into appropriate TTL-compatible output logic levels.

The SN55/75107A and SN55/75108A feature high input impedance and low input currents which induce very little loading on the transmission line. This makes these devices especially useful in party-line systems. The excellent input sensitivity (3 millivolts typical) is particularly important when data is to be detected at the end of a long transmission line and the amplitude of the data has been deteriorated due to cable losses.

The receiver input common-mode voltage range is  $\pm 3$  volts. This is adequate for application in most systems. In systems with requirements for greater common-mode voltage range, input attenuators may be used to decrease the noise to an acceptable level at the receiver-input terminals.

The receivers feature individual strobe inputs for each channel and a strobe input common to both channels for logic versatility. The strobe inputs are tested to guarantee 400 millivolts of d-c noise margin when interfaced with Series 54/74 TTL.

#### line drivers - SN55/75109, SN55/75110

The SN55/75109 and SN55/75110 are dual line drivers featuring independent channels with common voltage supply and ground terminals. The significant difference between the two drivers is in the output-current specification. The driver circuits feature a constant output current that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off (inhibited) by appropriate logic levels on the inhibit inputs, The output current is nominally 6 milliamperes for the SN55/75109 and 12 milliamperes for the SN55/75110. System design determines which driver is best suited to a particular application.

The inhibit feature is provided so the circuits can be used in party-line or data-bus applications. A strobe or inhibitor, common to both drivers, is included for increased driver-logic versatility. The output current in the inhibited mode, I<sub>o(off)</sub>, is specified so that minimum line loading is induced when the driver is used in a party-line system with other drivers. The output impedance of the driver in the inhibited mode is very high—the output impedance of a transistor biased to cutoff.

The driver outputs have a common-mode voltage range of -3 volts to +10 volts, allowing common-mode voltage on the line without affecting driver performance.


The logic and inhibit inputs of the drivers are designed to satisfy TTL-system requirements. The logic inputs are tested at 2.0 volts for high-logic-level conditions and 0.8 volt for low-logic-level conditions. These tests guarantee 400 millivolts of noise margin when interfaced with Series 54/74 TTL.

logic

### a great and a struth table

DIFFERENTIAL INPUTS	STR	OBES	OUTPUT
A-B	G	S	Υ
V <sub>ID</sub> ≥ 25 mV	L or H	L or H	Н
	L or H	L	Н
-25 mV < V <sub>ID</sub> < 25 mV	L	L or H	Н
	Н	Н	INDETERMINATE
	L or H	L	Н
V <sub>ID</sub> ≤-25 mV	L	L or H	Н
	Н	H	٦

SN55107A, SN55108A J DUAL-IN-LINE PACKAGE SN75107A, SN75108A J OR N DUAL-IN-LINE PACKAGE



NC-No internal connection

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Supply voltage V <sub>CC+</sub> (See Note 1)	۲.
Supply voltage V <sub>CC</sub> (See Note 1)	•
Differential input voltage (See Note 2)	t
Common-mode input voltage (See Note 1)	١,
Strobe input voltage (See Note 1)	t,
Operating free-air temperature range, Series 55	;
Series 75	)
Storage temperature range, ceramic dual-in-line (J) package	;
plastic dual-in-line (N) package	

#### recommended operating conditions (see note 3)

How Been the section of the William Control of the	SN55107A, SN55108A SN75107A, SN75108A						
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage V <sub>CC+</sub> (See Note 1)	4.5	5	5.5	4.75	5	5.25	٧
Supply voltage V <sub>CC</sub> (See Note 1)	-4.5	5	-5.5	-4.75	<b>-</b> 5	-5.25	V
Output sink current			-16			-16	mA
Differential input voltage (See Notes 2 and 4)	-5†		5	-5†		5	V
Common-mode input voltage (See Notes 1 and 4)	-3t		. 3	-3†		3	v
Input voltage range, any differential input to ground (See Note 4)	<b>-</b> 5†		3	<b>-</b> 5†		3	V
Operating free-air temperature range	-55		125	0		70	°C

wyst the Tops

- NOTES: 1. These voltage values are with respect to network ground terminal.
  - 2. These voltage values are at the noninverting (+) terminal with respect to the inverting (-) terminal.
  - 3. When using only one channel of the line receiver, the inputs of the other channel should be grounded.
  - 4. The recommended combinations of input voltages fall within the shaded area of the figure at the right.



<sup>&</sup>lt;sup>†</sup>The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic voltage levels only.

#### definition of input logic levels<sup>†</sup>

		TEST FIGURE	MIN	MAX	UNIT
$V_{\text{IDH}}$	High-level input voltage between differential inputs	1	0.025	5	V
VIDL	Low-level input voltage between differential inputs	1	-5	-0.025	V
VIH(S)	High-level input voltage at strobe inputs	3	2	5.5	V
VIL(S)	Low-level input voltage at strobe inputs	3	0	0.8	V

<sup>&</sup>lt;sup>†</sup>The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic voltage levels only.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST	TEST CONDITIONS			SN55107A, SN75107A SN55108A, SN7510					Α
	PARAMETER	FIGURE	TEST CON	DITIONS	MIN	<b>TYP</b> <sup>§</sup>	MAX	MIN	TYP	MAX	UNIT
ųн	High-level input current into 1A or 2A	2	V <sub>CC+</sub> = MAX, V <sub>ID</sub> = 0.5 V,	$V_{CC-} = MAX$ , $V_{IC} = -3 \text{ V to } 3 \text{ V}$		30	75		30	75	μА
IIL .	Low-level input current into 1A or 2A	2	V <sub>CC+</sub> = MAX, V <sub>ID</sub> = -2 V,				-10			-10	μΑ
	High-level input current		V <sub>CC+</sub> = MAX, V <sub>1H(S)</sub> = 2.4 V	V <sub>CC</sub> - = MAX,			40			40	μА
чн	H into 1G or 2G	4	V <sub>CC+</sub> = MAX, V <sub>IH(S)</sub> = MAX V <sub>CC+</sub>	V <sub>CC</sub> = MAX,			1			1	mA
I <sub>I</sub> C	Low-level input current into /1G or 2G	4	V <sub>CC+</sub> = MAX, V <sub>IL(S)</sub> = 0.4 V	V <sub>CC</sub> - = MAX,			-1.6			-1.6	mA
		4	V <sub>CC+</sub> = MAX, V <sub>IH</sub> (S) = 2.4 V	V <sub>CC</sub> -= MAX,			80			80	μΑ
ΉΗ	High-level input current into S	4	V <sub>CC+</sub> = MAX, V <sub>IH</sub> (S) = MAX V <sub>CC+</sub>	V <sub>CC</sub> - = MAX,			2			2	mΑ
ljL .	Low-level input current into S	4	V <sub>CC+</sub> = MAX, V <sub>IL(S)</sub> = 0.4 V	V <sub>CC</sub> = MAX,			-3.2			-3.2	mA
v <sub>он</sub>	High-level output voltage	3	V <sub>CC+</sub> = MIN, I <sub>load</sub> = -400 μA,	$V_{CC-} = MIN$ , $V_{IC} = -3 \text{ V to } 3 \text{ V}$	2.4						v
VOL	Low-level output voltage	3	V <sub>CC+</sub> = MIN, I <sub>sink</sub> = 16 mA,	V <sub>CC</sub> = MIN, V <sub>IC</sub> =-3 V to 3 V			0.4			0.4	٧
<b>І</b> он	High-level output current	3	V <sub>CC+</sub> = MIN, V <sub>OH</sub> = MAX V <sub>CC+</sub>	V <sub>CC</sub> - MIN,						250	μА
los	Short-circuit output current	5	V <sub>CC+</sub> - MAX,	V <sub>CC</sub> - MAX	-18		- 70				mA
Іссн+	High-logic-level supply current from V <sub>CC+</sub>	6		V <sub>CC</sub> - = MAX, T <sub>A</sub> = 25°C		18	30		18	30	mA
ICCH-	High-logic-level supply current from VCC-	6	V <sub>CC+</sub> = MAX, V <sub>ID</sub> = 25 mV,	V <sub>CC</sub> - = MAX, T <sub>A</sub> = 25°C		-8.4	-15		-8.4	-15	mA

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


#### switching characteristics, $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST			SN551	07A, SN	175107A	SN551	08A,SN	75108A	UNIT
		FIGURE	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNI
to,	Propagation delay time, low-to-high level, from differential inputs	,	R <sub>L</sub> - 390 Ω,	C <sub>L</sub> = 50 pF		17	25				ns
	A and B to output		R <sub>L</sub> = 390 Ω,	C <sub>L</sub> = 15 pF					19	25	
teur (n)	Propagation delay time, high-to-low level, from differential inputs	7	R <sub>L</sub> = 390 Ω,	CL = 50 pF		17	25				ns
THEID	A and B to output		R <sub>L</sub> = 390 Ω,	. C <sub>L</sub> ≈ 15 pF					19	25	
<sup>†</sup> PLH(S)	Propagation delay time, low-to-high level, from strobe input	7	R <sub>L</sub> = 390 Ω,	C <sub>L</sub> = 50 pF		10	15				ns
	G or S to output		R <sub>L</sub> = 390 Ω,	C <sub>L</sub> = 15 pF		4.0			13	20	
	Propagation delay time, high-to-low level, from strobe input	7	R <sub>L</sub> = 390 Ω,	C <sub>L</sub> = 50 pF		8	15				ns
TITLIST	G or S to output		R <sub>L</sub> - 390 Ω,	CL = 15 pF					13	20	

 $<sup>\</sup>S$  All typical values are at  $V_{CC+}$  = 5 V,  $V_{CC-}$  = -5 V,  $T_A$  = 25°C.

 $<sup>\</sup>P$  Not more than one output should be shorted at a time.

#### schematic




 $\mbox{R}^{*}$  = 1 k $\Omega$  for SN55107A and SN75107A, 750  $\Omega$  for SN55108A and SN75108A.

- NOTES: 1. Component values shown are nominal.
  - 2. Resistance values are in ohms.
  - Components shown with dashed lines are applicable to the SN55107A and SN75107A only.


#### PARAMETER MEASUREMENT INFORMATION

#### d-c test circuits<sup>†</sup>




NOTE: When testing one channel, the inputs of the other channel are grounded.

FIGURE 1 - VIDH and VIDL



NOTE: Each pair of differential inputs is tested separately. The inputs of the other pair are grounded.

FIGURE 2-I<sub>IH</sub> and I<sub>IL</sub>



**TEST TABLE** 

SN55107A SN75107A	SN55108A SN75108A	V <sub>ID</sub>	STROBE 1G or 2G	STROBE S
TE			APPLY	<u> </u>
V <sub>OH</sub>	Іон	+25 mV	V <sub>IH(S)</sub>	V <sub>IH(S)</sub>
V <sub>OH</sub>	Гон	-25 mV	V <sub>IL(S)</sub>	V <sub>IH(S)</sub>
V <sub>OH</sub>	Іон	-25 mV	V <sub>IH(S)</sub>	VIL(S)
Vol	VoL	-25 mV	V <sub>IH(S)</sub>	VIH(S)

NOTES: 1.  $V_{IC} = -3 V \text{ to 3 V}$ .


2. When testing one channel, the inputs of the other channel should be grounded.

FIGURE 3- $V_{IH(S)}$ ,  $V_{IL(S)}$ ,  $V_{OH}$ ,  $V_{OL}$ , and  $I_{OH}$ 

† Arrows indicate actual direction of current flow.


#### PARAMETER MEASUREMENT INFORMATION

### d-c test circuits<sup>†</sup> (continued)



TEST	INPUT 1A	INPUT 2A	STROBE 1G	STROBE S	STROBE 2G
I <sub>IH</sub> at Strobe 1G	+25 mV	Gnd	V <sub>IH</sub> (S)	Gnd	Gnd
I <sub>IH</sub> at Strobe 2G	Gnd	+25 mV	Gnd -	Gnd	V <sub>IH</sub> (S)
I <sub>IH</sub> at Strobe S	+25 mV	+25 mV	Gnd	V <sub>IH</sub> (S)	Gnd
IIL at Strobe 1G	-25 mV	Gnd	V <sub>IL(S)</sub>	4.5 V	Gnd
IIL at Strobe 2G	Gnd	25 mV	Gnd	4.5 V	V <sub>IL(S)</sub>
IIL at Strobe S	-25 mV	25 mV	4.5 V	VIL(S)	4.5 V

FIGURE 4 - IIH(G), IIL(G), IIH(S), and IIL(S)




2. Not more than one output should be grounded at a time.


FIGURE 5-IOS

<sup>†</sup> Arrows indicate actual direction of current flow.

#### PARAMETER MEASUREMENT INFORMATION



**TEST CIRCUIT** 



- NOTES: 1. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = t_f = 10 \pm 5$  ns,  $t_{p1} = 500$  ns, PRR = 1 MHz,  $t_{p2} = 1$  ms, PRR = 500 kHz.
  - Strobe input pulse is applied to Strobe 1G when inputs 1A-1B are being tested, to Strobe S when inputs 1A-1B or 2A-2B
    are being tested, and to Strobe 2G when inputs 2A-2B are being tested.
  - 3.  $C_L$  includes probe and jig capacitance.
  - 4. All diodes are 1N916.


FIGURE 7-PROPAGATION DELAY TIMES

#### TYPICAL CHARACTERISTICS

20

0

-75



FREE-AIR TEMPERATURE 100  $V_{CC+} = 5 V$  $V_{CC-}^{-5} = -5 \text{ V}$ 80 I<sub>1H</sub>-High-Level Input Current-µA 60 \_SN75107A SN75108A 40

HIGH-LEVEL INPUT CURRENT

INTO 1A or 2A

FIGURE 8

TA-Free-Air Temperature-°C FIGURE 9

SN55107A, SN75107A


25 50 75

100 125

-25

0


-50



PROPAGATION DELAY TIME (DIFFERENTIAL INPUTS) FREE-AIR TEMPERATURE 40 V<sub>CC+</sub> = 5 V  $V_{CC-} = -5 \text{ V}$ 35  $R_L = 390 \Omega$ Propagation Delay Time-ns = 50 pF 30 25 -SN75107A 20 15 -tPLH(D) tPHL(D) 10 5 0 -75 -50 -25 125 TA-Free-Air Temperature-°C FIGURE 11

#### 2

## CIRCUIT TYPES SN55107A, SN55108A, SN75107A, SN75108A DUAL LINE RECEIVERS



## CIRCUIT TYPES SN55109, SN55110, SN75109, SN75110 DUAL LINE DRIVERS


## SN55109, SN55110 J DUAL-IN-LINE PACKAGE SN75109, SN75110 J OR N DUAL-IN-LINE PACKAGE

logic

#### TRUTH TABLE

LOGIC INPUTS		INHIB		OUTPUTS		
Α	В	С	D	Υ	Z	
L or H	L or H	L	L or H	Н	٠H	
L or H	L or H	L or H	L	Н	Н	
L	L or H	Н	Н	L	Н	
L or H	٦	Н	Н	L	Ι	
Н	Н	н	н	H	٦	

Low output represents the on state High output represents the off state



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC+</sub> (See Note 1)	7 V
Supply voltage V <sub>CC-</sub> (See Note 1)	–7 V
Logic and inhibitor input voltages (See Note 1)	5.5 V
Common-mode output voltage (See Note 1)	
Operating free-air temperature range, Series 55	–55°C to 125°C
Series 75	0°C to 70°C
Storage temperature range, ceramic dual-in-line (J) package	–65°C to 150°C
plastic dual-in-line (N) package	55°C to 150°C

#### recommended operating conditions (see note 2)

		SN55109, SN55110			SN75109, SN75110		
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage V <sub>CC+</sub> (See Note 1)	4.5	- 5	5.5	4.75	5	5.25	V×
Supply voltage V <sub>CC</sub> _(See Note 1)	-4.5	-5	-5.5	-4.75	-5	-5.25	٧
Positive common-mode output voltage (See Note 1)	· · 0	Tyre see	10	0	Jan Sala	10	V
Negative common-mode output voltage (See Note 1)	0		-3	0	4. 4.	-3	V
Operating free-air temperature range	-55		125	0		70	οС

- NOTES: 1. These voltage values are with respect to the network ground terminal.
  - 2. When using only one channel of the line drivers, the other channel should be inhibited and/or its outputs grounded.

### CIRCUIT TYPES \$N55109, \$N55110, \$N75109, \$N75110 **DUAL LINE DRIVERS**

#### definition of input logic levels<sup>†</sup>

		TEST FIGURE	MIN MAX	UNIT
ViH	High-level input voltage at any input	16, 17	2 44 4 14 5.5 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	V
VIL	Low-level input voltage at any input	16, 17	0 0.8	V .

<sup>&</sup>lt;sup>†</sup>The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	T TEST CONDITIONS		SN55109, SN75109		9 SN55110, SN75110			UNIT
	FANAMETER	FIGURE	TEST CONDITIONS:	MIN	TYP∜	MAX	MIN	TYP∜	MAX	UNI
¹IH(L)	High-level input	16	V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX, V <sub>H(L)</sub> = 2.4 V V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX,			40			40	μА
	1A, 1B, 2A or 2B		V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX, V <sub>IH(L)</sub> = MAX V <sub>CC+</sub>			1			1	m/
hr(r)	Low-level input current into 1A, 1B, 2A or 2B	16	V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX, V <sub>IL(L)</sub> = 0.4 V			-3			-3	m/
hн(i)	High-level input	17	V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX, V <sub>IH(I)</sub> = 2.4 V			40			40	μА
	1C or 2C		V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX, V <sub>IH(I)</sub> = MAX V <sub>CC+</sub>			1			1	m/
hE(i)	Low-level input current into 1C or 2C	17	V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX, V <sub>IL(1)</sub> = 0.4 V			-3			-3	m
Л <del>н</del> (()	High-level input	17	V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX, V <sub>IH(I)</sub> = 2.4 V			80			80	μA
11H(II)	current into D		$V_{CC+} = MAX$ , $V_{CC-} = MAX$ , $V_{IH(I)} = MAX V_{CC+}$			2			2	m
hE(I)	Low-level input current into D	17	$V_{CC+} = MAX$ , $V_{CC-} = MAX$ , $V_{IL(i)} = 0.4 \text{ V}$			-6			-6	m/
IO(on)	On-state output current	18	V <sub>CC+</sub> = MAX, V <sub>CC-</sub> = MAX V <sub>CC+</sub> = MIN, V <sub>CC-</sub> = MAX	3.5		7	6.5		15	m/
O(off)	Off-state output current	18	VCC+ = MIN, VCC- = MIN			100			100	μA
ICC+(on)	Supply current from V <sub>CC+</sub> with driver enabled	19	V <sub>IL(L)</sub> = 0.4 V, V <sub>IH(I)</sub> = 2 V		18	30		23	35	m
ICC-(on)	Supply current from VCC- with driver enabled	19	VIL(L) = 0.4 V, VIH(I) = 2 V		-18	-30		-34	-50	m/
ICC+(off)	Supply current from V <sub>CC+</sub> with driver inhibited	19	V <sub>IL(L)</sub> = 0.4 V, V <sub>IL(I)</sub> = 0.4 V		18			21		m/
CC-(off)	Supply current from V <sub>CC</sub> — with driver inhibited	19	VIL(L) = 0.4 V, VIL(I) = 0.4 V		-10			-17		m/


For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions for the applicable device type. § All typical values are at V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25 °C.

## switching characteristics, V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER		RAMETER TEST TEST CONDITIONS		MIN	ТҮР	MAX	UNIT	
<sup>†</sup> PLH(L)	Propagation delay time, low-to-high level, from logic input A or B to output Y or Z	20	ŘL = 50Ω,	C <sub>L</sub> = 40 pF		9	15	ns
<sup>†</sup> PHL(L)	Propagation delay time, high-to-low level, from logic input A or B to output Y or Z	20	R <sub>L</sub> = 50 Ω,	CL = 40 pF		9	15	ns
tPLH(I)	Propagation delay time, low-to-high level, from inhibitor input C or D to output Y or Z	20	R <sub>L</sub> = 50 Ω.	C <sub>L</sub> = 40 pF		16	25	ns
<sup>t</sup> PHL(I)	Propagation delay time, high-to-low level, from inhibitor input C or D to output Y or Z	20	R <sub>L</sub> = 50 Ω,	C <sub>L</sub> = 40 pF		13	25	ns

## CIRCUIT TYPES SN55109, SN55110, SN75109, SN75110 **DUAL LINE DRIVERS**

#### schematic




NOTES: 1. Component values shown are nominal.

2. Resistance values are in ohms.

## CIRCUIT TYPES SN55109, SN55110, SN75109, SN75110 DUAL LINE DRIVERS

#### PARAMETER MEASUREMENT INFORMATION

#### d-c test circuits †




#### TEST TABLE

TEST AT ANY LOGIC INPUT	LOGIC INPUTS NOT UNDER TEST	ALL INHIBITOR INPUTS	OUTPUT 1Y or 2Y	OUTPUT 1Z or 2Z
VIH(L)	Open	V <sub>IH(I)</sub>	H (See Note 1)	(See Note 1)
VIL(L)	Vcc+	V <sub>(H())</sub>	L (See Note 1)	H (See Note 1)
lH(F)	Gnd	V <sub>IH(I)</sub>	Gnd	Gnd
FIL(L)	4.5 V	ViH(I)	Gnd	Gnd

NOTES: 1. Low output represents the on state, high output represents the off state.

2. Each input is tested separately.

FIGURE 16 -  $V_{IH(L)}$ ,  $V_{IL(L)}$ ,  $I_{IH(L)}$ , and  $I_{IL(L)}$ 



#### **TEST TABLE**

ALL LOGIC INPUTS	INHIBITOR INPUTS NOT UNDER TEST	OUTPUT 1Y or 2Y	OUTPUT 1Z or 2Z
ViH(L)	Open	H (See Note 1)	L (See Note 1)
VIL(L)	Open	L (See Note 1)	H (See Note 1)
ViH(L)	V <sub>CC+</sub>	H (See Note 1)	H (See Note 1)
VIL(L)	V <sub>CC+</sub>	H (See Note 1)	H (See Note 1)
Gnd	Gnd	Gnd	Gnd
Gnd	4.5 V	Gnd	Gnd
	VIH(L) VIL(L) VIH(L) VIH(L) VIH(L) VICO	INPUTS	INPUTS   NOT UNDER TEST   1 Y or 2 Y

NOTES: 1. Low output represents the on state, high output represents the off state.


2. Each input is tested separately.

FIGURE 17 -  $V_{1H(1)}$ ,  $V_{1L(1)}$ ,  $I_{1H(1)}$ ,  $I_{1L(1)}$ 

† Arrows indicate actual direction of current flow.

## CIRCUIT TYPES SN55109, SN55110, SN75109, SN75110 DUAL LINE DRIVERS


#### PARAMETER MEASUREMENT INFORMATION



#### **TEST TABLE**

TEST		LOGIC	INPUTS	INHIBITOR INPUTS		
	1651	1A or 2A	1B or 2B	. 1C or 2C	D	
2.	at output	VIL(L)	V <sub>IL(L)</sub>			
(O(on)	1Y or 2Y	VIL(L)	V)H(L)	ViH(I)	ViH(I)	
	11 0/21	VIH(L)	V <sub>IL(L)</sub>			
<sup>(</sup> O(on)	at output 1Z or 2Z	V <sub>(H(L)</sub>	V <sub>IH(L)</sub>	V <sub>IH(I)</sub>	V <sub>IH(t)</sub>	
lO(off)	at output 1Y or 2 Y	V <sub>IH(L)</sub>	V <sub>IH(L)</sub>	v <sub>IH(I)</sub>	V <sub>1H(1)</sub>	
		VIL(L)	VIL(L)			
O(off)	at output 1Z or 2Z	VIL(L)	V <sub>IH(L)</sub>	ViĤ(i)	VIH(I)	
	12 OF 22	V <sub>IH(L)</sub>	V <sub>IL(L)</sub>			
			-	V <sub>IL(I)</sub>	· VIL(I)	
IO(off)	at output 1Y, 2Y, 1Z or 2Z	Either	Either	VIL(I)	VIH(I)	
	. 11, 21, 12, 0r 22	state	state	V <sub>IH(I)</sub>	VIL(I)	

FIGURE 18 -I<sub>O(on)</sub> and I<sub>O(off)</sub>



#### **TEST TABLE**


TEST		ALL LOGIC INPUTS	ALL INHIBITOR INPUTS
ICC+(on)	Driver enabled	V <sub>IL(L)</sub>	V <sub>IH(I)</sub>
I <sub>CC-(on)</sub>	Driver enabled	V <sub>IL(L)</sub>	V <sub>IH(I)</sub>
Icc+(off)	Driver inhibited	V <sub>IL(L)</sub>	V <sub>IL(I)</sub>
Icc-(off)	Driver inhibited	V <sub>IL(L)</sub>	V <sub>IL(I)</sub> '

FIGURE 19 -I<sub>CC+</sub> and I<sub>CC-</sub>


<sup>†</sup> Arrows indicate actual direction of current flow.

## CIRCUIT TYPES SN55109, SN55110, SN75109, SN75110 DUAL LINE DRIVERS

#### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT




NOTES: 1. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = t_f = 10 \pm 5$  ns,  $t_{p1} = 500$  ns, PRR = 1 MHz,  $t_{p2} = 1$  ms, PRR = 500 kHz.

- 2.  $C_L$  includes probe and jig capacitance.
- 3. For simplicity, only one channel and the inhibitor connections are shown.

FIGURE 20-PROPAGATION DELAY TIMES

### CIRCUIT TYPES SN55109, SN55110, SN75109, SN75110 DUAL LINE DRIVERS



### CIRCUIT TYPES SN55107A, SN55108A, SN55109, SN55110, SN75107A, SN75108A, SN75109, SN75110 DUAL LINE RECEIVERS AND DRIVERS

#### TYPICAL APPLICATION DATA

#### BASIC BALANCED-LINE TRANSMISSION SYSTEM

Series 55/75107A dual line circuits are designed specifically for use in high-speed data transmission systems that utilize balanced, terminated transmission lines such as twisted-pair lines. The system operates in the balanced mode, so that noise induced on one line is also induced on the other. The noise appears common-mode at the receiver input terminals where it is rejected. The ground connection between the line driver and receiver is not part of the signal circuit so that system performance is not affected by circulating ground currents.

The unique driver-output circuit allows terminated transmission lines to be driven at normal line impedances. High-speed system operation is ensured since line reflections are virtually eliminated when terminated lines are used. Cross-talk is minimized by low signal amplitudes and low line impedances.

The typical data delay in a system is approximately

(30 + 1.3 L) nanoseconds, where L is the distance in feet separating the driver and receiver. This delay includes one gate delay in both the driver and receiver.


Data is impressed on the balanced-line system by unbalancing the line voltages with the driver output current. The driven line is selected by appropriate driver-input logic levels. The voltage difference is approximately:

$$V_{DIFF} \simeq 1/2 I_{O(on)} \cdot R_{T}$$

High series line resistance will cause degradation of the signal. The receivers, however, will detect signals as low as 25 mV (or less). For normal line resistances, data may be recovered from lines of several thousand feet in length.

Line-termination resistors ( $R_T$ ) are required only at the extreme ends of the line. For short lines, termination resistors at the receiver only may prove adequate. The signal amplitude will then be approximately:


VDIFF ~ IO(on) · RT.



#### DATA-BUS OR PARTY-LINE SYSTEM

The strobe feature of the receivers and the inhibit feature of the drivers allow the Series 55/75107A dual line circuits to be used in data-bus or party-line systems. In these applications, several drivers and receivers may share a common transmission line. An enabled driver transmits data to all enabled receivers on the line while other drivers and

receivers are disabled. Data is thus time-multiplexed on the transmission line. Series 55/75107A device specifications allow widely varying thermal and electrical environments at the various driver and receiver locations. The data-bus system offers maximum performance at minimum cost.



3

# CIRCUIT TYPES SN55107A, SN55108A, SN55109, SN55110, SN75107A, SN75108A, SN75109, SN75110 DUAL LINE RECEIVERS AND DRIVERS

#### TYPICAL APPLICATION DATA


#### UNBALANCED OR SINGLE-LINE SYSTEMS


Series 55/75107A dual line circuits may also be used in unbalanced or single-line systems. Although these systems do not offer the same performance as balanced systems for long lines, they are adequate for very short lines where environmental noise is not severe.

The receiver threshold level is established by applying a d-c reference voltage to one receiver input terminal. The signal from the transmission line is applied to the remaining input. The reference voltage should be optimized so that signal swing is symmetrical about it for maximum

noise margin. The reference voltage should be in the range of -3 volts to +3 volts. It can be provided by a voltage supply or by a voltage divider from an available supply voltage.

A single-ended output from a driver may be used in single-line systems. Coaxial or shielded line is preferred for minimum noise and cross-talk problems. For large signal swings, the high output current (12 mA) of the SN55/75110 is recommended. Drivers may be parallelled for higher current. The unused driver output must be tied to ground.





#### PRECAUTIONS IN THE USE OF SERIES 55/75107A LINE CIRCUITS

The following precautions should be observed when using or testing Series 55/75107A line circuits:

#### (1) Drivers, SN55/75109 and SN55/75110


When only one driver in a package is being used, the outputs of the other driver must either be grounded or inhibited in order to prevent excess power dissipation.

## (2) Receivers, SN55/75107A and SN55/75108A

When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between —3 volts and +3 volts, preferably at ground. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers.

## INCREASING COMMON-MODE INPUT VOLTAGE RANGE OF RECEIVER

The SN55/75107A and SN55/75108A line receivers feature a common-mode input voltage range of ±3 volts. This satisfies the requirements for all but the noisiest system applications. For these severe noise environments, the common-mode range can be extended by the use of external input attenuators. Common-mode input voltages can in this way be reduced to ±3 volts at the receiver input terminals. Differential data signals will be reduced proportionately. Input sensitivity, input impedance, and delay times will be adversely affected.




For balanced, terminated lines,  $Z_0 = 2R_1 + 2R_2$ 

#### SN55/75108A DOT-AND OUTPUT CONNECTIONS

The SN55/75108A line receivers feature an open-collector-output circuit that can be connected in the DOT-AND logic configuration with other SN55/75108A outputs, SN5401/7401 outputs, or other similar outputs. This allows a level of logic to be implemented without additional logic delay.

For rules for such DOT-AND connections, refer to the SN5401 or SN7401 data sheet.



PRINTED IN U.S.A

It cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ALL IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT P

#### SATISFIES REQUIREMENTS OF EIA STANDARD RS-232-C

- Withstands Sustained Output Short-Circuit to any Low-Impedance Voltage between -25 V and 25 V
- 2 µs Max Transition Time through the +3 V to -3 V Transition Region under Full 2500-pF Load
- Inputs Compatible with Most TTL and DTL Families
- Common Strobe Input
- **Inverting Output**
- Slew Rate can be Controlled with an External Capacitor at the Output
- Standard Supply Voltages . . . ± 12 V


#### J OR N **DUAL-IN-LINE PACKAGE DUAL-IN-LINE PACKAGE** (TOP VIEW) (TOP VIEW) OUTPUT OUTPUT OUTPUTOUTPUT V<sub>CC+</sub> 1Y 12 2Y VCC-14 9 8 8 5 2 3 6 1 3 STROBE INPUT TROBE INPUT INPU NPUT positive logic: $Y = \overline{AS}$

NC-No internal connection

#### description

The SN75150 is a monolithic dual line driver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C. A rate of 20,000 bits per second can be transmitted with a full 2500-pF load. Other applications are in data-transmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL and DTL families. Operation is from +12-volt and -12-volt power supplies. The SN75150 is characterized for operation from 0°C to 70°C.

#### schematic (each line driver)



Component values shown are nominal

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC+</sub> (see Note 1)	15 V
Supply voltage V <sub>CC</sub> = (see Note 1)	—15 V
Input voltage (see Note 1)	15 V
Applied output voltage (see Note 1)	±25 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

## AGE CIRCUIT TYPE SN75150 AND DUAL LINE DRIVER

rec	ommended operating condit	ons	S , ,			-									N.O.	- Control Vine Alice			
															MIN	NOM	MAX	UNI	T
	Supply voltage V <sub>CC+</sub>								. ,		 ٠.				10.8	12	13.2	V	
	Supply voltage VCC			٠.				٠.							-10.8	-12	-13.2	V	
	Input voltage, V <sub>I</sub>	4.					. 1	 ٠.							0		5.5	V	
	Applied output voltage, VO.					٠.		 									±15	V	
	Operating free-air temperature,	Тд			1	•		 						٠.	0	25	70	°C	)

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST CON	DITIONS	MIN TYPT MAX (SEE NOTE 2)	UNIT
VIH	High-level input voltage	1			2	V
VIL	Low-level input voltage	2			0.8	V
V <sub>OH</sub>	High-level output voltage	2		$V_{\text{CC}} = -13.2 \text{ V},$ $R_{\text{L}} = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$	5 8	V
V <sub>OL</sub>	Low-level output voltage	1	1 '	$V_{CC-} = -10.8 \text{ V},$ $R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$	-8 -5	V
	11.1		V <sub>CC+</sub> = 13.2 V,	Data input	1 10	
ΉΗ	High-level input current	3	$V_{CC-} = -13.2 \text{ V},$ $V_1 = 2.4 \text{ V}$	Strobe input	2 20	μΑ
			V <sub>CC+</sub> = 13.2 V,	Data input	-1 -1.6	mA
IIL.	Low-level input current	3	$V_{CC-} = -13.2 \text{ V},$ $V_{I} = 0.4 \text{ V}$	Strobe input	-2 -3.2	
			\	V <sub>O</sub> = 25 V	2	
los	Short-circuit output current	4	V <sub>CC+</sub> = 13.2 V,	/ <sub>O</sub> = -25 V	-3	m A
ios	Short-circuit output current	4	V <sub>CC</sub> <sub>-</sub> = -13.2 V	/ <sub>O</sub> = 0 V, V <sub>I</sub> = 3 V	15	,mA
		1		$V_0 = 0 \text{ V}, \text{ V}_1 = 0 \text{ V}$	-15	1
ICCH+	Supply current from V <sub>CC+</sub> , high-level output	5	1	$V_{CC-} = -13.2 \text{ V},$ $R_1 = 3 \text{ k}\Omega,$	10 22	mA
ICCH-	Supply current from V <sub>CC</sub> , high-level output	J 5	$T_A = 25^{\circ}C$	IL O Kas,	-1 -10	mA
ICCL+	Supply current from V <sub>CC+</sub> , low-level output	- 5	$V_{CC+} = 13.2 \text{ V},  V_{I} = 3 \text{ V},  F$	$V_{CC-} = -13.2 \text{ V},$ $R_L = 3 \text{ k}\Omega,$	8 17	mA
ICCL-	Supply current from V <sub>CC</sub> , low-level output	]	$T_A = 25^{\circ}C$	1[ - 3 Kaz,		mA

NOTE 2: The algebraic convention where the most positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when -5 V is the maximum, the typical value is a more-negative voltage.

#### switching characteristics, $V_{CC+} = 12 \text{ V}$ , $V_{CC-} = -12 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$


	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TY	P MAX	UNIT
tTLH	Transition time, low-to-high-level output		CL = 2500 pF,	0,2 1.4	4 2	μs
<sup>t</sup> THL	Transition time, high-to-low-level output	6	$R_L = 3 k\Omega$ to $7 k\Omega$	0.2 1.9	5 2	μs
tTLH	Transition time, low-to-high-level output	- 6	C <sub>L</sub> = 15 pF,	40	)	ns
<sup>t</sup> THL	Transition time, high-to-low-level output	7 6	$R_L = 7 k\Omega$	20	)	ns
tpLH	Propagation delay time, low-to-high- level output		C <sub>L</sub> = 15 pF,	60	)	ns
tPHL	Propagation delay time, high-to-low- level output	6	R <sub>L</sub> = 7 kΩ	4!	5	ns

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC+</sub> = 12 V, V<sub>CC-</sub> = -12 V, T<sub>A</sub> = 25  $^{\circ}$  C.

#### ^

#### PARAMETER MEASUREMENT INFORMATION

#### d-c test circuits‡




V<sub>IL</sub> V<sub>CC+</sub> V<sub>CC-</sub>

Each input is tested separately.


FIGURE 1-VIH, VOL

FIGURE 2-VIL, VOH



NOTE: When testing  $I_{IH}$ , the other input is at 3 V; when testing  $I_{IL}$ , the other input is open.

FIGURE 3-I<sub>IH</sub>, I<sub>IL</sub>



IOS is tested for both input conditions at each of the specified output conditions.

FIGURE 4-IOS





FIGURE 5-ICCH+, ICCH-, ICCL+, ICCL-

‡Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

and a second of the contract of the contract of

#### PARAMETER MEASUREMENT INFORMATION

#### switching characteristics



**VOLTAGE WAVEFORMS** 

NOTES: A. The pulse generator has the following characteristics: duty cycle  $\leqslant$  50%, Z  $_{out}\approx$  50  $\Omega.$ 

B. C<sub>L</sub> includes probe and jig capacitance.

#### FIGURE 6-SWITCHING CHARACTERISTICS

#### TYPICAL CHARACTERISTICS

#### OUTPUT CURRENT

vs

#### APPLIED OUTPUT VOLTAGE




FIGURE 7

PRINTED IN U.S.A


It cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

3

- Input Resistance . . . 3 kΩ to 7 kΩ over Full RS-232-C Voltage Range
- Input Threshold Adjustable to Meet "Fail-Safe" Requirements Without Using External Components
- Built-In Hysteresis for Increased Noise Immunity
- Inverting Output Compatible with DTL or TTL
- Output with Active Pull-Up for Symmetrical Switching Speeds
- Standard Supply Voltages . . . 5 V or 12 V

#### description

The SN75154 is a monolithic quadruple line receiver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. Other applications are for relatively short, single-line, point-to-point data transmission and



for level translators. Operation is normally from a single five-volt supply; however, a built-in option allows operation from a 12-volt supply without the use of additional components. The output is compatible with most TTL and DTL circuits when either supply voltage is used.

In normal operation, the threshold-control terminals are connected to the V<sub>CC1</sub> terminal, pin 15, even if power is being supplied via the alternate V<sub>CC2</sub> terminal, pin 16. This provides a wide hysteresis loop which is the difference between the positive-going and negative-going threshold voltages. See typical characteristics. In this mode of operation, if the input voltage goes to zero, the output voltage will remain at the low or high level as determined by the previous input.

For fail-safe operation, the threshold-control terminals are open. This reduces the hysteresis loop by causing the negative-going threshold voltage to be above zero. The positive-going threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the fail-safe mode, if the input voltage goes to zero or an open-circuit condition, the output will go to the high level regardless of the previous input condition.

The SN75154 is characterized for operation from 0°C to 70°C.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Normal supply voltage (pin 15), V <sub>CC1</sub> (see Note 1)	7 V
Alternate supply voltage (pin 16), VCC2(see Note 1)	, 14 V
Input voltage (see Note 1)	±25 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground terminal.

#### recommended operating conditions

Normal supply voltage (pin 15), V <sub>CC1</sub>	5	5.5	V
Alternate supply voltage (pin 16), VCC2	12	13.2	٧
Input voltage		±15	٧
Normalized fan-out from each output, N		10	
Operating free-air temperature, $T_{\mbox{\scriptsize A}}$	25	70	°C

MIN NOM MAX UNIT

TEXAS INSTRUMENTS

## CIRCUIT TYPE SN75154 QUADRUPLE LINE RECEIVER

#### electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	ing the second s	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX (SEE NOTE 2)	UNIT
VIH	V <sub>IH</sub> High-level input voltage				3	V
VIL	IL Low-level input voltage				2-3-3	V/s
Positive-going Normal operation		4	the state of the contract of the state of th	0.8 2.2 3	v	
V <sub>T+</sub>	threshold voltage	Fail-safe operation	] '		0.8 2,2 3	]
Negative-going		Normal operation			-3 -1.1 0	V
V <sub>T</sub>	threshold voltage	Fail-safe operation	1		0.8 1.4 3	ľ
		Normal operation			0.8 3.3 6	V
$V_{T+}-V_{T-}$	Hysteresis Fa	Fail-safe operation			0 0.8 2.2	1 "
VOH	High-level output voltage		1	I <sub>OH</sub> = -400 μA	2.4 3.5	V
VOL	Low-level output voltage	to a second control of the second control of	1	I <sub>OL</sub> = 16 mA	0.23 0.4	V
				$\Delta V_{\parallel} = -25 \text{ V to } -14 \text{ V}$	3 5 7	1,6
1 Burner				$\Delta V_{\parallel} = -14 \text{ V to } -3 \text{ V}$	3 5 7	
rį	Input resistance		2	$\Delta V_{\parallel} = -3 \text{ V to } 3 \text{ V}$	3 6	kΩ
* 1 (000 kg)	THE STATE OF THE S	apartin de la companya de la company	1	$\Delta V_1 = 3 \text{ V to } 14 \text{ V}$	3 5 7	
Š	Aug.	Source (		$\Delta V_{\parallel} = 14 \text{ V to } 25 \text{ V}$	3 5 7.	1
V <sub>I(open)</sub>	Open-circuit input voltage	Commercial	3	1p=0 , 1s, 8 - , 1 % A - st sa - 2,	0 0.2 2	V
los	Short-circuit output current <sup>†</sup>		4	V <sub>CC1</sub> = 5.5 V, V <sub>I</sub> = -5 V	-10 -20 -40	mA
Icc1	Supply current from V <sub>CC1</sub>	- Davide Section	5	V <sub>CC1</sub> = 5.5 V, T <sub>A</sub> = 25°C	20 35	^
ICC2	Supply current from V <sub>CC2</sub>		"	V <sub>CC2</sub> = 13.2 V, T <sub>A</sub> = 25°C	23 40	mA


<sup>&</sup>lt;sup>†</sup>Not more than one output should be shorted at a time.

NOTE 2: The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic and threshold levels only, e.g., when -3 V is the maximum, the minimum limit is a more-negative voltage.

#### switching characteristics, $V_{CC1} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , N = 10

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP	MAX UNI
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output			22	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	7 .	$C_1 = 50 \text{ pF}, R_1 = 390 \Omega$	20	ns
<sup>t</sup> TLH	Transition time, low-to-high-level output	7 6	C[ = 50 pr, N[ - 350 12	9	ns
<sup>t</sup> THL	Transition time, high-to-low-level output	7		6	ns


#### TYPICAL CHARACTERISTICS



NOTE 3: For normal operation, the threshold controls are connected to V<sub>CC1</sub>, pin 15. For fail-safe operation, the threshold controls are open.

<sup>‡</sup> All typical values are at  $V_{CC1} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .

#### schematic



NOTE 4: When using V<sub>CC1</sub>(pin 15), V<sub>CC2</sub>(pin 16) may be left open or shorted to V<sub>CC1</sub>. When using V<sub>CC2</sub>, V<sub>CC1</sub> must be left open or connected to the threshold control pins.

## CIRCUIT TYPE SN75154 QUADRUPLE LINE RECEIVER

#### PARAMETER MEASUREMENT INFORMATION

TEST

MEASURE

d-c test circuits†


#### TEST TABLE

V<sub>CC1</sub>

(PIN 15)

V<sub>CC2</sub>

(PIN 16)




Open-circuit input	*UH	Open	Open	I OH	4.5 0	Open
(fail safe)	Voн	Open	Open	10н	Open	10.8 V
V <sub>T+</sub> min,	VOH	0.8 V	Open	ІОН	5.5 V	Open
VT_ min (fail safe)	VoH	0.8 V	Open	ІОН	Open	13.2 V
V	VOH	Note A	Pin 15	10н	5.5 V and T	Open
V <sub>T+</sub> min (normal)	VOH	Note A	Pin 15	loн	T	13.2 V
VIL max,	VOH	-3 V	Pin 15	10н	5.5 V and T	Open
V <sub>T</sub> _ min (normal)	Voн	_3 V	Pin 15	ГОН	Т	13.2 V
V <sub>1H</sub> min, V <sub>T+</sub> max,	VOL	3 V	Open	loL	4.5 V	Open
V <sub>T</sub> _ max (fail safe)	VOL	3 V	Open	OL	Open	10.8 V
VIH min, VT+ max	VOL	3 V	Pin 15	IOL	4.5 V and T	Open
(normal)	VOL	3 V	Pin 15	IOL	T	10.8 V
	VOL	Note B	Pin 15	lOL	5.5 V and T	Open
V <sub>T</sub> _ max (normal)	VOI	Note B	Pin 15	loi	Т	13.2 V

NOTES: A. Momentarily apply -5 V, then 0.8 V.


B. Momentarily apply 5 V, then ground.

FIGURE 1 –  $V_{IH}$ ,  $V_{IL}$ ,  $V_{T+}$ ,  $V_{T-}$ ,  $V_{OH}$ ,  $V_{OL}$ ,



And the specific	TEST TABLE	
Т	V <sub>CC1</sub> (PIN 15)	V <sub>CC2</sub> (PIN 16)
Open	5 V	Open
Open	GND	Open
Open	Open	Open
Pin 15	T and 5 V	Open
GND	GND	Open
Open	Open	12 V
Open	Open	GND
Pin 15	Ť	12 V
Pin 15	₹ T	GND
Pin 15	Т	Open

FIGURE 2-rj



TEST TABLE


T	V <sub>CC1</sub> (PIN 15)	V <sub>CC2</sub> (PIN 16)
Open	5.5 V	Open
Pin 15	5.5 V	Open
Open	Open	13.2 V
Pin 15	Ť	13.2 V


FIGURE 3-VI(open)

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

#### PARAMETER MEASUREMENT INFORMATION

#### d-c test circuits† (continued)






All four line receivers are tested simultaneously.


FIGURE 5-ICC

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

#### switching characteristics



#### TEST CIRCUIT



**VOLTAGE WAVEFORMS** 

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \,\Omega$ ,  $t_W = 200 \, \text{ns}$ , duty cycle  $\leq 20\%$ .

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N3064.

#### FIGURE 6-SWITCHING TIMES

PRINTED IN U.S.A.

II cannot assume any responsibility for any circuits shown


or represent that they are free from patent infringement.


ISTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME R TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TYPE	SN7520, SN7521	SN7522, SN7523	SN7524, SN7525 SN75234, SN75235 <sup>†</sup>	SN7526, SN7527	SN7528, SN7529 SN75238, SN75239
Features	<ul> <li>Provide Memory Data Register</li> <li>Complementary Outputs</li> </ul>	<ul> <li>Open-Collector Output Stage</li> <li>High Fan-Out</li> </ul>	Dual Sense Channels     Independent Strobes	Complete Memory     Data Function     Effective Strobe Width     of Less than 10 ns	Test Points for Strobe Timing Adjustment Dual Sense Channels
Packages	J, N	J, N	J, N	J, N	J, N
Applications	Large Memories	Large Memories	General Purpose Sense Amplifiers	High-Performance Sense Amplifiers	General Purpose Sense Amplifiers
Application Notes		CA-101: Or	perating and Use of Series 7520N Ser	nse Amplifiers	


### block diagrams





Beautitora) for perceiosa esta


法的利益的特殊政治,由公司,人的主任。



SN7524, SN7525 SN75234, SN75234<sup>†</sup> STROBES SAO CLOCK

INPUTS B10 CLEAR

SN7526, SN7527



<sup>1</sup>Types SN75234, SN75235, SN75238, and SN75239 are indentical to types SN7524, SN7525, SN7528, and SN7529, respectively, except that an additional stage has been added to the output gate to provide an inverted output.

#### HIGH-SPEED SENSE AMPLIFIERS FOR CONVERSION OF COINCIDENT-CURRENT MEMORY READOUT TO SATURATED DIGITAL-LOGIC LEVELS

#### performance features

- high speed and fast recovery time
- time and amplitude signal discrimination
- adjustable input threshold voltage levels
- narrow region of threshold voltage uncertainty
- multiple differential-input preamplifiers
- high d-c noise margin—typically one volt
- good fan-out capability

#### ease-of-design features

- · choice of output circuit function
- TTL or DTL drive capability
- standard logic supply voltages
- plug-in configuration ideal for flow-soldering techniques
- pins on 100-mil grid spacings for industrialtype circuit boards

#### description

Series 7520 monolithic sense amplifiers are designed for use with high-speed memory systems. These sense amplifiers detect bipolar differential-input signals from the memory and provide the interface circuitry between the memory and the logic section. Low-level pulses originating in the memory are transformed into logic levels compatible with standard transistor-transistor-logic (TTL) and diode-transistor-logic (DTL) circuits.

These sense amplifiers feature multiple, differential-input preamplifiers and versatile gating and output circuits, permitting a significant reduction in the circuitry required to accomplish the sensing function. A unique circuit design provides inherent stability of the input threshold level over a wide range of power-supply voltage levels and temperature ranges. Independent strobing of each of the dual sense-input channels ensures maximum versatility and permits detection to occur when the signal-to-noise ratio is at a maximum. The gate and strobe inputs and the outputs are compatible with standard TTL and DTL digital logic circuits.

The SN7520 and SN7521 circuits may be used to perform the functions of a flip-flop or register which responds to the sense and strobe input conditions.

The SN7522 and SN7523 circuits feature a high-fan-out, single-ended, open-collector output stage. In addition, they may be used to expand the inputs to an SN7520 or SN7521 circuit; or to perform the wired-AND function.

The SN7524 and SN7525 circuits provide for independent, dual-channel sensing with separate outputs.

The SN7526 and SN7527 circuits have a D-type flip-flop output with external clear and preset inputs.

The SN7528 and SN7529 circuits are similar to the SN7524 and SN7525 except that the output of each preamplifier is available as a test point.

CONTENTS	PAGE
DESIGN CHARACTERISTICS, CIRCUIT OPERATION, AND OTHER	
GENERAL INFORMATION	3-159
MAXIMUM RATINGS AND RECOMMENDED OPERATING CONDITIONS .	3-163
DEFINITIVE SPECIFICATIONS:	
CIRCUIT TYPES SN7520, SN7521	3-164
CIRCUIT TYPES SN7522, SN7523	3-166
CIRCUIT TYPES SN7524, SN7525	3-170
CIRCUIT TYPES SN7526, SN7527	3-172
CIRCUIT TYPES SN7528, SN7529	3-174
CIRCUIT TYPES SN75234, SN75235	3-176
CIRCUIT TYPES SN75238, SN75239	3-178
D-C TEST CIRCUITS	3-180
SWITCHING TIME TEST CIRCUITS AND VOLTAGE WAVEFORMS	3-197
TYPICAL CHARACTERISTICS	3-207
TYPICAL APPLICATIONS	3-209

### SERIES 7520 SENSE AMPLIFIERS

#### design characteristics


Series 7520 sense amplifiers are completely d-c coupled. Previous designs have resulted in circuits in which the threshold level could not be closely controlled because they were highly sensitive to changes in the d-c levels throughout the amplifier. This was due primarily to the required tolerances on the absolute value of resistors and the resistor temperature coefficients. The "matched-amplifier" design of Series 7520 circuits depends on resistor ratios rather than absolute values. In this design, excellent stability of the threshold level can be maintained despite component variations and changes in bias levels. The capability of multiple-input amplifiers increases the versatility of the design.

The basic circuit is used to implement several sense amplifier designs. Additional logic circuitry is added to the strobe-gate output to provide versatile sensing functions. The outputs of two or more input amplifiers can be combined to implement multiple-input amplifiers, a function not previously available in integrated form. The d-c coupled design eliminates many of the problems associated with overload recovery time and threshold shift (with high input repetition rates) usually encountered in sense amplifier designs that use reactive coupling components.

#### circuit operation

The basic Series 7520 sense amplifier strobe and threshold circuit is shown in Figure A. The design uses a "matched-amplifier" concept which takes advantage of the inherent excellent component matching and thermal tracking characteristics of monolithic integrated circuits. A reference amplifier is used to generate the collector reference voltage which is distributed to the input amplifiers. Application of an external reference voltage, Vref, establishes the input-amplifier threshold voltage level, VT. The design is such that there is 1:1 correspondence between the applied reference voltage, Vref, and the nominal threshold voltage level, VT. The reference and input amplifiers use identical circuit configurations; therefore, changes in bias levels introduced into the input amplifier, through changes in temperature or power-supply voltage levels, are compensated by similar changes in the reference amplifier.

The collector reference voltage, supplied by the reference amplifier, can be used to control the threshold-voltage level of more than one input amplifier, thereby establishing equal threshold levels to all of the input sense channels simultaneously.




#### circuit operation (continued)

The second stage of the input amplifier is a TTL gate. The gate provides the threshold action for the input sense channel and provides a convenient point in the circuit to accomplish the strobe function. The differential-input sense signal switches the output of the TTL gate only when the strobe input voltage is higher than the logic input threshold voltage. The strobe input, therefore, provides the sense amplifier with the capability of time discrimination, allowing the input signal to be detected when the signal-to-noise ratio is at a maximum.

The logic inputs (i.e., gate and strobe) of Series 7520 sense amplifiers are designed to be compatible with Series 74 TTL digital integrated circuits. The multiple-emitter transistors are utilized to provide inherent switching-time advantages over other saturated-logic schemes. The same guaranteed noise margin and logic threshold voltage as for Series 74 are assured each of the gate and strobe inputs. This is accomplished by testing each logic input under standard Series 74 test conditions, i.e., 2 volts for high-level input condition and 0.8 volt for low-level input conditions. Since the guaranteed minimum high-level output voltage is 2.4 volts and the guaranteed maximum low-level output voltage is 0.4 volt, a minimum noise margin of 0.4 volt is assured at each input.

#### SN7520 and SN7521 circuit

This circuit is a dual-channel sense amplifier with the preamplifiers connected to a common output stage and a complementary output stage. The output circuit is composed of two cascaded NAND gates, each with external gate inputs. External connection of the Z output and the  $G\gamma$  input results in a flip-flop




$$\begin{aligned} \textbf{logic:} \quad & Y = \overline{G}_Y + A \cdot S_A + B \cdot S_B \\ & Z = \overline{G}_Z + \overline{Y} \\ & Z = \overline{G}_Z + G_Y (\overline{A} + \overline{S}_A) (\overline{B} + \overline{S}_B) \end{aligned}$$

#### SN7520 and SN7521 circuit (continued)

or register that is set by signals at the differential-input terminals. Reset of the register is performed at the GZ input. Capacitive coupling from output Z to GY results in output pulse stretching. In either connection, complementary output levels are available. The gate and strobe inputs and the outputs are compatible with standard TTL logic. The input function of SN7520/SN7521 can be expanded by connecting the Y output of SN7522/SN7523 to the GY input of the circuit being expanded.

#### SN7522 and SN7523 circuit


This circuit is a dual-channel sense amplifier with the preamplifiers connected to a common output stage. The output circuit features an open-collector output which permits two or more of these outputs to be connected in the wire-AND configuration. Each package includes a load resistor that may be used as the output pull-up resistor. High sink-current capability is a feature of this design, and a separate ground terminal is used for the output circuitry. These devices can also be used as input expanders for the SN7520/SN7521 circuit.



logic:  $Y = G(\overline{A} + \overline{S}_A)(\overline{B} + \overline{S}_B)$ 

#### SN7524 and SN7525 circuit

This circuit features two completely independent sense amplifiers in a single package. Each channel features high fan-out capability.




logic: W = AS for SN7524 and SN7525  $W = \overline{AS}$  for SN75234 and SN75235

### SERIES 7520 SENSE AMPLIFIERS

#### SN7526 and SN7527 circuit


This circuit is a dual-channel sense amplifier with the preamplifiers connected to a D-type flip-flop with external clear and preset inputs. A delay between the strobe input terminals and the clock input of the flip-flop ensures that data is set up at the D input of the flip-flop prior to clocking.



logic: See truth table on page 14.

#### SN7528 and SN7529 circuit

This circuit features two separate single-preamplifier sense amplifiers in a single package. The output of each preamplifier is available as a test point. These test points can be used to observe the amplified core signal to facilitate accurate strobe timing. When using this device, care should be taken to avoid coupling the strobe signal or other stray signals to the test point. Excessive loading of the test point is also to be avoided. The result of either coupling or loading will be a change in the threshold voltage of the device. The output circuit of each channel features a simple TTL gate configuration with a high fan-out capability.



**logic:** W = AS for SN7528 and SN7529 W =  $\overline{AS}$  for SN75238 and SN75239


#### SN75234, SN75235, SN75238, SN75239 circuits

These dual sense amplifier circuits are the same as SN7524, SN7525, SN7528, and SN7529, respectively, except that an additional stage has been added to the output gate to provide an inverted output. Compared to using a separate gate for inversion, not only is package count reduced, but less propagation delay is added.

#### reference voltage considerations

These sense amplifiers feature a variable-threshold voltage level with simultaneous adjustment of both sense channels or both sense amplifiers by a single reference voltage. The operating threshold voltage level of the input amplifiers is established by and is approximately equal to the applied reference input voltage,  $V_{\text{ref}}$ . Several methods may be used to supply this reference voltage; however, methods given here will be limited to the discussion of fundamental design considerations. These sense amplifiers are recommended for use in systems requiring threshold voltage levels of  $\pm 15$  to  $\pm 40$  mV.

A simple method of generating the reference voltage is the use of a resistor voltage divider from either the positive (V<sub>CC+</sub>) or negative (V<sub>CC-</sub>) voltage supplies. See Figure G. This type of voltage divider may be used to supply an individual reference amplifier or to supply a number of paralleled reference amplifiers. The bias current required at the reference amplifier input is low (nominally 30  $\mu$ A); therefore, voltage dividers of this type may normally be operated with very low current requirements. In noisy environments, the use of a filter capacitor across the inputs is recommended. By locating the capacitor as close to the device terminals as possible, noise and stray signals will be presented common-mode to the reference amplifier and thus be rejected.




#### input line layout considerations

Input sensitivity and device speed require adequate precautions in the routing of signal input and reference lines to prevent noise pickup. Bypassing of supply and reference inputs at the device with low-inductance disc ceramic capacitors, and use of a good ground plane to separate strobe and output lines from sense and reference input lines, is recommended.

#### sense-input termination resistor considerations

Termination resistors are intentionally omitted from the sense-input terminals so the designer may select resistor values which will be compatible with the particular application. Matched termination resistors, (RT, Figure H), normally in the range of 25  $\Omega$  to 200  $\Omega$  each, are required not only to terminate the sense line in a desired impedance but also to provide a d-c path for the sense-input bias currents. Careful matching of the resistor pairs should be observed or effective common-mode rejection will be reduced.



#### output drive capability

reco

The output circuits of these sense amplifiers feature the ability to sink or supply load current, This capability permits direct use with both TTL- and DTL-type loads. The open-collector output of the SN7522/SN7523 circuit may be connected to similar outputs to perform the wire-AND function. Load currents (out of the output terminal) are specified as negative values. Arrows on the d-c test circuit indicate the actual direction of current flow.

#### logic input current requirements

Logic input current requirements are specified at worst-case power-supply conditions over the operating free-air temperature range of  $0^{\circ}$ C to  $70^{\circ}$ C. The logic input currents are identical to and compatible with Series 74 TTL digital integrated circuits. Each logic input of the multiple-emitter input transistors requires no more than a 1.6-mA flow out of the input at a low logic level. Each input emitter requires current into the input when it is at a high-logic level. This current is 40  $\mu$ A maximum. Currents into the input terminals are specified as positive values. Arrows on the d-c test circuits indicate the actual direction of current flow.

#### absolute maximum ratings (over free-air temperature range unless otherwise noted)

	Supply voltages (see Note 1)
	V <sub>CC+</sub>
	Vcc=
	Differential input voltage, $V_{1D}$ or $V_{ref}$
	Voltage from any input to ground (see Note 2)
	Operating free-air temperature range, TA
	Storage temperature range, $T_{stg}$
:n	mmended operating conditions
_	MIN NOM MAX UNIT

V <sub>CC+</sub> (see Note 1) .		4.75 5	5.25 V
V <sub>CC</sub> — (see Note 1) .		4.75 -5	–5.25 V
V <sub>ref</sub>		15	40 mV

NOTES: 1. These voltage values are with respect to network ground terminal.

Strobe and gate input voltages must be zero or positive with respect to network ground terminal.

# CIRCUIT TYPES SN7520,SN7521 DUAL-CHANNEL SENSE AMPLIFIERS WITH COMPLEMENTARY OUTPUTS

TRUTH TABLE


15.75		INP	UTS	jr .	7.5	OUT	PUTS
Α	В	Gγ	GZ	SA	SB	Y	Z
X	X	L	X	X	X	Н	GZ
Н	X	X	X	Н	- X	Н	$\overline{G}_{Z}$
Χ	Н	X	X	X	H	Н	$\overline{G}_{Z}$
L	L	Н	X	X	Х	L	Н
L	Х	Н	Χ	X	L	L	: . H
X	L	Н	Х	L	Х	L	Н
Х	Х	H	Х	L	L	L	H
X	X	X	L	X	X	×	Н

#### definition of logic levels

INPUT	Н	L	Х
A or Bt	$V_{ID} \ge V_T \max$	$V_{ID} \le V_T \min$	Irrelevant
Any G or S	V <sub>I</sub> ≥ V <sub>IH</sub> min	V <sub>I</sub> ≤ V <sub>IL</sub> max	Irrelevant

<sup>†</sup>A and B are differential voltages (V<sub>ID</sub>) between A1 and A2 or B1 and B2, respectively. For these circuits, V<sub>ID</sub> is considered positive regardless of which terminal of each pair is positive with respect to the other.

# J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



 $\begin{array}{ll} \textbf{positive logic:} & Y = \overline{G}_Y + A \cdot S_A + B \cdot S_B \\ & Z = \overline{G}_Z + \overline{Y} \\ & Z = \overline{G}_Z + G_Y (\overline{A} + \overline{S}_A) (\overline{B} + \overline{S}_B) \end{array}$ 

electrical characteristics (unless otherwise noted V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 0°C to 70°C)

	PARAMETER	TEST FIGURE	TEST CON	DITIONS	MIN	ТҮР‡	MAX	UNIT
			V 15 V	SN7520	11	15	19	67.7
100	Differential input threshold		V <sub>ref</sub> = 15 mV	SN7521	8	15	22	
٧T	voltage (see Note 3, page 17)	was de la	N/2 - 40 N	SN7520	36	40	44	mV.
		Comments	V <sub>ref</sub> = 40 mV	SN7521	33	40	47	
Vice	Common-mode input firing voltage (see Note 4, page 17)	none	$V_{ref} = 40 \text{ mV}, V_{I(S)} = V_{I}$ Common-mode input pulse: $t_r \le 15 \text{ ns}, t_f \le 15 \text{ ns},$			±2.5		٧
lів	Differential-input bias current	2	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> = -	5.25 V, V <sub>ID</sub> = 0		30	75	μΑ
110	Differential-input offset current	2	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	5.25 V, V <sub>ID</sub> = 0		0.5		μΑ
V <sub>IH</sub>	High-level input voltage (strobe and gate inputs)	3			2			V
VIL	Low-level input voltage (strobe and gate inputs)	3					0.8	V
Voн	High-level output voltage	3	V <sub>CC+</sub> = 4.75 V, V <sub>CC</sub> = -	4.75 V, I <sub>OH</sub> = -400 μA	2.4	4		٧
VOL	Low-level output voltage	3	V <sub>CC+</sub> = 4.75 V, V <sub>CC-</sub> = -	4.75 V, I <sub>OL</sub> = 16 mA		0.25	0.4	٧
1.00	High-level input current	4	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	5.25 V, V <sub>IH</sub> = 2.4 V	1000		40	μΑ
, hit	(strobe and gate inputs)	4	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	-5.25 V, V <sub>IH</sub> = 5.25 V			1	mA
կլ	Low-level input current (strobe and gate inputs)	4	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	5.25 V, V <sub>IL</sub> = 0.4 V		-1	-1.6	mA
los(Y	Short-circuit output	5	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> = -	5.25 V	-3		-5	mA
los(z)	Short-circuit output current into Z	5	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	5.25 V	-2.1		-3.5	mA
Icc+	Supply current from V <sub>CC+</sub>	6	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	5.25 V, T <sub>A</sub> = 25°C		28	40	mA
Icc-	Supply current from V <sub>CC</sub> -	6	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> = -	5.25 V, T <sub>A</sub> = 25°C		-14	-20	mA

 $<sup>\</sup>ddagger$ AII typical values are at  $V_{CC+} = 5$  V,  $V_{CC-} = -5$  V,  $T_A = 25^{\circ}$ C.

# CIRCUIT TYPES SN7520,SN7521 DUAL-CHANNEL SENSE AMPLIFIERS WITH COMPLEMENTARY OUTPUTS

switching characteristics, VCC+ = 5 V, VCC- = -5 V,  $C_{ext} \ge 100$  pF,  $T_A = 25^{\circ}C$ 


PROF	PAGATION DELAY 1	TIMES	TEST	TEST SOMBITIONS	BAIN TWO BANK		
SYMBOL	FROM INPUT	то оитрит	FIGURE TEST CONDITIONS		MIN TYP MAX	UNIT	
<sup>t</sup> PLH(DY)	A1-A2 OR B1-B2	Y	32	$C_{1} = 15  pF$ , $R_{1} = 288  \Omega$	25 40	ns	
tPHL(DY)	AT-AZ ON BT-BZ		02	C[ - 13 pi , 11[ - 200 12	20	113	
tPLH(DZ)	A1-A2 OR B1-B2	z	32	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 288 Ω	30	ns	
tPHL(DZ)	AI-AZ ON BI-BZ		02	OL 10 pr , 11[ - 200 tz	35 55	113	
tPLH(SY)	STROBE A OR B	STROBE A OR B Y 32 C <sub>1</sub> = 15 pF, R <sub>1</sub> = 288 Ω		15 30	ns		
tPHL(SY)	STROBE A ON B		02	C[ - 13 pi , 11[ - 288 12	20	113	
tPLH(SZ)	STROBE A OR B	z	32	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 288 Ω	30	ns	
tPHL(SZ)	STROBE A OR B	_	32	or 10 pr., 11, 200 ss	35 55	113	
tPLH(GY, Y)	GATE GY	Y	33	$C_1 = 15  pF$ , $R_1 = 288  \Omega$	15 25	ns	
tPHL(GY, Y)	GATE GY		33	C[ - 15 pi , N[ - 288 32	10	115	
tPLH(GY, Z)	H(GY, Z) GATE GV Z 33		33	$C_1 = 15  pF$ , $R_1 = 288  \Omega$	15		
tPHL(GY, Z)	GATE GY		33	CL = 13 pr , 11L = 288.32	20 30	ns	
tPLH(GZ, Z)	GATE G <sub>7</sub>	Z	34	$C_1 = 15  pF$ , $R_1 = 288  \Omega$	15	ns	
tPHL(GZ, Z)	GATE GZ		34	C[ - 15 pi , 11[ - 268 12	10 20	113	

typical recovery and cycle times,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $C_{ext} \ge 100 \text{ pF}$ ,  $T_A = 25^{\circ} \text{C}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> orD	Differential-input overload recovery time (see Note 5)	Differential Input Pulse: $V_{ID} = 2 V$ , $t_r = t_f = 20 \text{ ns}$	2	20		ns
<sup>t</sup> orC	Common-mode-input overload recovery (see Note 6)	Common-Mode Input Pulse: $V_{IC} = \pm 2 V$ , $t_r = t_f = 20 \text{ ns}$	S.	20		ns
tcyc(min)	Minimum cycle time			200		ns

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-inputoverload signal prior to the strobe-enable signal.
  - Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

#### schematic




		TRU	TH T	ABLE	
	11		OUTPUT		
A	В	G	SA	SB	Υ
L	L	Н	Х	X	Н
L	X	Н	Х	L	. н
×	L	Н	L	Х	Н
Х	X	Н	L	L	Н
X	X	L	X	Х	L
н	X	X	Н	X	L
X	H	X	X	Н	L

#### definition of logic levels

INPUT	Н	L	Х
A or Bt	V <sub>ID</sub> ≥ V <b>T</b> max	$V_{1D} \le V_T \min$	Irrelevant
Any G or S	V <sub>I</sub> ≥ V <sub>IH</sub> min	V <sub>I</sub> ≤ V <sub>IL</sub> max	Irrelevant

 $<sup>^\</sup>dagger$ A and B are differential voltages (V<sub>ID</sub>) between A1 and A2 or B1 and B2, respectively. For these circuits, V<sub>ID</sub> is considered positive regardless of which terminal of each pair is positive with respect to the other.

# J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



positive logic:  $Y = G(\overline{A} + \overline{S}_A)(\overline{B} + \overline{S}_B)$ 

# electrical characteristics (unless otherwise noted $V_{CC+}$ = 5 V, $V_{CC-}$ = -5 V, $T_A$ = 0°C to 70°C)

	PARAMETER	TEST FIGURE	TEST CO	NDITIONS		MIN	TYP‡	мах	UNIT
			\/ - 15\/	SN	7522	11	15	19	
	Differential input threshold	7	V <sub>ref</sub> = 15 mV	SN	7523	8	15	22	mv
VT	voltage (see Note 3, page 17)	/		SN:	7522	36	40	44	T IIIV
			V <sub>ref</sub> = 40 mV	SN	7523	33	40	47	
V <sub>ICF</sub>	Common-mode input firing voltage (see Note 4, page 17)	none	$V_{ref} = 40 \text{ mV}, V_{1(S)} =$ Common-mode input puls $t_r \le 15 \text{ ns}, t_f \le 15$	e:	= 50 ns		±2.5		\ \
Iв	Differential-input bias current	2	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> =	-5.25 V, V <sub>I</sub> [	o = 0		30	75	μΑ
110	Differential-input offset current	2	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> =	-5.25 V, V <sub>IC</sub>	) = 0		0.5		μΑ
VIH	High-level input voltage (strobe and gate inputs)	8				2			V
VIL	Low-level input voltage (strobe and gate inputs)	8		* * * * * * * * * * * * * * * * * * * *	1 7g.4 2 2 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	-		0.8	v
VoH	High-level output voltage	8	V <sub>CC+</sub> = 4.75 V, V <sub>CC-</sub> =	-4.75 V, I <sub>OI</sub>	<sub>1</sub> = -400 μA	2.4	4		V
VOL	Low-level output voltage	8	V <sub>CC+</sub> = 4.75 V, V <sub>CC-</sub> =	-4.75 V, IOL	= 16 mA		0.25	0.4	V
1	High-level input current	9	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> =	–5.25 V, V <sub>II</sub>	<sub>1</sub> = 2.4 V			40	μΑ
IН	(strobe and gate inputs)	9	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> =	-5.25 V, V <sub>II</sub>	<sub>H</sub> = 5.25 V			1	mA
ИL	Low-level input current (strobe and gate inputs)	9	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> =	5.25 V, V <sub>I</sub> [	= 0.4 V		-1	-1.6	mA
ЮН	High-level output current	10	V <sub>CC+</sub> = 4.75 V, V <sub>CC-</sub> =	-4.75 V, V <sub>O</sub>	= 5.25 V			250	μΑ
IOS	Short-circuit output current	11	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> -=	= −5.25 V	di esterija da	-2.1		-3.5	mA
ICC+	Supply current from V <sub>CC+</sub>	6	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> =	-5.25 V, T <sub>A</sub>	= 25°C		27	40	mA
Icc_	Supply current from V <sub>CC</sub> _	6	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> =	-5.25 V, T <sub>A</sub>	= 25°C		-15	-20	mA

 $\ddagger$ AII typical values are at  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25^{\circ}$ C.

# switching characteristics, $V_{CC+}$ = 5 V, $V_{CC-}$ = -5 V, $C_{ext} \ge 100$ pF, $T_A$ = 25°C


PRO	PAGATION DELAY	TIMES	TEST			
SYMBOL	FROM INPUT	TO OUTPUT	FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
tPLH(D)	A1-A2 OR B1-B2	V	35	$C_1 = 15  pF$ , $R_1 = 288  \Omega$	20	
tPHL(D)	AI-AZ ON BI-BZ		35	CL - 15 pr, NL - 200 11	30 45	ns
<sup>t</sup> PLH(S)	STROBE A OR B	, and the second	35	C <sub>1</sub> = 15 pF, R <sub>1</sub> = 288 Ω	20	
tPHL(S)	31 HOBE A ON B		33	C[ - 15 pr, h[ - 200 11	20 40	ns
<sup>t</sup> PLH(G)	GATE	~	36	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 288 Ω	10	
tPHL(G)	]	150 Ships in	30	OL - 15 pr , hL - 200 12	15 25	ns

## typical recovery and cycle times, VCC+=5 V, VCC-=-5 V, $C_{ext} \ge 100$ pF, $T_A=25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
<sup>t</sup> orD	Differential-input overload recovery time (see Note 5)	Differential Input Pulse: $V_{ID} = 2 V$ , $t_r = t_f = 20 \text{ ns}$	20	ns
torC	Common-mode-input overload recovery (see Note 6)	Common-Mode Input Pulse: $V_{IC} = \pm 2 \text{ V},  t_r = t_f = 20 \text{ ns}$	20	ns
tcyc(min)	Minimum cycle time		200	ns

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential input-overload signal prior to the strobe-enable signal.
  - Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

#### schematic



#### **APPLICATION DATA**

#### combined fan-out and wire-AND capabilities

The open-collector TTL gate, when supplied with a proper load resistor (R<sub>L</sub>), may be paralleled with other similar TTL gates to perform the wire-AND function, and simultaneously, will drive from one to nine Series 54/74 loads. When no other open-collector gates are paralleled, this gate may be used to drive ten Series 54/74 loads. For any of these conditions an appropriate load resistor value must be determined for the desired circuit configuration. A maximum resistor value must be determined which will ensure that sufficient load current (to TTL loads) and off current (through paralleled outputs) will be available while the output is high. A minimum resistor value must be determined which will ensure that current through this resistor and sink current from the TTL loads will not cause the output voltage to rise above the low level even if one of the paralleled outputs is sinking all the current.

In both conditions (low and high level) the value of R<sub>L</sub> is determined by:

$$R_L = \frac{V_{RL}}{I_{RL}}$$

where VRL is the voltage drop in volts, and IRL is the current in amperes.

### high-level (off-state) circuit calculations (see figure I)

The allowable voltage drop across the load resistor ( $V_{RL}$ ) is the difference between  $V_{CC}$  applied and the  $V_{OH}$  level required at the load:


The total current through the load resistor (IRL) is the sum of the load currents (IIH) and off-state reverse currents (IOH) through each of the wire-AND-connected outputs:

IRL = 
$$\eta \cdot I_{OH} + N \cdot I_{IH}$$
 to TTL loads

Therefore, calculations for the maximum value of RL would be:

$$R_{L(max)} = \frac{V_{CC} - V_{OH min}}{\eta \cdot I_{OH} + N \cdot I_{IH}}$$

where  $\eta$  = number of gates wire-AND-connected, and N = number of TTL loads.



#### APPLICATION DATA


#### low-level (on-state) circuit calculations (see figure J)

The current through the resistor must be limited to the maximum sink-current of one output transistor. Note that if several output transistors are wire-AND connected, the current through R<sub>L</sub> may be shared by those paralleled transistors. However, unless it can be absolutely guaranteed that more than one transistor will be on during low-level periods, the current must be limited to 16 mA, the maximum current which will ensure a low-level maximum of 0.4 volt.

Also, fan-out must be considered. Part of the 16 mA will be supplied from the inputs which are being driven. This reduces the amount of current which can be allowed through R<sub>L</sub>.

Therefore, the equation used to determine the minimum value of R<sub>1</sub> would be:

$$R_{L(min)} = \frac{V_{CC} - V_{OL} \text{ max}}{I_{OL} \text{ capability} - N \cdot I_{IL}}$$



#### driving series 54/74 loads and combining outputs

Table 1 provides minimum and maximum resistor values, calculated from equations shown above, for driving one to ten Series 54/74 loads and wire-AND connecting two to seven parallel outputs. Each value shown for one wire-AND output is determined by the fan-out plus the cutoff current of a single output transistor. Extension beyond seven wire-AND connections is permitted with fan-outs of seven or less if a valid minimum and maximum R<sub>L</sub> is possible. When fanning-out to ten Series 54/74 loads, the calculation for the minimum value of R<sub>L</sub> indicates that an infinite resistance should be used (V<sub>RL</sub>  $\div$  0 =  $\infty$ ); however, the use of a 4-k $\Omega$  resistor in this case will satisfy the high-level condition and limit the low level to less than 0.43 volt.

			TA	BLE 1						
FAN-OUT	WIRE-AND OUTPUTS									
LOADS	1	2	3	4	5	6	7	1 to 7		
1	8965	4814	3291	2500	2015	1688	1452	319		
2	7878	4482	3132	2407	1954	1645	1420	359		
3	7027	4193	2988	2321	1897	1604	1390	410		
4	6341	3939	2857	2241	1843	1566	1361	479		
5	5777	3714	2736	2166	1793	1529	1333	575		
6	5306	3513	2626	2096	1744	1494	1306	718		
7	4905	3333	2524	2031	1699	1460	1280	958		
8	4561	3170	2429	1969	1656	Х	×	1437		
9	4262	3023	Х	Х	Х	X	×	2875		
10	4000	Х	Х	Х	Х	Х	X	4000		
			M.	AXIML	IM	7.34	4	MIN		
		LO	AD RES	SISTOF	VAL	JE IN	SHMS			

- ‡-All values shown in the table are based on:
   High-level conditions: V<sub>CC</sub> = 5 V, V<sub>OH min</sub> = 2.4 V
   Low-level conditions: V<sub>CC</sub> = 5 V, V<sub>OL max</sub> = 0.4 V
   X-Not recommended or not possible.
- §-The theoretical value is ∞. See explanation in text.

# CIRCUIT TYPES SN7524, SN7525 DUAL SENSE AMPLIFIERS

#### **TRUTH TABLE**


INP	UTS	OUTPUT
A S		w
Н	Н	Н
L	X	L
Х	L	L

## definition of logic levels

INPUT	Н	L	Х
At	V <sub>ID</sub> ≥ V <sub>T max</sub>	V <sub>ID</sub> ≤ V <sub>T min</sub>	Irrelevant
S	V <sub>I</sub> ≥ V <sub>IH min</sub>	V <sub>I</sub> ≤ V <sub>IL max</sub>	Irrelevant

 $<sup>^\</sup>dagger$ A is a differential voltage (V<sub>1D</sub>) between A1 and A2. For these circuits, V<sub>1D</sub> is considered positive regardless of which terminal is positive with respect to the other.

# J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



positive logic: W = AS

NC-No internal connection

# electrical characteristics (unless otherwise noted $V_{CC+}$ = 5 V, $V_{CC-}$ = -5 V, $T_A$ = 0°C to 70°C)

	PARAMETER	TEST FIGURE	TEST CON	DITIONS	MIN	ТҮР‡	MAX	UNIT
			V <sub>ref</sub> = 15 mV	SN7524	11	15	19	
V-	Differential-input threshold	12	V <sub>ref</sub> = 15 mV	SN7525	8	15	22	]
VT	voltage (see Note 3, page 17)	12	V <sub>ref</sub> = 40 mV	SN7524	36	40	44	mV
			V <sub>ref</sub> = 40 mV	SN7525	33	40	47	
V <sub>ICF</sub>	Common-mode input firing voltage (see Note 4, page 17)	none	V <sub>ref</sub> = 40 mV, V <sub>I(S)</sub> = V Common-Mode Input Pulse.	The second of th		±2.5		V
			$t_r \le 15 \text{ ns}, \qquad t_f \le 15 \text{ ns}$	, t <sub>W</sub> = 50 ns			12.	
IIB	Differential-input bias current	2 2	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	-5.25 V, V <sub>ID</sub> = 0		30	75	μΑ
110	Differential-input offset current	2	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	-5.25 V, V <sub>ID</sub> = 0		0.5		μΑ
VIH	High-level input voltage (strobe inputs)	13	i i i i i i i i i i i i i i i i i i i		, 2			v
VIL	Low-level input voltage (strobe inputs)	13					0.8	V
VOH	High-level output voltage	13	V <sub>CC+</sub> = 4.75 V, V <sub>CC-</sub> = -	-4.75 V, I <sub>OH</sub> = -400 μA	2.4	4	12.00	V
VOL	Low-level output voltage	13	V <sub>CC+</sub> = 4.75 V, V <sub>CC-</sub> = -	-4.75 V, IOL = 16 mA		0.25	0.4	V
1	High-level input current	14	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	-5.25 V, V <sub>IH</sub> = 2.4 V	18-19-1		40	μΑ
Iн	(strobe inputs)	14	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> = -	-5.25 V, V <sub>IH</sub> = 5.25 V		14,000	1	mA
lıL.	Low-level input current (strobe inputs)	14	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	-5.25 V, V <sub>IL</sub> = 0.4 V		-1	-1.6	mA
los.	Short-circuit output current	15	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> _ = -	-5.25 V	-2.1	31 D N.	-3.5	mA
Icc+	Supply current from V <sub>CC+</sub>	6	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> = -	-5.25 V, T <sub>A</sub> = 25°C		25	40	mA
Icc-	Supply current from V <sub>CC</sub> -	6	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> = -	-5.25 V, T <sub>A</sub> = 25°C	1	-15	-20	mΑ

 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25 $^{\circ}$ C.

# CIRCUIT TYPES SN7524, SN7525 DUAL SENSE AMPLIFIERS

## switching characteristics, V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, C<sub>ext</sub> $\geqslant$ 100 pF, T<sub>A</sub> = $25^{\circ}$ C


PRO	PAGATION DELA	Y TIMES	TEST	TEST CONDITIONS	84181	TVD	8442	
SYMBOL	FROM INPUT	TO OUTPUT	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH(D)	A1-A2	W	37	C - 15 - F - D - 200 C	3.50	25	40	
tPHL(D)	AI-AZ	VV	3/	$C_L = 15  pF$ , $R_L = 288  \Omega$		20		ns
tPLH(S)	STROBE	w	37	$C_1 = 15  pF$ , $R_1 = 288  \Omega$		15	30	ns
tPHL(S)	SINOBL		3/	С_ 15 рг, 11 286 12		20		113

## typical recovery and cycle times, $V_{CC+}$ = 5 V, $V_{CC-}$ = -5 V, $C_{ext} \ge 100$ pF, $T_A$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
<sup>t</sup> orD	Differential-input overload recovery time (see Note 5)	Differential Input Pulse: $V_{ID} = 2 V$ , $t_r = t_f = 20 \text{ ns}$	20	ns
t <sub>orC</sub>	Common-mode-input overload recovery time (see Note 6)	Common-Mode Input Pulse: $V_{IC} = \pm 2 V$ , $t_r = t_f = 20 \text{ ns}$	20	ns
t <sub>cyc(min)</sub>	Minimum cycle time		200	ns

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-inputoverload signal prior to the strobe-enable signal.
  - 6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

#### schematic



# CIRCUIT TYPES SN7526, SN7527 DUAL-CHANNEL SENSE AMPLIFIERS WITH OUTPUT DATA REGISTERS

#### TRUTH TABLE

INPUT	S AT TIME	OF STROBE TI	RANSITION	OUTI	PUTS
Α	В	SA	SB	Q	ā
H	X	1	1987 L 83	H	L
Н	×	1 1	<b>↑</b>	l H	L
X	Н	L	<b>†</b>	. н	L L
Х	Н	1	1	н	L
L	L	1	<b>1</b>	L	н
L	X	****	L	L	н
X	L	L .	<sup>1</sup> ↑ 1	L	. н:
×	X	Н	1	No CI	nange
X	X	<b>↑</b>	н	No CI	

NOTES: A. H = high level (steady state), L = low level (steady state),

† = transition from low level to high level, X = irrelevant.


B. Information at the inputs is transferred to the outputs on the positive-going edge of the strobe pulse.

### definition of logic levels

INPUT	н	L
A or B†	V <sub>ID</sub> ≥ V <sub>T max</sub>	V <sub>ID</sub> ≤ V <sub>T min</sub>
SA or SB	V <sub>I</sub> ≥ V <sub>IH min</sub>	V <sub>I</sub> ≤ V <sub>IL max</sub>

 $^\dagger$ A and B are differential voltages (V $_{1D}$ ) between A1 and A2 or B1 and B2, respectively. For these circuits, V $_{1D}$  is considered positive regardless of which terminal of each pair is positive with respect to the other.

#### JOR N **DUAL-IN-LINE PACKAGE (TOP VIEW)**



positive logic:

Low input to preset sets Q to high level. Low input to clear resets Q to low level. Preset and clear dominate all other inputs.

NC-No internal connection

### recommended operating conditions¶

	MIN	MAX	UNIT
Width of clear or preset pulse, tw	30		ns
Width of strobe pulse, tw	30		ns
Input setup time, t <sub>setup</sub> ◊	20		ns
Input hold time, thold□	5	1	ns

### electrical characteristics (unless otherwise noted V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 0°C to 70°C)

	PARAMETER				TEST CONDITION	<b>S</b>	MIN	TYP‡	MAX	UNIT
				W 15 W		SN7526	. 11	: 15	19	
· ·	Differential inpu	it thre, hold	16	V <sub>ref</sub> = 15 mV		SN7527	8	15	22	mV
VΤ	voltage (see Not	e 3, page 17)	10	V <sub>ref</sub> = 40 mV		SN7526	36	40	44	mv.
				Vret - 40 mV		SN7527	33	40	47	
VICF	Common-mode voltage (see Not	, ,	none	V <sub>ref</sub> = 40 mV, Common-Mode I	nput Pulse:			±2.5		v
		- 1, page 11,		t <sub>r</sub> ≤ 15 ns,		t <sub>W</sub> = 50 ns				
IВ	Differential inpu	t bias current	2	$V_{CC+} = 5.25 \text{ V},$	$V_{CC-} = -5.25 V$ ,	V <sub>ID</sub> = 0		30	75	μΑ
10	Differential inpu	t offset current	2	V <sub>CC+</sub> = 5.25 V,	V <sub>CC</sub> <sub>-</sub> = -5.25 V,	V <sub>ID</sub> = 0	1	0.5		μΑ
V <sub>IH</sub>	High-level input strobe, preset, a	•	17	* * * * * * * * * * * * * * * * * * * *			2			٧
VIL	Low-level input voltage at strobe, preset, and clear inputs		17						0.8	V
VOH	High-level putpu	t voltage	17	V <sub>CC+</sub> = 4.75 V,	$V_{CC-} = -4.75 V_{c}$	$I_{OH} = -400  \mu A$	2.4	3.6		V
VOL	Low-level outpu	t voltage	17	$V_{CC+} = 4.75 \text{ V}$	$V_{CC-} = -4.75 \text{ V},$	IOL = 16 mA	Weeks.	0.26	0.4	V
	High-level	clear and strobe inputs preset input	19	V <sub>CC+</sub> = 5.25 V,	V <sub>CC</sub> -= -5.25 V,	V <sub>IH</sub> = 2.4 V			80 120	μА
lін	input current	clear and strobe inputs preset input	19	V <sub>CC+</sub> = 5.25 V,	V <sub>CC</sub> -= -5.25 V,	V <sub>IH</sub> = 5.25 V			2	mA
ηL	Low-level input current	clear and strobe inputs preset input	19	V <sub>CC+</sub> = 5.25 V,	V <sub>CC</sub> - = -5.25 V,	V <sub>IL</sub> = 0.4 V		−2 −3	-3.2 -4.8	mA
los	Short-circuit out	put current§	18	$V_{CC+} = 5.25 \text{ V},$	V <sub>CC</sub> <sub>-</sub> = -5.25 V	The state of the second	-18	10000	-57	mA
ICC+	Supply current f	rom V <sub>CC+</sub>	6		V <sub>CC</sub> <sub>-</sub> = -5.25 V,	TA = 25°C		27	40	mA
Icc-	Supply current f	rom VCC-	6		$V_{CC-} = -5.25 \text{ V},$			-10	-20	mA

These are in addition to the conditions on Page 5. See waveforms in Figure 30.

Setup time is the interval immediately preceding the positive-going edge of the strobe pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

Hold time is the interval immediately following the positive-going edge of the strobe pulse during which interval the data to be recognized

must be maintained at the input to ensure its continued recognition.

 $<sup>\</sup>stackrel{+}{4}$ All typical values are at V<sub>CC+</sub> = 5 V, V<sub>CC</sub> = -5 V, T<sub>A</sub> = 25°C. 8 Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

# CIRCUIT TYPES SN7526, SN7527 DUAL-CHANNEL SENSE AMPLIFIERS WITH OUTPUT DATA REGISTERS

switching characteristics,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ 


PRO	PAGATION DELAY T	IMES	TEST TEST CONDITIONS				
SYMBOL	FROM INPUT	то оитрит	FIGURE	TEST CONDITIONS	MIN TYP	MAX	UNIT
<sup>t</sup> PLH(SQ)	STROBE SA or SB	o	38	$C_L = 15  pF, R_L = 288  \Omega$	25	45	
tPHL(SQ)	- STROBE SAULSB	المالا	36	CL - 15 pr, NL - 200 12	30	45	ns
<sup>†</sup> PLH(SQ)	STROBE SA or SR	ā	38	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 288 Ω	25	45	ns
tPHL(SQ)	1 31 HOBE 34 of 38		36	36   CL = 13 pi , 11L = 200 12		45	115
tPLH(CQ)	CLEAR	٥	38	$C_1 = 15  pF$ , $R_1 = 288  \Omega$	15	25	
tPHL(CQ)	- OLLAN	Q	- 50	CE = 10 pr , 11E = 200 12	20	40	ns
<sup>t</sup> PLH(PQ)	PRESET	Q	38	$C_1 = 15  pF$ , $R_1 = 288  \Omega$	15	25	ns
<sup>t</sup> PHL(PQ)	7	ā	38	OL - 10 pi , IIL - 288 12	20	40	'''

## typical recovery and cycle times, $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
<sup>t</sup> orD	Differential-input overload recovery time (see Note 5)	Differential Input Pulse: $V_{ID} = 2 V$ , $t_r = t_f = 20 \text{ ns}$	20	ns
torC	Common-mode-input overload recovery time (see Note 6)	Common-Mode Input Pulse: $V_{IC} = \pm 2 \text{ V},  t_r = t_f = 20 \text{ ns}$	20	ns
tcyc(min)	Minimum cycle time		200	ns

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-inputoverload signal prior to the strobe-enable signal.
  - Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common mode input overload signal prior to the strobe-enable signal.

#### schematic



# CIRCUIT TYPES SN7528, SN7529 DUAL SENSE AMPLIFIERS WITH PREAMPLIFIER TEST POINTS

#### **TRUTH TABLE**


INP	UTS	OUTPUT		
Α	S	W		
Н	Н	Н		
L	X	L		
X	L	L		

## definition of logic levels

INPUT	н	L	х
Αt	V <sub>ID</sub> ≥ V <sub>T max</sub>	V <sub>ID</sub> ≤ V <sub>T min</sub>	Irrelevant
S	V <sub>I</sub> ≥ V <sub>IH min</sub>	V <sub>I</sub> ≤ V <sub>IL max</sub>	Irrelevant

 $<sup>^{\</sup>dagger}$ A is a differential voltage (V<sub>1D</sub>) between A1 and A2. For these circuits, V<sub>1D</sub> is considered positive regardless of which terminal is positive with respect to the other.

# J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



positive logic: W = AS

## electrical characteristics (unless otherwise noted V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 0°C to 70°C)

	PARAMETER	TEST FIGURE	TEST CO	ONDITIONS	MIN	TYP‡	MAX	UNIT
			1/ - 45 1/	SN7528	11	15	19	
	Differential-input threshold	20	V <sub>ref</sub> = 15 mV	SN7529	8	15	22	]
VT	voltage (see Note 3, page 17)	20	V - 40 V	SN7528	36	40	44	mV
			V <sub>ref</sub> = 40 mV	SN7529	33	40	47	1
VICE	Common-mode input firing voltage (see Note 4, page 17)	none	$V_{ref} = 40 \text{ mV},  V_{I(S)} = $ $Common-Mode Input Pub$ $t_r \le 15 \text{ ns},  t_f \le 15$	se:		±2.5		V
I <sub>IB</sub>	Differential-input bias current	2	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> =	5.25 V, V <sub>ID</sub> = 0		30	75	μА
110	Differential-input offset current	2	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> -=	-5.25 V, V <sub>ID</sub> = 0		0.5		μА
VIH	High-level input voltage (strobe inputs)	21			2		7 43	V
VIL	Low-level input voltage (strobe inputs)	21					0.8	v
Voн	High-level output voltage	21	V <sub>CC+</sub> = 4.75 V, V <sub>CC-</sub> =	-4.75 V, I <sub>OH</sub> = -400 μA	2.4	4		V
VOL	Low-level output voltage	21	V <sub>CC+</sub> = 4.75 V, V <sub>CC-</sub> =	-4.75 V, IOL = 16 mA		0.25	0.4	V
1.00	High-level input current	22	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> =	-5.25 V, V <sub>IH</sub> = 2.4 V			40	μΑ
liH .	(strobe inputs)	22	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> -	-5.25 V, V <sub>IH</sub> = 5.25 V			1	mA
յլ.	Low-level input current (strobe inputs)	22	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> =			-1	-1.6	mA
los	Short-circuit output current	23	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> =	5.25 V	-2.1		-3.5	mA
ICC+	Supply current from VCC+	6	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> =	5.25 V, T <sub>A</sub> = 25°C	T	25	40	mA
ICC-	Supply current from VCC-	6	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> =	= -5.25 V, TA = 25°C		-15	-20	mA

 $<sup>\</sup>ddagger$ All typical values are at  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .

# CIRCUIT TYPES SN7528, SN7529 DUAL SENSE AMPLIFIERS WITH PREAMPLIFIER TEST POINTS

switching characteristics,  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ 


PROP	AGATION DELA	Y TIMES	TEST	TEST CONDITIONS		MIN	TYP	MAX	UNIT
SYMBOL	FROM INPUT	TO OUTPUT	FIGURE	1EST CON	DITIONS	IVIIIN	IYP	WAX	UNII
tPLH(D)	A1-A2	w	39	C <sub>1</sub> = 15 pF,	R <sub>1</sub> = 288 Ω		25	40	ns
<sup>t</sup> PHL(D)	AI-AZ	VV	39	CL = 15 pr, NL = 200 32		20		ns	
tPLH(S)	STROBE	w	39	C <sub>1</sub> = 15 pF,	R <sub>1</sub> = 288 Ω	N. C.	15	30	ns
tPHL(S)	STROBE		39	OF = ip bi.	11[ - 200 12		20		ns

## typical recovery and cycle times, V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25°C

	DADABACTED	TEST CONDITIONS	BAINI TAO BAAN	LINUT
	PARAMETER  Differential-input overload recovery time	Differential Input Pulse:	MIN TYP MAX	UNIT
t <sub>orD</sub>	(see Note 5)	$V_{ID} = 2 V$ , $t_f = 20 \text{ ns}$	20	ns
torC	Common-mode-input overload recovery time	Common-Mode Input Pulse:	20	ns
	(see Note 6)	$V_{IC} = \pm 2 \text{ V}, \qquad t_r = t_f = 20 \text{ ns}$	i Aero a The Date in	
tcyc(min)	Minimum cycle time		200	ns

- NOTES: 3. The differential-input threshold voltage (V<sub>T</sub>) is defined as the d-c differential-input voltage (V<sub>ID</sub>) required to force the output of the sense amplifier to the logic gate threshold voltage level.
  - 4. Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable present.
  - 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.
  - 6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

#### schematic



# CIRCUIT TYPES SN75234, SN75235 DUAL SENSE AMPLIFIERS

#### TRUTH TABLE


INP	UTS	OUTPUT
Α	S	w
Н	Н	L
L	X	Н
X	L	н

## definition of logic levels

-	INPUT	Н	L	Х	
	At	$V_{ID} \ge V_{T max}$	V <sub>ID</sub> ≤ V <sub>T min</sub>	Irrelevant	
	S	V <sub>I</sub> ≥ V <sub>IH min</sub>	V <sub>I</sub> ≤ V <sub>IL max</sub>	Irrelevant	

 $<sup>^{\</sup>dagger}$ A is a differential voltage (V<sub>1D</sub>) between A1 and A2. For these circuits, V<sub>1D</sub> is considered positive regardless of which terminal is positive with respect to the other.

# J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



positive logic:  $W = \overline{AS}$ 

NC-No internal connection

# electrical characteristics (unless otherwise noted $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $T_A = 0^{\circ} \text{C}$ to $70^{\circ} \text{C}$ )

	PARAMETER	TEST FIGURE	TE:	ST CONDITIONS		MIN	TYP‡	мах	UNIT
			V - 15V		SN75234	11	15	19	
	Differential-input threshold		V <sub>ref</sub> = 15 mV		SN75235	8	15	22	] ,,
٧T	voltage (see Note 3, page 17)	24	10		SN75234	36	40	44	mV
			V <sub>ref</sub> = 40 mV		SN75235	33	40	47	1
VICF	Common-mode input firing voltage (see Note 4, page 17)	none	$V_{ref} = 40 \text{ mV}, V_1$ Common-Mode Input $t_r \le 15 \text{ ns}, t_f$	it Pulse:	t <sub>w</sub> = 50 ns		±2.5		V
I <sub>IB</sub>	Differential-input bias current	2	V <sub>CC+</sub> = 5.25 V, V <sub>C</sub>		***************************************		30	75	μА
I <sub>IO</sub>	Differential-input offset current	2	V <sub>CC+</sub> = 5.25 V, V <sub>CC+</sub>	<sub>CC</sub> _ = -5.25 V,	V <sub>ID</sub> = 0		0.5		μА
VIH	High-level input voltage (strobe inputs)	25				2	1		V
VIL	Low-level input voltage (strobe inputs)	25						0.8	V
VOH	High-level output voltage	25	V <sub>CC+</sub> = 4.75 V, V <sub>CC+</sub>	CC- = -4.75 V,	$I_{OH} = -400  \mu A$	2.4	4		V
VOL	Low-level output voltage	25	V <sub>CC+</sub> = 4.75 V, V <sub>C</sub>	CC- = -4.75 V,	I <sub>OL</sub> = 16 mA		0.25	0.4	V
1	High-level input current	26	V <sub>CC+</sub> = 5.25 V, V <sub>C</sub>	CC— = −5.25 V,	V <sub>IH</sub> = 2.4 V			40	μΑ
1 <sub>IH</sub>	(strobe inputs)	20	V <sub>CC+</sub> = 5.25 V, V <sub>C</sub>	CC- = -5.25 V,	V <sub>IH</sub> = 5.25 V			1	mA
I <sub>I</sub> L	Low-level input current (strobe inputs)	26	V <sub>CC+</sub> = 5.25 V, V <sub>CC+</sub>	CC— = -5.25 V,	V <sub>IL</sub> = 0.4 V		-1	-1.6	mA
los	Short-circuit output current	27	V <sub>CC+</sub> = 5.25 V, V <sub>C</sub>	CC- = -5.25 V		-2.1	4.5 2.4	-3.5	mA
I <sub>CC+</sub>	Supply current from V <sub>CC+</sub>	6	V <sub>CC+</sub> = 5.25 V, V <sub>CC+</sub>	CC_ = -5.25 V,	T <sub>A</sub> = 25°C	1000	25	40	mA
Icc-	Supply current from VCC-	6	V <sub>CC+</sub> = 5.25 V, V <sub>CC+</sub>	CC- = -5.25 V,	T <sub>A</sub> = 25°C		-15	-20	mA

 $^{\ddagger}$  All typical values are at V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25 $^{\circ}$  C.

# CIRCUIT TYPES SN75234, SN75235 DUAL SENSE AMPLIFIERS

## switching characteristics, $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$


PROF	PROPAGATION DELAY TI		TEST	TEST SONDITIONS		
SYMBOL	FROM INPUT	TO OUTPUT	FIGURE	TEST CONDITIONS	MIN TYP MA	X UNIT
<sup>t</sup> PLH(D)	A1-A2	w	40	C. = 15 = D. = 200 O	25	
<sup>t</sup> PHL(D)	AI-AZ	VV	40	$C_L = 15  pF$ , $R_L = 288  \Omega$	25 40	ns
tPLH(S)	STROBE	w	40	$C_1 = 15  pF$ , $R_1 = 288  \Omega$	25	ns
tPHL(S)	SINOBE	, ,	40	CL - 13 pr , 11L - 288 12	15 30	

## typical recovery and cycle times, VCC+ = 5 V, VCC\_ = -5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
t <sub>orD</sub>	Differential-input overload recovery time (see Note 5)	Differential Input Pulse: $V_{ID} = 2 V$ , $t_r = t_f = 20 \text{ ns}$	20	ns
<sup>t</sup> orC	Common-mode-input overload recovery time (see Note 6)	Common-Mode Input Pulse: $V_{IC} = \pm 2 V$ , $t_r = t_f = 20 \text{ ns}$	20	ns
<sup>t</sup> cyc(min)	Minimum cycle time		200	ns

- NOTES: 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input-overload signal prior to the strobe-enable signal.
  - Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

#### schematic



# CIRCUIT TYPES SN75238, SN75239 DUAL SENSE AMPLIFIERS WITH PREAMPLIFIER TEST POINTS

#### TRUTH TABLE


INPUTS		OUTPUT
Α	s	w
Н	Н	L
L	X	н
×	L	н

#### definition of logic levels

INPUT	н	L	х	
At	V <sub>ID</sub> ≥ V <sub>T max</sub>	V <sub>ID</sub> ≤ V <sub>T min</sub>	Irrelevant	
S	V <sub>I</sub> ≥ V <sub>IH min</sub>	V <sub>I</sub> ≤ V <sub>IL max</sub>	Irrelevant	

<sup>†</sup>A is a differential voltage (V<sub>ID</sub>) between A1 and A2. For these circuits, V<sub>ID</sub> is considered positive regardless of which terminal is positive with respect to the other.

# J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



positive logic:  $W = \overline{AS}$ 

NC-No internal connection

## electrical characteristics (unless otherwise noted $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $T_A = 0^{\circ} \text{C}$ to $70^{\circ} \text{C}$ )

	PARAMETER	TEST FIGURE	TEST CONI	DITIONS	MIN	TYP‡	МАХ	UNIT
			V = 15 V	SN75238	11	15	19	
<b>V</b> _	Differential-input threshold	00	V <sub>ref</sub> = 15 mV	SN75239	8	15	22	1
VT	voltage (see Note 3, page 17)	28	V = 40 == V	SN75238	36	40	44	mV
		1	V <sub>ref</sub> = 40 mV	SN75239	33	40	47	l
V <sub>ICF</sub>	Common-mode input firing voltage (see Note 4, page 17)	none	$V_{ref} = 40 \text{ mV},  V_{1(S)} = V_{1}$ Common-Mode Input Pulse: $t_r \le 15 \text{ ns},  t_f \le 15 \text{ ns},$	· ·		±2.5		V
Iв	Differential-input bias current	2	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> = -	5.25 V, V <sub>ID</sub> = 0		30	75	μΑ
110	Differential-input offset current	2	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	5.25 V, V <sub>ID</sub> = 0		0.5		μΑ
VIH	High-level input voltage (strobe inputs)	29			2			V
VIL	Low-level input voltage (strobe inputs)	29					0.8	V
νон	High-level output voltage	29	V <sub>CC+</sub> = 4.75 V, V <sub>CC</sub> _ = -	4.75 V, $I_{OH} = -400 \mu A$	2.4	4		V
VOL	Low-level output voltage	29	V <sub>CC+</sub> = 4.75 V, V <sub>CC-</sub> = -	4.75 V, I <sub>OL</sub> = 16 mA	7.74	0.25	0.4	V
	High-level input current	30	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	5.25 V, V <sub>IH</sub> = 2.4 V			40	μΑ
lН	(strobe inputs)	30	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> = -	5.25 V, V <sub>IH</sub> = 5.25 V			1	mA
IIL	Low-level input current (strobe inputs)	30	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	5.25 V, V <sub>IL</sub> = 0.4 V		-1	-1.6	mA
los	Short-circuit output current	31	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> = -	5.25 V	-2.1		-3.5	mA
ICC+	Supply current from V <sub>CC+</sub>	6	V <sub>CC+</sub> = 5.25 V, V <sub>CC</sub> = -	5.25 V, T <sub>A</sub> = 25°C	1-300	25	40	mA
Icc-	Supply current from VCC-	6	V <sub>CC+</sub> = 5.25 V, V <sub>CC-</sub> = -	5.25 V, T <sub>A</sub> = 25°C		-15	-20	mA

 $^{\ddagger}$ All typical values are at V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25 $^{\circ}$ C.

# CIRCUIT TYPES SN75238, SN75239 DUAL SENSE AMPLIFIERS WITH PREAMPLIFIER TEST POINTS

## switching characteristics, $V_{CC+} = 5 \text{ V}$ , $V_{CC-} = -5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$


PROF	PROPAGATION DELAY TIMES		TEST CONDITIONS				
SYMBOL	FROM INPUT	TO OUTPUT	FIGURE	TEST CONDITIONS	MIN TYP	MAX	UNIT
<sup>t</sup> PLH(D)	$\frac{1(D)}{A_1-A_2}$ W 41 C <sub>1</sub> = 15 pF, R <sub>1</sub> = 288 $\Omega$		25		ns		
tPHL(D)	A1-A2	VV	41	CL - 15 pr, RL - 200 12	25	40	ns
tPLH(S)	STROBE	w	41	C <sub>I</sub> = 15 pF, R <sub>I</sub> = 288 Ω	25		ns
PHL(S)		· ·	- <b></b> 1	CL - 19 pr, RL - 200 12	15	30	ns

## typical recovery and cycle times, V<sub>CC+</sub> = 5 V, V<sub>CC-</sub> = -5 V, T<sub>A</sub> = 25°C


	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
t <sub>orD</sub>	Differential-input overload recovery time (see Note 5)	Differential Input Pulse:  VID = 2 V, t <sub>f</sub> = 20 ns	20	ns
torC	Common-mode-input overload recovery time (see Note 6)	Common-Mode Input Pulse: $V_{IC} = \pm 2 V$ , $t_r = t_f = 20 \text{ ns}$	20	ns
tcyc(min)	Minimum cycle time		200	ns

- NOTES: 3. The differential-input threshold voltage (V<sub>T</sub>) is defined as the d-c differential-input voltage (V<sub>ID</sub>) required to force the output of the sense amplifier to the logic gate threshold voltage level.
  - 4. Common-mode input firing voltage is the minimum common-mode voltage that will exceed the dynamic range of the input at the specified conditions and cause the logic output to switch. The specified common-mode input signal is applied with a strobe-enable present.
  - 5. Differential-input overload recovery time is the time necessary for the device to recover from the specified differential-input overload signal prior to the strobe-enable signal.
  - 6. Common-mode-input overload recovery time is the time necessary for the device to recover from the specified common-mode-input overload signal prior to the strobe-enable signal.

#### schematic



d-c test circuits†



#### TEST TABLE


CIRCUIT	INPUTS			4.5	OUTPUT Y			OUTPUT Z		
TYPE	INPUIS	V <sub>ref</sub>	V <sub>ref</sub> V <sub>ID</sub>	. vo	loн	lOL	· v <sub>o</sub>	¹он	loL	
	A1-A2 or B1-B2	15 mV	≤11 mV	≤0.4 V		16 mA	≥2.4 V	400 μΑ		
SN7520	A1-A2 or B1-B2	15 mV	≥19 mV	≥2.4 V	-400 μA	10-20-5	≤0.4 V		16 mA	
	A1-A2 or B1-B2	40 mV	≤36 mV	≤0.4 V		16 mA	≥2.4 V	-400 μA		
	A1-A2 or B1-B2	40 mV	≽44 mV	≥2.4 V	400 μA	tal tale	≤0.4 V		16 mA	
	A1-A2 or B1-B2	15 mV	≤ 8 mV	≤0.4 V		16 mA	≥2.4 V	-400 μA		
0117504	A1-A2 or B1-B2	15 mV	≥22 mV	≥2.4 V	-400 μA		≤0.4 V		16 mA	
SN7521	A1-A2 or B1-B2	40 mV	≤33 mV	≤0.4 V		16 mA	≥2.4 V	-400 μA		
	A1-A2 or B1-B2	40 mV	≥47 mV	≥2.4 V	-400 μΑ		≤0.4 V		16 mA	

NOTE A: Each pair of differential inputs is tested separately with the other pair grounded.

FIGURE 1-VT

<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

## d-c test circuits† (continued)



NOTES: A. Each preamplifier is tested separately. Inputs not under test are grounded.

B.  $I_{1B} = I_{1(1)}$  and/or  $I_{1(2)}$ ;  $I_{1O} = I_{1(1)} - I_{1(2)}$ ;  $I_{1(1)}$  and  $I_{1(2)}$  are the currents into the two inputs of the pair under test.

### PIN CONNECTIONS (OTHER THAN THOSE SHOWN ABOVE)

CIRCUIT TYPES	100 pF to GND	APPLY V <sub>CC+</sub>	APPLY GND	LEAVE OPEN	OTHER
SN7520, SN7521	C <sub>ext</sub>	G <sub>Y</sub> , G <sub>Z</sub> , S <sub>A</sub> , S <sub>B</sub> (14) (10) (15) (11)		Y, Z (13)(12)	
SN7522, SN7523	C <sub>ext</sub>	G, S <sub>A</sub> , S <sub>B</sub> (14) (15) (11)	GND 2		R <sub>L</sub> , Y 10 12
SN7524, SN7525	C <sub>ext</sub>	15, 25 (5)(1)	GND 2	1W, 2W (14) (12)	
SN7526, SN7527		PRESET, CLEAR, SA, SB (10) (14) (15) (11)		0, <u>0</u> 1213	
SN7528, SN7529	C <sub>ext</sub>	1S, 2S (14)(11)		1P, 2P, 1W, 2W 15 10 13 12	
SN75234, SN75235		15, 25 (5)11	GND 2	1W, 2W 14) 12	
SN75238, SN75239		1S, 2S (4)(1)		1P, 2P, 1W, 2W 15(10)(13(12)	

FIGURE 2-I<sub>IB</sub>, I<sub>IO</sub>

<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 7520 SENSE AMPLIFIERS

#### PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)





FIGURE 3-VIH, VIL, VOH, VOL



TEST TABLE

TEST	INPUT	INPUT	STROBE	STROBE	GATE	GATE
IESI	A1	B1	SA	SB	Gγ	GZ
I <sub>IH</sub> at STROBE S <sub>A</sub>	GND	GND	VIH	VIL	VIL	VIL
I <sub>IH</sub> at STROBE S <sub>B</sub>	GND	GND	VIL	VIH	VIL	VIL
I <sub>IH</sub> at GATE GY	VID	V <sub>ID</sub>	VIH	VIH	VIH	VIL
I <sub>IH</sub> at GATE GZ	GND	GND	VIL	VIL	VIH	VIH
IIL at STROBE SA	V <sub>ID</sub>	GND	VIL	VIL	VIL	VIL
IIL at STROBE SB	GND	VID	VIL	VIL	VIL	VIL
IIL at GATE GY	GND	GND	VIL	VIL	VIL	VIL
IIL at GATE GZ	GND	GND	VIL	VIL	VIL	VIL

FIGURE 4-IIH, IIL

<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

### d-c test circuits† (continued)





FIGURE 5-IOS

NOTE A: When testing IOS(Y), Pin 10 is open; when testing IOS(Z), Pin 10 is grounded.




#### PIN CONNECTIONS (OTHER THAN THOSE SHOWN ABOVE)

CIRCUIT TYPES	100 pF to GND	APPLY GND	LEAVE OPEN
SN7520, SN7521	C <sub>ext</sub>	G <sub>Y</sub> , G <sub>Z</sub> , S <sub>A</sub> , S <sub>B</sub> (14) (10) (15) (11)	Y, Z (3)(2)
SN7522, SN7523	C <sub>ext</sub>	G, S <sub>A</sub> , S <sub>B</sub> , GND 2 (14)(15)(1)(13)	R <sub>L</sub> , Y (10/12)
SN7524, SN7525	C <sub>ext</sub>	15, 25, GND 2 (15) (1) (13)	1W, 2W 14) 12
SN7526, SN7527		S <sub>A</sub> , S <sub>B</sub> (15) (1)	PRESET, CLEAR, Q, Q 10 14 12 13
SN7528, SN7529	C <sub>ext</sub>	1s, 2s (14)(1)	1P, 2P, 1W, 2W 15 (10) (13) (12)
SN75234, SN75235		1S, 2S, GND 2 15 11 13	1W, 2W (14) (12)
SN75238, SN75239		1S, 2S (14)(11)	1P, 2P, 1W, 2W (15)(10)(13)(12)

FIGURE 6-I<sub>CC+</sub>, I<sub>CC-</sub>

Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

d-c test circuits† (continued)



**TEST TABLE** 

CIRCUIT	11101170				OUTPUT	
TYPE	INPUTS	V <sub>ref</sub> VID		V <sub>O</sub>	ЮН	lOL
	A1-A2 or B1-B2	15 mV	≤11 mV	≥2.4 V	-400 μΑ	
0117500	A1-A2 or B1-B2	15 mV	≥19 mV	≤0.4 V		16 mA
SN7522	A1-A2 or B1-B2	40 mV	≤36 mV	≥2.4 V	-400 μA	
	A1-A2 or B1-B2	40 mV	≽44 mV	≤0.4 V		16 mA
	A1-A2 or B1-B2	15 mV	≤ 8 mV	≥2.4 V	-400 μA	
	A1-A2 or B1-B2	15 mV	≥22 mV	≤0.4 V		16 mA
SN7523	A1-A2 or B1-B2	40 mV	≤33 mV	≥2.4 V	-400 μA	
	A1-A2 or B1-B2	40 mV	≥47 mV	≤0.4 V		16 mA

NOTE A: Each pair of differential inputs is tested separately with the other pair grounded.

FIGURE 7-VT





FIGURE 8-VIH, VIL, VOH, VOL

<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

## d-c test circuits† (continued)



**TEST TABLE** 

TEST	INPUT A1	INPUT B1	STROBE S <sub>A</sub>	STROBE SB	GATE G
IIH at STROBE SA	GND	GND	VIH	V <sub>JL</sub>	VIH
I <sub>IH</sub> at STROBE S <sub>B</sub>	GND	GND	VIL	ViH	VIH
I <sub>IH</sub> at GATE	V <sub>ID</sub>	VID	VIH	ViH	ViĤ
IIL at STROBE SA	V <sub>ID</sub>	GND	VIL	VIL	V <sub>1</sub> H
IIL at STROBE SB	GND	V <sub>ID</sub>	VIL	VIL	V <sub>IH</sub>
I <sub>IL</sub> at GATE	GND	GND	VIL	VIL	VIL

FIGURE 9-IIH, IIL




FIGURE 10-IOH

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 7520 SENSE AMPLIFIERS

#### PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)





FIGURE 11-IOS



**TEST TABLE** 

CIRCUIT	INDUTO			Mai The	OUTPUT	
TYPE	INPUTS	V <sub>ref</sub>	VID	V <sub>O</sub>	Іон	loL
	A1-A2	15 mV	≤11 mV	≤0.4 V		16 mA
017504	A1-A2	15 mV	≥19 mV	≥2.4 V	-400 μA	
SN7524	A1-A2	40 mV	≤36 mV	≤0.4 V		16 mA
	A1-A2	40 mV	≽44 mV	≥2.4 V	-400 μA	
	A1-A2	15 mV	≤ 8 mV	≤0.4 V		16 mA
CNIZEGE	A1-A2	15 mV	≥22 mV	≥2.4 V	-400 μA	
SN7525	A1-A2	40 mV	≼33 mV	≤0.4 V		16 mA
	A1-A2	40 mV	≽47 mV	≥2.4 V	-400 μA	

NOTE A: Each pair of differential inputs is tested separately with its corresponding output.

FIGURE 12-VT

<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

## d-c test circuits<sup>†</sup> (continued)





FIGURE 13-VIH, VIL, VOH, VOL



TEST TABLE

TEST	INPUT 1A1	INPUT 2A1	STROBE 1S	STROBE 2S
I <sub>IH</sub> at STROBE 1S	GND	GND	VIH	· VIL
I <sub>IH</sub> at STROBE 2S	GND	GND	VIL	ViH
IIL at STROBE 1S	$v_{ID}$	GND	- V <sub>IL</sub>	VIL
IIL at STROBE 2S	GND	VID	VIL	VIL

FIGURE 14-IIH, IIL

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 7520 SENSE AMPLIFIERS

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 15-I<sub>OS</sub>



TEST TABLE

CIRCUIT	INPUTS V <sub>ref</sub>			OUTPUT Q			оитрит 🖸		
TYPE		Vref	VID	v <sub>o</sub>	Іон	lOL	V <sub>O</sub>	Іон	loL
	A1-A2 or B1-B2	15 mV	≤11 mV	≤0.4 V		16 mA	≥2.4 V		16 mA
CNIZEGO	A1-A2 or B1-B2	15 mV	≥19 mV	≥2.4 V	-400 μA		≤0.4 V	–400 μA	
SN7526	A1-A2 or B1-B2	40 mV	≤36 mV	≤0.4 V		16 mA	≥2.4 V		16 mA
	A1-A2 or B1-B2	40 mV	≥44 mV	≥2.4 V	-400 μA	er en en er i de en er	≤0.4 V	-400 μA	
	A1-A2 or B1-B2	15 mV	≤ 8 mV	≤0.4 V		16 mA	≥2.4 V		16 mA
011707	A1-A2 or B1-B2	15 mV	≥22 mV	≥2.4 V	-400 μA		≤0.4 V	-400 μA	
SN7527	A1-A2 or B1-B2	40 mV	≤33 mV	≤0.4 V		16 mA	≥2.4 V		16 mA
	A1-A2 or B1-B2	40 mV	≥47 mV	≥2.4 V	-400 μA	4.4.4.4	≤0.4 V	-400 μA	

- NOTES: A. The strobe input pulse is supplied by a generator with the following characteristics:  $Z_0 = 50 \Omega$ ,  $t_r = t_f = 15 \pm 5$  ns,  $t_w = 500$  ns, PRR = 1 MHz.
  - B. Each pair of differential inputs is tested separately with the other pair grounded.
  - C. Strobe input pulse is applied to Strobe A when inputs A1-A2 are being tested and to Strobe B when inputs B1-B2 are being tested. In each case, the other strobe input is grounded.

#### FIGURE 16-VT

<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

### d-c test circuits<sup>†</sup> (continued)





FIGURE 17- $V_{IH}$ ,  $V_{IL}$ ,  $V_{OH}$ ,  $V_{OL}$ 




**TEST TABLE** 

PARAMETER	PRESET	CLEAR
IOS at OUTPUT Q	VIL	V <sub>IH</sub>
IOS at OUTPUT ₫	VIH	VIL

FIGURE 18-IOS

Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

d-c test circuits<sup>†</sup> (continued)



**TEST TABLE** 


PARAMETER	INPUT A1	INPUT B1	STROBE S <sub>A</sub>	STROBE S <sub>B</sub>	PRESET	CLEAR
IIH at STROBE SA	GND	GND	VIH	VIL	OPEN	OPEN
I <sub>IH</sub> at STROBE S <sub>B</sub>	GND	GND	VIL	VIH	OPEN	OPEN
I <sub>IH</sub> at PRESET	GND	VID	VIL	NOTE B	VIH	VIH
I <sub>IH</sub> at CLEAR	GND	GND	VIL	NOTE B	VIH	VIH
IIL at STROBE SA	VID	GND	VIL	VIH	OPEN	OPEN
I <sub>IL</sub> at STROBE S <sub>B</sub>	GND	VID	VIH	VIL	OPEN	OPEN
IIL at PRESET	GND	GND	VIL	VIL	VIL	VIL
IIL at PRESET	V <sub>ID</sub>	GND	VIH	٧ <sub>I</sub> L	VIL	VIL
I <sub>IL</sub> at CLEAR	V <sub>ID</sub>	GND	VIL	٧ <sub>IL</sub>	VIL	VIL

NOTES: A. Each input is tested separately.

B. Momentary ground, then  $V_{\mbox{\scriptsize IH}}.$ 

<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

d-c test circuits<sup>†</sup> (continued)




TEST TABLE

CIRCUIT INPUTS Vref V	INDUITO			OUTPUT		
	VID	v <sub>o</sub>	Іон	loL		
	A1-A2	15 mV	≤11 mV	≤0.4 V		16 mA
SN7528	A1-A2	15 mV	≥19 mV	≥2.4 V	-400 μA	
SIN / 528	A1-A2	40 mV	≤36 mV	≤0.4 V		16 mA
	A1-A2	40 mV	≽44 mV	≥2.4 V	-400 μA	
	A1-A2	15 mV	≤ 8 mV	≤0.4 V		16 mA
CNIZEGO	A1-A2	15 mV	≥22 mV	≥2.4 V	-400 μA	27
SN7529	A1-A2	40 mV	≤33 mV	≤0.4 V		16 mA
	A1-A2	40 mV	≥47 mV	≥2.4 V	-400 μΑ	

NOTE A: Each pair of inputs is tested separately with its corresponding output.

FIGURE 20-VT




<sup>†</sup> Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 7520 SENSE AMPLIFIERS

#### PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)



**TEST TABLE** 

		and the second s		
TEST	INPUT 1A1	INPUT 2A1	STROBE 1S	STROBE 2S
I <sub>IH</sub> at STROBE 1S	GND	GND	ViH	VIL
I <sub>IH</sub> at STROBE 2S	GND	GND	VIL	VIH
I <sub>I</sub> L at STROBE 1S	V <sub>ID</sub>	GND	VIL	VIL
I <sub>IL</sub> at STROBE 2S	GND	V <sub>ID</sub>	VIL	VIL
	•			

FIGURE 22-I<sub>IH</sub>, I<sub>IL</sub>





FIGURE 23-IOS

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

## d-c test circuits† (continued)



TEST TABLE

CIRCUIT INPUTS	INDUSTO	NPUTS V <sub>ref</sub> V <sub>ID</sub>		ОИТРИТ		
	INPUIS		v <sub>o</sub>	ІОН	loL	
	A1-A2	15 mV	≤11 mV	≥2.4 V	-400 μA	
SN75234	A1-A2	15 mV	≥19 mV	≤0.4 V		16 mA
311/3234	A1-A2	40 mV	≤36 mV	≥2.4 V	-400 μA	Water :
	A1-A2	40 mV	≥44 mV	≤0.4 V	14.75	16 mA
	A1-A2	15 mV	≤ 8 mV	≥2.4 V	-400 μA	
01/75005	A1-A2	15 mV	≥22 mV	≤0.4 V		16 mA
SN75235	A1-A2	40 mV	≤33 mV	≥2.4 V	-400 µA	
	A1-A2	40 mV	≥47 mV	≤0.4 V		16 mA

NOTE A: Each pair of differential inputs is tested separately with its corresponding output,

FIGURE 24-VT

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.





FIGURE 25-VIH, VIL, VOH, VOL

# SERIES 7520 SENSE AMPLIFIERS

## PARAMETER MEASUREMENT INFORMATION

## d-c test circuits† (continued)



TEST TABLE

TEST	INPUT 1A1	INPUT 2A1	STROBE 1S	STROBE 2S
I <sub>IH</sub> at STROBE 1S	GND	GND	VIH	VIL
I <sub>IH</sub> at STROBE 2S	GND	GND	VIL	VIH
I <sub>IL</sub> at STROBE 1S	VID	GND	VIL	VIL
I <sub>IL</sub> at STROBE 2S	GND	VID	VIL	VIL

FIGURE 26-IJH, IJL

<sup>†</sup> Arrows indicate actual direction of current flow. Current into a terminal is a positive value.





FIGURE 27-IOS

## d-c test circuits† (continued)



**TEST TABLE** 

CIRCUIT INPUTS	INDUTE	INDUTO		OUTPUT		
	V <sub>ref</sub> V <sub>ID</sub>	VID	v <sub>o</sub>	Гон	loL	
	A1-A2	15 mV	≤11 mV	≥2.4 V	-400 μA	
01175000	A1-A2	15 mV	≥19 mV	≤0.4 V		16 mA
SN75238	A1-A2	40 mV	≤36 mV	≥2.4 V	-400 μA	
	A1-A2	40 mV	≽44 mV	≤0.4 V		16 mA
	A1-A2	15 mV	≤ 8 mV	≥2.4 V	<b>−400 μ</b> Α	
SN75239	A1-A2	15 mV	≥22 mV	≤0.4 V		16 mA
SN /5239	A1-A2	40 mV	≤33 mV	≥2.4 V	-400 μA	and the
	A1-A2	40 mV	≥47 mV	≤0,4 V		16 mA

NOTE A: Each pair of inputs is tested separately with its corresponding output.

#### FIGURE 28-VT




FIGURE 29-VIH, VIL, VOH, VOL


<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

# SERIES 7520 SENSE AMPLIFIERS

### PARAMETER MEASUREMENT INFORMATION

Paragraphic Transport Control

d-c test circuits† (continued)



TEST TABLE

TEST	INPUT 1A1	INPUT 2A1	STROBE 1S	STROBE 2S
I <sub>IH</sub> at STROBE 1S	GND	GND	VIH	VIL
I <sub>IH</sub> at STROBE 2S	GND	GND	VIL	VIH
IIL at STROBE 1S	V <sub>ID</sub>	GND	VIL	VIL
I <sub>IL</sub> at STROBE 2S	GND	V <sub>ID</sub>	VIL	VIL

FIGURE 30-I<sub>IH</sub>, I<sub>IL</sub>






FIGURE 31-IOS

<sup>†</sup>Arrows indicate actual direction of current flow, Current into a terminal is a positive value.

#### switching characteristics



TEST CIRCUIT




#### VOLTAGE WAVEFORING


- NOTES: A. The pulse generators have the following characteristics:  $Z_0 = 50 \Omega$ ,  $t_r = t_f = 15 \pm 5$  ns,  $t_{w1} = 100$  ns,  $t_{w2} = 300$  ns, and PRR = 1 MHz.
  - B. The strobe input pulse is applied to Strobe S<sub>A</sub> when inputs A1-A2 are being tested and to Strobe S<sub>B</sub> when inputs B1-B2 are being tested.
  - C. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 32—SN7520/SN7521 PROPAGATION DELAY TIMES FROM DIFFERENTIAL AND STROBE INPUTS

switching characteristics (continued)



**TEST CIRCUIT** 




#### **VOLTAGE WAVEFORMS**

NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = t_f = 15 \pm 5 \text{ ns}$ ,  $t_W = 100 \text{ ns}$ , and PRR = 1 MHz. B. C<sub>L</sub> includes probe and jig capacitance.


FIGURE 33-SN7520/SN7521 PROPAGATION DELAY TIMES FROM GATE GY

#### PARAMETER MEASUREMENT INFORMATION

#### switching characteristics (continued)



TEST CIRCUIT



#### VOLTAGE WAVEFORMS


NOTES: A. The pulse generator has the following characteristics:  $Z_{\text{Out}} = 50 \ \Omega$ ,  $t_r = t_f = 15 \pm 5 \ \text{ns}$ ,  $t_w = 100 \ \text{ns}$ , and PRR = 1 MHz.

B. C<sub>L</sub> includes probe and jig capacitance.


FIGURE 34–SN7520/SN7521 PROPAGATION DELAY TIMES FROM GATE  ${\sf G_Z}$ 

#### PARAMETER MEASUREMENT INFORMATION

#### switching characteristics (continued)



#### TEST CIRCUIT




#### **VOLTAGE WAVEFORMS**

- NOTES: A. The pulse generators have the following characteristics:  $Z_{out} \approx 50 \ \Omega$ ,  $t_r = t_f = 15 \pm 5 \ ns$ ,  $t_{w1} = 100 \ ns$ ,  $t_{w2} = 300 \ ns$ , PRR = 1 MHz.
  - B. The strobe input pulse is applied to Strobe SA when testing inputs A1-A2 and to Strobe SB when testing inputs B1-B2.
  - C.  $C_L$  includes probe and jig capacitance.


FIGURE 35-SN7522/SN7523 PROPAGATION DELAY TIMES FROM DIFFERENTIAL AND STROBE INPUTS

#### PARAMETER MEASUREMENT INFORMATION

#### switching characteristics (continued)



TEST CIRCUIT



#### **VOLTAGE WAVEFORMS**


NOTES: A. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ ,  $t_r = t_f = 15 \pm 5 \text{ ns}$ ,  $t_{p1} = 100 \text{ ns}$ ,  $t_{p2} = 300 \text{ ns}$ ,  $t_{p3} = 0.8 \mu \text{s}$ , PRR = 1 MHz.

B. C<sub>L includes</sub> probe and jig capacitance.


FIGURE 36-SN7522/SN7523 PROPAGATION DELAY TIMES FROM GATE INPUT

#### PARAMETER MEASUREMENT INFORMATION

#### switching characteristics (continued)



#### TEST CIRCUIT




- NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = t_f = 15 \pm 5$  ns,  $t_{w1} = 100$  ns,  $t_{w2} = 300$  ns, and PRR = 1 MHz
  - B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.
  - C.  $C_L$  includes probe and jig capacitance.


FIGURE 37-SN7524/SN7525 PROPAGATION DELAY TIMES

#### PARAMETER MEASUREMENT INFORMATION

#### switching characteristics (continued)



#### TEST CIRCUIT




#### 

- B. Each preamplifier is tested separately, Apply 40-mV pulse to input A1 when testing Strobe S<sub>A</sub> and to B1 when testing Strobe S<sub>B</sub>.
- C. C<sub>L</sub> includes probe and jig capacitance.


FIGURE 38-SN7526/SN7527 PROPAGATION DELAY TIMES

#### PARAMETER MEASUREMENT INFORMATION

#### switching characteristics (continued)



#### TEST CIRCUIT



#### **VOLTAGE WAVEFORMS**


NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = t_f = 15 \pm 5$  ns,  $t_{w1} = 100$  ns,  $t_{w2} = 300$  ns, and PRR = 1 MHz.

- B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2S2 are being tested.
- C.  $C_{L}$  includes probe and jig capacitance.


FIGURE 39-SN7528/SN7529 PROPAGATION DELAY TIMES

#### PARAMETER MEASUREMENT INFORMATION

#### switching characteristics (continued)



#### TEST CIRCUIT




#### **VOLTAGE WAVEFORMS**

- NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \ \Omega$ ,  $t_r = t_f = 15 \pm 5 \ ns$ ,  $t_{w1} = 100 \ ns$ ,  $t_{w2} = 300 \ ns$ , and PRR = 1 MHz.
  - B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2A2 are being tested.
  - C. C<sub>L</sub> includes probe and jig capacitance.


FIGURE 40-SN75234/SN75235 PROPAGATION DELAY TIMES

#### PARAMETER MEASUREMENT INFORMATION

#### switching characteristics (continued)



#### TEST CIRCUIT




#### **VOLTAGE WAVEFORMS**


- NOTES: A. The pulse generators have the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r = t_f = 15 \pm 5 \text{ ns}$ ,  $t_{w1} = 100 \text{ ns}$ ,  $t_{w2} = 300 \text{ ns}$ , and PRR = 1 MHz.
  - B. The strobe input pulse is applied to Strobe 1S when inputs 1A1-1A2 are being tested and to Strobe 2S when inputs 2A1-2S2 are being tested.
  - C.  $C_L$  includes probe and jig capacitance.

#### FIGURE 41-SN75238/SN75239 PROPAGATION DELAY TIMES


#### TYPICAL CHARACTERISTICS




NORMALIZED THRESHOLD VOLTAGE




DIFFERENTIAL-INPUT BIAS CURRENT






COMMON-MODE FIRING VOLTAGE



DIFFERENTIAL-INPUT OFFSET CURRENT



#### TYPICAL CHARACTERISTICS

HIGH-LEVEL INPUT CURRENT








FIGURE 48

### **OUTPUT VOLTAGE**



HIGH-LEVEL OUTPUT VOLTAGE vs



LOW-LEVEL INPUT CURRENT





FIGURE 49

#### **OUTPUT VOLTAGE**

#### DIFFERENTIAL-INPUT VOLTAGE



### LOW-LEVEL OUTPUT VOLTAGE

LOW-LEVEL OUTPUT CURRENT





FIGURE 53

#### TYPICAL APPLICATIONS

#### small memory systems

This application demonstrates an improved method of sensing data from relatively small memory systems. Two individual core planes, usually consisting of 4096 cores each, can be interfaced by each of the dual-channel SN7524 or SN7525 sense amplifiers, see Figure K. Standard TTL or DTL integrated circuits, driven directly from the compatible sense-amplifier outputs, may be selected to serve as the memory data register (MDR).



To additional planes and SN7524's or SN7525's as necessary for complete memory word

FIGURE K-SENSING SMALL MEMORY SYSTEMS

#### TYPICAL APPLICATIONS (continued)

#### large memory systems

This application demonstrates an improved method of sensing data from large memory systems. The signal-to-noise ratio can be increased by sectioning the large core planes as illustrated in Figure L. Two segments, usually consisting of 4096 cores each, can be interfaced by each of the dual-input channels of the SN7420/SN7421 or SN7422/SN7423 sense amplifiers. The cascaded output gates of the SN7520/SN7521 circuits may be connected to serve as the memory data register (MDR). A number of SN7522/SN7523 sense amplifiers may be wire-AND connected to expand the input function of the MDR to interface all the segments of the plane. Complementary outputs, clear, and preset functions are provided for the MDR. Rules for combined fan-out and wire-AND capabilities must be observed.




FIGURE L-SENSING LARGE MEMORY SYSTEMS

#### peripheral drivers

TYPE	SN75450A	SN75451A	SN75452	SN75453	SN75454
Block Diagrams	V <sub>CC</sub> 2A 2Y 28 3C 2t SU8  14 13 12 11 10 3 8  1 2 3 4 5 6 7  1 3 18 10 10 10 10 10 10 10 10 10 10 10 10 10	VCC 28 2A 2V 8 7 6 5 1 1 2 3 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	V <sub>CC</sub> 28 2A 2V 8 7 6 5 1 2 3 4 1 1 1 1 1 1 GND Y = AB	VCC 28 2A 2V 8 7 6 5 1A 1B 1V GND Y = A+B	V <sub>CC</sub> 28 2A 2V 8 7 6 5 1 2 3 4 1 3 18 1V GND Y = A+B
Features	Two TTL gates and two high curren collector-emitter breakdown voltage  Two Uncommitted Transistors	of 30 V.			es a minimum  OR Gates
Applications	Lamp Driver     Relay Driver     MOS Driver     Line Driver	Lamp Driver     Relay Driver	Lamp Driver     Relay Driver	Lamp Driver     Relay Driver	Lamp Driver     Relay Driver
Package	N	Р	P	P	P

#### memory drivers

TYPE	SN75303 4 X 2 TRANSISTOR ARRAY	SN75308 2 X 4 TRANSISTOR ARRAY	SN75324 DRIVER WITH DECODE INPUTS	SN75325 DRIVER WITH DECODE INPUT
Features	Eight 150-mA Monolithic Transistors     V(BR)CBO = 25 V Min     V(BR)CEO = 18 V Min     V(BR)CEO = 18 V Min      VCE(sat) = 0.75 V Max     at IC = 150 mA     tpHL = 14 ns Typ     tpLH = 18 ns Typ	Eight 600-mA Monolithic Transistors     V(BRICBO = 25 V Min     V(BR)CEO = 10 V Min     V(CE(sat) = 0.55 V Typ     at I <sub>C</sub> = 500 mA     t <sub>on</sub> = 36 ns Typ     t <sub>off</sub> = 23 ns Typ	<ul> <li>Four 400-mA Transistors</li> <li>TTL-Compatible Inputs</li> <li>Internal Decoding and Timing Gates</li> <li>Single 14-V Supply</li> </ul>	<ul> <li>Four 600-mA Transistors</li> <li>TTL-Compatible Inputs</li> <li>Internal Decoding</li> <li>5-V Supply</li> </ul>
Application	Core Memories     Read-Only Memories	Core Memories     Read-Only Memories     Plated-Wire Memories	Core Memories	Core Memories     Plated-Wire Memories     Hammer Driver
Package Application Notes	N, S	3. J, N	N, S CA-107: SN75324 Monolithic Memory Driver	J, N


### 150-mA MEMORY DRIVER

- Maximum VCE(sat) of 750 mV at 150 mA IC
- Maximum VBE of 1.1 V at 150 mA IC
- Minimum hFE of 15


### description

Each SN75303 is a monolithic array of eight n-p-n transistors designed for use in core, thin-film, and plated-wire memories as a medium-current word-line driver. Selection is by base-emitter activation. The SN75303 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

#### S FLAT PACKAGE (TOP VIEW)



N DUAL-IN-LINE PACKAGE (TOP VIEW)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Collector-base voltage
Collector-emitter voltage (see Note 1)
Emitter-base voltage
Continuous collector current
Continuous total package dissipation
Operating free-air temperature range
Storage temperature range

NOTE 1: This value applies when the base-emitter diode is open-circuited.

#### electrical characteristics at 25°C free-air temperature (unless otherwise noted)†

	PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
V <sub>(BR)</sub> CBO	Collector-base breakdown voltage	$I_{C} = 10 \mu\text{A}$ , $I_{E} = 0$		25		-	٧
V(BR)CEO	Collector-emitter breakdown voltage	I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0,	See Note 2	18			V
V <sub>(BR)CES</sub>	Collector-emitter breakdown voltage	I <sub>C</sub> = 1 mA, V <sub>BE</sub> = 0		25			V
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage	I <sub>E</sub> = 10 μA, I <sub>C</sub> = 0		5			V
		V <sub>CE</sub> = 2 V, I <sub>C</sub> = 30 mA	i i i i i i i i i i i i i i i i i i i	20	35		
hFE	Static forward current transfer ratio	$V_{CE} = 2 V$ , $I_{C} = 30 \text{ mA}$ , $T_{A} = 0^{\circ} \text{ C}$	See Note 2	15			
		$V_{CE} = 2 V$ , $I_{C} = 150 \text{ mA}$		15	25		
	Base-emitter voltage	I <sub>B</sub> = 3 mA, I <sub>C</sub> = 30 mA	See Note 2	0.7	0.8	0.9	
$V_{BE}$		$I_B = 3 \text{ mA},  I_C = 30 \text{ mA},$ $T_A = 0^{\circ} \text{C to } 70^{\circ} \text{C}$		0.65		0.95	v
		I <sub>B</sub> = 15 mA, I <sub>C</sub> = 150 mA	1	8.0	1	1.1	
	A STATE OF THE STA	$I_B = 3 \text{ mA},  I_C = 30 \text{ mA}$			0.2	0.4	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	$I_B = 3 \text{ mA}, \qquad I_C = 30 \text{ mA},$ $T_A = 70^{\circ}\text{C}$	See Note 2			0.45	v
		I <sub>B</sub> = 15 mA, I <sub>C</sub> = 150 mA			0.5	0.75	
C <sub>obo</sub>	Common-base open-circuit output capacitance (1 transistor)	$V_{CB} = 5 V$ , $I_{E} = 0$ , See Note 3	f = 140 kHz,		5		pF
C <sub>ibo</sub>	Common-base open-circuit input capacitance (4 transistors in parallel)	V <sub>EB</sub> = 0.5 V, I <sub>C</sub> = 0, See Note 4	f = 140 kHz,		40		pF


- NOTES: 2. These parameters must be measured using pulse techniques,  $t_W$  = 300  $\mu$ s, duty cycle  $\leq$  2%.
  - 3. For measuring C<sub>obo</sub>, the emitter of the transistor under test and all terminals of the other transistors are open.
  - 4. For measuring C<sub>ibo</sub>, the four base terminals are connected in parallel. The emitter terminal of the transistors not under test and all the collector terminals are open.

#### switching characteristics at 25°C free-air temperature†


	PARAMETER	TEST CO	ONDITIONS‡	MIN TYP	MAX	UNIT
<sup>t</sup> THL	Transition time, high-to-low-level output	I <sub>C</sub> = 100 mA,	$I_{B(1)} = 10 \text{ mA},$ $R_{L} = 43 \Omega,$	8	12	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	V <sub>BE(off)</sub> = 0, C <sub>L</sub> ≤ 15 pF,	See Figure 1	14	22	] "
tTLH	Transition time, low-to-high-level output	$I_C = 100 \text{ mA},$ $I_{B(2)} = -10 \text{ mA},$	$I_{B(1)} = 10 \text{ mA},$ $R_{L} = 43 \Omega,$	6	12	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	$C_L \le 15  pF$ ,	See Figure 2	18	30	115

<sup>&</sup>lt;sup>†</sup>Test conditions and limits apply separately to each transistor unless otherwise noted. The terminals of the transistors not under test are open during the measurement of these characteristics.

#### schematic



Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.




INPUT tPHL OUTPUT


**TEST CIRCUIT** 

**VOLTAGE WAVEFORMS** 

FIGURE 1-tTHL and tPHL



**TEST CIRCUIT** 




**VOLTAGE WAVEFORMS** 


#### FIGURE 2-tTLH and tPLH

NOTES: a. The input waveforms are supplied by a generator with the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r \le 2$  ns,  $t_W \approx 70$  ns, duty cycle  $\le 2\%$ .

b.  $C_L$  includes probe and jig capacitance.

#### TYPICAL CHARACTERISTICS





I<sub>C</sub>-Collector Current-mA

FIGURE 4

STATIC FORWARD
CURRENT TRANSFER RATIO
vs
COLLECTOR CURRENT





FIGURE 5

FIGURE 6



NOTE 2: These parameters must be measured using pulse techniques,  $t_W = 300 \mu s$ , duty cycle  $\leq 2\%$ .

#### TYPICAL APPLICATION DATA

#### Use of the SN75303 in High-Speed Read-Only Memories

Significant advantages result from the use of a high-speed, read-only memory (ROM) in computers and calculators. This ROM is used for control, as a function generator, or for performing highly repetitive routines such as multiplying, dividing, or calculating square roots. The read-only memory has permanently stored data and usually operates with a very fast cycle time. It can perform repetitive operations much more efficiently and faster than the larger and slower read-write memory in the computer or calculator.

The SN75303 two-by-four transistor array is designed to perform the word-line drive or select function for medium current, high-speed, read-only memories organized in the word-oriented (2D) or linear-select configuration. Such memories use magnetic memory elements such as plated wires, planar thin-films, transformers (as in a braided-wire memory), or ferrite switch cores. They also may utilize passive elements such as resistors, capacitors, or diodes. The typical organization of a word-oriented ROM is shown in the figure below.

Information is read from the ROM by selecting the desired word line. This is accomplished by appropriate activiation of one base-select and one emitter-select line. The transistor in the SN75303 array at the intersection of the selected base and emitter lines will be activated, thus sinking current from the word-line load resistor, R<sub>L</sub>, connected to its collector. Energy is coupled from the selected word line to the sense lines by the memory elements (ME) located at the intersections of the word line and the sense lines. The presence of an ME can represent a stored logic 1 bit of information while the absence of an ME represents a stored logic 0 bit. (The desired information is stored in such a memory during fabrication and is not electrically alterable.)

The stored word is read out at the sense-amplifier outputs. The selection of a sense amplifier will depend on the type of ME used in the memory and may take the form of a special amplifier, a comparator, or a logic gate.





FIGURE 8

## INTERFACE CIRCUIT

- For High-Current Switching . . . to 600 mA **Rated Collector Current**
- Low Storage Time . . . 13 ns Typical
- Cross-Coupled Bases and Emitters Arranged for Selection



JOR N

#### description

The SN75308 is an array of eight high-current (600 mA max) n-p-n transistors designed for use in linear select (2D) memory designs utilizing ferrite cores, plated wire, planar film, diodes, resistors, or other memory elements. One of eight transistors can be switched by selection of the appropriate base and emitter inputs. Drive of the base and emitter inputs can be provided by available circuits such as the SN7440, SN75450, and SN75451. The SN75308 transistors feature fast switching times.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Collector-base voltage	25 V
Collector-emitter voltage (see Note 1)	
Collector-emitter voltage (see Note 2)	10 V
Emitter-base voltage	: 4.5 V
Continuous current, each collector	600 mA
Continuous total package dissipation (see Note 3)	800 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C

NOTES: 1. This value applies when the base-emitter diode is short-circuited.

- 2. This value applies between 100  $\mu$ A and 10 mA collector current when the base-emitter diode is open-circuited.
- 3. This value applies for any combination provided the ratings of single transistors are not exceeded.

#### electrical characteristics for each transistor at 25°C free-air temperature †

	PARAMETER	TE	ST CONDITION	NS	MIN	TYP	MAX	UNIT
V(BR)CBO	Collector-base breakdown voltage	$I_C = 100  \mu A$ ,	1E = 0		25			V :
V(BR)CEO	Collector-emitter breakdown voltage	I <sub>C</sub> = 10 mA,	I <sub>B</sub> = 0,	See Note 4	10			V
V(BR)CES	Collector-emitter breakdown voltage	I <sub>C</sub> = 100 μA,	V <sub>BE</sub> = 0		25			V
V <sub>(BR)EBO</sub>	Emitter-base breakdown voltage	IE = 100 μA,	I <sub>C</sub> = 0	1.	5	51.3	100	V
V <sub>(BR)CU</sub>	Collector-substrate breakdown voltage	$I_C = 100  \mu A$ ,	I <sub>B</sub> = 0,	IE = 0	25	1.00		٧
		V <sub>CB</sub> = 1 V,	I <sub>E</sub> = 30 mA		15			
hFE	Static forward current transfer ratio	V <sub>CB</sub> = 1 V,	I <sub>E</sub> = 100 mA	See Note 4	20		-	
		V <sub>CB</sub> = 1 V,	I <sub>E</sub> = 500 mA		20			ĺ
	Base-emitter voltage	I <sub>B</sub> = 3 mA,	I <sub>C</sub> = 30 mA			0.73	1.	
V		I <sub>B</sub> = 10 mA,	I <sub>C</sub> = 100 mA	See Note 4		0.82	1,1	v
V <sub>BE</sub>		I <sub>B</sub> = 30 mA,	1 <sub>C</sub> = 300 mA			1.0	1.2	
		I <sub>B</sub> = 50 mA,	I <sub>C</sub> = 500 mA			1.1	1.3	
		I <sub>B</sub> = 3 mA,	1 <sub>C</sub> = 30 mA			0.15	0.3	
V	Collector on itter estimation values	I <sub>B</sub> = 10 mA,	I <sub>C</sub> = 100 mA	1		0.2	0.4	V
V <sub>CE</sub> (sat)	Collector-emitter saturation voltage	I <sub>B</sub> = 30 mA,	I <sub>C</sub> = 300 mA	See Note 4		0.36	0.6	\ \
		I <sub>B</sub> = 50 mA,	I <sub>C</sub> = 500 mA			0.55	0.8	
h <sub>fe</sub>	Small-signal common-emitter forward current transfer ratio	V <sub>CE</sub> = 10 V,	I <sub>C</sub> = 100 mA,	f = 100 MHz	. i.	2		
	Common-base open-circuit	V <sub>CB</sub> = 10 V,	IE = 0,	f = 140 kHz,		40		_
Copo	output capacitance (1 transistor)	See Note 5				18		pF
	Common-base open-circuit	V <sub>EB</sub> = 0.5 V,	I <sub>C</sub> = 0,	f = 140 kHz,				T
C <sub>ibo</sub>	input capacitance (2 transistors in parallel)	See Note 6				65		pF

NOTES: 4. These parameters must be measured using pulse techniques,  $t_W = 200~\mu s$ , duty cycle  $\leq 2\%$ .

- 5. For measuring  $C_{\mbox{\scriptsize obo}}$ , the emitter terminal of the transistor under test and all terminals of the other transistors are open.
- For measuring C<sub>ibo</sub>, the base terminals are connected in parallel. The emitter terminals of the transistors not under test and all the collector terminals are open.


#### switching characteristics at 25°C free-air temperature†

	PARAMETER		TEST CON	IDITIONS‡	TYP	UNIT
t <sub>d</sub>	Delay time		I <sub>C</sub> = 500 mA,	$I_{B(1)} = 50 \text{ mA},$	16	
t <sub>r</sub>	Rise time		$V_{BE(off)} = -0.9 V$	$R_L = 28.7 \Omega$ ,	20	
ton	Turn-on time		C <sub>L</sub> = 15 pF,	See Figure 1	36	ns
t <sub>s</sub>	Storage time	19.5	I <sub>C</sub> = 500 mA,	$I_{B(1)} = 50  \text{mA},$	13	7 115
t <sub>f</sub>	Fall time		$I_{B(2)} = -50 \text{ mA},$	$R_L = 28.7 \Omega$ ,	10	
toff	Turn-off time	.7	C <sub>L</sub> = 15 pF,	See Figure 1	23	


<sup>&</sup>lt;sup>†</sup>Test conditions and limits apply separately to each transistor unless otherwise noted. The terminals of the transistors not under test are open during the measurement of these characteristics.

<sup>‡</sup>Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

#### PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT




NOTES: A. The input waveform is supplied by a generator with the following characteristics:  $Z_{out} = 50 \Omega$ ,  $t_r \le 10 \text{ ns}$ ,  $t_f \le 10 \text{ ns}$ ,  $t_w \approx 100 \text{ ns}$ , duty cycle  $\le 2\%$ .

B. C<sub>L</sub> includes probe and jig capacitance.


FIGURE 1-SWITCHING CHARACTERISTICS

#### TYPICAL CHARACTERISTICS

### STATIC FORWARD CURRENT TRANSFER RATIO



#### BASE-EMITTER VOLTAGE



#### FIGURE 3

#### COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 4

#### NORMALIZED COLLECTOR-EMITTER BREAKDOWN VOLTAGE





FIGURE 5


NOTE 4: These parameters must be measured using pulse techniques,  $t_W$  = 200  $\mu$ s, duty cycle  $\leq$  2%.

#### TYPICAL APPLICATION DATA

The SN75308 two-by-four transistor array is designed to perform the word-line drive or select function for medium current, high-speed, read-only memories organized in the word-oriented (2D) or linear-select configuration. Such memories use magnetic memory elements such as plated wires, planar thin-films, transformers (as in a braided-wire memory), or ferrite switch cores. They also may utilize passive elements such as resistors, capacitors, or diodes. The typical organization of a word-oriented ROM is shown on the SN75303 data sheet; a base and emitter selection technique is shown below. A similar selection circuit can be used with the SN75303 although with it the SN75451's need not be paralleled.



#### schematic



# SYSTEMS INTERFACE CIRCUITS

# CIRCUIT TYPE SN75324 MEMORY DRIVER WITH DECODE INPUTS

#### SERIES 75 MEMORY DRIVER

#### **PERFORMANCE**

- · fast switching times
- 400-mA output capability
- · internal decoding and timing circuitry
- dual sink/source outputs
- · output short-circuit protection

#### EASE OF DESIGN

- . TTL or DTL compatibility
- · eliminates transformer coupling
- reduces drive-line lengths
- increases reliability
- minimizes external components
- · choice of flat or dual-in-line packages

#### description

The SN75324 is a monolithic memory driver with decode inputs designed for use with magnetic memories. The device contains two 400-milliampere (source/sink) switch pairs, with decoding capability from four address lines. Two address inputs (B and C) are used for mode selection, i.e., source or sink. The other two address inputs (A and D) are used for switch-pair selection, i.e., output switch-pair Y/Z or W/X respectively.

The sink circuit is composed of an inverting switch with a transistor-transistor-logic (TTL) input. The source circuit is an emitter-follower driven from a TTL input stage.

The SN75324 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.


#### TRUTH TABLE

INPUTS							S OUTPUTS				
ΑĽ	DI	RE	SS	TI	МІ	NG	SINK	SINK SOURCE		SINK	
Α	В	С	D	Ε	F	G	w	X	Υ	Z	
0	0	1	1	1	1	1	ON	OFF	OFF	OFF	
0	1	0	1	1	1	1	OFF	ON	OFF	OFF	
1	1	0	0	1	1	1	OFF	OFF	ON	OFF	
1	0	1	0	1	1	1	OFF	OFF	OFF	ON	
X	x	x	x	0	X	X	OFF	OFF	OFF	OFF	
X	х	×	X	X	0	x	OFF	OFF	OFF	OFF	
Х	х	x	x	x	х	0	OFF	OFF	OFF	OFF	


NOTES: 1. X = Logical 1 or logical 0.

 Not more than one output is to be allowed to be ON at one time: When all timing inputs are at a logical 1, two of the address inputs must be at a logical 0.


#### J CERAMIC DUAL-IN-LINE PACKAGE (TOP VIEW)



#### N PLASTIC DUAL-IN-LINE PACKAGE (TOP VIEW)



#### S FLAT PACKAGE (TOP VIEW)



NC-No internal connection
GND 1 and GND 2 are to be used in parallel

#### logic definition

Standard positive logic applies with the following definitions used for specifying digital-level signals:

LOW VOLTAGE = LOGICAL 0
HIGH VOLTAGE = LOGICAL 1

#### absolute maximum ratings over operating case temperature range (unless otherwise noted)

Supply voltage V <sub>CC</sub> (See Note 1)	
Input voltage (See Note 2)	
Operating case temperature range	0°C to 70°C
Continuous total power dissipation at (or below) 70°C case temperature.	800 mW
Storage temperature range	65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

## electrical characteristics (unless otherwise noted, $V_{\rm CC}$ = 14 V, $T_{\rm C}$ = 0°C to 70°C)

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP†	MAX	UNIT
V <sub>in(1)</sub>	Input voltage required to ensure logical 1 at any input	1		3.5		٧
V <sub>in(0)</sub>	Input voltage required to ensure logical 0 at any input	1			0.8	V
1 <sub>in(1)</sub>	Logical 1 level address input current	1	v <sub>in</sub> = 5 V		200	μΑ
I <sub>in(1)</sub>	Logical 1 level timing input current	1	v <sub>in</sub> = 5 V		100	μΑ
I <sub>in(0)</sub>	Logical O level address input current	1	V <sub>in</sub> = 0 V		-6	mA
I <sub>in(0)</sub>	Logical 0 level timing input current	1	V <sub>in</sub> = 0 V		-12	mA
V <sub>(sat)</sub>	Sink saturation voltage	2	$I_{\rm sink} \simeq$ 420 mA, $R_{\rm L}$ = 53 $\Omega$	0.75	0.85	V
V <sub>(sat)</sub>	Source saturation voltage	2	$I_{\text{source}} \simeq$ -420 mA,R $_{\text{L}}$ = 47.5 $\Omega$	0.75	0.85	٧
off	Output reverse current (off state)	1	V <sub>in</sub> = 0 V	125	200	μΑ
'cc	Supply current, all sources and sinks off	3	V <sub>in</sub> = 0 V	12.5	15	mA
cc	Supply current, either sink selected	4		30	40	mA
I <sub>cc</sub>	Supply current, either source selected	4		25	35	mA

<sup>†</sup>These typical values are at  $T_c = 25^{\circ}$ C.

<sup>2.</sup> Input signals must be zero or positive with respect to network ground terminal.

switching characteristics,  $V_{_{\rm C\,C}}$  = 14 V,  $T_{_{\rm C}}$  = 25°C


	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
<b>t</b> pd(1)	Propagation delay time to logical 1 level, source output	5	$R_{L1} = 53 \Omega$ ,	90	ns
t <sub>pd(0)</sub>	Propagation delay time to logical O level, source output	5	$R_{L2} = 500 \Omega$ , $C_L = 20 pF$	50,	ns
t <sub>pd(1)</sub>	Propagation delay time to logical 1 level, sink output	6	R <sub>L</sub> = 53 Ω,	110	ns
t <sub>pd(0)</sub>	Propagation delay time to logical O level, sink output	6	C <sub>L</sub> = 20 pF	40	ns
t <sub>s</sub>	Sink storage time	6		70	ns

#### thermal information

The SN75324 is designed to be used at a case temperature not to exceed 70°C. Under this condition, infrared microradiometer and X-ray studies indicate that a safe junction temperature is maintained under specified worst-case conditions.


SN75324 circuits should be mounted so that minimum thermal resistance is achieved. A thermal compound should be used between the bottom of the flat S package and a heat sink. This, in conjunction with unrestricted forced-air flow across the heat sink and package, has been found to adequately satisfy thermal requirements. No thermal compound is required with the dual-in-line package. Air flow should be across the short dimension of either package.

schematic



#### PARAMETER MEASUREMENT INFORMATION

#### d-c test circuits†




TEST TABLE FOR I in (0)

APPLY 3.5 V	GROUND	TEST
B, C, E, F, and G	A and D	Α
B, C, E, F, and G	A and D	D
A, D, E, F, and G	B and C	В
A, D, E, F, and G	B and C	С
A, B, C, D, F, and G	E	Ε
A, B, C, D, E, and G	F	F
A, B, C, D, E, and F	G	G

NOTES: 1. Check  $V_{in(1)}$  and  $V_{in(0)}$  per Truth Table.

- 2. Measure I in(0) per Test Table.
- 3. When measuring  $l_{in(1)}$ , all other inputs are at ground. Each input is tested separately.

FIGURE 1 -  $V_{in(0)}$ ,  $V_{in(1)}$ ,  $I_{in(0)}$ ,  $I_{in(1)}$ , and  $I_{off}$ 



NOTE: This parameter must be measured using pulse techniques.  $t_p = 500$  ns, duty cycle  $\leq 1\%$ .

FIGURE 2 - V<sub>(sat)</sub>

<sup>†</sup> Arrows indicate actual direction of current flow.

#### PARAMETER MEASUREMENT INFORMATION

d-c test circuits † (continued)





FIGURE 3 - I<sub>CC</sub> (ALL OUTPUTS OFF)



NOTES: 1. Ground A and B, apply 3.5 V to C and D, and measure  $I_{CC}$  (output W is on).


- 2. Ground B and D, apply 3.5 V to A and C, and measure  $I_{\hbox{\footnotesize CC}}$  (output Z is on).
- 3. Ground A and C, apply 3.5 V to B and D, and measure ICC (output X is on).
- 4. Ground C and D, apply 3.5 V to A and B, and measure ICC (output Y is on).

FIGURE 4 - I<sub>CC</sub> (ONE OUTPUT ON)


† Arrows indicate actual direction of current flow.

#### PARAMETER MEASUREMENT INFORMATION

switching characteristics



**TEST TABLE** 




NOTES: 1. The input waveform is supplied by a generator with the following characteristics:  $t_r = t_f = 10$  ns, duty cycle  $\leq$  1%, and  $Z_{out} \approx 50$   $\Omega$ .

- 2. When measuring delay times at output X,apply +5 V to input D,and ground A. When measuring delay times at output Y,apply +5 V to input A,and ground D.
- 3. C<sub>1</sub> includes probe and jig capacitance.
- 4. Unless otherwise noted all resistors are 0.5 W.


FIGURE 5 - SOURCE-OUTPUT SWITCHING TIMES

#### PARAMETER MEASUREMENT INFORMATION

#### switching characteristics



**TEST CIRCUIT** 



**VOLTAGE WAVEFORMS** 

NOTES: 1. The input waveform is supplied by a generator with the following characteristics:  $t_r = t_f = 10$  ns, duty cycle  $\leq 1\%$ ,  $Z_{out} \approx 50 \ \Omega$ .

- 2. When measuring delay times at output W, apply +5 V to input D, and ground A. When measuring delay times at output Z, apply +5 V to input A, and ground D.
- 3.  $C_L$  includes probe and jig capacitance.

#### FIGURE 6 - SINK-OUTPUT SWITCHING TIMES

PRINTED IN U.S.A

TI cannot assume any responsibility for any circuits shown

or represent that they are free from patent infringement.

# SYSTEMS INTERFACE CIRCUITS

# CIRCUIT TYPES SN55325, SN75325 MEMORY DRIVERS

# SERIES 55/75 MEMORY DRIVER featuring

#### **PERFORMANCE**

- 600-mA Output Capability
- Fast Switching Times
- Output Short-Circuit Protection
- Dual Sink and Dual Source Outputs
- Minimum Time Skew between Address and Output Current Rise
- 24-Volt Output Capability

#### description

The SN55325 and SN75325 are monolithic integrated circuit memory drivers with logic inputs and are designed for use with magnetic memories.

The devices contain two 600-milliampere sourceswitch pairs and two 600-milliampere sink-switch pairs. Source selection is determined by one of two logic inputs, and source turn-on is determined by the source strobe. Likewise, sink selection is determined by one of two logic inputs, and sink turn-on is determined by the sink strobe. This arrangement allows selection of one of the four switches and its subsequent turn-on with minimum time skew of the output current rise.


When R<sub>int</sub> and node R are connected together, the amount of base drive available for the source-1 or source-2 output transistor is set internally by a 575-ohm resistor. This method provides adequate base drive for source currents up to 375 mA with a V<sub>CC2</sub> voltage of 15 volts or 600 mA with a V<sub>CC2</sub> voltage of 24 volts.

When source currents greater than 375 mA are required, it is recommended that a resistor of the appropriate value be connected between V<sub>CC2</sub> and node R and R<sub>int</sub> must remain open. By using this method the source base current may usually be regulated within ±5%. An advantage of this method of setting the base drive is that the power dissipated by this resistor is external to the package and allows the integrated circuit to operate at higher source currents for a given junction temperature.

#### **EASE OF DESIGN**

- Source Base Drive Externally Adjustable
- TTL or DTL Compatibility
- Input Clamping Diodes
- Transformer Coupling Eliminated
- Reliability Increased
- Drive-Line Lengths Reduced
- Use of External Components Minimized

J OR N
DUAL-IN-LINE PACKAGE (TOP VIEW)



TRUTH TABLE

1	ADDRESS INPUTS				STROBE I	OUTPUTS					
	SOURCE SINK		SOURCE SINK		sou	RCE	SINK				
1	Α	В	С	D	S1	S2	W	X	Y	Z	
	L	Н	X	Х	L	Н	ON	OFF	OFF	OFF	
	Н	L	X	Х	L	н	OFF	ON	OFF	OFF	
	Х	X	L	Н	н	L	OFF	OFF	ON	OFF	
	X	, X	Н	L	Н	L	OFF	OFF	OFF	ON	
	X	Х	×	Х	н	Н	OFF	OFF	OFF	OFF	
	Н	Н	Н	Н	×	Х	OFF	OFF	OFF	OFF	

H = high level, L = low level, X = irrelevant

NOTE: Not more than one output is to be on at any one time.

Each sink-output collector has an internal pull-up resistor in parallel with a clamping diode connected to V<sub>CC2</sub>. This arrangement provides protection from voltage surges associated with switching inductive loads.

The SN55325 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C; the SN75325 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

### CIRCUIT TYPES SN55325, SN75325 MEMORY DRIVERS

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	1.7730	SN55325	SN75325	UNIT
Supply voltage V <sub>CC1</sub> (see Note 1)		7	7	V
Supply voltage V <sub>CC2</sub> (see Note 1)	Fra	25	25	V
Input voltage (any address or strobe input)		5.5	5.5	V
Continuous total dissipation at (or below) 70°C free-air temperature (see Note 2)		800	800	mW
Operating free air temperature range		-55 to 125	0 to 70	°c
Storage temperature range		-65 to 150	-65 to 150	°c
Lead temperature 1/16 inch from case for 60 seconds J	Package	300	300	°C
Lead temperature 1/16 inch from case for 10 seconds	l Package	260	260	°C

NOTES: 1. Voltage values are with respect to network ground terminal.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST TEST COURT TO SE		SN55325		5	SN75325		T.,,,,,			
		FIGURE	RE TEST CONDITIONS		MIN	TYP	MAX	MIN	TYPT	MAX	UNIT	
ViH	High-level input voltage	je	1 & 2			2			2	acet i		V
VIL	Low-level input voltag	e	3 & 4					8.0	11 71 1		0.8	V
VI	Input clamp voltage		5	V <sub>CC1</sub> = 4.5 V, I <sub>I</sub> = -10 mA,			-1.3	-1.7		-1.3	-1.7°	٧
	Source-collectors term	inal	1	V <sub>CC1</sub> = 4.5 V,	Full range			500	7.		200	
l(off)	off-state current		1	V <sub>CC2</sub> = 24 V	T <sub>A</sub> = 25°C		3	150		3	200	μΑ
Vон	High-level sink output	voltage	- 2	V <sub>CC</sub> 1 = 4.5 V, I <sub>O</sub> = 0	V <sub>CC2</sub> = 24 V,	19	23		19	23	Se ev	V
		Source outputs turation voltage  Sink outputs	3	V <sub>CC1</sub> = 4.5 V, V <sub>CC2</sub> = 15 V, R <sub>1</sub> = 24 Ω,	Full rånge	5 3 W is	98 S 7	0.9			0.9	
	Saturation voltage‡			I <sub>(source)</sub> ≈ −600 mA, See Note 3	- T <sub>A</sub> = 25°C		0.43	0.7		0.43	0.75	V
V <sub>(sat)</sub>			4	V <sub>CC1</sub> = 4.5 V, V <sub>CC2</sub> = 15 V, R <sub>L</sub> = 24 Ω,	Full range			0.9			0.9	<b>,</b>
					I <sub>(sink)</sub> ≈ 600 mA, See Note 3	TA = 25°C		0.43	0.7		0.43	0.75
l <sub>l</sub>	Input current at maxi-	address inputs	5	V <sub>CC1</sub> = 5.5 V,	V <sub>CC2</sub> = 24 V,			1			1	
4	mum input voltage	strobe inputs		V <sub>I</sub> = 5.5 V				2			2	mA
ін	High-level input	address inputs	5	Vcc1 = 5.5 V,	V <sub>CC2</sub> = 24 V,		3	40		3	40	
Ή	current	strobe inputs		V <sub>I</sub> = 2.4 V			6	80		6	80	μΑ
l <sub>IL</sub>	Low-level input	address inputs strobe inputs	5	V <sub>CC1</sub> = 5.5 V,	V <sub>CC2</sub> = 24 V,		-1	-1.6		-1	-1.6	
'IL	current		] "	V1 = 0.4 V		K, p, 'de's	-2	-3.2		-2	-3.2	mA
ICC(off)	Supply current, all	from VCC1	6	V <sub>CC1</sub> = 5.5 V,	VCC2 = 24 V,	i Las	14	22		14	22	
·CC(011)	sources and sinks off	from VCC2	1 "	T <sub>.A</sub> = 25°C			7.5	20		7.5	20	mA
ICC1	Supply current from \ either sink on	/cc1,	7	V <sub>CC1</sub> = 5.5 V, I <sub>(sink)</sub> = 50 mA,			55	70		55	70	mA
ICC2	Supply current from \ either source on	CC2,	8	V <sub>CC1</sub> = 5.5 V, I <sub>(source)</sub> = -50 mA,			32	50		32	50	mA

 $<sup>^{\</sup>dagger}$  All typical values are at T<sub>A</sub> = 25 $^{\circ}$  C.

<sup>2.</sup> For operation of SN55325 above 70°C free air temperature, refer to Dissipation Derating Curve, Figure 20.

<sup>‡</sup>Not more than one output is to be on at any one time.

NOTE 3: These parameters must be measured using pulse techniques,  $t_w = 200 \mu s$ , duty cycle  $\leq 2\%$ .

### switching characteristics, V<sub>CC1</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER¶	TO (OUTPUT)	TEST FIGURE	TEST CONDITIONS	MIN TYP	MAX	UNIT
tPLH	Source collectors	9	$V_{CC2} = 15 \text{ V},  R_L = 24 \Omega,$	25	50	ns
tPHL	Source conectors		C <sub>L</sub> = 25 pF	25	50	
<sup>t</sup> TLH		10	$V_{CC2} = 20 \text{ V},  R_L = 1 \text{ k}\Omega,$	55		ns
t <sub>THL</sub>	Source outputs		C <sub>L</sub> = 25 pF	7	7	
tPLH	Sink outputs	9	$V_{CC2} = 15 \text{ V},  R_L = 24 \Omega,$	20	45	ns
tPHL	Sink outputs	3	C <sub>L</sub> = 25 pF	20	45	
<sup>t</sup> TLH	Sink outputs	9	$V_{CC2} = 15 \text{ V},  R_L = 24 \Omega,$	7	15	ns
tTHL	Sink outputs		C <sub>L</sub> = 25 pF	9	20	'''
t <sub>s</sub>	Sink outputs	9	$V_{CC2} = 15 \text{ V},  R_L = 24 \Omega,$ $C_L = 25 \text{ pF}$	15	30	ns

 $\P_{\mathsf{tPLH}}$  = propagation delay time, low-to-high-level output


tpHL = propagation delay time, high-to-low-level output

t<sub>TLH</sub> = transition time, low-to-high-level output

t<sub>THL</sub> = transition time, high-to-low-level output


 $t_s$  = storage time

#### schematic




Component values shown are nominal.

## CIRCUIT TYPES SN55325, \$N75325 MEMORY DRIVERS



# TEST TABLE A B S1 GND GND 2 V 2 V 2 V GND

FIGURE 1-I(off)




TEST TABLE								
С	D	\$2	Y	Z				
2 V	4.5 V	GND	Voн	OPEN				
GND	4.5 V	2 V	Voн	OPEN				
4.5 V	2 V	GND	OPEN	Voн				
4.5 V	GND	2 V	OPEN	Voн				

FIGURE 2-VIH AND VOH

<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow.

### CIRCUIT TYPES SN55325, SN75325 MEMORY DRIVERS

#### PARAMETER MEASUREMENT INFORMATION



 TEST TABLE


 A
 B
 S1
 W
 X

 0.8 V
 4.5 V
 0.8 V
 GND
 OPEN

 4.5 V
 0.8 V
 0.8 V
 OPEN
 GND

NOTE A: These parameters must be measured using pulse techniques.  $t_W$  = 200  $\mu$ s, duty cycle  $\leq$  2%.

#### FIGURE 3-VIL AND SOURCE V(sat)




TEST TABLE									
D	S2	Y	Z						
4.5 V	0.8 V	RL	OPEN						
0.8 V	0.8 V	OPEN	RL						
	<b>D</b> 4.5 V	D S2 4.5 V 0.8 V	D S2 Y						

NOTE A: These parameters must be measured using pulse techniques,  $t_W=200~\mu s$ , duty cycle  $\leq 2\%$ . FIGURE 4–V<sub>IL</sub> AND SINK V(sat)

<sup>&</sup>lt;sup>†</sup> Arrows indicate actual direction of current flow.

## PARAMETER MEASUREMENT INFORMATION



**TEST TABLES** 

<b>_</b>	ı, jiH	
APPLY V <sub>I</sub> = 5.5 V, MEASURE I <sub>I</sub>	GROUND	APPLY 5.5 V
APPLY V <sub>I</sub> = 2.4 V, MEASURE I <sub>IH</sub>	GROUND	APPLY 5.5 V
Α	S1	B, C, S2, D
S1	A, B	C, S2, D
В	S1	A, C, S2, D
С	S2	A, S1, B, D
S2	C, D	A, S1, B
D	S2	A, S1, B, C

 $V_{I}, I_{IL}$ 

APPLY V <sub>I</sub> = 0.4 V, MEASURE I <sub>IL</sub>	APPLY 5.5 V
APPLY I <sub>I</sub> = -10 mA MEASURE V <sub>I</sub>	APPLY 5.5 V
Α	S1, B, C, S2, D
<b>S1</b>	A, B, C, S2, D
В	A, S1, C, S2, D
C	A, S1, B, S2, D
<b>S</b> 2	A, S1, B, C, D
D	A, S1, B, C, S2

FIGURE 5-VI, II, IIH, AND IIL





FIGURE 6-ICC1(off) AND ICC2(off)

<sup>†</sup>Arrows indicate actual direction of current flow.

## PARAMETER MEASUREMENT INFORMATION


d-c test circuits (continued)†



**TEST TABLE** 

С	D	S2	Υ	Z
GND	5 V	GND	I(sink)	OPEN
5 V	GND	GND	OPEN	I(sink)

FIGURE 7-ICC1, EITHER SINK ON



TEST TABLE


Α	В	S1
GND	5 V	GND
5 V	GND	GND

FIGURE 8-I<sub>CC2</sub>, EITHER SOURCE ON

<sup>&</sup>lt;sup>†</sup> Arrows indicate actual direction of current flow.

## PARAMETER MEASUREMENT INFORMATION






TEST CIRCUIT

#### TEST TABLE

PARAMETER	OUTPUT UNDER TEST	INPUT	CONNECT TO 5 V
		A and \$1	B, C, D and S2
tPLH and tPHL Source collector	Source collectors	B and S1	A, C, D and S2
tPLH, tPHL,	Sink output Y	C and S2	A, B, D and S1
tTLH, tTHL, and ts	Sink output Z	D and S2	A, B, C and S1



NOTES: A. The pulse generator has the following characteristics:  $Z_{out} = 50 \Omega$ , duty cycle  $\leq 1\%$ .


B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 9-SWITCHING TIMES

## PARAMETER MEASUREMENT INFORMATION

วารไทย์กรุษาสนาสหรัสโดยสมาสิทธิสภา


switching characteristics



TEST CIRCUIT

## TEST TABLE

PARAMETER	OUTPUT UNDER TEST	INPUT	CONNECT TO 5 V
tTLH and tTHL	Source output W	A and S1	B, C, D, and S2
	Source output X	B and S1	A, C, D, and S2



NOTES: A. The pulse generator has the following characteristics: Z<sub>out</sub> = 50 Ω, duty cycle ≤ 1% has validated as a second seco

B. C<sub>L</sub> includes probe and jig capacitance.

#### FIGURE 10-TRANSITION TIMES OF SOURCE OUTPUTS

## TYPICAL CHARACTERISTICS

#### OFF-STATE CURRENT INTO SOURCE COLLECTORS

vs

FREE-AIR TEMPERATURE




FIGURE 11

HIGH-LEVEL SINK OUTPUT VOLTAGE

FREE-AIR TEMPERATURE




FIGURE 12

## SOURCE OR SINK SATURATION VOLTAGE

VS

#### SOURCE CURRENT OR SINK CURRENT




FIGURE 13

#### SOURCE OR SINK SATURATION VOLTAGE

vs

## FREE-AIR TEMPERATURE




FIGURE 14

#### SUPPLY CURRENT, ALL SOURCES AND SINKS OFF

VS





FIGURE 15


## TYPICAL APPLICATION DATA

## balanced bipolar logic-line driver

The circuit shown in Figure 16 converts standard TTL logic to bipolar logic. Bipolar logic is primarily used in transmitting data or clock pulses over long lines. This line-driver may be operated from a single 5-volt supply; however, the output drive may be increased by raising the supply voltage to the source collectors. The circuit features a tri-state output which is off during the absence of data, thus not dissipating high power. It provides a balanced drive circuit giving maximum noise immunity when used with the proper line receiver. Large drive levels can be used to further increase noise immunity. The circuit is capable of driving twisted-pair lines of several miles in length or low-impedance coaxial lines.



TEST CIRCUIT




<sup>&</sup>lt;sup>†</sup>R and C are adjusted to give the desired bipolar output pulse width.

FIGURE 16-BALANCED BIPOLAR LOGIC-LINE DRIVER



#### TYPICAL APPLICATION DATA

In memory-drive applications the SN75325 (or for full-temperature operation, the SN55325) can be connected in any of several ways. Typically, however, sources and sinks are arranged in pairs from which many drive-lines branch off as shown in Figure 17. Here each drive-line is served by a unique combination of two source/sink pairs so that a selection matrix is formed. To select drive-line 13, SN74154 No. 1 must be set to 3 (with mode select high), enabling source X of SN75325 No. 2 to drive lines 12 through 15, and SN74154 No. 2 must be set to 2, providing a sink at Y of SN75325 No. 4 for drive-line 13 only. Alternatively, to drive current in drive-line 13 in the opposite direction, only the mode-select voltage would be changed from high to low. The size of such a matrix is limited only by the number of drive-lines that a source/sink pair can serve. This number in turn depends on the capacitive and inductive load that each drive-line of the particular system imposes on the driver. A 256-drive-line selection matrix is shown in Figure 18. These 256 drive-lines are sufficient to serve  $(256/2)^2 = 16,384$  individual cores.



NOTE A: This optional mode-select and timing-strobe technique can be used in place of the SN7440 mode-select and SN74154 timing-strobe when minimum time skew is desired.

FIGURE 17-SN75325 USED AS A MEMORY DRIVER
TO SELECT ONE OF SIXTEEN DRIVE LINES

SOURCE

16,384 MEMORY CORES

DETAIL A 2 TID126


1/2

SN75325

SN75325

1.2 1 2 SN75325

SN75325



SEE NOTE A NOTES: A. Outputs from one SN74154 decoder are connected to each SN75325 as shown in Figure 17. Source strobe and sink strobe from an SN7440 are connected to each SN75325 as shown in Figure 17.

1/2 SN75325

1/2 SN75325

B. The division of the drive-line bus into four segments reduces the capacitive load on the SN75325 driver.

FIGURE 18-SN75325 SERVING 256 DRIVE LINES IN A MAGNETIC MEMORY

## TYPICAL APPLICATION DATA

#### external resistor calculation

A typical magnetic-memory word-drive requirement is shown in Figure 19. A source-output transistor of one SN75325 delivers load current (II). The sink-output transistor of another SN75325 sinks this current.

The value of the external pull-up resistor (Rext) for a particular memory application may be determined using the following equation:

$$R_{\text{ext}} = \frac{16 \left[ V_{\text{CC2(min)}} - V_{\text{S}} - 2.2 \right]}{I_{\text{L}} - 1.6 \left[ V_{\text{CC2(min)}} - V_{\text{S}} - 2.9 \right]}$$
 (Equation 1)

where:  $R_{ext}$  is in  $k\Omega$ ,

VCC2(min) is the lowest expected value of VCC2 in volts, Vs is the source output voltage in volts with respect to ground,

The power dissipated in resistor Rext during the load current pulse duration is calculated using Equation 2,

$$P_{Rext} \approx \frac{I_L}{16} \left[ V_{CC2(min)} - V_S - 2 \right]$$
 (Equation 2)

where: PRext is in mW.

After solving for Rext, the magnitude of the source collector current (ICS) is determined from Equation 3,

where: ICS is in mA.

As an example, let  $V_{CC2(min)} = 20 \text{ V}$  and  $V_L = 3 \text{ V}$  while  $I_L$  of 500 mA flows.

Using Equation 1,

$$R_{\text{ext}} = \frac{16 (20 - 3 - 2.2)}{500 - 1.6 (20 - 3 - 2.9)} = 0.5 \text{ k}\Omega$$

and from Equation 2,


$$P_{Rext} \approx \frac{500}{16} [20 - 3 - 2] \approx 470 \text{ mW}$$

The amount of the memory system current source (ICS) from Equation 3 is:

In this example the regulated source-output transistor base current through the external pull-up resistor (Rext) and the source gate is approximately 30 mA. This current and ICS comprise IL.

## TYPICAL APPLICATION DATA

external resistor calculation (continued)



NOTES: A. For clarity, partial logic diagrams of two SN75325's are shown.

B. Source and sink shown are in different packages.

#### FIGURE 19

#### THERMAL INFORMATION

## SN55325 DISSIPATION DERATING CURVE 1000 Maximum Continuous Power Dissipation—mW 900 800 700 600 500 400 300 DERATE FROM 200 10.7 mW/°C 75°C 100 0 70 100 T<sub>A</sub>-Free-Air Temperature-°C

FIGURE 20

PRINTED IN U.S.A.

It cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

## PERIPHERAL DRIVERS FOR HIGH-CURRENT SWITCHING AT HIGH SPEEDS

#### performance

- 300-mA Output Current Capability
- High-Voltage Outputs
- High-Speed Switching

#### ease-of-design

- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL or DTL Compatible Diode-Clamped Inputs
- Standard Supply Voltages

#### **SUMMARY OF DUAL DRIVERS**

DEVICE	LOGIC OF COMPLETE CIRCUIT	PACKAGE		
SN75450A	AND <sup>†</sup>	N		
SN75451A	AND	Р		
SN75452	NAND	Р		
SN75453	OR	Р		
SN75454	NOR	Р		

<sup>†</sup>With transistor base connected directly to output of gate,

## lescription

Series 75450 dual peripheral drivers are a family of versatile devices designed for use in systems that employ TTL or DTL logic. Typical applications include high-speed logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, and memory drivers. Additionally, the SN75450A may be used as a line driver. The SN75450A and SN75451A are functionally interchangeable with and are recommended for replacement of SN75450 and SN75451, respectively, in most applications which do not require the very high speed of the prototypes. The A-versions offer improved freedom from latch-up and diode-clamped inputs to simplify system design. They can drive lamps, relays, and memories to rated levels of voltage and current without external loading capacitors. Series 75450 drivers are monolithic circuits designed for operation over the temperature range of 0°C to 70°C.

The SN75450A is a unique general-purpose device featuring two standard Series 74 TTL gates and two uncommitted, high-current, high-voltage n-p-n transistors. The SN75450A offers the system designer the flexibility of tailoring the circuit to the application.

The SN75451A, SN75452, SN75453, and SN75454 are dual peripheral AND, NAND, OR, and NOR drivers respectively, (assuming positive logic) with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

CONTENTS	PAGE
MAXIMUM RATINGS AND RECOMMENDED OPERATING CONDITIONS .	3-246
DEFINITIVE SPECIFICATIONS:	
CIRCUIT TYPE SN75450A	3-247
CIRCUIT TYPE SN75451A	3-249
CIRCUIT TYPE SN75452	3-250
CIRCUIT TYPE SN75453	3-251
CIRCUIT TYPE SN75454	3-252
D-C TEST CIRCUITS	3-253
SWITCHING TIME TEST CIRCUITS AND VOLTAGE WAVEFORMS	3-255
TYPICAL CHARACTERISTICS	3-258
TYPICAL APPLICATIONS	3-259

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN75450A	SN75451A SN75452 SN75453 SN75454	UNIT
Supply voltage, V <sub>CC</sub>	7	7	V
Input voltage (see Note 1)	5.5	5.5	V
Interemitter voltage (see Note 2)	5.5	5.5	V
V <sub>CC</sub> -to-substrate voltage	35		V
Collector-to-substrate voltage	35		V
Collector-base voltage	35		V
Collector-emitter voltage (see Note 3)	30		V
Emitter-base voltage	5		V
Output voltage (see Notes 1 and 4)		30	V
Continuous collector current (see Note 5)	300		mA
Continuous output current (see Note 5)		300	mA
Continuous total power dissipation	800	800	mW
Operating free-air temperature range	0 to 70	0 to 70	°C
Storage temperature range	-65 to 150	-65 to 150	°C
Lead temperature 1/16 inch from case for 10 seconds	260	260	°C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise specified.

- 2. This is the voltage between two emitters of a multiple-emitter transistor.
- 3. This value applies when the base-emitter resistance (RBE) is equal to or less than 500  $\Omega$ .
- 4. This is the maximum voltage which should be applied to any output when it is in the off state.
- 5. Both halves of these dual circuits may conduct rated current simultaneously.


## recommended operating conditions (see note 6)


	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	٧
Operating free-air temperature range, T <sub>A</sub>	0	25	70	°C

NOTE 6: For the SN75450A only, the substrate (pin 8), must always be at the most-negative device voltage for proper operation.

## CIRCUIT TYPE SN75450A DUAL PERIPHERAL POSITIVE-AND DRIVER

#### schematic





electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TTL gates

	PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN TYP	MAX	UNIT
VIH	High-level input voltage		1		2	S. 17.554	V
VIL	Low-level input voltage		2			0.8	V
VI	Input clamp voltage		3	V <sub>CC</sub> = 4.75 V, I <sub>I</sub> = -12 mA	A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-1.5	V
Vон	High-level output voltage	Alexandra Ann Maria	2	$V_{CC} = 4.75 \text{ V},  V_{IL} = 0.8 \text{ V},$ $I_{OH} = -400 \mu\text{A}$	2.4 3.3		v
VOL	Low-level output voltage		7-1	$V_{CC} = 4.75 \text{ V},  V_{IH} = 2 \text{ V},$ $I_{OL} = 16 \text{ mA}$	0.22	0.4	v
1.	Input current at maximum input voltage	input A	4	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V		1	^
lı .	Input current at maximum input voltage	input G		VCC - 5.25 V, VI - 5.5 V		2	mA
	High-level input current	input A		raev v aav		40	
ΉН	mign-lever input current	input G	7 4	$V_{CC} = 5.25 \text{ V},  V_{I} = 2.4 \text{ V}$		80	μΑ
		input A	3	V 5 25 V V - 0 4 V	The State of the S	-1.6	
'nΓ	Low-level input current	input G	7 3	$V_{CC} = 5.25 \text{ V},  V_{I} = 0.4 \text{ V}$		-3.2	mA
los	Short-circuit output current‡		5	V <sub>CC</sub> = 5.25 V	-18	-55	mA
Іссн	CCH Supply current, high-level output		6	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0	2	4	mA
ICCL	Supply current, low-level output		7 6	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V	6	11	mA

 $<sup>^{\</sup>dagger}$ All typical values at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 $^{\circ}$ C.

<sup>‡</sup>Not more than one output should be shorted at a time.

## **CIRCUIT TYPE SN75450A DUAL PERIPHERAL POSITIVE-AND DRIVER**

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

#### output transistors

	PARAMETER	TES	T CONDITION	s	MIN	TYP	MAX	UNIT
V(BR)CBO	Collector-Base Breakdown Voltage	$I_C = 100 \mu\text{A}$	IE = 0		35			٧
V(BR)CER	Collector-Emitter Breakdown Voltage	I <sub>C</sub> = 100 μA,	R <sub>BE</sub> = 500 Ω		30			V
V(BR)EBO	Emitter-Base Breakdown Voltage	I <sub>E</sub> = 100 μA,	IC = 0		5			V
		V <sub>CE</sub> = 3 V, T <sub>A</sub> = 25°C	I <sub>C</sub> = 100 mA,	9	25			
<b>.</b>		V <sub>CE</sub> = 3 V, T <sub>A</sub> = 25°C	I <sub>C</sub> = 300 mA,	See Note 7	30			
hFE	Static Forward Current Transfer Ratio	V <sub>CE</sub> = 3 V, T <sub>A</sub> = 0°C	I <sub>C</sub> = 100 mA,	See Note 7	20			
		V <sub>CE</sub> = 3 V, T <sub>A</sub> = 0°C	I <sub>C</sub> = 300 mA,		25	i i		
V <sub>RF</sub>	Para Emitton Valtana	I <sub>B</sub> = 10 mA,	I <sub>C</sub> = 100 mA	Cas Nass 7		0.85	1	V
ARF	Base-Emitter Voltage	I <sub>B</sub> = 30 mA,	I <sub>C</sub> = 300 mA	See Note 7		1.05	1.2	
Vost	Collector-Emitter Saturation Voltage	I <sub>B</sub> = 10 mA,	I <sub>C</sub> = 100 mA	See Note 7		0.25	0.4	v
V <sub>CE</sub> (sat)	Collector-Emitter Saturation Voltage	I <sub>B</sub> = 30 mA,	IC = 300 mA	See Note /		0.5	0.7	1

<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 7: These parameters must be measured using pulse techniques,  $t_W = 300 \mu s$ , duty cycle  $\leq 2\%$ .

## switching characteristics, VCC = 5 V, TA = 25°C

## TTL gates

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	12	$C_L$ = 15 pF, $R_L$ = 400 $\Omega$	20	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output			8	ns

## output transistors


	PARAMETER	TEST FIGURE	TEST CONDITIONS‡	MIN TYP	MAX UNI
td	Delay time		I = 200 A	8	ns
t <sub>r</sub>	Rise time		I <sub>C</sub> = 200 mA, I <sub>B(1)</sub> = 20 mA,	12	ns
t <sub>s</sub>	Storage time	13	$I_{B(2)} = -40 \text{ mA}, \ V_{BE(off)} = -1 \text{ V},$ $C_{I} = 15 \text{ pF},  R_{I} = 50 \Omega$	7	ns
tf	Fall time		CL - 15 pr, RL = 50 12	6	ns

## gates and transistors combined

	PARAMETER	TEST FIGURE	TEST CONDITIONS‡	MIN T	YP MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	14	$I_C$ = 200 mA, $C_L$ = 15 pF, $R_L$ = 50 $\Omega$		40	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output				25	ns
<sup>†</sup> TLH	Transition time, low-to-high-level output				10	ns
<sup>t</sup> THL	Transition time, high-to-low-level output				12	ns

<sup>‡</sup>Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

## **CIRCUIT TYPE SN75451A DUAL PERIPHERAL POSITIVE-AND DRIVER**



## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYPT MAX	UNIT
V <sub>IH</sub>	High-level input voltage	7		2	v
VIL	Low-level input voltage	7	Barton and the second s	0.8	V
V <sub>I</sub>	Input clamp voltage	8 -	$V_{CC} = 4.75 \text{ V}, -I_{\parallel} = -12 \text{ mA}$	=1.5	V
Юн	High-level output current	7	V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 30 V	100	μА
V <sub>OL</sub> Low-level output voltage		_	V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 100 mA	0.25 0.4	
	Low-level output voltage		V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 300 mA	0.5 0.7	ľ
lj .	Input current at maximum input voltage	9	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V	1	mA
ПН	High-level input current	9	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.4 V	40	μА
IIL	Low-level input current	8	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V	-1 -1.6	mA
ССН	Supply current, high-level output	10	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V	7 11	mA
ICCL	Supply current, low-level output	1 10	V <sub>CC</sub> = 5.25 V, V <sub>1</sub> = 0	52 65	mA

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 $^{\circ}$ C.


## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
tpLH Propagation delay time, low-to-high-level output			45	ns
tPHL Propagation delay time, high-to-low-level output		lo≈ 200 mA, C <sub>L</sub> = 15 pF,	25	ns
tTLH Transition time, low-to-high-level output	7 14	R <sub>L</sub> = 50 Ω	10	ns
tTHL Transition time, high-to-low-level output		and the second s	12 "	ns

## CIRCUIT TYPE SN75452 DUAL PERIPHERAL POSITIVE- NAND DRIVER

## 

P
DUAL-IN-LINE PACKAGE (TOP VIEW)



logic

## TRUTH TABLE

АВ	Y
LL	H (off state)
LH	H (off state)
НL	H (off state)
нн	L (on state)

H = high level L = low level

Component values shown are nominal.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYPT MAX	UNIT
V <sub>IH</sub>	High-level input voltage	7		2	٧
VIL	Low-level input voltage	7		0.8	V
Vį	Input clamp voltage	8	V <sub>CC</sub> = 4.75 V, I <sub>I</sub> = -12 mA	-1.5	V
ЮН	High-level output current	7	$V_{CC} = 4.75 \text{ V},  V_{IL} = 0.8 \text{ V}, $ $V_{OH} = 30 \text{ V}$	100	μА
Voi	Low-level output voltage	7	V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 100 mA	0.25 0.4	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
VOL	- Cow-level output voltage		V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 300 mA	0.5 0.7	
4	Input current at maximum input voltage	9	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V	1	mA
ΊΗ	High-level input current	9	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.4 V	40	μΑ
l <sub>I</sub> L	Low-level input current	8	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V	-1 -1.6	mA
Іссн	Supply current, high-level output	10	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0 V	11 14	mA
ICCL	Supply current, low-level output	1 '0	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V	56 71	mA


 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 $^{\circ}$ C.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output			50		ns
tpHL Propagation delay time, high-to-low-level output	14	IO ≈ 200 mA, CL = 15 pF,	35	149	ns
tTLH Transition time, low-to-high-level output	1 '1	R <sub>L</sub> = 50 Ω	10	January N.	ns
tTHL Transition time, high-to-low-level output			12		ns

## CIRCUIT TYPE SN75453 DUAL PERIPHERAL POSITIVE-OR DRIVER





## TRUTH TABLE

АВ	Y
LL	L (on state)
LH	H (off state)
HL	H (off state)
нн	H (off state)

H = high level, L = low level

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP <sup>†</sup>	мах	UNIT
ViH	High-level input voltage	7		2	3.3	77 V	V
VIL	Low-level input voltage	7		estima og	115	8.0	, V
V <sub>I</sub>	Input clamp voltage	8	$V_{CC} = 4.75 \text{ V},  I_{\parallel} = -12 \text{ mA}$			-1.5	V
ЮН	High-level output current	7	V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 30 V			100	μА
i.			$V_{CC} = 4.75 \text{ V},  V_{IL} = 0.8 \text{ V},$ $I_{OL} = 100 \text{ mA}$		0.25	0.4	v
VOL	Low-level output voltage		$V_{CC} = 4.75 \text{ V},  V_{1L} = 0.8 \text{ V},$ $I_{OL} = 300 \text{ mA}$	100	0.5 0.7	V	
11	Input current at maximum input voltage	9	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V		1 A	1	mA
I <sub>IH</sub>	High-level input current	9	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.4 V	1043	Q48/34	40	μА
կլ	Low-level input current	8	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V	11 .00	-1	-1.6	mA
Іссн	Supply current, high-level output		V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V		8	11	mA
ICCL	Supply current, low-level output	11	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0		54	68	mA


<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.


## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$


PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output		on the state of the state of the state of the state of	r.,35	33.43	ns
tPHL Propagation delay time, high-to-low-level output	] 14	IO ≈ 200 mA, C <sub>L</sub> = 15 pF,	25		ns
t <sub>TLH</sub> Transition time, low-to-high-level output	7 14	R <sub>L</sub> = 50 Ω	10	. Y . 44	ns
tTHL Transition time, high-to-low-level output		- 일본 시간에 기교수도를 보고 있는 것들은 무슨 기교수는 - 기간 1000 - 1000 기교수도를 보고 있는 1000 기계를 가고 있다.	12		ns

## **DUAL PERIPHERAL POSITIVE-NOR DRIVER**

## schematic (each driver)







logic

## **TRUTH TABLE**

ΑВ	Y
LL	H (off state)
LH	L (on state)
H L	L (on state)
нн	L (on state)

H = high level, L = low level

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN TYP†	MAX	UNIT
ViH	High-level input voltage	7		2		V
ViL	Low-level input voltage	7			0,8	V
٧ı	Input clamp voltage	8	V <sub>CC</sub> = 4.75 V, I <sub>I</sub> = -12 mA		-1.5	V
ЮН	High-level output voltage	7	V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 30 V		100	μА
		7	V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 100 mA	0.25	0.4	
VOL	Low-level output voltage		V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 300 mA	0.5	0.7	V
I <sub>I</sub> (	Input current at maximum input voltage	9	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V	en ana esta	1	mA
чн	High-level input current	9	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.4 V		40	μА
IJE :	Low-level input current	8	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V	_1 _1 <sub>_</sub>	-1.6	mA
ICCH	Supply current, high-level output	11	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0 V	13	17	mA
ICCL	Supply current, low-level output	1 "	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V	61	79	mA


 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 $^{\circ}$ C.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
tpLH Propagation delay time, low-to-high-level output			50	ns
tpHL Propagation delay time, high-to-low-level output	] 14	$I_0 \approx 200 \text{ mA}, C_L = 15 \text{ pF},$	25	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	7 '* 1	$R_L = 50 \Omega$	10	ns
tTHL Transition time, high-to-low-level output	7		12	ns


## PARAMETER MEASUREMENT INFORMATION

## d-c test circuits †




Both inputs are tested simultaneously.

FIGURE 1-V<sub>IH</sub>, V<sub>OL</sub>




Each input is tested separately.

FIGURE 2-V<sub>IL</sub>, V<sub>OH</sub>



Each input is tested separately. FIGURE 3-VI, IIL



GND






FIGURE 6-ICCH, ICCL



† Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

## PARAMETER MEASUREMENT INFORMATION


d-c test circuits<sup>†</sup> (continued)



TEST TABLE								
CIRCUIT	INPUT	OTHER	OUTPUT					
CINCUIT	TEST	INPUT	APPLY	MEASURE				
SN75451A	VIH	VIH	VOH	ЮН				
31473431A	ViL	Vcc	loL	VoL				
SN75452	VIH	VIH	loL	VOL				
31473432	VIL	Vcc	Voн	ЮН				
SN75453	ViH	GND	Voн	Іон				
01470-100	VIL	VIL	loL	VOL				
SN75454	VIH	GND	lOL	V <sub>OL</sub>				
01475454	VIL	VIL	Voн	ЮН				

NOTE: Each input is tested separately.

FIGURE 7-V<sub>IH</sub>, V<sub>IL</sub>, I<sub>OH</sub>, V<sub>OL</sub>



- - B. When testing SN75453 and SN75454, input not under test is grounded. For all other circuits it is at 4.5 V.

## FIGURE 8-V<sub>I</sub>, I<sub>IL</sub>






FIGURE 9-II, IIH



Both gates are tested simultaneously.

FIGURE 10-ICCH, ICCL FOR AND, NAND CIRCUITS




Both gates are tested simultaneously.


FIGURE 11-ICCH, ICCL FOR OR, NOR CIRCUITS

<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value,

## PARAMETER MEASUREMENT INFORMATION

## witching characteristics






)TES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{out} \approx$  50  $\Omega.$ 

- B. C<sub>L</sub> include probe and jig capacitance.
- C. All diodes are 1N3064.


FIGURE 12-PROPAGATION DELAY TIMES, EACH GATE (SN75450A ONLY)

## PARAMETER MEASUREMENT INFORMATION

switching characteristics (continued)



**TEST CIRCUIT** 




NOTES: A. The pulse generator has the following characteristics: duty cycle  $\leq$  1%, Z<sub>out</sub>  $\approx$  50  $\Omega$ .


B. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 13-SWITCHING TIMES, EACH TRANSISTOR (SN75450A ONLY)

## PARAMETER MEASUREMENT INFORMATION

## switching characteristics (continued)







NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $\rm Z_{out} \approx 50~\Omega.$ 

- B. When testing SN75450A, connect output Y to transistor base and ground the substrate terminal.
- C. C<sub>L</sub> includes probe and jig capacitance.


FIGURE 14-SWITCHING TIMES OF COMPLETE DRIVERS

## TYPICAL CHARACTERISTICS





SN75450A




40

70 100

C-Collector Current-mA

FIGURE 17



NOTE 7: These parameters must be measured using pulse techniques,  $t_W$  = 300  $\mu$ s, duty cycle  $\leq 2\%$ 

200

400

0.2

0.1

0

10

20

## TYPICAL APPLICATION DATA




FIGURE 19-GATED COMPARATOR




FIGURE 20-500-mA SINK




FIGURE 21-FLOATING SWITCH

## TYPICAL APPLICATION DATA





FIGURE 22-SQUARE-WAVE GENERATOR



Source and sink controls are activated by high-level input voltages (V  $_{\mbox{IH}}\geqslant 2\mbox{V}$  ).

FIGURE 23-CORE MEMORY DRIVER

## TYPICAL APPLICATION DATA




FIGURE 24-DUAL TTL-TO-MOS DRIVER





FIGURE 25-DUAL MOS-TO-TTL DRIVER



Termination is made at the receiving end as follows: Line 1 is terminated to ground through  $Z_0/2$ ; Line 2 is terminated to +5 volts through  $Z_0/2$ ; where  $Z_0$  is the line impedence.

† Optional keep-alive resistors maintain off-state lamp

8 7 6 5

INPUT"A"

STROBE

current at ≈ 10% to reduce surge current.

FIGURE 26-BALANCED LINE DRIVER

FIGURE 27-DUAL LAMP OR RELAY DRIVER

## TYPICAL APPLICATION DATA




FIGURE 28-COMPLEMENTARY DRIVER





FIGURE 29-TTL OR DTL POSITIVE LOGIC-LEVEL DETECTOR



<sup>†</sup>The two input resistors must be adjusted for the level of MOS input.

FIGURE 30-MOS NEGATIVE-LOGIC-LEVEL DETECTOR






FIGURE 31-LOGIC SIGNAL COMPARATOR

#### TYPICAL APPLICATION DATA






Low output occurs only when inputs are low simultaneously.

 $^{\dagger}\text{If inputs are unused, they should be connected to +5 V through a 1 k}\Omega$  resistor.

## FIGURE 32-IN-PHASE DETECTOR






FIGURE 33-MULTIFUNCTION LOGIC-SIGNAL COMPARATOR

FIGURE 34-ALARM DETECTOR

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

## **CORE-DRIVER DIODE ARRAYS**

## For Application With

- Magnetic Cores
- Plated-Wire Memories
- Thin-Film Memories
- Decoding or Encoding Applications

#### For Use In

- Airborne Computers
- Military Computers
- Industrial Computers
- Peripheral Equipment

## description

These diode arrays are multiple diode junctions fabricated by a planar process and mounted in integrated circuit packages for use in high-current, fast-switching core-driver applications. These arrays offer many of the advantages of integrated circuits such as high-density packaging and improved reliability. These advantages result from such factors as fewer connections, more uniform device parameters, smaller size, less weight, fewer glass-to-metal seals, and the elimination of pressure contacts and whiskers.

The arrays are available in hermetically sealed, welded flat packages or in dual-in-line plastic packages.

## absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

	FLAT PACKAGE			DUAL-I			
	TID21A TID22A TID23A TID24A TID25A TID26A		TOTAL DEVICE	TID121 TID122 TID123 TID124 TID125 TID126 TID129 TID130 TID133 TID134		TOTAL DEVICE	UNIT
8-DIODE ARRAYS (COMMON CATHODE) 8-DIODE ARRAYS (COMMON ANODE) 16-DIODE ARRAYS DUAL 10-DIODE ARRAYS DUAL 8-DIODE ARRAYS			ALL TYPES			ALL TYPES	
Peak Reverse Voltage (See Note 1)	- 60	40		60	40		V
Steady-State Reverse Voltage, VR	40	25		40	25		V
Peak Forward Current at (or below) 25°C Free-Air Temperature (See Notes 1 and 2)	500 <sup>†</sup>		50	0‡		mA	
Continuous Forward Current at (or below) 25°C Free-Air Temperature (See Note 2)	300 §			400¶			mA
Continuous Power Dissipation at (or below) 25°C Free-Air Temperature			500≎			600□	mW
Operating Free-Air Temperature Range		-65 to 150	)	-65 to 125			°C
Storage Temperature Range		-65 to 200		-65 to 150			°C
Lead Temperature 1/16 Inch from Case for 10 Seconds		300			260		°C

NOTES: 1. These values apply for 100- $\mu$ s pulses, duty cycle  $\leq$  20%.

<sup>2.</sup> The values shown for total device apply for any combination provided the ratings of individual diodes are not exceeded.

 $<sup>^{\</sup>dagger}$  Derate linearly to 150°C free-air temperature at the rate of 4 mA/°C.

<sup>&</sup>lt;sup>‡</sup>Derate linearly to 125°C free-air temperature at the rate of 5 mA/°C.

<sup>§</sup> Derate linearly to 150°C free-air temperature at the rate of 2.4 mA/°C.


Derate linearly to 125°C free-air temperature at the rate of 4 mA/°C.

Derate linearly to 125 € free-air temperature at the rate of 4 mA/ €.

Derate linearly to 125°C free-air temperature at the rate of 6 mW/°C.

## 2

# TYPES TID21A THRU TID26A, TID29A, TID30A, TID121 THRU TID126, TID129 THRU TID134 EPITAXIAL PLANAR SILICON DIODE ARRAYS



## electrical characteristics at 25°C free-air temperature

single-diode operation (see note 3)

								TID	23A	TID	24A	
		A						TID	25A	TID	26A	
								TID	29A	TID	30A	17 3
	PARAMETER	TEST CO	NDITIONS	TID	21A	TID	22A	TID	123	TID	124	UNIT
		1201.00.		TIE	121	TID	122	TID	125	TID	126	0
				1			- 2	TID	129	TID	130	
								TID	131	TID	132	100
								TID	133	TID	134	1
	in the second of			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>(BR)</sub>	Reverse Breakdown Voltage	I <sub>R</sub> = 10 μA		60		40		60		40		V
I <sub>B</sub>	Static Reverse Current	VR = 40 V,	See Note 4		0.1				0,1	1. · · · · · ·	4 .	μΑ
'н	Static neverse current	V <sub>R</sub> = 25 V,	See Note 4				0.1				0.1	μΑ
٧F	Static Forward Voltage	IF = 100 mA			1	100	1.1		1		1.1	V
v <sub>F</sub>	Instantaneous Forward Voltage	I <sub>F</sub> = 500 mA,	See Note 5		1.3		1.5		1.3		1.5	٧
VFM	Peak Forward Voltage	I <sub>F</sub> = 500 mA,	See Note 6		5		5	Ş	5		5	· V
СТ	Total Capacitance <sup>†</sup>	V <sub>R</sub> = 0,	f = 1 MHz		4		4		8	1	8	pF

multiple-diode operation (see note 7)

	PARAMETER	TEST CONDITIONS	ALL TYPES	UNIT
and who	wageners and the state of the s	A THE REPORT OF THE WAR DESIGNATION OF THE WA	MIN MAX	- J. D.
I <sub>R1</sub>	Static Reverse Current	$V_{R1}$ = rated $V_{R}$ , $I_{FN}$ = 25 mA	10	μΑ
V <sub>F1</sub>	Static Forward Voltage	I <sub>F1</sub> = I <sub>FN</sub> = 25 mA	1	٧

#### switching characteristics at 25°C free-air temperature

## single-diode operation (see note 3)


		TEO	ALL TYPES	LINUT	
	PARAMETER	IES	T CONDITIONS	MIN MAX	UNIT
tfr	Forward Recovery Time	IF = 500 mA	, See Figure 3	40	ns
		IF = 200 mA	A, I <sub>RM</sub> = 200 mA,		
trr	Reverse Recovery Time	$R_L = 100 \Omega$	, i <sub>rr</sub> = 20 mA,	20	ns
		See Figure 4			100

- NOTES: 3. Test conditions and limits apply separately to each of the diodes. The diodes not under test are open-circuited during the measurement of these characteristics except for the measurement of I<sub>R</sub> on arrays having both common-cathode and common-anode diodes (see Figures 1 and 2).
  - 4. For arrays having both common-anode and common-cathode diodes see Figures 1 and 2, Parameter Measurement Information section.
  - 5. This parameter is measured using pulse techniques. t<sub>W</sub> = 300 μs, duty cycle = 2 %. Read time is 90 μs from the leading edge of the pulse.
  - The initial instantaneous value is measured using pulse techniques. t<sub>W</sub> = 150 ns, duty cycle ≤ 2%, pulse rise time ≤ 10 ns. The
    total diode shunt capacitance is 19 pF maximum and the equipment bandwidth is 80 MHz.
  - 7. Subscript numeral 1 refers to the diode under test; subscript N refers simultaneously to each of the other diodes in the section. Each diode is individually tested after the device reaches operating thermal equilibrium. Test conditions apply separately to common-anode and common-cathode sections.

<sup>†</sup>C<sub>T</sub> is the total pin-to-pin capacitance measured across any of the diodes. For arrays having both common-anode and common-cathode sections, the interaction of the other diodes cannot easily be separated out unless three-terminal guarded measurement techniques are used. The actual capacitance of a single isolated diode will typically be 30% of the measured pin-to-pin value for the common-cathode diodes, and 75% of the measured value for the common-anode diodes.

## PARAMETER MEASUREMENT INFORMATION

When measuring the reverse current of an individual diode of a device having both common-anode and common-cathode sections, the current meter must be placed so that the shunt current through the other diodes is bypassed around the meter to obtain accurate readings, the voltage drop across the current meter must be less than 10 mV.







FIGURE 3-FORWARD RECOVERY TIME

b. The output waveform is monitored on an oscilloscope with the following characteristics:  $t_r \le 4.5$  ns,  $R_{in} \ge 1$  M $\Omega$ ,  $C_{in} \le 5$  pF.

NOTES: a. The input pulse is supplied by a generator with the following characteristics:  $t_r \le 15$  ns,  $Z_{out} = 50 \Omega$ ,  $t_W = 150$  ns, duty cycle  $\le 15$ 

#### PARAMETER MEASUREMENT INFORMATION



#### **OUTPUT CURRENT WAVEFORM**

#### FIGURE 4-REVERSE RECOVERY TIME

NOTES: c. The input pulse is supplied by a generator with the following characteristics:  $t_f \le 1$  ns,  $Z_{Out} = 50 \Omega$ ,  $t_W = 200$  ns, duty cycle  $\le 1\%$ .

d. The output waveform is monitored on an oscilloscope with the following characteristics:  $t_r \le 0.4$  ns,  $R_{in}$  = 50  $\Omega$ .

## TYPICAL CHARACTERISTICS

## FORWARD CONDUCTION CHARACTERISTICS




FIGURE 5

NOTE 5: This parameter is measured using pulse techniques. t<sub>W</sub> = 300 μs, duty cycle = 2%. Read time is 90 μs from the leading edge of the pulse.


3-268

## **MECHANICAL DATA**


#### flat packages

These hermetic packages feature glass-to-metal seals and welded construction in 10-pin and 14-pin configurations. Package body and leads are gold-plated F-15‡ glass-sealing alloy. Approximate weight is 0.1 gram. All external surfaces are metallic.

TID21A, TID22A, TID23A, TID24A, TID25A, TID26A




#### TID29A, TID30A, TID131, TID132



## plastic dual-in-line package

The compound used to mold the dual-in-line package will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. These packages are intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. The silver-plated leads require no additional cleaning or processing when used in soldered assembly.

TID121, TID122, TID123, TID124, TID125, TID126, TID129, TID130, TID133, TID134



‡F-15 is the ASTM designation for an iron-nickel-cobalt alloy containing nominally 53% iron, 29% nickel, and 17% cobalt.

PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME DER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

## 200-mA Load Current without External Power Transistor


- Remote Shutdown Control
- Adjustable Short-Circuit Current Limiter
- Input Voltages to 40 Volts
- Output Adjustable from 2 to 37 Volts

## description


The SN72400 voltage regulator is a monolithic integrated circuit featuring a versatile circuit configuration and excellent performance specifications. A temperature-compensated power supply may be constructed by the addition of only two resistors to set the desired output voltage and two capacitors.

The circuit consists of a temperature-compensated reference voltage generator, a reference voltage amplifier, an error amplifier, a 200-milliampere output transistor, a remote shutdown circuit, and an adjustable output current limiter. The device features high ripple rejection, excellent input and load regulation, low temperature sensitivity, and low standby current. The SN72400 is designed for use in positive or negative power supplies as a series, shunt, switching, or floating regulator.

#### L PLUG-IN PACKAGE (TOP VIEW)




N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection

#### functional block diagram



# **CIRCUIT TYPE SN72400 VOLTAGE REGULATOR**

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Input voltage (see Note 1)
Input-output voltage differential
Load current
V <sub>(ref)</sub> amplifier output current
Shutdown control voltage (see Notes 1 and 2)
Power dissipation at (or below) 50°C free-air temperature (see Note 3)
Operating free-air temperature range
Storage temperature range
Lead temperature 1/16 inch from case for 60 seconds, L package
Lead temperature 1/16 inch from case for 10 seconds. N package 260°C

- NOTES: 1. Voltage values, except input-output voltage differential, are with respect to the network ground terminal.
  - 2. The shutdown control voltage must never exceed the amount of the input voltage or 10 volts, whichever is less.
  - 3. Power dissipation =  $(I_1 I_0)V_1 + (V_1 V_0)I_0$ . For devices in the L package operating above  $50^{\circ}$ C free-air temperature, derate linearly at the rate of 8 mW/°C. No derating is required for devices in the N package.

# recommended operating conditions

가는 사람들은 사람들이 있는 것이 되어 있다면 보다는 것이 되었다면 하는데 보다 되었다면 보다 없는데 <b>(MIN</b> ) 가는 다음	MAX	UNIT
Input voltage, V <sub>1</sub>	40	V
Output voltage, VO	37	V
Input-to-output voltage differential, V <sub>I</sub> – V <sub>O</sub>		V
Output current, IO	200	mΑ
Operating free-air temperature, TA	70	°C

# electrical characteristics (unless otherwise noted, TA = 25°C, see Note 4)

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
Input regulation	1	$V_0 \approx 5 \text{ V}$ , $I_0 = 1 \text{ mA}$ , $V_1 = 12 \text{ V to } 15 \text{ V}$	0.03% 0.1%	
Ripple rejection	3	Ripple frequency = 50 Hz to 10 kHz	60	dB
Load regulation	4	$V_I = 15 \text{ V}, \qquad V_O \approx 10 \text{ V}, \qquad I_O = 1 \text{ mA to } 50 \text{ mA},$ $T_A = 0^{\circ} \text{C to } 70^{\circ} \text{C}, \qquad \qquad \text{See Note } 5$	-0.03% -0.1%	
Reference voltage, V(ref)	1 or 2		2.1 2.3 2.5	V
Standby current	1	V <sub>I</sub> = 40 V, I <sub>O</sub> = 0	3 8	mA
Temperature coefficient of output voltage	1	$T_A = 0^{\circ} C \text{ to } 70^{\circ} C$	±0.002	%/°C
Short-circuit output current	1 or 2	R <sub>L</sub> = 0, R <sub>SC</sub> = 7 Ω	91	mA
Output impedance	5	V <sub>I</sub> = 14 V, f = 10 kHz	0.02	Ω
Output noise voltage	1	R1 = $0 \Omega (V_O \approx V_{(ref)})$ , BW = $10 \text{ Hz} \text{ to } 5 \text{ MHz}$	0.1	mV
Minimum shutdown control voltage	6	$V_1 = 40 \text{ V},  I_0 \le 150 \mu\text{A}$	2.4	٧
Shutdown control current	6	V <sub>I</sub> = 40 V, Shutdown control at 2.4 V	0.8 1.5	mA

NOTES: 4. Unless otherwise specified,  $V_I$  = 12 V,  $V_O$  = 8 V,  $I_O$  = 10 mA,  $C_N$  = 0.1  $\mu F$ .

5. Load regulation is measured using pulsed techniques ( $t_W = 150 \mu s$ , duty cycle = 5%) to limit changes in internal power dissipation. Output voltage drift due to large changes in internal power dissipation must be taken into account separately,

# CIRCUIT TYPE SN72400 **VOLTAGE REGULATOR**

#### **DEFINITION OF TERMS**

Input Regulation The percentage change in the output voltage for a specified change in the input voltage.

Input Regulation = 
$$\left[\frac{\Delta V_0}{V_0 \text{ at } V_1 = 12 \text{ V}}\right] 100\%$$

Ripple Rejection The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage.

Load Regulation The percentage change in the output voltage for a specified change in output current.

Load Regulation = 
$$\left( \frac{V_O \text{ at } I_O(2) - V_O \text{ at } I_O(1)}{V_O \text{ at } I_O(1)} \right) 100\%$$

where IO(1) and IO(2) are the specified low and high current extremes, respectively.

Standby Current The input current to the regulator with no load current.

Temperature Coefficient of Output Voltage (avo) The ratio of the difference between the highest and lowest values of output voltage for the full temperature range to the output voltage at 25°C, expressed as a percentage and averaged over the full temperature range.

$$\alpha_{VO} = \pm \left[ \frac{V_{O} \max - V_{O} \min}{V_{O} \text{ at } 25^{\circ} \text{C}} \right] \frac{100\%}{70^{\circ} \text{C}}$$

Short-Circuit Output Current The output current of the regulator with the output shorted to ground.


Output Impedance The ratio of a-c rms output voltage to the a-c rms output current.

Output Noise Voltage The rms output noise voltage with a constant load and no input ripple.

Minimum Shutdown Control Voltage The lowest voltage at the shutdown control terminal which will cause the regulator output current to decrease to below a specified value.

Shutdown Control Current The current into the shutdown control terminal.


# schematic




All resistor values are nominal in ohms.

NOTE: The frequency compensation terminal is not available on devices in the 10-pin plug-in package (outline L).


# CIRCUIT TYPE SN72400 VOLTAGE REGULATOR



# **TERMINAL DESIGNATIONS**



For basic regulator configurations, test circuits, and applications circuits appearing in this data sheet, terminal functions are defined by their relative positions as shown in the drawings above.






FIGURE 3-RIPPLE REJECTION

FIGURE 4-LOAD REGULATION




FIGURE 5-OUTPUT IMPEDANCE





FIGURE 6-SHUTDOWN CONTROL VOLTAGE AND CURRENT


# TYPICAL CHARACTERISTICS

# INPUT REGULATION

vs INPUT-TO-OUTPUT



LOAD REGULATION



STANDBY CURRENT vs





FIGURE 9


3

#### **CURRENT LIMITING** CHARACTERISTICS

FIGURE 7



**OUTPUT IMPEDANCE** 



TRANSIENT RESPONSE





FIGURE 11

# FIGURE 10 TRANSIENT RESPONSE

io-Output Current-mA



TRANSIENT RESPONSE





FIGURE 12

# THERMAL CHARACTERISTICS

MAXIMUM OUTPUT CURRENT

vs INPUT-TO-OUTPUT



V<sub>I</sub> - V<sub>O</sub>-Input-to-Output Voltage Differential-V

FIGURE 15

#### NOTES:

 Load regulation is measured using pulsed techniques (t<sub>W</sub> = 150 μs, duty cycle = 5%) to limit changes in internal power dissipation. Output voltage drift due to large changes in internal power dissipation must be taken into account separately.

V(ref) amplifier output current is 0.5 mA

FIGURE 13

#### TYPICAL APPLICATION DATA

# output voltage

Figures 1 and 2 show basic positive voltage regulator configurations for output voltages from 2 volts to 37 volts. For an adjustable output voltage, make R1 in Figure 1 a potentiometer with a maximum resistance of:

R1 (max) 
$$\geq$$
  $(2\frac{k\Omega}{V})$  (V<sub>O</sub> max) -4.7 k $\Omega$ 

See Figure 16 for the basic negative voltage regulator connections.

# short-circuit output current limiting

The maximum output current,  $I_{OS}$ , is determined by the magnitude of resistor  $R_{SC}$  which is connected between the input and current limit terminals. Select  $R_{SC} \approx 0.63$  volts/ $I_{OS}$  in amperes.

# noise filter capacitor, CN

A 0.1- $\mu$ F capacitor from the noise filter terminal to ground will reduce the output noise voltage to typically below  $100 \,\mu$ V (rms). The capacitance value can be increased or decreased depending on the application requirements, but a minimum value of  $0.001 \,\mu$ F is recommended.


# frequency compensation

The compensation technique shown in Figures 1 through 6 (10- $\mu$ F capacitor, C<sub>O</sub>, from the output terminal to ground) is used for optimum transient response. The 14-pin N plastic package provides a separate frequency compensation terminal and, for most applications, a 0.001- $\mu$ F capacitor from the frequency compensation terminal to the output sense terminal (C<sub>C</sub>) is adequate compensation. Larger values of C<sub>C</sub> will degrade pulse response and output impedance characteristics and smaller values will reduce stability.


#### shutdown control

A d-c voltage (2.4 V minimum) applied to the shutdown control terminal will effectively turn off the regulated output voltage, thereby eliminating power consumption by output loading circuitry and greatly reducing the regulator standby current. Standard TTL or DTL IC logic circuits driving the shutdown control terminal can be used to turn the regulator on and off.

# CONNECTION FOR A NEGATIVE OUTPUT VOLTAGE




# POSITIVE VOLTAGE REGULATOR WITH EXTERNAL N-P-N OUTPUT TRANSISTOR



PRINTED IN U.S.A

II cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUC



 $Y \propto \log A1 + \log A2$ ;  $Z \propto \log B1 + B2$ where: A1, A2, B1, and B2 are in dBV, 0 dBV = 1 V.  $C_{A2}$ ,  $C_{A2'}$ ,  $C_{B2}$ , and  $C_{B2'}$ , are detector compensation inputs. NC-No internal connection


- Excellent Dynamic Range
- Wide Bandwidth
- Built-In Temperature Compensation
- Log Linearity (30 dBV Sections) . . . 1 dBV
- Wide Input Voltage Range

# description

This monolithic logarithmic amplifier circuit contains four 30-dBV log stages. Gain in each stage is such that the output of each stage is proportional to the logarithm of the input voltage over the 30-dBV input voltage range. Each half of the circuit contains two of these 30-dBV stages summed together in one differential output which is proportional to the sum of the logs of the input voltages of the two stages. The four stages may be interconnected to obtain a theoretical input voltage range of 120 dBV. In practice, this permits the input voltage range to be typically greater than 80 dBV with log linearity of ±0.5 dBV (see application data). Bandwidth is from dc to 40 megahertz.

These circuits are useful in military weapons systems, broadband radar, and infrared reconnaissance systems. They serve for data compression and analog compensation. The logarithmic amplifiers are used in log IF circuitry as well as video and log amplifiers. The SN56502 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN76502 is characterized for operation from 0°C to 70°C.

#### schematic



TEXAS INSTRUMENTS

3

# CIRCUIT TYPES SN56502, SN76502 LOGARITHMIC AMPLIFIERS

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltages (see Note 1):											
V <sub>CC+</sub>		٠.			٠.				 		8V
Vcc- ,											
Input voltage (see Note 1)							٠.		 		6V
Output sink current (any one output)											
Continuous total power dissipation	٠,			 4.1		 			1.	. 500	mW
Operating free-air temperature range: SN56502 Circuits				 •		. '			-55	°C to 12	25°C
SN76502 Circuits									 	0°C to 7	70°C
Storage temperature range				 , .			17.77	) . W	-65	°C to 15	50°C

Note 1: All voltage values, except differential output voltages, are with respect to network ground terminal.


# recommended operating conditions


Brown A. Brown C. And A. Common Common and Common C	S	N5650	2	S	N7650	2	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Input voltage for each 30-dBV stage	0.01		1	0.01		1	V <sub>p-p</sub>
Operating free-air temperature, T <sub>A</sub>	-55	25	125	0	25	70	°C

# electrical characteristics, $V_{CC+}$ = 6 V, $V_{CC-}$ = -6 V, $T_A$ = 25°C

PARAMETER	TEST	S	N5650	2	S	UNIT		
BET COUNTY OF THE PARTY OF THE	FIGURE	MIN	TYP	MAX	MIN	TYP	MAX	ONT
Differential output offset voltage	1		±25	±60		±40	- ;-	∵mV
Quiescent output voltage	2	5.45	5.6	5.85	5.45	5.6	5.85	V
D-c scale factor (differential output), each 30-dBV stage, —35 dBV to —5 dBV	3	7	8	10	6	8	12	mV/dBV
A-c scale factor (differential output)			. 8			8		mV/dBV
D-c error at -20 dBV (midpoint of -35 dBV to -5 dBV range)	3		1	2		1		dBV
s Input impedance.			500	N. 4	17.41.	500		Ω
Output impedance	1.	34,733	200	4	Largy (	200	7.55	Ω
Rise time, 10% to 90% points, C <sub>L</sub> = 24 pF	4		20	25	13	20	25	ns
Supply current from V <sub>CC+</sub>	2	14.5	18.5	23	14.5	18.5	23	mA
Supply current from V <sub>CC</sub> _	2	-6	-8.5	-10.5	-6	-8.5	-10.5	mA
Power dissipation	2	123	162	201	123	162	201	mW


# PARAMETER MEASUREMENT INFORMATION





TEXAS INSTRUMENTS


# PARAMETER MEASUREMENT INFORMATION



 $[V_{out(560 \text{ mV})} - V_{out(18 \text{ mV})}] \text{ mV}$ 30 dBV

Vout(100 mV) - 0.5 Vout(560 mV) -0.5 Vout(18 mV) Frror Scale Factor

FIGURE 3



NOTES: A. The input pulse has the following characteristics:  $t_W$  = 50 ns,  $t_f$   $\leqslant$  2 ns,  $t_f$   $\leqslant$  2 ns, PRR = 10 MHz.

B. Capacitor C<sub>1</sub> consists of three capacitors in parallel: 1  $\mu$ F, 0.1  $\mu$ F, and 0.01  $\mu$ F.


SN56502

C. C<sub>1</sub> includes probe and jig capacitance.

FIGURE 4


# TYPICAL CHARACTERISTICS

# DIFFERENTIAL OUTPUT OFFSET VOLTAGE QUIESCENT OUTPUT VOLTAGE D-C SCALE FACTOR






vs






D-C ERROR




ree-Air Temperature-°C

FIGURE 8



vs

V<sub>CC</sub>- = -6 See Figure 2



# POWER DISSIPATION




FIGURE 10

# TEXAS INSTRUMENTS

# CIRCUIT TYPES SN56502, SN76502 LOGARITHMIC AMPLIFIERS

#### TYPICAL APPLICATION DATA

Although designed for high-performance applications such as broadband radar infrared detection, and weapons systems, this device has a wide range of applications in data compression and analog computation.

# basic log function

The basic log response is derived from the exponential current-voltage relationship of collector current and base-emitter voltage. This relationship is given in the equation:

m·VBE = In [(IC + ICES)/ICES]

where: IC = collector current

ICES = collector current at VBE = 0

m = q/kT (in  $V^{-1}$ )

V<sub>BE</sub> = base-emitter voltage

The differential input amplifier allows dual-polarity inputs, is self-compensating for temperature variations, and is relatively insensitive to noise.

## functional block diagram




FIGURE 11

# log sections

As can be seen from the schematic, there are eight differential pairs. Each pair is a 15-dBV log subsection, and each input feeds two pairs for a range of 30 dBV per stage.

Four compensation points are made available to allow slight variations in the gain (slope) of the two individual 15-dBV stages of input A2 and B2. By slightly changing the voltage on any of the compensation pins from its quiescent value, the gain of that particular 15-dBV stage can be adjusted to match the other 15-dBV stage in the pair. The compensation pins may also be used to match the transfer characteristics of input A2 to A1 or B2 to B1.

The log stages in each half of the circuit are summed by directly connecting their collectors together and summing through a common-base output stage. The two sets of output collectors are used to give two log outputs, Y and  $\overline{Y}$  (or Z and  $\overline{Z}$ ) which are equal in amplitude but opposite in polarity. This increases the versatility of the device.

By proper choice of external connections, linear amplification, linear attentuation, and many different applications requiring logarithmic signal processing are possible.

# input levels

The recommended input voltage range of any one stage is given as 0.01 volt to one volt. Input levels in excess of one volt may result in a distorted output. When several log sections are summed together, the distorted area of one section overlaps with the next section and the resulting distortion is insignificant. However, there is a limit to the amount of overdrive that may be applied. As the input drive reaches ±3.5 volts, saturation occurs, clamping collector-summing line and severely distorting the output. Therefore, the signal to any input must be limited to approximately ±3 volts to ensure a clean output.


#### output levels

Differential-output-voltage levels are low, generally less than 0.6 volt. As demonstrated in Figure 12, the output swing and the slope of the output response can be adjusted by varying the gain by means of the slope control. The coordinate origin may also be adjusted by positioning the offset of the output buffer.

# TYPICAL APPLICATION DATA

# circuits

Figures 12 through 19 show typical circuits using these logarithmic amplifiers. Operational amplifiers not otherwise designated are SN52741 or SN72741. For operation at higher frequency, use of SN52733/SN72733 is recommended instead of SN52741/SN72741, with the differential outputs connected as in Figure 14. The SN5510/SN7510 or SN5511/SN7511 wideband amplifiers may also be used.







FIGURE 12-OUTPUT SLOPE AND ORIGIN ADJUSTMENT







FIGURE 13-UTILIZATION OF SEPARATE STAGES







FIGURE 14-UTILIZATION OF PARALLELED INPUTS

3

# CIRCUIT TYPES SN56502, SN76502 LOGARITHMIC AMPLIFIERS


# TYPICAL APPLICATION DATA



# 

- NOTES: A. Inputs are limited by reducing the supply voltages for the input amplifiers to  $\pm 4\ V$ .
  - B. The gains of the input amplifiers are adjusted to achieve smooth transitions.

#### FIGURE 15-LOGARITHMIC AMPLIFIER WITH INPUT VOLTAGE RANGE GREATER THAN 80 dBV



- NOTES: A. Connections shown are for multiplication. For division, Z and  $\overline{Z}$  connections are reversed.
  - B. Output W may need to be amplified to give actual product or quotient of A and B.
  - C. R designates resistors of equal value, typically 2 k $\Omega$  to 10 k $\Omega$ .


Multiplication:  $W = A \cdot B \Rightarrow \log W = \log A + \log B$ , or  $W = a^{(\log_a A + \log_a B)}$ 

Division:  $W = A/B \Rightarrow log W = log A - log B$ , or  $W = a(log_a A - log_a B)$ 

# FIGURE 16-MULTIPLICATION OR DIVISION

# CIRCUIT TYPES SN56502, SN76502 LOGARITHMIC AMPLIFIERS


#### TYPICAL APPLICATION DATA



NOTE: R designates resistors of equal value, typically  $2 k\Omega$  to  $10 k\Omega$ . The power to which the input variable is raised is fixed by setting nR. Output W may need to be amplified to give the correct value.

Exponential:  $W = A^n \Rightarrow \log W = n \log A$ , or  $W = a^{(n \log_a A)}$ 

#### FIGURE 17-RAISING A VARIABLE TO A FIXED POWER



NOTE: Adjust the slope to correspond to the base "a".

Exponential to any base: W = a

#### FIGURE 18-RAISING A FIXED NUMBER TO A VARIABLE POWER




FIGURE 19-DUAL-CHANNEL RF LOGARITHMIC AMPLIFIER WITH 50-dB INPUT RANGE PER CHANNEL AT 10 MHz

PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.


- Flat Response to 100 MHz
- Local Oscillator IF Isolation . . . 30 dB Typ
- Local Oscillator RF Isolation . . . 60 dB Typ
- RF-IF Isolation . . . 30 dB Typ
- Conversion Gain . . . 14 dB Typ
- Use with 12-V or ±6-V Power Supplies

# description


3 The

The SN56514 and SN76514 are doubly balanced mixers which utilize two cross-coupled, differential transistor pairs driven by a third balanced pair. The circuit features a flat response over a wide band of frequencies. The SN56514 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN76514 is characterized for operation from 0°C to 70°C.

#### schematic



# terminal assignments



For operation from a single 12-V supply, connect the positive terminal of the supply to  $+V_{CC}$ , the negative terminal to  $-V_{CC}$ , and the floating-ground terminal to  $R_{CC}$ . For operation from two 6-V supplies, leave  $R_{CC}$  open and connect the positive terminal of one supply to  $+V_{CC}$ , the negative terminal of the other supply to  $-V_{CC}$ , and the remaining terminals of the two supplies to the floating-ground terminal. See Figure 19.

NC-No internal connection

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)				18 V
Input voltage (see Notes 1 and 2)				7 V
Continuous output current (see Note	3)			10 mA
Continuous total power dissipation at	(or below) 70°C free	e-air temperature (see	Note 4)	500 mW
Operating free-air temperature range:	SN56514 Circuits			55°C to 125°C
	SN76514 Circuits			0°C to 70°C
Storage temperature range				_65°C to 150°C

# recommended operating conditions

하다. (1.11) 1일	NOM	MAX	UNIT
Supply voltage, VCC	12		٧
Local oscillator input voltage (see Note 5)	250	300	mV p-p
RF input voltage (see Note 5)	10	30	mV p-p
Operating free-air temperature range: SN56514 Circuits	25	125	°C
SN76514 Circuits	25	70	°C

# electrical characteristics at 25°C free-air temperature, VCC = 12 V


		TEST	TEST COMPLETIONS	S	N56514			SN7651	4	
	PARAMETER	FIGURE	TEST CONDITIONS	MIN	TÝP	MAX	MIN	TYP	MAX	UNIT
٧o	Quiescent output voltage	1		9.6	10.5	11.3	9.6	10.5	11.3	V
Icc	Supply current	1		5.5	7.4	10.9	5.5	7.4	10.9	mA
GC	Conversion gain (single-ended output)	2	fRF and fLO = 100 kHz thru 40 MHz	11	14	17	11	14	17	dB
LOIFI	Local oscillator to IF isolation	3	f <sub>LO</sub> = 100 kHz thru 40 MHz	15	29†			29†		dB
LORFI	Local oscillator to RF isolation	3	f <sub>LO</sub> = 100 kHz thru 40 MHz	40	52†			52†		dB
RFIFI	RF to IF isolation	4	f <sub>RF</sub> = 100 kHz thru 40 MHz	15	28†			28†		dB

NOTES: 1. All d-c voltage values are with respect to  $-V_{CC}$  terminal.

- 2. This rating applies to the local-oscillator input, RF input, and Decouple 2.
- 3. This value applies for both outputs simultaneously.
- 4. For operation of SN56514 above 70°C free-air temperature, refer to Dissipation Derating Curve, Figure 18.
- 5. All signal voltages are with respect to the floating-ground terminal. Alternatively, the RF input may be applied differentially between the RF input terminal and Decouple 2.

# CIRCUIT TYPES SN56514, SN76514

#### PARAMETER MEASUREMENT INFORMATION



SIGNAL
SOURCE
RG = 50 Ω

VRF

VRF

VRF

RL

Solution

RL

SPECTRUM
ANALYZER
(See Note 7)

SELECTIVE
VOLTMETER

SIGNAL
SOURCE
RG = 50 Ω

FIGURE 2-GC


FIGURE 1-VO, ICC, and PD

SPECTRUM
ANALYZER
(See Note 7)

See Note 7)

RE
VOLTMETER
C
Designations
Below
RG = 50 \( \Omega \)

FIGURE 3—LOIF1 and LORFI



Pin Designations: For all test circuits appearing in this data sheet, terminal functions are defined by their relative positions as shown in the drawings in this block.

NOTES: 6. Capacitor C comprises the following capacitors in parallel: 1 μF, 0.1 μF, and 0.0015 μF.

7. The spectrum analyzer is used for frequencies above the normal range of the selective voltmeter.

# TYPICAL CHARACTERISTICS




FIGURE 5




FIGURE 6

# **CONVERSION GAIN**




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10

# TYPICAL CHARACTERISTICS

LOCAL OSCILLATOR TO IF ISOLATION




FIGURE 11

LOCAL OSCILLATOR TO IF ISOLATION vs




FIGURE 12

LOCAL OSCILLATOR TO RF ISOLATION




FIGURE 13




FIGURE 14




FIGURE 15

RF TO IF ISOLATION VS

FREE-AIR TEMPERATURE

40

5N76514

10

VCC = 12 V

VRF = 10 MHz


See Figure 4

0-60-40-20 0 20 40 60 80 100 120 140

TA-Free-Air Temperature C

FIGURE 16

THERMAL INFORMATION




# **DISSIPATION DERATING CURVE** 600 Maximum Continuous Power Dissipated - mW 500 J&N 400 300 200 PKG FROM DERATE 8.3 mW/°C 90° C 100 11.1 mW/°C 105°C J & N 70 80 90 100 110 120 130 TA - Free-Air Temperature - °C FIGURE 18

# TYPICAL APPLICATION DATA

The SN55514 and SN75514 balanced mixers are designed to have considerable circuit flexibility which results in a wide range of applications. Typical applications include use as balanced modulators for sideband-suppressed-carrier generation, product detectors for demodulation, frequency converters, and frequency or phase modulators. In addition, the SN55514 and SN75514 may be used in control systems and analog computers as low-level multipliers or squaring circuits.

The circuits are designed to operate from either a single 12-V supply or two 6-V supplies. Electrical characteristics will be unchanged with the use of either power supply option. External bypass capacitors, as shown in Figure 19, should be used for optimum performance.

The mixer's electrical performance and the inherent IC advantages of size, reliability, and component matching make it very desirable for use in communication and control systems.



PRINTED IN U.S.A

II cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Following is a listing of Consumer Circuits presently available from Texas Instruments. Should you desire additional information, application engineering advice, or sales assistance, please contact your nearest TI Sales office.

#### **AUDIO AMPLIFIERS**

SN76001	1 W Audio at 9 V and 8 $\Omega$
SN76003	3 W Audio at 30 V and 16 $\Omega$
SN76010	Same as SN76001 except for different pin arrangement
SN76013	3 W Audio at 24 V and 8 $\Omega$
SN76005	5 W Audio at 34 V and 16 $\Omega$
CNIZECEO	E.W. Audio at 14 V and 4 O

# **DUAL CHANNEL AND STEREO**

SN76104	Stereo Multiplex Decoder
SN76105	Stereo Multiplex Decoder
SN76110	Stereo Multiplex Decoder
SN76131	Stereo Preamplifier

**CONSUMER CIRCUITS SUMMARY** 

#### **CHROMA CIRCUITS**

SN76242	Chroma Sub-carrier Regenerator
SN76243	Chroma Amplifier
SN76246	Chroma Demodulator
SN76630	PAL Chroma Demodulator

# **COMPLEX TV FUNCTIONS**

SN76530	Video Detector
SN76532	TV Jungle (suitable for horizontal deflection with tubes)
SN76533	TV Jungle (suitable for horizontal deflection with semiconductors)
SN76540	TV Jungle for N-P-N Tuners and Ge Diode Detection
SN76541	TV Jungle for N-P-N Tuners and Low Level Detection
SN76542	TV Jungle for P-N-P Tuners and Ge Diode Detection
SN76564	Automatic Fine Tuning

1st and 2nd Video IF Stages

#### **REGULATORS FOR VARACTOR TUNERS**

SN76550	33 V at 5 mA
SN76552	22 V at 5 mA
SN76553	12 V at 5 mA

# IF CIRCUITS FOR RADIO AND TV

SN76600

SN76603	RF/IF Amplifier
SN76619	RF Amplifier/FM Detector
SN76640	Sound IF/Limiter, Slope Detector, Audio Driver, Voltage Regulator
SN76641	IF Limiting Amplifier
SN76642	Sound IF/Detector
SN76643	Sound IF/Detector
SN76650	1st and 2nd Video IF with Keyed AGC
SN76660	Sound IF/Amplifier Limiter, Balanced Coincidence Detector, D-c Volume Control
SN76665	Sound IF/Amplifier Limiter, Detector, Attenuator, Audio Driver, Voltage Regulator
SN76670	SN76660 with Open-Collector Output
SN76680	SN76660 with Audio Driver and Voltage Regulator

3

# FOR USE IN FM MULTIPLEX SYSTEMS

- Designed to be Interchangeable with Motorola MC1307P
- Power Supply Range . . . 8 to 14 V
- Low Harmonic Distortion
- Stereo-Indicator Lamp Driver
- Monaural Squelch Capability


# description

The SN76110 is a monolithic integrated circuit designed to process the detected composite multiplex signal. The circuit provides left-channel and rightchannel separation and balance, and also has a driver output for a stereo-indicator lamp.

#### LAMP RIGHT TRIGGER 38 kHz CHANNEL CHANNEL 38 kHz OUTPUT OUTPUT NC LOW 13 12 9 8


N

**DUAL-IN-LINE PACKAGE (TOP VIEW)** 



NC-No internal connection

#### schematic



# absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Lamp driver current
Power dissipation at (or below) 25°C free-air temperature (see Note 2)
Operating free-air temperature range
Storage temperature range

NOTES: 1. Voltage values are with respect to network ground terminal.

2. Derate linearly to 375 mW at 75°C free-air temperature at the rate of 5 mW/°C.

#### recommended operating conditions

		1.0			IVITIA	NOW WAX ON	•
Supply voltage, VCC		 	1	Springer	8	12 14 V	
Operating free-air temp	erature, TA	 		 o e liville verse.	0	25 75 °C	

# electrical characteristics (unless otherwise noted $V_{CC} = 8 \text{ V}$ to 14 V, $T_A = 25^{\circ}\text{C}$ , see figure 1)

PARAMETER	TEST	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Input impedance	f = 1 kHz			20		kΩ
		f <sub>mod</sub> = 100 Hz		40		
Stereo channel separation	See Note 3	f <sub>mod</sub> = 1 kHz	30	45		dB
		f <sub>mod</sub> = 10 kHz		35		
Total harmonic distortion	f <sub>mod</sub> = 1 kHz,	See Notes 3 and 4	4.144	0.3%		
Channel balance	Monaural inpu	t = 200 mV rms		0.5	1	dB
	See Note 5	f = 19 kHz	1	25		-ID
Ultrasonic frequency rejection	See Note 5	f = 38 kHz		20		dB
Inherent SCA rejection (without filter)	f <sub>mod</sub> = 60 kH: See Notes 4 an	to 74 kHz, d 5 and Figure 2		55‡		dB
Minimum trigger input for on state at lamp-driver output	linimum trigger input for on state at lamp-driver output					
Maximum trigger input for off state at lamp-driver output	R1 = 180 Ω		2	6		mV rms
Down disjonation	V 12 V	lamp off		140	4	\A/
Power dissipation	V <sub>CC</sub> = 12 V	lamp on	7	170		mW


NOTES: 3. These characteristics are measured with a 564-mV p-p standard multiplex composite signal. This is defined as a signal containing left and/or right audio modulation with a 10-percent, 19-kHz pilot signal in accordance with FCC regulations. For stereo testing, both left-channel-only and right-channel-only modulation are used.

- 4. The total harmonic distortion and SCA rejection values apply for both stereo and monaural operation.
- 5. Rejection is referenced to a 1-kHz output signal produced by a 364-mV p-p standard multiplex composite signal as defined in Note 3.

 $<sup>^{\</sup>dagger}$ All typical values are at V<sub>CC</sub> = 12 V.

<sup>‡</sup>This is the lowest value for the specified frequency range.

# PARAMETER MEASUREMENT INFORMATION




# typical voltages with respect to pin 7, VCC = 12 V, R1 = 180 $\Omega$ , lamp on, measured using a VTVM

Pin Number	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Volts	11.8	3.2	3.9	NC	NC	0.9	0	NC	12	4.8	8.8	8.8	4.8	1.7

NC-No internal connection

FIGURE 1



# test procedure for SCA rejection

- 1. Modulate the stereo generator with a 1-kHz reference signal.
- 2. Adjust output for 67.5 kHz deviation.
- 3. Remove the 1-kHz reference signal.
- 4. Alternately adjust a 19-kHz pilot signal and a 60-kHz to 74-kHz external signal to deviate 6.7-kHz.
- 5. Rejection is defined as the difference in dB between the magnitude of the 1-kHz reference signal and the audio components present due to the interaction of the 19-kHz and 38-kHz components with the 60-kHz to 74-kHz signal.

FIGURE 2

# TYPICAL CHARACTERISTICS

TOTAL HARMONIC DISTORTION AND BEAT FREQUENCY COMPONENTS IN AUDIO SIGNAL




FIGURE 3




FIGURE 4




FIGURE 5





FIGURE 6

- NOTES: 3. These characteristics are measured with a 564-mV p-p standard multiplex composite signal. This is defined as a signal containing left and/or right audio modulation with a 10-percent, 19-kHz pilot signal in accordance with FCC regulations. For stereo testing, both left-channel-only and right-channel-only modulation are used.
  - 4. The total harmonic distortion and SCA rejection values apply for both stereo and monaural operation.
  - 6. Beat frequency components (BFC) result from the presence of the 19-kHz pilot signal in stereo broadcasts.
  - 7. Input signal is a 1-kHz composite signal, 846 mV p-p.

†The rms scale is valid for monaural modulation (L=R) only. The peak-to-peak scale is valid for monaural or stereo modulation.

# TYPICAL CHARACTERISTICS







FIGURE 7

FIGURE 8



NOTE 5: Rejection is referenced to a 1-kHz output signal produced by a 364-mV p-p standard multiplex composite signal as defined in Note 3.

<sup>†</sup> The rms scale is valid for monaural modulation (L=R) only. The peak-to-peak scale is valid for monaural or stereo modulation.


# ORDERING INSTRUCTIONS AND MECHANICAL DATA

## general

The SN76110 is available in the plastic dual-in-line package (outline N). Orders for these devices should include the package outline letter at the end of the type number. The device may also be ordered with the leads formed in the quad-in-line configuration by adding the dash number -07 after the package outline letter, i.e., SN76110N, SN76110N-07.

Refer to Section 1 for physical dimensions for the dual-in-line N-package outline.

# quad-in-line lead configuration



# **ECL Circuits**

TYPE NO.																SI	C. PAGE
ECL2500		•								•	•						4-1
ECL2501												•					4-1
ECL2502									•						•		4-1
ECL2503											•						4-1
ECL2504																	4-1
ECL2505												٠.					4-1
ECL2506																	4-13
ECL2507					•		•							•			4-13
ECL2508		•															4-13
ECL2509																	4-13
ECL2510						.,			•		•		.,		v.•.		4-13
ECL2511																	4-1
ECL2512	•		•	•			•		•		•	•	•	•	•	9.	4-13
ECL2513	•						•										4-13
ECL2515				•			•			٠.							4-33
ECL2516																	4-33
ECL2517								•									4-45
ECL2520																	4-53
ECL2521											.,	٠.					4-53
ECL2522		٠.						٠.									4-53
ECL2523							٠.										4-53
ECL2530											•		•	•	,		4-65
ECL2531					•					•							4-65
ECL2536		•			•								•	. •			4-73
ECL2537										•	•						4-73
ECL2540				•					•			•		•			4-85
ECL2541										•		٠.	•				4-85
ECL2542			٠.														4-85

FUNCTION	TYPE	SECPAGE
BASIC AND MULTIFUNCTIONAL LOGIC MODULES		
9-Input OR/NOR Gate	. ECL2501	4-1
Dual 4-Input OR/NOR Gate	. ECL2500	4-1
Triple 2-Input OR/NOR Gate	. ECL2502	4-1
Triple 3-Input NOR Gate	. ECL2505	4-1
Quadruple 2-Input NOR Gate	. ECL2503	4-1
Quadruple Delay/Inverter Gate	. ECL2504	4-1
Quadruple 2-Input OR Gate (Common Base)	. ECL2511	4-1
4-Wide 2-Input OR-AND/NOR-OR Gate	. ECL2509	4-13
4-Wide 3-Input NOR-OR Gate	. ECL2506	4-13
4-Wide 3-3-3-2-Input OR-AND/NOR-OR Gate	. ECL2510	4-13
5-Wide 2-Input NOR-OR Gate	. ECL2507	4-13
6-Wide 2-Input NOR-OR Gate	. ECL2508	4-13
Dual 2-Wide 2-Input OR-AND/NOR-OR Gate (Common Input)	. ECL2513	4-13
Dual 3-Wide 2-Input NOR-OR Gate (Common Inputs)	. ECL2512	4-13
ARITHMETIC AND DECODER MODULES	(विक्रिकेट के स्टब्स्टर के प्रतिहरू जीवन स्टब्स्टर स्टब्स्टर के जनसङ्ख्या	
4-Bit Group Carry	. ECL2515	4-33
Full Sum-Carry Adder	. ECL2516	4-33
3-Bit Decoder with Enable	. ECL2517	4-45
MULTI-OUTPUT GATES (DRIVERS)		
Dual 2-Input OR/NOR Gate		
(3 OR Outputs per Gate, 1 NOR Output per Gate)	. ECL2520	4-53
Dual 3-Input OR Gate (3 OR Outputs per Gate)	. ECL2521	4-53
Dual 3-Input NOR Gate (3 NOR Outputs per Gate)	. ECL2523	4-53
Dual 4-Input NOR Gate (2 NOR Outputs per Gate)	. ECL2522	4-53
LINE RECEIVERS/DRIVERS	도 함께 한 경험하다. 기가 있는 경험하는 것 같	
Dual Differential-Amplifier Receiver	. ECL2530	4-65
Dual Line Driver	. ECL2531	4-65
CONVERTERS		
Dual HLL-to-ECL OR/NOR	. ECL2536	4-73
Dual ECL-to-HLL OR/NOR	. ECL2537	4-73
STORAGE (LATCHES)		
Dual D-Type Latch	. ECL2540	4-85
Dual Single-Input Gated Clocked Latch		4-85
Dual 2-Input Gated Clocked Latch		4-85

ultra-high speed: 2-3 ns

The ECL2500 Series is a compatible catalog family of ultra-high-speed (2-3 ns) ECL functions designed to fulfill the integrated-circuit requirements of next-generation computer systems. Twenty-eight device types perform both multifunction and complex logic, storage, and interface functions (up to 13 gates/package), all of which are offered in the economical industry-standard 16-pin plastic dual-in-line package.

# summary of functions

	Gates/Pkg	Number of Types	Remarks
Logic			
Basic Gates and Multifunction Gates	1-6	18	Complementary Outputs High Fan-in High Fan-out
			Dotted Inputs/Outputs Multi-Output
Arithmetic and Decoder	5-12	3	Full Adder 3-Bit Decoder 5-Bit Group Carry
Interface			
Line Driver Line Receiver High-Level-to-ECL	2 2	1 1	Drives Two 50- $\Omega$ Lines High CMRR
Converter ECL-to-High-Level	2	1	Compatible with TTL, DTL, RTL
Converter Storage	2		
불인 눈 봤지만 하는 말이 많아 없다면 하다.			
Multifunction Latch Complex Latch	9-13	1 2	Single-input gated 2-input gated
Total Compatible Function	\ne	28	마이트 마이트의 기교로 발생하였다는 그들이 되었다. 1902년 - 1902년 - 1903년

4

# TECHNICAL INFORMATION

# absolute maximum ratings

	를 가는 물론은 경기가 다른 사람들이 다음하는 것이다고 말하는 것이다.
Power Supply Voltage (V <sub>CC</sub> to V <sub>EE</sub> )	
Input Voltage (V <sub>in</sub> @ V <sub>BB</sub> = 0.0 V)	-
Output Source Current	40 mA d-c
Storage Temperature Range	-40°C to 150°C

# recommended operating conditions

V <sub>CC</sub> (Pin (a) and/or Pin (b) )	1.32 V
V <sub>B</sub> (Pin (15) )	OV (Gnd)
V <sub>FF</sub> (Pin (10) )	-3.2 V
Operating Temperature Range	0° to 75° C
System Impedance	50 Ω

# electrical characteristics of basic ECL gate

Test Conditions: $V_{CC} =$	1.32 V, $V_{BB} = 0$ ,	
V <sub>EE</sub> =	-3.2 V, T <sub>A</sub> = 25°C	
Fan-out	entre de la companya	Typical 1-10
Speed Fan-out = 1	t <sub>t</sub> (10% — 90% pts)	2.8 ns
	t <sub>p</sub> (50% pts) *	2.3 ns
Fan-out = 10	t t	4.3 ns
	t <sub>p</sub> *	3.5 ns
Power Dissipation/Gate	Unterminated, P <sub>DU</sub>	30 mW
	Terminated, P <sub>DT</sub> **	60 mW
Logic Levels:	and the second of the second	
Logical "1"		400 mV
Logical "0"		-400 mV
Noise Margin		200 mV

<sup>\*</sup>See switching waveforms in figure 6.

<sup>\*\*</sup>Complementary outputs driving 50  $\,\Omega\,$  to Gnd and 270  $\,\Omega\,$  to –3.2 V.

# basic ECL gate

The basic ECL gate configuration is shown in figure 1. The high-speed performance results from the nonsaturating operation of the high-f<sub>T</sub> transistor current switches. The high impedance of the load (input to differential amplifier) coupled with the low impedance of the driving source (emitter-follower output) allows high d-c fan-out. High-speed operation and high a-c fan-out are possible because all circuits are designed to operate in a 50- $\Omega$  system. When high-speed operation is a requirement, it is recommended that terminated  $50-\Omega$ transmission lines be utilized to interconnect circuits.

The basic ECL gate design of the ECL2500 Series provides both the output function Y and its complement Z; however, to maximize logic capability, some modules have only one output.

To minimize the number of packages to implement a system, and to reduce external connections, many units in the ECL2500 Series include logical connections between gates within the package. In-phase collector dotting (positive AND logic), out-of-phase emitter dotting (positive OR logic), and multiple inputs common to one package pin have been utilized to provide a very comprehensive logic family. An example of output dotting within the package is shown in figure 2. The positive logic WIRED-AND function is achieved by connecting in-phase collectors and the incorporation of an up-level clamp transistor. The positive logic WIRED-OR function within the package is accomplished by connecting out-of-phase-emitter-follower outputs. This inherent logic flexibility provides the systemdesigner with a logic family with 1.6 times the logic/module density of conventional digital logic families.

figure 1. ECL gate





figure 2. ECL output dotting




## logic levels

Typical logic levels for the basic gate are 400 mV for a logical "1" and 400 mV for a logical "0" when operating with  $V_{CC}$ = 1.32 V,  $V_{EE}$ = -3.2 V, and  $V_{REF}$ = 0 V. Minimum levels when operating at 25° C free-air temperature and loaded with 50  $\Omega$  to ground and 270  $\Omega$  pulldown to -3.2 V are  $\pm$  350 mV. These logic levels are ensured with inputs at  $\pm$ 200 mV which provide 150 mV of d-c noise margin. Since the actual threshold is approximately 150 mV and typical output levels are 400 mV, typical d-c noise margin in excess of 200 mV can be expected. Transfer characteristics for the basic gate are shown in figure 3.

For gating functions which have emitter dots or parallel emitter followers, up levels will be increased by 50 mV to 450 mV. Likewise, down levels will increase by a similar amount to -350 mV.

figure 3. transfer characteristics-basic ECL gate



## loading

To minimize package dissipation and to permit the external WIRED-OR (positive logic) function, the emitter-follower outputs have been left unterminated. The emitter-follower output is capable of driving a load of up to 25 mA d-c, but requires an externally provided negative voltage source and termination. The recommended termination includes a 270- $\Omega$  resistive load (pulldown) to  $V_{\text{EE}}(-3.2\,\text{V})$  and 50  $\Omega$  to  $V_{\text{BB}}$  (GND). To utilize the high-speed characteristics (  $\approx$  2-ns switching speeds) of the ECL2500 Series, transmission lines or other controlled-impedance systems should be utilized to accomplish interconnections. The 50  $\Omega$  to ground provide proper termination when a 50- $\Omega$  transmission line is used.

When operating in a controlled-impedance interconnection system, two general classes of fan-out loading are permitted. The first (cluster loading) involves loads which can be connected within two inches from <u>any</u> source (output). The measurement is made between package pins. (Seating plane is used as a reference point.) These loads, called source stubs, are treated as lumped-capacitance loads which increase switching times but cause no reflection problems.


Since ECL circuit outputs may be directly wired together (emitter "dotted") to provide an OR (positive logic) function, cluster loading constraints apply to each of the sources making up the WIRED-OR. Up to ten such outputs may be "dotted" provided no two are more than two inches apart.

A second class of fan-out loading is commonly referred to as distributive loading. Such loads are greater than two inches from any source as measured between package pins (seating plane is used as reference point). These loads must be treated as lumped loads along a transmission line. The logic levels and switching speeds of the ECL2500 Series permit a maximum lumped load of 20 pF with less than a 20 per cent reflection coefficient for a  $50 \cdot \Omega$  printed-circuit line (e<sub>r</sub> = 4.5). However, these loads must be 4.5 inches or more apart. Smaller lumped loads may be spaced closer together provided no more than 20 pF exists along any 4.5 inches of line measured outside the two-inch source stub.

Lumped loads may consist of circuit (gate) input capacitance and stub capacitance if used. Capacitances due to circuit inputs are  $\approx 5.0$  pF per input, while that attributed to stubs is dependent on the type of transmission line used. Figure 4 shows a typical distributive-loading arrangement.

Both cluster and distributive loads may be employed separately or in combination. Termination resistors for a load configuration involving only a cluster may be placed where convenient, but any other configuration requires termination at the end of the transmission line.

figure 4. typical distributive loading



# 4

# unused inputs

To ensure high-speed operation all unused inputs should be tied to  $-1.0 \pm 0.5 \text{ V}$ .

# power dissipation

Basic gate power drain with outputs unterminated is between 22 mW and 34 mW under the following conditions:

$$V_{CC} = 1.32 \text{ V}$$
  
 $V_{EE} = -3.2 \text{ V}$   
 $V_{BB} = 0 \text{ V}$ 

All inputs at 400 mV

When terminated into 50  $\Omega$  to ground and 270  $\Omega$  to -3.2 V, each emitter-follower output will dissipate an additional 22 mW in the up-level state and approximately 8 mW in the downlevel state. Therefore, a basic gate with terminated complementary outputs will dissipate approximately 60 mW.

# switching times

Switching-time performance at  $25^{\circ}$  C with various capacitive loadings is described in figure 5. This capacitive loading is directly relatable to a-c fan-out assuming 4-5 pF per gate input. Delay-time degradation with increasing fan-out approximates 75 ps per additional load. Switching-time waveform definitions and output terminations used for testing are shown in figure 6.

figure 5. switching time vs loading





figure 6. switching time waveforms



### arithmetic and decoder


In addition to multifunction logic, more complex gating functions such as a 5-Bit Group Carry, Full Sum/Carry Adder, and 3-Bit Decoder have been included in the ECL2500 Series. Each of these modules will implement logic functions found in most large systems.

The 5-Bit Group Carry (ECL2515) is designed to provide the "look-ahead" carry feature required in high-speed adder applications. By utilizing this device and implementing the <u>add</u> function, significant reduction in addition delay time can be achieved as compared to ripple-through-carry addition.

The Full Sum-Carry Adder (ECL2516) produces the sum and carry outputs along with their complements for 1-bit additions. This addition can be accomplished in less than 3 ns.

The 3-Bit Decoder with Enable (ECL2517) generates a negative logical "1" on one of eight outputs dependent on the 3-bit binary input. The enable or 4th-bit input permits 4-bit binary decoding when two ECL2517 packages are utilized as shown in figure 7. Also shown is the binary decoding for the eight outputs of the ECL2517.

figure 7. 4-bit binary decode application



### line driver

Each of the line drivers in the ECL2531 (2 per package) is designed to drive two  $50 \cdot \Omega$  transmission lines from both its in-phase and out-of-phase outputs. This permits fanning-out in two directions from each output.


4

#### line receiver

The Dual Line Receiver (ECL2530) is designed to provide compatibility with the dual-line driver; however, it can be driven by any of the functions in the family. Its unique characteristics stem from optimization of the basic gate differential amplifier allowing input of a differential signal. Common-mode noise rejection of the Line Receiver permits transmission of logic signals over paths which are exposed to rather large noise transients and between areas in a machine which have devices operating at significantly different junction temperatures.

A typical connection arrangement is shown in figure 8.

figure 8. line driver/line receiver application




### multi-output gates (drivers)

Additional fan-out or drive capability is provided in the ECL2500 Series through the use of gates with multiple emitter-follower outputs on either the in-phase or out-of-phase side of a basic gate. Additional logic flexibility can be obtained via external WIRED-OR connections of emitter-followers from these gates.

There are four dual-gate packages in the family which have gates with as many as four inputs or as many as four emitter-followers. Refer to the ECL2520 through ECL2523 for input/output combinations available.

The multiple emitter-follower circuit diagram and logic diagram is shown in figure 9.

figure 9. multi-output emitter-followers



### ECL TECHNICAL INFORMATION

### logic-level converters

Two Dual Logic-Level Converters are offered in the ECL2500 Series.

ECL2536

High-Level Logic to ECL

ECL2537

ECL to High-Level Logic (HLL)

The level converters are so designed that the High-Level-Logic inputs or outputs are compatible with standard saturated logic such as TTL, DTL and RTL.

The ECL2536 contains two HLL-to-ECL converters, each having an HLL input and an ECL input. The ECL input is most often used to inhibit the converter. Worst-case HLL-input levels must be  $\geq$  1.2 V and  $\leq$  0.5 V when operating with a  $V_{CC}$  of 5.0 V for the input stage.

The ECL2537 contains two ECL-to-HLL converters, each having two ECL inputs. When operating with a V<sub>CC</sub> = 5.0 V and an external pulldown resistor, the output levels are:

Logical "1"

> 3.4 V

Logical "0"

≤ 0.4 V

The external pulldown resistor may be varied to satisfy the current-sinking requirement when driving TTL or DTL. Figure 10(b) shows a typical connection.

#### storage functions

Storage elements in the ECL2500 Series consist of three Dual "D" type flip-flops, commonly referred to as latches.

The ECL2540 is a dual latch which requires both a negative-going clock and its complement to store data presented at the data (D) input. Each latch has complementary outputs and dissipates the least amount of power (~ 60 mW) of the latches. Refer to the ECL2540 logic diagram for associated switching-time waveforms.

The ECL2541 and ECL2542 provide single-phase clock operation in addition to built-in gating features. Each latch in the ECL2541 has a single gated input, complementary outputs, plus multi-output emitter followers on one side of the latch. Multiple emitter-followers permit fan-out in two directions. Each latch in the ECL2542 has two gated inputs and a single output.

The ECL2541 and ECL2542 are defined for negative-logic inputs and upon application of a logical "1" (low level) clock the complement of the data presented at the D input will appear as output Q. Also, both devices have set and reset inputs which operate independent of the clock. The truth tables and switching waveforms applicable to these devices are shown on the data sheet.

figure 10 (a). TTL to ECL logic-level converter





figure 10 (b). ECL to TTL logic-level converter




### ECL2500 SERIES EMITTER-COUPLED-LOGIC (ECL) BASIC GATES FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

#### description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- Basic Gate Modules
- Multifunction Gate Modules
- Bistable Modules



- Arithmetic Modules
- Interface Modules
- Memory Module

### family features

- High speed...typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ±225 mV typical at 25°C

This data sheet covers the basic gate modules. Separate data sheets cover the balance of the ECL2500 modules.


### ECL2500 series basic gates

The seven ECL2500 series modules that form the basic gate group are shown in the table below. These modules contain various combinations of the basic ECL gate shown in the schematic of Figure A and the logic diagrams of Figure B.


### SUMMARY OF MODULES IN BASIC GATE GROUP

	GATES PER	INPUTS PER	POSITIVE	OUTPUTS	PER GATE
MODULE	MODULE	GATE	LOGIC	Y (OR)	Z (NOR)
ECL2500	2	4	OR/NOR	1	1
ECL2501	1	9	OR/NOR	i	1
ECL2502	3	2	OR/NOR	1	1
ECL2503	4	2	NOR		N (1 (4)
ECL2504	4	1	OR/NOR	4	4.0
ECL2505	3	3	NOR		1
ECL2511	4	2 (1 common to each gate)	OR	1	

#### schematic



### logic



Positive logic OR/NOR functions or negative logic AND/NAND functions are provided at the Y (OR) and Z (NOR) outputs, as shown.

Emitter-follower outputs require external pull-down resistors. The wired-OR function can be obtained by connecting emitter-follower outputs of separate gates together. Only one pull-down resistor is required for each wired-OR node.

### absolute maximum ratings (see note 1)

Terminal voltages and currents															٠.	See table below
Storage temperature range	 								٠.							-40°C to 150°C
Temperature range with supply a																

### TERMINAL VOLTAGE AND/OR CURRENT, $T_A = 0^{\circ}C$ TO 75°C (SEE NOTES 2 AND 3)


TERMINAL	REMARKS	VOL	TAGE	CURRENT
TERMINAL	NEWIANNS	CONTINUOUS	20-μs SURGE	CURRENT
v <sub>cc</sub>		2 V	4.5 V	
V <sub>EE</sub>		-4 V	−7 V	
Each	All other	−3.5 V	−4 V	
Input	inputs open	2 V	2 V	
Output Y	All inputs high			-40 mA
Output Z	All inputs low			-40 mA

### recommended operating conditions

Supply voltage V <sub>CC</sub> .			 			. 1.32 V ± 2%
Reference voltage V <sub>RR</sub>			 			. 0 V (GND)
Reverse bias on unused	inputs	s	 			$-1 V \pm 0.5 V$
Load on each output	4. 5.00			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	characterized at 270 $\Omega$ to V	EE, $50 \Omega$ to GND
Operating free-air tempe	erature	range				0°C to 75°C

- NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.
  - 2. Maximum terminal conditions must be considered as mutually exclusive.
  - 3. All voltages are referenced to  $V_{\mbox{\footnotesize{BB}}}$ , which is at GND.

### logic



NC-No internal connection

#### truth tables (for this series, H = positive voltage, L = negative voltage, X = irrelevant)

		ECL	2500			Г	72.5		4.55	E	CL25	01	i jiri		2.50			ECL	2502		E	CL25	03	E	CL25	04
Α	В	С	D	Υ	Z	A	В	С	D	E	F	G	Н	1	Υ	Z	Α	В	Y	Z	Α	В	Z	Α	Y	Z
	1		1	١, ١	н	L	L	L	L	L	L	L	L	L	L	Н	L	L	L	н	L	L	Н			н
-		١,٠	-	1	.	Н	X	X	Х	X	X	X	X	Χ	Н	L	Н	X	н	L	н	X	L	-	-	. 17
н	х	Х	х	н	L	×	Н	Х	Х	Х	Х	Х	Х	х	Н	L	×	н	н	L	×	н	L		н	91 P
						×	Х	Н	х	Х	Х	Х	Х	х	Н	L	Н	Н	Н	L	Н	Н	L		П	
x	н	Х	X	н	L	×	X	X	Н	Х	X	Х	Х	Х	н	L	100		E	CL25	05	5 ( ) ( )		E	CL25	11
						×	X	X	X	H	Χ	Х	Х	х	Н	L		4	В		С	T	z	A	В	Y
X	X	Н	X	Н	L	×	Х	X	Х	Χ	Н	Х	Х	Х	Н	L			L		L		Н	L	L	L
						×	X	X	X	X	Χ	Н	X	Х	Н	L	1	4	×		×		L	Н	х	Н
X	Х	Х	Н	Н	L	×	X	X	X	X	Х	X	Н	Х	Н	L		K	Н		х		L			
١				l		×	Х	X	Х	Х	X	X	X	н	Н	L	1:	X	х		н		L	X	Н	H
Н	Н	Н	Н	Н	_	Н	Н	Н	Н	Н	Н	Н	Н	н	Н	L	1	+	н		н		L	Н	Н	Н

### electrical characteristics at specified free-air temperature

					·		MOL	OULE			,		1
	PARAMETER	TEST FIGURE	TEST COND	ITIONS*	ECL2500	ECL2501	ECL 2502	ECL2503	ECL2504	ECL2505	ECL2511	SEE NOTE 4	UNIT
v <sub>iH</sub>	High-level input voltage		a fix	0°C 25 C 75 C	•	•	•	•	•	•	•	150 720 150 720 150 720	m∨
y <sub>IL</sub>	Low-level input voltage			0°C 25 C 75 C	•	•	•	•	•	•	•	-1500 -150 -1500 -150 -1500 -150	mV
V <sub>OH(Y)</sub>	High-level output voltage at OR output	2	V <sub>1</sub> = 0.2 V	0°C 25 C 75 C	•	•	•		•		•	315 390 350 425 500 495 580	mV
V <sub>OL(Y)</sub>	Low-level output voltage at OR output	2	V <sub>1</sub> = -0.2 V	0°C 25°C 75°C	•	•	•		•		•	-505 -445 -490 -425 -350 -385 -310	mV
V <sub>OH(Z)</sub>	High-level output voltage at NOR output	2	V <sub>1</sub> = -0.2 V	0°C 25°C 75°C	•	•	•	•	•	•		315 390 350 425 500 495 580	mŲ
V <sub>OL(Z)</sub>	Low-level output voltage at NOR output	2	V <sub>1</sub> = 0.2 V	0°C 25`C 75`C	•	•	•	•	•	•		-385 -420 -365 -310 -325 -280	mV
V <sub>OL(Z)</sub>	Low-level output voltage at NOR output	2	V <sub>1</sub> = 0.4 V	0°C 25°C 75°C	•	•	•	•	•	•		-505 -455 -490 -425 -380 -315	mV
V <sub>ОН(Y)</sub>	High-level output voltage at OR output	2	V <sub>I</sub> = 0.15 V	0°C 25°C 75°C	•	•	•		•		•	290 325	m∨
V <sub>OL(Y)</sub>	Low-level output voltage at OR output	2	V <sub>I</sub> = -0.15 V	0°C 25°C 75°C	•	•	•		•		•	-325 -290	mV
V <sub>OH(Z)</sub>	High-level output voltage at NOR output	2	V <sub>1</sub> = -0.15 V	0°C 25°C 75°C				•		•		290 325	mV
V <sub>OL(Z)</sub>	Low-level output voltage at NOR output	2	V <sub>1</sub> = 0.15 V	0°C 25°C 75°C				•		•		290 260	mV
I <sub>IH</sub>	High-level input current (each input)	3	V <sub>1</sub> = 0.5 V	0°C 25°C 75°C	•	•	•	•	•	•	•	255 235 200	μΑ
hr.	Low-level input current	4	V <sub>1</sub> = ~3.2 V	0°C 25°C 75°C	•	•	•	•	•	•	•	-0.5† -0.6† -0.9†	μА
¹cc					•					0.0		8 15 4 8	-
or	Supply current	5	V, = -0.5 V	25°C			•					13 21 18 28	mA
-1EE	Cappy Current		, , , , , , , , , , , , , , , , , , ,					Ė	٠	•		18 28 13 21	1 "
C <sub>in</sub>	Input capacitance (each input)		See Note 5	25°C	•	•	•	•	•		•	18 A 28 - 5 5	pF
<sup>z</sup> out	Output impedance		See Note 6	25°C	•			•				5	Ω

<sup>\*</sup>  $V_{BB}$  = GND,  $V_{CC}$  = 1.32 V  $\pm$ 1%,  $V_{EE}$  = -3.20 V  $\pm$ 1%.

<sup>†</sup> These are worst-case values for nine inputs in parallel. See Supplementary Parameter Measurement Information for each gate.

NOTES: 4. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.

C<sub>in</sub> is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform
is integrated with respect to time to determine Q. C<sub>in</sub> = Q/V.


Constant-current loads are used to determine the output impedance which is derived from the slope of a V<sub>O</sub> vs I<sub>O</sub> curve,

### typical operating characteristics at specified free-air temperature (see figure 1)

PARAMETER	c <sub>լ</sub>	_	ECL2500 ECL2502 ECL2504	ECL	2501	ECL2503 ECL2505	ECL	.2511	UNIT
, anameren	~L	TA	ANY OUTPUT	Y OUTPUT	Z OUTPUT	ANY OUTPUT	A INPUTS	B INPUT	ONIT
.31			TYPt	TYPt	TYPt	TYPt	TYPt	TYPt	
		0°C	2.4	2.4	2.6	2.6	2.4	2.7	
Propagation delay time, high-to-low-level output	4 pF	25°C	2.3	2.3	2.4	2.5	2.5	2.8	ns
and/or		75°C	2.4	2.4	2.6	2.6	2.4	2.7	
		0°C	3.5	3.5	3.8	3.8	3.4	3.4	
Propagation delay time, low-to-high-level output	50 pF	25°C	3.3	3.3	3.5	3.5	3.6	3.7	ns
		75°C	3.5	3.5	3.8	3.8	3.4	3.4	
		0°C	3.3	3.3	5.1	4.3	4.0	4.2	
THL Transition time,	4 pF	25°C	3.0	3.0	4.8	4.0	3.8	4.0	ns
and/or		75°C	3.3	3.3	5.1	4.3	4.0	4.2	
		0°C	4.2	4.2	4.7	4.4	4.5	4.7	
Transition time, low-to-high-level output	50 pF	25°C	3.9	3.9	4.4	4.1	4.3	4.5	ns
		75°C	4.2	4.2	4.7	4.4	4.5	4.7	

†See Supplementary Parameter Measurement Information for MIN and MAX values at T = 25°C


### PARAMETER MEASUREMENT INFORMATION



### FIGURE 1-PROPAGATION DELAY AND TRANSITION TIMES


- NOTES: 7. The generator has the following characteristics:  $Z_{out}$  = 50  $\Omega$ , PRR = 1 MHz.
  - 8. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 k $\Omega$  paralleled by 2 pF, or a 50- $\Omega$  impedance system can be used. The 50- $\Omega$  resistors designated R $_{\rm O}$  are the oscilloscope input resistance in the 50- $\Omega$  system or discrete resistors with a high-impedance probe.
  - 9. C<sub>L</sub> includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.

### PARAMETER MEASUREMENT INFORMATION<sup>†</sup>




- A.  $V_1$  is applied to each input separately. B. Each output is tested separately.

FIGURE 2-VOH AND VOL




Each input is tested separately.

FIGURE 3-IH



All inputs of all gates are connected in parallel.

FIGURE 4-IL



- A. All gates are tested simultaneously.
- B. ICC is the total current into all VCC terminals.

FIGURE 5-ICC OR IEE

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

	TERMIN BE TE	STED		11	NPUT CONDIT	ions					
PARAMETER (SEE NOTE 10)	(SEE NO	OUTPUTS	TEST FIGURE	INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)	T <sub>A</sub>	MIN	TYP	MAX	UNIT
CL2500	V <sub>BB</sub> (pin 1	5 ) = GND,	V <sub>CC</sub> (pin	3 and pin	6) = 1.3	2 V, V <sub>EE</sub> (p	in 10 ) =	-3.2 V			
	1,13,14,16	2			Paring Library	Salas and Section 1981	o°c	315	390		
<sup>V</sup> он(Y)	8,9,11,12	5	2	0.2 V	-0.5 V	-0.5 V	25°C 75°C	350	425 495	500 580	mV
	1,13,14,16	2	2				0°C	- 505	-445		
V <sub>OL(Y)</sub>	8,9,11,12	- 5	] 2	-0.2 ∨	-0.5 V	−0.5 V	25°C 75°C	-490	-425 -385	-350 -310	m∨
,	1,13,14,16	4	2		251		0°C	315	390		
V <sub>ОН(Z)</sub>	8,9,11,12	7		-0.2 V	-0.5 V	-0.5 V	25°C 75°C	350	425 495	500 580	m∨
	1,13,14,16	4			25.1		0 ° C 25 ° C		-385		
V <sub>OL(Z)</sub>	8,9,11,12	7	2	0.2 V	-0.5 V	-0.5 V	75°C	-420	-365 -325	-310 -280	m∨
V	1, 13, 14, 16	4	2	0.4 V	05.77	0.5.1/	0°C	- 505	455		
V <sub>OL(Z)</sub>	8, 9, 11, 12	7	7	U.4 V	-0.5 V	-0.5 V	25°C 75°C	-490	-425 -380	-315	m∨
V <sub>ОН(Y)</sub>	12	5	2	0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C	290 325			mV
V <sub>OL(Y)</sub>	12	5	2	-0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C			- 325 290	mV
	1,13,14,16						0°C			255	
'нн	8,9,11,12		3	0.5 V	-0.5 V	-0.5 V	25°C 75°C			235 200	μА
	1,13,14,16			All in	puts of both g	ates	0°C			-0.5	
'IL	8,9,11,12		1 4	ing	arallel at -3.2	٧	25°C 75°C			-0.5 -0.8	μА
CL2501	V <sub>BB</sub> (pin 19	5) = GND,	V <sub>CC</sub> (pin 3	) = 1.32 \	/, V <sub>EE</sub> (pi	n 10) = -:	3.2 V				
V <sub>ОН(Y)</sub>	1,7,8,9,11, 12,13,14,16	2	2	0.2 V	-0.5 V		0°C 25°C 75°C	315 350	390 425 495	500 580	mV
<sup>V</sup> OL(Y)	1,7,8,9,11, 12,13,14,16	2	2	−0.2 V	-0.5 V		0°C 25°C 75°C	- 505 -490	-455 -425 -385	-350 -310	m∨
V <sub>OH(Z)</sub>	1,7,8,9,11, 12,13,14,16	4	2	-0.2 V	-0.5 ∨		0°C 25°C 75°C	315 350	390 425 495	500 580	mV
V <sub>OL(Z)</sub>	1,7,8,9,11, 12,13,14,16	4	2	0.2 V	-0.5 V		0°C 25°C 75°C	420	- 385 - 365 - 325	310 280	mV
V <sub>OL(Z)</sub>	1,7,8,9,11, 12,13,14,16	4	2	0.4 ∨	-0.5 V		0°C 25°C 75°C	-505 - 490	-455 -425 -380	-315	mV
V <sub>OH(Y)</sub>	1	2	2	0.15 V	-0.5 V		0°C 25°C 75°C	290 325			m∨
V <sub>OL(Y)</sub>	1	2	2	−0.15 V	-0.5 V		0°C 25°C 75°C			-325 -290	mV
i <sub>tH</sub>	1,7,8,9,11, 12,13,14,16	•	3	0.5 V	-0.5 V		0°C 25°C 75°C			255 235 200	μА
		tage of the state of					o°c	خويب خشيخ		0.5	

<sup>11.</sup> Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

### electrical characteristics at specified free-air temperature

	BE TI	NALS TO ESTED			INPUT CONDITION	ons					
PARAMETER (SEE NOTE 10)	INPUTS	OTE 11) OUTPUTS	TEST FIGURE	INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATES	T <sub>A</sub>	MIN	ТҮР	MAX	UNIT
ECL2502	VRR (p	<u>Y Z</u> in 15 ) = G	ND Vcc (	pin 3 and		32 V, VEE (	pin 10 )	= -3.2 \	,		Ļ
	14,16	2	1 100 (				0°C				Ť ·
V <sub>OH(Y)</sub>	12,13	4	2	0,2 V	-0.5 V	-0.5 V	25°C	315 350	390 425	500	mV
OH(1)	9,11	7	1				75°C		495	580	
	14,16	2					0°C	-505	-445		
V <sub>DL(Y)</sub>	12,13	4	2	0,2 V	-0,5 V	-0.5 V	25°C	490	-425	-350	m∨
	9,11	7					75°C		-385	-310	
	14,16	1					0°C	315	390		1
V <sub>OH(Z)</sub>	12,13	5	2	-0.2 V	-0,5 ∨	−0.5 V	25°C 75°C	350	425 495	500 580	m∨
	9,11	8	<del> </del>				<b></b>	<del> </del>	495	500	<del> </del>
	14,16	1	1				0°C		-385		l
V <sub>OL(Z)</sub>	12,13	. 5	2	0.2 ∨	-0.5 V	-0.5 V	25°C 75°C	-420	-365 -325	310 280	m∨
<u>-</u>	9,11	8	<b>_</b>	ļ			<u> </u>				-
	14,16	1	2	0.4 ∨	-0.5 V	-0.5 V	0°C 25°C	-505 -490	-455 -425		mV
V <sub>OL(Z)</sub>	9,11	5 8	4 " 4	0.4 V	-0.5 V	-0.5 V	75°C	490	-380	-315	"" <b>"</b>
	3,11		<u> </u>							,	<del> </del>
· v	11	7 .	2	0.15 ∨	−0.5 V	-0.5 V	0°C 25°C	290 325			m∨
V <sub>OH(Y)</sub>		1 1	_	0.10 1	0.5 7		75°C	323			""
							0°C				
V <sub>OL(Y)</sub>	11	7	2	-0.15 V	-0.5 V	-0.5 V	25°C			-325	mV
OL(Y)			1 7 7				75°C			-290	
	14,16				:		0°C			255	
T <sub>IH</sub>	12,13		3	0.5 ∨	-0.5 V	-0.5 V	25°C			235	μΑ
	9,11		ļ				75°C			200	
	14,16				N :		0°C			-0.5	
I <sub>IL</sub>	12,13		4		II inputs of all gate parallel at -3.2 \		25°C	100		-0.5	μΑ
	9,11	V		100			75°C			-0.6	
CL2503	V <sub>BB</sub> (pir	15 ) = GN	ND, VCC (p	in 3 and p	oin 6 ) = 1.3	2 V, VEE (p	in 10 ) =	= −3.2 V			
	1,16	2									
	13,14	4	1	0.014	66.4	0.5.1/	0°C	315	390	500	
V <sub>OH(Z)</sub>	11,12	5	2	−0.2 V	-0.5 V	-0.5 V	25°C 75°C	350	425 495	500 580	- mV
	8,9	7									<u> </u>
	1,16	2	1	1			0°C		-385		1
V <sub>OL(Z)</sub>	13,14	5	2	0.2 V	-0.5 V	-0.5 V	25°C	-420	-365	-310	m∨
OL(2)	11,12 8,9	7	1				75°C	factorial and	-325	-280	
	1,16	2	<del> </del>				-	-	<del></del>		
	13,14	4	1				0°C	-505	-455		
V <sub>OL(Z)</sub>	11,12	5	2	0.4 V	-0.5 V	-0.5 V	25°C 75°C	-490	-425 -380	-315	mV
garage and the second	8.9	7			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	14 20, 444	1. 1. 1. 1. 1. 1.		-300	-313	
							0°C	290		-	
V <sub>OH(Z)</sub>	9	7	2	-0.15 V	-0.5 V	-0.5 V	25°C	325			mV
							75°C		<u> </u>		
							0°C				
V <sub>OL(Z)</sub>	9	7	2	0.15 V	-0.5 V	-0.5 V	25°C			-290	mV
						·	75°C			-260	ļ
	1.16						0°C			255	
I <sub>IH</sub>	13,14		3	0.5 V	−0.5 V	-0.5 V	25°C			255	μА
in in			1 11 11 11	1			75°C	1			100
		<del> </del>	1	i			/5 C			200	
	8,9						/5 C			200	-
	8,9 1,16			Δ	Il inputs of all con-	es.	0°C			-0.5	
H <sub>IL</sub>	8,9		4		II inputs of all gate						μΑ

NOTES: 10. See page 4 for defining term associated with each symbol.

> Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

	BET	NALS TO ESTED			INPUT CONDITION	DNS					
PARAMETER (SEE NOTE 10)	INPUTS	OUTPUTS	TEST FIGURE	INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATES	TA	MIN	ТҮР	MAX	UNIT
ECL2504	V <sub>BB</sub> (pir	15) = GND	V <sub>CC</sub> (pin	3 and pin	6) = 1.32 V,	V <sub>EE</sub> (pin 10	o) = -3.	2 V			
	14	1 900					0°C	315	390		
V <sub>OH(Y)</sub>	13	4	2	0.2 V		-0.5 V	25°C	350	425	500	mV
	12	5 8					75°C		495	580	
	14	1		<u> </u>	<del></del>	<del></del>					
	13	4				05.4	0°C 25°C	-505	-445	250	
V <sub>OL(Y)</sub>	12	5	2	−0.2 V		−0.5 V	75°C	490	-425 -385	-350 -310	m۷
was the same	11	8		100					414		
	14	16	Service of the				0°C	315	390	- AA, 6.	1.1.2
V <sub>OH(Z)</sub>	13	. 2	2	-0.2 V		-0.5 V	25°C	350	425	500	mV
OH(2)	12	7					75°C		495	580	
	11	9 16		ļ							
	13	2		1. 1.1			0°C		-385		
V <sub>OL(Z)</sub>	12	7	2	0.2 V		-0.5 V	25°C	-420	- 365	-310	mV
	11	9					75°C		-325	-280	
	14	16					-0-				
	13	2	2	0.4 V		-0.5 V	0°C 25°C	-505 -490	-455 -425		mV
V <sub>OL(Z)</sub>	12	7 9					75°C		-380	-315	
		9					1000			4.8	
	13	4	4 5-5				0°C	290			
V <sub>OH(Y)</sub>	'3	•	2	0.15 V		−0.5 V	25°C 75°C	325			mV
					<del> </del>						
	13	4					0°C			205	
V <sub>OL(Y)</sub>			2	−0.15 V		-0.5 V	25°C 75°C			-325 -290	mV
	14										
	13						o°c			255	
<sup>1</sup> iH	12		3	0.5 V		−0.5 V	25°C 75°C			235 200	μΑ
Section 1	11						/5 C			200	
	14						o°c	1.5 7.5 40.55		۸. ا	
ԿL	13		4		nputs of all gate n parallel at -3.	Sur	25°C	do mas		-0.5 -0.5	μА
	12 11				n parallel at -3	2 <b>V</b>	75°C			-0.5	
ECL2505		15) = GND,	V Inia	2 and nin i	s) - 1 22 V	V /nin 10	1 - 2	) V			
			ACC (biii	o and pin	6/ - 1.32 V,	AEE (bill 10	7 = =3.2	. •			
	1,14,16	2					0.,C	315	390		
V <sub>OH(Z)</sub>	11,12,13	4	2	−0.2 V	−0.5 V	-0.5 V	25°C	350	425	500	mV
	7,8,9	5					75°C		495	580	
	1,14,16	2					0°C		-385		
V <sub>OL(Z)</sub>	11,12,13	4	2	0.2 V	−0.5 V	-0.5 V	25°C	420	-365	-310	mV
	7,8,9	5 2					75°C		-325	-280	
	1,14,16 11,12,13	4				25.4	0°C	-505	-455	174.00	sait.
V <sub>OL(Z)</sub>	7,8,9	5	2	0.4 V	0.5 V	−0.5 V	25°C 75°C	-490	-425 -380	-315	mV
	- 0,0,7	- 1				1 14 14 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		0.122.144			77
	9	5	. 2	-0.15 V	-0.5 V	-0.5 V	0°C 25°C	290 325			mV
V <sub>OH(Z)</sub>			4	-0.15 V			75°C				1110
							0°C		+		
V <sub>OL(Z)</sub>	9	5	2	0.15 V	-0.5 V	-0.5 V	25°C			-290	mV
OL(Z)							75°C			-260	
And the second	1,14,16		4. 8	and the			0°C			255	No.
Чн	11,12,13		3	0.5 V	−0.5 V	−0.5 V	25°C			235	μΑ
	7,8,9	est transfer		194144444		er er fame i	75°C			200	
	1,14,16	26726363			All inputs of all g		0°C			-0.5	
Contraction of the Contraction o	11,12,13		4				25°C			-0.6	μА
l <sub>IL</sub>	7,8,9		Service in the same		in parallel at -3.	2 V	75°C	4 5 6 7 7 7 1		-0.9	

NOTES: 10. See page 4 for defining term associated with each symbol.

 Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

#### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

### electrical characteristics at specified free-air temperature

	BET	NALS TO ESTED		11	NPUT CONDITION	S					
PARAMETER (SEE NOTE 10)	INPUTS	OUTPUTS Y Z	TEST FIGURE	INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATES	T <sub>A</sub>	MIN	ТҮР	MAX	UNIT
ECL2511	V <sub>BB</sub> (pin	15) = GND,	V <sub>CC</sub> (pin	2, pin 3, pir	6, and pin 7	) = 1.32 V,	V <sub>EE</sub> (p	in 10) =	-3.2 V		
V <sub>ОН(Y)</sub>	16,14 13,14 12,14 9,14	1 4 5	2	0.2 ∨	-0.5 V	-0.5 V	0°C 25°C 75°C	315 350	390 425 495	500 580	mV
V <sub>OL(Y)</sub>	16,14 13,14 12,14 9,14	1 4 5	2	-0.2 V	-0.5 V	-0.5 V	0°C 25°C 75°C	505 490	-445 -425 -385	-350 -310	mV
<sup>V</sup> ОН(Y)	16	1	2	0.15 ∨	−0.5 V	-0.5 V	0°C 25°C 75°C	290 325	-		mV
V <sub>OL(Y)</sub>	16	1	2	-0.15 V	-0.5 V	-0.5 V	0°C 25°C 75°C			-3 <b>2</b> 5 -290	m∨
Чн	16 13 12 9		3	0.5 V	-0.5 V	-0.5 V	0°C 25°C 75°C			255 235 200	mV
	14		3	0.5 V	-0.5 V		0°C 25°C 75°C			1020 940 800	μΑ
t <sub>IL</sub>	16 13 12 9		4		Il inputs of all gates n parallel at -3.2 V		0°C 25°C 75°C			-0.5 -0.5 -0.8	μΑ

NOTES: 10. See page 4 for defining term associated with each symbol.

11. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

### **GENERAL APPLICATION INFORMATION**

Multiple V<sub>CC</sub> terminals have been supplied to reduce crosstalk noise. All V<sub>CC</sub> terminals should be connected even if all gates in a module are not used.

Applications of the ECL2500 basic gates at other than data sheet conditions are covered in a separate family application document.

General loading for fan-out may be divided into two classes:

#### CLASSI

#### Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

#### CLASS II

### Long-Line or Distributive Loading.

These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASSI loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.

### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION operating characteristics at specified free-air temperature (see figure 1)

CL2500  1, 13, 2, 14, 4 16  CL2501  1,7,8, 9,11, 12,13, 14,16  1,7,8, 9,11, 12,13, 14,16	LOANI 8, 9, 5, 11, 7 12	INPUT	INPUT	OUTPUT	pF 4 50	T <sub>A</sub> = 0°C NW → 2.4	MAX	T <sub>A</sub> = 2	MAX	T <sub>A</sub> = 75°C		T <sub>A</sub> = 0°	C XAM	Z	A = 25	MAX	NIM	= 75°	°C
CL2500  1, 13, 2, 14, 4 16  CL2501  1,7,8, 9,11, 12,13, 14,16  1,7,8, 9,11, 12,13, 4	8, 9, 5, 11, 7	TURUI	INPUT	OUTPL	4	2.4	],	.5 2.3			N N N N N N N N N N N N N N N N N N N		MAX						200
1, 13, 2, 14, 4 16 CL2501 1,7,8, 9,11, 12,13, 14,16 1,7,8, 9,11, 12,13,	9, 5, 11, 7								3.3	2.4		3.3	 	1.7	3.0	4.7		3.3	
13, 2, 14, 4 16 CL2501 1,7,8, 9,11, 12,13, 14,16 1,7,8, 9,11, 12,13,	9, 5, 11, 7								3.3	2.4		3.3		1.7	3,0	4.7		3.3	
14, 4 16 CL2501 1,7,8, 9,11, 12,13, 14,16 1,7,8, 9,11, 12,13,	11, 7								3.3	2.4	1.	3.3		1.7	3,0				-
16  CL2501  1,7,8, 9,11, 12,13, 14,16  1,7,8, 9,11, 12,13, 4					50	3.5	2												
1,7,8, 9,11, 12,13, 14,16 1,7,8, 9,11, 12,13,					l		. (	.4 3.3	4.4	3.5		4.2		2.5	3.9	6.5		4.2	
9,11, 12,13, 14,16 1,7,8, 9,11, 12,13,										1									
12,13, 2 14,16 1,7,8, 9,11, 4 12,13, 4						[				100	T								_
12,13, 14,16 1,7,8, 9,11, 12,13,			1		4	2,4	1	.5 2.3	3.3	2.4	-	3.3		1.7	3.0	4.7		3.3	
1,7,8, 9,11, 12,13,					50	3.5	1.	.4 3.3		3.5	1	4.2		25	3.9	c r		4.2	_
9,11, 12,13,					50	3.5		.4 3.3	4.4	3.5	4	4.2		2.5	3.9	0.5		4.2	_
12,13,					4	2.6	- 1	.6 2.4	3.4	2.6		5.1		2.8	4.8	6.5		5.1	
. 1			-		<u></u>		_				4		_						
					50	3.8	2	4 3.5	4.5	3.8		4.7		2.8	4.4	6.5		4.7	
CL2502			L		L	L		S 1		<u> </u>			1						
T			Ϊ		Г	Ι	$\neg \Gamma$		<u> </u>	Γ	Т								_
2,	4,	7,			4	2.4	1	.5 2.3	3.3	2.4		3.3		1.7	3.0	4.7		3.3	
14,16	12,13 5	9,11	1 1 50		50	3.5	1 2	.4 3.3	4.4	3.5		4.2		2.5	3.9	6.5		4.2	_
CL2503					<u> </u>	1				L			!		- 12 14				- 1
					4	2.6	Τ.	.7 2.5	2.5	2.6	T	4.3		20	4.0	F.C.		4.3	_
1, 2	13,	11, 5	8,	7	-	2.6		./ 2.5	3.5	2.6		4.3		2.0	4.0	5,6		4.3	
16	14	12	9		50	3.8	2	.4 3.5	4.5	3.8		4.4		2.8	4.1	6.5		4.4	
CL2504		<u> </u>								!									
7					4	2.4	1	.5 2.3	3.3	2.4		3.3		1.7	3.0	4.7		3.3	
14 16	13 4,	12 5,	11	8, 9		-	$\perp$		-		-			-				<u> </u>	_
"		7		9	50	3.5	2	,4 3.3	4.4	3.5		4.2		2.5	3.9	6.5		4.2	ŝ.
CL2505			<u> </u>													:			
1,	11,	7,			4	2.6	1	.7 2.5	3.5	2.6		4.3		2.8	4.0	5.6		4.3	
14, 2	12, 4	8, 5	P				+				+		-				_		-
16	13	9			50	3.8	2	.4 3.5	4.5	3.8		4,4		2.8	4.1	6.5		4.4	
CL2511						alay je sa.					1,757		10.11						
					4	2,4	Ι,	.7 2.5	3.5	2.4	1	4.0		2.6	3.8	5.2		4.0	
16 1	13 4	12 5	9	8	<u> </u>		+			ļ	+			-			-	-	-
					50	3.4	2	.4 3.6	4.5	3.4		4.5		2.6	4.3	6.5		4.5	
					4	2.7	1.	.9 2.8	3.7	2.7		4.2		26	4.0	5.4		4.2	_
14 1	14 4	14 5	14	8			-	2.0	3.7		$\perp$			- 3	5	J			_
					50	3.4	2	.7 3.7	4.0	3.4	. 1			100	4,5			4.7	

NOTES: 12.


<sup>13.</sup> The input pulse is measured as it is applied sequentially to each input of the gate under test and a waveform measurement is made at each of the outputs of that gate. Times are as defined in Figure 1.

Bias voltages and loads for the gate under test are shown in Figure 1. Unused gates have inputs biased to -0.5 V, outputs under load, and power applied.

#### mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive,



#### terminal designations

Pin assignments are shown in the table below and correspond to the logic diagrams on page 3.

Outputs are denoted Y or Z. Inputs are denoted A, B, C, etc.

Respective inputs and outputs are identified by a gate number preceding the pin symbol.

Power is supplied via the  $\rm V_{CC}, \rm V_{EE},$  and  $\rm V_{BB}$  terminals.

V<sub>BB</sub> is a reference voltage.

NC indicates no internal connection.

#### PIN ASSIGNMENTS

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2500	1A	1Y	v <sub>cc</sub>	1Z	2Y	v <sub>cc</sub>	2Z	2A	2B	v <sub>EE</sub>	2C	2D	1B	1C	V <sub>BB</sub>	<b>1</b> D
ECL2501	Α	Υ	v <sub>cc</sub>	Z	NC	NC	В	С	D	V <sub>EE</sub>	E	F	G	Н	V <sub>BB</sub>	1
ECL2502	1Z	1Y	v <sub>cc</sub>	2Y	2Z	v <sub>cc</sub>	3Y	3Z	ЗА	VEE	3B	2A	2B	1A	V <sub>BB</sub>	1B
ECL2503	1A	1Z	v <sub>cc</sub>	2Z	3Z	v <sub>cc</sub>	4Z	4A	4B	V <sub>EE</sub>	ЗА	3B	2A	2В	V <sub>BB</sub>	1B
ECL2504	1Y	2Z	v <sub>cc</sub>	2Y	3Y	v <sub>cc</sub>	3Z	4Y	4Z	V <sub>EE</sub>	4A	ЗА	2A	1A	V <sub>BB</sub>	1 <i>Z</i>
ECL2505	1A	1Z	v <sub>cc</sub>	2Z	3Z	v <sub>cc</sub>	3A	3B	3C	v <sub>EE</sub>	2A	2В	2C	1B	∨ <sub>BB</sub>	1C
ECL2511	1Y	v <sub>cc</sub>	v <sub>cc</sub>	2Y	3Y	v <sub>cc</sub>	v <sub>cc</sub>	4Y	4A	V <sub>EE</sub>	NC	ЗА	2A	В	V <sub>BB</sub>	1A

PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.


### ECL2500 SERIES EMITTER-COUPLED-LOGIC (ECL) MULTIFUNCTION GATES FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

#### description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- Basic Gate Modules
- Multifunction Gate Modules
- Bistable Modules



- Arithmetic Modules
- Interface Modules
- Memory Module

### family features

19

- High speed . . . typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ±225 mV typical at 25°C

This data sheet covers the multifunction-gate modules. Separate data sheets cover the balance of the ECL2500 modules.


#### ECL2500 series multifunction gates

The seven ECL2500 series modules that form the multifunction gate group are shown in the table below. These modules contain various combinations of the multifunction ECL circuit shown in the schematic of Figure A and the logic diagrams of Figure B.

#### SUMMARY OF MODULES IN MULTIFUNCTION GATE GROUP

	GATES PER	INPUTS PER	POSITIVE	OUTPUTS PER MODULE			
MODULE	MODULE	GATE	LOGIC	Y	Z		
ECL2506	4	3	NOR-OR		1		
ECL2507	5	2	NOR-OR		1		
ECL2508	6	2	NOR-OR		1		
ECL2509	4		OR-AND/NOR-OR	1 1	1		
ECL2510	4	3,3,3,2	OR-AND/NOR-OR	1	1		
ECL2512	6	2 (1 common to each 2 gates)	NOR-OR		2		
ECL2513	4	2 (1 common to 2 gates)	OR-AND/NOR-OR	2	2		

schematic OUTPUTS OF OTHER GATES COMPONENT VALUES SHOWN ARE NOMINAL FIGURE A - TYPICAL SCHEMATIC



Positive logic OR-AND/NOR-OR functions or negative logic AND-OR/NAND-AND functions are provided at the Y and Z outputs, as shown.

Emitter-follower outputs require an external pull-down resistor. The wired-OR function can be obtained by connecting emitter-follower outputs of separate gates together. Only one pull-down resistor is required for each wired-OR node.

truth tables (for this series, H = positive voltage, L = negative voltage, X = irrelevant)

#### ECL2506

				- 1	NP	UT	S					OUTPUT
Α	В	С	D	E	F	G	Н	ı	J	K	L	Z
L	L	L	X	X	Х	X	Х	Х	Х	X	X	H
X	Х	X	L	L	L	×	х	Х	х	Х	X	Н
Х	Х	X	X	Х	X	L	L	L	X	X	Х	н
Х	Х	X	x	х	х	х	Х	Х	L	L	L	н
		Fc				outp gate						nput
Н	Х	X	Н	Х	Х	Н	Х	X	Н	X	Х	L
X	Н	Х	Х	Н	Х	Х	Н	Х	X	Н	Х	L
Х	Х	Н	X	Х	Н	х	X	Н	X	Х	Н	L

### ECL2510

	, i			11	NPL	ITS				10.0	OUT	PUTS
Α	В	С	D	E	F	G	Н	1	J	K	Υ	Z
L	L	×	X	Χ	X	х	Х	х	Х	Х	L	н
X	Х	L	L	L	X	X	Х	Х	Х	х	L	Н
Х	Х	X	Х	Х	L	L	L	х	X	X	L	Н
X	Х	X	Х	X	Х	X	X	L	L	L	L	н
ا	or	a H								east HIG	one in H	put
Н	X	н	Х	Х	Н	X	Х	Н	х	Х	н	L
X	Н	х	Н	X	х	Н	х	Х	Н	х	н	L
X	Н	X	Х	н	х	Х	н	х	х	Н	н	L

#### ECI 2507

				IN	PU	TS				OUTPUT
Α	В	С	D	E	F	G	Н	ı	J	Z
L	L	X	Х	X	X	Х	Х	X	Х	Н
х	х	L	L	х	х	×	х	X	Х	н
X	Х	х	Х	L	L	х	Х	X	Х	Н
X	Х	×	Х	Х	Х	L	L	х	X	Н
X	Х	×	х	X	х	X	х	L	L	н
	Fo					out, e m				ne input iH
н	Х	Н	Х	Н	X	Н	Х	Н	Х	L
х	Н	x	Н	х	Н	х	Н	х	Н	L

#### ECL2512

6.5			B)	200	NP	UTS		100				OUT	PUTS
1A	D	1B	Ε	1C	F	2A	D	2B	Ε	2C	F	1Z	2Z
L	L	Х	X	X.	X		L					н	Determined
Х	Х	L	L	X	Х				L			Н	by inputs
Х	Х	х	Х	L	L						L	н	2A,2B,2C,
Н	Х	н	Х	Н	Х	14.53		980.2				L	D,E, and F
X	Н	Х	Н	X	Н		Н		Н		Н	L	(See below
	L					L	L	X	X	Х	Х	Determined	Н
			L			x	X	L	L	Х	х	by inputs	н
					L	×	Х	х	х	L	L	1A,1B,1C,	н
						н-	Х	Н	Х	Н	Х	D,E, and F.	l L
	Н		Н		Н	X	Н	×	Н	х	Н	(See above)	L .

For a LOW output from either section, at least one input of each gate in that section must be HIGH.

### ECL2508

					NP	JTS	;					OUTPUT
Α	В	С	D	E	F	G	Н	ı	J	К	L	Z
L	L	X	X	Х	Х	Х	Χ	X	X	X	Х	Н
Х	х	L	L	х	х	х	Х	Х	х	X	Х	Н
Х	х	×	х	L	L	х	х	х	X	X	Х	Н
Х	х	×	х	X	X	L	L	х	х	X	Х	н
Х	х	×	x	X	х	х	Х	L	L	х	Х	Н
Х	х	×	X	х	х	Х	Х	Х	х	L	L	Н
		Fo							leas be l			nput
Н	Х	н	Х	Н	Х	н	Х	Н	Х	Н	X	L
x	н	x	н	x	H	x	н	x	н	X	Н	L

### ECL2509


			IN	PU	TS		Say.	OUTP	UTS
Α	В	С	D	E	F	G	Н	Υ	Z
L	L	×	Х	х	X	X	х	L	Н
x	Х	L	L	х	Х	х	Х	L	Н
x	Х	х	X	L	L	х	Х	L	Н
X	Х	х	×	×	х	L	L	L	Н
	or		ne	inp		of e	ach	Z, at I gate I	east
Н	Х	Н	х	Н	Х	Н	Х	Н	L
х	н	х	Н	x	Н	x	н	н	L


#### ECL2513


	*		INP	UTS				OUTPUTS				
1A	1B	1C	D	2A	2B	2C	D	1Y 1Z	2Y 2Z			
L.	L	Х	Х					LH	Determined			
X	X	L	L				L	LH	by inputs			
н	X	н	X					H L	2A,2B,2C, and D.			
х	Н	Х	н				Н	H L	(See below)			
				L	L	Х	Х	Determined	LH			
			L	X	Х	L	L	by inputs	LH			
				Н	х	н	X	1A,1B,1C, and D.	H L			
			н	Х	н	х	Н	(See above)	H L			


For a HIGH Y and LOW Z from either section, at least one input of each gate in that section must be HIGH

logic












NC-No internal connection

♦ — Collector Dot







	POSIT	IVE LOGIC	NEGA <sup>*</sup>	TIVE LOGIC
MODULE		<b>Z Z Z Z Z Z Z Z Z Z</b>	Y	Z
ECL2506		A+B+C + D+E+F + G+H+I + J+K+L		ABC · DEF · GHI · JKL
ECL2507		A+B + C+D + E+F + G+H + I+J		AB · CD · ÈF · GH · IJ
ECL2508		A+B + C+D + E+F + G+H + I+J + K+L		AB · CD · EF · GH · IJ · KL
ECL2509	(A+B) (C+D) (E+F) (G+H)	A+B + C+D + E+F + G+H	AB + CD + EF + GH	AB • CD • EF • GH
ECL2510	(A+B) (C+D+E) (F+G+H) (I+J+K)	A+B + C+D+E + F+G+H + I+J+K	AB + CDE + FGH + IJK	AB · CDE · FGH · IJK
ECL2512		A+D + B+E + C+F		AD • BE • CF
ECL2513	(A+B) (C+D)	A+B + C+D	AB + CD	AB • CD

#### GENERAL APPLICATION INFORMATION

Multiple V<sub>CC</sub> terminals have been supplied to reduce crosstalk noise. All V<sub>CC</sub> terminals should be connected even if all gates in a module are not used.

Applications of the multifunction gates at other than data sheet conditions are covered in a separate ECL2500 series application document.

The multifunction gates divide into two groups with internal wired connections as follows:

MODULE	COLLECTOR DOTS	EMITTER DOTS
ECL2513 <sup>†</sup>	2	2
ECL2509	4	4
ECL2510	4	4
LOLZOIO	<b>.</b>	-

	MODULE	DOTS
	ECL2512†	3
	ECL2506	4
	ECL2507	5
i	ECL2508	6
Į	·	<u> </u>

<sup>†</sup>Each half

†Each half

General loading for fan-out may be divided into two classes:

### CLASS I Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

### CLASS II Long-Line or Distributive Loading.

These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.

### absolute maximum ratings (see note 1)

Terminal voltages and curren	nts			•				· .	٠.		٠.						٠.	٠.			٠.		See table below
Storage temperature range				٠,																			-40°C to 150°C
Temperature range with sup	ply	aı	nd	bia	as v	vol	ta	ges	ар	pli	ied	. :	•							•			-40°C to 100°C

### TERMINAL VOLTAGE AND/OR CURRENT, $T_A = 0^{\circ}C$ TO 75°C (SEE NOTES 2 AND 3)

TERMINAL	REMARKS	VOLT	AGE	A
IERMINAL	REWARKS	CONTINUOUS	20-μs SURGE	CURRENT
v <sub>cc</sub>		2 V	4.5 V	
V <sub>EE</sub>		-4 V	−7 V	
Each	All other	-3.5 V	-4 V	
Input	inputs open	2 V	2 V	
Output Y	All inputs high			-40 mA
Output Z	All inputs low			-40 mA

### recommended operating conditions

Supply voltage V <sub>CC</sub>	1.32 V ± 2%
Supply voltage V <sub>FF</sub>	
Reference voltage V <sub>RR</sub>	0 V (GND)
Reverse bias on unused inputs	
Normalized d-c fan-out	0 to 35
	erized at 270 $\Omega$ to VEE, 50 $\Omega$ to GND
Operating free-air temperature range	0°C to 75°C

NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.

- 2. Maximum terminal conditions must be considered as mutually exclusive.
- 3. All voltages are referenced to VBB, which is at GND.

### electrical characteristics at specified free-air temperature

	· · · · · · · · · · · · · · · · · · ·				L		М	ODU	LE						
	PARAMETER	TEST FIGURE	TEST COND	TIONS*	ECL2506	ECL2507	ECL 2508	EC12509	ECL2510	ECL2512	ECL2513	MIN	TYP	MAX	UNIT
v <sub>iH</sub>	High-level input voltage			0°C 25°C 75°C		•	•	•	•	•	•	150 150 150	i turki	720 720 720	m∨
V <sub>IL</sub>	Low-level input voltage			0°C 25°C 75°C	•	•	•	•	•	•	•	-1500 -1500 -1500	-	-150 -150 -150	mV
V <sub>ОН(Y)</sub>	High-level output voltage at Y output	2	V <sub>1</sub> = 0.2 V	0°C 25°C 75°C				•			•	315 350	390 425 495	500 580	mV
V <sub>OL(Y)</sub>	Low-level output voltage at Y output	2	V <sub>1</sub> = -0.2 V	0°C 25°C 75°C				•	•		•	-505 -490		-350 - <b>230</b>	mV
V <sub>OH(Z)</sub>	High-level output voltage at Z output	2	V <sub>1</sub> = -0.2 V	0°C 25°C 75°C	•	•	•	•	•	•	•	315 350	390 425 495	500 580	mV
V <sub>OL(Z)</sub>	Low-level output voltage at Z output	2	V <sub>1</sub> = 0.2 V	0°Ç 25°C 75°C	1.	•	•	•	•	•	•	-440		-310 -280	m∨
V <sub>OL(Z)</sub>	Low-level output voltage at Z output	2	V <sub>1</sub> = 0.4 V	0°C 25°C 75°C	•	•	•	•	•	•	•	-505 -490	-455 -425 -380	-315	m∨
v <sub>oh(z)</sub>	High-level output voltage at Z output	2	V <sub>1</sub> = -0.5 V	0°C 25°C 75°C		•	•	•	•	•	•			630† 700†	m∨
V <sub>ОН(Y)</sub>	High-level output voltage at Y output	2	v <sub> </sub> = 0.15 V	0°C 25°C 75°C				•	•			290 325			m∨
V <sub>OL(Y)</sub>	Low-level output voltage at Y output	2	V <sub>1</sub> = -0.15 V	0°C 25°C 75°C				•	•		•			-335 -215	mV
V <sub>OH(Z)</sub>	High-level output voltage at Z output	2	v <sub>1</sub> = -0.15 v	0°C 25°C 75°C	•	•	•			•		290 325			m∨
V <sub>OL(Z)</sub>	Low-level output voltage at Z output	2	V <sub>1</sub> = 0.15 V	0°C 25°C 75°C	•	•	•			•		. 11 su P		-290 -260	mV
l <sub>in</sub>	High-level input current (each input)	3	V <sub>1</sub> = 0.5 V	0°C 25°C 75°C		•	•			•				255 235 200	μΑ
l <sub>IL</sub>	Low-level input current	4	V <sub>1</sub> = -3.2 V	C C 25 C 75 C	•	•	•		•	•	•			-0.6‡ -0.8‡ -1.2‡	μА
CC or -1EE	Supply current	5 5	v <sub>j</sub> = -0.5 v	25 C		•	•	•	•	•		17 23 27 17 17 27		28 35 42 28 28 42	mA
C <sub>in</sub>	Input capacitance (each input)		See Note 5	25 C	1.	•	•	•		•	•	17	5	28	ρF
z <sub>out</sub>	Output impedance		See Note 6	25 °C	1.	•	•						5		Ω

<sup>\*</sup>V  $_{\mbox{\footnotesize BB}}$  = GND, V  $_{\mbox{\footnotesize CC}}$  = 1.32 V  $^{\pm}$  1%, V  $_{\mbox{\footnotesize EE}}$  = -3.20 V  $^{\pm}$  1%.

<sup>†</sup>These are worst case values for ECL2508 which has six emitters dotted. See Supplementary Parameter Measurement Information for each

<sup>‡</sup>These are worst-case values for twelve inputs in parallel. See Supplementary Parameter Measurement Information for each module.

NOTES: 4. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.


C<sub>in</sub> is measured using peak current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C<sub>in</sub> = Q/V.

<sup>6.</sup> Constant-current loads are used to determine the output impedance which is derived from the slope of a Vo vs lo curve.

### operating characteristics at specified free-air temperature (see figure 1)

				ECL2506 TH	RU ECL2	508, ECL2512	ECL2509,	ECL2510, ECL2513	
	PARAMETER	CL	TA	Z	OUTPUT	s	AN	Y OUTPUT	UNIT
				MIN	TYP	MAX	MIN	TYP MAX	
			0°C		2.6			2.6	
tPHL.	Propagation delay time,	4 pF	25°C	1.7	2.6	3.5	1.6	2.6 4.1	ns
	high-to-low-level output		75°C		2.6			2.6	
	and/or		0°C		3,6	V.		3,5	
<sup>t</sup> PLH	Propagation delay time,	50 pF	25°C	2.4	3.6	4.5	2.5	3,5 4.6	ns
	low-to-high-level output		75°C		3.6			3.6	
a 1 a 1 a 1 a 1		4.5	0°C		4.0			3.4	
t <sub>THL</sub>	Transition time,	4 pF	25°C	2.8	4.0	5.6	2.0	3.4 6.3	ns
	high-to-low-level output	1.0	75°C		4.1			3.5	
	and/or		0°C		4.5			4.4	
<sup>t</sup> TLH	Transistion time,	50 pF	25°C	2.8	4.5	6.5	2.5	4.3 6.5	ns
	low-to-high-level output		75°C		4.4			4.1	

#### PARAMETER MEASUREMENT INFORMATION




### FIGURE 1-PROPAGATION DELAY AND TRANSITION TIMES

NOTES: 7. The generator has the following characteristics:  $Z_{out}$  = 50  $\Omega$ , PRR = 1 MHz.


- 8. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 k $\Omega$  paralleled by 2 pF, or a 50- $\Omega$  impedance system can be used. The 50- $\Omega$  resistors designated R $_{\rm O}$  are the oscilloscope input resistance in the 50- $\Omega$  system or discrete resistors with a high-impedance probe. 9. CL includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.

### PARAMETER MEASUREMENT INFORMATION<sup>†</sup>



- A. The particular input voltages for each module are shown in the Supplementary Parameter Measurement Information Section.
- B. V<sub>1</sub> is applied to each input separately except where Note 13 applies.
- C. Each output is tested separately.

FIGURE 2-VOH and VOL




Each input is tested separately.

FIGURE 3-11H

O - Collector Dot


<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

### PARAMETER MEASUREMENT INFORMATION<sup>†</sup>



All inputs of all gates are connected in parallel.

FIGURE 4-IIL



- A. All gates are tested simultaneously.
- B. ICC is the total current into all  $V_{\mbox{CC}}$  terminals.

FIGURE 5-ICC or IEE

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

- Collector Dot

### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

### electrical characteristics at specified free-air temperature

	TERMIN.			11	PUT CONDIT	IONS			·		
PARAMETER	TO BE T		TEST	INPUT	OTHER	INPUTS			T1/D		
(SEE NOTE 10)	INPUTS	OUTPUTS Y Z	FIGURE	UNDER	OF SAME GATE	OF OTHER GATE(S)	TA	MIN	TYP	MAX	UNIT
ECL2506 V	/ <sub>BB</sub> (pin 15)	= GND, VC	C (pin 3) =	1.32 V, V <sub>E</sub>	E (pin 10) = -	-3.2 V					
VoH(Z)	1, 2, 4 6, 7, 8 9, 11, 12 13, 14, 16	5	2	−0.2 V	-0.5 V	See Note 12	0°C 25°C 75°C	315 350	390 425 495	500 580	mV
VOL(Z)	1, 2, 4 6, 7, 8 9, 11, 12 13, 14, 16	5	2	0.2 V	-0.5 V	See Note 13	0°C 25°C 75°C	-440	-385 -365 -325	-310 -280	mV
VOL(Z)	1, 2, 4 6, 7, 8 9, 11, 12 13, 14, 16	5	2	0.4 V	-0.5 V	See Note 13	0°C 25°C 75°C	-505 -490	-455 -425 -380	-315	mV
VoH(Z)	1, 2, 4 6, 7, 8 9, 11, 12 13, 14, 16	5	2		All inputs of a in parallel at -		0°C 25°C 75°C			615 685	mÌV
VOH(Z)	4	5	2	−0.15 V	−0.5 V	See Note 12	0°C 25°C 75°C	290 325			mV
VOL(Z)	4	5	2	0.15 V	-0.5 V	See Note 13	0°C 25°C 75°C			-290 -260	mV
<sup>1</sup> ІН	1, 2, 4 6, 7, 8 9, 11, 12 13, 14, 16		3	0.5 V	-0.5 V	-0.5 V	0°C 25°C 75°C			255 235 200	μΑ
IIL	1, 2, 4, 6, 7, 8, 9, 11, 12, 13, 14, 16		4		All inputs of a in parallel at -	-	0°C 25°C 75°C			-0.6 -0.8 -1.2	μΑ

<sup>11.</sup> Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

<sup>12.</sup> At least one input of each other gate must be at 0.5 V. Other inputs are biased to -0.5 V.

<sup>13.</sup> One input of each gate must be at  $V_{\parallel}$ . Other inputs are biased to -0.5  $V_{\bullet}$ 

### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

### electrical characteristics at specified free-air temperature

		TERMI			IN	PUT CONDIT	TIONS				
1	ARAMETER SEE NOTE 10)	(SEE N	OUT	TEST FIGURE	INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)	TA	MIN	TYP MAX	UNIT

ECL2507 VBB (pin 15) = GND, VCC (pin 3 and pin 6) = 1.32 V, VEE (pin 10) = -3.2 V

V <sub>OH(Z)</sub>	1, 2 7, 8 9, 11 12, 13 14, 16	5	2	-0.2 V -0.5 V See Note 12	0°C 25°C 75°C	315 350		500 580	mV
V <sub>OL(Z)</sub>	1, 2 7, 8 9, 11 12, 13 14, 16	5	2	0,2 V -0,5 V See Note 13	0°C 25°C 75°C	-440		-310 -280	mV
V <sub>OL(Z)</sub>	1, 2 7, 8 9, 11 12, 13 14, 16	5	2	0,4 V -0,5 V See Note 13	0°C 25°C 75°C	-505 -490	-455 -425 -380 -	315	mV
V <sub>ОН(Z)</sub>	1, 2 7, 8 9, 11 12, 13 14, 16	5	2	All inputs of all gates in parallel at -0,5 V	0°C 25°C 75°C			625 695	mV
V <sub>OH(Z)</sub>	2	5	2	-0.15 V -0.5 V See Note 12	0°C 25°C 75°C	290 325			mV
V <sub>OL(Z)</sub>	2	5	2	0.15 V -0.5 V See Note 13	0°C 25°C 75°C			290 260	mV
lπ	1, 2 7, 8 9, 11 12, 13 14, 16		3	0.5 V -0.5 V -0.5 V	0°C 25°C 75°C			255 235 200	μΑ
İIL	1, 2, 7, 8, 9, 11, 12, 13, 14, 16		4	All inputs of all gates in parallel at -3,2 V	0°C 25°C 75°C		-	-0.5 -0.7 -1.0	μΑ

<sup>11.</sup> Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

<sup>12.</sup> At least one input of each other gate must be at 0.5 V. Other inputs are biased to  $-0.5~\mathrm{V}$ .

<sup>13.</sup> One input of each gate must be at  $V_{\parallel}$ . Other inputs are biased to  $-0.5~V_{\parallel}$ 

### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

### electrical characteristics at specified free-air temperature

			NALS TO		IN	PUT CONDI	TIONS					
	PARAMETER (SEE NOTE 10)		TESTED NOTE 11) OUTPUTS Y Z	TEST FIGURE	INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)	TA	MIN	ТҮР	MAX	UNIT
ECL	.2508 V <sub>BB</sub> (	pin 15) =	GND, V <sub>CC</sub>	(pin 3) =	1.32 V, V <sub>E</sub>	(pin 10) =	−3.2 V				₽5 A.	
	Voн(z)	1, 16 2, 4 6, 7 8, 9 11, 12 13, 14	5	2	−0.2 V	-0.5 V	See Note 12	0°C 25°C 75°C	315 350	390 425 495	500 580	mV
	<sup>V</sup> ol(z)	1, 16 2, 4 6, 7 8, 9 11, 12 13, 14	5	2	0.2 V	−0.5 V	See Note 13	0°C 25°C 75°C	-440	-385 -365 -325	-310 -280	mV
,	Vol(z)	1, 16 2, 4 6, 7 8, 9 11, 12 13, 14	5	2	0.4 V	-0.5 V	See Note 13	0°C 25°C 75°C	-505 -490	-455 -425 -380	-315	mV
	Voн(z)	1, 16 2, 4 6, 7 8, 9 11, 12 13, 14	5	2	1	inputs of al parallel at —	-	0°C 25°C 75°C			630 700	mV
,	<sup>V</sup> oн(z)	11	5	2	-0,15 V	-0.5 V	See Note 12	0°C 25°C 75°C	290 325			mV
	VoL(Z)	11	5	2	0.15 V	-0.5 V	See Note 13	0°C 25°C 75°C	-		-290 -260	mV
	hн	1, 16 2, 4 6, 7 8, 9 11, 12 13, 14		<b>3</b>	0.5 V	−0.5 V	-0.5 V	0°C 25°C 75°C			255 235 200	μΑ
	lı∟	1, 2, 4, 6, 7, 8, 9, 11, 12, 13, 14, 16		4		inputs of all parallel at —		0°C 25°C 75°C			-0.6 -0.8 -1.2	μΑ

<sup>11.</sup> Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

<sup>12.</sup> At least one input of each other gate must be at 0.5 V. Other inputs are biased to -0.5 V.

<sup>13.</sup> One input of each gate must be at  $V_{\parallel}$ . Other inputs are biased to -0.5~V.

### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

### electrical characteristics at specified free-air temperature

	TERMI			and the second	IN	PUT CONDI	TIONS					
PARAMETER	TO BE		11)	TEST	INPUT UNDER	OTHER INPUT(S)	INPUTS OF OTHER	TA	MIN	TYP	MAX	UNIT
(SEE NOTE 10)	INPUTS			FIGURE	TEST	OF SAME GATE	GATE(S)	'А	WIIN		WAA	UNI
:L2509 V <sub>BE</sub>	(pin 15) :	= GNE	, v <sub>c</sub>	(pin 6) =	1.32 V, V <sub>E</sub>	E (pin 10) =	−3.2 V					
V <sub>OH(Y)</sub>	1, 16 8, 9 11, 12 13, 14	7		2	0.2 V	-0.5 V	0,5 V	0°C 25°C 75°C	315 350	390 425 495	500 580	m۱
V <sub>OL(Y)</sub>	1, 16 8, 9 11, 12 13, 14	7		2	−0.2 V	-0.5 V	See Note 12	0°C 25°C 75°C	-505 -490	-450 -410 -290	-350 -230	m۱
V <sub>OH(Z)</sub>	1, 16 8, 9 11, 12 13, 14	***	5	2	-0.2 V	-0.5 V	See Note 12	0°C 25°C 75°C	315 350	390 425 495	500 580	m۱
V <sub>OL(Z)</sub>	1, 16 8, 9 11, 12 13, 14		5	2	0.2 V	-0.5 V	See Note 13	0°C 25°C 75°C	-440	-385 -365 -325	-310 -280	m۱
V <sub>OL</sub> (z)	1, 16 8, 9 11, 12 13, 14		5	2	0.4 V	-0.5 V	See Note 13	0°C 25°C 75°C	-505 -490	-455 -425 -380	-315	m\
V <sub>OH(Z)</sub>	1, 16 8, 9 11, 12 13, 14		5	2	Professional and a second	II inputs of all		0°C 25°C 75°C			615 685	m)
V <sub>OH(Y)</sub>	8	7		2	0,15 V	−0 <b>.</b> 5 V	See Note 13	0°C 25°C 75°C	290 325			m\
V <sub>OL(Y)</sub>	8	7		2	-0 <b>.</b> 15 V	-0,5 V	See Note 12	0°C 25°C 75°C			-335 -215	m\
!н	1, 16 8, 9 11, 12 13, 14			3	0.5 V	-0.5 V	-0.5 V	0°C 25°C 75°C			255 235 200	μР
ŊĽ	1, 8, 9, 11, 12, 13, 14, 16			4		ll inputs of al parallel at –		0°C 25°C 75°C			-0.5 -0.6 -0.8	μР

<sup>11.</sup> Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

<sup>12.</sup> At least one input of each other gate must be at 0.5 V. Other inputs are biased to -0.5 V.

<sup>13.</sup> One input of each gate must be at  $V_1$ . Other inputs are biased to  $-0.5 \ V$ .

### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

INPUT CONDITIONS

### electrical characteristics at specified free-air temperature

PARAMETER	TO BE T		TEST	INPUT	OTHER	INPUTS					
(SEE NOTE 10)	INPUTS	OUTPUT	FIGURE	UNDER TEST	INPUT(S) OF SAME GATE	OF OTHER GATE(S)	TA	MIN	TYP	MAX	UNIT
CL2510 V	BB (pin 15)	= GND, \	/CC (pin 3) =	1.32 V, V <sub>EE</sub>	(pin 10) = -	3.2 V		un de la companya de	-		
V <sub>ОН(Y)</sub>	1, 2 6, 7, 8 9, 11, 12 13, 14, 16	4	2	0.2 V	-0.5 V	0.5 V	0°C 25°C 75°C	315 350	390 425 495	500 580	mV
VoL(Y)	1, 2 6, 7, 8 9, 11, 12 13, 14, 16	4	2	−0.2 V	-0.5 V	See Note 12	0°C 25°C 75°C	-505 -490	-450 -410 -290	-350 -230	mV
V <sub>OH(Z)</sub>	1, 2 6, 7, 8 9, 11, 12 13, 14, 16	5	2	−0.2 V	-0.5 V	See Note 12	0°C 25°C 75°C	315 350	390 425 495	500 580	mV
V <sub>OL(Z)</sub>	1, 2 6, 7, 8 9, 11, 12 13, 14, 16	5	2	0.2 V	-0.5 V	See Note 13	0°C 25°C 75°C	-440	-385 -365 -325	-310 -280	mV
V <sub>OL(Z)</sub>	1, 2 6, 7, 8 9, 11, 12 13, 14, 16	5	2	0.4 V	-0.5 V	See Note 13	0°C 25°C 75°C	-505 -490	-455 -425 -380	-315	mV
. Уон(z)	1, 2 6, 7, 8 9, 11, 12 13, 14, 16	5	2		l inputs of all g parallel at -0.		0°C 25°C 75°C			615 685	m∨
V <sub>OH(Y)</sub>	2	4	2	0.15 V	-0.5 V	See Note 13	0°C 25°C 75°C	290 325			mV
V <sub>OL(Y)</sub>	2	4	2	-0.15 V	-0.5 V	See Note 12	0°C 25°C 75°C			-335 -215	mV
Jun :	1, 2 6, 7, 8 9, 11, 12 13, 14, 16		3	0.5 V	-0.5 V	−0.5 V	0°C 25°C 75°C			255 235 200	μΑ
HI.	1, 2, 6, 7, 8, 9, 11, 12, 13, 14, 16		4	1	l inputs of all g parallel at -3.		0°C 25°C 75°C			-0.6 -0.8 -1.1	μА

<sup>11.</sup> Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

<sup>12.</sup> At least one input of each other gate must be at 0.5 V. Other inputs are biased to -0.5 V.

<sup>13.</sup> One input of each gate must be at  $V_{\parallel}$ . Other inputs are biased to  $-0.5~V_{\odot}$ 

### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

		NALS TO		IN	PUT CONDI	TIONS	100				March Salas
PARAMETER (SEE NOTE 10)		TESTED OTE 11) OUTPUTS Y Z	TEST FIGURE	INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	REMAINING INPUTS OF OTHER GATE(S)	TA	MIN	ТҮР	МАХ	UNIT
CL2512 VBE	(pin 15) :	= GND, V <sub>C</sub> (	pin 3 and	d pin 6) = 1	.32 V, V <sub>EE</sub> (	pin 10) = -3.2 '	V				
V <sub>OH(Z)</sub>	1,7 11,16 13,14 7,8 9,11	4	2	-0.2 V	−0.5 V	0.5 V	0°C 25°C 75°C	315 350	390 425 495	500 580	mV
VoL(z)	12, 13 1, 7 11, 16 13, 14 7, 8 9, 11 12, 13	4	2	0.2 V	-0.5 V	See Note 13	0°C 25°C 75°C	-440	-385 -365 -325	-310 -280	m∨
V <sub>OL(Z)</sub>	1,7 11,16 13,14 7,8 9,11	4 5	2	0.4 ∨	-0.5 V	See Note 13	0°C 25°C 75°C	-505 -490	-455 -425 -380	-315	m∨
Vон(z)	12, 13 1, 7 11, 16 13, 14 7, 8 9, 11 12, 13	4 5	2		ll inputs of a		0°C 25°C 75°C			600 670	mV
V <sub>OH(Z)</sub>	8	5	2	-0.15 V	-0.5 V	0.5 V	0°C 25°C 75°C	290 325			m۷
V <sub>OL(Z)</sub>	8	5	2	0.15 V	−0.5 V	See Note 13	0°C 25°C 75°C			-290 -260	mV
1ін	1 16 14 8 9		3	0.5 ∨	-0.5 V	-0.5 V	0°C 25°C 75°C			255 235 200	μΑ
	7, 11, 13		3	0.5 V	-0,5 V	-0.5 V	0°C 25°C 75°C			510 470 400	μА
lj∟ -×e n. sees	1, 7, 8, 9, 11, 12, 13, 14, 16		4		Il inputs of a		0°C 25°C 75°C			-0.6 -0.8 -1.2	μΑ

<sup>11.</sup> Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

<sup>13.</sup> One input of each gate must be at  $V_1$ . Other inputs are biased to  $-0.5~\rm{V}$ .

### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 10)	TERMINALS TO		1340, 51147	INPUT CONDITIONS			1 T T T T T T T T T T T T T T T T T T T				
	1	TESTED NOTE 11) OUTPUTS Y Z	TEST FIGURE	INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	REMAINING INPUTS OF OTHER GATE(S)	TA	MIN		TYP MAX	UNIT
L2513 V <sub>BB</sub>	(pin 15) =	GND, VC	(pin 3 an	d pin 6) = 1	.32 V, V <sub>EE</sub> (	pin 10) = -3.2 \	/				
V <sub>OH(Y)</sub>	14, 16 12, 13 8, 9	4 5	2	0.2 V	−0.5 V	0.5 V	0°C 25°C 75°C	315 350	390 425 495	500 580	mV
V <sub>OL(Y)</sub>	11, 12 14, 16 12, 13 8, 9 11, 12	- 4 - 5	2	-0.2 V	-0.5 V	0.5 V	0°C 25°C 75°C	-505 -490	-450 -410 -290	-350 -230	mV
V <sub>OH</sub> (Z)	14, 16 12, 13 8, 9 11, 12	7	2	-0.2 V	-0.5 V	0.5 V	0°C 25°C 75°C	315 350	390 425 495	500 580	mV
V <sub>OL</sub> (z)	14, 16 12, 13 8, 9 11, 12	2	2	0.2 V	-0.5 V	See Note 13	0°C 25°C 75°C	-440	-385 -365 -325	-310 -280	mV
V <sub>OL(Z)</sub>	14, 16 12, 13 8, 9 11, 12	2 7	2	0.4 V	-0.5 V	See Note 13	0°C 25°C 75°C	-505 -490	-455 -425 -380	-315	mV
V <sub>OH(Z)</sub>	14, 16 12, 13 8, 9 11, 12	2 7	2	1	All inputs of a n parallel at		0°C 25°C 75°C			580 650	mV
V <sub>OH(Y)</sub>	13	4	2	0.15 V	-0.5 V	0.5 V	0°C 25°C 75°C	290 325			m۱
V <sub>OL(Y)</sub>	13	4	2	-0.15 V	-0.5 V	0.5 V	0°C 25°C 75°C			-335 -215	m\
	14, 16 13 8, 9		3	0.5 V	-0.5 V	−0.5 V	0°C 25°C 75°C			255 235 200	μА
MH COMMON	12		3	0.5 V	-0.5 V	-0.5 V	0°C 25°C 75°C			510 470 400	μΑ
Ϊι	8, 9, 11, 12, 13, 14, 16		4		Il inputs of a	and the second of	0°C 25°C 75°C			-0.5 -0.6 -0.8	μΑ

NOTES: 10. See page 8 for defining term associated with each symbol.

<sup>11.</sup> Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

<sup>13.</sup> One input of each gate must be at  $V_{\parallel}$ . Other inputs are biased to  $-0.5~V_{\parallel}$ .

### TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION EMITTER-COUPLED-LOGIC GATES

#### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

operating characteristics at specified free-air temperature (see figure 1)

TE		SEE	NO	ΓES	16,	EST 17,	ED	շլ			<sup>t</sup> PHL PAG			H 1ES—ns								TIME	7.00		
		1:	В, А	ND	19)	· ·	-		T <sub>A</sub> =	0°C	T	= 25	5°C	TA=	: 75°	c	T <sub>A</sub> :	= 0°	c	TA	= 25	°C	TA	= 75	°c
INPUT	OUTPUT	INPUT	OUTPUT	INPUT	OUTPUT	INPUT	OUTPUT	рF	Z S	MAX	Z	ΤΥP	MAX	N N	d A	MAX	Z Z	ЧЬ	MAX	Z	TYP	MAX	Z Z	ďΔ	MAX
ECI	_250	06																							
1 2	5	6	5	9	5	13 14	5	4	2.	6	1.7	2.6	3.5	2	2.6		4	.0		2.8	4.0	5.6		4.1	
4		8		12		16	-	50	3.	6	2.4	3.6	4.5	3	3.6		4	.5		2.8	4.5	6.5	L	4.4	
C	L25	07				,					<u> </u>													, i	
1	5	7	5	9	5	12	5	4	2.		1.7	2.6	3.5		2.6			.0		2.8		5.6	ļ	4.1	
2		8		11		13		50	3.	<u> </u>	2.4	3.6	4.5		3.6			.5				6.5	ļ	4.4	
14	5							4	2.		1.7	2.6	3.5		2.6			.0		2.8	4.0	5.6		4.1	
16								50	3.	6	2.4	3.6	4.5	3	3.6		4	.5		2.8	4.5	6.5	L	4.4	
CI	_250	80															1				144 (1)				
1	5	2	5	6	5	8	5	4	2.	6	1.7	2.6	3.5	2	2.6		4	.0		2.8	4.0	5.6		4.1	
16		4	,	7		9		50	3.	6	2.4	3.6	4.5	3	3.6		4	.5		2.8	4.5	6.5		4.4	
11	5	13	5					4	2.	6	1.7	2.6	3.5	2	2.6		4	.0		2.8	4.0	5.6		4.1	
12		14	Ī				1	50	3.	6	2.4	3.6	4.5	3	3.6		4	.5		2.8	4.5	6.5		4.4	
CL	250	9						7.5																	
1	7	8	7	11	7	13	7	4	2.	6	1.6	2.6	4.1	2	2.6		3	.4		2.0	3.4	6.3		3.5	7, 8
16	5	9	5	12	5	14	5	50	3.	5	2.5	3.5	4.6	3	3,6		4	.4	4 75.	2.5	4.3	6.5		4.1	
CL	.251	10		<u> </u>							-						-			•					
1	4	6	4	9	4	13	4	4	2.	6	1.6	2.6	4.1	2	.6	19°E.	3	.4		2.0	3.4	6.3		3.5	
2	5	8	5	12	5	16	5	50	3.	5	2,5	3,5	4.6	3	.6	100	4	.4		2,5	4,3	6.5	130	4.1	
ECL	.251	12																						QV:	
1	_	11		13	4	7		4	2.	6	1.7	2.6	3,5	2	2.6		4	.0		2.8	4.0	5.6	ngin.	4.1	
7	4	16	4	14	4	8	5	50	3.	6	2.4	3.6	4.5	3	3.6		4	.5		2.8	4,5	6.5		4.4	
9	5	12	-					4	2	6	1.7	2.6	3,5	2	2.6		4	.0		2.8	4.0	5.6		4.1	
11	5	13	5					50	3.	6	2.4	3.6	4.5	3	3.6		4	.5		2.8	4.5	6.5		4.4	
CI	<b>.25</b>	13	7							84	126 - 1														
14	4	12	4	8	5	11	5	4	2	6	1.6	2.6	4.1		2.6	7	3	.4		2.0	3,4	6.3		3.5	
16	2	13	2	9	7	12	7	50	3.	5	25	3.5	4.6		3.6			.4	<u> </u>	2.5	4.3	65		4.1	


- NOTES: 16. Each gate is tested separately. At least one input of each of the other gates (excluding the inactive half of the ECL2512 or ECL2513) must be at 0.5 V with the other inputs at -0.5 V.
  - 17. The input pulse is measured as it is applied sequentially to each input of the gate under test, and a waveform measurement is made at each of the outputs of that gate. Times are as defined in Figure 1,
  - 18. Other inputs of the same gate as input under test are at -0.5 V.
  - 19. Bias voltages and loads for the half of the ECL2512 and ECL2513 under test are shown in Figure 1. The inactive half has remaining inputs biased to  $-0.5\ \text{V}$ , outputs under load, and power applied.

### TYPES ECL2506 THRU ECL2510, ECL2512, ECL2513 MULTIFUNCTION EMITTER-COUPLED-LOGIC GATES

#### mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



#### terminal designations

Pin assignments are shown in the table below and correspond to the logic diagrams on pages 4 and 5.

Outputs are denoted by Y or Z. Inputs are denoted by A, B, C, etc.

Respective inputs and outputs are identified by a gate number preceding the pin symbol.

Power is supplied via the VCC, VEE, and VBB terminals.

VBB is a reference voltage.

NC indicates no internal connection.

#### **PIN ASSIGNMENTS**

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2506	Α	В	Vcc	С	z	D	E	F	G	VEE	н	1	J	κ	V <sub>BB</sub>	L
ECL2507	Α	В	Vcc	NC	z	Vcc	С	D	Е	VEE	F	G	Н	1	V <sub>BB</sub>	J
ECL2508	A	С	Vcc	D	z	E	F	G	Н	VEE	1	J	κ	L	V <sub>BB</sub>	В
ECL2509	Α	NC	NC	NC	z	Vcc	Υ	С	D	VEE	E	F	G	н	V <sub>BB</sub>	В
ECL2510	Α	В	vcc	Υ	z	С	D	Ε	F	VEE	G	н	1	J	V <sub>BB</sub>	Κ
ECL2512	1A	NC	Vcc	1Z	2Z	Vcc	D	2A	2В	VEE	E	2C	F	1C	V <sub>BB</sub>	1B
ECL2513	NC	1Z	Vcc	1Y	2Y	VCC	2Z	2A	2B	VEE	2C	D	1C	1A	VBB	1B


### ECL2500 SERIES EMITTER-COUPLED-LOGIC (ECL) ARITHMETIC MODULES FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

#### description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- **Basic Gate Modules**
- **Multifunction Gate Modules**
- **Bistable Modules**



- **Arithmetic Modules**
- Interface Modules
- Memory Module

#### family features

- High speed. . .typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ±225 mV typical at 25°C


This data sheet covers the arithmetic modules. Separate data sheets cover the balance of the ECL2500 modules.


#### ECL2500 series arithmetic modules


The ECL2500 series arithmetic modules are summarized in the table below. These modules contain the multifunction ECL circuits shown in the schematics of Figures A and B. The basic principle of collector dotting and emitter dotting, used in both modules, is the shown in Figure C. Logic diagrams of ECL2515 and ECL2516 are shown on page 4.

#### SUMMARY OF ARITHMETIC MODULES

MODULE	GATES PER MODULE	INPUTS PER GATE	POSITIVE LOGIC	OUTPUTS OF MODULE
ECL2515 GROUP CARRY	5	1, 2, 3, 4, 5	OR-AND/NOR-OR	Y and Z
ECL2516 FULL SUM-CARRY ADDER	7	2, 2, 2, 3, 3, 3, 3	OR-AND/NOR-OR	$\Sigma$ , $\overline{\Sigma}$ , ${\sf C}_{m{O}}$ , and $m{ar{C}}_{m{O}}$








Positive logic OR-AND/NOR-OR functions or negative logic AND-OR/NAND-AND functions are provided at the various outputs of ECL2515 and ECL2516 as shown in the logic table.

Emitter-follower outputs require an external pull-down resistor. The wired-OR function can be obtained by connecting emitter-follower outputs of other modules together. Only one pull-down resistor is required for each wired-OR node. Each output of a module can be wired-OR connected independently of the other outputs of the module.

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 · DALLAS, TEXAS 75222

logic



NC-No internal connection

	POSITIVE	LOGIC	NEGATIVE LOGIC					
MODULE	IN-PHASE OUTPUT	OUT-OF-PHASE OUTPUT	IN-PHASE OUTPUT	OUT-OF-PHASE				
= 0.0	Y = A(B+I)(G+H+I) •	$Z = \overline{A} + \overline{B} + \overline{I} + \overline{G} + \overline{H} + \overline{I} +$	Y = A+BI+GHI+	Z = Ā · Bī · GHī ·				
ECL2515	(E+F+H+I)(C+D+E+H+I)	E+F+H+I+C+D+E+H+I	EFHI+CDEHI	EFHI • CDEHI				
	$\Sigma = (A+B+C)(\overline{A}+\overline{B}+C) \cdot$	$\overline{\Sigma} = \overline{A+B+C} + \overline{A} + \overline{B} + \overline{C} +$	$\Sigma = ABC + \overline{A}\overline{B}C +$	$\overline{\Sigma} = \overline{ABC} \cdot \overline{\overline{ABC}} \cdot$				
ECL2516	(Ā+B+Č)(A+B+C)	Ā+B+Ĉ+A+B+Ĉ	ĀBC+ABC	ĀBĒ • ABĒ				
	$C_O = (A+B)(B+C)(A+C)$	$\overline{C}_O = \overline{A+B+B+C+A+C}$	CO = AB+BC+AC	$\overline{C}_{O} = \overline{AB} \cdot \overline{BC} \cdot \overline{AC}$				

truth tables (for this series, H = positive voltage, L = negative voltage, X = irrelevant)

	ECI	L25	15
--	-----	-----	----

	4.30	j.	- 11	NPUT	S		<u> </u>	1 1	OUT	PUTS
Α	В	С	D	E	F	G	Н	- s1	Υ	Z
L-	×	X	X	X	Х	Х	X	Х	L	Н
X	L	X	X	X	X	X	X	L	L	- H:
X	X	X	X	X	X	L	L	L	L L	Н
X	X	X	X	L	L	X	L	L.	L	Н
			1		X	x	110	1	1	H
			and H		Z, all	input				
For	a LO	.ow.	and F For a	HIGH	Z, all I Y and	input				
For	a LO	.ow.	and F For a	HIGH	Z, all I Y and	input				
For mus	a LO st be l each ga	OW.	and F For a ust be	HIGH HIGH	Z, all IYand	input d LO\	NZ, a	t least	one ir	
For mus of e	a LO st be L each ga X	OW. ate mi	and F For a ust be X	HIGH HIGH X	Z, all IY and I. X	input d LO\ X	N Z, a	t least	one ir	
For mus of e H	a LO st be L each ga X H	OW. ate mi X X	and F For a ust be X X	HIGH HIGH X X	Z, all I Y and I. X X	input d LO\ X X	NZ,a X H	t least H X	one ir	

ECL2516

		IN	PUTS				OUT	PUTS	
Α	В	С	Ā	B	ō .	Σ	Σ	CO	ēο
L	L	L	Н	Н	Н	L	Н	L	, н
L	L	Н	Н	Н	- L	Н	L	i L	н
L	Н	L	Н	L	н	н	L	L	Н
L	Н	Н	Н	L	L	L	н	Н	L
Н	L	L	. L .	н	н	Н	L	L	Н
Н	L	Н	L	н	L	L	Н	н	L
Н	Н	L	L	L	Н	L	н	Н	L
H	Н	Н	L	L	L	Н	L	Н	L
				100	1 3		17.		

#### absolute maximum ratings (see note 1)

Ter	minal voltages and current	S	٠.			٠.	٠.																٠.	See table below
Sto	rage temperature range .		٠.	٠.		٠.	٠.		٠.	٠.		٠.			٠.				٠.		٠,			-40°C to 150°C
Ter	nperature range with suppl	y a	inc	d bi	ias	vo	Ita	ges	ap	pli	ed			•			٠.		٠.	•	•			-40°C to 100°C

#### TERMINAL VOLTAGE AND/OR CURRENT, TA = 0°C TO 75°C (SEE NOTES 2 AND 3)

	5544545	VOL.	CURRENT		
TERMINAL	REMARKS	CONTINUOUS	20-μs SURGE	CURRENT	
V <sub>CC</sub>		2 V	4.5 V		
VEE		-4 V	−7 V		
Each	All other	−3.5 V	−4 V		
Input	inputs open	2 V	2 V		
Output Y <sup>†</sup>	All inputs high			-40 mA	
Output Z <sup>†</sup>	All inputs low			-40 mA	

<sup>&</sup>lt;sup>†</sup>For ECL2516: Y =  $\Sigma$  or  $C_0$ , Z =  $\overline{\Sigma}$  or  $\overline{C}_0$ 

#### recommended operating conditions

Supply voltage VCC	1.32 V ± 2%
Supply voltage VEE	
Reference voltage VBB	
Reverse bias on unused inputs	
Normalized d-c fan-out	
Load on each output	characterized at 270 $\Omega$ to VEE, 50 $\Omega$ to GND
Operating free-air temperature range	0°C to 75°C

NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.

- 2. Maximum terminal conditions must be considered as mutually exclusive.
- 3. All voltages are referenced to  $V_{\mbox{\footnotesize{BB}}}$ , which is at GND.

#### ECL2515 electrical characteristics at specified free-air temperature

-		T		TES	т со	NDITIONS	;*						T
	PARAMETER	TEST FIGURE	TERMINA (SEE NOT		UTS	INPUT UNDER TEST,	OTHER INPUT(S) OF SAME	TIONS  REMAINING  INPUTS  OF OTHER	TA	MIN	ТҮР	MAX	UNIT
			INPUTS	Y	z	V <sub>1</sub>	GATE	GATES		(S	EE NOTE	5)	
VIH	High-level input voltage								0°C 25°C 75°C	150 150 150		720 720 720	mV
VIL	Low-level input voltage								0°C 25°C 75°C	1500 1500 1500		-150 150 150	mV
V <sub>OH(Y)</sub>	High-level output voltage at Y output	2	1 2, 16 13, 14, 16 11, 12, 14, 16 8, 9, 11, 14, 16	4		0.2 V	-0.5 V	0.5 V	0°C 25°C 75°C	315 350	390 425 495	500 580	mV
V <sub>OL(Y)</sub>	Low-level output voltage at Y output	2	Same as f VOH(Y) at			-0.2 V	-0.5 V	0.5 V	0°C 25°C 75°C	-505 -490	-450 -410 -290	-350 -230	mV
V <sub>OH</sub> (z)	High-level output voltage at Z output	2	1 2, 16 13, 14, 16 11, 12, 14, 16 8, 9, 11, 14, 16		5	-0.2 V	-0.5 V	0.5 V	0 °C 25 °C 75 °C	315 350	390 425 495	500 580	mV
V <sub>OL</sub> (Z)	Low-level output voltage at Z output	2	Same as f VOH(Z) ab			0.2 V	-0.5 V	See Note 6	0°C 25°C 75°C	-440	-385 -365 -325	-310 -280	mV
V <sub>OL(Z)</sub>	Low-level output voltage at Z output	2	Same as f VOH(Z) ab			0.4 V	-0.5 V	See Note 6	0°C 25°C 75°C	-505 -490	-455 -425 -380	-315	mV
V <sub>OH</sub> (Z)	High-level output voltage at Z output	2	Same as f VOH(Z) ab				All inputs of al in parallel at –		0°C 25°C 75°C			625 695	mV
Voh(Y)	High-level output voltage at Y output	2	1	4	-	0.15 V	-0.5 V	0.5 V	0°C 25°C 75°C	290 325			mV
V <sub>OL(Y)</sub>	Low-level output voltage at Y output	2	. 1	4		-0.15 V	-0.5 V	0.5 V	0°C 25°C 75°C			-335 -215	mV
ЧН	High-level input current (each input)	. 3	1, 2, 8, 9, 12, 13 11, 14, 16 See Note 7			0.5 V	−0.5 V	-0.5 V	0°C 25°C 75°C			255 235 200	μА
t <sub>IL</sub>	Low-level input current (all inputs)	4	1, 2, 8, 9, 11, 12, 13, 14, 16				All inputs of a in parallel at -		0°C 25°C 75°C			-0.8 -1 -1.5	μА
ICC or -IEE	Supply current	5					All inputs of al in parallel at –		25°C	20		36	mA
Cin	Input capacitance (see Note 8)								25°C		5		pF
Zout	Output impedance (see Note 9)			4	5				25°C		5		Ω

<sup>\*</sup>V<sub>BB</sub> (pin 15) = GND, V<sub>CC</sub> (pins 3 and 6) = 1.32 V  $\pm$ 1%, V<sub>EE</sub> (pin 10) = -3.20 V  $\pm$ 1%.

- NOTES: 4. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.
  - The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
  - 6. One input of each gate must be at  $V_{\parallel}$ . Other inputs are biased to  $-0.5~V_{\odot}$
  - 7. Terminals 11, 14, and 16 are internally connected to 2, 3, and 4 gates respectively, and maximum I<sub>1H</sub> for these terminals at each temperature can be determined by multiplying the value given for I<sub>1H</sub> by 2, 3, or 4 respectively.
  - 8. C<sub>in</sub> is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C<sub>in</sub> = Q/V. When a terminal is an input to more than one gate, multiply the value given by the number of gates to which this terminal is an input.
  - 9. Constant-current loads are used to determine the output impedance which is derived from the slope of a  $V_0$  vs  $I_0$  curve.

#### ECL2516 electrical characteristics at specified free-air temperature<sup>†</sup>

				TEST CO					4			1
	PARAMETER	TEST FIGURE	TERMIN (SEE NO		INPUT UNDER	OTHER INPUT(S)	REMAINING INPUTS	TA	MIN	TYP	MAX	UNI
			INPUTS	Y Z	TEST,	OF SAME GATE	OF OTHER GATES		(S	EE NOTE S	5)	
VIH	High-level input voltage							0°C 25°C 75°C	150 150 150		720 720 720	m۷
VIL	Low-level input voltage							0°C 25°C 75°C	- 1500 - 1500 - 1500		-150 -150 -150	m\
			16, 14 14, 13	2			11 1 410	14.2	14 di 1			
VOH(Y)	High-level output voltage at Y output	2	16, 13 16, 14, 13 9, 12, 13 9, 14, 11	7	0.2 V	-0.5 ∨	0.5 V	0°C 25°C 75°C	315 350	390 425 495	500 580	m۱
	Low-level output voltage		16, 12, 11 Same as	for			<u> </u>	0°C	-505	-450		-
VOL(Y)	at Y output	2	V <sub>OH(Y)</sub> a		-0.2 V	-0.5 V	0.5 V	25°C 75°C	-490	-410 -290	-350 -230	m'
V <sub>OH</sub> (z)	High-level output voltage at Z output	2	14, 13 16, 13 16, 14, 13 9, 12, 13	5	-0.2 V	-0.5 V	0.5 V	0°C 25°C 75°C	315 350	390 425 495	500 580	m\
	Low-level output voltage		9, 14, 11 16, 12, 11 Same as	for		<u>. 4 1 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</u>		0°C		-385		100
VoL(Z)	at Z output	2	V <sub>OH</sub> (Z) a	bove	0.2 V	0.5 V	See Note 6	25°C 75°C	440 505	365 325 455	-310 -280	m
V <sub>OL(Z)</sub>	Low-level output voltage at Z output	2	Same as VOH(Z) a		0.4 V	-0.5 V	See Note 6	25°C 75°C	-490	-425 -380	-315	m
			16, 14 14, 13 16, 13	4				0°C 25°C 75°C			600 670	
V <sub>OH</sub> (z)	High-level output voltage at Z output	<b>2</b>	16, 14, 13 9, 12, 13 9, 14, 11 16, 12, 11	5		All inputs of a in parallel at –		0"C 25"C 75"C		Argr	615 685	m
Voh(Y)	High-level output voltage at Y output	2	13	7	0.15 V	-0.5 V	0.5 V	0°C 25°C 75°C	290 325			m
V <sub>OL(Y)</sub>	Low-level output voltage at Y output	2	13	7	-0.15 V	−0.5 V	0.5 V	0°C 25°C 75°C			-335 -215	m
чн	High-level input current	3	9 11 12		0.5 V	-0.5 ∨	-0.5 V	0°C 25°C 75°C			510 470 400	μι
	(each input)		13 14 16	1		at in its given as a		0°C 25°C 75°C			1020 940 800	μ
իլ	Low-level input current (all inputs)	4	9, 11, 12, 13, 14, 16	ad Val.		All inputs of al in parallel at –		0°C 25°C 75°C			-0.9 -1.2 -1.8	μ
ICC or IEE	Supply current	5				All inputs of a in parallel at -		25°C	30		45	m
Cin	Input capacitance (see Note 8)			e de Sag				25°C		5		pl
z <sub>out</sub>	Output impedance (see Note 9)							25°C		5		2

<sup>\*</sup> $V_{BB}$  (pin 15) = GND,  $V_{CC}$  (pins 3 and 6) = 1.32 V  $\pm$  1%,  $V_{EE}$  (pin 10) = -3.20 V  $\pm$  1%.

NOTES: 4. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.


- 5. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
- 6. One input of each gate must be at  $V_{\parallel}.$  Other inputs are biased to  $-0.5\ V.$
- 8. C<sub>in</sub> is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C<sub>in</sub> = Q/V. When a terminal is an input to more than one gate, multiply the value given by the number of gates to which this terminal is an input.
- 9. Constant-current loads are used to determine the output impedance which is derived from the slope of a Vo vs Io curve.

 $<sup>^\</sup>dagger Y = \Sigma \text{ or } C_O; Z = \overline{\Sigma} \text{ or } \overline{C}_O.$ 

#### operating characteristics at specified free-air temperature (see figure 1)

					ECL2515	5		ECL2516	3	
	PARAMETER	CL	TA	EIT	HER OUT	PUT	А	NY OUTP	UT.	רואט
				MIN	TYP	MAX	MIN	TYP	MAX	1
	Propagation delay time,		0°C		2.6			2.6		
<sup>t</sup> PHL		4 pF	25°C	1.5	2.6	4.1	1.5	2.6	4.1	ns
	high-to-low level output and/or		75°C		2.6			2.6		
			0°C		3.5		100	3.5		
ŧРLН	Propagation delay time	50 pF	25°C	2.4	3.5	4.8	2.4	3.5	4.8	ns
	low-to-high-level output	<u> </u>	75°C		3.5			3.5		
	Tona distanta di Contra		0°C		4.0			4.0		5
<sup>t</sup> THL	Transition time,	4 pF	25°C	1.6	4.0	6.6	1.6	4.0	6.6	ns
	high-to-low-level output		75°C		4.1			4.1		
	and/or		0°C		4.7			4.7		1
<sup>‡</sup> TLH	Transition time,	50 pF	25°C	1.9	4.6	6.9	1.9	4.6	6.9	ns
	low-to-high-level output		75°C		4.4			4.4		

#### PARAMETER MEASUREMENT INFORMATION<sup>†</sup>



### VOLTAGE WAVEFORMS FIGURE 1-PROPAGATION DELAY AND TRANSITION TIMES

<sup>†</sup>For ECL2516: Y =  $\Sigma$  or  $C_{O}$ ; Z =  $\overline{\Sigma}$  or  $\overline{C}_{O}$ .

NOTES: 10. The generator has the following characteristics:  $Z_{out}$  = 50  $\Omega$ , PRR = 1 MHz.

OUTPUT Y

11. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 kΩ paralleled by 2 pF, or a 50-Ω impedance system can be used. The 50-Ω resistors designated R<sub>O</sub> are the oscilloscope input resistance in the 50-Ω system or discrete resistors with a high-impedance probe.

LEVEL

- 12. This test circuit shows only the principle of measuring propagation delay times and transition times; i.e., no internal connection of the input terminals is shown. See Table I for ECL2515 or Table II for ECL2516 for voltages to be applied to input terminals for each test.
- 13. C<sub>L</sub> includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.

#### PARAMETER MEASUREMENT INFORMATION


#### TEST TABLE I-ECL2515

IN	PUT TERMINAL CONDI	TIONS	OUTPUT
PULSE GENERATOR	0.5 V	–0.5 V	UNDER TEST
1 1 1 2	16	2, 8, 9, 11, 12, 13, 14	4, 5
2		8, 9, 11, 12, 13, 16	
16	1, 14	2, 8, 9, 11, 12, 13	4, 5
13		8, 9, 12, 14, 16	
14	1, 2, 11	8, 9, 12, 13, 16	4, 5
16		8, 9, 12, 13, 14	
<b>11</b> , 12, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34		8, 12, 14, 16	
12	1 20 12	8, 11, 14, 16	
14	1, 2, 9, 13	8, 11, 12, 16	4, 5
16		8, 11, 12, 14	
8		9, 11, 14, 16	
9		8, 11, 14, 16	
11	1, 2, 12, 13	8, 9, 14, 16	4,5
14		8, 9, 11, 16	
16		8, 9, 11, 14	

#### TEST TABLE II-ECL2516


, a ji sa ii i ja ja a jiyaaya e 🕕	NPUT TERMINAL CONDIT	IONS	OUTPUT
PULSE GENERATOR	0.5 V	-0.5 <b>∨</b>	UNDER TEST
16	44 40	9, 12, 14	
14	11, 13	9, 12, 16	2,4
14	0.40	11, 12, 13	
13	9, 16	11, 12, 14	2,4
16	12, 14	9, 11, 13	
13	12, 14	9, 11, 16	2,4
16		12, 13, 14	
14	9, 11	12, 13, 16	7,5
13		12, 14, 16	
9		11, 12, 13	
12	14, 16	9, 11, 13	7,5
13		9, 11, 12	
9		11, 14, 16	
14	12, 13	9, 11, 16	7,5
11		9, 14, 16	
16		11, 12, 13	
12	9, 14	11, 13, 16	7,5
14 P. S.		12, 13, 16	

#### PARAMETER MEASUREMENT INFORMATION<sup>†</sup>




- A. The particular input voltages for each module are shown in the electrical characteristics tables.
- ${\bf B.~V_{I}}$  is applied to each input separately except where Note 6 applies.
- C. Each output is tested separately.

FIGURE 2- $V_{\hbox{OH}}$  and  $V_{\hbox{OL}}$ 




Each input is tested separately.

FIGURE 3-I<sub>IH</sub>



\_\_\_\_\_

FIGURE 4-IIL



- A. All gates are tested simultaneously.
- B. I<sub>CC</sub> is the total current into all V<sub>CC</sub> terminals.

FIGURE 5-ICC or IEE

Collector dot

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

#### APPLICATION INFORMATION

#### ECL2515

The ECL2515 module is designed to provide the logic function for carry look-ahead in high-speed binary adders. In carry look-ahead, bit positions for binary numbers added together produce "generate" terms and "propagate" terms for the carry and sum logic equations.

The ECL2515 produces a "generate" term for 5 bits in one level of logic with a typical propagation delay of 3.0 nanoseconds with a fan-out of 4.

#### ECL2516

The ECL2516 is a full adder for two binary bits and carry-in that produces a sum and carry-out. The binary bits and their complements, along with carry-in and its complement, are required as inputs.

The sum and its complement and the carry-out and its complement are both produced in one level of logic with a typical propagation delay of 3.0 nanoseconds with a fan-out of 4.

#### general

Multiple VCC terminals have been supplied to reduce crosstalk noise. All VCC terminals should be connected even if all gates in a module are not used.

Applications of the arithmetic modules at other than data sheet conditions are covered in a separate ECL2500 series application document.

General loading for fan-out may be divided into two classes:

#### CLASS I Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.


#### CLASS II Long-Line or Distributive Loading.

These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.

#### mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



#### terminal designations

Pin assignments are shown in the table below and correspond to logic diagrams on page 4. Outputs are denoted by Y and Z for ECL2515 and by  $\Sigma$ ,  $\Sigma$ , C<sub>O</sub>, and  $\overline{C}$ O for ECL2516. Inputs are denoted by A through I for ECL2515 and by A, B, C,  $\overline{A}$ ,  $\overline{B}$ , and  $\overline{C}$  for ECL2516. Power is supplied via the V<sub>CC</sub>, V<sub>EE</sub>, and V<sub>BB</sub> terminals.

VBB is a reference voltage.

NC indicates no internal connection.

#### PIN ASSIGNMENTS

	PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
L	ECL2515	Α	В	Vcc	Υ	Z	Vcc	NC	С	D	VEE	Е	F	G	Н	V <sub>BB</sub>	- 1
	ECL2516	NC	СО	Vcc	ō₀	Σ	Vcc	Σ	NC	Ā	VEE	c	B	С	В	V <sub>BB</sub>	Α


### ECL2500 SERIES EMITTER-COUPLED-LOGIC (ECL) DECODER MODULE FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

#### description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- **Basic Gate Modules**
- **Multifunction Gate Modules**
- Bistable Modules



- Arithmetic Modules
- Interface Modules
- Memory Module

#### family features

- High speed. . .typical gate propagation delay time of 2.5 ns
  - Complementary OR/NOR outputs with capability for wired-OR connections
  - Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
  - High noise immunity: ± 225 mV typical at 25°C


This data sheet covers the decoder module. Separate data sheets cover the balance of the ECL2500 modules.

#### ECL2500 series 3-bit-to-8-line decoder with enable

The ECL2500 series decoder module is summarized in the table below. The schematic diagram of this module is shown in Figure A.

MODULE	GATES PER MODULE	INPUTS PER MODULE	OUTPUTS PER MODULE
	12	4	8
ECL2517	(4 input, 8 output)	(3 bits plus enable)	(1 per output gate)

#### schematic



PROPERTY OF THE PROPERTY OF

Emitter-follower outputs require external pull-down resistors. The wired-OR function can be obtained by connecting emitter-follower outputs of other gates to any of the outputs. Only one pull-down resistor is required for each wired-OR node.

#### absolute maximum ratings (see note 1)

Terminal voltages and currents																							See table below
Storage temperature range													•	•	٠.	٠.	٠.						-40°C to 150°C
Temperature range with supply a	anc	l b	ias	vo	olta	age	a	ppl	ie	d					٠.		٠.				٠.		-40°C to 100°C


#### TERMINAL VOLTAGE AND/OR CURRENT, TA = 0°C TO 75°C (SEE NOTES 2 AND 3)

	D 514 4 D 1/ 0	VOLTA	GE	OUDDENT
TERMINAL	REMARKS	CONTINUOUS	20-μs SURGE	CURRENT
Vcc		2 V	4.5 V	Y
VEE		-4 V	−7 V	
Each	All other	−3.5 V	-4 V	
Input	inputs open	2 V	2 V	
Any output	All inputs high			-40 mA

#### recommended operating conditions

Supply voltage V <sub>CC</sub>		1.32 V ± 2%
Supply voltage VEE		
Reference voltage VBB	 	0 V (GND)
Reverse bias on unused inputs		1 V ± 0.5 V
Normalized d-c fan-out		0 to 35
Load on each output		
Operating free-air temperature range		0°C to 75°C

- NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.
  - 2. Maximum terminal conditions must be considered as mutually exclusive.
  - 3. All voltages are referenced to  $V_{\mbox{\footnotesize{BB}}}$ , which is at GND.



truth table (for this module, H = positive voltage, L = negative voltage, X = irrelevant)

	INP	UTS				OUT	PUT	LINE	s		- 1
Α	В	С	D	0	1	2	3	4	5	6	7
X	X	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	Н	Н	н	н	Н	Н	Н	L
L	L	H	L	н	Η,	Н	Н	Н	н	L	Н
L	н	L	L	Н	н	Н	Н	Н	L	Н	Н
L	н	Н	L	Н	н	Н	Н	L	Н	Ĥ	Н
Н	L	L	L	н	н	Н	L	Н	Н	Н	Н
н	L	н	L	н	Н	L	Н	Н	Н	Н	Н
Н	Н	L	L	н	L	Н	Н	н	н	Н	Н
н	Н	Н	L	L	Н	н	н	н	н	Н	Н

#### electrical characteristics at specified free-air temperature\*

		1		INPUT CO			1		MIN	TYP	MAX	
	PARAMETER	TEST FIGURE	13 VI(A)	12 V <sub>I</sub> (B)	11 VI(C)	14 V <sub>I(D)</sub>	OUTPUT TERMINAL	TA	1	EE NOTE		UNI
⁄ін	High-level input voltage							0°C 25°C 75°C	150 150 150		720 720 720	mV
/IL	Low-level input voltage							0°C 25°C 75°C	-1500 -1500 -1500		-150 -150 -150	m\
/он(о)	High-level output voltage at line 0	1	0.5 V	0.5 V	0.5 V	0.2 V	5	0°C 25°C 75°C	290 325	365 400 470	500 570	m\
/OL(0)	Low-level output voltage at line 0	1	0.5 V	0.5 V	0.5 V	-0.2 V	5	0°C 25°C 75°C	-505 -490	445 425 385	-350 310	m
OH(1)	High-level output voltage at line 1	1	0.5 V	-0.2 V	-0.5 V	-0.5 V	7	0°C 25°C 75°C	290 325	365 400 470	500 570	m
OL(1)	Low-level output voltage at line 1	1	0.5 V	0.2 V	-0.5 V	-0.5 V	7	0°C 25°C 75°C	505 490	445 425 385	-350 -310	m
/OH(2)	High-level output voltage at line 2	1	0.5 V	0.2 V	0.5 V	-0.5 V	8	0°C 25°C 75°C	290 325	365 400 470	500 570	m
OL(2)	Low-level output voltage at line 2	1	0.5 V	-0.2 V	0.5 V	-0.5 V	8	0°C 25°C 75°C	-505 -490	-445 -425 -385	-350 -310	m
/OH(3)	High-level output voltage at line 3	1	-0.2 V	-0.5 V	-0.5 V	-0.5 V	9	0°C 25°C 75°C	290 325	365 400 470	500 570	n
OL(3)	Low-level output voltage at line 3	1	0.2 V	-0.5 V	0.5 V	-0.5 V	9	0°C 25°C 7 <b>5</b> °C	505 490	445 425 385	-350 -310	n
OH(4)	High-level output voltage at line 4	1	0.2 V	0.5 V	0.5 V	-0.5 V	16	0°C 25°C 75°C	290 325	365 400 470	500 570	n
OL(4)	Low-level output voltage at line 4	1	-0.2 V	0.5 V	0.5 V	-0.5 V	16	0°C 25°C 75°C	-505 -490	-445 -425 -385	-350 -310	n
OH(5)	High-level output voltage at line 5	1	-0.5 V	0.5 V	0.2 V	-0.5 V	1	0°C 25°C 75°C	290 325	365 400 470	500 570	n
OL(5)	Low-level output voltage at line 5	201	-0.5 V	0.5 V	-0.2 V	-0.5 V	1"	0°C 25°C 75°C	-505 -490	-445 -425 -385	-350 -310	,
OH(6)	High-level output voltage at line 6	1	-0.5 V	-0.5 V	-0.2 V	-0.5 V	2	0°C 25°C 75°C	290 325	365 400 470	500 570	n
OL(6)	Low-level output voltage at line 6	1	-0.5 V	-0.5 V	0.2 V	-0.5 V	2	0°C 25°C 75°C	-505 -490	-445 -425 -385	-350 -310	'n
он	High-level output voltage at all lines	1	-0.5 V	-0.5 V	-0.5 V	0.15 V	1, 2, 4, 5, 7, 8, 9, 16	0°C 25°C 75°C	290 325	365 400 470	500 570	'n
OL(7)	Low-level output voltage at line 7	1	-0.5 V	-0.5 V	-0.5 V	-0.15 V	4	0°C 25°C 75°C	505 490	-445 -425 -385	-350 -310	m
н	High-level input current	2		Input under other inpu	test at 0.5 ' ts at -0.5 V			0°C 25°C 75°C			165 150 125	μ
L	Low-level input current (all inputs)	3			in parallel 3.2 V			0°C 25°C 75°C			0.5 0.5 0.5	-
CC r EE	Supply current	4			in parallel 0.5 V			25°C	84		133	n
in	Input capacitance (see Note 5)							25°C		5		,
out	Output impedance (see Note 6)							25°C		5		Τ,

<sup>\*</sup> $V_{BB}$  (pin 15) = GND,  $V_{CC}$  (pin 3 and pin 6) = 1.32  $V \pm 1\%$ ,  $V_{EE}$  (pin 10) = -3.20  $V \pm 1\%$ .

NOTES: 4. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.

C<sub>in</sub> is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q, C<sub>in</sub> = Q/V.

<sup>6.</sup> Constant-current loads are used to determine the output impedance which is derived from the slope of a  $V_0$  vs  $I_0$  curve.

#### operating characteristics at specified free-air temperature (see figure 5)

TERMINALS TO BE TESTED (SEE NOTE 7)	CL	PR	tPHL and/o	::	S—ns		t <sub>THL</sub> and/or t <sub>TLH</sub>	-ns
INPUT	pF	T <sub>A</sub> = 0°C	T <sub>A</sub> = 2		T <sub>A</sub> = 75°C	T <sub>A</sub> = 0°C	TA = 25°C	T <sub>A</sub> = 75°C
14 5 14 7 14 8 14 9 14 16 14 1 14 2 14 4	4	4.8	3 4.8	6.6	5.0	3.6	2.3 3.7 5.5	3.6
14 5 14 7 14 8 14 9 14 16 14 1 14 1 14 2 14 4	50	5.9	3.9 5.8	7.7	5.8	4.5	2.5 4.3 6.5	4.2

NOTE: 7. The eight combinations of voltages at input terminals A, B, and C shown in the table of Figure 5, are applied sequentially. With each combination of input voltages, the enable input, D, is pulsed from the high level to the low level to give a low-level output at the particular output line shown in the table. The input pulse is measured as it is applied with each combination of input voltages and a waveform measurement is made at the corresponding output.

#### **GENERAL APPLICATION INFORMATION**

Multiple VCC terminals have been supplied to reduce crosstalk noise. All VCC terminals should be connected.

Applications of the ECL2517 decoder module at other than data sheet conditions are covered in a separate ECL2500 series application document.

General loading for fan-out may be divided into two classes:


#### CLASS I Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

#### CLASS II Long-Line or Distributive Loading.


These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4,5 inches of 50-ohm printed line (with dielectric constant of 4,5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4,5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4,5 inches of line.

#### PARAMETER MEASUREMENT INFORMATION<sup>†</sup>



 $\mathbf{V}_{\mathbf{I}}$  is applied to each input as specified in the electrical characteristics table.

FIGURE 1-VOH AND VOL



Each input is tested separately.

FIGURE 2-I





FIGURE 3-I<sub>IL</sub>




ICC is the total current into both V<sub>CC</sub> terminals.


FIGURE 4-ICC OR IEE

<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

#### PARAMETER MEASUREMENT INFORMATION



#### TEST CIRCUIT




#### FIGURE 5-PROPAGATION DELAY AND TRANSITION TIMES

- NOTES: 7. The eight combinations of voltages at input terminals A, B, and C shown in the table of Figure 5, are applied sequentially. With each combination of input voltages, the enable input, D, is pulsed from the high level to the low level to give a low-level output at the particular output line shown in the table. The input pulse is measured as it is applied with each combination of input voltages and a waveform measurement is made at the corresponding output.
  - 8. The generator has the following characteristics:  $\rm Z_{out}$  = 50  $\Omega$ , PRR = 1 MHz.
  - 9. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 kΩ paralleled by 2 pF, or a 50-Ω impedance system can be used. The 50-Ω resistor designated R<sub>O</sub> is the oscilloscope input resistance in the 50-Ω system or a discrete resistor with a high-impedance probe.
  - 10. Ci includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.

#### mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



#### terminal designations

Pin assignments are shown in the table below and correspond to the logic diagram on page 3. Outputs are denoted by the numbers 0 through 7. Inputs are denoted by A, B, C, and D. Power is supplied via the V<sub>CC</sub>, V<sub>EE</sub>, and V<sub>BB</sub> terminals. V<sub>BB</sub> is a reference voltage.

#### PIN ASSIGNMENTS

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2517	5	6	vcc	7	0	Vcc	1	2	3	VEE	С	В	Α	D	V <sub>BB</sub>	4


### ECL2500 SERIES DUAL EMITTER-COUPLED-LOGIC (ECL) PARALLEL EMITTER-FOLLOWER GATES FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

#### description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- Basic Gate Modules
- Multifunction Gate Modules
- Bistable Modules



- Arithmetic Modules
- Interface Modules
- Memory Modules

#### family features

- High speed . . . typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ± 225 mV typical at 25°C

This data sheet covers the parallel emitter-follower modules. Separate data sheets cover the balance of the ECL2500 modules.


#### ECL2500 series parallel emitter-follower gates

The four ECL2500 series modules that form the dual parallel emitter-follower gate group are shown in the table below. These modules contain various combinations of the ECL circuit shown in the schematic of Figure A and the logic diagrams of Figure B.


#### SUMMARY OF MODULES IN PARALLEL EMITTER-FOLLOWER GATE GROUP

	GATES PER	INPUTS PER	POSITIVE	OUTPUTS PER GATE				
MODULE	MODULE	GATE	LOGIC	Y(OR)	Z(NOR)			
ECL2520	2	2	OR/NOR	3	1			
ECL2521	2	3	OR	3				
ECL2522	2	4	NOR		2			
ECL2523	2	3	NOR		3			

#### schematic



#### logic



Positive logic OR/NOR functions or negative logic AND/NAND functions are provided at the Y (OR) and Z (NOR) outputs, as shown.

Emitter-follower outputs require an external pull-down resistor. The wired-OR function can be obtained by connecting emitter-follower outputs of separate gates together. Only one pull-down resistor is required for each wire-OR node. Each output of a gate can be wire-OR connected independently of the other outputs of that gate.

#### absolute maximum ratings (see note 1)

Terminal voltages and currents		 	See table below
Storage temperature range		 	-40°C to 150°C
Temperature range with supply ar	d bias voltages applied		-40°C to 100°C


### TERMINAL VOLTAGE AND/OR CURRENT, $T_A = 0^{\circ}C$ TO 75°C (SEE NOTES 2 AND 3)


TED14141	551115110	VOLT	CURRENT			
TERMINAL	REMARKS	CONTINUOUS	20-μs SURGE	CURRENT		
v <sub>cc</sub>		2 V	4.5 V	<u> </u>		
V <sub>EE</sub>		-4 V	-7 V			
Each	All other	−3.5 V	-4 V			
Input	inputs open	2 V	2 V			
Output Y	All inputs high			-40 mA		
Output Z	All inputs low			-40 mA		

- NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.
  - 2. Maximum terminal conditions must be considered as mutually exclusive.
  - 3. All voltages are referenced to  $\ensuremath{\text{V}_{\text{BB}}}\xspace$  , which is at GND.

#### recommended operating conditions

Supply voltage VCC				1.32 V ± 2%
Supply voltage VEE				3.2 V ± 2%
Reference voltage VBB				O V (GND)
Reverse bias on unused inputs	s			
Normalized d-c fan-out .				0 to 35
Load on each output		· · · · · ·	. characterized	at 270 $\Omega$ to VEE, 50 $\Omega$ to GND
Operating free-air temperature	e range .	fame a second		0°C to 75°C





	POSITIVE LO	OGIC OUTPUT	NEGATIVE LOGIC OUTPU				
MODULE	Y(OR)	Z(NOR)	Y (AND)	Z (NAND)			
ECL2520	A+B	A+B	AB	AB			
ECL2521	A+B+C		ABC				
ECL2522		A+B+C+D		ABCD			
ECL2523		A+B+C		ABC			

#### truth tables (for this series, H = positive voltage, L = negative voltage, X = irrelevant)

#### ECI 2520

ECLZSZU	80.000	1.0				
INPUTS				OUTPU'	TS	
A B		Y1	Y	2	<b>Y</b> 3	Z
L L X H H X H H		Н Н	L - H - H - H		L H H	H

DUAL 3-INPUT NOR GATE
(3 NOR OUTPUTS PER GATE)

#### ECL2521

1		INPUTS		OUTPUTS							
I	Α	В	С	Y1	Y2	Y3					
1	L	L	L	L	L	L					
١	Н	X	Х	н	н	н					
1	X	- H	X	н	н	н					
1	×	<b>Y</b>	i i								
١	Û	â		i i							

#### ECL2522

			INP	UTS				OUTF	UTS	ECL	2523	taries in	ag Principal		67.79			4 24 3	unija sa
	Α		В	······································	io a wigs	D	2	<u>'1</u>	Z2	0.73	100	INPL	JTS	0 8 Kg 3	N 14	21, 1200	0	UTPUTS	V OUT TO
1	L		L	L		L		Н	Н		Α	В		С		Z1		<b>Z2</b>	<b>Z</b> 3
150	н	girth the	L	as e Lie		L	d Physical	Lieur in	Series Especialis		L	10 2 L	Ŋ.	- 04 <b>L</b> 8	4	Н	1994	"H	Н
	X		н	X		X	1	Light H	Ŀ	1	H	X		×	1	Ł		t Late	L
A spire	×	5 N 100	X	H	Augustinia.	X	2004	Lordy.	L	er Hadri	X	Н		×		L		L	L
	X		X	X		н		L je je je	L		X	X		Н	14.9	L		L	L
	H		H	н	35 6 6	H	Marke 1	La balan	Nav <u>e</u> njal	ri styri	н	Н		н		L		Ľ	L

#### electrical characteristics at specified free-air temperature

PAF	RAMETER	1							MIN TY	P MAX	
1.7 B	AMETER	FIGURE			ECL2520	ECL2521	ECL2522	ECL2523	(SEÉ NO		UNI.
ViH	High-level input voltage			0°C 25°C					150 150	720 720	mv
10.00				75°C					150	720	
VIL	Low-level input voltage			0°C 25°C 75°C	•	•		•	1500 1500 1500	-150 -150 -150	, m\
Vон(Y)	High-level output voltage at OR output	2	V <sub>1</sub> = 0.2 V	0°C 25°C 75°C	•	•			290 36 325 40 47	00 500	m\
V <sub>OL(Y)</sub>	Low-level output voltage at OR output	2	V <sub>I</sub> = -0.2 V	0°C 25°C 75°C	•	•			-505 -44 -490 -42 -38	15 25 –350	m۱
				0°C 25°C 75°C	• 1				340 41 375 45	5 60 525	m\
V <sub>OH</sub> (z)	High-level output voltage at NOR output	2	V <sub>I</sub> = -0.2 V	0°C 25°C 75°C			•		280 35 315 39	55 90 500	m\
				0°C 25°C 75°C				•	290 36 325 40	65 00 500	m\
V <sub>OL(Z)</sub>	Low-level output voltage at NOR output	2	V <sub>1</sub> = 0.2 V	0°C 25°C 75°C	•				-38 -420 -36 -32	35 55 –310	m\
V <sub>OL(Z)</sub>	Low-level output voltage at NOR output	2	V <sub>I</sub> = 0.4 V	0°C 25°C 75°C	•		•	•	-505 -45 -490 -42 -38	55 25	m\
V <sub>OH(Y)</sub>	High-level output voltage at OR output	2	V <sub>1</sub> = 0.15 V	0°C 25°C 75°C	•	•			265 300		m\
V <sub>OL(Y)</sub>	Low-level output voltage at OR output	2	V <sub>I</sub> = -0.15 V	0°C 25°C 75°C	•	•				-325 -290	m\
	High-level output voltage	2	V <sub>I</sub> = -0.15 V	0°C 25°C 75°C			•		255 290		m۱
Vон(z)	at NOR output		V 0.15 V	0°C 25°C 75°C				•	265 300		m\
V <sub>OL(Z)</sub>	Low-level output voltage at NOR output	2	V <sub>I</sub> = 0.15 V	0°C 25°C 75°C			•	•	Andrew States	-290 -260	m)
liн П	High-level input current	3	V <sub>I</sub> = 0.5 V	0°C 25°C 75°C	•			•		510 <sup>†</sup> 470 <sup>†</sup> 400 <sup>†</sup>	μΑ
h <b>ւ</b>	Low-level input current	4	V <sub>I</sub> = -3.2 V	0°C 25°C 75°C	•	•	•	•		-0.5 -0.6 -0.8	: μΑ
ICC or -IEE	Supply current	5	V <sub>I</sub> = -0.5 V	25°C	•	•	**:		15 15 8	27 27 15	m
	tana analah	18.47	See Note 5	25°C		-	1-	<b>:</b>	15	27	+
C <sub>in</sub>	Input capacitance Output impedance		See Note 5	25°C	•	:	•			6 5	pF Ω

<sup>\*</sup>  $V_{BB}$  = GND,  $V_{CC}$  = 1.32 V  $\pm$  1%,  $V_{EE}$  = -3.20 V  $\pm$  1%.

NOTES: 4. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.

- 5. Cin is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q.  $C_{in} = Q/V$ .
- 6. Constant-current loads are used to determine the output impedance which is derived from the slope of a Vo vs Io curve.

<sup>&</sup>lt;sup>†</sup>These are worst-case values. See Supplementary Parameter Measurement Information for each gate.

<sup>‡</sup>These are worst-case values for eight inputs in parallel. See Supplementary Parameter Measurement Information for each gate.


#### operating characteristics at specified free-air temperature (see figure 1)

			_			ECL	2520				ECL252	1		ECL252 ECL252		UNIT
	PARAMETER	CL	TA	Y OUTPUTS		Z	Z OUTPUTS		Y OUTPUTS			Z OUTPUTS			ONIT	
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
	Propagation delay time,		0°C		3.2			2.1			3.2			3.3		1.5
tPHL	tPHL high-to-low-level output	4 pF	25°C	2.2	3.2	4.3	1.3	2.1	3.1	2.2	3.2	4.3	2.2	3.2	4.3	ns
	and/or		75°C		3.2			2.1			3.2		100	3.3		
	ariu/or		0°C		4.3			3.1			4.3			4.5		100
tPLH	Propagation delay time,	50 pF	25°C	3.2	4.3	5.6	2.1	3.1	4.2	3.2	4.3	5.6	3.2	4.3	5.6	ns
TELL	low-to-high-level output		75°C		4.3			3.1	100		4.3		la est	4.5		
	Transition time		0°C		5.1			2.6	Ş.	HT 1 13	5.1			5.3		
tTHL.	high-to-low-level output	4 pF	25°C	2.8	5.2	6.5	1.7	2.6	3.9	2.8	5.2	6.5	2.8	5.2	6.5	ns
			75°C		5.1			2.6	Service in		5.1			5.1		
	and/or		0°C		4.9						4.9			4.9		
tTLH	Transition time,	50 pF	25°C	2.8	4.8	6.5	S	ee Note	7	2.8	4.8	6.5	2.8	4.8	6.5	ns
TILIT	low-to-high-level output		75°C	100	4.7					1. 3	4.7			4.7		


NOTE: 7. The transition times for the Z output at  $C_L = 50$  pF are:

t<sub>THL</sub> values are the same as for the Y output at 50 pF;

 $t_{TLH}$  values are the same as for the Z output at 4 pF.



PARAMETER MEASUREMENT INFORMATION




#### FIGURE 1-PROPAGATION DELAY AND TRANSITION TIMES

NOTES: 8. The generator has the following characteristics:  $Z_{out}$  = 50  $\Omega$ , PRR = 1 MHz.

- 9. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 k $\Omega$  paralleled by 2 pF, or a 50- $\Omega$  impedance system can be used. The 50- $\Omega$  resistors designated RO are the oscilloscope input resistance in the 50- $\Omega$  system or discrete resistors with a high-impedance probe.
- 10. CL includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.
- 11. Each of the output terminals is loaded as shown.


#### PARAMETER MEASUREMENT INFORMATION<sup>†</sup>



A. V<sub>I</sub> is applied to each input separately.

B. Each output is tested separately.

FIGURE 2-V<sub>OH</sub> and V<sub>OL</sub>




Each input is tested separately.

FIGURE 3-IIH

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


NOTE: 11. Each of the output terminals is loaded as shown.

#### PARAMETER MEASUREMENT INFORMATION<sup>†</sup>



All inputs of both gates are connected in parallel.

FIGURE 4-IIL



- A. Both gates are tested simultaneously.
- B.  $I_{CC}$  is the total current into both  $V_{CC}$  terminals.

FIGURE 5-ICC or IEE

<sup>†</sup> Arrows indicate actual direction of current flow. Current into a terminal is a positive value. NOTE: 11. Each of the output terminals is loaded as shown.

#### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

#### electrical characteristics at specified free-air temperature

	PARAMETER		RMINALS TO BE TESTED		INPUT CONDIT	TIONS				
	PARAMETER (SEE NOTE 12)	(SI INPUTS	EE NOTE 13) OUTPUTS	TEST FIGURE	INPUT OTHER UNDER INPUT(S) TEST OF SAME	INPUTS OF OTHER GATE(S)	TA	MIN TY	P MAX	UNIT
١			Y Z		GATE	GATE(S)				

ECL2520 VBB (pin 15) = GND, VCC (pin 3 and pin 6) = 1.32 V, VEE (pin 10) = -3.2 V

	13, 14	1, 2, 16					0°C	290	365		
VOH(Y)	11, 12	7, 8, 9	3 2 3 4 d 1	0.2 ∨	-0.5 V	-0.5 V	25°C 75°C	325	400 470	500 580	mV
	13, 14	1, 2, 16	2				0°C	-505	-445		
VOL(Y)	11, 12	7, 8, 9	2	-0.2 V	-0.5 V	-0.5 V	25°C 75°C	490	425 385	-350 -310	mV
	13, 14	4	. (2)				0°C	340	415		
VOH(Z)	11, 12	5	2	-0.2 V	-0.5 V	−0.5 V	25°C 75°C	375	450 520	525 605	mV
	13, 14	4					0°C		-385		
V <sub>OL(Z)</sub>	11, 12	5	2	0.2 V	-0.5 V	−0.5 V	25°C 75°C	-440	-365 -325	-310 -280	mV
<del></del>	13, 14	4		······································			0°C	505	-455		
V <sub>OL</sub> (Z)	11, 12	5	2	0.4 V	-0.5 V	-0.5 V	25°C 75°C	-490	-425 -380	-315	mV
							0°C	265		- 0.0	
VOH(Y)	11, 12	7	2	0.15 V	-0.5 V	−0.5 V	25°C 75°C	300		to a contra	mV
							0°C				
VOL(Y)	11, 12	7	2	-0.15 V	-0.5 V	-0.5 V	25°C			-325	m∨
							75°C			-290	
	13, 14	1					0°C			510	
ин	11, 12		3	0.5 V	−0.5 V	-0.5 V	25°C 75°C			470 400	μΑ
	11, 12,			Δ.			0°C			-0.5	
HL .			4		inputs of both		25°C			-0.5	μΑ
	13, 14		15/50 10 100	Parameter and the	i paranerat —3	).Z V	75°C	L		-0.5	

ECL2521 VBB (pin 15) = GND, VCC (pin 3 and pin 6) = 1.32 V, VEE (pin 10) = -3.2 V

			Υ	<del>r<sup>ii</sup> - ;i-, </del>	l o°c	290	365		
VOH(Y)	9, 11, 12	5, 7, 8	2	0.2 V -0.5 V -0.5 V	25°C	325	400	500	mV
VOH(Y)	13, 14, 16	1, 2, 4		0.2 V	75°C	325	470	580	mv
9, 11, 12 13, 14, 16	9, 11, 12	5, 7, 8			0°C	-505	-445		
	13, 14, 16	1, 2, 4	2	−0.2 V −0.5 V −0.5 V	25°C 75°C	490	-425 -385	-350 -310	mV
				ta wiji kuli 🖟 🖟 🖟 🖟	0°C	265			
VOH(Y)	13, 14, 16	1,1	2	0.15 V -0.5 V -0.5 V	25°C 75°C	300			m۷
					0°C				
VOL(Y)	13, 14, 16	1	2	-0.15 V −0.5 V −0.5 V	25°C	1 1		-325	m۷
					75°C			-290	
	9, 11, 12		1.4	La Correction Sales Land Correction	0°C			510	
lih .	13, 14, 16	200	3	0.5 V -0.5 V -0.5 V	25°C			470	μΑ
					75°C			400	
	9, 11, 12,			All inputs of both gates	0°C			-0.5	
IL 13, 14, 1	13, 14, 16		4	in parallel at -3.2 V	25°C 75°C			-0.5 -0.6	μΑ

NOTES: 12. See page 4 for defining term associated with each symbol.

<sup>13.</sup> Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

25°C

75°C

0°C

25°C

75°C

0°C

25°C

75°C

-290

-260

510

470

400

-0.5

-0.5

-0.6

μΑ

μΑ

-0.5 V

−0.5 V

#### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

#### electrical characteristics at specified free-air temperature

PARAMETER (SEE NOTE 12)	TERMII BE TI		IN	PUT CONDIT	ions						
	(SEE N	OTE 13) OUTPUTS Y Z	TEST FIGÜRE	INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)	TA	MIN	TYP	MAX	UNIT
CL2522 V <sub>BB</sub> (	pin 15) = GND, V	CC (pin 3 and pin	6) = 1.32 V,	VEE (pin 1	0) = -3.2 V						
	1, 13, 14, 16	2, 4		Salaria de la			0°C	280	355		
Voh(z)	8, 9, 11, 12	5,7	2	−0.2 V	-0.5 V	−0.5V	25°C 75°C	315	390 460	500 580	mV
	1, 13, 14, 16	2, 4					0°C		-385	- 500	
VOL(Z)	8, 9, 11, 12	5, 7	2	0.2 V	−0.5 V	−0.5 V	25°C 75°C	-440	-365	-310	mV
<del>* * * * * * *</del>	1, 13, 14, 16	2, 4					0°C	-505	-325 -455	-280	
V <sub>OL</sub> (z)			2	0.4 V	-0.5 V	-0.5 V	25°C	-490	-425		mV
	8, 9, 11, 12	5, 7					75°C		-380	-315	
Voh(z)				2.12.55			0°C	255			
	1, 13, 14, 16	2	2	−0.15 V	-0.5 V	−0.5 V	25°C 75°C	290			mV
						0°C					
Vol(z)	1, 13, 14, 16	2	2	0.15 V	-0.5 V	−0.5 V	25°C			-290	m۷
							75°C			-260	
	1, 13, 14, 16		3				0°C			255	1 .
liH	8, 9, 11, 12			0.5 V	−0.5 V	−0.5 V	25°C 75°C			235 200	μΑ
and the second s				All inputs of both gates			0°C		<u>i tertani.</u>	-0.5	
IIL	1, 8, 9, 11,		4	<ul> <li>Compared to the compared to the c</li></ul>	25°C			-0.6	μА		
	12, 13, 14, 16		حصا	in parallel at -3.2 V			75°C	<u> </u>		-0.8	
CL2523 V <sub>BB</sub> (	pin 15) = GND, V	CC (pin 3 and pin	6) = 1.32 V,	VEE (pin 1	0) = -3.2 V		10 N J	etro la Sil			
e in a see of see of section than the	13, 14, 16	1, 2, 4	10.00	ar english in ac		and the second	0°C	290	365	- A	
Voh(z)	9, 11, 12	5, 7, 8	2	−0.2 V	-0.5 V	−0.5 V	25°C 75°C	325	400 470	500 580	mV
	13, 14, 16	1, 2, 4					0°C		-385	560	
Vol(z)			2	0.2 V	−0.5 V	−0.5 V	25°C	-440	-365	-310	mV
	9, 11, 12	5,7,8					75°C		-325	-280	
							0°C	-505	-455		
Vol(z)	9, 11, 12	5	2	0.4 V	−0.5 V		25°C 75°C	-490	-425	245	mV
		<del></del>				*	0°C	265	-380	-315	-
Voh(z)	9, 11, 12	5	2	-0.15 V	−0.5 V	−0.5 V	25°C	300			mV
7.7							75°C			3.74	
							0°C				

NOTES: 12. See page 4 for defining term associated with each symbol.

9, 11, 12

13, 14, 16

9, 11, 12

9, 11, 12,

13, 14, 16

VOL(Z)

lін

HL

-0.5 V

-0.5 V

All inputs of both gates

in parallel at  $-3.2\;\text{V}$ 

0.15 V

0.5 V

3

4

<sup>13.</sup> Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

#### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

operating characteristics at specified free-air temperature (see figure 1)

(SE	TO BE	INALS TESTED S 14, 15,	16)	CL				PROPAG		TIMES-	ns					4	TRANSI		MES-ns		
	5		5			TA = 0°0	С	1	Γ <sub>Α</sub> = 25°	°C		T <sub>A</sub> = 75°	С		T <sub>A</sub> = 0°C		T	A = 25°		T <sub>A</sub> = 75°	С
TUPUT	OUTPUT	INPUT	OUTPUT	pF	Z	Σ	MAX	Z		MAX	Z	ž.	MAX	Z	<u>₹</u>	MAX	Z	Ě	MAX	N Y	MAX
ECL252	0				L		1.54.7							<u> </u>							
13,	1,	11,	7,	4		3.2		2.2	3.2	4.3		3.2			5.1		2.8	5.2	6.5	5.1	
14	2, 16	12	8, 9	50		4.3	,,	3.2	4.3	5.6		4.3			4.9		2.8	4.8	6.5	4.7	
13,		11,		4		2.1	-	1.3	2.1	3.1		2.1			2.6		1.7	2.6	3.9	2.6	
14	4	12	5	50		3.1		2.1	3.1	4.2		3.1			2.6 <sup>†</sup> 4.9 <sup>‡</sup>		1.7 <sup>†</sup> 2.8 <sup>‡</sup>	2.6 <sup>†</sup> 4.8 <sup>‡</sup>	3.9 <sup>†</sup> 6.5 <sup>‡</sup>	2.6 <sup>†</sup> 4.7 <sup>‡</sup>	
CL252	1																				
13, 14,	1,	9,	5,	4		3.2		2.2	3.2	4.3		3.2			5.1		2.8	5.2	6.5	5.1	
16	2, 4	11, 12	7, 8	50		4.3		3.2	4.3	5.6		4.3			4.9		2.8	4.8	6.5	4.7	
CL252	2																115.50				
1, 13,	2,	8, 9,	5,	4		3.3		2.2	3.2	4.3		3.3			5.3		2.8	5.2	6.5	5.1	
14, 16	4	11, 12	7	50		4.5		3.2	4.3	5.6		4.5			4.9		2.8	4.8	6.5	4.7	
ECL252	3																				
13,	1,	9,	5,	4		3.3		2.2	3.2	4.3		3.3			5.3		2.8	5.2	6.5	5.1	
14, 16	2, 4	11, 12	7,	50		4.5		3.2	4.3	5.6		4.5			4.9		2.8	4.8	6.5	4.7	

<sup>&</sup>lt;sup>†</sup>For t<sub>TLH</sub> only.

NOTES: 14. Each gate is tested separately.

- 15. The input pulse is measured as it is applied sequentially to each input of the gate under test, and a waveform measurement is made at each of the outputs of that gate. Times are as defined in Figure 1.
- 16. Bias voltages and loads for the gate under test are shown in Figure 1. The unused gate has inputs biased to -0.5 V, outputs under load, and power applied.

#### **GENERAL APPLICATION INFORMATION**

Multiple V<sub>CC</sub> terminals have been supplied to reduce crosstalk noise. All V<sub>CC</sub> terminals should be connected even if all gates in a module are not used.

Applications of the parallel emitter-follower gates at other than data sheet conditions are covered in a separate ECL2500 Series application document.

General loading for fan-out may be divided into two classes:

#### CLASS I Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

#### CLASS II Long-Line or Distributive Loading.


These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.

For tTHL only.

#### mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



#### terminal designations

Pin assignments are shown in the table below and correspond to the logic diagrams on page 3.

Outputs are denoted by Y or Z. Inputs are denoted by A, B, C, etc.

Respective inputs and outputs are identified by a gate number preceding the pin symbol.

Power is supplied via the VCC, VEE, and VBB terminals.

VBB is a reference voltage.

#### PIN ASSIGNMENTS

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2520	1Y1	1Y2	V <sub>CC</sub>	1Z	2Z	V <sub>CC</sub>	2Y1	2Y2	2Y3	V <sub>EE</sub>	2A	2В	1A	1B	V <sub>BB</sub>	1Y3
ECL2521	1Y1	1Y2	v <sub>cc</sub>	1Y3	2Y1	Vcc	2Y2	2Y3	2A	VEE	2B	2C	1A	1B	V <sub>BB</sub>	1C
ECL2522																
ECL2523	1Z1	1 <b>Z</b> 2	V <sub>CC</sub>	1 <b>Z</b> 3	2Z1	V <sub>CC</sub>	2 <b>Z</b> 2	2Z3	2A	VEE	2B	2C	1A	1B	V <sub>BB</sub>	1C

### TI world-wide sales offices

#### ALABAMA

Sahara Office Park Bldg., Suite 111 3313 Memorial Parkway, S.W. Huntsville, Alabama 35801 205-881-4061

#### ARIZONA

2535 W. Camelback Rd., Suite 1D Phoenix, Arizona 85017 602-279-5531

#### CALIFORNIA

1800 North Argyle Ave. Hollywood, California 90028 213-466-7251

5005 West Century Blvd., Suite 208 Inglewood, California 90301 213-673-3943

230 California Ave., Suite 201 Palo Alto, California 94306 415-326-6770

1505 East 17th St., Suite 201 Santa Ana, California 92701 714-547-6506

4185 Adams Ave. San Diego, California 92116 714-284-1181

#### COLORADO

2186 South Holly St., Suite 204 Denver, Colorado 80222 303-757-8548

#### CONNECTICUT

300 Amity Road Woodbridge, Connecticut 06525 203-389-4521

5400 Diplomat Circle Diplomat Bldg., Suite 252 Orlando, Florida 32810 305-644-3535

3151 Third Ave. North 300 West Bldg., Room 429 St. Petersburg, Florida 33704 813-898-0807

#### ILLINOIS

Suite 205, Executive Towers 5901 N. Cicero Ave. Chicago, Illinois 60646 312-286-1000

#### MASSACHUSETTS

60 Hickory Drive Waltham, Mass. 02154 617-891-8450

#### MICHIGAN

Suite 706 West, Northland Towers Bldg 15875 Connecticut Ave., N.W., Suite 913 15565 Northland Dr. Southfield, Michigan 48075 202-234-9320 313-357-1703

#### MINNESOTA

7615 Metro Blvd Suite 202, U.C.L.I. Bldg. Edina, Minn. 55424 612-941-4384

#### **NEW JERSEY**

25 U.S. Highway 22 Springfield, New Jersey 07081 201-376-9400

#### NEW YORK

P. O. Box 87, 2209 E. Main Endicott, New York 13760 607-785-9987

4 Nevada Drive Nav. Hyde Park, N. Y. 11040 516-488-2200

167 Main Street Fishkill, New York 12524 914-896-6793

6563 Ridings Rd. Syracuse, New York 13206 315-463-9291

#### OHIO

23811 Chagrin Blvd., Suite 100 Cleveland, Ohio 44122 216-464-1192

Suite 205, Paul Welch Bldg. 3300 South Dixie Dr. Dayton, Ohio 45439 513-298-7513

#### PENNSYLVANIA

Benjamin Fox Pavilion Suite 424, Foxcroft Square Jenkintown, Pa. 19046 215-885-3454

#### TEXAS

MS80 - P.O. Box 5012 Dallas, Texas 75222 214-238-4861

3801 Kirby Bldg., Suite 600 Houston, Texas 77006 713-526-3268, 9

#### WASHINGTON

5801 Sixth Ave. S Seattle, Washington 98108 206-762-4240

#### WASHINGTON, D.C.

#### CANADA

280 Centre Str. West Richmond Hill Ontario, Canada 416-889-7373

#### **EUROPE**

Texas Instruments Limited Manton Lane Bedford, England

Texas Instruments France S. A. Boite Postale 5 Villeneuve Loubet (A.M.), France

Texas Instruments France S. A 379 Av de la Liberation 92 Clamart, France

Texas Instruments France S.A. Lyon Branch 30-31 Quai Rambaud 69 — Lyon, France

Texas Instruments France S.A. Metz Branch 5, Rue Lancon 57 — Metz, France

Texas Instruments France S.A. Toulouse Branch 20, Avenue Honore-Serre 31 — Toulouse, France

Texas Instruments Holland N.V. P.O. Box 7603 Entrepotgebouw Kamer 225-227 Schiphol-Centrum Netherland

Texas Instruments Italia S.p.A. Via Colautti 1 Milan, Italy

Texas Instruments Italia S.p.A. Via Padre Semeria, 63 Rome, Italy

Texas Instruments Sweden A.B Timmermansgatan 34, Box 17116 Stockholm 17, Sweden

Texas Instruments Deutschland GmbH Am Mittelfelde 169 3000 Hannover, W. Germany

Texas Instruments Deutschland GmbH Im Kaisemer 5 7000 Stuttgart-N West Germany

Texas Instruments Deutschland GmbH Arabellastrasse 4-Sternhaus 8000 Munich 81 West Germany

Texas Instruments Deutschland GmbH Kepserstrasse 33 8050 Freising-Lerchenzeld West Germany

Texas Instruments Deutschland GmbH Westendstrasse 52 6000 Frankfurt, West Germany

#### MEXICO

Texas Instruments de Mexico S.A. Poniente 116 #489 Col. Ind. Vallejo Mexico 15, D.F

#### ARGENTINA

Texas Instruments Argentina S.A.I.C.F. Ruta Panamericana KM. 13,5 Don Torcuato (Pdo. de Tigre) Prov. de Buenos Aires

#### BRAZIL

Texas Instrumentos Electronicos do Brazil Ltda. Rua Cesario Alvim 770 Caixa Postal 30.103 Sao Paulo 6, Brazil

#### **AUSTRALIA**

Texas Instruments Australia Ltd. Box 63, Oldham Road Elizabeth, South Australia

Texas Instruments Australia Ltd. Room 5, Rural Bank Bldg. Burwood, N.S.W., Australia

### ASIA

Texas Instruments Asia Limited 617 Sanno Grand Building 14-2, Nagatacho 2 Chome Chiyoda-Ku, Tokyo, Japan

Texas Instruments Japan Limited 18-8, Minami 3 Chome Hatogaya City, Saitama Pref. 334 Japan

Texas Instruments Asia Limited Room 1502 Star House Harbour Centre Kowloon Hong Kong

Texas Instruments Singapore (PTE) Limited Factory 4-B 27 Kallang Place Singapore 12 Republic of Singapore

I-2180 30M 109

Printed in U.S.A.


# ECL2500 SERIES EMITTER-COUPLED-LOGIC (ECL) DUAL LINE RECEIVER AND DUAL LINE DRIVER FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

#### description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- Basic Gate Modules
- Multifunction Gate Modules
- Bistable Modules



- Arithmetic Modules
- Interface Modules
- Memory Module

#### family features

- High speed . . . typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ± 225 mV typical at 25°C

This data sheet covers the line receiver and the line driver modules. Separate data sheets cover the balance of the ECL2500 modules.

#### ECL2500 series line receiver and line driver

The ECL2500 series dual line receiver and dual line driver modules are shown in the tables below. These modules contain various combinations of the ECL circuit shown in the schematic of Figure A and the logic diagrams of Figure B.


#### SUMMARY OF LINE RECEIVER AND LINE DRIVER MODULES

MODULE	DIFFERENTIAL AMPLIFIERS	DIFFERENTIAL INPUTS PER	POSITIVE	DIFFERENTIAL OUTPUTS PER AMPLIFIER			
	PER MODULE	AMPLIFIER	LOGIC	Α	Ā		
ECL2530	T 2	2	NOR/OR	1	.go. 33 <b>1</b>		
Line Receiver				****			


MODINE	GATES PER	INPUTS PER	POSITIVE	OUTPUTS PER GATE		
MODULE	MODULE	GATE	LOGIC	Y (OR)	Z (NOR)	
ECL2531 Line Driver		2	NOR/OR	. ,	ı	

### TYPES ECL2530, ECL2531 DUAL LINE RECEIVER AND DUAL LINE DRIVER

#### schematic



#### logic



Positive logic OR/NOR functions or negative logic AND/NAND functions are provided at the Y (OR) and Z (NOR) outputs, as shown. When the  $\overline{A}$  input of the ECL2530 is connected to VBB, the A and  $\overline{A}$  outputs function as OR (Y) and NOR (Z) outputs respectively; and vice versa when the A input is connected to VBB.

Emitter-follower outputs require an external pull-down resistor. The wired-OR function can be obtained by connecting emitter-follower outputs of separate gates together. Only one pull-down resistor is required for each wired-OR node.

#### absolute maximum ratings (see note 1)

Terminal voltages and currents	,			See table below
Storage temperature range				–40°C to 150°C
Temperature range with supply a	nd bias	voltage appl	ied	40°C to 100°C


#### TERMINAL VOLTAGE AND/OR CURRENT, TA = 0°C to 75°C (SEE NOTES 2 AND 3)

TERMINAL		VOLT	TAGE .	CURRENT		
TERMINAL	REMARKS	CONTINUOUS	20-μs SURGE	ECL2530	ECL2531	
Vcc		2 V	4.5 V			
VEE		−4 V	-7 V			
Each	Other input of ECL2530 at VBB,	−3.5 V	4 V			
Input	all other inputs of ECL2531 open	2 V	2 V			
Output Y	All inputs (input A of ECL2530) high			-40 mA	-50 mA	
Output Z	All inputs (input A of ECL2530) low			-40 mA	-50 mA	

NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.

- 2. Maximum terminal conditions must be considered as mutually exclusive.
- 3. All voltages are referenced to VBB, which is at GND.

#### logic



#### ECL2530<sup>†</sup>

1.1.1.1.1.1.1.1.1.1	TIVE	NEGA	
20E 7	GIC	LO	72 - F.A
A (OR)	A (NOR)	A (AND)	A (NAND)
Α	Ā	Α	Ā

†With Ā input at V<sub>BB</sub>

#### ECL2531

POSI	TIVE	NEGA	TIVE
LO	GIC	LO	3IC
Y (OR)	Z (NOR)	Y (AND)	Z (NAND)
A + B	A + B	AB	ĀB

truth tables (for this series, H = positive voltage, L = negative voltage, X = irrelevant)

10,	ECL2	530		100	EC	L2531	asia e di mari
INP	UTS	OUT	PUTS	11	IPUTS	ου	TPUTS
A	Ā	Α.	Ā	Α	В	Y	z
L	V <sub>BB</sub>	L	н	L	L	L	H
н	V <sub>BB</sub>	н	L	н	x	Н	L.
V <sub>BB</sub>	L	Н	L	×	н	H	L
V <sub>BB</sub>	н	L	н	Н	н	H	L

#### recommended operating conditions

Supply voltage V <sub>CC</sub>	
Supply voltage VEE	
Reference voltage VBB	
Reverse bias on unused inputs	
Normalized d-c fan-out	
Load on each output	ECL2530 characterized at 270 $\Omega$ to VEE, 50 $\Omega$ to GND
. Ber alle der der eine der der eine d	ECL2531 characterized at 135 $\Omega$ to VEE, 25 $\Omega$ to GND
Operating free-air temperature range	

#### **GENERAL APPLICATION INFORMATION**

Multiple V<sub>CC</sub> terminals have been supplied to reduce crosstalk noise. All V<sub>CC</sub> terminals should be connected even if all gates in a module are not used.

Applications of the line receiver and the line driver modules at other than data sheet conditions are covered in a separate ECL2500 series application document.

General loading for fan-out may be divided into two classes:

#### CLASS I Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

#### CLASS II Long-Line or Distributive Loading.

These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.

#### electrical characteristics at specified free-air temperature

	PARAMETER	TEST				ECL2530			ECL253	11	
	(SEE NOTE 4)	FIGURE	TEST CONDI	TIONS*	MIN (S	TYP	MAX 5)	MIN (S	TYP EE NOTE	MAX 5)	UŅI
			1444	0°C	150	10.00	720	150	4 100	720	
VIH	High-level input voltage		1	25°C	150	1 1 1 1 to	720	150		720	- m\
				75°C	150		720	150		720	1
				0°C	-1500		-150	-1500	2	-150	-
٧ <sub>IL</sub>	Low-level input voltage			25°C	-1500		-150	-1500		-150	m'
14 T	Low level imput voitage		AT159,447	.75°C	-1500		-150	-1500	图 探机	-150 -150	'''
ببسيوت		<del> </del>		0°C	-1500		-150	290	365		+
V	High-level output voltage		v - 00 v		9 9 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	er especial	constraint and	the state of the state of			
VOH(Y)	at OR output	2	VI = 0.2 V	25°C		and the second		325	400	475	m
				75°C	Late Water	nir çəyəti.			470	560	
	Low-level output voltage	1 2 2 2		0°C	tare exp			-505	-450		
VOL(Y)	at OR output	2	V <sub>I</sub> = -0.2 V	25°C		51.50	*	-495	-430	-355	m'
		-	1	75°C	1			15.54	-390	-310	—
	High-level output voltage	e to a second		0°C	315	390		290	365		1
Voh(z)	at NOR output	2	V <sub>I</sub> = -0.2 V	25°C	350	425	500	325	400	475	m
				75°C		495	580		470	560	-
	Low-level output voltage			0°C		-385	5.5	,	-400		1
VOL(Z)	at NOR output	2	V <sub>I</sub> = 0.2 V	25°C	-440	-365	-310	-450	-380	-310	m
18 18	at NON output			75°C		-325	-280	10	-340	-280	
		4 1		0°C	-505	-455		-505	-460		
VOL(Z)	Low-level output voltage	2	VI = 0.4 V	25°C	-490	-425		-495	-430		m
-,-,-,	at NOR output	1		75°C	1	-380	-315	e-W [] D	-385	-315	10.00
				0°C				270			1
VOH(Y)	High-level output voltage	2	Vi = 0.15 V	25°C				305	575-484		m
011(1)	at OR output	_	1	75°C	ł				84, 5, 500	Free vilga:	1
	<del></del>			0°C	<b> </b>						
VOL(Y)	Low-level output voltage	2	V <sub>1</sub> = _0.15 V	25°C				13.7			m
*OL(1)	at OR output	1	0.10	75°C		4	5.5	141 140	5.08	-330	) '''
		<u> </u>	<del> </del>	0°C	290				147 24 2	-290	+
	High-level output voltage		V - 015 V	25°C	1						
VOH(Z)	at NOR output	2	V <sub>I</sub> = -0.15 V		325				1,47	5 18 1-4	m
	<del></del>	river at the 4	. 25 -	75°C	<u> </u>						-
	Low-level output voltage			0°C	100	Ox.	100	. 7/a	a 1 a 2 1 1	r fir Att was	
VOL(Z)	at NOR output	2	V <sub>I</sub> = 0.15 V	25°C	1 1 1 1		-290		and a second		m
		-		75°C			-260	2012 000			-
	그 사람들이 가는 사람이 나를 바꾸게 했다.	A STATE OF THE		0°C			255	1:		385	
ЧН	High-level input current	3	V <sub>I</sub> = 0.5 V	25°C			235	to et able	and the	350	μ
11/2 N.C. 1947			44 J. (Martina J.) 148	75°C		<i>9</i> 4	200	<b></b>	10.196	300	1
				0°C	1		-0.5	7.75		-0.5	1
IIL .	Low-level input current	4	V <sub>I</sub> = -3.2 V	25°C			-0.5			-0.5	μ
			100 200 4	75°C		100	-0.5	1.0		-0.5	
ICC		March 1997		१८९ - रिक्स	1 T 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	44.64					T
or	Supply current	5	V <sub>I</sub> = -0.5 V	25°C	8	North B	15.	12	s.Copy W.	22	m
IEE											1 "
Cin	Input capacitance		See Note 6	25°C		. 5	w y		5		р
	Output impedance		See Note 7	25 °C		5	*****	1000	F		3
Zout	Output impedance	I	Jee Note /	25 0	1	0			3		

<sup>\*</sup>V<sub>BB</sub> = GND, V<sub>CC</sub> = 1.32 V  $\pm$  1%, V<sub>EE</sub> = -3.20 V  $\pm$  1%.

NOTES: 4. When the A input of the ECL2530 is connected to V<sub>BB</sub>, the A and A outputs function as OR (Y) and NOR (Z) outputs respectively; and vice versa when the A input is connected to V<sub>BB</sub>.

The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e. g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.

C<sub>in</sub> is measured using peak-current techniques. A square-wave input pulse is applied and the input current waveform is integrated with respect to time to determine Q. C<sub>in</sub> = Q/V.

<sup>7.</sup> Constant-current loads are used to determine the output impedance which is derived from the slope of a Vo vs Io curve.

#### operating characteristics at specified free-air temperature (see figure 1)

					ECL2530	)		ECL2531		Table 1
	PARAMETER	CL	TA	ANY OUTPUT			А	UNIT		
				MIN	MIN TYP		MIN	TYP	MAX	
			0°C		2.1			2.7		
tPHL.	Propagation delay time, high-to-low-level output	4 pF	25°C	1.3	2.1	3	1.8	2.7	3.7	ns
	and/or		75°C		2.2			2.8		
			0°C		3.1		175	3.5		
tPLH .	Propagation delay time,	50 pF	25°C	2.3	3.1	4.2	2.6	3.5	4.6	ns
	low-to-high-level output		75°C	1	3.1			3.5		
			0°C		2.7			3.8		
<sup>t</sup> THL	Transition time,	4 pF	25°C	1.6	2.9	4.2	2.5	3.8	5	ns
	and/or Transition time.		75°C		2.8			3.9		
			0°C		3.6			3.7		
<sup>t</sup> TLH		50 pF	25°C	2.2	3.6	6	2.5	3.7	5	ns
			75°C		3.6		11-16-25 1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	3.7		

#### PARAMETER MEASUREMENT INFORMATION





FIGURE 1-PROPAGATION DELAY AND TRANSITION TIMES

NOTES: 8. The generator has the following characteristics:  $Z_{out} = 50 \Omega$ , PRR = 1 MHz.


- 9. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 kΩ paralleled by 2 pF or a 50-Ω impedance system can be used. Resistors R3 are the oscilloscope input resistance in the 50-Ω system or discrete resistors with a high-impedance probe.
- 10. CL includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.

#### PARAMETER MEASUREMENT INFORMATION<sup>†</sup>




- A. V<sub>I</sub> is applied to each input separately.
- B. Each output is tested separately.
- C. For ECL2530, R1 = 270  $\Omega$  and R2 = 50  $\Omega$ . For ECL2531, R1 = 135  $\Omega$  and R2 = 25  $\Omega$ .

FIGURE 2-VOH AND VOL




- A. Each input is tested separately.
- B. For ECL2530, R1 = 270  $\Omega$  and R2 = 50  $\Omega$ . For ECL2531, R1 = 135  $\Omega$  and R2 = 25  $\Omega$ .

FIGURE 3-I<sub>IH</sub>



- A. All inputs of both gates are connected in parallel.
- B. For ECL2530, R1 = 270  $\Omega$  and R2 = 50  $\Omega$ . For ECL2531, R1 = 135  $\Omega$  and R2 = 25  $\Omega$ .

FIGURE 4-IIL



- A. Both gates are tested simultaneously.
- B. ICC is the total current into both VCC terminals.

FIGURE 5-ICC or IEE

#### terminal designations

Pin assignments are shown in the table below and correspond to the logic diagrams of page 3.

Outputs are denoted by A and  $\overline{A}$  for ECL2530, Y and Z for ECL2531. Inputs are denoted by A,  $\overline{A}$ , or B.

Respective inputs and outputs are identified by a gate number preceding the pin symbol.

Power is supplied via the VCC, VEE, and VBB terminals.

VBB is a reference voltage.

NC indicates no internal connection.

#### PIN ASSIGNMENTS

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2530	NC	1A (OUT)	Vcc	1Ā (OUT)	2A (OUT)	Vcc	2Ā (OUT)	NC	NC	VEE	2A (IN)	2Ā . (IN)	NC	1A (IN)	NC	1Ā (IN)
ECL2531	NC	1Y .	VCC	1Z	2Y	VCC	2Z	NC	2A	VEE	2B	NC	NC	1A	VBB	1B

<sup>&</sup>lt;sup>†</sup> Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

#### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

#### electrical characteristics at specified free-air temperature

je na slovenišje se se Prima promoti Prima prima prakljava i	BE TE	STED		-	PUT CONDIT	<del></del>					
PARAMETER (SEE NOTES 4 AND 11)	INPUTS Y Z		TEST FIGURE	INPUT UNDER TEST	OTHER INPUT(S) OF SAME GATE	INPUTS OF OTHER GATE(S)	TA	MIN TYP MAX (SEE NOTE 5)			UNIT
CL2530 V <sub>CC</sub> (pin 3 and		2 V, VEE (	pin 10) = -	3.2 V					6 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		<u> </u>
	14	4					0°C	315	390		100
V <sub>OH</sub> (z)	16	2	2	-0.2 V	GND	OPEN	25°C	350	425	500	m\
011(2)	11	7 5					75°C		495	580	
	14	4		-		<del></del>					+-
	16	2					0°C		-385		١.
Vol(Z)	11	7	2	0.2 V	GND	OPEN	25°C	-440	-365	-310 -280	m)
	12	5		100			75°C		-325	-280	
	14	4					0°C	-505	-455		
V <sub>OL(Z)</sub>	16	2	2	0.4 V	GND	OPEN	25°C	-490	-425		m\
· OL(2)	11	7	- 1 <del>-</del> 1		5.15	0.2.	75°C		-380	-315	
	12	5					000	200			-
V	11	7	2	-0.15 V	GND	OPEN	0°C 25°C	290 325			m١
Voh(z)		'	2	-0.15 V	GIND	OFEN	75°C	325			
		1					0°C				1
Vol(z)	11	7	2	0.15 V	GND	OPEN	25°C			-290	m١
		1300 7	14 1/4 1/4	141 - 41	HERE - 61 - 44		75°C	190	15 8 6	-260	
	14			1 10 1 10 20 10	ernagy maryar	raj Nera ar	0°C			255	
NH	16		3	0.5 V	GND	OPEN	25°C	1967	4,575	235	μΑ
	11			0.0 .	05	0.2	75°C			200	
	12				<del> </del>			200			-
	11, 12,		5 V 30	ΔΙΙ	inputs of bot	h nates	0°C	3-55		-0.5	l
HL .	14, 16		4		parallel at -		25°C	100		-0.5	μΑ
							75°C			-0.5	
CL2531 VBB (pin 15) =	GND, VCC	(pin 3 and p	pin 6) = 1.3	2 V, VEE (p	in 10) = -3.2	V		1. 10		10.0	
	14, 16	2					0°C	290	365		
VOH(Y)	9, 11	5	2	0.2 V	−0.5 V	-0.5 V	25°C 75°C	325	400 470	475 560	m\
The state of the s		2					0°C	-505	-450	560	-
VOL(Y)	14, 16		2	-0.2 V	-0.5 V	−0.5 V	25°C	-495	-430	-355	m\
VOL(Y)	9, 11	5			J.5 .		75°C		-390	-310	1.00
	14, 16	4					0°C	290	365		196
V <sub>OH</sub> (Z)		7	2	-0.2 V	−0.5 V	-0.5 V	25°C	325	400	475	m١
	9, 11	/					75°C		470	560	
	14, 16	4				11	0°C		-400		١.
Vol(z)	9, 11	7	2	0.2 V	0.5 V	−0.5 V	25°C 75°C	-450	-380 -340	-310 -280	m۱
							0°C	-505	-340 -460	-280	-
Vol(z)	14, 16	4	2	0.4 V	-0.5 V	-0.5 V	25°C	-495	-430		m\
*OL(2)	9, 11	7		0.4			75°C		-385	-315	1
				37.87 (1.17)			0°C	270			
V <sub>OH</sub> (Y)	9	5	2	0.15 V	-0.5 V	-0.5 V	25°C	305			m\
							75°C				
							0°C	2.5			
V <sub>OL</sub> (Y)	9	5	2	-0.15 V	-0.5 V	−0.5 V	25°C	1 1600		-330	m\
							75°C 0°C		<del></del>	-290 385	+-
1	14, 16		3	0.5 V	-0.5 V	-0.5 V	25°C			350	μΑ
hH .	9, 11		٠	0.5 V	-0.5 V	-0.5 V	75°C			300	"
	0.11						0°C		100	-0.5	
hic	9, 11,		4		inputs of bot		25°C	le se d		-0.5	μΑ
T7-10-100	14, 16			ın	parallel at -3	3.2 V	75°C	J. 344.	100	-0.5	

- NOTES: 4. When the A input of the ECL2530 is connected to VBB, the A and A outputs function as OR (Y) and NOR (Z) outputs respectively; and vice versa when the A input is connected to VBB.
  - 5. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
  - 11. See page 4 for defining term associated with each symbol.
  - 12. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination. Gates not under test have their outputs terminated in the same manner, and power applied.

#### SUPPLEMENTARY PARAMETER MEASUREMENT INFORMATION

operating characteristics at specified free-air temperature (see figure 1)

	то ве	IINALS TESTED		СГ		<sup>t</sup> PHL PAGA										TTLH		
(SEE		S 13, 14,			TA = 0°C	T	= 25	°C	T <sub>A</sub> = 7	5°C	TA	= 0	°C	TA	= 25	°C	TA	= 75°C
INPUT	ООТРОТ	INPUT	OUTPUT	pF	MAX MAX	NIN	TYP	MAX	MIN Y	MAX	Z	ΤΥΡ	MAX	Z	ΤΥΡ	MAX	Z	MAX
ECL253	80 (See I	Note 16)	1.46	1947 - 18 1948 - 194			91			15								7.
14	2		4	4	2.1	1.3	2.1	3	2.2	2	1	2.7		1.6	2.9	4.2		2.8
14	4	16	2	50	3.1	2.3	3.1	4.2	3.	1		3.6		2.2	3.6	6		3.6
11	5	40	7	4	2.1	1.3	2.1	3	2.2	2		2.7		1.6	2.9	4.2		2.8
_ ''	7	12	5	50	3.1	2.3	3.1	4.2	3.			3.6	*	2.2	3.6	6		3.6
ECL253	1																	
14, 16	2,	9, 11	5,	4	2.7	1.8	2.7	3.7	2.8	3		3.8		2.5	3.8	5		3.9
14, 10	4	9, 11	7	50	3.5	2.6	3.5	4.6	3.!	5		3.7		2.5	3.7	5		3.7


NOTES: 13. Each gate is tested separately.

- 14. The input pulse is measured as it is applied sequentially to each input of the gate under test and a waveform measurement is made at each of the outputs of that gate. Times are as defined in Figure 1.
- 15. Bias voltages and loads for the gate under test are shown in Figure 1. The unused gate has inputs biased to -0.5 V, outputs under load, and power applied.
- 16. When an input pulse is applied to pin 11, pin 12 is at GND, and vice versa. The same relationship holds true between pins 14 and 16,

#### mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



PRINTED IN U.S.A

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.


## ECL2500 SERIES EMITTER-COUPLED-LOGIC (ECL) LEVEL CONVERTERS FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

#### description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family is specifically designed for operation from 0°C to 75°C.

The ECL2500 family includes:

- Basic Gate Modules
- Multifunction Gate Modules
- Bistable Modules



- Arithmetic Modules
- Interface Modules
- Memory Module

#### family features

- High speed . . . typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ± 225 mV typical at 25°C

This data sheet covers the ECL-to-HLL and HLL-to-ECL converter modules.

Separate data sheets cover the balance of the ECL2500 modules.

#### ECL2500 series ECL-to-HLL and HLL-to-ECL converters


The ECL2536 contains two high-level-logic-to-emitter-coupled-logic converters each having an HLL input (B\*) and an ECL input (A). Each converter has complementary ECL outputs. The ECL input (A) is provided to be used as an INHIBIT/ENABLE control. When input A is low, the converter is enabled and the output state is determined by input B\*. When input A is high, output Y is high and output Z is low regardless of the state of input B\*.

The ECL2537 contains two emitter-coupled-logic-to-high-level-logic converters. Each converter has two ECL inputs and complementary HLL outputs.

The ECL2536 and ECL2537 are summarized in the table below, shown schematically in Figure A, and shown logically in Figure B.

SUMMARY OF HLL-TO-ECL AND ECL-TO-HLL CONVERTERS


MODULE	GATES PER	INPUTS PER	POSITIVE	OUTPUTS	PER GATE
WIODULE	MODULE	GATE	LOGIC	Y (OR)	Z (NOR)
ECL2536  DUAL HLL-TO-ECL  CONVERTER	2	1 HLL input 1 ECL inhibit input	OR/NOR	1	1
ECL2537 DUAL ECL-TO-HLL CONVERTER	2	2	OR/NOR	1	



Positive logic OR/NOR functions or negative logic AND/NAND functions are provided at the Y (OR) and Z (NOR) outputs, as shown.

Emitter-follower outputs require an external pull-down resistor. For ECL2536 only, the wired-OR function can be obtained by connecting emitter-follower outputs of separate gates together. Only one pull-down resistor is required for each wired-OR node. ECL2537 outputs require pull-down resistors (RT in schematic above) to sink the low-level input current of the driven HLL inputs. ECL2537 cannot have wired-OR connections.

#### logic



		ITIVE GIC	the state of the	ATIVE GIC
MODULE	Y (OR)	Z (NOR)	Y (AND)	Z (NAND)
ECL2536	A+B*	Ā+B*	АВ*	AB*
ECL2537	А+В	Ā+B	AB	ĀΒ

17.0045

NC-No internal connection

#### truth tables

(For HLL inputs, H = high-level positive voltage, L = low-level positive voltage. For ECL inputs, H = positive voltage, L = negative voltage)

#### ECL2536

INPUTS	רטס	<b>TPUTS</b>
A B*	Y (OR)	Z (NOR)
L L		н
L	н	
H L	l ii	
17		<u> </u>
HH	} Н	L

B\* is the HLL input of the ECL2536.

#### ECL2537

INPUTS	TUO	PUTS
А В	Y (OR)	Z (NOR)
L L	L	Н
L H	н	L & L
H L	н	L
н н	н	L

#### absolute maximum ratings (see note 1)

Terminal voltages and currents See table below -40°C to 150°C Temperature range with supply and bias voltages applied -40°C to 100°C

#### TERMINAL VOLTAGE AND/OR CURRENT, TA = 0°C to 75°C (SEE NOTES 2 AND 3)

TERMINAL	DEMARKS	VOLT	011000117		
TERMINAL	REMARKS	CONTINUOUS	20-μs SURGE	CURRENT	
V <sub>C+</sub>		6 V	7 V		
V <sub>CC</sub> (ECL2536)		2 V	4.5 V		
V <sub>EE</sub> .*	Y	<b>-4 ∀</b>	−7 V		
Each ECL input	All other	−3.5 V	−4 V		
(ECL2536 and ECL2537)	inputs open	2 V	2 V		
Each HLL input	Tage of the state	−1.25 V	−1.5 V		
(ECL2536 only)	N Version I	4.5 V	√ 5 V		
Output Y (ECL2536)	A input low,			4.	
Output 1 (ECL2536)	B* input high			–40 mA	
Output Y (ECL2537)	All inputs high			-40 mA	
Output Z	All inputs low			−40 mA	

#### recommended operating conditions

	사용 마바다 사용 그는 사용을 가는 아무리를 가는 것을 하는데 얼마를 가는 것을 하는데
	Supply voltage V <sub>C+</sub>
į	Supply voltage V <sub>CC</sub> (ECL2536 only)
	Supply voltage VEE
	Reference voltage V <sub>BB</sub>
	Reverse bias on unused ECL inputs
	Low-level bias on unused HLL inputs
2000	Normalized d-c fan-out: ECL2536
	ECL2537 0 to 8 loads, each requiring 1.6 mA
	Load on each output: ECL2536
	ECL2537
	Operating free-air temperature range
	다른 마음 그는 얼마나 하는데 아무지 않는데 하는데 바다를 다 가는데 하는데 하는데 하는데 하는데 하는데 하는데 그렇게 하는데 그렇게 하는데 그렇게 되었다면 하는데

NOTES: 1. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in service or testing.

- 2. Maximum terminal conditions must be considered as mutually exclusive.
- 3. All voltages are referenced to VBB, which is at GND.

#### ECL2536 electrical characteristics using HLL inputs

		1.0		TEST CON	DITIONS*			l
	erwijner beier verwenzige van van bestelling beginn			MINALS	INPUT CONDITIONS		MIN TYP MAX	1
	PARAMETER	TEST FIGURE	INPUTS	OUTPUTS Y Z	INPUT HLL UNDER INPUT TEST, OF OTHER	TA	(SEE NOTE 5)	UNI
<u> </u>					V <sub>I</sub> GATE			
			14			0°C 25°C	1.05 4.5 1.05 4.5	V
VIH	High-level input voltage	A	12			75°C	1.05 4.5	<b>'</b>
	and the second s		14		And the second s	0°C	-1 0.65	1
VIL	Low-level input voltage					25°C	-1 0.65	l v
			12		The second second	75°C	<b>-1</b> 0.65	
	High-level output voltage		14	2		0°C	315 410	
VOH(Y)	at OR output	2			1.2 V 0 V	25°C	350 450 525	m/V
	at On output		12	8		75°C	520 600	1 3.
	Low-level output voltage		14	2	Kinggora di go	0°C	-505 -470	١.
VOL(Y)	at OR output	2	12	8	0.5 V 0 V	25°C	-505 -450 -350	m۷
						75°C	<u>-410 -310</u>	├
	High-level output voltage		14	4	OFW OV	0°C 25°C	315 410 350 450 525	m\
VOH(Z)	at NOR output	2	12	7	0.5 V	75°C	520 600	mv
<del></del>	5 LOS V 8 LOS	10 T K 1 14 1 K 1			STREET, LIKE STREET	0°C	-505 -470	+
Volum	Low-level output voltage	2	14	4	1.2 V 0 V	25°C	-505 -450 -350	l mv
VOL(Z)	at NOR output	3.5	v 12	7		75°C	-410 -315	1
	7 1 3 2 3 4 4 4 5 5 4 4 5 5 5 5 5 5 5 5 5 5 5 5		14	2		0°C	315 410	1
VOH(Y)	High-level output voltage	2	14	2	1.05 V 0 V	25°C	350 450 525	m\
Ontro	at OR output		12	8		75°C	520 600	1
	7.3		14	2		0°C	<b>-505 -470</b>	
VOL(Y)	Low-level output voltage at OR output	2			0.65 V 0 V	25°C	-505 -450 -350	m\
on the second second	at OH output	er or er growth	12	8	إداعيتي تجثاب بتشتيعي بالحاط	75°C	<b>-410 -310</b>	
	High-level output voltage		14	-4		0°C	315 410	1
VOH(Z)	at NOR output	2		7	0.65 V : C : 10 V	25°C	350 450 525	m\
	The state of the s		12	/		75°C	520 600	<del>                                     </del>
	Low-level output voltage		14	4		0°C	-505 -470	١.
VOL(Z)	at NOR output	2	12	7	1.05 V 0 V	25°C	-505 -450 -350	"mν
÷.π - <del>2</del>				·	24 4 18 19 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	75°C	<del>-410 -315</del>	12.
The state of the state of	- Labelle dan La tradega provincia	3	14	1	2.8 V 0 V	25°C	220 200	μА
hiti.	High-level input current	3	12		2.8 V (2.61) V	75°C	170	μ.
Cryp Lat	e	200	ta mortigin carrie		www.comedited	0°C	220	<b>†</b>
ηլ	Low-level input current	3	12, 14		0V 0V	25°C	200	μΑ
'IL	Low-level imput current		12, 14		· · · · · · · · · · · · · · · · · · ·	75°C	170	"
IC+	Supply current from VC+	4			Both HLL inputs at 2.4 V	25°C	10 17.5	m/
ICC	Supply current from VCC	4	1. 44		Both HLL inputs at 2.4 V	25°C	9 16	m/
IEE	Supply current from VEE	4			Both HLL inputs at 2.4 V	25°C	-22 -38	m/
V 8, A.			14				in the property party.	
Cin	Input capacitance							1
	(see Note 6)		12			25°C	a. 60 (60/2/2009)	pF
127	Output impedance			2 4	and Septimental Company of the	T	344 24 AND WE	1
Zout	(see Note 7)		13777	8 7	[10] [10] [10] [10] [10] [10] [10] [10]	25°C	5	Ω

<sup>\*</sup>ECL inputs (pins 11 and 16) biased to -0.5 V, V<sub>BB</sub> (pins 1 and 9) = GND, V<sub>CC</sub> (pins 3 and 6) = 1.32 V ± 1%, V<sub>EE</sub> (pin 10) = -3.2 V ± 1%, V<sub>C+</sub> (pin 5) = 4.8 V ± 1%.

OVD to 12 03 provided OVR or her supervision noted. See referenced test figure for output terminations.

atheira 1888 i Mais ne a la caimh

LIKE THE TO ON JUNE IN THE STORY OF THE STORY

<sup>5.</sup> The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.

 $_{\text{cons}}$  6.  $C_{\text{in}}$  is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q.  $C_{\text{in}} = Q/V$ .

<sup>7.</sup> Constant-current loads are used to determine the output impedance which is derived from the slope of a Vo vs lo curve.

#### ECL2536 electrical characteristics using ECL inputs

				TEST CON		<u> </u>								
				MINALS	INPUT CO	NDITIONS		MIN	TYP	MAX				
	PARAMETER	TEST FIGURE	INPUTS OUTPUTS Y Z		INPUT ECL UNDER INPUT TEST, OF OTHER VI GATE		TA	(SEE NOTE 5)			UNIT			
			16				0°C	150		720				
ViH	High-level input voltage	A Principle	<del></del>				25°C	150		720	mV			
			11	<u> </u>		<u> </u>	75°C	150		720	4-			
			16				0°C 25°C	-1500 -1500		-150 -150	l m\			
VIL	Low-level input voltage		11				75°C	-1500 -1500		-150 -150	m'			
1, 1, 1, 1, 1, 1			16	2			0°C	315	410		1			
VOH(Y)	High-level output voltage at OR output	2			0.2 V	−0.5 V	25°C	350	450	525	m\			
	at On output		11	8			75°C		520	600				
	Low-level output voltage		16	2		2-11	0°C	-505	<b>-470</b>		1.			
VOL(Y)	at OR output	2	11	8	−0.2 V	−0.5 V	25°C 75°C	-505	-450 -410	-350 -310	m\			
			16	4			0°C	315	410	-310	+			
V <sub>OH</sub> (Z)	High-level output voltage	2		100000000000000000000000000000000000000	-0.2 V	-0.5 V	25°C	350	450	525	m\			
at NOR output		11	7			75°C		520	600					
VOL(Z) Low-level output voltage at NOR output		16	4			0°C		-410						
	2	11	7	0.2 V	−0.5 V	25°C 75°C		-390 -350	-310	m\				
<del></del>		*					0°C	-505	-350 -470	-280	+			
Vol(z)	Low-level output voltage	2	16	4	0.4 V	-0.5 V	25°C	-505	-450		m\			
OL(L)	at NOR output		11	7			75°C		-410	-315				
	High-level output voltage						0°C	290						
VOH(Y)	at OR output	2	11	8	0.15 V	−0.5 V	25°C	325		Arks Sign	m\			
							75°C 0°C				+			
V <sub>OL(Y)</sub>	Low-level output voltage	2	2	2	2	11	8	-0.15 V	-0.5 V	25°C			-325	l m\
·OL(1)	at OR output	10 June					75°C			-290				
48.74			16				0°C			255				
ηн	High-level input current	3	11	drive to	0.5 V	−0.5 V	25°C			235	μA			
			- 11				75°C			200	+			
	Low-level input current	5	11, 16		Both E	CL inputs	0°C 25°C			-0.5 -0.5	μΔ			
liL	(both ECL inputs)	3	11,10		at -	-3.2 V	75°C			-0.5 -0.5	μ,			
I <sub>C+</sub>	Supply current from VC+	4				CL inputs -0.5 V	25°C	5		8.5	m/			
СС	Supply current from VCC	4			Both E	CL inputs	25°C	13		22	m/			
			-	/:		-0.5 V CL inputs					+-			
EE	Supply current from VEE	4			A STATE OF THE STA	-0.5 V	25°C	-20		-35	m/			
Cin	Input capacitance		16			7	25°C		5		pi			
<b>"</b>	(see Note 6)	lote 6)	11	Part Salar	1		23 5				"			
	Output impedance			2 4			25°C	7 - 17 - 18 - 18 - 18 - 18 - 18 - 18 - 1	5		Ω			
<sup>z</sup> out	(see Note 7)			8 7			1				1 "			

<sup>\*</sup>HLL inputs (pins 12 and 14) grounded,  $V_{BB}$  (pins 1 and 9) = GND,  $V_{CC}$  (pins 3 and 6) = 1.32  $V^{\pm}$  1%,  $V_{EE}$  (pin 10) = -3.2  $V^{\pm}$  1%,  $V_{C+}$  (pin 5) = 4.8  $V^{\pm}$  1%.

NOTES: 4. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination.

- The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.
- C<sub>in</sub> is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C<sub>in</sub> = Q/V.
- 7. Constant-current loads are used to determine the output impedance which is derived from the slope of a V<sub>O</sub> vs I<sub>O</sub> curve.

#### ECL2537 electrical characteristics

				T	EST CON	DITIONS*						
		1	MINAL		INF	UT CONDIT	TIONS		MIN	TYP	MAX	UNIT
PARÂMETER (SEE NOTE 8)	TEST FIGURE	INPUTS	оит		INPUT UNDER TEST, VI	OTHER INPUT OF SAME GATE	INPUTS OF OTHER GATE	TA		EE NOTE		
		13, 14						0°C	150		720	l
V <sub>IH</sub>			1					25°C	150		720	mV
		11, 12						75°C	150		720	
		13, 14						0°C	-1500		-150	
VIL		11 12	-					25°C	-1500		-150	m∨
		11, 12						75°C	-1500		-150	<u> </u>
		13, 14	,1					0°C	3	3.4		l
VOH(Y)	6	11, 12	8		0.2 V	−0.5 V	-0.5 V	25°C 75°C	3.2	3.6		\ \ \
	<del> </del>	<del> </del>	<del> </del>					0°C	-0.8	-0.35		-
V <sub>OL(Y)</sub>	6	13, 14	1		-0.2 V	-0,5 V	-0.5 V	25°C	-0.8	-0.25	0.2	V
*OL(Y)	"	11, 12	8		0.2	-0.5	0.5 V	75°C	0,,	-0.15	0.3	
	i	12 14	<u> </u>	2				0°C	3	3.4		
V <sub>OH(Z)</sub>	6	13, 14			-0.2 V	-0.5 V	-0.5 V	25°C	3.2	3.6		v
J. 1(2)		11, 12		7				75°C		3.8		
		13, 14		2				0°C	-0.7	-0.2	***************************************	
V <sub>OL(Z)</sub>	6		<del> </del>		0.2 V	-0.5 V	-0.5 V	25°C	-0.6	-0.1	0.2	V
		11, 12		7				75°C		0.0	0.3	
		13, 14		2				0°C	-1	-0.35		
VOL(Z)	6	14.40	<del> </del>	4	0.4 V	-0.5 V	−0.5 V	25°C	-0.9	-0.25	0.2	V
<u> </u>	<u> </u>	11, 12		7		· · · · · · · · · · · · · · · · · · ·		75°C		-0.15	0.3	
		13, 14	1					0°C	2.9			
VOH(Y)	6	11, 12	8		0.15 V	-0.5 V	-0.5 V	25°C	3.1			· · V
<u> </u>	<u> </u>	11, 12	-					75°C				<u> </u>
		13, 14	1		0.45.77	051/	0.5.1/	0°C 25°C				
VOL(Y)	6	11, 12	8		-0.15 V	-0.5 V	−0.5 V	75°C			0.3 0.4	V
	<del> </del>	<del> </del>						0°C			510	<u> </u>
I <sub>IH</sub>	7	13, 14			0.5 V	-0.5 V	-0,5 V	25°C		- 14 Th.	470	μА
'!		11, 12			0.5 0	-0.5 V	-0.5	75°C			400	μ.
	111111111	11 10	<b> </b>					0°C			-0.5	
<sup>†</sup> IL and a second	8	11, 12,			12.00	inputs of bo		25°C			-0.5	μΑ
(all inputs)		13, 14			inp	parallel at -3	1,2 V	75°C			-0.5	
I <sub>C+</sub>	9				All	inputs at -0	.5 V	25°C	8		17	mA
IEE	9				All	inputs at -0	.5 V	25°C	-8		-17	mA
C <sub>in</sub>		13, 14						25°C		5		pF
(see Note 6)		11, 12						200	- 0.784			۲'
<sup>z</sup> out			1	2				25°C		10		Ω
(see Note 7)		Land Control	8	7								"

<sup>\*</sup>V<sub>BB</sub> (pins 9 and 16) = GND,  $V_{C+}$  (pin 5) = 4.8  $V \pm 1\%$ ,  $V_{EE}$  (pin 10) = -3.2  $V \pm 1\%$ .

NOTES: 4. Each gate is tested separately unless otherwise noted. See referenced test figure for output termination.

<sup>5.</sup> The algebraic convention where the most positive limit is designated at maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more negative voltages.


<sup>6.</sup> C<sub>in</sub> is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Q. C<sub>in</sub> = Q/V.

<sup>7.</sup> Constant-current loads are used to determine the output impedance which is derived from the slope of a Vo vs lo curve.

<sup>8.</sup> See pages 4 or 5 for defining term associated with each symbol.

#### operating characteristics at specified free-air temperature (see figure 1)

	INALS T NOTES			CL	PR	<sup>t</sup> PHL OPAGA										tTLH TIMES			
INPUT	OUTPUT	INPUT	OUTPUT	pF	TA = 0°C	T,	a = 25	°C XAM	T <sub>A</sub> = 75	°C XYW	Z Z Z	¥ = 0	MAX 0°	T,	a = 25 A }	MAX Ö	T <sub>A</sub>	= 75 <u>&amp;</u>	MAX
ECL25	36 using	HLL inp	uts (see	figure 10	<del>)</del> )														
14	2,	12	8,	4	4.0	2.8	3.9	5.5	4.0			3.9		2.5	4.0	6.5		4.2	
14	4	12	7	50	5.0	3.7	5.0	6.5	5.2			4.3		2.5	4.4	7		4.3	
ECL25	36 using	ECL inp	uts (see	figure 1	1)	-		1											
16	2,	1.1	8,	4	2.5	1.3	2.4	3.7	2.5	1		4.1		2.5	4.0	6.5		4.1	
10	4		7	50	3.4	2.2	3.5	4.8	3.4			4.4		2.5	4.4	7		4.3	
ECL253	37 (see fi	gure 12)						4											
13 14	1, 2	11 12	8, 7	15	3.4	2.2	3.5	5	3.6			3.7		2.2	3.7	6.5		3.8	




MODULE	V <sub>IN+</sub> (V)	V <sub>IN</sub> (V)
ECL2536 (HLL)	1.40 ± 0.05	0 ± 0.05
ECL2536 (ECL)	0.40 ± 0.02	-0.50 ± 0.02
ECL2537	0.40 ± 0.05	-0.50 ± 0.05

FIGURE 1-PROPAGATION DELAY AND TRANSITION TIMES

NOTES: 9. Each gate is tested separately.


- 10. The input pulse is measured as it is applied sequentially to each input of the gate under test and a waveform measurement is made at each of the outputs of that gate.
- 11. Bias voltages and loads for the gate under test are shown in Figures 10 through 12. Unused gates have inputs biased as shown in Figure 2 for the ECL2536 or Figure 6 for the ECL2537, outputs under load, and power applied.

#### PARAMETER MEASUREMENT INFORMATION<sup>†</sup>




- A.  $V_1$  is first applied to each HLL input separately (other HLL input grounded) with both ECL inputs at -0.5 V; then  $V_1$  is applied to each ECL input separately (other ECL input at -0.5 V) with both HLL inputs at ground.
- B. Each output is tested separately.

#### FIGURE 2-VOH AND VOL



 $V_{\parallel}$  is first applied to each HLL input separately (other HLL input grounded) with both ECL inputs at -0.5~V; then  $V_{\parallel}$  is applied to each ECL input separately (other ECL input at -0.5~V) with both HLL inputs at ground.

#### FIGURE 3-IIH AND IIL



- A. The supply currents are measured with both the HLL inputs first at 2.4 V, then at GND.
- B. Both gates are tested simultaneously. I  $_{CC}$  is the total current into the two  $V_{CC}$  terminals.

FIGURE 4-IC+, ICC, AND IEE





FIGURE 5-IIL

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


#### PARAMETER MEASUREMENT INFORMATION†



A. V<sub>I</sub> is applied to each input separately.


B. Each output is tested separately.

FIGURE 6-VOH AND VOL



Each input is tested separately.

FIGURE 7-IIH



OPEN

Both gates are tested simultaneously.

FIGURE 9-I<sub>C+</sub> OR I<sub>EE</sub>

<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

FIGURE 8-IIL

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 10-ECL2536 PROPAGATION DELAY AND TRANSITION TIMES (HLL INPUT)




FIGURE 11-ECL2536 PROPAGATION DELAY AND TRANSITION TIMES (ECL INPUT)




FIGURE 12-ECL2537 PROPAGATION DELAY AND TRANSITION TIMES

- NOTES: 12. The generator has the following characteristics: Z<sub>Out</sub> = 50 Ω, PRR = 1 MHz. See waveform details in Figure 1.
  13. The waveforms for ECL2536 are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 kΩ paralleled by 2 pF, or a 50-Ω impedance system can be used. The 50-Ω resistors designated R<sub>O</sub> are the oscilloscope input resistance in the 50-Ω system or discrete resistors with a high-impedance probe.
  - 14. Cl includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.
  - 15. The waveforms for ECL2537 are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. A high-impedance probe with an input impedance of 100 kΩ paralleled by 2 pF is used.

a Yeb, in block town

## TYPES ECL2536, ECL2537 HLL-TO-ECL AND ECL-TO-HLL CONVERTERS

Transfer a sample of the second of the second

#### **GENERAL APPLICATION INFORMATION**

#### ECL2536

#### input conditions


The ECL2536 converts high-level-logic inputs to ECL2500-logic-level outputs.

A control INHIBIT/ENABLE ECL input is provided to lock out data presented at the HLL input. A high-level (H) input voltage inhibits the converter outputs in a stable state such that signals on the HLL input are not transmitted through the converter. A low-level (L) input voltage enables the converter and the output levels are determined by the logic level of the HLL input.

The output feeding the HLL input should have an H level ≥ 1.2 V and an L level ≤ 0.5 V in order to maintain at least a 150-mV noise margin.

#### driving by TTL

The HLL input requires up to 220  $\mu$ A of current to be supplied with both H-level and L-level voltage inputs. TTL outputs are designed to sink current in the low state, not to supply current. To assure reliable performance with all types of TTL circuits, it is recommended that a resistor divider be placed at the HLL input external to the package. The divider has 4.7 k $\Omega$  from the HLL input to VC+ and 8.3 k $\Omega$  to ground, as shown.



#### ECL output loading

General loading for fan-out from the ECL outputs may be divided into two classes:

#### CLASS I Short-Line or Cluster Loading

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

#### CLASS II Long-Line or Distributive Loading

These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.

#### ECL2537

The ECL2537 converts ECL2500-logic-level inputs to high-level-logic outputs.

An external pull-down resistor to a negative voltage must be provided on the HLL output terminals. The size of the resistor is determined by the current it must sink in order to maintain the correct low-level voltage with the DTL or TTL fan-out being driven.

Characterization is with a pull-down resistor of 300  $\Omega$  to -3.2 V which represents a fan-out of five Texas Instruments Series 54/74 TTL logic gates.


No wired-OR connection is allowed on the HLL outputs because an emitter-follower junction breakdown may occur if one converter output is high and this forces another output to be high which would otherwise be low.

The  $V_{C+}$  power supply must be held at 4.8 V  $\pm$  1%. Otherwise, the output voltage specifications for maximum  $V_{OL}$  or minimum  $V_{OH}$  may be exceeded.

#### mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



#### terminal designations

Pin assignments are shown in the table below and correspond to the logic diagrams on page 2.

Outputs are denoted Y or Z. Inputs are denoted A, B, or B\*.

Respective inputs and outputs are identified by a gate number preceding the pin symbol.

Power is supplied via the VC+, VCC, VEE, and VBB terminals.

VBB is a reference voltage.

NC indicates no internal connection.

#### PIN ASSIGNMENTS

PIN	1	2	3	4	5 6	<b>7</b>	. 8	9	10	11	12	13	14	15	16
ECL2536	V <sub>BB</sub>	1Y	v <sub>cc</sub>	1Z	V <sub>C+</sub> V <sub>CC</sub>	2 <b>Z</b>	2Y	V <sub>BB</sub>	V <sub>EE</sub>	2A	2B*	HLL GND	1B*.	NC	1A
ECL2537	1Y	1Z	NC	NC	V <sub>C+</sub> NC	2Z	2Y	V <sub>BB</sub>	VEE	2A	2B	1A	1B	NC	V <sub>BB</sub>

\*HLL input

Multiple VCC terminals have been supplied to reduce cross-talk noise. Multiple VBB terminals are also provided. All VBB and VCC terminals should be connected even if all gates in the module are not used.


## ECL2500 SERIES EMITTER-COUPLED-LOGIC (ECL) BISTABLE MODULES FOR APPLICATION IN ULTRA-HIGH-SPEED DIGITAL SYSTEMS

#### description

The ECL2500 series is a compatible family of ECL functions with basic gate delays of 2 to 3 ns per stage. The family, is specifically designed for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

The ECL2500 family includes:

- Basic Gate Modules
- Multifunction Gate Modules
  - Bistable Modules



- Arithmetic Modules
- Interface Modules
- Memory Module

#### family features

- High speed . . . typical gate propagation delay time of 2.5 ns
- Complementary OR/NOR outputs with capability for wired-OR connections
- Designed for use with transmission lines to ensure maximum signal transmission without noise. Characterized for 50-ohm lines
- High noise immunity: ±225 mV typical at 25°C

This data sheet covers the bistable modules.

Separate data sheets cover the balance of the ECL2500 modules.

#### ECL2500 series bistable modules

The ECL2500 series bistable modules are summarized in the table below. These modules contain the ECL circuits shown in the schematics of Figures A, B, and C on pages 6 and 7. Logic diagrams of ECL2540 through ECL2542 are shown on page 4.

#### SUMMARY OF BISTABLE MODULES

MODULE	GATES PER MODULE	LATCHES PER MODULE	OUTPUTS Q	S PER BISTABLE CIRCUIT
	MIODULE	PER MODULE	(LATCH)	(LATCH COMPLEMENT)
ECL2540	4	2	1	1
ECL2541	9	2	1 1 1	2
ECL2542	13	2		1

## TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

#### APPLICATION INFORMATION

#### general

Set

The bistable modules specified in this data sheet contain dual latches. Each half of the ECL2540 is a latch with a separate data input. Two clock inputs, C and C', feed both latches. Q and  $\overline{Q}$  outputs are provided from each latch. Each half of the ECL2541 is a latch with additional circuitry which provides a data input and a gate input to control the input data. Common clock, set, and reset inputs are included. One Q and two  $\overline{Q}$  outputs are provided for each latch. Each half of the ECL2542 is a latch with additional circuitry which provides two data inputs each with a gate input to control the input data. Common clock, set, and reset inputs serve both latches. Only  $\overline{Q}$  outputs are provided.

Each latch has the possibility to operate in the following modes:

Register	and the second s	The mode in which the data input controls the state of the latch. Q is high
		when data is high.
		Wilding and Tolling III

Storage	alika da wasan a sa ƙ <del>a</del> ja	The mode in which the latch stores data received during the register mode.
		Input data is locked out from changing the latch state

And Walley Comment	_	The mode whereby $Q$ is set high (or $\overline{Q}$ low) which is normally done when	
		the clock is high.	

neset		The mode whereby Q is set low (or Q high) which is normally done when
		the clock is high (low for ECL2540).

The ECL2541 and ECL2542 have the register mode subdivided:

Register Mode/Clock Control	-	The mode whereby the gate input is low, allowing the data to set the latch
		when the clock goes low.

Register Mode/Gate Control — The mode whereby the clock input is low, allowing the data to set the latch when the gate is low.

Each Q and Q output must be terminated in a pull-down resistor.

The Q terminal of the ECL2541 must have a termination resistor (in addition to the pull-down resistor) on the output at all times (whether the output is used for fan-out or not), because internal feedback occurs from this point.

For full-temperature-range operation of all devices, data must be present before the clock pulse and the minimum width of the clock pulse is 4.5 ns. For the ECL2541 and ECL2542, the data pulse must extend beyond the clock pulse to allow for the delay associated with the clock-buffering gate.

For the ECL2540, latching occurs on either the leading or trailing edge of the C or C' pulse. For the ECL2541 and ECL2542, latching occurs on the leading edge of the clock pulse.

Multiple V<sub>CC</sub> terminals have been supplied to reduce crosstalk noise. All V<sub>CC</sub> terminals should be connected even if all gates in a module are not used.

General loading for fan-out may be divided into two classes:

#### CLASS I Short-Line or Cluster Loading.

Loads which can be connected within two inches of any source can be treated as lumped capacitive loads which include the gate inputs and stub-line capacitances. Switching times can be interpolated accordingly. No two dotted outputs can be more than two inches apart for this case.

#### CLASS II Long-Line or Distributive Loading.

These loads must be treated as lumped loads along a transmission line and termination should be at the end of the transmission chain. No more than 20 pF of load is recommended per 4.5 inches of 50-ohm printed line (with dielectric constant of 4.5) in order that the reflection coefficient be no greater than 20%. If the loads are lumped loads of 20 pF, they must be 4.5 inches apart. If individual gates and CLASS I loads are distributed, they must not exceed the 20 pF per 4.5 inches of line.


# TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

#### APPLICATION INFORMATION

#### ECL2540

The ECL2540 requires two clock inputs. Faulty operation occurs if the C' input lags behind C by more than 0.5 ns. The interval between the transition of the two clocks is referred to as skew. C' can be skewed ahead of C by as much as 1.5 ns.

The ECL2540 can be used as a toggle as shown in Figure 1. However, the delay from  $\overline{Q}$  to D must be greater than the clock pulse width. Thus, when pulse widths are very long, this becomes impractical unless a technique such as that shown in Figure 1 is used. This technique uses two gates of an ECL2502 as a pulse-shaping network to allow operation of a toggle from 100 megacycles per second down to cycles per second.



Delay between Q and D must be greater than 4.5 ns based on the propagation delay characteristics of the ECL2502 and its feedback loop.





FIGURE 1-ECL2540 USED AS A TOGGLE (WITHOUT SKEW)


## TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

logic<sup>†</sup>

ECL2540




NC-No internal connection





ECL2541





$$\begin{split} & \mathbf{Q}_{\mathsf{n}+1} = \overline{\mathsf{R}} \left[ (\mathsf{C} + \mathsf{D} + \mathsf{G}) (\mathbf{Q}_{\mathsf{n}} + \mathsf{S}) + \overline{\mathsf{C}} \mathsf{D} \overline{\mathsf{G}} \right] \\ & \overline{\mathsf{Q}}_{\mathsf{n}+1} = \overline{\mathsf{S}} (\mathsf{C} + \overline{\mathsf{D}} + \mathsf{G}) (\overline{\mathsf{Q}}_{\mathsf{n}} + \mathsf{R} + \overline{\mathsf{C}} \overline{\mathsf{D}} \overline{\mathsf{G}}) \end{split}$$





2G2 9 2D2 1D1 2G2 20 2G1 2D1

<sup>†</sup>One half of each bistable module is shown in the logic diagrams.

## TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

#### truth tables (for this series, H = positive voltage, L = negative voltage, X = irrelevant)

#### ECL2540

	INPUT	S	(	OUTPUTS
MODE	CLOCK	DATA	LATCH	LATCH COMPLEMENT
가 있는 사람들이 있는 것이 되었다. 그런 그는 사람들이 함께 해결하는 것이다. 그들은 그리는 것은 것이 나는 것이 나를 가는 것을 모르겠다. 사람들이 나를 가는 것을 했다.	C C'	D	Q <sub>n+1</sub>	<u>Q</u> n+1
Register	L H	H	Н	L (L)†
Clock-controlled storage	H L	X	a <sub>n</sub>	ā <sub>n</sub>
Set	н н	X	н	L
Reset	L L	Se Se Legg	L L	н
Forbidden (see Note 1)	L L	н	Q <sub>n</sub>	$\overline{\Omega}_n$

			INPUTS			(	OUTPUTS
MODE	SET	RESET	CLOCK	GATE	DATA	LATCH	LATCH COMPLEMENT
(1911년 - 1914년 br>- 1914년 - 1914	S	R	С	G	D	Q <sub>n+1</sub>	Ō <sub>n+1</sub>
Register	L	L	L	L	Н	H	L
negistei	, L.	L L	er by e.	L .	L	L	Ĥ
Clock-controlled storage	L	L	н	X	х	Q <sub>n</sub>	ān
Gate-controlled storage	L	L	Х	Н	Х	o <sub>n</sub>	م م
Set	Н	L	н	Х	Х	Н	L
Set	Н	L	X	Н	X	Н	L
Reset	L	3054 <b>H</b>	Н	Х	X,	L	н
neset	L	H	X	٠н	X	L	н
	H	L	L.	Ļ	Н 🐣	н	L. L
	H	Los	L	l L	L	L	er L
Forbidden	L	H .	L	Ĺ	Н	L	*
	L	н	L.	L	L	L j	. Н
	H H	Н	×	X	x	L	l l L

#### ECL2542

				INPUTS				OUTPUT
MODE	SET	RESET	CLOCK	GA1	ΓE	DA	TA	LATCH COMPLEMENT
	S	R	С	G1	G2	D1	D2	Q <sub>n+1</sub>
	_ L	L L	L	Н.	L	X	D2	D̄2
Register	, L	L	L	L	"Н	D1	X	D1
and the second	L	L	L	S. Link	· L	D1	- D2	D1 + D2
Clock-controlled storage	L	L	Н	X	X	X	X	$\overline{Q}_{n}$
Gate-controlled storage	L.	,L	X	н	н	X	' X	$\overline{\Omega}_0$
Set	Н	L	H	×	X	<i>∞</i> X	X	Land Land
Set	Н	L.L.	, x	. н	H	X	X	
Reset	L	H	" н	Χ	X	X	Χ	н 🖰
neset	L	н	X	н	н	X	X	H
	Н ,	3. L a	1.04	L.	×	Х	Х	
	H	L	L	X	Ĺ	X	Х	
Forbidden	L	Н	L	L	X	X	X	See Note 2
	L	н	L	X	L	X	Х	
	н	۱	X	×	×	30 X 1 20	24 H 📞 1384	distribution of the D

†ā is made low by C' being high. When C' returns to its normal state (low), following the clock pulse, ā goes high (the complement of data). NOTES: 1. This condition is data-controlled storage, whereas only clock-controlled storage is desired in the ECL2540. Hence, this condition is placed in the forbidden category.

<sup>2.</sup> The forbidden input combinations for ECL2542 may produce pseudo-stable output states which do not persist when a storage mode is subsequently selected or may produce outputs not in harmony with the normally used input patterns.

#### 4

# TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

schematics




FIGURE A-SCHEMATIC OF HALF OF ECL2540




FIGURE B-SCHEMATIC OF HALF OF ECL2541

Emitter-follower outputs require an external pull-down resistor. The wired-OR function can be obtained by connecting the emitter-follower outputs of a bistable module to the emitter-follower outputs of other gates or other bistable modules. Only one pull-down resistor is required for each wire-OR node.

#### .

# TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

#### schematic




FIGURE C-SCHEMATIC OF HALF OF ECL2542

COMPONENT VALUES SHOWN ARE NOMINAL

 $\sqrt[m]{-v_{CC}}\,\mathsf{bus}$ 

₩-V<sub>BB</sub> bus

▼ -V<sub>EE</sub> bus (substrate)

## TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

#### absolute maximum ratings (see note 3)

Terminal voltages and currents																				See table below
Storage temperature range																				-40°C to 150°C
Free-air temperature range with	sup	ıla	/ ar	nd	bia	as v	volt	age	es a	apr	olie	d								-40°C to 100°C

#### TERMINAL VOLTAGE AND/OR CURRENT, $T_A = 0^{\circ}C$ TO 75°C (SEE NOTES 4 AND 5)

		VOLT	AGE	CURRENT
TERMINAL	REMARKS	CONTINUOUS	20-μs SURGE	CURRENT
v <sub>cc</sub>		2 V	4.5 V	
V <sub>EE</sub>		-4 V	-7 V	
Each	All other	−3.5 V	-4 V	
Input	inputs open	2 V	2 V	
Output Q	At high level			-40 mA
Output 0	At high level	Committee of the commit		–40 mA

#### recommended operating conditions

Supply voltage V <sub>CC</sub>	1.32 V ± 2	2%
Supply voltage VEE	 3.2 V ± 2	2%
Reference voltage VBB	 	D)
Reverse bias on unused inputs	 	٧
Normalized d-c fan-out	 0 to 3	35
Load on each output	characterized at 270 $\Omega$ to VEE, 50 $\Omega$ to GN	ID
Operating free-air temperature range .	 0°C to 75°	,C

NOTES: 3. Absolute maximum ratings are limits beyond which the life of individual devices may be impaired and are never to be exceeded in

- 4. Maximum terminal conditions must be considered as mutually exclusive.
- 5. All voltages are referenced to  $V_{\mbox{\footnotesize{BB}}}$ , which is at GND.

# TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

#### ECL2540 electrical characteristics at specified free-air temperature

				1	EST CONDI	TIONS*					10-1-14-00		
	PARAMETER	TEST	INITIAL CONDITIONS (SEE	VOLTAGE AT INPUT UNDER	INPUT(S) UNDER TEST	10 NI	HER IPUT MINALS	OUT	INAL	TA	MIN T	/P MAX OTE 6)	UNIT
		100	TABLE I)	TEST	IESI	0.5 V	-0.5 V	Q	ā				
VIH	High-level input voltage									0°C 25°C 75°C	150 150 150	720 720 720	mV
VIL	Low-level input voltage									0°C 25°C 75°C	-1500 -1500 -1500	-150 -150 -150	mV
Vон(Q)	High-level output voltage at	4	x	0.2 V	14	11	13	2		0°C 25°C	280 315		mV
011(0)	Q output, register mode				12	11	13	7		75°C			
Vol(Q)	Low-level output voltage at	4	×	-0.2 V	14	-11	13	2		0°C 25°C		-330	mV
VOL(Q)	Q output, register mode			,	12	11	13	7		75°C		-210	
	High-level output voltage at	4	S	0.2 V	13		11, 14	2		0°C 25°C		165 100 500	mV
Vон(a)	Q output, storage mode		, ,	U.2 V	13		11, 12	7		75°C		70 580	1111
	Low-level output voltage at				11	13, 14		2		0°C		40	Ι.
VOL(Q)	Q output, storage mode	4	А	0.2 V	11	13, 12		7		25°C		00 -330 80 -210	mV
	High-level output voltage at				11	13, 14			1	0°C		165	
∨он(₫)	Q output, storage mode	4	R	−0.2 V	11	13, 12			8	25°C		00 500 70 580	mV
=	Low-level output voltage at	4	s	0.2 V	13		11, 14		1	0°C 25°C	-505 -4	40 25 –350	mV
Vol(ā)	ā output, storage mode		• •	0.2 V	13		11, 12		8	75°C		90 –315	
Vон(Q)	High-level output voltage at	4	R	0.2 V	. 11, 13		14	2		0°C 25°C	280 315		mV
·on(u)	Q output, set mode				11, 13	4 ×	12	7		75°C			
VoL(Q)	Low-level output voltage at	4	S	-0.2 V	11, 13		14	2		0°C 25°C		-330	mV
VOL(Q)	Q output, reset mode		, j	0.2 •	11, 13		12	7		75°C		-210	
			×	0.5 V	14	1-313	11, 12, 13			0°C 25°C		255 235	μА
	High-level	5	^	0.0 V	12		11, 13, 14			75°C		200	۳.
ин	input current	•			11		12, 13, 14			0°C		510	
			×	0.5 V	13		11, 12, 14			25°C 75°C	1 -	470 400	μΑ
liL .	Low-level input current	6	x	All	inputs in para	illel at -3.2	2 V			0°C 25°C 75°C		-0.5 -0.5 -0.6	μА
CC or -IEE	Supply current	7	x	All	inputs in para	illel at -0.	s v			25°C	20	34	mA
Cin	Input capacitance (see Note 7)		x		Each					25°C		5	pF
Z <sub>out</sub>	Output impedance (see Note 8)		x					2, 7	1, 8	25°C		5	Ω

# NOTES: 6. The algebraic convention where the most-positive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are morenegative voltages.

- 7.  $C_{in}$  is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine  $\Omega$ .  $C_{in} = \Omega/V$ . When a terminal is an input to more than one gate, multiply the value given by the number of gates to which this terminal is an input.
- Constant-current loads are used to determine the output impedance which is derived from the slope of a V<sub>O</sub> vs I<sub>O</sub> curve.

#### TABLE I-INITIAL CONDITIONS

Several of the parameters require the application of conditions which cause the outputs to assume definite states prior to applying test conditions specified above.

SYMBOL	DESCRIPTION	INPUT TE	ERMINALS*				
SAMBOL	DESCRIPTION	0.5 V	-0.5 V				
Х	Irrelevant						
S	Set 1Q and 2Q high, $1\overline{Q}$ and $2\overline{Q}$ low	11, 13	14, 12				
R	Reset 1Q and 2Q low,		11, 12, 13, 14				

<sup>\*</sup>V<sub>BB</sub> (pin 15) = GND, V<sub>CC</sub> (pins 3 and 6) = 1.32 V, V<sub>EE</sub> (pin 10) = -3.2 V. Input and output terminals are open except as specified in these tables and in the d-c test figures.

# TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 · DALLAS, TEXAS 75222

# TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES ECL2541 electrical characteristics at specified free-air temperature

					TEST	CONDITIONS*						1
	PARAMETER	TEST FIGURE	INITIAL CONDITIONS (SEE	VOLTAGE AT INPUT UNDER	INPUT(S) UNDER	IN	HER PUT IINALS	OUTPUT TERMINAL	TA	MIN T	UNIT	
40.00			TABLE II)	TEST	TEST	0.5 V	-0.5 V	1 0 0		1		
ViH	High-level input voltage				- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1				0°C 25°C 75°C	150 150 150	720 720 720	mV
VIL	Low-level input voltage								0°C 25°C 75°C	-1500 -1500 -1500	-150 -150 -150	mV
4,55				0.2 V	11		1, 9, 12, 16	8				
			1000	U.2 V	13		1, 9, 14, 16	7	о°с	280		
Values	High-level output voltage at	4	×	-0.2 V	12	11	1, 9, 16	8	25°C	315		mV
√OH(Œ)	Q output, register mode	1 7	^	=0.2 V	14	13	1, 9, 16	7	75°C	313		1
				-0.2 V	9	- 11	1, 12, 16	8	] /3 0			-
2				-0.2 V	9	13	1, 14, 16	7		44 14 1	<u> 1991 til 1995</u>	
			for the second	-0.2 V	11		1, 9, 12, 16	8				
	. 최 기관 전 보다 실기를 보고 보고.			-0.2 V	13		1, 9, 14, 16	7	0°C			
	Low-level output voltage at	4	×	-0.2 V	12	and the great of the same	1, 9, 11, 16	8	25°C	4 4 · · ·	-330	l mV
	Q output, register mode	7	^ .	-0.2 V	14	100	1, 9, 13, 16	7	75°C	7	-210	''' <b>'</b>
				-0.2 V	9		1, 11, 12, 16	8	] /3 C	1	-210	
				-0.2 V	9	;	1, 13, 14, 16	7	1			1 5
				0.2 V	12		1, 9, 11, 16	8	0°C	280 3	365	Г
laura	High-level output voltage at	4	s	U.2 V	14		1, 9, 13, 16	7	25°C		100 500	mV
√OH(Q)	Q output, storage mode	1 7	,	0.2 V	9		1, 11, 12, 16	8	75°C		470 580	
	1. 그 및 불사활한 것으로			0.2 V	9		1, 13, 14, 16	7	/3 C		170 300	
			1000	0.2 V	12	11	1, 9, 16	8	0°C	-505 -4	140	19
VOL(Q)	Low-level output voltage at	4	R	0.2 V	14	13	1, 9, 16	7	25°C		400 –330	l mv
OL(Q)	Q output, storage mode		"	0.2 V	9	11	1, 12, 16	8	75°C		280 –210	1
		10000	100	0.2 V	9	13	1, 14, 16	7	73 0	T.	200 –210	
7				0.2 V	12	11	1, 9, 16	2,4	0°C	280	365	
105	High-level output voltage at	4	R	0.2 V	14	13	1, 9, 16	5,6	25°C		400 500	mV
√oh(₫)	Q output, storage mode	48.7%	, n	0.2 V	9	11	1, 12, 16	2,4	75°C		470 580	1 ""
				U.2.V	9	13	1, 14, 16	5,6	75 6	1	+/0 560	1111
		11 11 11 11		0.2 V	12		1, 9, 11, 16	2,4	0°C	-505 -4	440	
10. 15	Low-level output voltage at	4	s	0.2 V	14		1, 9, 13, 16	5, 6	25°C		425 –350	mV
√OL( <u>Q</u> )	Q output, storage mode	1 4	3	0.2 V	9		1, 11, 12, 16	2,4	75°C		390 -315	""
11111				U.2 V	9		1, 13, 14, 16	5, 6		<u> </u>	-515	
√он( <u>о</u> )	High-level output voltage at	4	R	0.2 V	1	9	16	8	0°C 25°C	280 315		mν
· 011(Q)	Q output, set mode				1 1	9	16	7.	75°C			
<del>ngalaan</del> Nebbe	Low-level output voltage at			0.2.1/	16	9	1	8	0°C 25°C		220	mV
OL(Q)	Q output, reset mode	4	S	0.2 V	16	9	145	7	75°C		-330 -210	

(Continued on page 11)

					TEST C	ONDITIONS*					
	PARAMETER			VOLTAGE AT INPUT UNDER	INPUT(S) UNDER TEST	10	HER IPUT MINALS	OUTPUT TERMINAL	TA	MIN TYP MAX (SEE NOTE 6)	UNIT
			TABLE II)	TEST	1531	0.5 V	−0.5 V	<u> </u>		Programme and the	
					9		1, 11, 12 13,14,16		0°C	255	
	High-level input current				. 11		1, 9, 12, 13, 14, 16		25°C	235 235 200	μА
					13		1, 9, 11, 12, 14, 16		/5 C		
ЧН		5	×	0.5 V			9, 11, 12 13, 14, 16				
					12		1, 9, 11 13, 14, 16	25°	0°C	510 470	μА
					14		1, 9, 11 12, 13, 16		75°C	400	μ~
					16		1, 9, 11 12, 13, 14				
liL.	Low-level input current	6	×		All inputs in parallel at -3.2 V				0°C 25°C 75°C	-0.6 -0.8 -1.1	
ICC or -IEE	Supply current	7	×		All inputs in parallel at $-0.5 \text{ V}$				25°C	60 124	mA
Cin	Input capacitance (see Note 7)		x		Each				25°C	5	pF
Zout	Output impedance (see Note 8)		×					7.8 2,4, 5,6	25°C	5	Ω

- NOTES: 6. The algebraic convention where the mostpositive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more-negative voltages.
  - 7. Cin is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine Z.  $C_{in} = Q/V$ . When a terminal is an input to more than one gate, multiply the value given by the number of gates to which this terminal is an input.
  - 8. Constant-current loads are used to determine the output impedance which is derived from the slope of a VO vs IO curve.

#### TABLE II-INITIAL CONDITIONS

ECL2541 electrical characteristics at specified free-air temperature (continued)

MITTER-COUPLED-

LOGIC

BISTABLE

MODULES

Several of the parameters require the application of conditions which cause the outputs to assume definite states prior to applying test conditions specified above.

		INPUT TERMINALS*					
SYMBOL	DESCRIPTION	0.5 V	-0.5 V				
Х	Irrelevant						
s	Set $1\Omega$ and $2\Omega$ high, $1\overline{\Omega}1$ , $1\overline{\Omega}2$ , $2\overline{\Omega}1$ , and $2\overline{\Omega}2$ low	1, 9	16				
R	Reset 1Q and 2Q low, $1\overline{Q}1$ , $1\overline{Q}2$ , $2\overline{Q}1$ , and $2\overline{Q}2$ high	9, 16	1				

<sup>\*</sup>VBB (pin 15) = GND, VCC (pin 3) = 1.32 V, VEE (pin 10) = -3.2 V. Input and output terminals are open except as specified in these tables and in the d-c test figures.

# EMITTER-COUPLED-LOGIC BISTABLE MODULES TYPES ECL2540 THRU ECL2542

ECL 2542 electrical characteristics at specified free-air temperature

			INITIAL	VOLTAGE		CONDITIONS*	HER		<del></del>										
PARAMETER		TEST	CONDITIONS	AT INPUT	INPUT(S) UNDER	IN	HER PUT IINALS	OUTPUT TERMINAL	TA	MIN (SE	TYP MAX	UNI							
		1,00	TABLE III)	TEST	TEST	0.5 V	-0.5 V	ā		(32.	1 1								
					1.54				0°C	150	72	0							
VIH	High-level input voltage								25°C	150	72								
	하시네요 하시네. 그는 생활 보니다.								75°C	150	72								
		P. 1911		41 1 1 1 1 1 1 1 1 1 1		1 1 1 1 1 1 1 1	Test the second		0°C	-1500	-15	0							
VIL	Low-level input voltage								25°C	-1500	-15	0 mV							
	[1] : 11 [1] [1] : 12 [1] : 1 [1] [1] : 1								75°C	-1500	-15	0							
		To design	Parales as Tell	Ser Sarana	13	1, 16	4, 5, 12, 14	2											
		A STATE	agt span as a		11	7,8	4, 5, 9, 12	6	1	194									
		a dispersion			14	1, 16	4, 5, 12, 13	2	]	100									
Vон		You selve to	A Section 1		9 7,8 4,5,11,12 6	6													
					12	1, 16	4, 5, 13, 14	2	o°c	280									
	High-level output voltage,	4	x	-0.2 V 12 7,8 4,5,9,11 6 16 13,14 1,4,5,12 2	25°C	315		l mV											
·UH	register mode	4	^						75°C	3,3		""							
					8	9, 11	4, 5, 7, 12	6	] ′" ິ										
					1	13, 14	4, 5, 12, 16	2	]										
					. 7	9, 11	4, 5, 8, 12	6	]										
						12	13, 14	1, 4, 5, 16	2	]									
					12	9, 11	4, 5, 7, 8	6											
	Low-level output voltage, register mode		1	0.2 V	13	11	4, 5, 12, 14, 16	2	1										
				U.Z V	11	7	4, 5, 8, 9, 12	6											
				-0.2 V	14	1, 13	4, 5, 12, 16	2											
				· · · · · ·	9	7, 11	4, 5, 8, 12	6	1										
				-0.2 V	12	1, 13	4, 5, 14, 16	2	0°C		and the same								
∕oL		4	4	4	4	4	4	4	4	×	0.2 •	12	7, 11	4, 5, 8, 9	6	25°C		-35	0 m\
· UL										0.2 V	16	14	1, 4, 5, 12, 13	2	75°C		-31		
						8	9	4, 5, 7, 11, 12	6	1									
		1	1 4 1 4 1	-0.2 V	91	14, 16	4, 5, 12, 13	2				1							
					7	8, 9	4, 5, 11, 12	6				.							
				-0.2 V	12	14, 16	1, 4, 5, 13	2											
		-	31.1		12	8,9	4, 5, 7, 11	6				-							
i saitos so			Production of		14 9	1, 13	4, 5, 12, 16	2	1										
	11:45 12:41					7, 11	4, 5, 8, 12	6	o°c	280	365								
ИОЧ	High-level output voltage,	4	R	0.2 V	7	14, 16 8, 9	4, 5, 12, 13	6	25°C	315	400 50	0 mV							
	storage mode				12	8,9	4, 5, 11, 12 1, 4, 5, 13, 14, 16	2	75°C		470 58	0							
			1 Sec. 3 - 4		12		4, 5, 7, 8, 9, 11	6	-			1 44							
		+			14	1	4, 5, 12, 13, 16	2	-	<del> </del>	<del> </del>								
					9	7	4, 5, 8, 11, 12	6	1										
	Low-level output voltage,				1	14	4, 5, 12, 13, 16	2	0°C	-505	-440	- 1							
OL.		4	S	0.2 V	7	9	4, 5, 8, 11, 12	6	25°C	-490	-425 -35	1							
	storage mode	1			12		1, 4, 5, 13, 14, 16	2	75°C		-390 $-31$	5							
		1		(	12	<del></del>	4, 5, 7, 8, 9, 11	6	1000			-							
						10		<del></del>	l o°c	<del>                                     </del>	<del></del>	17							
OL.	Low-level output voltage,	4	R	0.2 V	. 5 .	12	4	2	25°C		-35	0 mV							
- UL	set mode	1		J.2 V	5	12	4	6	75°C		_31 _31								
/он	High-level output voltage,	4	S	0.2 V	4	12	5	2	0°C 25°C	280 315		m\							
UH	reset mode	"		U.2 V	4	12	5	6	75°C	3.3		1							

(Continued on page 13)

					1						
	PARAMETER	TEST CONDITIONS FIGURE (SEE		VOLTAGE AT INPUT UNDER	T INPUT(S) INPUT		OUTPUT TERMINAL	TA	MIN TYP MAX (SEE NOTE 6)	UNIT	
			TABLE III)	TEST	TEST	0.5 V	-0.5 V	ā			
	High level input current	11.50			8		1, 4, 5, 7, 9 11, 12, 13, 14, 16				
					11		1, 4, 5, 7, 8 9, 12, 13, 14, 16		0°C	255	
		5			12		1, 4, 5, 7, 8 9, 11, 13, 14, 16		25°C	235 235 200	μА
				1, 4, 5, 7, 8	1, 4, 5, 7, 8 9, 11, 12, 14, 16		750	200			
					16		1, 4, 5, 7, 8 9, 11, 12, 13, 14				
ljH .			×	0.5 V	1		4, 5, 7, 8, 9 11, 12, 13, 14, 16				
				4 11, 12, 13, 14, 16 5 1, 4, 7, 8, 9 11, 12, 13, 14, 16	4		1, 5, 7, 8, 9 11, 12, 13, 14, 16				
					5				0°C 25°C	510 470	μА
					75°C	400	μΑ				
					9		1, 4, 5, 7, 8		Minist.		
					14		1, 4, 5, 7, 8 9, 11, 12, 13, 16	7,8			
ħĽ	Low-level input current	6	x	***	All inputs i	n parallel at -3	2 V		0°C 25°C 75°C	-0.9 -1.2 -1.7	μΑ
ICC or -IEE	Supply current	7	x		All inputs i	n parallel at -0	5 V		25°C	81 165	mA
Cin	Input capacitance (see Note 7)		×		Each				25°C	5	pF
Z <sub>out</sub>	Output impedance (see Note 8)		x					2, 6	25°C	5	Ω

#### NOTES: 6. The algebraic convention where the mostpositive limit is designated as maximum is used in this data sheet for logic voltage levels only, e.g., if -350 mV is a maximum, the typical and minimum limits are more-negative voltages.

- 7. C<sub>in</sub> is measured using peak-current techniques. A square-wave input pulse is applied, and the input current waveform is integrated with respect to time to determine \( \Omega. \) C<sub>in</sub> = \( \Omega/V. \) When a terminal is an input to more than one gate, multiply the value given by the number of gates to which this terminal is an input.
- Constant-current loads are used to determine the output impedance which is derived from the slope of a V<sub>O</sub> vs I<sub>O</sub> curve.

#### TABLE III-INITIAL CONDITIONS

Several of the parameters require the application of conditions which cause the outputs to assume definite states prior to applying test conditions specified above.

ECL2542 electrical characteristics at specified free-air temperature (continued)

EMITTER-COUPLED-LOGIC BISTABLE MODULES

YPES ECL2540 THRU ECL2542

		INPUT TERMINALS*				
SYMBOL	DESCRIPTION	0.5 V	-0.5 V			
X	Irrelevant					
S	Set 10 and 20 low	5, 12	4			
R	Reset 10 and 20 high	4, 12	5			

<sup>\*</sup>VBB (pin 15) = GND, VCC (pin 3) = -1.3 V, VEE (pin 10) = -3.2 V. Input and output terminals are open except as specified in these tables and in the d-c test figures.

# TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

#### operating characteristics at specified free-air temperature

	Cı	tpHL and/or tpLH PROPAGATION TIMES—ns						tTHL and/or tTLH TRANSITION TIMES—ns							
MODE	U.	T <sub>A</sub> = 0°C			T	\ = 25	°C	T <sub>A</sub> = 75°	С	T <sub>A</sub> = 0°C	Т,	<b>\</b> = 25	°C	T <sub>A</sub> = 75°	C
	pF	Z	₹	MAX	Z	₹	MAX	M Y	MAX	TYP	Z	Σ	MAX	MIN TYP	MAX
CL2540 (see Figure 2 a	nd Table	IV)	, h.												-
Register	4 50		2.5 3.6		1.6 2.4	2.4 3.6	3.5 4.5	2.5 3.6		3.8 4.7	2 2.5	3.7 4.6	5.2 6.7	3.9 4.4	
CL2541 (see Figure 3 a	nd Table	V)			-	1, 1						3			
Register (Clock Controlled)	4 50		6.3 7.7		4.2 5.5	6.2 7.8	7.7 10.8	6.5 8.0		4.6 5.9	2.7	4.7 5.8	6.9 8.6	4.7 5.5	
Register	4		4,3		2.3	4.2	5.8	4.3	-	4.6	2.3	4.6	6.5	4.6	
(Gate Controlled)	50		5.6		3.4	5.7	8.5	5.7		5.6	2.7	5.4	7.8	5.1	
Set	4 50		2.7 3.8		1.9 2.7	2.7 3.8	3.5 4.7	2.8 3.8		4.5 4.7	2.9 2.7	4.5 4.6	6 7	4.6 4.5	
Reset	4 50		3.8 6.0		2.3 3.4	3.8 5.9	5.8 8.5	4.1 6.0		4.4 7.1	2.3 4.6	4.3 7.0	6.5 8.6	4.6 6.4	
CL2542 (see Figure 3 a	nd Table	VI)			-				1,50		4.57.54		7,5		
Register	4		7.0		5.5	7.0	8.1	7.1		4.6	3	4.5	5.7	4.5	
(Clock Controlled)	50		8.2		6.7	8.1	9.4	8.3		4.8	3	4.8	6.9	4.7	
Register	4		4.5		3.3	4.4	5.7	4.4		4.2	3	4.1	5.7	4.1	
(Gate Controlled)	50		5.7		4.5	5.6	6.8	5.5		4.7	3	4.7	6.9	4.6	
Set	4		2.9		1.7	2.7	3.1	2.6		4.6	3	4.5	5.7	4.6	
	50	ļ	4.0		3.2	4.0	4.7	3.9	1.	5.4	4	5.6	6.9	5.5	
Reset	50		4.4 5.4		3.3 4.5	4.3 5.4	5.8 6.8	4.6 5.4		4.2 3.9	3	4.2 4.0	5.7 5	4.4 4.0	


#### PARAMETER MEASUREMENT INFORMATION

#### TABLE IV-ECL2540


INPUT TEI	RMINALS	OUTPUT U	NDED TEST	PARAMETER MEASURED		
DATA GENERATOR	−0.5 V	OUTPUT U	NDER 1ES1	PARAMETER MEASURED		
 14	12	2	Q			
14	12	1	ō			
12	14	7	Q	tPLH, tTLH, tPHL, and tTHL		
12	14	8	<u>o</u>			

# TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

## PARAMETER MEASUREMENT INFORMATION ECL2540



#### **TEST CIRCUIT**



#### **VOLTAGE WAVEFORMS**

#### FIGURE 2-ECL2540 PROPAGATION DELAY AND TRANSITION TIMES (WITH SKEW)

NOTES:

- 9. Each generator has a 50- $\Omega$  output impedance.
- 10. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 k $\Omega$  paralleled by 2 pF, or a 50- $\Omega$  impedance system can be used. The 50- $\Omega$  resistor designated R $_{0}$  is the oscilloscope input resistance in the 50- $\Omega$  system or a discrete resistor with a high-impedance probe.
- 11. C<sub>1</sub> includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.

## TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

#### PARAMETER MEASUREMENT INFORMATION

TABLE V-ECL2541

		NPUT TERMIN	AL CONDITION	IS			18.15
MODE	PULSE GENERATOR NO. 1	PULSE GENERATOR NO. 2	0.5 V	-0.5 V	OUTPUT UNDER TEST	WAVEFORM	PARAMETER MEASURED
	16		11	1, 12	8	LH	tPLH, tTLH
	1			11, 12, 16	8	HL	tPHL, tTHL
	1	9		11, 12, 16	2, 4	LH	tPLH, tTLH
REGISTER	16		11	1, 12	2,4	HL	tPHL, tTHL
(Clock Controlled)	16		13	1, 14	7	LH	tPLH, tTLH
	1	9		13, 14, 16	7	HL	tPHL, tTHL
	1	9		13, 14, 16	5,6	LH	tPLH, tTLH
	16		13	1, 14	5, 6	HL	tPHL, tTHL
	16		11	1, 9	8	LH	tPLH, tTLH
	1	12		9, 11, 16	8	HL	tPHL, tTHL
	1	'2		9, 11, 16	2,4	LH	tPLH, tTLH
REGISTER	16		11	1,9	2, 4	HL	tPHL, tTHL
(Gate Controlled)	16		13	1,9	> 7	LH.	tPLH, tTLH
	1	14		9, 13, 16	7	HL	tPHL, tTHL
	1	'-		9, 13, 16	5,6	LH "	tPLH, tTLH
	16		13	1,9	5,6	HL	tPHL, tTHL
		1			8	LH	tPLH, tTLH
SET TIME	16	1	9		2, 4	HL	tPHL, tTHL
SET TIME		•	, 3		7	LH	tPLH, tTLH
				All other input	5, 6	HL	tPHL, tTHL
				terminals open	2, 4	LH	tPLH, tTLH
RESET TIME	la de la compansión de la	16	9	terminais open	8	HL	tPHL, tTHL
THE SET THE					5, 6	LH	tPLH, <sup>t</sup> TLH
e de la compansión de l			Service of the second		7	HL	tPHL, tTHL

#### TABLE VI-ECL2542

	Secretary parameters	INPUT TERMIN	AL CONDITIO	NS		1744	
MODE	PULSE GENERATOR NO. 1	PULSE GENERATOR NO. 2	0.5 V	-0.5 V	OUTPUT UNDER TEST	WAVEFORM	PARAMETER MEASURED
	5		1, 16	4, 13, 14		LH	tPLH, tTLH
	5	- 12	13, 14	1, 4, 16	2	LH	tPLH, tTLH
	4		1, 13, 16	5, 14		HL	tPHL, tTHL
REGISTER	a a la		13, 14, 16	1,5		HL	tPHL, tTHL
(Clock Controlled)	5	12	7,8	4, 9, 11	9	LH	tPLH, tTLH
	Same of the second		9, 11	4, 7, 8		LH	tPLH, tTLH
			7, 8, 11	5,9		HL	tPHL, tTHL
	4		8, 9, 11	5, 7		HL	tPHL, tTHL
	5	14	1, 16	4, 12, 13		LH +	tPLH, tTLH
		1	13, 14	4, 12, 16	2 %	LH	tPLH, tTLH
		14	1, 13, 16	5, 12	2	HL	tPHL, tTHL
REGISTER	4	1	13, 14, 16	5, 12		HL	tPHL, tTHL
(Gate Controlled)	5	9	7,8	4, 11, 12		LH	tPLH, tTLH
	5	7	9, 11	4, 8, 12	1 ,	LH	tPLH, <sup>t</sup> TLH
		9	7, 8, 11	5, 12	6	HL	tPHL, tTHL
	4	7"	8, 9, 11	5, 12	3. <i>3</i> 5 5 5 5	HL T	tPHL, tTHL
SET TIME	4	5	12	All other input	2, 6	HL :	tPHL, tTHL
RESET TIME	5	4	12	terminals open	2,6	LH	tPLH, <sup>t</sup> TLH

# TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

#### PARAMETER MEASUREMENT INFORMATION **ECL2541 AND ECL2542** V<sub>CC</sub> 1.32 V SEE NOTE 10 OUTPUT Q INPUTS OF OTHER OUTPUT UNDER TEST LATCH THAT ARE NOT COMMON WITH THE LATCH UNDER TEST ARE OPEN 270 ≷ SEE ECL2541 NOTE 11 NOTE 12 FCI 2542 ALL OUTPUTS INPUT TERMINATED SEE NOTE 10 SAME AS OUTPUT UNDER TEST PULSE GENERATOR 50 NO. 1 Ω SEE NOTES 9 AND 12 INPUT SEE NOTE 10 V<sub>EE</sub> -3.2 V PULSE GENERATOR **₹**ΩΩ NO.2 SEE NOTES 9 AND 12 **TEST CIRCUIT** 20 ns +400 mV INPLIT PULSE GENERATOR NO. 1 10% 500 mV 2.2 ± 0.2 ns 22 ± 0.2 ns FOR REGISTER TIMES 400 mV INPUT PULSE GENERATOR NO. 2 FOR SET/RESET TIMES -500 mV t<sub>TLH</sub> OBSERVED VOH LEVEL OUTPUT WAVEFORM LH OBSERVED VOL LEVEL OBSERVED VOHLEVEL OUTPUT

## VOLTAGE WAVEFORMS FIGURE 3-ECL2541 AND ECL2542 PROPAGATION DELAY AND TRANSITION TIMES

NOTES: 9. Each generator has a 50- $\Omega$  output impedance.


WAVEFORM HL

- 10. The waveforms are monitored on an oscilloscope with a rise time of less than or equal to 350 ps. Either a high-impedance probe with an input impedance of 100 kΩ paralleled by 2 pF, or a 50-Ω impedance system can be used. The 50-Ω resistor designated R<sub>Ω</sub> is the oscilloscope input resistance in the 50-Ω system or a discrete resistor with a high-impedance probe.
- 11. CL includes probe and fixture capacitance. A capacitance of 50 pF can be used to approximate an a-c fan-out of 10.
- 12. See Table V (ECL2541) or Table VI (ECL2542) for voltages to be applied to input terminals for each test.

V<sub>OL LEVEL</sub>


## PARAMETER MEASUREMENT INFORMATION† ECL2541

(See Note 13)



V<sub>1</sub> is applied to each input as specified in the electrical characteristics table.

FIGURE 4-VOH AND VOL




- A. Each input is tested separately.
- B. Any one of the following seven inputs: C, 1D, 1G, 2D, 2G, R, and S.
- C. Other six inputs listed in note B that are not under test.

FIGURE 5-IIH

† Arrows indicate actual direction of current flow. Current into a terminal is a positive value, **NOTE 13:** ECL2540 and ECL2542 are tested in a manner similar to that shown for ECL2541.

#### TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

#### PARAMETER MEASUREMENT INFORMATION<sup>†</sup> ECL2541 (See Note 13)




<sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value. NOTE 13: ECL2540 and ECL2542 are tested in a manner similar to that shown for ECL2541.

### TYPES ECL2540 THRU ECL2542 EMITTER-COUPLED-LOGIC BISTABLE MODULES

#### mechanical data

The circuit bars are mounted on a 16-lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperatures with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. This package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation and inserted, sufficient tension is provided to secure the package in the board during soldering. Silver-plated leads require no additional cleaning or processing when used in soldered assembly.

The plastic case is electrically nonconductive.



#### terminal designations

Pin assignments are shown in the table below and correspond to the logic diagrams on pages 2 and 3. Outputs are denoted by 10, 10, 20, 20, 10, 10, 10, 20, 20, 10, 10, 20, 20, 20, 20, and 20. Inputs are denoted by C, C', 10, 20, 101, 102, 201, 202, 16, 26, 161, 162, 261, 262, S and R. The number preceding the letter denotes whether the input (or output) is part of the first or second latch. The number (if any) following the letter distinguishes inputs (or outputs) of the same latch from each other.

Power is supplied via the  $V_{CC}$ ,  $V_{EE}$ , and  $V_{BB}$  terminals.

V<sub>BB</sub> is a reference voltage.

NC indicates no internal connection.

						PIN	ASSIG	NMENT	S							. 25
PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
ECL2540	10	10	Vcc	NC	NC	Vcc	2Q	20	NC	VEE	C'	2D	С	1D	V <sub>BB</sub>	NC
ECL2541	S	101	Vcc	102	201	2₫2	20	10	С	VEE	1D	1G	2D	2G	$V_{BB}$	R
ECL2542	1G1	10	Vcc	R	S	20	2G1	2D1	2G2	VEE	2D2	С	1D2	1G2	$V_{BB}$	1D1

# Series 54S/74S Circuits

# Schottky TTL Previewing Three Series 54S/74S MSI Functions\*.

#### SN54S/74S181 Arithmetic/Logic Units

- Fastest and most versatile IC adder
- 20 ns typical add time for 16 bit words
- Performs all arithmetic/logic functions of a CPU
- Cascadable to N-bits
- Pin-for-pin functional equivalent of SN54/74181 ALU

#### SN54S/74S194 Universal Bidirectional Shift-Registers

- Industry's first fully universal 100-MHz TTL shift registers
   Parallel broadside load
   Shift right
   Shift left
   Inhibit clock (do nothing)
- Cascadable to N-bits
- Designed specifically for performing all shift functions required of high-speed accumulators employing SN74S181 ALU's

#### SN54S/74S157 Quad 2-Input Multiplexers

- Typical propagation delays of 2.25 ns per level at 13 mW per gate
- May be used with SN74S181 and SN74S194 to implement high-speed CPU accumulator
- Selects bused data from one of two sources
- Generates four functions of two variables (one variable is common)

For the Full Line of Series 54S/74S Schottky SSI, See Page 5

<sup>\*</sup> Available Mid-1971


5

#### FOR HIGH-SPEED, HIGH-PERFORMANCE DIGITAL SYSTEMS

#### description

Series 54S/74S Schottky TTL circuits are implemented with full Schottky-barrier-diode clamping to achieve ultra-high speeds previously obtainable only with emitter-coupled logic, yet they retain the desirable features of, and are completely compatible with, most of the popular saturated logic circuits. Schottky TTL circuits currently offer the best speed-power product of any high-speed logic family.

Schottky-barrier-diode clamping prevents transistors from achieving classic saturation and thereby effectively eliminates excess charge storage and subsequent recovery times. These recovery times contribute significantly to overall propagation delays experienced with saturated digital-logic circuits.



Series 54S/74S circuits are completely compatible with the Series 54/74, Series 54H/74H, and Series 54L/74L TTL logic families. Ease of use and compatibility with other TTL families result in flexibility of choice within the four speed-power ranges offered (Series 54/74, 54H/74H, 54L/74L, 54S/74S) to achieve highly efficient system grading to specific performance requirements.

Definitive specifications are provided for operating characteristics over the full military temperature range of -55°C to 125°C for Series 54S circuits and over the temperature range of 0°C to 70°C for Series 74S circuits.

#### features

#### **VERY-HIGH-SPEED, LOW-POWER OPERATION**

- 3-ns typical gate propagation delay time
- 19-mW-per-gate power dissipation at 50% duty cycle speed-power product = 57 pJ
- 125-MHz typical J-K flip-flop maximum input clock frequency (d-c coupled)

#### **EASE OF SYSTEM DESIGN**

- fully compatible with Series 54/74, 54H/74H, and 54L/74L TTL (including MSI/LSI), and most DTL
- Schottky-diode-clamped inputs simplify system design
- terminated, controlled-impedance lines not normally required
- low output impedance: provides low a-c noise susceptability drives highly capacitive loads

#### IMPROVED CIRCUIT PERFORMANCE

- switching times virtually insensitive to power supply and/or temperature variations
- power dissipation remains relatively low at operating frequencies up to 100 MHz
- high fan-out: 20 54\$/74\$ loads at the high logic level
   10 54\$/74\$ loads at the low logic level
- high d-c noise margin—typically 1 volt

			C	ONT	ΓEN	ITS	4			230					46		Pag
NAND Gates/Hex Inverters														•			. 5 <sub>-</sub>
NAND Gates/Hex Inverters with Open-Co	llector	Out	put					2.4						•			. 54
AND Gates																	
Buffers/Line Drivers	Ak.	•															5-1
AND-OR-INVERT Gates									•								5-1
O-Type Edge-Triggered Flip-Flops																	5-1
I-K Edge-Triggered Flip-Flops													Ċ.				5-1

## SERIES 54S/74S SCHOTTKY-CLAMPED TRANSISTOR-TRANSISTOR LOGIC

# SERIES 54S/74S FEATURING 3-ns SPEED AND 20-mW-PER-GATE PERFORMANCE SMALL SCALE INTEGRATION (SSI)

**OPERATING TEMPERATURE** 

PACKAGES\*

FUNCTION	RANC	3E	Dual	-ļn-			
그 말으면 하다 되면 화가 살아 들어가 하는 것이 없는데 그 그는데 그렇게 되었다.	-55°C to 125°C	0°C to 70°C	Lin	е	Flat	PAG	
AND/NOR GATES	Jan 12 Jan 12						
Quadruple 2-Input Positive-NAND Gates	SN54S00	SN74S00	J	N	w	5-4	
Quadruple 2-Input Positive-NAND Gates			111		100		
(with Open-Collector Output)	SN54S03	SN74S03	J	N	w	5-8	
Hex Inverters	SN54S04	SN74S04	J	N	W	5-4	
Hex Inverters (with Open-Collector Output)	SN54S05	SN74S05	J	N	W	5-8	
Triple 3-Input Positive-NAND Gates	SN54S10	SN74S10	J	N	W	5-4	
Triple 3-Input Positive-AND Gates	SN54S11	SN74S11	J	N	W	5-10	
Triple 3-Input Position-AND Gates							
(with Open-Collector Output)	SN54S15	SN74S15	J	N	W	5-10	
Dual 4-Input Positive-NAND Gates	SN54S20	SN74S20	J	N	W	5-4	
Dual 4-Input Positive-NAND Gates							
(with Open-Collector Output)	SN54S22	SN74S22	J	N	w	5-8	
Dual 4-Input Positive-NAND Buffers	SN54S40	SN74S40	J	N	W	5-12	
Dual 4-Input Positive-NAND Line Drivers	SN54S140	SN74S140	J	N	·W	5-12	
ND-OR-INVERT GATES							
4-2-3-2-Input AND-OR-INVERT Gates	SN54S64	SN74S64	J	N	w	5-13	
4-2-3-2-Input AND-OR-INVERT Gates							
(with Open-Collector Output)	SN54S65	SN74S65	الا	N	w	5-13	


#### FLIP-FLOPS

Dual D-Type Edge-Triggered Flip-Flops	SN54S74	SN74S74	J	N	W	5-15
Dual J-K Negative Edge-Triggered Flip-Flops	File at the file of	er, madige of				
(80 MHz) with Preset and Clear	SN54S112	SN74S112	J	N	w	5-17
Dual J-K Negative Edge-Triggered Flip-Flops		and the second second second				
(80 MHz) with Preset	SN54S113	SN74S113	J	N	w	5-21
Dual J-K Negative Edge-Triggered Flip-Flops				Ç.		
(80 MHz) Common Clock and Common Clear	SN54S114	SN74S114	J	N	w	5-21

<sup>\*</sup>For outline drawings of all packages, see Section 1.

#### The Schottky TTL Technology

The Schottky-clamped transistor is produced utilizing conventional diffusions. The base contact opening is extended beyond the base diffusion and over the collector region. Metallization is deposited over both the base and collector regions and simultaneously serves as the transistor base contact and the SBD anode contact. The collector n-type material and the metallization then form the metal-silicon SBD structure (refer to cross-section at right).



#### SERIES 54S/74S SCHOTTKY-CLAMPED TRANSISTOR-TRANSISTOR LOGIC

#### The Schottky TTL Technology (Continued)

The SBD is connected in parallel to the base-collector junction of the normal TTL n-p-n transistor. As the SBD has a lower forward voltage than the base-collector junction, it clamps the transistor as base drive increases, diverting most excess base current from the base-collector junction, and prevents the transistor from reaching classic saturation. Excess stored charge, which exists in usual transistor structures and which must be removed before switching occurs, does not exist in the SBD-clamped transistor.

In addition to incorporation of the SBD into popular 54/74 TTL, the Series 54S/74S Schottky TTL family employs shallower diffusion and smaller geometries which lower internal capacitances and further reduces overall propagation delays. Elimination of gold-doping simplifies processing and stabilizes switching speeds over the operating temperature range.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage (see Note 1)
Interemitter voltage (see Note 2)
Output voltage (see Notes 1 and 3)
Operating free-air temperature range: Series 54S Circuits
Series 74S Circuits
Storage temperature range

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal,
  - 2. This is the voltage between two emitters of a multiple-emitter transistor.
  - 3. This is the maximum voltage which should be applied to any open-collector output when it is in the off state.

#### recommended operating conditions

	1	RIES 5	100000		RIES :	Maria de la Santa de Caración	
보고 있다. 사람들은 이 경기를 보면 하고 있는 것이 되었다. 그는 것이 없는 것이 되었다. 그는 것이 없는 것이 없는 것이다. 사용하는 것이 있는 것이 하는 것이 하는 것이 되었다. 그는 것이 되었다. 그는 것이 말했다. 그는 것이 되었다. 그는 것이 없는 것이 되었다. 그는 것이 없는 것이 없는 것이 없다. 그는 것이 없다	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
Operating free-air temperature, TA	-55		125	0		70	°C

#### unused inputs of positive-AND/NAND gates

For optimum switching times and minimum noise susceptibility, unused inputs of AND or NAND gates should be maintained at a voltage greater than 2.7 V, but not to exceed the absolute maximum rating of 5.5 V. This eliminates the distributed capacitance associated with the floating input emitter, bond wire, and package lead, and ensures that no degradation will occur in the propagation delay times. Some possible ways of handling input emitters are:

- a. Connect unused inputs to an independent supply voltage. Preferably, this voltage should be between 2.7 V and 3.5 V.
- b. Connect unused inputs to a used input if maximum fan-out of the driving output will not be exceeded. Each additional input presents a full load to the driving output at a high-level voltage but adds no loading at a low-level voltage.
- c. Connect unused inputs to VCC through a 1-k $\Omega$  resistor so that if a transient which exceeds the 5.5-V maximum rating should occur, the impedance will be high enough to protect the input. One to 25 unused inputs may be connected to each 1-k $\Omega$  resistor.

#### input-current requirements

Input-current requirements reflect worst-case  $V_{CC}$  and temperature conditions. Each input of the multiple-emitter input transistors requires a maximum of 2 mA out of the input at a low logic level which is defined as 1 normalized load. Each input requires current into the input at a high logic level. This current is  $50\,\mu\text{A}$  maximum for each emitter. Currents into the input terminals are specified as positive values.

#### fan-out capability


Fan-out (N) reflects the ability of an output to supply current to a number of normalized loads at a high logic level and to sink current at the low logic level. At the high logic level, each standard output is capable of supplying current to drive 20 Series 54H, 74H, 54S, or 74S loads ( $N_H = 20$ ). Currents out of the output are specified as negative values. At the low logic level, each standard output is capable of sinking current from 10 Series 54H, 74H, 54S, or 74S loads ( $N_L = 10$ ).


# CIRCUIT TYPES SN54S00, SN54S04, SN54S10, SN54S20, SN74S00, SN74S04, SN74S10, SN74S20 POSITIVE-NAND GATES/HEX INVERTERS

Typical Propagation Time . . . 3 ns at C<sub>L</sub> = 15 pF

Typical Power Dissipation . . . 19 mW per Gate at 50% Duty Cycle


#### J OR N DUAL-IN-LINE OR W FLAT PACKAGE (TOP VIEW)





NC - No internal connection

#### schematic (each gate)



Component values shown are nominal.

#### recommended operating conditions

ply voltage, V <sub>CC</sub>		1.0	), SN54S04, ), SN54S20	SN74S	100	
활성으로 마음이 있다. 회사하장이 얼마나 보고 있다면 하고 있는 것이 생활으로 다른		MIN N	OM MAX	MIN	NOM MAX	
Supply voltage, V <sub>CC</sub>	Market St.	4.5	5 5.5	4.75	5 5.25	V
	High logic level		20		20	
Normalized fan-out from each output, N	Low logic level		10		10	
Operating free-air temperature, TA		-55	125	0	70	°c

# CIRCUIT TYPES SN54S00, SN54S04, SN54S10, SN54S20, SN74S00, SN74S04, SN74S10, SN74S20 POSITIVE-NAND GATES/HEX INVERTERS

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Т	EST CONDITIONS†		MIN	TYP#	MAX	UNIT
VIH	High-level input voltage				2		- 100	V
VIL	Low-level input voltage						0.8	V
$\overline{V_1}$	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.2	V
	U:	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = 0.8 V,	Series 54S	2.5	3.4		V
VOH	High-level output voltage	IOH = -1 mA		Series 74S	2.7	3.4		V
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OI</sub> = 20 mA	V <sub>IH</sub> = 2 V,				0.5	V
11 .	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1	mA
ΊΗ	High-level input current (each input)	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				50	μΑ
IIL	Low-level input current (each input)	VCC = MAX,	V <sub>I</sub> = 0.5 V				-2	mA
los	Short-circuit output current§	V <sub>CC</sub> = MAX			-40		-100	mA
Іссн	Supply current, high-level output (average per gate)	V <sub>CC</sub> = MAX,	All inputs at 0 V			2.5	4	mA
ICCL	Supply current, low-level output (average per gate)	V <sub>CC</sub> = MAX,	All inputs at 5 V			5	9	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

#### switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C, N = 10

PARAMETER	TEST CONDITIONS¶	MIN TYP MAX	UNIT
PLH Propagation delay time, low-to-high-level output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 280 Ω	2 3 4.5	
	$C_L = 50  pF$ , $R_L = 280  \Omega$	4.5	ns
6	$C_L = 15  pF$ , $R_L = 280  \Omega$	2 3 5	
tpHL Propagation delay time, high-to-low-level output	$C_L = 50  pF$ , $R_L = 280  \Omega$	5	ns

Switching characteristic measurements are made utilizing the same test circuits as illustrated for Darlington outputs in Figure 74 of the Series 54H/74H section. The inverting output waveform is applicable for these three circuits. In lieu of Notes 1 through 4, the following notes are applicable:

NOTES: A. The pulse generator has the following characteristics:  $V_{in(1)} = 3 \text{ V}$ ,  $V_{in(0)} = 0 \text{ V}$ ,  $t_1 = t_0 = 2.5 \text{ ns}$ , PRR = 1 MHz, duty cycle = 50%, and  $Z_{out} \approx 50 \Omega$ .

- B. Inputs not under test are at 2.7 V.
- C. C<sub>L</sub> includes probe and jig capacitance.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ} \text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

#### TYPICAL CHARACTERISTICS<sup>†</sup>




FIGURE 1





FIGURE 2



HIGH-LEVEL OUTPUT VOLTAGE





FIGURE 5



HIGH-LEVEL INPUT CURRENT





FIGURE 6

†Data for temperatures below 0°C and above 70°C is applicable to Series 54S circuits only.


ē

# CIRCUIT TYPES SN54S00, SN54S04, SN54S10, SN54S20, SN74S00, SN74S04, SN74S10, SN74S20 POSITIVE-NAND GATES/HEX INVERTERS

#### TYPICAL CHARACTERISTICS<sup>†</sup>








#### PROPAGATION DELAY TIME, HIGH-TO-LOW-LEVEL OUTPUT

#### VS



#### AVERAGE PROPAGATION DELAY TIME

FREE-AIR TEMPERATURE

10

V<sub>CC</sub> = 5 V

R<sub>L</sub> = 280 Ω





FIGURE 11

<sup>†</sup>Data for temperatures below 0°C and above 70°C is applicable to Series 54S circuits only.

#### PROPAGATION DELAY TIME, LOW-TO-HIGH-LEVEL OUTPUT


#### SUPPLY VOLTAGE



#### PROPAGATION DELAY TIME, HIGH-TO-LOW-LEVEL OUTPUT

FIGURE 8

#### vs SUPPLY VOLTAGE



#### POWER DISSIPATION PER GATE

#### vs FREQUENCY




FIGURE 12


# CIRCUIT TYPES SN54S03, SN54S05, SN54S22, SN74S03, SN74S05, SN74S22


#### POSITIVE-NAND GATES/HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS


Typical Propagation Time . . . 5 ns at C<sub>L</sub> = 15 pF

Typical Power Dissipation . . . 17 mW per Gate at 50% Duty Cycle

#### J OR N DUAL-IN-LINE OR W FLAT PACKAGE (TOP VIEW)








NC-No internal connection

#### schematic (each gate)



#### CIRCUIT TYPES SN54S03, SN54S05, SN54S22, SN74S03, SN74S05, SN74S22

#### POSITIVE-NAND GATES/HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

#### recommended operating conditions

		803, SN 8N54S2		SN749 S	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from any output, N			10			10	100
Operating free-air temperature, T <sub>A</sub>	-55		125	0		- 70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

High-level input voltage			UNIT
inginievei input voitage		2	V
Low-level input voltage		0.8	٧
Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA	-1.2	V
High-level output current	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 5.5 V	250	μА
Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 20 mA	0:5	V
Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1	mA
High-level input current (each input)	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	50	μΑ
Low-level input current (each input)	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V	-2	mA
Supply current, high-level output (average per gate)	V <sub>CC</sub> = MAX, All inputs at 0 V	1,5 3.3	mA
Supply current, low-level output (average per gate)	V <sub>CC</sub> = MAX, All inputs at 5 V	5 9	mA
	Input clamp voltage  High-level output current  Low-level output voltage  Input current at maximum input voltage  High-level input current (each input)  Low-level input current (each input)  Supply current, high-level output (average per gate)	$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , N = 10

PARAMETER	TEST CONDITI	ONS¶	MIN	TYP	MAX	UNIT
	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2	80 Ω	2	5	7.5	
tpLH Propagation delay time, low-to-high-level output	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2	80 Ω	7.5	ns		
tpHL Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2	80 Ω	2	4.5	7	
	CL = 50 pF, RL = 2	80 Ω		7		ns

- B. Inputs not under test are at 2.7 V.
- C.  $C_L$  includes probe and jig capacitance.

 $<sup>\</sup>ddagger$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .

Switching characteristic measurements are made utilizing the same test circuit as illustrated for open-collector outputs in Figure 74 of the Series 54H/74H section. The inverting-output waveform is applicable for these circuits. In lieu of Notes 1 through 4, the following notes are applicable:

NOTES: A. The pulse generator has the following characteristics:  $V_{in(1)} = 3 \text{ V}$ ,  $V_{in(0)} = 0 \text{ V}$ ,  $t_1 = t_0 = 2.5 \text{ ns}$ , PRR = 1 MHz, duty cycle = 50%, and  $Z_{out} \approx 50 \Omega$ .

#### CIRCUIT TYPES SN54S11, SN54S15, SN74S11, SN74S15 TRIPLE 3-INPUT POSITIVE-AND GATES

#### W FLAT PACKAGE (TOP VIEW)

J OR N DUAL-IN-LINE OR

#### SN54S11, SN74S11 ACTIVE PULL-UP


Typical Propagation Time . . . 5 ns at C<sub>L</sub> = 15 pF

• Typical Power Dissipation . . . 32 mW per Gate at 50% Duty Cycle

#### SN54S15, SN74S15 OPEN-COLLECTOR

• Typical Propagation Time . . . 6 ns at C<sub>L</sub> = 15 pF

• Typical Power Dissipation . . . 29 mW per Gate at 50% Duty Cycle



#### recommended maximum fan-out from each output

SN54S11 SN54S15 SN74S11 SN74S15

20 Loads at a high logic level 10 10 Loads at a low logic level

#### electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS †	SN54S11 SN74S11	SN54S15 SN74S15	UNIT
			MIN TYP#MAX	MIN TYP#MAX	
VIH	High-level input voltage		2	2	· V
VIL	Low-level input voltage		0.8	0.8	V
VI	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA	-1.2	-1.2	V
Vон	High-level output voltage	V <sub>CC</sub> = MIN, SN54S11	2.5 3.4	ili yo walatanya	V
чон		I <sub>OH</sub> = -1 mA SN74S11	2.7 3.4		
ЮН	High-level output current	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V		250	μΑ
VOL	Low-level output voltage	$V_{CC} = MIN$ , $V_{IL} = 0.8 \text{ V}$ , $I_{OL} = 20 \text{ mA}$	0.5	0.5	٧
II .	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1	1	mA
ЧΗ	High-level input current (each input)	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	50	50	μΑ
IIL	Low-level input current (each input)	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V	-2	-2	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX	-40 -100		mA
ICCH	Supply current, high-level output (average per gate)	V <sub>CC</sub> = MAX, All inputs at 5 V	4.5 8	3,5 6.5	mA
ICCL	Supply current, low-level output (average per gate)	V <sub>CC</sub> = MAX, All inputs at 0 V	8 14	8 14	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable series on the second page of this section.

 $<sup>^\</sup>ddagger$ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25° C.

<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

# CIRCUIT TYPES SN54S11, SN54S15, SN74S11, SN74S15 TRIPLE 3-INPUT POSITIVE-AND GATES

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , N = 10


	PARAMETER	TEST CONDITIONS¶	1	N548° N748°	100	S	UNIT		
			MIN	TYP	MAX	MIN	TYP	MAX	
		$C_L = 15  pF, R_L = 280  \Omega$	2.5	4.5	7	2.5	5.5	8.5	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	$C_L = 50  pF$ , $R_L = 280  \Omega$		6			8.5	8 g 17	ns
		C <sub>L</sub> = 15 pF, R <sub>L</sub> = 280 Ω	2.5	5	7.5	2.5	6	9	ns
tPHL.	Propagation delay time, high-to-low-level output	$C_L = 50  pF, R_L = 280  \Omega$	1000	7.5			8		ns

Switching characteristic measurements are made utilizing the same test circuits as illustrated in Figure 74 of the Series 54H/74H section. The noninverting-output waveform is applicable for these circuits. In lieu of Notes 1 through 4, the following notes are applicable:

NOTES: A. The pulse generator has the following characteristics:  $V_{in(1)} = 3 \text{ V}$ ,  $V_{in(0)} = 0 \text{ V}$ ,  $t_1 = t_0 = 2.5 \text{ ns}$ , PRR = 1 MHz, duty cycle = 50%, and  $Z_{out} \approx 50 \Omega$ .

- B. Inputs not under test are at 2.7 V.
- C. C<sub>L</sub> includes probe and jig capacitance.

#### schematic (each gate)




Component values shown are nominal.


#### CIRCUIT TYPES SN54S40, SN54S140, SN74S40, SN74S140 DUAL 4-INPUT POSITIVE-NAND BUFFERS/LINE DRIVERS

#### Typical Propagation Time . . . 4 ns at C<sub>L</sub> = 50 pF

#### schematic (each gate)



J OR N DUAL-IN-LINE OR W FLAT PACKAGE (TOP VIEW)



#### recommended maximum fan-out from each output

Loads at a high logic level															٠			•	60
Load at a low logic level						٠.													30

#### electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS †		MIN	TYP‡MAX	UNIT
ViH	High-level input voltage			2		V
VIL	Low-level input voltage				0.8	V
VI	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA		9.4	-1.2	V
		VCC = MIN, VIL = 0.8 V, Se	eries 54S	2.5	3.4	V
	ne i i i i i i i i i i i i i i i i i i i	I <sub>OH</sub> = -3 mA	eries 74S	2.7	3.4	1 °
νон	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>I</sub> = 0.5 V, SI	N54S140			·
		$R_O = 50 \Omega$ to GND	N74S140	2		V
		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,			٥.	v
VOL	Low-level output voltage	IOL = 60 mA			0.5	\ \v
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	mA
ΊΗ	High-level input current (each input)	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			100	μΑ
IIL	Low-level input current (each input)	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V			-4	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX		-50	-225	mA
Іссн	Supply current, high-level output (average per gate)	V <sub>CC</sub> = MAX, All inputs at 0 V			5 9	mA
ICCL	Supply current, low-level output (average per gate)	V <sub>CC</sub> = MAX, All inputs at 5 V			12.5 22	mA

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable series on the second page of this section.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , N = 30

	PARAMETER	TEST CONDITIONS ¶ MIN TYP MA	XX UNIT
		$C_L = 50  pF$ , $R_L = 93  \Omega$ 2 4 6	.5 ns
tPLH	Propagation delay time, low-to-high-level output	$C_L = 150  pF, R_L = 93  \Omega$ 6	ns
		$C_L = 50  \text{pF},  R_L = 93  \Omega$ 2 4 6	.5 ns
tPHL	Propagation delay time, high-to-low-level output	$C_L = 150  pF, R_L = 93  \Omega$ 6	ns

Switching characteristic measurements are made utilizing the same test circuits as illustrated for Darlington outputs in Figure 74 of the Series 54H/74H section. The inverting waveform is applicable for these circuits. In lieu of Notes 1 through 4, the following notes are applicable:

5

 $<sup>\</sup>ddagger$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed 100 milliseconds.

NOTES: A. The pulse generator has the following characteristics:  $V_{in(1)} = 3 \text{ V}$ ,  $V_{in(0)} = 0 \text{ V}$ ,  $t_1 = t_0 = 2.5 \text{ ns}$ , PRR = 1 MHz, duty cycle = 50%, and  $Z_{out} \approx 50 \Omega$ .

B. Inputs not under test are at 2.7 V.

C. C<sub>L</sub> includes probe and jig capacitance.

SN54S64 SN54S65

#### CIRCUIT TYPES SN54S64, SN54S65, SN74S64, SN74S65 4-2-3-2-INPUT AND-OR-INVERT GATES


#### SN54S64, SN74S64 ACTIVE PULL-UP

- Typical Propagation Time . . . 3.5 ns at C<sub>L</sub> = 15 pF
- Typical Power Dissipation . . . 39 mW at 50% Duty Cycle

#### SN54S65, SN74S65 OPEN-COLLECTOR

- Typical Propagation Time . . . 5 ns at C<sub>L</sub> = 15 pF
- Typical Power Dissipation . . . 36 mW at 50% Duty Cycle

#### J OR N DUAL-IN-LINE OR W FLAT PACKAGE (TOP VIEW)



#### recommended maximum fan-out from each output

 SN74S64 SN74S65

 Loads at a high logic level
 20

 Loads at a low logic level
 10
 10

#### electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	us†		N54S6 N74S6		SN54S6 SN74S6		UNIT
				MIN	TYP	MAX	MIN TYP	MAX	
VIH	High-level input voltage			2		100	2	The state	V
VIL	Low-level input voltage					8.0		0.8	V
VI	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18	mA			-1.2		-1.2	V
Voн	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 0.8 V,	SN54S64	2.5	3.4				V
VOH	might ever output voltage		SN74S64	2.7	3.4				'
ЮН	High-level output current	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 0 V <sub>OH</sub> = 5.5 V	.8 V,					250	μА
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 2 I <sub>OL</sub> = 20 mA	ν,			0.5		0.5	v
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5	ν			1		1	mA
Чн.	High-level input current (each input)	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7	٧			50		50	μΑ
IIL	Low-level input current (each input)	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5	V			-2		-2	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX		-40		-100			mA
Іссн	Supply current, high-level output	V <sub>CC</sub> = MAX, See Note	1	100	7	12.5	6	11	mA
ICCL	Supply current, low-level output	V <sub>CC</sub> = MAX, See Note	2		8.5	16	8.5	16	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable Series on the second page of this section.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

NOTES: 1. ICCH is measured with all inputs grounded, and the outputs open.

<sup>2.</sup> ICCL is measured with all inputs of one gate at 5 V, the remaining inputs grounded, and the outputs open.

#### CIRCUIT TYPES SN54S64, SN54S65, SN74S64, SN74S65 4-2-3-2-INPUT AND-OR-INVERT GATES


#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , N = 10

PARAMETER	TEST CONDITIONS¶	1 -	N54S6 N74S6		s s	UNIT		
		MIN	TYP	MAX	MIN	TYP	MAX	
tplн Propagation delay time, low-to-high-level output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 280 Ω	2	3.5	5.5	2	5	7.5	ns
tp[H Propagation delay time, low-to-nigh-level output	$C_L = 50  pF, R_L = 280  \Omega$		5	, '-		8		ns
tpHL Propagation delay time, high-to-low-level output	$C_L = 15  pF, R_L = 280  \Omega$	2	3.5	5.5	2	5.5	8.5	ns
tphl Propagation delay time, high-to-low-level output	$C_L = 50  pF, R_L = 280  \Omega$		5.5			6.5		ns

Switching characteristic measurements are made utilizing the same test circuits as illustrated in Figure 74 of the Series 54H/74H section. The inverting-output waveform is applicable for these circuits. In lieu of Notes 1 through 4, the following notes are applicable:

- NOTES: A. The pulse generator has the following characteristics:  $V_{in(1)} = 3$  V,  $V_{in(0)} = 0$  V,  $t_1 = t_0 = 2.5$  ns, PRR = 1 MHz, duty cycle = 50%, and  $Z_{out} \approx 50$   $\Omega$ .
  - B. Input pulse is applied to one input of one AND section, 2.7 V is applied to all unused inputs of that AND section, and all inputs of unused AND sections are grounded.
  - C. C<sub>1</sub> includes probe and jig capacitance.


#### schematic



## CIRCUIT TYPES SN54S74, SN74S74 DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

Typical Maximum Input Clock Frequency . . . 90 MHz
Typical Power Dissipation . . . 75 mW per Flip-Flop






#### TRUTH TABLE

tn	t <sub>n+1</sub>
INPUT	OUTPUT
D	$\alpha$ $\bar{\alpha}$
L	L H
н	H L

NOTES: A. t<sub>n</sub> = bit time before clock pulse B. t<sub>n+1</sub> = bit time after clock pulse

#### J OR N DUAL-IN-LINE OR W FLAT PACKAGE (TOP VIEW)



Low input to preset sets Q to high level Low input to clear resets Q to low level Preset and clear are independent of clock

#### description

These monolithic dual edge-triggered flip-flops utilize Schottky TTL circuitry to produce very-high-speed D-type flip-flops. Each flip-flop has individual clear and preset inputs, and also complementary  $\Omega$  and  $\overline{\Omega}$  outputs.

Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D-input signal has no effect.

These circuits are fully compatible for use with most TTL or DTL circuits. A full fan-out to 10 normalized Series 54S/74S loads is available from each of the outputs at a low logic level. At a high logic level, a fan-out of 20 is available to facilitate tying unused inputs to used inputs. Maximum clock frequency is 75 megahertz, with a typical power dissipation of 75 milliwatts per flip-flop.

The SN54S74 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C; the SN74S74 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### recommended operating conditions

	이번 아름다 내가 있는 말라면 하는 그는 얼룩이다. 이 물었는데 됐다.	s	N54S7	4	S	UNIT		
[2012] 이 이 바람들은 하고 그들은 그 모든 그리고 모든		MIN	NOM	MAX	MIN	NOM	MAX	UNI
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
N N	High logic level		We part	20			20	13.75
Normalized fan-out from each output, N	Low logic level		S22 8 1	10		F	10	
Clock frequency, f <sub>clock</sub>			70			70		MHz
Width of clock pulse, tw(clock)			7			7		ns
Width of preset pulse, tw(preset)			7	Days (s	6-77	7	- ( - 647.5)	ns
Width of clear pulse, tw(clear)			7.	11/19	Party.	7	Table 1	ns
	High-level data	3.7	10			10		ns
Input setup time, t <sub>setup</sub>	Low-level data		12			12		ns
Input hold time, thold		0		10.70	0	. 6 - 6.		ns
Operating free-air temperature, TA		-55		125	0		70	°C

### CIRCUIT TYPES SN54S74, SN74S74 DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

lan i	PARAMETER	TEST CONDIT	IONS†	MIN	TYP#	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
VI	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA		1.5		-1.2	٧
	14:14:16:16:16:16:16:16:16:16:16:16:16:16:16:	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	SN54S74	2.5	3.4		V
VOH	High-level output voltage	$V_{IL} = 0.8$ , $I_{OH} = -1 \text{ m}$	A SN74S74	2.7.	3.4		V
v <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8, I <sub>OL</sub> = 20 m.	4			0.5	V
i <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1,	1	mA
114.3		V <sub>CC</sub> = MAX,	D input	100	4. 7	50	
TiH	High-level input current	V <sub>CC</sub> = WAX, V <sub>1</sub> = 2.7 V	Clock or Preset			100	μΑ
		v   = 2.7 v	Clear'			150	
174		V MAY	D input	8 7 7	7.2	-2	
l <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX,	Clock or Preset		_	-4	mΑ
. 345.,		$V_1 = 0.5 V$	Clear			-6	1
los	Short-circuit output current§	V <sub>CC</sub> = MAX	11.0	-40		-100	·mA
Icc	Supply current	V <sub>CC</sub> = MAX, See Note 1			30		mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. See Figures 1 through 5 of the Series 54H/74H section for test circuits.

§Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

NOTE 1: ICC is measured with outputs open, clock grounded, and J, K, preset, and clear at 4.5 V.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , N = 10

	PARAMETER	TEST CONDITIONS¶	MIN T	YP N	XAI	UNIT
f <sub>max</sub>	Maximum clock frequency			90		MHz
tPLH	Propagation delay time, low-to-high- level output, from clear or preset			5		ns
tPHL	Propagation delay time, high-to-low- level output, from clear or preset	$C_L$ = 15 pF, $R_L$ = 280 $\Omega$		8		ns
tPLH	Propagation delay time, low-to-high- level output, from clock		vi taka	7		ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output, from clock			7		ns

<sup>¶</sup> Switching characteristic measurements are made utilizing the same test circuits as illustrated in Figures 6, 7, and 8 of the Series 54H/74H section, except that the input pulse rise and fall times (shown as ≤ 7 ns) are ≤ 2.5 ns. Information in the notes of these figures is applicable except as follows:

In Figures 7 and 8:  $t_{W(clock)}$  = 10 ns. In Figure 7:  $t_{setup}$  = 8 ns and  $t_{w}$  = 30 ns. In Figure 8:  $t_{setup}$  = 8 ns and  $t_{w}$  = 30 ns.

 $<sup>^\</sup>ddagger$ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.


#### CIRCUIT TYPES SN54S112, SN74S112 DUAL J-K EDGE-TRIGGERED FLIP-FLOPS

- Typical Maximum Input Clock Frequency . . . 125 MHz
- Fully D-C Coupled
- Typical Power Dissipation . . . 75 mW per Flip-Flop



NOTES: A.  $t_n$  = Bit time before clock pulse. B.  $t_{n+1}$  = Bit time after clock pulse.

#### J OR N DUAL-IN-LINE OR W FLAT PACKAGE (TOP VIEW)



#### description

These monolithic dual J-K flip-flops feature individual J, K, clock, and asynchronous preset and clear inputs to each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the truth table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

#### recommended operating conditions

		S	N54S11	12	s	12	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNI
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N	High logic level		4.0	20	14.0	7 . S. W.	20	
Normalized fan-out from each output, N	Low logic level			10			10	
Input clock frequency, fclock		0		80	0		80	MHz
Width of clock pulse, tw(clock)		6			6	i energi	10 de 191 25 de 191	ns
Width of preset pulse, tw(preset)		8			8			ns
Width of clear pulse, tw(clear)		8			8			ns
Input setup time, t <sub>setup</sub> (see Note 1)	en a la la compensa en la mara la	3	14.3	nge finder å	3	Calpia,	110000	ns
Input hold time, thold (see Note 2)	premiura est la maga la completa com	0		are bar	0		(a) 4 (	ns
Operating free-air temperature, TA	. On the state of	-55	Haragaay.	125	0	4/49/55	70	°c

NOTES: 1. Setup time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

Hold time is the interval immediately following the negative-going edge of the clock pulse during which interval the data to be recognized must be maintained at the input to ensure its continued recognition.

#### CIRCUIT TYPES SN54S112, SN74S112 DUAL J-K EDGE-TRIGGERED FLIP-FLOPS

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

. 1	PARAMETER		TEST CONDI	TIONS		MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage					2		3-33-1	V
VIL	Low-level input voltage							0.8	V
٧ı	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>1</sub> = -18	mA				-1.2	V
·/	High level and a relevant	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 \	Ι,	SN54S112	2.5	3.4		V
VOH	High-level output voltage	V <sub>IL</sub> = 0.8 V,	IOH = -1	mA	SN74S112	2.7	3.4		V
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 \ I <sub>OL</sub> = 20					0.5	v
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5	V .				1	mA
1	High level in the second	V <sub>CC</sub> = MAX,		J or K in	put			50	
hH ·	High-level input current	V <sub>I</sub> = 2.7 V		Clock, p	reset, or clear			100	μΑ
	New York Control of the State of the Control of the	MAY		J or K in	put			-1.6	
IIL	Low-level input current	V <sub>CC</sub> = MAX,	[	Clock				-4	mA
		V <sub>1</sub> = 0.5 V		Preset or	r clear			-7	
los	Short-circuit output current§	V <sub>CC</sub> = MAX,				-40		-100	mA
Icc	Supply current	V <sub>CC</sub> = MAX,	See Note	3			30	50	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

§Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.

NOTE 3: ICC is measured with outputs open, clock grounded, and J, K, preset, and clear at 4.5 V.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , N = 10

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency	the second of th	80	125		MHz
tPLH	Propagation delay time, low-to-high- level output, from clear or preset		2	4	7	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low- level output, from clear or preset	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 280 Ω	2	5	7	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high- level output, from clock		2	4	7	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low- level output, from clock		2	5	7	ns


Switching characteristic measurements are made utilizing the same test circuits as illustrated for Darlington outputs in Figures 77 and 78 of the Series 54H/74H section. Information in the notes of these figures pertaining to the SN74H108 is applicable for the SN74S112, except t<sub>1</sub> = t<sub>0</sub> = 2.5 ns for all input pulse characteristics and the steady-state J and K input voltages are 2.7 V instead of 2.4 V.

 $<sup>^\</sup>ddagger$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ .


#### 5

#### CIRCUIT TYPES SN54S112, SN74S112 DUAL J-K EDGE-TRIGGERED FLIP-FLOPS

#### functional block diagram (each flip-flop)



#### schematic (each flip-flop)



TEXAS INSTRUMENTS

#### TYPICAL CHARACTERISTICS †




FIGURE 1




FIGURE 2




FIGURE 3





FIGURE 4






FIGURE 5

AVERAGE PROPAGATION DELAY TIME, CLOCK TO OUTPUT




FIGURE 6

<sup>†</sup>Data for temperatures below 0°C and above 70°C is applicable to Series 54S circuits only.

### CIRCUIT TYPES SN54S113, SN54S114, SN74S113, SN74S114 DUAL J-K EDGE-TRIGGERED FLIP-FLOPS

Typical Maximum Input Clock Frequency . . . 125 MHz Typical Power Dissipation . . . 75 mW per Flip-Flop

 TRUTH TABLE

 tn
 tn+1

 J
 K
 Q


 L
 L
 Qn

 L
 H
 L

 H
 L
 H

NOTES: A.  $t_n$  = Bit time before clock pulse. B.  $t_{n+1}$  = Bit time after clock pulse.

#### functional block diagram (each flip-flop)





#### description

The SN54S113 and SN74S113 offer individual J, K, preset, and clock inputs. The SN54S114 and SN74S114 offer common clock and common clear inputs and individual J, K, and preset inputs.

These monolithic dual flip-flops are designed so that when the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will perform according to the truth table as long as minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

#### J OR N DUAL-IN-LINE OR W FLAT PACKAGE (TOP VIEW)





#### recommended operating conditions

			N54S1 N54S1		1.30	N74S1 N74S1		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
Normalized for any from stable states N	High logic level			20			20	
rmalized fan-out from each output, N  ut clock frequency, f <sub>clock</sub> Ith of clock pulse, t <sub>w</sub> (clock)  Ith of preset pulse, t <sub>w</sub> (preset)	Low logic level			10			10	
Input clock frequency, fclock		0		80	. 0		80	MHz
Width of clock pulse, tw(clock)		6			6			ns
Width of preset pulse, tw(preset)		8			8			ns
Width of clear pulse, tw(clear)	SN54S114, SN74S114	8			8			ns
Input setup time, t <sub>setup</sub>		3			3			ns
Input hold time, thold		0			0			ns
Operating free-air temperature, TA		-55		125	0		70	°c

#### CIRCUIT TYPES SN54S113, SN54S114, SN74S113, SN74S114 **DUAL J-K EDGE-TRIGGERED FLIP-FLOPS**

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS†	_	N5451 N74S1		1 -	N54S11		UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage			2			2			<b>V</b>
VIL	Low-level input voltage				11	0.8			8.0	V
VI	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
		V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	Series 54S	2.5	3.4		2.5	3.4		V
VOH	High-level output voltage	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -1 mA	Series 74S	2.7	3.4		2.7	3.4		
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 20 mA			0.5			0.5	v
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1			1	mA
			J or K input			50			50	
1	High level incut assessed	V <sub>CC</sub> = MAX,	Clock			100			200	μΑ
ΉΗ	High-level input current	V <sub>I</sub> = 2.7 V	Preset			100			100	μ
			Clear						200	
			J or K input			-1.6			-1.6	
1	Low-level input current	V <sub>CC</sub> = MAX,	Clock			-4			8	
IIL :	Low-level input current	V <sub>I</sub> = 0.5 V	Preset	1		-7			-7	mA
			Clear						-14	
los	Short circuit output current §	V <sub>CC</sub> = MAX		-40		-100	40		100	mΑ
Icc	Supply current	V <sub>CC</sub> = MAX,	See Note 3		30	50		30	50	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type. See Figures 64 through 69 of the Series 54H/74H section for test circuits.

NOTE 3: I<sub>CC</sub> is measured with outputs open, clock grounded, and J, K, preset, and clear at 4.5 V.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , N = 10

	PARAMETER	TEST CONDITIONS¶	MIN	TYP	MAX	UNIT
f <sub>max</sub>	Maximum clock frequency		80	125		MHz
<sup>t</sup> PLH	Propagation delay time, low-to-high- level output, from clear or preset		2	4	7	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low- level output, from clear or preset	$C_L$ = 15 pF, $R_L$ = 280 $\Omega$	2	5	7	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high- level output, from clock		2	4	7	ns
tPHL	Propagation delay time, high-to-low- level output, from clock		2	5	7	ns

Switching characteristic measurements are made utilizing the same test circuits as illustrated for Darlington outputs in Figures 77 and 78 of the Series 54H/74H section. Information in the notes of these figures pertaining to the SN74H108 is applicable except t<sub>1</sub> = t<sub>0</sub> = 2.5 ns for all input pulse characteristics and the steady-state J and K input voltages are 2.7 V instead of 2.4 V.

 $<sup>^\</sup>ddagger$ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.


<sup>§</sup>Not more than one output should be shorted at a time, and duration of the short-circuit test should not exceed one second.


# Series 54/74 Circuits

# New TTL/MSI Now Available

# SN54/74175 Quad and SN54/74174 HEX D-Type Flip-Flops With Direct Clear

- Replace latch circuits with clocked operation
- Reduce F-F Package count by 50 to 66
- Fully buffered inputs/outputs
  - Economical for use as:
    - Buffer registers
    - Shift registers
    - Shift-register generators
    - Pattern generators
    - Scratch-pad memories






SEHIES 54, 74 REVISED JANUARY 1971

### SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

#### HIGH-SPEED SATURATED TRANSISTOR-TRANSISTOR LOGIC CIRCUITS FOR GENERAL-PURPOSE DIGITAL SYSTEM APPLICATIONS

#### description

Series 54/74 integrated circuits are designed and characterized for high-speed, general-purpose digital applications where high d-c noise margin and relatively low power dissipation are important system considerations. This logic series includes the basic gates, flip-flop elements, and complex logic and storage elements needed to perform all functions of general-purpose digital systems. Series 54 and 74 are with Series 54H/74H, completely compatible 54L/74L, and 54S/74S TTL logic families. Compatibility of these four TTL families permits improved systems design as the logician is permitted the flexibility of selecting component switching speed or circuit power dissipation with respect to system TYPICAL DUAL FLIP-FLOP CIRCUIT BAR



requirements. Series 54H/74H or 54S/74S high-speed TTL circuits can be selectively used to perform those functions requiring minimal propagation delay times. Series 54L/74L low-power TTL circuits can be used to reduce total power requirements. All four TTL families are designed to operate at the same supply voltages and compatible logic levels. In addition, high d-c noise margins characteristic of TTL circuits are maintained.

Definitive specifications are provided for operating characteristics over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C for Series 54 circuits, and over the temperature range of  $0^{\circ}$ C to  $70^{\circ}$ C for Series 74 circuits.

#### features

#### LOW SYSTEM COST

- choice of packages ceramic flat package
  - economical dual-in-line plastic package
  - ceramic dual-in-line package
- broad selection of SSI and MSI functions reduces package count

#### **OPTIMUM CIRCUIT PERFORMANCE**

- high speed typical gate propagation delay time of 10 ns
- high d-c noise margin typically one volt
- low output impedance provides low a-c noise susceptibility
- diode-clamped inputs simplify system design
- Iow power dissipation − 10 mW per gate at 50% duty cycle
- full fan-out −10 Series 54/74L loads
  - 40 Series 54L/74L loads
  - 8 Series 54S/74S or 54H/74H loads
- compatible for use with other current-sinking logic families DTL, other TTL
- all inputs are diode clamped to minimize transmission-line effects

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

# SERIES 54/74 FEATURING 10 ns SPEED AND 10 mW PER GATE PERFORMANCE SMALL SCALE INTEGRATION (SSI)

FUNCTION	OPERATING TE			ACKA al-In-	GES*	a light
AND/NOR/AND/OR GATES AND BUFFERS	–55°C to 125°C	0°C to 70°C	L	ine	Flat	SECPAGE
Quadruple 2-Input Positive NAND Gates	SN5400	SN7400	J	N	W	6-5
Quadruple 2-Input Positive NAND Gates				777		
(with Open-Collector Output)	SN5401	SN7401	J	Ν	w	6-6
Quadruple 2-Input Positive NOR Gates	SN5402	SN7402	J	N	W	6-9
Quadruple 2-Input Positive NAND Gates		The second second	7	37.77		
(with Open-Collector Output)	SN5403	SN7403	J	N	- 1 to	6-10
Hex Inverters	SN5404	SN7404	J	N	W	6-11
Hex Inverters (with Open-Collector Output)	SN5405	SN7405	J	N	W	6-12
Hex Inverter Buffers/Drivers					785	\$1.5 PK
(with Open-Collector High-Voltage Output)	SN5406	SN7406	J	N	W	6-13
Hex Buffers/Drivers		7	30.7	277	1	e de la companya de
(with Open-Collector High-Voltage Output)	SN5407	SN7407	J	N	w	6-15
Quadruple 2-Input Positive AND Gates	SN5408	SN7408	J	N	W	6-17
Quadruple 2-Input Positive AND Gates	SN5409	SN7409	J	N	w	6-17
Triple 3-Input Positive NAND Gates	SN5410	SN7410	J	N	W	6-20
Triple 3-Input Positive NAND Gates				77 9.1		
(with Open-Collector Output)	SN5412	SN7412	J	N	w	6-21
Dual NAND Schmitt Triggers	SN5413	SN7413	J	N	W	6-22
Hex Inverter Buffers/Drivers					11.01	<del></del>
(with Open-Collector High-Voltage Output)	SN5416	SN7416	J	N	w	6-13
Hex Buffers/Drivers						
(with Open-Collector High-Voltage Output)	SN5417	SN7417	J	N	w	6-15
Dual 4-Input Positive NAND Gates	SN5420	SN7420	J	N	w	6-26
Expandable Dual 4-Input Positive NOR Gates						
(with Strobe)	SN5423	SN7423	J	N	w	6-27
Dual 4-Input Positive NOR Gates	SN5425	SN7425	J	N	w	6-27
Quadruple 2-Input High-Voltage Interface NAND Gates	SN5426	SN7426	J	N		6-30
Triple 3-Input Positive NOR Gates	SN5427	SN7427	J	N	W	6-32
8-Input Positive NAND Gates	SN5430	SN7430	J	N	w	6-34
Quadruple 2-Input Positive OR Gates	SN5432	SN7432	Ĵ	N	w	6-35
Quadruple 2-Input Positive NAND Buffers	SN5437	SN7437	J	N	w	6-37
Quadruple 2-Input Positive NAND Buffers						
(with Open-Collector Output)	SN5438	SN7438	ارا	N	w	6-37
Dual 4-Input Positive NAND Buffers	SN5440	SN7440	J	N	w	6-39

SEE PAGES 9-1, 9-2, AND 9-3 FOR LISTING OF TTL MSI CIRCUITS

-SEE ORDERING INSTRUCTIONS PAGE 1-1-

<sup>\*</sup>For outline drawings of all packages, see Section 1.

# SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

# SERIES 54/74 FEATURING 10 ns SPEED AND 10 mW PER GATE PERFORMANCE SMALL SCALE INTEGRATION (SSI)

FUNCTION	OPERATING TEI			ACKA al-In-	GES*	
	-55°C to 125°C	0°C to 70°C	L	ine	Flat	SEC. PAGE
ND-OR-INVERT GATES						
Expandable Dual 2-Wide 2-Input	COLUMN TO THE PARTY OF THE PART		1			
AND-OR-INVERT Gates	SN5450	SN7450	J	N	w	6-40
Dual 2-Wide 2-Input AND-OR-INVERT Gates	SN5451	SN7451	J	N	W	6-40
Expandable 4-Wide 2-Input AND-OR-INVERT Gates	SN5453	SN7453	J	N	W	6-42
4-Wide 2-Input AND-OR-INVERT Gates	SN5454	SN7454	J	N	W	6-42
XPANDERS						
Dual 4-Input Expander	SN5460		J	N	W	6-44
Dual 4-Input Expander		SN 7460	J	N	W	6-45
LIP-FLOPS						
Positive Edge-Triggered J-K Flip-Flops (AND Inputs)	SN5470	SN7470	J	N	W	6-46
J-K Master-Slave Flip-Flops (AND Inputs)	SN5472	SN7472	J	N	W	6-49
Dual J-K Master-Slave Flip-Flops	SN5473	SN7473	J	N	W	6-52
Dual D-Type Edge-Triggered Flip-Flops	SN5474	SN7474	J	N	W	6-55
Dual-J-K Master-Slave Flip-Flops					47475	
with Preset and Clear	SN5476	SN7476	J	N	w	6-58
Gated J-K Master-Slave Flip-Flops	SN54104	SN74104	J	N	W	6-61
Gated J-K Master-Slave Flip-Flops	SN54105	SN74105	J	N	W	6-61
Dual J-K Master-Slave Flip-Flops						
(V <sub>CC</sub> -14, Gnd-7)	SN54107	SN74107	J	N		6-52
Gated J-K Master-Slave Flip-Flops					150	
with Data Lockout	SN54110	SN74110	J	N	w	6-66
Dual J-K Master-Slave Flip-Flops				12.80		
with Data Lockout	SN54111	SN74111	J	N	w	6-69
Monostable Multivibrators	SN54121	SN74121	J	N	W	6-72
Retriggerable Monostable Multivibrators					126.13	
with Clear ,	SN54122	SN74122	J	N	W	6-79
Dual Retriggerable Monostable Multivibrators with Clear	SN54123	SN74123	J	N	w	6-79

SEE PAGES 9-1, 9-2, AND 9-3 FOR LISTING OF TTL MSI CIRCUITS

-SEE ORDERING INSTRUCTIONS PAGE 1-1-

<sup>\*</sup>For outline drawings of all packages, see Section 1.

### SERIES 54, 74 TRANSISTOR-TRANSISTOR LOGIC

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply Voltage V <sub>CC</sub> (See Note 1)		• :	٠.	. · · ·		 				. :	. 7 V
Input Voltage, V <sub>in</sub> (See Note 1)		. ,	 • • •			 					5.5 V
Interemitter Voltage (See Note 2)				٠.						٠.	5.5 V
Resistor Node Voltage, SN54121, SN74121 (See Note 1)											
Operating Free-Air Temperature Range: Series 54 Circuits .									-55	°C to	125°C
Series 74 Circuits					•		٠,	٠.		0°C t	:o 70°C
Storage Temperature Range						 			65	°C to	150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor.

#### logic definition

Series 54/74 logic is defined in terms of standard POSITIVE LOGIC using the following definitions:

HIGH VOLTAGE = LOGICAL 1 LOW VOLTAGE = LOGICAL 0

#### input clamping diodes

Although not shown on all schematic diagrams, all of these SSI circuits incorporate input diodes. Each clamping diode is capable of limiting negative excursions at the input to a maximum of 1.5 volts below ground, even if -12 mA of current is drawn.

#### unused inputs of NAND/AND gates

For optimum switching times and minimum noise susceptibility, unused inputs should be maintained at a positive voltage greater than 2.4 V but not exceed the absolute maximum rating of 5.5 V. This eliminates the distributed capacitance associated with the floating input-transistor emitter, bond wire, and package lead, and ensures that no degradation will occur in the propagation delay times. Some possible ways of handling input emitters are:

- a. Connect unused inputs to an independent supply voltage. Preferably, this voltage should be between 2.4 V and 3.5 V.
- b. Connect unused inputs to a used input if maximum fan-out of the driving output will not be exceeded. Each input presents a full load in the logical 1 state to the driving output.
- c. Connect unused inputs to  $V_{CC}$  through a 1-k $\Omega$  resistor so that if a transient which exceeds the 5.5-V maximum rating should occur, the impedance will be high enough to protect the input. One to 25 unused inputs may be connected to each 1-k $\Omega$  resistor.

#### input-current requirements


Input-current requirements reflect worst-case conditions over the specified recommended operating free-air temperature and V<sub>CC</sub> ranges. Each input, of the multiple emitter input transistors which have a 4-k $\Omega$  base resistor, requires that no more than -1.6 mA flow out of the input at a logical 0 voltage level; therefore, one load (N = 1) is -1.6 mA maximum. Each input requires current into the input at a logical 1 voltage level. This current is 40  $\mu$ A maximum for each emitter of input transistors with the 4-k $\Omega$  base resistor. Currents into the input terminals are specified as positive values. Arrows on the d-c test circuits indicate the actual direction of current flow.

#### fan-out capability

Fan-out reflects the ability of an output to sink current from a number of loads (N) at a logical 0 voltage level and to supply current at a logical 1 voltage level. Each standard output is capable of sinking current or supplying current to 10 loads (N = 10). The buffer gate is capable of sinking current or supplying current to 30 loads (N = 30). Load currents (out of the output terminal) are specified as negative values. Arrows on the d-c test circuits indicate the actual direction of current flow.

Series 54/74 circuits are well suited for driving Series 54H/74H and 54S/74S high-speed TTL and Series 54L/74L low-power TTL circuits. As examples, a Series 54/74 output, rated for a fan-out of ten (N=10), will drive eight 54H/74H loads or forty 54/74L loads.

# CIRCUIT TYPES SN5400, SN7400 QUADRUPLE 2-INPUT POSITIVE NAND GATES



recommended operating conditions

Supply Voltage VCC: SN5400 Circuits SN7400 Circuits

Normalized Fan-Out From Each Output, N Operating Free-Air Temperature Range, TA:

r Temperature Range, TA: SN5400 Circuits SN7400 Circuits

UNIT MIN NOM MAX 4.5 5.5 4.75 5.25 ٧ 5 10 °C 125 -55 25 °c 0 25 70

#### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST CONDITION	st	MIN	ТҮР‡	MAX	UNIT
V <sub>in(1)</sub>	Logical 1 input voltage required at both input terminals to ensure logical 0 level at output	1			2			v
V <sub>in(0)</sub>	Logical 0 input voltage required at either input terminal to ensure logical 1 level at output	2					0.8	v
V <sub>out(1)</sub>	Logical 1 output voltage	2	$V_{CC}$ = MIN, $V_{in}$ = 0.8 V, $I_{load}$ = -400 $\mu$ A		2.4	3.3		V
V <sub>out(0)</sub>	Logical 0 output voltage	1	V <sub>CC</sub> = MIN, V <sub>in</sub> = 2 V, I <sub>sink</sub> = 16 mA			0.22	0.4	٧
lin(0)	Logical 0 level input current (each input)	3	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0.4 V				-1.6	mA
1	Logical 1 level input current (each	1	V <sub>CC</sub> = MAX, V <sub>in</sub> = 2.4 V			1.7	40	μА
lin(1)	input)	4	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5.5 V		1 3 2 2 6		1	mA
	2			SN5400	-20		-55	
'os	Short-circuit output current	5	V <sub>CC</sub> = MAX	SN7400	-18		-55	mA
<sup>1</sup> CC(0)	Logical O level supply current	6	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5 V			12	22	mA
ICC(1)	Logical 1 level supply current	6	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0			4	8	mA

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ , N = 10

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TY	P MAX	UNIT
t <sub>pd</sub> 0	Propagation delay time to logical 0 level	65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω	Kalana (R	15	ns
<sup>t</sup> pd1	Propagation delay time to logical 1 level	65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω	1	1 22	ns


<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.


<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

#### 6

# CIRCUIT TYPES SN5401, SN7401 QUADRUPLE 2-INPUT POSITIVE NAND GATES (WITH OPEN-COLLECTOR OUTPUT)





NOTE: Component values shown are nominal.

# W FLAT PACKAGE (TOP VIEW) AY 4B 4A GND 3B 3A 3Y VCC 4Y 4B 4A 3Y 3B 3A 3Y VCC 4Y 4B 4A 3Y 3B 3A 3Y 1B 1A 1B 1Y VCC 2Y 2A 2B 1Y 1A 1B 2Y 2A 2B GND Positive logic: Y = AB

#### recommended operating conditions

Supply Voltage V<sub>CC</sub>: SN5401 Circuits

SN7401 Circuits

Normalized Fan-Out From Each Output, N

Operating Free-Air Temperature Range, TA:

MIN NOM MAX UNIT 4.5 5 5.5 ٧ 5 5.25 ٧ 4.75 10 -55 °c 25 125

 SN5401 Circuits
 -55
 25
 125

 SN7401 Circuits
 0
 25
 70

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN TYP‡ MAX	UNIT
V <sub>in(1)</sub>	Logical 1 input voltage required at both input terminals to ensure logical 0 (on) level at output	1		2 :	V
V <sub>in(0)</sub>	Logical 0 input voltage required at either input terminal to ensure logical 1 (off) level at output	7		0.8	<b>V</b>
lout(1)	Output reverse current	7	V <sub>CC</sub> = MIN, V <sub>in</sub> = 0.8 V, V <sub>out</sub> (1) = 5.5 V	250	μΑ
V <sub>out(0)</sub>	Logical 0 output voltage (on level)	1	V <sub>CC</sub> = MIN, V <sub>in</sub> = 2 V, I <sub>sink</sub> = 16 mA	0.4	٧
l <sub>in(0)</sub>	Logical O level input current (each input)	3	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0.4 V	-1.6	mA
	Logical 1 level input current (each	4	V <sub>CC</sub> = MAX, V <sub>in</sub> = 2.4 V	40	μА
lin(1)	input)	4	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5.5 V	1	mA
ICC(0)	Logical O level supply current	6	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5 V	12 22	mA
<sup>1</sup> CC(1)	Logical 1 level supply current	6	VCC = MAX, Vin = 0	61 - 151 - 16 - 16 - 16 - 16 - 16 - 16 -	mA

#### switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
t <sub>pd0</sub>	Propagation delay time to logical 0 level	65	$C_L = 15  pF$ , $R_L = 400  \Omega$	8 15	ns
<sup>t</sup> pd1	Propagation delay time to logical 1 level	65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 4 kΩ	35 45	ns

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

# SERIES 54, 74 OPEN-COLLECTOR APPLICATION DATA

#### APPLICATION DATA

#### combined fan-out and wire-AND capabilities

The open-collector TTL gate, when supplied with a proper load resistor (RL), can be paralleled with other similar TTL gates to perform the wire-AND function, and simultaneously, will drive from one to nine Series 54 TTL loads. When no other open-collector gates are paralleled, this gate can be used to drive ten TTL loads. For any of these conditions an appropriate load resistor value must be determined for the desired circuit configuration. A maximum resistor value must be determined which will ensure that sufficient load current (to TTL loads) and off current (through paralleled outputs) will be available during a logical 1 level at output. A minimum resistor value must be determined which will ensure that current through this resistor and sink current from the TTL loads will not cause the output voltage to rise above the logical 0 level even if one of the paralleled outputs is sinking all the current.

In both conditions (logical 0 and logical 1) the value of RL is determined by:

$$R_L = \frac{V_{RL}}{I_{RL}}$$

where: VRL is the voltage drop in volts, and IRL is the current in amperes.

#### logical 1 (off level) circuit calculations (see figure F)

The allowable voltage drop across the load resistor ( $V_{RL}$ ) is the difference between  $V_{CC}$  applied and the  $V_{out(1)}$  level required at the load:


The total current through the load resistor (IRL is the sum of the load currents ( $I_{in(1)}$ ) and off-level reverse currents ( $I_{out(1)}$  through each of the wire-AND connected outputs:

IRL = 
$$\eta \cdot I_{out(1)} + N \cdot I_{in(1)}$$
 to TTL loads

Therefore, calculations for the maximum value of RL would be:

$$R_{L(max)} = \frac{V_{CC} - V_{out(1)} \text{ required}}{\eta^* I_{out(1)} + N^* I_{in(1)}}$$

where:  $\eta$  = number of gates wire-AND connected, and N = number of TTL loads.



### SERIES 54, 74 OPEN-COLLECTOR APPLICATION DATA


#### APPLICATION DATA

logical 0 (on level) circuit calculations (see figure G)

The current through the resistor must be limited to the maximum sink-current capability of one output transistor. Note that if several output transistors are wire-AND connected, the current through R<sub>L</sub> may be shared by those paralleled transistors. However, unless it can be absolutely guaranteed that more than one transistor will be on during logical 0 periods, the current must be limited to 16 mA, the maximum current which will ensure a logical 0 maximum of 0.4 volts.

Also, fan-out must be considered. Part of the 16 mA will be supplied from the inputs which are being driven. This reduces the amount of current allowed through R<sub>L</sub>.

Therefore, the equation used to determine the minimum value of RL is:



#### driving TTL loads and combining outputs


Table I provides minimum and maximum resistor values, calculated from equations shown above, for driving one to ten TTL loads and wire-AND connecting two to seven parallel outputs. Each value shown for one wire-AND output is determined by the fan-out plus the cutoff current of a single output transistor. Extension beyond seven wire-AND connections is permitted with fan-outs of seven or fewer if a valid minimum and maximum RL is possible. When fanning-out to ten TTL loads, the calculation for the minimum value of RL indicates that an infinite resistance should be used  $(\text{VRL} \div 0 = \infty);$  however, the use of a 4 k $\Omega$  resistor in this case will satisfy the logical 1 condition and limit the logical 0 level to less than 0.43 V.

FAN-OUT TO TTL LOADS	WIRE-AND OUTPUTS							
	1	2	3	4	5	6	7	1 to 7
1	8965	4814	3291	2500	2015	1688	1452	319
2	7878	4482	3132	2407	1954	1645	1420	359
3	7027	4193	2988	2321	1897	1604	1390	410
4	6341	3939	2857	2241	1843	1566	1361	479
- 5	5777	3714	2736	2166	1793	1529	1333	575
6	5306	3513	2626	2096	1744	1494	1306	718
7	4905	3333	2524	2031	1699	1460	1280	958
8	4561	3170	2429	1969	1656	X	Х	1437
9	4262	3023	Х	Х	Х	X	X	2875
10	4000	X	х	×	X	X	×	4000 8
	MAXIMUM							MIN
	TABLE 1-LOAD RESISTOR VALUE IN OHMS							

<sup>‡</sup> All values shown in the table are based on:
Logical 1 conditions: V<sub>CC</sub> = 5 V, V<sub>out(1)</sub> required = 2.4 V
Logical 0 conditions: V<sub>CC</sub> = 5 V, V<sub>out(0)</sub> required = 0.4 V
§ - The theoretical value is ∞. See explanation in text.

X - Not recommended or not possible.

#### CIRCUIT TYPES SN5402, SN7402 QUADRUPLE 2-INPUT POSITIVE NOR GATES



recommended operating conditions

١,	보고, 마루바이 다른 아이는 물로 주시 수도 마음을 하는 것도 먹는 것이 되었다. 이번 보고 하는 것이 되었다는 이번 경기를 받는다.	MIN	NOM	MAX	UNII
	Supply Voltage VCC: SN5402 Circuits	4.5	5	5.5	٧
	SN7402 Circuits	4.75	5	5.25	٧
	Normalized Fan-Out From Each Output, N			10	
	Operating Free-Air Temperature Range, TA: SN5402 Circuits	-55	25	125	°C
	SN7402 Circuits	0	25	70	°C

electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST FIGURE	TEST CONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
V <sub>in(1)</sub>	Logical 1 input voltage required at either input terminal to ensure logical 0 level at output	8	ine 2000 and	2			v
V <sub>in(0)</sub>	Logical 0 input voltage required at both input terminals to ensure logical 1 level at output	9				0.8	v
V <sub>out(1)</sub>	Logical 1 output voltage	9	$V_{CC} = MIN$ , $V_{in} = 0.8 \text{ V}$ , $I_{load} = -400 \mu\text{A}$	2.4	3.3		v
V <sub>out(0)</sub>	Logical 0 output voltage	10	V <sub>CC</sub> = MIN, V <sub>in</sub> = 2 V, I <sub>sink</sub> = 16 mA		0.22	0.4	v
<sup>1</sup> in(0)	Logical O level input current (each input)	11	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0.4 V			-1.6	mA
Paragraphic	Logical 1 level input current (each	12	V <sub>CC</sub> = MAX, V <sub>in</sub> = 2.4 V			40	μΑ
lin(1)	input)	12	$V_{CC} = MAX$ , $V_{in} = 5.5 V$			1	mA
		13	V <sub>CC</sub> = MAX SN5402	-20		-55	mA
'os	Short-circuit output current§	'3	SN7402	-18		-55	
Icc(0)	Logical 0 level supply current	14	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5 V		14	27	mA
CC(1)	Logical 1 level supply current	14	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0	1843.3	8	16	mA

switching characteristics,  $V_{CC}$  = 5 V,  $T_A$  = 25°C,  $\overline{N}$  = 10


PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP	MAX	UNIT
t <sub>pd0</sub> Propagation delay time to logical 0 level	65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω	8	15	ns
t <sub>pd1</sub> Propagation delay time to logical 1 level	65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω	12	22	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. § Not more than one output should be shorted at a time.


# CIRCUIT TYPES SN5403, SN7403 QUADRUPLE 2-INPUT POSITIVE NAND GATES (WITH OPEN-COLLECTOR OUTPUT)

#### schematic (each gate)



NOTE: Component values shown are nominal.

#### J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



#### recommended operating conditions

Supply Voltage VCC: SN5403 Circuits .

SN7403 Circuits

Normalized Fan-Out From Each Output, N (and see pages 2-7 and 2-8)
Operating Free-Air Temperature Range, TA: SN5403 Circuits .

SN7403 Circuits

MIN	NOM	MAX	UNIT
4.5	5	5.5	V
4.75	5	5.25	٧
		10	
-55	25	125	°c
0	25	70	°c

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST FIGURE	TEST CONDITIONS1	MIN TYP‡ MAX	UNIT
V <sub>in(1)</sub>	Logical 1 input voltage required  /in(1) at both input terminals to ensure logical 0 (on) level at output)		14-12-2-1 1-12-1 1-12-2-1 1-12	<b></b>	٧
V <sub>in(0)</sub>	Logical 0 input voltage required at either input terminal to ensure logical 1 (off) level at output	7		0.8	<b>V</b>
lout(1)	Output reverse current	7	V <sub>CC</sub> = MIN, V <sub>in</sub> = 0.8 V, V <sub>out(1)</sub> = 5.5 V	250	μА
V <sub>out(0)</sub>	Logical 0 output voltage (on level)	<b>1</b>	V <sub>CC</sub> = MIN, V <sub>in</sub> = 2 V, I <sub>sink</sub> = 16 mA	0.4	٧
lin(0)	Logical 0 level input current (each input)	3	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0.4 V		mA
	Logical 1 level input current (each		V <sub>CC</sub> = MAX, V <sub>in</sub> = 2.4 V	40	μА
lin(1)	input)	4	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5.5 V	a combandad	mA
<sup>1</sup> CC(0)	Logical O level supply current	6	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5 V	12 22	mA
ICC(1)	Logical 1 level supply current	6	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0	ş <b>4</b> 8	mA


#### switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
t <sub>pd0</sub>	Propagation delay time to logical 0 level	65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω	8	ns.
t <sub>pd1</sub>	Propagation delay time to logical 1 level	65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 4 kΩ	35 45	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### CIRCUIT TYPES SN5404, SN7404 **HEX INVERTERS**



Supply Voltage VCC: SN5404 Circuits .

**SN7404 Circuits** 

Normalized Fan-Out From Each Output, N .

Operating Free-Air Temperature Range, TA:

MIN	NOM	MAX	UNIT
4.5	5	5.5	V
4.75	5	5.25	V
		10	
-55	25	125	°c
0	25	70	0

#### **SN7404 Circuits** electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

SN5404 Circuits

	PARAMETER	TEST FIGURE	TEST CO	NDITIO	ons†	MIN	ТҮР‡	MAX	UNIT
Logical 1 input voltage required  Vin(1) at input terminal to ensure logical 0 level at output		15			2			v	
V <sub>in(0)</sub>	Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	16			The same same			0.8	٧
V <sub>out(1)</sub>	Logical 1 output voltage	16	V <sub>CC</sub> = MIN, I <sub>load</sub> = -400 μA	V <sub>in</sub> =	0.8 V,	2.4	3.3		ν
V <sub>out(0)</sub>	Logical 0 output voltage	15	V <sub>CC</sub> = MIN, I <sub>sink</sub> = 16 mA	V <sub>in</sub> =	2 V,	6.78.19	0,22	0.4	v
lin(0)	Logical O level input current	18	VCC = MAX,	v <sub>in</sub> =	0.4 V			-1.6	mA
14 /25		18	V <sub>CC</sub> = MAX,	V <sub>in</sub> =	2.4 V		M. Gran	40	μΑ
lin(1)	Logical 1 level input current	10	V <sub>CC</sub> = MAX,	V <sub>in</sub> =	5.5 V			1	mA
los		19	V <sub>CC</sub> = MAX		SN5404	-20		-55	
US	Short-circuit output current§	19	CC ""		SN7404	-18		-55	mA
ICC(0)	Logical 0 level supply current	20	V <sub>CC</sub> = MAX,	V <sub>in</sub> =	5 V		18	33	mA
ICC(1)	Logical 1 level supply current	20	V <sub>CC</sub> = MAX,	V <sub>in</sub> =	0		6	12	mA

#### switching characteristics, VCC = 5 V, $T_A = 25^{\circ}C$ , N = 10


	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
4	Propagation delay time to log tpd0 level	gical 0 65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω	8 15	ns
T	Propagation delay time to log	gical 1 65	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω	12 22	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

 $<sup>^\</sup>ddagger$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time.

# CIRCUIT TYPES SN5405, SN7405 HEX INVERTERS (WITH OPEN-COLLECTOR OUTPUT)



recommended operating conditions

Supply Voltage VCC: SN5405 Circuits . .

SN7405 Circuits . . .

Normalized Fan-Out From Each Output, N (and see pages 2-7 and 2-8) .

Operating Free-Air Temperature Range, TA:

SN5405 Circuits SN7405 Circuits

MIN	NOM	MAX	UNIT
4.5	5	5.5	٧
4.75	5	5.25	V
	111111111111111	10	
-55	25	125	°c
0	25	70	°c

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN TYPE MAX	UNIT
V <sub>in(1)</sub>	Logical 1 input voltage required at input terminal to ensure logical 0 (on) level at output	15		2	V
V <sub>in(0)</sub>	Logical 0 input voltage required at input terminal to ensure logical 1 (off) level at output	17		0,8	٧
l <sub>out(1)</sub>	Output reverse current	17	V <sub>CC</sub> = MIN, V <sub>in</sub> = 0.8 V, V <sub>out(1)</sub> = 5.5 V	250	μА
V <sub>out(0)</sub>	Logical 0 output voltage (on level)	15	V <sub>CC</sub> = MIN, V <sub>in</sub> = 2 V, I <sub>sink</sub> = 16 mA	0,4**	>
l <sub>in(0)</sub>	Logical 0 level input current	18	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0.4 V	-1.6	mA
lin(1)	Logical 1 level input current	18	V <sub>CC</sub> = MAX, V <sub>in</sub> = 2.4 V V <sub>CC</sub> = MAX, V <sub>in</sub> = 5.5 V	40	μA mA
ICC(0)	Logical O level supply current	20	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5 V, T <sub>A</sub> = 25°C	18 33	mA
<sup>1</sup> CC(1)	Logical 1 level supply current	20	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0, T <sub>A</sub> = 25°C	6 12	mA

#### switching characteristics, VCC = 5 V, TA = 25°C


	PARAMETER	TEST FIGURE	TEST CONE	DITIONS	MIN TYP MAX	UNIT
t <sub>pd0</sub>	Propagation delay time to logical 0 level	65	CL = 15 pF, F	RL = 400 Ω	8 15	ns
<sup>t</sup> pd1	Propagation delay time to logical 1 level	65	CL = 15 pF, F	RL = 4 kΩ	40 55	ns


<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>‡</sup> These typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# CIRCUIT TYPES SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

### FOR INTERFACING WITH HIGH-LEVEL CIRCUITS OR FOR DRIVING HIGH-CURRENT LOADS





- Converts TTL voltage levels to MOS levels
  - High sink-current capability
  - Input clamping diodes simplify system design
  - Typical propagation delay time: 15 ns
- Open-collector driver for indicator lamps and relays
- Inputs fully compatible with most TTL and DTL circuits
- Typical power dissipation: 105 mW

#### description

These monolithic TTL hex inverter buffers/drivers feature high-voltage open-collector outputs for interfacing with high-level circuits (such as MOS), or for driving high-current loads (such as lamps or relays), and are also characterized for use as inverter buffers for driving TTL inputs. For increased fan-out, several inverters in a single package may be paralleled. The SN5406 and SN7406 have minimum breakdown voltages of 30 volts and the SN5416 and SN7416 have minimum breakdown voltages of 15 volts. The maximum sink current is 30 milliamperes for the SN5406 and SN5416, and 40 milliamperes for the SN7406 and SN7416.

These circuits are completely compatible with most TTL or DTL families. Inputs are diode-clamped to minimize transmission-line effects which simplifies design. Typical power dissipation is 150 milliwatts and average propagation delay time is 15 nanoseconds. The SN5406 and SN5416 are characterized for operation over the full military temperature range of -55°C to 125°C; the SN7406 and SN7416 are characterized for operation from 0°C to 70°C.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage VCC (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Output voltage (see Notes 1 and 2): SN5406, SN7406 Circuits	, 30 V
SN5416, SN7416 Circuits	15 V
Operating free-air temperature range: SN5406, SN5416 Circuits	55°C to 125°C
SN7406, SN7416 Circuits	0°C to 70°C
Storage temperature range	65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

<sup>2.</sup> This is the maximum voltage which should be applied to any output when it is in the off state.

# CIRCUIT TYPES SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

#### recommended operating conditions

		SN5	406, SN	5416	SN7	406, SN	7416	
in the graph of the control of the c		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
0	SN5406, SN7406			30			30	T
Output voltage, V <sub>OH</sub>	SN5416, SN7416			15			15	1 '
Low-level output current, IOL				30			40	mA
Operating free-air temperature range, TA		-55	25	125	0	25	70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage	74		2			V
VIL	Low-level input voltage	75		1		0.8	V
Іон	High-level output current	75	$V_{CC} = MIN$ , $V_I = 0.8 V$ , $V_{OH} = MAX$			250	μА
	Low-level output voltage	74	$V_{CC} = MIN, V_1 = 2V,$ $I_{OL} = MAX$			0.7	V
V <sub>OL</sub>	For level or that Anitable	/-	$V_{CC} = MIN$ , $V_I = 2 V$ , $I_{OL} = 16 \text{ mA}$			0.4	
ΊΗ	High-level input current	76	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			40	μΑ
410	(each input)	"	$V_{CC} = MAX, V_1 = 5.5 V$			1	mA
ΊL	Low-level input current (each input)	77	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.6	mA
Іссн	Supply current, high-level output	78	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0		30	42	mA
 CCL	Supply current, low-level output	78	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V		27	38	mA

#### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	79	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 110 Ω	10 15	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	79	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 110 Ω	15 23	ns


<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

 $<sup>\</sup>ddagger$ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

## CIRCUIT TYPES SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

### FOR INTERFACING WITH HIGH-LEVEL CIRCUITS OR FOR DRIVING HIGH-CURRENT LOADS





JOR N

- NOTE: Component values shown are nominal.
  - Converts TTL voltage levels to MOS levels
  - High sink-current capability
  - Input clamping diodes simplify system design
  - Typical propagation delay time: 14 ns
- Open-collector driver for indicator lamps and relays
- Inputs fully compatible with most TTL and DTL circuits
- Typical power dissipation: 145 mW

#### description

These monolithic TTL hex buffers/drivers feature high-voltage open-collector outputs for interfacing with high-level circuits (such as MOS), or for driving high-current loads (such as lamps or relays), and are also characterized for use as buffers for driving TTL inputs. For increased fan-out, several buffers in a single package may be paralleled. The SN5407 and SN7407 have minimum breakdown voltages of 30 volts and the SN5417 and SN7417 have minimum breakdown voltages of 15 volts. The maximum sink current is 30 milliamperes for the SN5407 and SN5417, and 40 milliamperes for the SN7407 and SN7417.

These circuits are completely compatible with most TTL and DTL families. Inputs are diode-clamped to minimize transmission-line effects which simplifies design. Typical power dissipation is 145 milliwatts and average propagation delay time is 14 nanoseconds. The SN5407 and SN5417 are characterized for operation over the full military temperature range of -55°C to 125°C; the SN7407 and SN7417 are characterized for operation from 0°C to 70°C.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC</sub> (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Output voltage (see Notes 1 and 2): SN5407, SN7407 Circuits	30 V
SN5417, SN7417 Circuits	15 V
Operating free-air temperature range: SN5407, SN5417 Circuits	-55°C to 125°C
SN7407, SN7417 Circuits	. 0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

<sup>2.</sup> This is the maximum voltage which should be applied to any output when it is in the off state.

# CIRCUIT TYPES SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

#### recommended operating conditions

		SN5407, SN5417			SN7407, SN7417			UNIT
and the control was to the control of the property of the control		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	٧
O	SN5407, SN7407			30			30	V
Output voltage, V <sub>OH</sub>	SN5417, SN7417			15			15	\ \ \
Low-level output current, IOL				30		3. 2.	40	mA
Operating free-air temperature range, TA	40.1	-55	25	125	0	25	70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN TYP‡ MAX	UNIT
	VIH	High-level input voltage	80		2	V
	VIL	Low-level input voltage	81	e Chier Crapa	0.8	V
	ЮН	High-level output current	80	$V_{CC} = MIN, V_I = 2 V,$ $V_{OH} = MAX$	250	μА
			81	$V_{CC} = MIN$ , $V_I = 0.8 V$ , $I_{OL} = MAX$	0.7	
-	VOL	Low-level output voltage	01	$V_{CC} = MIN, V_I = 0.8 V,$ $I_{OL} = 16 \text{ mA}$	0.4	
	10000	High-level input current	00	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V	40	μA
100	1H	(each input)	82	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V	1	mA
	lįĽ.	Low-level input current (each input)	83	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-1.6	mA
	ССН	Supply current, high-level output	84	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5 V	29 41	mA
	ICCL	Supply current, low-level output	84	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	21 30	mA

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C


	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX UNIT
tPLH	Propagation delay time, low-to-high-level output	85	$C_L = 15  pF,  R_L = 110  \Omega$	6 10 ns
tPHL	Propagation delay time, high-to-low-level output	85	$C_{L} = 15  pF, R_{L} = 110  \Omega$	20 30 ns

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device


 $<sup>^\</sup>ddagger$ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.


### CIRCUIT TYPES SN5408, SN5409, SN7408, SN7409 QUADRUPLE 2-INPUT POSITIVE AND GATES

Choice of Totem-Pole Outputs (SN5408/SN7408) or Open-Collector Outputs (SN5409/SN7409)



#### schematics (each gate)





Component values shown are nominal.

#### description

These Series 54/74 TTL gates provide the system designer with direct implementation of the positive AND or negative OR functions.

The SN5408/SN7408, with totem-pole outputs, drives 10 normalized Series 54/74 loads at the low output level and 20 loads at the high output level. The SN5409/SN7409, with open-collector output, provides additional logic flexibility, as the outputs may be wire-AND connected to extend the AND function. The SN5409/SN7409 will sink sufficient current to drive 10 normalized Series 54/74 loads at the low output level.

The SN5408 and SN5409 are characterized for operation over the full military temperature range of -55°C to 125°C; the SN7408 and SN7409 are characterized for operation from 0°C to 70°C.

### CIRCUIT TYPES SN5408, SN5409, SN7408, SN7409 QUADRUPLE 2-INPUT POSITIVE AND GATES

#### SN5408, SN7408

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC</sub> (see Note 1)	7 V
Input voltage (see Note 1)	
Interemitter voltage (see Note 2)	
Operating free-air temperature range, TA: SN5408 Circuits	
SN7408 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor.

#### recommended operating conditions

		SN5408			SN7408	3	
Maria Alexandra de Caractería	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
Normalized fan-out from each output, N			10	15"	1. 18. 1	10	Let my
Operating free-air temperature range, TA	-55	25	125	0	25	70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST COM	DITIONS	SN5	408, SN	7408	
	PARAMETER	FIGURE	I EST CON	DITIONS'	MIN		MAX	UNIT
V <sub>IH</sub>	High-level input voltage	86			2		4.2	٧
V <sub>IL</sub>	Low-level input voltage	88	N. 1				0.8	V
V <sub>ОН</sub>	High-level output voltage	86	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -800 μA	V <sub>IH</sub> = 2 V,	2.4		hyk	٧
V <sub>OL</sub>	Low-level output voltage	88	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA	V <sub>IL</sub> = 0.8 V,			0.4	V
1	High-level input current	89	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V		- 10	40	μΑ
IН	(each input)	89	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V		1	1	mA
ΊL	Low-level input current (each input)	90	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			-1.6	mA
1	Share size is a second second	91	V MAY	SN5408	-20		-55	
los	Short-circuit output current§	91	V <sub>CC</sub> = MAX	SN7408	-18	a symbolica.	-55	mA
Іссн	Supply current, high-level output	92	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5 V		11	- 21	mA
ICCL	Supply current, low-level output	92	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0		20	33	mA

#### switching characteristics, VCC = 5 V, $T_A = 25^{\circ}C$ , N = 10

	나 가장하는 가를 맞을 하고 있는 것 같아. 경기는 다른 사는	TEST	TEST CONDITIONS	SN54	LINIT		
	PARAMETER	FIGURE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH.	Propagation delay time, low-to-high-level output	93	CL = 15 pF,	SIV	17.5	27	ns
†PHL	Propagation delay time, high-to-low-level output	93	R <sub>L</sub> = 400 Ω		12	19	ns

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

 $<sup>^{\</sup>ddagger}$ All typical values at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time.

### CIRCUIT TYPES SN5408, SN5409, SN7408, SN7409 QUADRUPLE 2-INPUT POSITIVE AND GATES

#### SN5409, SN7409

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC</sub> (see Note 1)			٠		·		 	 7 V
Input voltage (see Note 1)							 	5.5 V
Interemitter voltage (see Note 2)								 5.5 V
Output voltage (see Notes 1 and 3)								
Operating free-air temperature range:	SN5409	Circuits	٠				 	 -55°C to 125°C
	SN7409	Circuits	٠			·	 	 0°C to 70°C
Storage temperature range			: . · .	, · · .			 ٠	 -65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

- 2. This is the voltage between two emitters of a multiple-emitter transistor.
- 3. This is the maximum voltage which should be applied to any output when it is in the off state.

#### recommended operating conditions

	SN5409	SN7409	LIALLT
	MIN NOM MAX	MIN NOM MAX	UNIT
Supply voltage V <sub>CC</sub>	4.5 5 5.5	4.75 5 5.25	V
Normalized fan-out from each output, N	10	10	20
Operating free-air temperature range, TA	-55 25 125	0 25 70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST FIGURE	TEST CO	NDITIONS†	SN5409, SN7409 MIN TYP # MAX	UNIT
V <sub>IH</sub>	High-level input voltage	87			2	V
VIL	Low-level input voltage	88			0,8	٧
Іон	High-level output current	87	V <sub>CC</sub> = MIN, V <sub>OH</sub> = 5.5 V	V <sub>IH</sub> = 2 V,	250	μА
V <sub>OL</sub>	Low-level output voltage	88	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA	V <sub>IL</sub> = 0.8 V,	0.4	٧
1	High-level input current	89	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V	40	μΑ
ТІН	(each input)	89	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V	1	mA
ηL	Low-level input current (each input)	90	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V	-1.6	mA
Іссн	Supply current, high-level output	92	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5 V	11 21	mA
ICCL	Supply current, low-level output	92	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0	20 33	mA


#### switching characteristics, VCC = 5 V, $TA = 25^{\circ}C$ , N = 10

	PARAMETER	TEST	TEST CONDITIONS	SN5409, SN7409	UNIT
	PARAMETER		1 EST CONDITIONS	MIN TYP MAX	T UNIT
tPLH	Propagation delay time, low-to-high-level output	-00	C <sub>L</sub> = 15 pF,	21 32	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	93	R <sub>L</sub> = 400 Ω	16 24	ns

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

 $<sup>^\</sup>ddagger$ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

### CIRCUIT TYPES SN5410, SN7410 TRIPLE 3-INPUT POSITIVE NAND GATES



recommended operating conditions

·														- 1	MIN	MOM	MAX	UNIT
Supply Voltage VCC:	SN5410 Circuits													. [	4.5	5	5.5	V
	SN7410 Circuits													.[	4.75	5	5.25	٧
Normalized Fan-Out F	rom Each Output, N .			,	٠.									.[			10	
Operating Free-Air Ter	mperature Range, TA:	5	SN!	54	10	Cir	cui	its		•	٠.			.[	-55	25	125	°C
		9	SN:	741	10	Cit	cui	its						. [	0	25	70	٥٢

#### electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST CONDITIONS <sup>†</sup>	MIN TYP‡	MAX	UNIT	
V <sub>in(1)</sub>	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	1			2		V
V <sub>in(0)</sub>	Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	2				0.8	٧
V <sub>out(1)</sub>	Logical 1 output voltage	2	$V_{CC} = MIN, V_{in} = 0.8 V,$ $I_{load} = -400 \mu A$		2.4 3.3		٧
V <sub>out(0)</sub>	Logical 0 output voltage	1	V <sub>CC</sub> = MIN, V <sub>in</sub> = 2 V, I <sub>sink</sub> = 16 mA		0.22	0.4	V
lin(0)	Logical 0 level input current (each input)	3	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0.4 V			-1.6	mA
	Logical 1 level input current (each		V <sub>CC</sub> = MAX, V <sub>in</sub> = 2.4 V		i jerkan ja	40	μΑ
lin(1)	input)	4	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5.5 V		e A Gertale es	1	mA
1			yS	N5410	-20	-55	
os	Short circuit output current§	5	V <sub>CC</sub> = 5.5 V	N7410	-18	-55	mΑ
ICC(0)	Logical O level supply current	6	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5 V		9	16.5	mA
<sup>1</sup> CC(1)	Logical 1 level supply current	6	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0		3	6	mA

#### switching characteristics, VCC = 5 V, $T_A = 25^{\circ}C$ , N = 10

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
t <sub>pd0</sub>	Propagation delay time to logical 0 level	65	$C_L = 15  \text{pF}, \qquad R_L = 400  \Omega$	7 15	ns
tpd1	Propagation delay time to logical 1 level	65	$C_L = 15  pF$ , $R_L = 400  \Omega$	11 22	ns


<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

 $<sup>^\</sup>ddagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.


#### CIRCUIT TYPES SN5412, SN7412 TRIPLE 3-INPUT POSITIVE NAND GATES (WITH OPEN-COLLECTOR OUTPUT)

#### schematic (each gate)



NOTE: Component values shown are nominal.

#### JOR N DUAL-IN-LINE OR W FLAT PACKAGES (TOP VIEW)



#### recommended operating conditions

0	mmended operating conditions										MIN	NOM	MAX	UNIT
	Supply Voltage VCC: SN5412 Circuits .			• •					•		4.5	5	5.5	V
	SN7412 Circuits .			. "."							4.75	5	5.25	V
	Normalized Fan-Out From Each Output, N												10	
	Operating Free-Air Temperature Range, TA	SN5412	2 Circ	uits			٠.		•	• 10.	-55	25	125	°C
	는 이번 시간 사람들이 불통하게 하면 있다. 유럽 12 전 보이다. 	SN7412	2 Circ	uits	A		4				0	25	70	°C

#### electrical characteristics (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST CONDITIONS <sup>†</sup>	MIN TYP# M	AX UNIT
V <sub>in(1)</sub>	Logical 1 input voltage required at both input terminals to ensure logical 0 (on) level at output	1		2	v
V <sub>in(0)</sub>	Logical 0 input voltage required at either input terminal to ensure logical 1 (off) level at output	7		C	.8 V
l <sub>out(1)</sub>	Output reverse current	7	V <sub>CC</sub> = MIN, V <sub>in(0)</sub> = 0.8 V, V <sub>out(1)</sub> = 5.5 V	2	50 μΑ
V <sub>out(0)</sub>	Logical 0 output voltage (on level)	1	V <sub>CC</sub> = MIN, V <sub>in</sub> = 2 V, I <sub>sink</sub> = 16 mA		.4 V
l <sub>in(0)</sub>	Logical 0 level input current (each input)	3	V <sub>CC</sub> = MAX, V <sub>in</sub> = 0.4 V		1.6 mA
1	Logical 1 level input current (each	4	V <sub>CC</sub> = MAX, V <sub>in</sub> = 2.4 V	ALCOHOLD IN	0 μΑ
lin(1)	input)	•	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5.5 V		1 mA
ICC(0)	Logical O level supply current	6	V <sub>CC</sub> = MAX, V <sub>in</sub> = 5 V	9 16	i.5 mA
<sup>1</sup> CC(1)	Logical 1 level supply current	6	VCC = MAX, Vin = 0	3	6 mA

#### switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
t <sub>pd0</sub>	Propagation delay time to logical 0 level	65	$C_L = 15 \text{ pF}, \qquad R_L = 400 \Omega$	8 15	ns
t <sub>pd1</sub>	Propagation delay time to logical 1 level	65	$C_L = 15  pF$ , $R_L = 4  k\Omega$	35 45	ns


<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating condionts for the applicable device type.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

### CIRCUIT TYPES SN5413,SN7413 DUAL NAND SCHMITT TRIGGERS

### J OR N DUAL-IN-LINE OR W FLAT PACKAGES (TOP VIEW)

- Operation from Very Slow Edges
- Temperature-Compensated Threshold Levels
- Temperature-Compensated Hysteresis, Typically 0.8 V
- High Noise Immunity



NC-No internal connection.

<sup>†</sup>Pin assignments for these circuits are the same for all packages.

#### description

The SN5413 and SN7413 dual Schmitt triggers consist of two identical Schmitt-trigger circuits in monolithic integrated circuit form. Logically, each circuit functions as a four-input NAND gate, but because of the Schmitt action, the gate has different input threshold levels for positive- and negative-going signals. The hysteresis, or backlash, which is the difference between the two threshold levels, is typically 800 mV.

An important design feature is the built-in temperature compensation which ensures very high stability of the threshold levels and the hysteresis over a very wide temperature range. Typically, the hysteresis changes by 3% over the temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C and the upper threshold changes by 1% over the same range. The SN5413/SN7413 can be triggered from the slowest of input ramps and still give clean, jitter-free output signals. It can also be triggered from straight d-c levels.

These circuits are fully compatible with most other TTL, DTL, or MSI circuits. The SN5413 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN7413 is characterized for operation from 0°C to 70°C.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V <sub>CC</sub> (see Note 1)		
Input voltage (see Note 1)		 5.5 V
Interemitter voltage (see Note 2)	or war e gerie	5.5 V
Operating free-air temperature range:	SN5413 Circuits .	 –55°C to 125°C
	SN7413 Circuits .	0°C to 70°C
Storage temperature range	. Salar ar Libertal alga.	65°C to 150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor.

## CIRCUIT TYPES SN5413,SN7413 DUAL NAND SCHMITT TRIGGERS

#### recommended operating conditions

			SN5413	3		Ī.,,,,		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
	High logic level			20			20	
Fan-out from each output, N	Low logic level			10			10	
Operating free-air temperature range, TA		-55	0	125	0	25	70	°C
Maximum input rise and fall times		No	restrict	ion	No	restrict	ion	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

ing and the second seco	PARAMETER	TEST FIGURE	TEST CONDITIONS†	MIN	ТҮР‡	MAX	UNIT
V <sub>T+</sub>	Positive-going threshold voltage	94	V <sub>CC</sub> = 5 V	1.5	1.7	2	V
V <sub>T</sub> _	Negative-going threshold voltage	95	V <sub>CC</sub> = 5 V	0.6	0.9	1.1	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	94 & 95	V <sub>CC</sub> = 5 V	0.4	0.8		V
V <sub>I</sub>	Input clamp voltage	97	VCC = MIN, II = -12 mA			-1.5	V
Voн	High-level output voltage	95	$V_{CC} = MIN$ , $V_{I} = 0.6 V$ , $I_{OH} = -800 \mu A$	2.4	3.3		v
V <sub>OL</sub>	Low-level output voltage	94	V <sub>CC</sub> = MIN, V <sub>I</sub> = 2 V, I <sub>OL</sub> = 16 mA		0.22	0.4	V
I <sub>T</sub> +	Input current at positive-going threshold	94	V <sub>CC</sub> = 5 V, V <sub>I</sub> = V <sub>T+</sub>		-0.65	100	mA
I <sub>T</sub>	Input current at negative-going threshold	95	V <sub>CC</sub> = 5 V, V <sub>I</sub> = V <sub>T</sub> _		-0.85		mA
l <sub>1</sub>	Input current at maximum input voltage	96	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	mA
Iн	High-level input current	96	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V		No to the	40	μΑ
IIL	Low-level input current	97	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-1	-1.6	mA
los	Short-circuit output current §	98	V <sub>CC</sub> = MAX	-18		-55	mA
ГССН	Supply current, high-level output	99	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0	4000	14	23	mA
ICCL	Supply current, low-level output	99	V <sub>CC</sub> = MAX, V <sub>I</sub> = 4.5 V		20	32	mA

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

#### switching characteristics, VCC = 5 V, $TA = 25^{\circ}C$ , N = 10

PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	100	$C_L = 15  pF$ , $R_L = 400  \Omega$	18 27	ns
tPHL	Propagation delay time, high-to-low-level output	100	$C_L = 15  pF$ , $R_L = 400  \Omega$	15 22	ns

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

## CIRCUIT TYPES SN5413,SN7413 DUAL NAND SCHMITT TRIGGERS

#### TYPICAL CHARACTERISTICS

