from Texas Instruments

# MOS/LSI from Texas Instruments 

## October 1970

INTRODUCTION ..... 1
PRELIMINARY INFORMATION ..... 3
MOS/LSI NUMBERING SYSTEM ..... 4
MOS/LSI PACKAGING. ..... 5
MOS/LSI SYSTEM COMPATIBILITY ..... 11
SHIFT REGISTERS. ..... 15
TMS3000LR, TMS3001LR DUAL STATIC SHIFT REGISTERS ..... 20
TMS3002LR DUAL 50-BIT SHIFT REGISTER. ..... 27
TMS3003LR DUAL 100-BIT SHIFT REGISTER ..... 27
TMS3012JR DUAL 128-BIT ACCUMULATOR. ..... 34
TMS3028LR DUAL 128-BIT SHIFT REGISTER ..... 34
TMS3016LR DUAL 16-BIT STATIC SHIFT REGISTER. ..... 39
TMS3026JC 6-BIT SERIAL IN PARALLEL OUT SHIFT REGISTER ..... 45
TMS3101LC DUAL 100-BIT STATIC SHIFT REGISTER ..... 49
TMS3112JC HEX 32-BIT STATIC SHIFT REGISTER ..... 54
TMS3304LR TRIPLE 66-BIT DYNAMIC SHIFT REGISTER ..... 60
TMS3305LR TRIPLE 64-BIT DYNAMIC SHIFT REGISTER ..... 60
TMS3309JC TWIN 512-BIT DYNAMIC SHIFT REGISTER/ACCUMULATOR ..... 65
TMS3314JR TRIPLE ( 60 + 4) DYNAMIC SHIFT REGISTER ..... 72
TMS3401LC 512-BIT DYNAMIC SHIFT REGISTER ..... 77
TMS3406LR DUAL 100-BIT DYNAMIC SHIFT REGISTER ..... 82
READ ONLY MEMORIES ..... 88
CUSTOM BIT PATTERN ..... 92
TMS2400JC ROW OUTPUT CHARACTER GENERATOR ..... 95
TMS2600JC 2048-BIT STATIC READ-ONLY MEMORY ..... 108
TMS2800JC 1024-BIT STATIC READ-ONLY MEMORY ..... 113
TMS4100JC SERIES CHARACTER GENERATOR ..... 117
TMS4300JC 4096-BIT STATIC READ-ONLY MEMORY ..... 130
TMS4500JC, TMS4600JC, TMS4700JC 2048-BIT HIGH SPEED STATIC READ-ONLY MEMORIES ..... 139
TMS4880JC STATIC READ-ONLY MEMORY FOR PARALLEL OUTPUT CHARACTER GENERATOR APPLICATIONS ..... 145
PROGRAMMABLE LOGIC ARRAYS ..... 152
TMS2000JC, TMS2200JC PROGRAMMABLE LOGIC ARRAYS ..... 158
RANDOM ACCESS MEMORIES ..... 167
TMS4000JC HIGH-SPEED CONTENT-ADDRESSABLE MEMORY ..... 172
TMS4003JR 256-BIT RANDOM-ACCESS MEMORY ..... 180
SPECIAL PURPOSE DEVICES ..... 186
TMS5700JC DIGITAL DIFFERENTIAL ANALYZER ELEMENT ..... 186
TMS6000JR COMMON-SOURCE 10-CHANNEL ANALOG SWITCH FOR HIGH SPEED MULTIPLEX APPLICATION ..... 191
TMS6002JR SIX-CHANNEL ANALOG SWITCH ..... 196
TMS6005JR, TMS6009JR SIX-CHANNEL ANALOG SWITCHES ..... 199
TMS3802LS SIX-STAGE FREQUENCY DIVIDER ..... 203
CUSTOM MOS/LSI ..... 206

MOS
. . . . . . . . an innovative technology

Many types of equipment previously not suitable for electronic control can now take full advantage of the latest electronic technology. Equipment costs can be kept low, and equipment size can be easily reduced. MOS (Metal Oxide Silicon) circuits are ideal for digital applications including timers and counters, data transmission and switching equipment, recorders, calculators, controls and computer equipment. MOS is also applicable for analog applications such as telemetry and test equipment.

MOS technology can be applied to hundreds of types of equipment at costs usually lower than other technologies with significant improvements in reliability.

The introduction of MOS/LSI into new classes of equipments is possible since the basic MOS device combines the best attributes of the pentode vacuum tube with all of the advantages of the transistor. MOS devices are high input impedance small, simple to fabricate, and they consume little power; consequently, they offer the highest complexity of large scale integrated circuits.


COMPARISON OF TRANSISTOR CROSS SECTIONS

## WHAT IS MOS?

Only one-third of the process steps are needed for MOS ICs as for the standard double diffused bipolar IC. But the most significant feature is the large number of semiconductor circuit elements that can be put on a small chip. This high circuit density means large scale integration, and permits TI to put up to 5,000 devices on a silicon chip only $150 \times 150$ mils square. Each transistor in the MOS/LSI array requires as little as 1 square mils of chip area, a great reduction over the bipolar transistors requiring 49 to 50 square mils.

## introduction

Natural advantages of MOS/LSI include:

- increased circuit complexity per package
- lower cost per circuit function
- fewer parts to assemble and inspect
- fewer subsystems to test
- lower power drain per function
- a choice of standard or custom products to meet specific application requirements.

From the design standpoint, MOS/LSI is a two dimension layout rather than a three dimension. Mathematically you can predict its operation easier, and these mathematical models lend themselves to Computer Aided Design analysis. So the circuit can be laid out and its operation checked before it's built.

With its many applications and its simple fabrication, MOS/LSI is definitely headed for growth and expansion. It is probably the most important electronic innovation since the integrated circuit was developed by TI in 1958.

## preliminary information

Preliminary information only is available on some of the products included in this catalog. This is indicated by the following statement on the first page of the specification.

The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change after full characterization.

This means that a full characterization of the products on which we supply only preliminary information is in process, but has not yet been completed.

The information contained has been obtained through a thorough engineering evaluation of a large number of units over a period of time. Production units are fully final tested to meet the specifications. All products included in this catalog are in volume production at the present time. A full characterization is in process. Due to the high level of complexity of MOS/LSI a full characterization requires much more time than SSI or MSI integrated circuits. You may design any of these devices into your equipment with full confidence.

## mos/lsi numbering system

## TEXAS INSTRUMENTS MOS/LSI DEVICE NUMBERING SYSTEM

Electrical characteristics presented in this catalog, unless otherwise noted, apply for circuit type(s) listed in the page heading, regardless of package. Factory orders for circuits described in this catalog should include the complete part type numbers listed on each page.

## MOS NUMBERING SYSTEM



| NOTE A | Temprature Range |  | NOTE C | Product Identification Number |
| :---: | :---: | :---: | :---: | :---: |
|  | C | $-25^{\circ} \mathrm{C}$ to $+85^{\circ}$ |  | Part number unique to each type of device |
|  | M | $-55^{\circ} \mathrm{C}$ to $+125^{\circ}$ |  |  |
|  | R | $-55^{\circ} \mathrm{C}$ to $+85^{\circ}$ |  |  |
|  |  | Special range |  |  |


| NOTE B | Package | NOTE D | Product Status |  |
| :--- | :--- | :--- | :--- | :--- |
|  | F | Flat package | S | Standard devices |
|  | J | Ceramic dual-in-line | X | Prototype (all new designs) |
|  | N | Plastic dual-in-line | C | Custom design |
|  | L | TO-5 type | T | High reliability |
|  | U | Unencapsulated (beam lead, etc.) |  |  |

Due to the high complexity of MOS/LSI, TI has had to innovate in the packaging area. The packages selected by TI are standards of the industry. Accessories for these packages are readily available.

## 1) Dual-in-line package

a) Pin-to-pin spacing

A pin-to-pin spacing of 100 mils has been selected for all dual-in-line packages.
b) Row-to-row spacing

Two spacings are used, 300 mils and 600 mils.
c) Ceramic dual-in-line package types

TI uses several hermetically sealed ceramic dual-in-line packages. These packages consist of a ceramic base, gold plated cap and gold plated lids.

The following packages are presently in use:
300 mil between rows
600 mil between rows

X
X
x
X X


## mos/lsi packaging

16 pin package ( 300 mil row spacing)


16 pin package ( 600 mil row spacing)


NOTES: A. The true-position pin spacing is 0.100 between centerlines. Each pin centerline is located with $\pm 0.010$ of its true longitudinal position relative to pins 1 and 16.
B. All dimensions in inches.

24 pin package


28 pin package


## mos/lsi packaging

## 40 pin package



NOTES: 1. A true-position pin spacing is 0.100 between centerlines. Each pin centerline is located within $\pm 0.010$ of its true longitudinal position relative to pins (1) and (4)
2. All dimensions in inches.
2) 'TO' type packages

For devices such as shift registers requiring few inputs and outputs TI uses two 'TO' type packages.

TO 99 package


## TO 100 package



## 3) Manufacturing information

a) Alloying

Alloying is performed under inert atmosphere. A silicon gold eutectic is formed during the alloying operation.
b) Bonding

Thermal compression bonding is used. Typical bond strength is 5 grams. Bond strength is monitored on a lot to lot basis. Any bond strength of less than $21 / 2$ grams causes rejection of the entire lot of devices.
c) Sealing

TI uses a low temperature gold tin brazing to seal ceramic packages.
TO type packages are welded.
Glass leaks are eliminated by using an etheylene glycol solution heated to $+150^{\circ} \mathrm{C}$.
Fine leak elimination is performed through mass spectrometer techniques.
All MOS/LSI devices produced by TI are capable of withstanding $5 \times 10^{-7}$ PPM fine leak inspection, and may be screened to $5 \times 10^{-8}$ PPM fine leak if desired by the customer for special applications.

## mos/lsi packaging

d) Shock and Vibration

All packages are capable of withstanding a shock of 3,000 Gs.
All devices are capable of passing a $20,000 \mathrm{G}$ acceleration (centrifuge) test in the Y axis.

Pin strength is measured by a pin shearing test. All pins are able to withstand the application of a force of 6 pounds at $45^{\circ}$ in the peel off direction.

## mos/lsi system compatibility

## MOS/LSI SYSTEM COMPATIBILITY

MOS/LSI circuits have in the past few years conclusively proven their value to system designers. Most designs presently under consideration use both MOS/LSI and bipolar technologies in order to take full advantage of the low cost and high packaging density of MOS/LSI, as well as the flexibility of bipolar techniques for low complexity functions. With present MOS/LSI devices the task of the designer has been greatly simplified. Present MOS devices do not require separate interface circuits between MOS and MOS circuits or between bipolar and MOS circuits. MOS/MOS and MOS/Bipolar compatibility is demonstrated in each of the data sheets included in this catalog. The following information is general and applicable to all TI MOS/LSI devices.

## 1) POWER SUPPLIES

Two manufacturing technologies are common in MOS/LSI and prevalent in the industry: High Threshold MOS and Low Threshold MOS. The power supply requirements generally are:

|  | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{GG}}$ |
| :--- | :---: | :---: | :---: |
| High Threshold | 0 | -12 V | -24 V |
| Low Threshold | 0 | -5 V | -17 V |

Where
$V_{S S}$ is the substrate supply
$V_{D D}$ is the drain supply
$\mathrm{V}_{\mathrm{GG}}$ is the gate supply
The drain supply will draw most of the current. Some circuits are designed to use only one power supply (saturated logic). $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{GG}}$ are then common.

To use MOS in a system it is often convenient to translate all the power supply voltages by a certain voltage. The common arrangement is:

|  | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{GG}}$ |
| :--- | :---: | :---: | :---: |
| High Threshold | +12 V | 0 V | -12 V |
| Low Threshold | +5 V | 0 V | -12 V |

NOTE: Some high threshold devices are specified at $\mathrm{V}_{G G}=-28 \mathrm{~V}$ and $\mathrm{V}_{D D}=-14 \mathrm{~V}$.

## 2) COMPATIBILITY

Referencing all voltages to $\mathrm{V}_{\mathrm{SS}}$ the input swing on most MOS circuits is as follows:

## mos/lsi system compatibility

|  | High Level | Low level |
| :--- | :--- | :--- |
| High Threshold | 0 to -3 V | -9 V to -24 V |
| Low Threshold | 0 to -1.5 V | -4.2 V to -17 V |

Relating to the translated power supplies as above this becomes:

|  | High Threshold | Low Threshold |
| :--- | :--- | :--- |
| $\mathrm{V}_{\text {SS }}^{c \mid}$ | +12 V | +5 V |
| $\mathrm{~V}_{\mathrm{DD}}$ | 0 V | 0 V |
| $\mathrm{~V}_{\text {GG }}$ | -12 V | -12 V |
| High level | +9 V to +12 V | +3.5 V to +5 V |
| Low level | +3 V to -12 V | 0.8 V to -12 V |

In all cases the input of the MOS circuit will look like a very high impedance. The input compatibility is easily achieved.


The value of the $\mathrm{R}^{*}$ resistor varies depending on speed-power requirements. In many cases this resistor is diffused on the MOS chip. For low threshold MOS this resistor assures that the worst case TTL output ( 2.4 V ) is pulled up to at least 3.5 V for proper MOS circuit operation.

## 3) OUTPUT COMPATIBILITY

Two types of buffers are commonly used on MOS devices:
Single-ended open-drain buffer
Push-pull buffer
a) Single-ended open-drain

The buffer is simply a current switch. In the "off" state the impedance of the buffer is extremely large while in the "on" state it is typically under $1 \mathrm{k} \Omega$. A discrete resistor or an MOS transistor may be used as a load with a single-ended open-drain buffer. This resistor may be internal to the MOS circuit.

## mos/lsi system compatibility



DOUBLE-ENDED OPEN-DRAIN BUFFER WITH MOS LOAD TRANSISTOR

In every case compatibility with MOS is easily achieved. For instance a single-ended buffer with high threshold MOS:

$\mathrm{R}_{2}$ provides the necessary current sink for the TTL input, $\mathrm{R}_{1}$ limits the positive excursion to +5 V . If used for low threshold MOS, $\mathrm{V}_{\mathrm{SS}}$ is translated up to +5 V instead of +12 V and $\mathrm{R}_{1}$ can be eliminated. If $\mathrm{R}_{2}$ is on the chip no external components are necessary.


## mos/lsi system compatibility

b) Push-pull buffer

Two types are common


The unsaturated push-pull buffer is the most commonly used for low threshold circuits. It permits direct TTL compatibility without external components.

## 4) CLOCKS

Depending on the type of circuit there are different clock requirements:
No clocks - Static RAM's, ROM's, etc.
1 clock - with other clocks generated internally
2 clocks - most shift registers
4 clocks - very high speed low power dissipation shift registers
a) One external clock

An internal circuit generates the clocks from a single outside clock signal. The outside clock signal has the same swing as the data input signal and the compatibility is identical (see preceeding paragraph 3 ).

Single clock low threshold MOS circuits will accept a TTL clock without adding additional components.
b) Two or four clocks

The clock signals must swing between $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{GG}}$. To go from a single TTL level clock to a multiple MOS level clock two circuits are required: 1) a clock generator to generate the necessary clock pulses, and 2) a clock driver to bring the clock levels to the required values. In most cases only one clock circuit is needed for an entire MOS/LSI system.

In all digital equipment there is a need to temporarily store and transfer data. MOS shift registers are ideally suited for these applications, because they can economically store very large amounts of information.

## Basic Configuration

MOS shift registers can be supplied in the following configurations:

> Serial-in/Serial-out
> Parallel-in/Serial-out
> Serial-in/Parallel-out

The serial-in/serial-out configuration is by far the most popular.

An MOS shift register will be able to store N bits. Each bit is stored on a basic cell consisting of two MOS inverters and of timing devices.


## Static or Dynamic?

In a static shift register storage element the two inverters are connected to form a latch. The data can be stored indefinitely. There is no minimum frequency of operation.

Dynamic shift registers use two independent inverters (not cross-coupled). The data is temporarily stored on a capacitor inherent to an MOS device. The device can not be operated below a certain clock frequency , or the data storage will be lost.

Dynamic shift registers are faster than static registers and dissipate much less power. They are not as flexible to use in a system.

## shift registers

## Static Shift Registers

A static shift register uses two static MOS inverters. Three phases (clocks) are necessary to operate a static shift register. The third phase clock is always generated internally. The third phase times the feedback loop. The second clock phase is often generated internally.


Basic cell of static shift register and $\phi 3$ internal generation

Timing diagram for a static shift register

Static shift registers operate in the 0 to 2 MHz clock range. They are extremely flexible and data can be held indefinitely, as long as power is supplied.

## Dynamic Shift Registers

Dynamic shift registers use either two or four phases (clocks). These phases can be generated on the chip or be supplied externally. Two-phase shift registers can be classified as ratio and ratioless circuits.

The two phase ratio type shift register consists of two simple dynamic inverters and of timing devices.


Basic cell for a dynamic shift register
Timing diagram for a 2 phase dynamic shift register

## shift registers

When $\phi_{1}$ is at a logic level 1 (low) the capacitance $C_{1}$ charges at the inverse of the data input. Data is transferred out when $\phi_{2}$ goes to 1 .

The two phase ratioless dynamic shift register has been designed to decrease the power dissipation and the chip area. In a ratio type circuit current flows through the inverter when the clock and data input are simultaneously at a logic 1 . There must be a certain minimum ratio between the size of the two MOS transistors in the inverters (typically $>5: 1$ ). This will take more chip area than in a ratioless shift register. In a ratioless shift register the MOS devices used are usually of identical size.


## 2 phase ratioless dynamic shift register

The 2 Phase 'Ratioless' Dynamic Shift Register uses identical transistors throughout and can therefore work at higher clock rates since the precharging paths are of lower impedance than those in the ratio circuit. When $\phi_{1}$ goes to ' 1 ' $\mathrm{C}_{2}$ charges to ' 1 ' via $\mathrm{Q}_{3}$ and $\mathrm{C}_{1}$ charges to the Data Input level via $\mathrm{Q}_{1}$. When $\phi_{1}$ returns to ' 0 ' transistor $\mathrm{Q}_{2}$ turns ON if the INPUT level was a ' 1 ' and discharges $\mathrm{C}_{2}$. For a ' 0 ' input $\mathrm{Q}_{2}$ stays OFF and $C_{2}$ is not discharged. Now $\phi_{2}$ goes to a ' 1 ' and turns on $\mathrm{O}_{4}$ so that $\mathrm{C}_{2}$ shares any charge it has with $\mathrm{C}_{4}$. $C_{3}$ is used to compensate for the loss of potential across $C_{2}$ by introducing a small extra charge on the negative edge of $\phi_{2}$. It does not introduce enough to destroy a logic ' 0 ' on $\mathrm{C}_{2}$. When $\phi_{2}$ returns to a ' 0 ' the charge on $\mathrm{C}_{4}$ transfers the Data Input level to the OUTPUT.

Four phase shift registers are used for very high density circuits operated at very high speed.


4 phase shift register basic cell and timing diagram

## shift registers

In the basic 4 Phase Dynamic Shift Register C is precharged via $\mathrm{Q}_{1}$ during $\phi_{1}$. After $\phi_{1}, \phi_{2}$ holds $\mathrm{Q}_{2}$ ON so $C$ takes a level which is the inverse of the input. The process is repeated by the SLAVE section $\mathrm{Q}_{4}-$ $\mathrm{O}_{6}$ so that the INPUT level is transferred to the OUTPUT after $\phi_{3}$ and during $\phi_{4}$. The stage uses similar transistors throughout giving high package density. Power dissipation is low, speed can be high but a relatively complex clock drive circuit is required.

MOS Shift Registers from TI

|  | clock | Logic | POWER SUPPLY | frequency | NUMBER OF BITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TMS 3000 LR | 2 | Static | +14V--14V | 0-1 MHz | $2 \times 25$ |
| TMS 3001 LR | 2 | Static | +14V--14V | 0-1 MHz | $2 \times 32$ |
| TMS 3002 LR | 2 | Static | +14V--14V | $0-1 \mathrm{MHz}$ | $2 \times 50$ |
| TMS 3003 LR | 2 | Static | $+14 \mathrm{~V}-\mathrm{-14V}$ | $\mathrm{O}-1 \mathrm{MHz}$ | $2 \times 100$ |
| TMS 3012 JR | 1 | Static | +14V--14V | 0-1 MHz | $2 \times 128$ (Accumulator) |
| TMS 3016 LR | 2 | Static | +14V--14V | 0-1 MHz | $2 \times 16$ |
| TMS 3026 JC | 1 | Static | +14V--14V | $0-250 \mathrm{KHz}$ | 6 bit SIPO |
| TMS 3028 LR | 1 | Static | +14V--14V | 0-1 MHz | $2 \times 128$ |
| TMS 3101 LC | 2 | Static | $+5 \mathrm{~V}--12 \mathrm{~V}$ | 0-2.5 MZ | $2 \times 100$ |
| TMS 3112 JC | 1 | Static | $+5 \mathrm{~V}--12 \mathrm{~V}$ | 0-1 MZ | $6 \times 32$ |
| TMS 3304 LR | 2 | Dynamic | +14V--14V | $10 \mathrm{KHz}-5 \mathrm{MHz}$ | $3 \times 66$ |
| TMS 3305 LR | 2 | Dynamic | +14V--14V | $10 \mathrm{KHz}-5 \mathrm{MHz}$ | $3 \times 64$ |
| TMS 3309 LR | 4 | Dynamic | +12 V - -12 V | $10 \mathrm{KHz}-10 \mathrm{MHz}$ | $2 \times 512$ |
| TMS 3314 JC | 2 | Dynamic | +14V--14V | $10 \mathrm{KHz}-2 \mathrm{MHz}$ | $3(60+4)$ |
| TMS 3401 LC | 2 | Dynamic | $+5 \mathrm{~V}--12 \mathrm{~V}$ | $20 \mathrm{KHz}-5 \mathrm{MHz}$ | $1 \times 512$ |
| TMS 3406 LR | 2 | Dynamic | $+5 \mathrm{~V}--12 \mathrm{~V}$ | $10 \mathrm{KHz}-2 \mathrm{MHz}$ | $2 \times 100$ |

## Applications

Main applications of MOS shift registers are refresh memories, scratch pad memories, data handling, and delay lines.

Any N-bit shift register can be used as a Refresh Memory by returning outputs to inputs as shown. A particular bit of information is available at the output every

$$
\frac{\mathrm{N}}{\text { clock frequency }} \text { seconds. }
$$

This is particularly useful for renewing fading displays such as CRT character generator systems. New data is written in via a 2-way input gate circuit.


Shift registers used as refresh memory

By adding an address counter and comparator in the Refresh Memory it becomes a 'Scratch Pad' memory. Data can be written in and read out of any point specified by the input address code. An output register is necessary to store the required output data and to provide a 1 bit delay so that the 'Read' address is the same as the 'Write' address since there is a 1 bit deiay between output and input.


Shift registers used as scratch pad memory

## TMS3000LR-dual 25-bit static shift register TMS3001LR-dual 32-bit static shift register

## FEATURING

- Static logic
- DC to 1 MHz operation
- Low power dissipation
- Push-pull output buffers
- TTL compatible


## description

The TMS 3000 LR and TMS 3001 LR are dual static shift registers. Each device contains two d-c to 1 MHz shift registers with independent input and output terminals and common clocks and power. MOS thick-oxide technology is used to fabricate cross-coupled flip-flops for each register bit so that data can be stored indefinitely. The transistors in the device are the P -channel enhancement-mode type. All input leads have zener network protection and all outputs contain low output impedance, non-inverting push-pull output buffers.

Two power supply levels and two clocks are required for operation with a third clock generated internally. Data is transferred into the register when the $\phi_{1}$ clock is pulsed to logic 1 . Data is shifted when the $\phi_{1}$ clock is returned to logic 0 and the $\phi_{2}$ clock is pulsed to logic 1 . Output data appears on the logic 0 to logic 1 transition of the $\phi_{2}$ clock. For long term storage, the $\phi_{1}$ clock must be held at logic 0 and the $\phi_{2}$ clock at logic 1.

## mechanical data and pin configuration

The package outline is the same as JEDEC TO-100 except for diameter of standoff.


# TMS3000LR-dual 25-bit static shift register TMS3001LR-dual 32-bit static shift register 

## logic definition

## Negative logic is assumed

a) Logic $1=$ most negative voltage
b) Logic $0=$ most positive voltage
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTE 1. These voltage values are with respect to network ground terminal, VSS.
recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage $V_{\text {DD }}$ | -12 | -14 | -15 | V |
| Supply voltage $\mathrm{V}_{\mathrm{GG}}$ | -24 | -28 | -29 | V |
| Logic 0 data input voltage $\mathrm{V}_{\mathrm{i}}(0)$ (See Note 2) | 0.2 | 0 | -2 | V |
| Logic 1 data input voltage $\mathrm{V}_{\mathrm{i}}(1)$ (See Note 2) | -9 | -14 | -29 | V |
| Width of data pulse, $\mathrm{t}_{\mathrm{p} \text { (data) }}$ (See voltage waveforms) | $0.4{ }^{\dagger}$ |  |  | $\mu \mathrm{s}$ |
| Data setup time, $\mathrm{t}_{\text {setup }}$ (See voltage waveforms and Note 3) | 100 |  |  | ns |
| Data hold time, thold (See voltage waveforms and Note 4) | 20 |  |  | ns |
| Logic 0 clock input voltage $\mathrm{V}_{\phi} 0$ (clock) (See Notes 2 and 5) | 0.3 | 0 | -2 | V |
| Logic 1 clock input voltage $\mathrm{V}_{\phi 1}$ (clock) (See Notes 2 and 5) | -24 | -28 | -29 | V |
| Rise time of clock pulse, $\mathrm{t}_{\mathrm{r}}$ (clock) (See voltage waveforms) | 0 |  | 5 | $\mu \mathrm{s}$ |
| Fall time of clock pulse, $\mathrm{t}_{\mathrm{f} \text { (clock) }}$ (See voltage waveforms) |  |  | 5 | $\mu \mathrm{s}$ |
| $\phi_{1}$ clock pulse width, $\mathrm{t}_{\mathrm{p}}(\phi 1)$ (See voltage waveforms) | $0.3{ }^{\dagger}$ |  | $10^{\dagger}$ | $\mu \mathrm{S}$ |
| $\phi_{2}$ clock pulse width, $\mathrm{t}_{\mathrm{p}}(\phi 2)$ (See voltage waveforms) | $0.4{ }^{\dagger}$ |  | $\infty \dagger$ | $\mu \mathrm{S}$ |
| Time interval from $\phi_{1}$ clock to $\phi_{2}$ clock input pulse, $\mathrm{t}_{\phi 12}$ (See voltage waveforms) | 0.01 |  | 10 | $\mu \mathrm{s}$ |
| Time interval from $\phi_{2}$ clock to $\phi_{1}$ clock input pulse, $\mathrm{t}_{\phi 21}$ (See voltage waveforms) | 0.01 |  | 10 | $\mu \mathrm{S}$ |
| Clock repetition rate | 0 |  | 1 | MHz |

NOTES: 2. These voltage values are with respect to network ground terminal, $\mathrm{V}_{\mathrm{SS}}$.
3. Setup time is the interval immediately preceeding the positive-going edge of the phase 1 clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
4. Hold time is the interval immediately following the positive-going edge of the phase $\mathbf{1}$ clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
5. The two clock pulses must never be simultaneously more than 3 volts more negative than $\mathrm{V}_{\mathrm{SS}}$.

[^0]
## TMS3000LR-dual 25-bit static shift register TMS3001LR-dual 32-bit static shift register

electrical characteristics over operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS ${ }^{\dagger}$ |  | MIN | TYP ${ }^{\ddagger}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIL | Logic 1 input current into data input | $\mathrm{V}_{1}=-20 \mathrm{~V}$ |  |  |  | 0.5 | $\mu \mathrm{A}$ |
| IIL( $\phi$ ) | Logic 1 input current into either clock input | $\mathrm{V}_{\phi}=-28 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{GG}}=0 \mathrm{~V}$ |  |  |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logic 0 output voltage | $\mathrm{I}^{1} \mathrm{O}=0 \mathrm{~mA}$ |  |  |  | -1 | V |
|  |  | $1 \mathrm{O}=-2.0 \mathrm{~mA}$ |  |  | -2.6 | -5 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Logic 1 output voltage | $\mathrm{I}^{\mathrm{O}}=0 \mathrm{~mA}$ |  | -12 |  |  | V |
|  |  | $10=1.0 \mathrm{~mA}$ |  | -11 | -11.6 |  | $\checkmark$ |
| $\mathrm{R}_{\mathrm{OH}}$ | Output resistance, logic 0 | $1_{0}=-2.0 \mathrm{~mA}$ |  |  |  | 2.5 | k $\Omega$ |
| $\mathrm{R}_{\mathrm{OL}}$ | Output resistance, logic 1 | $1 \mathrm{O}=1.0 \mathrm{~mA}$ |  |  |  | 3 | k $\Omega$ |
|  | Supply current from $V_{\text {DD }}$ terminal ${ }^{*}$ |  | TMS 3000 LR |  | -14 | -20 | mA |
|  |  |  | TMS 3001 LR |  | -16 | -24 | mA |
| ${ }^{\prime} \mathrm{GG}$ | Supply current from $\mathrm{V}_{\mathrm{GG}}$ terminal ${ }^{*}$ |  | TMS 3000 LR |  | -2 | -3.5 | mA |
|  |  |  | TMS 3001 LR |  | -2 | -3.5 | mA |
| $f_{\text {max }}$ | Maximum clock frequency |  |  | 1 |  |  | MHz |

$\dagger$ Unless otherwise noted, voltages are as shown in the nominal column of the recommended operating conditions (nominal operating voltages).
$\ddagger$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

* Current into a terminal is a positive value.
switching characteristics, $\mathrm{V}_{\mathrm{DD}}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-28 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{~m} \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pd0 }}$ | Propagation delay time to high level from $\phi_{2}$ clock to data output | See voltage waveforms |  |  | 325 | 475 | ns |
| $t_{\text {pd1 }}$ | Propagation delay time to low level from $\phi_{2}$ clock to data output | See voltage waveforms |  |  | 325 | 475 | ns |
| $C_{\text {in }}(\phi 1)$ | Capacitance of $\phi_{1}$ clock input | $\begin{aligned} & V_{1}=0 \mathrm{~V}, \\ & V_{1(\phi 2)}=0 \mathrm{~V}, \\ & f=1 \mathrm{MHz} \end{aligned}$ | TMS 3000 LR |  | 8 | 12 | pF |
|  |  |  | TMS 3001 LR |  | 11 | 15 | pF |
| $\mathrm{C}_{\text {in }}(\phi 2)$ | Capacitance of $\phi_{2}$ clock input * | $\begin{aligned} & V_{1}=0 \mathrm{~V} \\ & V_{1(\phi 1)}=0 \mathrm{~V} \\ & f=1 \mathrm{MHz} \end{aligned}$ | TMS 3000 LR |  | 15 | 20 | pF |
|  |  |  | TMS 3001 LR |  | 20 | 30 | pF |
| $\mathrm{C}_{\text {in }}$ | Capacitance of data input | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 | 7 | pF |

${ }^{*} \mathrm{C}_{\mathrm{in}(\phi 2)}$ includes the capacitance of the internal $\phi_{2}{ }^{\prime}$ clock.

# TMS3000LR-dual 25-bit static shift register TMS3001LR-dual 32-bit static shift register 

voltage waveforms


L LINE IS CONSIDERED SOLID WHEN RELATED TO DATA INPUT AND BROKEN BY
typical characteristics


# TMS3000LR-dual 25-bit static shift register TMS3001LR-dual 32-bit static shift register <br> typical characteristics (continued) 



## typical application data

1) MOS/TTL interface

With proper supply voltages, interfacing can be achieved with only three resistors. A typical MOS/ TTL interface is shown below.


An input pull-up resistor is required to provide the necessary input voltage swing. The value of this resistor ( $R$ ) depends on the actual circuit requirements - values as low as $1 \mathrm{k} \Omega$ can be used for high-speed operation while values as high as $15 \mathrm{k} \Omega$ can be used when low power consumption is important rather than high-speed.

## TMS3000LR-dual 25-bit static shift register TMS3001LR-dual 32-bit static shift register

At the output interface, the $9.1 \mathrm{k} \Omega$ resistor sinks the 1.6 mA of TTL-gate current when 0 volts is required on the TTL input. When 3 volts is required on the TTL input, the MOS output device supplies current from 14 volts, through the $3.9 \mathrm{k} \Omega$ resistor and the $9.1 \mathrm{k} \Omega$ resistor to -14 volts. The $3.9 \mathrm{k} \Omega$ resistor limits the voltage at the TTL gate input to 5 volts maximum.
2) Two-phase clock generator

expansion to single 50 - or 64-bit register


TMS3000LR-dual 25-bit static shift register TMS3001LR-dual 32-bit static shift register
schematic (each register)


# TMS3002LR - dual 50-bit shift register TMS3003LR -dual 100-bit shift register 

## FEATURING

- Static logic
- DC to 1 MHz operation
- Low power dissipation
- Push-pull output buffers
- TTL compatible
description

The TMS 3002 LR and TMS 3003 LR are dual static shift registers. Each device contains two d-c to 1 MHz shift registers with independent input and output terminais and common clocks and power. MOS thick oxide technology is used to fabricate cross coupled flip-flops for each register bit so that data can be stored indefinitely. The transistors in the device are the P-channel enhancement-mode type. All input leads have zener network protection and all outputs contain low output impedance non-inverting push-pull output buffers.

Two power supply levels and two clocks are required for operation with a third clock generated internally. Data is transferred into the register when the $\phi_{1}$ clock is pulsed to logic 1. Data is shifted when the $\phi_{1}$ clock is returned to logic 0 and the $\phi_{2}$ clock is pulsed to logic 1 . Output data appears on the logic 0 to logic 1 transition of the $\phi_{2}$ clock. For long term storage, the $\phi_{1}$ clock must be held at logic 0 and the $\phi_{2}$ clock at logic 1.
mechanical data and pin configuration
The package outline is the same as JEDEC TO-100 except for diameter of standoff.


## TMS3002LR - dual 50-bit shift register TMS3003LR - dual 100-bit shift register

## logic definition

Negative logic is assumed
a) Logic $1=$ most negative voltage
b) Logic $0=$ most positive voltage
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTE 1. These voltage values are with respect to network ground terminal, $\mathrm{V}_{\text {SS }}$.
recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage VDD | -12 | -14 | -15 | V |
| Supply voltage $\mathrm{V}_{\text {GG }}$ | -24 | -28 | -29 | V |
| Logic 0 data input voltage $\mathrm{V}_{\mathrm{i}}(0)$ (See Note 2) | 0.3 | 0 | -2 | V |
| Logic 1 data input voltage $\mathrm{V}_{\mathrm{i}}(1)$ (See Note 2) | -9 | -14 | -29 | V |
| Width of data pulse, $\mathrm{t}_{\mathrm{p} \text { (data) }}$ (See voltage waveforms) | $0.4 \dagger$ |  |  | $\mu \mathrm{s}$ |
| Data setup time, $\mathrm{t}_{\text {setup }}$ (See voltage waveforms and Note 3) | 100 |  |  | ns |
| Data hold time, thold (See voltage waveforms and Note 4) | 20 |  |  | ns |
| Logic 0 clock input voltage $\mathrm{V}_{\phi 0}$ (clock) (See Notes 2 and 5) | 0.3 | 0 | -2 | V |
| Logic 1 clock input voltage $\mathrm{V}_{\phi 1}$ (clock) (See Notes 2 and 5) | -24 | -28 | -29 | V |
| Rise time of clock pulse, $\mathrm{tr}_{\text {(clock }}$ ( (See voltage waveforms) |  | 0 | 5 | $\mu \mathrm{s}$ |
| Fall time of clock pulse, $\mathrm{t}_{\text {f }}$ (clock) (See voltage waveforms) |  |  | 5 | $\mu \mathrm{s}$ |
| $\phi_{1}$ clock pulse width, $\mathrm{t}_{\mathrm{p}(\phi 1)}$ (See voltage waveforms) | $0.3 \dagger$ |  | 10† | $\mu \mathrm{s}$ |
| $\phi_{2}$ clock pulse width, $\mathrm{t}_{\mathrm{p}(\phi 2)}$ (See voltage waveforms) | $0.4 \dagger$ |  | $\infty \dagger$ | $\mu \mathrm{S}$ |
| Time interval from $\phi_{1}$ clock to $\phi_{2}$ clock input pulse, $\mathrm{t}_{\phi} 12$ (See voltage waveforms) | 0.01 |  | 10 | $\mu \mathrm{S}$ |
| Time interval from $\psi_{2}$ clock to $\phi_{1}$ clock input pulse, $\mathrm{t}_{\phi 21}$ (See voltage waveforms) | 0.01 |  | 10 | $\mu \mathrm{s}$ |
| Clock repetition rate | 0 |  | 1 | MHz |

NOTES: 2. These voltage values are with respect to network ground terminal, $V_{\text {SS }}$
3. Setup time is the interval immediately preceeding the positive-going edge of the phase 1 clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
4. Hold time is the interval immediately following the positive-going edge of the phase 1 clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
5. The two clock pulses must never be simultaneously more than 3 volts more negative than $\mathrm{V}_{\mathrm{SS}}$.

[^1]
# TMS3002LR - dual 50-bit shift register TMS3003LR -dual 100-bit shift register 

## electrical characteristics over operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS ${ }^{\dagger}$ | MIN | TYP ${ }^{\ddagger}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIL | Logic 1 input current into data input | $\mathrm{V}_{1}=-20 \mathrm{~V}$ |  |  | 0.5 | $\mu \mathrm{A}$ |
| IIL $(\phi)$ | Logic 0 input current into either clock input | $\mathrm{V}_{1}=-28 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{GG}}=0 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| VOH | Logic 0 output voltage | $\mathrm{I}^{\circ} \mathrm{O}=0 \mathrm{~mA}$ |  |  | -1 | V |
|  |  | $\mathrm{I}_{0}=-2.0 \mathrm{~mA}$ |  | -2.6 | -5 | V |
| $\mathrm{VOL}_{\text {OL }}$ | Logic 1 output voltage | $\mathrm{I}^{1} \mathrm{O}=0 \mathrm{~mA}$ | -12 |  |  | V |
|  |  | $1 \mathrm{O}=1.0 \mathrm{~mA}$ | -11 | -11.6 |  | V |
| $\mathrm{R}_{\mathrm{OH}}$ | Output resistance, logic 0 | $\mathrm{I}_{0}=-2.0 \mathrm{~mA}$ |  |  | 2.5 | $\mathrm{k} \Omega$ |
| ROL | Output resistance, logic 1 | $1 \mathrm{O}=1.0 \mathrm{~mA}$ |  |  | 3 | $\mathrm{k} \Omega$ |
| ${ }^{\text {I D D }}$ | Supply current from $\mathrm{V}_{\text {DD }}$ terminal $\oint$ | TMS 3002 LR |  | -8.5 | -15 | mA |
|  |  | TMS 3003 LR |  | -16 | -26 | mA |
| ${ }^{\prime} \mathrm{GG}$ | Supply current from $\mathrm{V}_{\mathrm{GG}}$ terminal $\oint$ | TMS 3002 LR |  | -2 | -3 | mA |
|  |  | TMS 3003 LR |  | -2 | -3 | mA |
| $\mathrm{f}_{\text {max }}$ | Maximum clock frequency |  | 1 |  |  | MHz |

$\dagger$ Unless otherwise noted, voltages are as shown in the nominal column of the recommended operating conditions (nominal operating voltages).
$\ddagger$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\oint$ Current into a terminal is a positive value.
switching characteristics, $\mathrm{V}_{\mathrm{DD}}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-28 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{~m} \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ pdo | Propagation delay time to high level from $\phi_{2}$ clock to data output | See voltage waveforms |  |  | 250 | 400 | ns |
| ${ }_{\text {t }}^{\text {pd1 }}$ | Propagation delay time to low level from $\phi_{2}$ clock | See voltage waveforms |  |  | 250 | 350 | ns |
| $\mathrm{C}_{\mathrm{in}(\phi) 1}$ | Capacitance of $\phi_{1}$ clock input | $\begin{aligned} & V_{1}=0 \mathrm{~V}, \\ & V_{1(\phi 2)}=0 \mathrm{~V}, \\ & f=1 \mathrm{MHz} \end{aligned}$ | TMS 3002 LR |  | 18 | 23 | pF |
|  |  |  | TMS 3003 LR |  | 28 | 33 | pF |
| $C_{i n}(\phi 2)$ | Capacitance of $\phi_{2}$ clock input ${ }^{*}$ | $\begin{aligned} & V_{1}=0 \mathrm{~V}, \\ & V_{1(\phi 1)}=0 \mathrm{~V}, \\ & f=1 \mathrm{MHz} \end{aligned}$ | TMS 3002 LR |  | 30 | 35 | pF |
|  |  |  | TMS 3003 LR |  | 53 | 60 | pF |
| $\mathrm{c}_{\mathrm{in}}$ | Capacitance of data input | $\mathrm{V}_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 | 7 | pF |

$C_{i n(\phi 2)}$ includes the capacitance of the internal $\phi_{2}^{\prime}$ clock.

## TMS3002LR - dual 50-bit shift register TMS3003LR -dual 100-bit shift register

voltage waveforms

typical characteristics



# TMS3002LR - dual 50-bit shift register TMS3003LR -dual 100-bit shift register 

typical characteristics (continued)

LOGIC 0 OUTPUT VOLTAGE
vs


SUPPLY CURRENT (PER BIT) FROM VDD SUPPLY


SUPPLY CURRENT FROM VGG SUPPLY
vs
FREE-AIR TEMPERATURE


LOGIC 1 OUTPUT VOLTAGE
vs
FREE AIR TEMPERATURE


SUPPLY CURRENT (PER BIT)
FROM VDD SUPPLY
vs


MINIMUM CLOCK PULSE WIDTH
vs
FREE-AIR TEMPERATURE


## TMS3002LR - dual 50-bit shift register TMS3003LR -dual 100-bit shift register

typical application data

1) MOS/TTL interface

With proper supply voltages, interfacing can be achieved with only three resistors. A typical MOS/TTL interface is shown below.


An input pull-up resistor is required to provide the necessary input voltage swing. The value of this resistor (R) depends on the actual circuit requirements - values as low as $1 \mathrm{k} \Omega$ can be used for high-speed operation while values as high as $15 \mathrm{k} \Omega$ can be used when low power consumption is important rather than high-speed.

At the output interface, the $9.1 \mathrm{k} \Omega$ resistor sinks the 1.6 mA of TTL-gate current when 0 volts is required on the TTL input. When 3 volts is required on the TTL input, the MOS output device supplies current from 14 volts, through the $3.9 \mathrm{k} \Omega$ resistor and the $9.1 \mathrm{k} \Omega$ resistor to -14 volts. The $3.9 \mathrm{k} \Omega$ resistor limits the voltage at the TTL gate input to 5 volts maximum.
2) Two-phase clock generator


# TMS3002LR - dual 50-bit shift register TMS3003LR - dual 100-bit shift register 

expansion to single 100 - or 200 -bit register

schematic (each register)


## TMS3012JR - dual 128-bit accumulator TMS3028LR - dual 128-bit shift register

preliminary information

## FEATURING

- 256 bits of storage
- Single clock phase
- Static logic
- TTL compatible
- DC to 1 MHz operation
- Push-pull output buffers
- 16-Pin hermetic ceramic dual-in-line package (TMS 3012 JR)
- Recirculating control logic (TMS 3012 JR)


## description

The TMS 3012 JR consists of two separate 128-bit static shift registers with independent input and output terminals and logic, within the circuit, for loading and recirculating information. Two power supplies and one external clock are required for operation. Three clocks are generated internally. Cross-coupled flip-flops are used to implement each bit of delay and enable data to be stored indefinitely between two clock pulses. The entire device is constructed on a single monolithic chip using thick-oxide techniques and MOS P-channel enhancement-mode transistors.

The TMS 3028 LR is identical to the TMS 3012 JR except for the fact that recirculate logic is not included on the chip and that the device is mounted in a TO-100 package instead of a ceramic dual-inline package.

## operation

Transferring data into the register and shifting the data in the register are accomplished when the $\phi_{I N}$ clock is at a logic 1 ; for long-term data storage, the $\phi_{\text {IN }}$ clock must be held at logic 0 . Output appears on the positive-going edge of the $\phi_{I N}$ clock pulse.
logic definition

Negative logic is assumed
a) Logic $1=$ most negative voltage
b) Logic $0=$ most positive voltage

# TMS3012JR-dual 128-bit accumulator TMS3028LR-dual 128-bit shift register 

functional diagram and pin breakout

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


* These voltage values are with respect to substrate terminal.
recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage $\mathrm{V}_{\text {DD }}$ | -13 | -14 | -15 | V |
| Supply voltage $\mathrm{V}_{\mathrm{GG}}$ | -27 | -28 | -29 | V |
| Width of data pulse, t (data) (See voltage waveforms) | 0.4 |  | 10 | $\mu \mathrm{s}$ |
| Width of clock pulses: $t_{p}$ (Logic 1) | 0.3 |  | $\infty$ | $\mu \mathrm{s}$ |
| $t_{p}$ (Logic 0) | 0.6 |  | 5 | $\mu \mathrm{s}$ |
| Rise time of clock pulse, $\mathrm{tr}_{\mathrm{r}}$ (clock) (See voltage waveforms) |  |  | 5 | $\mu \mathrm{s}$ |
| Fall time of clock pulse, $\mathrm{t}_{\mathrm{f}}$ (clock) (See voltage waveforms) |  |  | 1 | $\mu \mathrm{s}$ |
| Clock repetition rate | 0 |  | 1 | MHz |

- CONTINUED -


## TMS3012JR - dual 128-bit accumulator TMS3028LR - dual 128-bit shift register

## recommended operating conditions (continued)

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {in(1) }}{ }^{*}$ Data/Recirculate Control Logic 1 voltage | -9 | -14 | -15 | V |
| $\mathrm{V}_{\text {in }}(0)^{*} \quad$ Data/Recirculate Control Logic 0 voltage | 0 | 0 | -2 | V |
| $\mathrm{V}_{\text {in }}(1) \phi^{*} \quad$ Logic 1 clock input voltage | -9 | -14 | -15 | V |
| $\mathrm{V}_{\text {in }}(0) \phi^{*} \quad$ Logic 0 clock input voltage | 0 | 0 | -2 | V |
| Data change time before clock change to 0 ( $\mathrm{t}_{\mathrm{db}}$ ) | 0.2 |  |  | $\mu \mathrm{S}$ |
| Data change time after clock change to 0 ( $\mathrm{t}_{\text {da }}$ ) | 0.2 |  |  | $\mu \mathrm{s}$ |
| Recirculate control change time before clock change to 0 ( $\mathrm{trb}^{\text {) ( }}$ (See Note 2) | 0.3 |  |  | $\mu \mathrm{s}$ |
| Recirculate control change time after clock change to 0 ( $\mathrm{tra}_{\text {a }}$ ) (See Note 2) | 0.3 |  |  | $\mu \mathrm{S}$ |

NOTES: 1. All voltages are with respect to $\mathrm{V}_{\text {SS }}$.
2. TMS 3012 JR only.

To ensure correct data loading, the input should reach the desired level at least time $t_{d b}$ before the clock goes to logic 0 , and should remain at that level for a time $t_{d a}$ after the clock has changed to 0 . Similarly, the recirculate control input should not change state for a period $t_{r b}$ before and $t_{r a}$ after the clock change from logic 1 to logic 0.
electrical characteristics at nominal operating conditions and $25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS ${ }^{\dagger}$ | MIN | TYP ${ }^{( }$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {out (1) }}$ | Logic 1 output voltage | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{SS}}$ | -11 | $-13$ |  | $V$ |
| $V_{\text {out (0) }}$ | Logic 0 output voltage | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{SS}}$ |  | -0.3 | -1 | V |
| $1 \mathrm{in}(1)$ | Data input, leakage current | $\mathrm{V}_{\text {in }}=-20 \mathrm{~V}$ |  |  | -0.5 | $\mu \mathrm{A}$ |
| $I_{\text {in(1) } \phi}$ | Clock input, leakage current | $\mathrm{V}_{\mathrm{in} \phi}=-20 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{GG}}=0$ |  |  | 0.5 | $\mu \mathrm{A}$ |
| $\mathrm{Z}_{\text {out }}$ | Output impedance to ground | $\mathrm{V}_{\text {out }}=0$ to -1 V |  | 0.7 | 1.5 | k $\Omega$ |
| IDD | Supply current into $\mathrm{V}_{\text {DD }}$ terminal | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{GG}}=-29 \mathrm{~V}$ |  | -23 | -30 | mA |
| ${ }^{\prime} \mathrm{GG}$ | Supply current into $\mathrm{V}_{\mathrm{GG}}$ terminal | $\mathrm{V}_{\mathrm{DD}}=-15 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{GG}}=-29 \mathrm{~V}$ |  | -3 | -5.5 | mA |

$\dagger$ Unless otherwise noted, $R_{L}=10 \mathrm{k} \Omega$, and $C_{L}=10 \mathrm{pF}$.
$\ddagger$ All other pins are at $V_{\text {SS }}$
dynamic electrical characteristics, $\mathrm{V}_{\mathrm{DD}}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-28 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pd1 }}$ | Propagation delay time to logic 1 <br> level from clock $\phi$ to data output | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ to ground, $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 500 | 700 | ns |
| $t_{\text {pd0 }}$ | Propgation delay time to logic 0 <br> level from clock $\phi$ to data output | $R_{L}=10 \mathrm{k} \Omega$ to ground, $C_{L}=10 \mathrm{pF}$ |  | 400 | 600 | ns |
| $\mathrm{C}_{\text {in }}$ | Capacitance of data input | $V_{\text {in }}=0, f=1 \mathrm{MHz}, \mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 3 | 5 | pF |
| $\mathrm{C}_{\mathrm{in} \phi}$ | Capacitance of clock input | $\mathrm{V}_{\text {in } \phi}=0, \mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 5 | 7 | pF |

## TMS3012JR - dual 128-bit accumulator <br> TMS3028LR - dual 128-bit shift register

voltage waveforms (TMS 3012 LR only)


TIMES ARE MEASURED AT 10\% AND 90\% VALUES OF THE WORST CASE LOGIC 1 AND LOGIC 0 LEVELS.
interface circuits
a) TTL/DTL

b) MOS

No external components are required.

# TMS3012JR - dual 128-bit accumulator <br> TMS3028LR - dual 128-bit shift register 

## mechanical data

The TMS 3012 JR is mounted in a 16-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.300 -inch centers.
A. The true-position pin spacing is 0.100 between centerlines. Each pin centerline is located within $\pm 0.010$ of its true longitudinal position relative to pins (1) and (16.)
B. All dimensions are in inches.


| PIN NO. | FUNCTION |
| :---: | :--- |
| 1 | No connection |
| 2 | Input A |
| 3 | Recirculate Input A |
| 4 | Recirculate Control A |
| 5 | Output A |
| 6 | VDD |
| 7 | VSS $_{\text {SS }}$ |
| 8 | No connection |

PIN NO.
9
10
11
12
13
14
15
16

FUNCTION
Clock $\phi$
No connection
$V_{G G}$
Output B
Recirculate Control B
Recirculate Input B
Input B
No connection

The TMS 3028 LR package outline is same as JEDEC TO-100 except for diameter of standoff.


## FEATURING

- Static logic
- DC to 1 MHz operation
- Low power dissipation
- Push-pull output buffers
- TTL compatible


## description

The TMS 3016 LR is a dual static shift register. This device contains two d-c to 1 MHz shift registers with independent input and output terminals and common clocks and power. MOS thick-oxide technology is used to fabricate cross-coupled flip-flops for each register bit so that data can be stored indefinitely. The transistors in the device are the P -channef enhancement-mode type. All input leads have zener network protection and all outputs contain low output impedance, non-inverting push-pull output buffers.

Two power supply levels and two clocks are required for operation with a third clock generated internally. Data is transferred into the register when the $\phi_{1}$ clock is pulsed to logic 1 . Data is shifted when the $\phi_{1}$ clock is returned to logic 0 and the $\phi_{2}$ clock is pulsed to logic 1 . Output data appears on the logic 0 to logic 1 transition of the $\phi_{2}$ clock. For long term storage, the $\phi_{1}$ clock must be held at a logic 0 and the $\phi_{2}$ clock at a logic 1 .
mechanical data and pin configuration
The package outline is the same as JEDEC TO-100 except for diameter of standoff.


## TMS3016LR

## dual 16-bit static shift register

## logic definition

Negative logic is assumed
a) Logic $1=$ most negative voltage
b) Logic $0=$ most positive voltage

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)



NOTE 1. These voltage values are with respect to network ground terminal, $\mathrm{V}_{\text {SS }}$.
recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage $\mathrm{V}_{\text {DD }}$ | -12 | -14 | -15 | V |
| Supply voltage $\mathrm{V}_{\mathrm{GG}}$ | -24 | -28 | -29 | V |
| Logic 0 data input voltage $\mathrm{V}_{\mathrm{i}}(0)$ (See Note 2) | 0.3 | 0 | -2 | V |
| Logic 1 data input voltage $\mathrm{V}_{\mathrm{i}}(1)$ (See Notes 2) | -9 | -14 | -29 | V |
| Width of data pulse, $\mathrm{t}_{\text {pldata) }}$ (See voltage waveforms) | $0.4{ }^{\dagger}$ |  |  | $\mu \mathrm{s}$ |
| Data setup time, $\mathrm{t}_{\text {setup }}$ (See voltage waveforms and Note 3) | 100 |  |  | ns |
| Data hold time, thold (See voltage waveforms and Note 4) | 20 |  |  | ns |
| Logic 0 clock input voltage $\mathrm{V}_{\phi} \mathrm{O}$ (clock) (See Notes 2 and 5) | 0.3 | 0 | -2 | V |
| Logic 1 clock input voltage $\mathrm{V}_{\phi 1} 1$ (clock) (See Notes 2 and 5) | -24 | -28 | -29 | V |
| Rise time of clock pulse, $\mathrm{t}_{\text {r }}$ (clock) (See voltage waveforms) |  | 0 | 5 | $\mu \mathrm{s}$ |
| Fall time of clock pulse, $\mathrm{t}_{\mathrm{f}}$ (clock) (See voltage waveforms) |  |  | 5 | $\mu \mathrm{s}$ |
| $\phi_{1}$ clock puise width, $\mathrm{t}_{\mathrm{p}(\phi 1)}$ (See voltage waveforms) | $0.3{ }^{\dagger}$ |  | $10^{\dagger}$ | $\mu \mathrm{S}$ |
| $\phi_{2}$ clock pulse width, $\mathrm{t}_{\mathrm{p}(\phi 2)}$ (See voltage waveforms) | $0.4{ }^{\dagger}$ |  | $\infty \dagger$ | $\mu \mathrm{S}$ |
| Time interval from $\phi_{1}$ clock to $\phi_{2}$ clock input pulse, ${ }_{\phi 12}$ (See voltage waveforms) | 0.01 |  | 10 | $\mu \mathrm{S}$ |
| Time interval from $\phi_{2}$ clock to $\phi_{1}$ clock input pulse, ${ }_{\phi} 21$ (See voltage waveforms) | 0.01 |  | 10 | $\mu \mathrm{S}$ |
| Clock repetition rate | 0 |  | 1 | MHz |

NOTES: 2. These voltage values are with respect to network ground terminal, $\mathrm{V}_{\mathrm{SS}}$.
3. Setup time is the interval immediately preceeding the positive-going edge of the phase 1 clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
4. Hold time is the interval immediately following the positive-going edge of the phase 1 clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
5. The two clock pulses must never be simultaneously more than 3 volts more negative than $\mathrm{V}_{\mathrm{SS}}$.
$t$ These values are at $V_{D D}=-14 \mathrm{~V}, V_{G G}=-28 \mathrm{~V}$, and $T_{A}=25^{\circ} \mathrm{C}$.
electrical characteristics over operating free-air temperature range (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP ${ }^{\ddagger}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIL | Logic 1 input current into data input | $V_{1}=-29 \mathrm{~V}$ |  |  | 0.5 | $\mu \mathrm{A}$ |
| IIL ( $\phi$ ) | Logic 0 input current into either clock input | $\mathrm{V}_{\phi}=-29 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{GG}}=0 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Logic 0 output voltage | $\mathrm{I}^{\mathrm{O}}=0 \mathrm{~mA}$ |  |  | -1 | V |
|  |  | $\mathrm{I}^{\circ} \mathrm{O}=-2.0 \mathrm{~mA}$ |  | $-2.6$ | -5 | V |
| $\mathrm{V}_{\text {OL }}$ | Logic 1 output voltage | $\mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}$ | $-12$ |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{O}}=1.0 \mathrm{~mA}$ | -11 | -11.6 |  | V |
| $\mathrm{R}_{\mathrm{OH}}$ | Output resistance, logic 0 | $\mathrm{I}^{\circ} \mathrm{O}=-2.0 \mathrm{~mA}$ |  |  | 2.5 | $k \Omega$ |
| $\mathrm{ROL}_{\mathrm{OL}}$ | Output resistance, logic 1 | $10=-1.0 \mathrm{~mA}$ |  |  | 3 | $k \Omega$ |
| IDD | Supply current from VDD ${ }^{\text {terminal* }}$ |  |  | -8 | -12 | mA |
| ${ }^{\prime} \mathrm{GG}$ | Supply current from $\mathrm{V}_{\mathrm{GG}}$ terminal* |  |  | -16 | -25 | mA |
| $f_{\text {max }}$ | Maximum clock frequency |  | 1 |  |  | MHz |

$\dagger$ Unless otherwise noted, voltages are as shown in the nominal column of the recommended operating conditions (nominal operating voltages).
$\ddagger$ All typical values are at $T_{A}=25^{\circ} \mathrm{C}$.

* Current into a terminal is a positive value.
switching characteristics, $\mathrm{V}_{\mathrm{DD}}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-28 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{~m} \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{T}_{\mathrm{A}} \doteq 25^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation delay time to high level from $\phi_{2}$ <br> ${ }^{t}$ pdO <br> clock to data output | See voltage waveforms |  | 250 | 400 | ns |
| Propagation delay time to low level from $\phi_{2}$ <br> ${ }^{t} \mathrm{pd} 1$ <br> clock to data output | See voltage waveforms |  | 250 | 350 | ns |
| $\mathrm{C}_{\mathrm{in}(\phi 1)}$ Capacitance of $\phi_{1}$ clock input | $\begin{aligned} & V_{1}=0 \mathrm{~V}, \quad V_{1(\phi 2)}=0 \mathrm{~V} \\ & f=1 \mathrm{MHz} \end{aligned}$ |  | 6 | 10 | pF |
| $\mathrm{C}_{\mathrm{in}(\phi 2)}$ Capacitance of $\phi_{2}$ clock input* | $\begin{aligned} & V_{1}=0 \mathrm{~V}, \quad V_{1(\phi 1)}=0 \mathrm{~V}, \\ & f=1 \mathrm{MHz} \end{aligned}$ |  | 15 | 20 | pF |
| $\mathrm{C}_{\text {in }} \quad$ Capacitance of data input | $\mathrm{V}_{1}=0, \quad f=1 \mathrm{MHz}$ |  | 2 | 14 | pF |

${ }^{*} C_{i n}(\phi 2)$ includes the capacitance of the internal $\phi_{2}$ clock.

## TMS3016LR

dual 16-bit static shift register
voltage waveforms

typical characteristics


## TMS3016LR <br> dual 16-bit static shift register

## typical applications data

## 1) MOS/TTL interface

With proper supply voltages, interfacing can be achieved with only three resistors. A typical MOS/TTL interface is shown below.


An input pull-up resistor is required to provide the necessary input voltage swing. The value of this resistor ( R ) depends on the actual circuit requirements - values as low as $1 \mathrm{k} \Omega$ can be used for high-speed operation while values as high as $15 \mathrm{k} \Omega$ can be used when low power consumption is important rather than high-speed.

At the output interface, the $9.1 \mathrm{k} \Omega$ resistor sinks the 1.6 mA of TTL-gate current when 0 volts is required on the TTL input. When 3 volts is required on the TTL input, the MOS output device supplies current from 14 volts, through the $3.9 \mathrm{k} \Omega$ resistor and the $9.1 \mathrm{k} \Omega$ resistor to -14 volts. The $3.9 \mathrm{k} \Omega$ resistor limits the voltage at the TTL gate input to 5 volts maximum.

## 2) Two-phase clock generator



## dual 16-bit static shift register

expansion to single 32 register

schematic (each register)


# 6-bit serial in parallel out static shift register 

preliminary information

## FEATURING

- Static operation
- Single clock
- Single power supply
- TTL compatible
- Complementary parallel outputs
- Single ended output buffers
- 16-pin ceramic dual-in-line packages


## description

The TMS 3026 JC is a 6-bit serial-input parallel-output static shift register, constructed on a single monolithic chip with MOS p-channel enhancement-mode transistors. Both true and complement are available at the parallel outputs. Each output has an unclocked single-ended output buffer. The output level is determined by different external load resistors and load power supply. One power supply, one clock, and ground are required for operation. Cross-coupled flip-flops are used to implement each bit of delay, enabling data to be stored indefinitely when the clock is grounded.

## lugic definition

Negative logic is assumed:
a) Logic $1=$ most negative voltage
b) Logic $0=$ most positive voltage
operation

Both transferring data into the register and shifting the data in the register are accomplished when the clock is at a logical 1. For long-term data storage, the clock must be held at logical 0 . Output data appears on the positive-going edge of the clock pulse.

## TMS3026JC

## 6-bit serial in parallel out static shift register

## functional diagram and pin configuration


absolute maximum ratings (over operating free-air temperature range unless otherwise noted)
Supply voltage $\mathrm{V}_{\mathrm{DD}}$ range (See note) . . . . . . . . . . . . . . . . . . . . -30 V to 0.3 V
Clock and data input voltage ranges (See note)

NOTE: These voltage values are with respect to network $V_{\text {SS }}$ terminal.
recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Logical 1 data input voltage $\mathrm{V}_{\text {in }}(1)$ | -10 | -12 | -29 | V |
| Logic 0 data input voltage $\mathrm{V}_{\text {in }}(0)$ | +0.3 | 0 | -3 | V |
| Logic 1 clock input voltage $\mathrm{V}_{\text {in }}(1) \phi$ | $-10$ | -12 | -29 | V |
| Logic 0 clock input voltage $\mathrm{V}_{\text {in }}(0) \phi$ | +0.3 | 0 | -3 | V |
| Width of data pulse, $t_{p}$ (data) ( ${ }^{\text {See Voltage Waveforms) }}$ | 1 |  |  | $\mu \mathrm{s}$ |
| Rise time of clock pulse, $\mathrm{tr}_{\text {(clock) }}$ (See Voltage Waveforms) |  |  | 50 | $\mu \mathrm{s}$ |
| Fall time of clock pulse, $\mathrm{t}_{\mathrm{f}}$ (clock) (See Voltage Waveforms) |  |  | 50 | $\mu \mathrm{s}$ |
| Clock repetition rate | 0 |  | 0.25 | MHz |
| Width of clock pulses, $\mathrm{t}_{\text {p }}$ (clock $\phi$ ) (See Voltage Waveforms) | 1 |  |  | $\mu \mathrm{s}$ |
| Supply voltage $\mathrm{V}_{\text {DD }}$ | -23 | -24 | -29 | V |

## 6-bit serial in parallel out static shift register

electrical characteristics (at nominal operating conditions and $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {out (1) }}$ | Logic 1 output voltage (Note 1) |  |  | 24 |  | V |
| $V_{\text {out (0) }}$ | Logic 0 output voltage | $\mathrm{l}_{\text {out }}=1 \mathrm{~mA}$ |  | 0.7 | 1.2 | V |
| $\mathrm{V}_{\text {out (0) }}$ | Logic 0 output voltage | $\mathrm{I}_{\text {out }}=2 \mathrm{~mA}$ |  | 2 | 4 | V |
| $\mathrm{I}_{\text {in }}$ | Input leakage current | $\mathrm{V}_{\text {in }}=-29 \mathrm{~V}$ |  |  | 0.5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {in }(\phi)}$ | Clock leakage current | $\mathrm{V}_{\mathrm{in} \phi}=-29 \mathrm{~V}$ |  |  | 0.5 | $\mu \mathrm{A}$ |
| IDD | Supply current |  |  | 1.2 | 2.0 | mA |
| $f$ | Operating frequency |  | 0 |  | 0.250 | KHz |

NOTE 1: For a logic 1 the MOS single-ended buffer is "off" and the output voltage is determined by the external load resistor and power supply voltage.
dynamic electrical characteristics (at nominal operating conditions and $25^{\circ} \mathrm{C}$ unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }}$ pd1 | Propagation delay time to logic 1 level from clock $\phi$ to data output | See Voltage Waveforms |  | 2 | 4 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ pd0 | Propagation delay time to logic 0 <br> level from clock $\phi$ to data output | See Voltage Waveforms |  | 1 | 2 | $\mu \mathrm{s}$ |
| $\mathrm{c}_{\text {in }}$ | Capacitance of data input | $\begin{array}{ll} V_{\text {in }}=0, & T_{A}=25^{\circ} \mathrm{C} \\ f=1 \mathrm{MHz} & \end{array}$ |  | 3.0 | 5.0 | pF |
| $\mathrm{C}_{\text {in } \phi}$ | Capacitance of the clock input | $\begin{array}{ll} V_{\text {in } \phi}=0, & T_{A}=25^{\circ} \mathrm{C}, \\ \mathrm{f}=1 \mathrm{MHz} & \end{array}$ |  | 3.0 | 5.0 | pF |

voltage waveforms


The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change

## TMS3026JC

## 6-bit serial in parallel out static shift register

## mechanical data

The TMS 3026 JC is mounted in a 16 -lead, hermetically sealed, dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is intended for insertion in $0.024 \pm$ 0.002 -inch-diameter mounting holes, which are spaced 0.300 inches between row centerlines.

interface
a) MOS interface

b) TTL interface


## FEATURING

- DC to 2.5 MHz operation
- Low power dissipation
- Direct interface with DTL/TTL
- Static operation
- Push-pull output buffer
- Low threshold technology
description
The TMS 3101 LC contains two 100-bit static shift registers constructed on a single monolithic chip, using thick-oxide techniques and P-channel enhancement mode transistors. Each register has independent input and output terminals, common clocks and power, and can operate from dc to 2.5 MHz . The inputs, which are zener protected, can be driven directly from DTL/TTL levels, and the register outputs can drive DTL/TTL circuits without the addition of external components.


## logic definition

a) Logic $1=$ most positive $(\mathrm{HIGH})$ voltage
b) Logic $0=$ most negative (LOW) voltage

## operation

Cross-coupled flip-flops are used to implement each register bit and permit data to be stored indefinitely between clock pulses. Two external clock pulses are required for operation. Data is transferred into the register when clock pulse $\phi_{1}$ is at a Low level. Data is shifted when clock pulse $\phi_{1}$ is returned to a High level and clock pulse $\phi_{2}$ is pulsed to a Low level. Output data appears on the High-to-Low transition of clock pulse $\phi_{2}$. For long-term storage, clock pulse $\phi_{1}$ must be held at a High level and clock pulse $\phi_{2}$ at a Low level.

## functional block diagram and pin configuration



## TMS3101LC

## dual 100-bit static shift register

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTE 1. These voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$ (substrate).
recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  |  |  |  |
| Substrate supply $\mathrm{V}_{\text {SS }}$ | +4.75 | +5 | +5.25 | v |
| Drain supply $V_{\text {DD }}$ | 0 | 0 | 0 | $v$ |
| Gate supply $\mathrm{V}_{\mathrm{GG}}$ | -13 | -12 | -11 | v |
| Logic Levels (Note 2) |  |  |  |  |
| Input High level $\mathrm{V}_{1 \mathrm{H}}$ | +3.5 |  | +5.25 | v |
| Input Low level $\mathrm{V}_{1}$ | -13 |  | 0.8 | V |
| Clock Voltage Levels |  |  |  |  |
| Clock High level $\mathrm{V}_{\phi} \mathrm{H}$ | +3 |  | +5.25 | v |
| Clock Low level $\mathrm{V}_{\phi} \mathrm{L}$ | -13 | -12 | -11 | v |
| Pulse Timing |  |  |  |  |
| Clock pulse transition $\operatorname{tr}_{\boldsymbol{r}}, \mathrm{t}_{\boldsymbol{f} \phi}$ |  |  | 3 | $\mu \mathrm{s}$ |
| Clock pulse width 1 (See waveforms) $\mathrm{PW}_{\phi} 1$ | 0.150 |  | 10 | $\mu \mathrm{s}$ |
| Clock pulse width $2 \mathrm{PW}_{\phi 2}$ | 0.150 |  | $\infty$ | $\mu \mathrm{s}$ |
| Pulse spacing |  |  |  |  |
| Clock delay ${ }^{\text {t }}$ ¢ 12 |  |  | 10 | $\mu \mathrm{s}$ |
| Clock delay ${ }^{\text {t }}$ ¢ 21 |  |  | 10 | $\mu \mathrm{s}$ |
| Data setup tDS | 150 |  |  | ns |
| Data hold tDH | 10 |  |  | ns |
| Pulse overlap |  |  |  |  |
| Clock (See Note 2) |  |  |  | ns |
| Pulse Repetition Rate PRR |  |  |  |  |
| Data (See Note 3) | 0 |  | 2.5 | MHz |
| Clock (See Note 3) | 0 |  | 2.5 | MHz |

NOTES: 2. Both clocks should not be simultaneously more than 2 V below $\mathrm{V}_{\mathrm{SS}}$.
3. $C_{L}=10 \mathrm{pF}$, one TTL load.

# TMS3101LC <br> dual 100-bit static shift register 

static electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IIL Input current | $V_{1}=0 \mathrm{~V}, \quad V_{\text {SS }}=+5 \mathrm{~V}$ |  |  | 500 | nA |
| $\mathrm{I}_{\phi} \mathrm{L} \quad$ Clock current | $\mathrm{V}_{1}=-12 \mathrm{~V}, \quad \mathrm{~V}_{\text {SS }}=+5 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| Output Voltage Levels <br> VOL Output LOW level <br> $\mathrm{V}_{\mathrm{OH}} \quad$ Output HIGH level <br> VOL Output LOW level <br> $\mathrm{V}_{\mathrm{OH}} \quad$ Output HIGH level | (See Note 4) 1 TTL load <br> (See Note 4) 1 TTL load <br> (See Note 4) MOS load (3101) <br> (See Note 4) MOS load (3101) | $\begin{array}{r} +3.0 \\ 3.6 \end{array}$ | +3.5 | $+0: 4$ $+0.4$ | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| Output Current IOSC Short circuit |  |  |  |  | mA |
| Power Supply Current Drain | $\mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{OH}}$ (See Note 5) <br> See Note 6 <br> $\mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{OH}}($ See Note 5) |  | 16 $\begin{aligned} & -16 \\ & 270 \end{aligned}$ | $\begin{array}{r} 20 \\ 0.5 \\ -20 \\ 360 \end{array}$ | mA <br> mA <br> mA <br> mW |

NOTES: 4. For final test purposes, a worst-case TTL load is simulated by a load of $2.7 \mathrm{k} \Omega$ and 20 pF . A worst-case MOS load is simulated by a load of $20 \mathrm{k} \Omega$ and 20 pF . All loads are connected between output and $\mathrm{V}_{\mathrm{SS}}$.
5. The device uses saturated logic. The current sourced by the 5 V power supply is sunk by the -12 V power supply.
6. Does not include output stage load or transient current. In the MOS load mode, the current will consist of transients due to capacitor discharge and/or leakage current. In the TTL load mode the current is the current sunk by the TTL (up to 1.6 mA).
dynamic electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Logic Delay |  |  |  |  |  |  |
| ${ }^{\text {tDLH }}{ }_{1}$ Output LOW Level | $C_{L}=10 \mathrm{pF}$, | TTL gate load |  | 50 | 75 | ns |
| ${ }^{\text {t }}$ HL1 Output HIGH Level | $C_{L}=10 \mathrm{pF}$, | TTL gate load |  | 100 | 125 | ns |
| ${ }^{\text {toLH }}{ }_{2}$ Output HIGH Level | $C_{L}=10 \mathrm{pF}$, | MOS load |  | 60 | 85 | ns |
| ${ }^{\text {t }}$ HL 2 Output LOW Level | $C_{L}=10 \mathrm{pF}$, | MOS load |  | 120 | 150 | ns |
| Capacitance |  |  |  |  |  |  |
| $\mathrm{CIN}_{\text {IN }}$ Input | $\mathrm{V}_{1}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 9 | 12 | pF |
| $\mathrm{C}_{\phi} \quad$ Clock | $\mathrm{V}_{1}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 48 | 55 | pF |

## mechanical data and pin configuration

The TMS 3101 LC package outline is same as JEDEC TO-100 except for diameter of standoff.

| PIN | FUNCTION | PIN | FUNCTION | PIN | FUNCTION | PIN | FUNCTION |
| :---: | :--- | :---: | :--- | :---: | :--- | :---: | :---: |
| 1 | $V_{\text {SS }}$ | 4 | Output 1 | 7 | Clock $\phi 1$ | 10 | VGG |
| 2 | Output 2 | 5 | No connection | 8 | Input 1 |  |  |
| 3 | VDD | 6 | Clock $\phi_{2}$ | 9 | Input 2 |  |  |

## TMS3101LC <br> dual 100-bit static shift register

timing diagram and voltage waveforms

circuit diagram

interface circuits
a) MOS

EXPANSION TO SINGLE 200-BIT REGISTER

b) TTL


## TMS3112JC

 hex 32-bit static shift registerpreliminary information

## FEATURING

- $\quad$ Single clock (TTL levels)
- DTL/TTL compatible
- DC to 1 MHz
- Static operation
- Loading and recirculating control logic
- Gated-output control logic
- Ceramic dual-in-line package
- Single-ended (open drain) buffer
- Low-threshold technology


## description

The TMS 3112 JC contains six separate 32-bit static shift registers constructed on a single monolithic chip, using thick-oxide techniques and P -channel enhancement-mode low-threshold MOS transistors.

A single clock is required for operation. The clock and all inputs can be driven directly from DTL/TTL logic levels and each register output can drive DTL/TTL circuits. The device also contains common control logic for loading, recirculation, and output enable.

## logic definition

a) Logic $1=$ most positive (High) voltage
b) Logic $0=$ most negative (Low) voltage

## operation

Cross-coupled flip-flops are used to implement each register bit and permit data to be stored indefinitely between internal clock pulses. A single external clock pulse is required for operation. Data is transferred into the register when the clock pulse and recirculate control are at a Low level. Output data appears on the Low-to-High transition of the clock pulse. Data can be read out when the output gate control is held at a Low level. Recirculating data occurs when the recirculation control is at a High level.

The registers can drive DTL/TTL loads by using a $7.5-\mathrm{k} \Omega$ pull-down resistor connected between the output terminal and the $\mathrm{V}_{\mathrm{GG}}$ supply.
functional block diagram and pin configuration


The material herein is believed to be accurate and

## TMS3112JC

## hex 32-bit static shift register

recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Substrate supply $\mathrm{V}_{\text {SS }}$ | +4.75 | +5 | +5.25 | V |
| Gate supply $\mathrm{V}_{\text {GG }}$ | -11 | -12 | -13 | V |
| Input High level $\mathrm{V}_{1 \mathrm{H}}$ | +3.5 |  |  | V |
| Input Low level $\mathrm{V}_{\text {IL }}$ |  |  | +0.6 | V |
| Clock High level $\mathrm{V}_{\phi} \mathrm{H}$ | +3.5 |  |  | V |
| Clock Low level $\mathrm{V}_{\phi} \mathrm{L}$ |  |  | +0.6 | V |
| Clock pulse transition $\mathrm{t}_{\mathrm{r} \phi}, \mathrm{t}_{\mathrm{f} \phi}$ |  |  | 5000 | ns |
| Clock High level $\mathrm{PW}_{\phi \text { H }}$ | 600 |  |  | ns |
| Clock Low level $\mathrm{PW}_{\phi \text { L }}$ | 300 |  |  | ns |
| Recirculate $\mathrm{PW}_{\text {s }}$ | 600 |  |  | ns |
| Output gate hold time tDGS |  | 180 | 250 | ns |
| Output gate release time tDGR |  | 180 | 250 | ns |
| Data setup tDS | 300 |  |  | ns |
| Data hold tDH | 300 |  |  | ns |
| Clock to store/recirculate tDCS | 300 |  |  | ns |
| Clock PRR | 0 |  | 1 | MHz |

electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIL | Input current | $\mathrm{V}_{1}=+0.6 \mathrm{~V}$, | $\mathrm{V}_{\text {SS }}=+5 \mathrm{~V}$ |  |  | 500 | nA |
| $l_{\text {¢ }}$ | Clock current | $\mathrm{V}_{\phi}=+0.6 \mathrm{~V}$, | $\mathrm{V}_{\text {SS }}=+5 \mathrm{~V}$ |  |  | 500 | nA |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low level | $\mathrm{R}_{\mathrm{L}}=7.5 \mathrm{k} \Omega$ | $\mathrm{I}_{\text {sink }}=1.6 \mathrm{~mA}$ |  |  | +0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High level | $\mathrm{R}_{\mathrm{L}}=7.5 \mathrm{k} \Omega$ |  | +4 |  |  | V |
| Iss | Substrate supply | $\mathrm{V}_{\text {SS }}=+5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V}$ |  | 15 | 20 | mA |
| IGG | Gate supply | $V_{S S}=+5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V}$ |  | 15 | 20 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation |  |  |  | 255 | 340 | mW |
| $\mathrm{t}_{\mathrm{dLH}}$ | Output Low level | $\mathrm{R}_{\mathrm{L}}=7.5 \mathrm{k} \Omega$, | $C_{L}=10 \mathrm{pF}$, TTL gate | 350 | 450 | 600 | ns |
| $\mathrm{t}_{\mathrm{dHL}}$ | Output High level | $\mathrm{R}_{\mathrm{L}}=7.5 \mathrm{k} \Omega$, | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, TTL gate | 350 | 500 | 600 | ns |
| $\mathrm{CIN}^{\text {N }}$ | Input | $\mathrm{V}_{\mathrm{l}}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 5 | 7 | pF |
| $\mathrm{C}_{\phi}$ | Clock | $\mathrm{V}_{1}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 6 | 7 | pF |

timing diagram and voltage waveforms

mechanical data and pin configuration
The TMS 3112 JC is mounted in a 24 -pin hermetically sealed dual-in-line package consisting of goldplated, ceramic sandwich body, and gold-plated leads. The package is designed for insertion in mount-ing-hole rows on 0.600 -inch centers. Pin-to-pin spacing is 0.100 inches.


The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change

TMS3112JC
hex 32-bit static shift register
circuit diagram


The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change slightly after full characterization.
interface circuits
a) MOS

b) TTL


The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change

## TMS3304LR-triple 66-bit dynamic shift register TMS3305LR-triple 64-bit dynamic shift register

## FEATURING

- $5-\mathrm{MHz}$ operation
- TTL compatability
- Single ended open drain output buffers
- Low power dissipation


## description

The TMS 3304 LR (TMS 3305 LR) consists of three separate 66(64) bit dynamic shift registers with independent input and output terminals and common clocks, power and ground. The gate capacitance of an MOS transistor is used for temporary storage of information between clock pulses. Each register has an unclocked single-ended output buffer to provide an output inverted from the input. The output level is determined by the external load resistor and load power supply.

## operation

Transfer of data into the register is accomplished when the $\phi_{1}$ clock is at a logic 1 . Data shifting occurs when the $\phi_{2}$ clock is momentarily pulsed to a logic 1 , and the $\phi_{1}$ clock to a logic 0 . Output data appears on the negative going edge of the $\phi_{2}$ clock pulse.
functional diagram


# TMS3304LR-triple 66-bit dynamic shift register TMS3305LR-triple 64-bit dynamic shift register 

mechanical data and pin configuration
The package outline is the same as JEDEC TO-100 except for diameter of standoff.


## logic definition

Negative logic is assumed
a) Logic $1=$ most negative voltage
b) Logic $0=$ most positive voltage
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTE 1: These voltage values are with respect to network ground terminal.
recommended operating conditions at $T_{A}=25^{\circ} \mathrm{C}$

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage VDD | -11 | -14 | -16 | V |
| Supply voltage $\mathrm{V}_{0}$ | -5 | -14 | -29 | V |
| Clock logic 0 voltage $\mathrm{V}_{\phi}(0)$ | 0.3 | 0 | -3 | V |
| Clock logic 1 voltage $\mathrm{V}_{\phi}(1)$ | -20 | -28 | -29 | V |
| Data logic 0 voltage V in (0) | 0.3 | 0 | -3 | V |
| Data logic 1 voltage V in (1) | -8 | -14 | -29 | V |
| Clock Overlap voltage (see figure) |  |  | -3 | V |
| Clock pulse width, $\mathrm{t}_{\mathrm{p}} \mathrm{V}_{\phi 1}=-24 \mathrm{~V} \mathrm{~V}_{\text {DD }}=-12 \mathrm{~V}$ | 0.1 |  | 50 | $\mu \mathrm{s}$ |
| Clock pulse width, $\mathrm{t}_{\mathrm{p}} \mathrm{V}_{\phi}=-28 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=-14 \mathrm{~V}$ | 0.08 |  | 50 | $\mu_{\text {S }}$ |
| Data pulse width PW | 0.15 |  |  | $\mu \mathrm{s}$ |

## TMS3304LR-triple 66-bit dynamic shift register TMS3305LR-triple 64-bit dynamic shift register

recommended operating conditions at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (continued)

| CHARACTERISTICS | MIN | NOM | MAX |
| :--- | :---: | :---: | :---: |
| Clock delay time, $t_{d}$ (See Voltage Waveforms) |  |  | 200 |
| Clock rise and fall times, $t_{r}, t_{f}$ (See Voltage Waveforms | $\mu \mathrm{s}$ |  |  |
| Clock repetition rate ${ }^{\dagger}$ | 0.002 |  | 2 |
| Data lead time, $t_{b}$ (See Voltage Waveforms) | 0.08 |  | 5 s |
| Data delay time, $\mathrm{t}_{\mathrm{a}}$ (See Voltage Waveforms) | MHz |  |  |

$t V_{D D}=-14 \mathrm{~V}, V_{\phi(1)}=-28 \mathrm{~V}$, normal or extended with TTL output interface.
Nominal values of power supply and clock swing will result in maximum speed of operation. The device has been desianed to operate over a broad range that allows the user to take advantage of readilv available power supplies (e.g. $+12 \mathrm{~V}, 0 \mathrm{~V},-12 \mathrm{~V}$ ).
electrical characteristics at $25^{\circ} \mathrm{C}$ and nominal operating conditions unless otherwise noted

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {out }}$ | Output voltage level logic 0 <br> $\left(\mathrm{V}_{\phi}\right.$ between -20 V and -30 V ) | $\mathrm{V}_{0}=-14 \mathrm{~V}, \quad \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | -0.8 | -1.2 | V |
| $V_{(1)}$ | Output voltage level logic 1 <br> (See Note 1) | $\mathrm{V}_{0}=-14 \mathrm{~V}, \quad \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | -9.0 |  |  | V |
| Iout(1) | Output current logic 1 | $\mathrm{V}_{\text {out }}=-14 \mathrm{~V}, \quad \mathrm{~V}_{\phi}=-28 \mathrm{~V}$ | 8 | 12 |  | mA |
|  |  | $\mathrm{V}_{\text {out }}=-12 \mathrm{~V}, \quad \mathrm{~V}_{\phi}=-24 \mathrm{~V}$ | 5 | 10 |  | mA |
| $I_{\text {dd }}$ | Power supply current drain | $V_{D D}=-14 \mathrm{~V}, \quad V_{\phi}=-28 \mathrm{~V}$ <br> 20\% clock duty cycle |  | 6 | 12 | mA |
|  |  | $V_{D D}=-12 \mathrm{~V}, \quad V_{\phi}=-26 \mathrm{~V}$ <br> 20\% clock duty cycle |  | 5 | 10 | mA |
| $l_{\phi L}$ | Clock leakage current | $\mathrm{V}_{\mathrm{in} \phi}=-28 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {in }}$ | Input leakage current | $\mathrm{V}_{\text {in }}=-28 \mathrm{~V}$ |  |  | 0.5 | $\mu \mathrm{A}$ |
|  | Power dissipation |  |  | 100 | 350 | mW |

NOTE 1. For an output logic 1 the single ended MOS buffer transistor is "off" and the output voltage is equal to this output voltage power
supply $V_{0}$.

# TMS3304LR-triple 66-bit dynamic shift register TMS3305LR-triple 64-bit dynamic shift register 

dynamic electrical characteristics

| PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output logic delay MOS interface <br> ${ }^{t} d 0$ <br> (See voltage waveforms) | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$, | $C_{L}=20 \mathrm{pF}$ |  | 60 | 150 | ns |
| Output logic delay MOS interface <br> $t_{d 1}$ <br> (See voltage waveforms | $R_{L}=10 \mathrm{k} \Omega$, | $C_{L}=20 \mathrm{pF}$ |  | 120 | 250 | ns |
| $\begin{array}{ll} \hline \mathrm{t}_{\mathrm{d} O} & \text { Output logic delay TTL interface } \\ \text { (See voltage waveforms) } \end{array}$ | $\mathrm{R}_{\mathrm{L}}=5.6 \mathrm{k} \Omega$, | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |  | 50 | 100 | ns |
| $\mathrm{t}_{\mathrm{d} 1}$ Output logic delay TTL interface <br> (See voltage waveforms) | $\mathrm{R}_{\mathrm{L}}=5.6 \mathrm{k} \Omega$, | $C_{L}=20 \mathrm{pF}$ |  | 60 | 120 | ns |
| $\mathrm{C}_{\mathrm{i}} \quad$ Data input capacitance | $\mathrm{V}_{\mathrm{i}}=0 \mathrm{~V}$ |  |  | 5 |  | pF |
| $\mathrm{C}_{\phi} \quad$ Clock input capacitance | $\mathrm{v}_{\phi}=0 \mathrm{~V}$ |  |  | 45 |  | pF |

voltage waveforms


## TMS3304LR-triple 66-bit dynamic shift register TMS3305LR-triple 64-bit dynamic shift register

## voltage waveforms (continued)

clock overlap voltage


MOS interface


To demonstrate MOS interface the register has been connected as a 198-bit shift register.
TTL interface


# twin 512-bit dynamic shift register/accumulator 

preliminary information

## FEATURING

- Two independent registers/accumulators
- $\quad 10-\mathrm{MHz}$ guaranteed operating frequency
- Low power dissipation (typical $90 \mu \mathrm{~W} /$ bit at 1 MHz )
- TTL/DTL compatible
- Recirculate logic on the chip


## description

The TMS 3309 JC is a twin 512-bit 4-phase dynamic shift register/accumulator, constructed on a monolithic chip, using thick-oxide P -channel enhancement mode transistors. The device contains two separate register/accumulators with independent control logic for recirculating information, and separate clock lines. The register/accumulators operate at pulse repetition rates from 10 kHz to 5 MHz . A $10-$ MHz speed of operation is obtained by multiplexing the two registers. Power dissipation is less than $90 \mu \mathrm{~W} / \mathrm{bit}$ at 1 MHz .

## logic definition

a) LOGIC $1=$ most negative voltage
b) LOGIC $0=$ most positive voltage

## operation

Four clocks are required for operation of the register/accumulators. Input data is transferred into the register after the end of clock pulse $\phi_{1}$ and before the end of clock pulse $\phi_{2}$. True output data appears after the end of clock pulse $\phi_{4}$ and before the start of the next $\phi_{4}$ clock pulse. Recirculate control is functional when the store pulse overlaps the trailing edge of clock pulse $\phi_{3}$.

## TMS3309JC

twin 512-bit dynamic shift register/accumulator operation (continued)

The registers may be connected in cascade without external components. The circuit will interface with TTL/DTL and other bipolar logic.
functional diagram and pin configuration


The material herein is believed to be accurate and

# TMS3309JC <br> twin 512-bit dynamic shift register/accumulator 

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTE 1: These voltage values are with respect to $\mathrm{V}_{\text {SS }}$ (substrate).
recommended operating conditions

| PARAMETERS | TEST CONDITIONS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Levels |  |  |  |  |  |
| Store and Input Logic $0 V_{\text {IN }}(0)$ |  | +0.3 | 0 | -3.5 | V |
| Store and Input Logic 1 V IN(1) |  | -9 | -12 | -26 | V |
| Clock Voltage Levels |  |  |  |  |  |
| Clock Low Logic Level $\mathrm{V}_{\phi}(0)$ |  | 0.3 |  | -2 | V |
| Clock High Logic Level $\mathrm{V}_{\phi(1)}$ |  | -22 | -24 | -26 | V |
| Pulse Timing |  |  |  |  |  |
| Clock pulse transition $\operatorname{tr}_{\boldsymbol{\phi}}, \mathrm{t}_{\boldsymbol{f} \phi}$ |  |  |  | 10 | $\mu \mathrm{S}$ |
| Clock pulse width $1 \mathrm{PW}_{\phi} 1$ | $\mathrm{V}_{\phi}=-24 \mathrm{~V}$ | 25 |  |  | ns |
| Clock pulse width $2 \mathrm{PW}_{\phi 2}$ | $\mathrm{V}_{\phi}=-24 \mathrm{~V}$ | 75 |  | 25,000 | ns |
| Clock pulse width $3 \mathrm{PW}_{\phi 3}$ | $\mathrm{V}_{\phi}=-24 \mathrm{~V}$ | 25 |  |  | ns |
| Clock pulse width $4 \mathrm{PW}_{\phi 4}$ | $\mathrm{V}_{\phi}=-24 \mathrm{~V}$ | 75 |  | 25,000 | ns |
| Store $\mathrm{PW}_{\text {S }}$ |  | 50 |  |  | ns |
| Pulse Spacing |  |  |  |  |  |
| Clock delay tD ${ }^{\text {t }} 23$ | $\mathrm{V}_{\phi}=-24 \mathrm{~V}$ | 0 |  | 25,000 | ns |
| Clock delay t ${ }^{\text {d }} 41$ | $\mathrm{V}_{\phi}=-24 \mathrm{~V}, \quad \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | 0 |  | 25,000 | ns |
| Data setup tDS |  | 10 |  |  | ns |
| Data hold tDH |  | 10 |  |  | ns |
| Clock to store/recirculate tDCS |  | 30 |  |  | ns |
| Pulse Overlap (See Note 2) |  |  |  |  |  |
| Clock-Clock tD ${ }^{\text {12, }}$, ${ }_{\text {D }}$ ¢ 34 | $\mathrm{V}_{\phi}=-24 \mathrm{~V}$ | 60 |  | 10,000 | ns |
| Pulse Repetition Rate (Note 3) |  |  |  |  |  |
| Data PRR | $\mathrm{V}_{\phi}=-24 \mathrm{~V}$ | 0.01 |  | 5 | MHz |
| Clock PRR | $\mathrm{V}_{\phi}=-24 \mathrm{~V}$ | 0.01 |  | 5 | MHz |

NOTES: 2. Only clock pulse pairs $\phi_{1}, \phi_{2}$ or pairs $\phi_{3}, \phi_{4}$ may be simultaneously more than 2 volts below $V_{S S}$.
3. The maximum operating frequency pertains to each shift register operated independently. If multiplexing is used, double the maximum operating frequency.

## TMS3309JC

## twin 512-bit dynamic shift register/accumulator

electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{L}} \quad$ Input Current (Leakage) | $V_{1}=-20 \mathrm{~V}$ |  |  | 500 | $n \mathrm{~A}$ |
| $\Phi_{\mathrm{L}} \quad$ Clock Current (Leakage) | $V_{\text {IN }}=-26 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| Output Voltage Levels <br> VOUT(0) Output Level (0) <br> VOUT(1) Output Level (1) |  | -10 | $\begin{array}{r} 1.5 \\ -16 \end{array}$ | 2.5 | V $\mathrm{V}$ |
| Power Dissipation/Bit | $\begin{aligned} & \mathrm{PRF}=1 \mathrm{MHz}, \quad \mathrm{~V}_{\phi}=-24 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} \end{aligned}$ |  | 90 |  | $\mu \mathrm{W}$ |
| Output Logic Delay |  |  |  | $\begin{gathered} 0 \\ 20 \end{gathered}$ | ns ns |
| Capacitance (See Note 4)$\)\begin{tabular}{ll} \(\mathrm{C}_{\text {IN }}\) & \text { Input } \\ \(\mathrm{C}_{\phi}\) & \text { Clock } \(\mathrm{C}_{\phi 1}=\mathrm{C}_{\phi 3}\) \\ \(\mathrm{C}_{\phi}\) & \text { Clock } \(\mathrm{C}_{\phi 2}=\mathrm{C}_{\phi 4}\) \end{tabular}$ | $\begin{aligned} & \mathrm{v}_{\phi}=0 \mathrm{~V} \\ & \mathrm{v}_{\phi}=0 \mathrm{~V} \\ & \mathrm{v}_{\phi}=0 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 5 \\ 90 \\ 40 \end{gathered}$ |  | pF <br> pF <br> pF |

NOTE 4: The capacitance pertains to each register.
mechanical data

The TMS 3309 JC is mounted in a 16-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.300 -inch centers.

## PIN CONFIGURATION



## twin 512-bit dynamic shift register/accumulator

timing diagram and voltage waveforms


## twin 512-bit dynamic shift register/accumulator

interface circuits
MOS interface
(RECIRCULATE ENABLE)

NOTE: In this figure the register has been connected as a 1024-bit shift register.

TTL interface


* Select $\mathbf{R}$ for speed and power requirements.
** If the gates are the input to a D-type flip-flop and are strobed with clock pulse $\phi_{1}$ full cycle data output is obtained.
twin 512-bit dynamic shift register/accumulator multiplexing of TMS $3309 \mathrm{JC}, 10-\mathrm{MHz}$ operation

circuit diagram


The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change

# TMS3314JR <br> triple (60+4) dynamic shift register 

preliminary information

## FEATURING

- $\quad 2 \mathrm{MHz}$ operation
- TTL compatible
- Open-drain output buffers
- Three 60-bit registers
- Three 4-bit registers


## description

The TMS 3314 JR contains three separate 60 -bit, and three separate 4 -bit dynamic shift registers constructed on a single monolithic chip, using thick-oxide enhancement-mode P -channel MOS transistors.

Each register has independent input and output terminals and common clock and power lines. Each has an unclocked open-drain output buffer to provide an output inverted from the input. The inputs and outputs terminals of the registers are oriented for optimum printed-circuit-board layout.

The TMS 3314 JR is ideal for data handling applications in desk calculators, terminals, and peripheral equipment.

## logic definition

Negative logic is assumed:
a) Logic $1=$ most negative (LOW) voltage
b) Logic $0=$ most positive (HIGH) voltage
operation
Two clock pulses are required for operation of the registers. The pulses should not simultaneously be at Low levels, or data errors will occur. Data is transferred into the registers when clock pulse $\phi_{1}$ is pulsed to a Low level. Data shift occurs when clock pulse $\phi_{2}$ is pulsed to a Low level. Output data appears on the High-to-Low transition of clock pulse $\phi_{2}$.

The registers can drive DTL/TTL gate loads by means of a pull-down resistor, connected between the output terminal and the $\mathrm{V}_{\mathrm{DD}}$ supply.

# TMS3314JR <br> triple( $60+4$ ) dynamic shift register 

functional block diagram and pin configuration

absolute maximum ratings over operating free-air temperature range


NOTE 1. These voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$ (substrate).
recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  |  |  |  |
| Drain supply $\mathrm{V}_{\mathrm{DD}}$ | -11 | -14 | -16 | v |
| Output supply $\mathrm{V}_{\mathrm{O}}$ | -11 | -14 | -16 | V |
| Logic Levels |  |  |  |  |
| Input HIGH level ( (logic 0) $\mathrm{V}_{\text {IH }}$ | -3 | 0 | +0.3 | V |
| Input LOW level (logic 1) VIL | -8 | -14 | -29.0 | V |
| Clock Voltage Levels |  |  |  |  |
| HIGH level (logic 0) $\mathrm{V}_{\phi} \mathrm{H}$ | -3 | 0 | +0.3 | V |
| LOW level (logic 1) $\mathrm{V}_{\phi \mathrm{L}}$ | -22 | -28 | -29.0 | V |
| Pulse Timing |  |  |  |  |
| Clock pulse transition $\mathrm{tr}_{\mathbf{r} \phi}, \mathrm{t}_{\mathrm{f} \phi}$ |  |  | 5 | $\mu \mathrm{s}$ |
| Clock pulse width $1 \mathrm{PW}_{\phi} 1$ | 0.22 |  | 10 | $\mu \mathrm{s}$ |
| Clock pulse width $2 \mathrm{PWW}_{\phi 2}$ | 0.22 |  | 10 | $\mu \mathrm{s}$ |

- CONTINUED -


## TMS3314JR

## triple (60+4) dynamic shift register

recommended operating conditions (continued)

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Pulse Spacing |  |  |  |  |
| Clock delay ${ }^{\text {t }} \mathrm{D} \phi 12$ | 0.01 |  | 100 | $\mu \mathrm{S}$ |
| Clock delay t ${ }^{\text {t }} \mathbf{2} 21$ | 0.01 |  | 100 | $\mu \mathrm{S}$ |
| Data setup tDS | 75 |  |  | ns |
| Data hold tDH | 75 |  |  | ns |
| Clock Pulse Overlap (See Notes 2) |  | NOTE 2 |  | ns |
| Pulse Repetition Rate (Note 3) PRR |  |  |  |  |
| Data | 0.01 |  | 2 | MHz |
| Clock | 0.01 |  | 2 | MHz |

NOTES: 2. The two clock pulses should not be simultaneously more than 3 V below $\mathrm{V}_{\mathrm{SS}}$.
3. $R_{L}=13 \mathrm{k} \Omega, C_{L}=10 \mathrm{pF}$.

Maximum speed of operation will be obtained when operating at nominal conditions. The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., $+12 \mathrm{~V}, 0,-12 \mathrm{~V}$ ).
electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IIL input Current (Leakage) | $\mathrm{V}_{1}=-14 \mathrm{~V}$ |  |  | 500 | n A |
| $\mathrm{I}_{\phi \mathrm{L}} \quad$ Clock Current (Leakage) | $\mathrm{V}_{1}=-29 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| ```Output Voltage Levels \(\mathrm{V}_{\mathrm{OL}} \quad\) Output LOW level (logic 1) \(\mathrm{V}_{\mathrm{OH}} \quad\) Output HIGH level (logic 0)``` | $\begin{array}{ll} R_{\mathrm{L}}=13 \mathrm{k} \Omega \text { to } V_{D D}, & C_{L}=10 \mathrm{pF} \\ R_{\mathrm{L}}=13 \mathrm{k} \Omega \text { to } V_{D D}, & C_{L}=10 \mathrm{pF} \end{array}$ | -9 | -10 | -3 | $\begin{aligned} & V \\ & v \end{aligned}$ |
| Output Current  <br> IO $_{\mathrm{O}}$ Logic 0 <br> $\mathrm{I}_{\mathrm{O}}$ Logic 1 | -14 V applied to output <br> -14 V applied to output | 2 |  | 10 | $\begin{gathered} \mu \mathrm{A} \\ \mathrm{~mA} \end{gathered}$ |
| Power Supply Current Drain <br> IDD Drain supply <br> PD Power Dissipation | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=13 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{DD}}, \\ & \mathrm{PW}_{\phi 1}=\mathrm{PW}_{\phi 2}=200 \mathrm{~ns}, \\ & \mathrm{PRF}=2 \mathrm{MHz} \end{aligned}$ |  | $\begin{array}{r} 15 \\ 210 \end{array}$ | $\begin{array}{r} 20 \\ 280 \end{array}$ | mA <br> mW |
| Output Logic Delay | $\begin{array}{ll} \mathrm{R}_{\mathrm{L}}=13 \mathrm{k} \Omega, & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \\ \mathrm{~V}_{\phi}=-25 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=13 \mathrm{k} \Omega, & \\ \mathrm{~V}_{\phi}=-25 \mathrm{~V} & \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \end{array}$ |  | 80 225 | $\begin{aligned} & 150 \\ & 300 \end{aligned}$ | ns ns |
| Capacitance  <br> $\mathrm{C}_{\text {IN }}$ Input <br> $\mathrm{C}_{\phi}$ Clock | $\begin{array}{ll} \mathrm{V}_{\phi}=0 \mathrm{~V} ; & f=1 \mathrm{MHz} \\ \mathrm{~V}_{\phi}=0 \mathrm{~V}, & f=1 \mathrm{MHz} \end{array}$ |  | 3 55 | 5 65 | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |

mechanical data
The TMS 3314 JR is mounted in a 16 -pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.300 -inch centers.
timing diagram and voltage waveforms

circuit diagram


## typical interface circuits

a)

MOS interface


NOTE: IN THIS FIGURE THE REGISTER HAS BEEN CONNECTED AS A 192-bIT SHIFT REGISTER TO DEMONSTRATE MOS INTERFACE.
b) TTL interface


* SELECT R FOR SYStem requirements of Speed and power dissipation.


## FEATURING

- Two-phase dynamic logic
- $5-\mathrm{MHz}$ operation
- Directly TTL compatible at input and output
- No external resistors required
- Low power dissipation $0.2 \mathrm{~mW} / \mathrm{bit} 1 \mathrm{MHz}$
- Output delay - $\mathbf{5 0} \mathrm{ns}$
- Low threshold technology
- Power supplies - +5 V, -12 V
- Push-pull output buffer


## description

The TMS 3401 LC is a high-speed dynamic shift register with a maximum capacity of 512 -bits. The bits are implemented by a ratioless two-phase design to minimize power consumption.

Because both input and output are TTL compatible without the use of external resistors, these registers can be strung together directly.

The entire device is constructed using MOS P-channel thick-oxide and low-threshold technologies to implement low-threshold MOS devices. The length of the device may be altered through single-level programming for a nominal charge.
logic definition
a) Logic $1=$ most positive (HIGH) voltage
b) Logic $0=$ most negative (LOW) voltage

## operation

Data is transferred into the register when the $\phi_{1}$ clock is Low ( -12 V ). The data must be held steady for at least 30 nanoseconds before the clock goes to the High state ( +5 V ). One of two internal resistors ( $1.5 \mathrm{k} \Omega$ or $6 \mathrm{k} \Omega$ ) can be connected to assist in pulling up the logic 1 level provided by DTL or TTL.

Output delay time is defined as the time required for the output to reach the DTL or $\mathrm{T}^{-} \mathrm{L}$ change-over threshold after the $\phi_{2}$ clock reaches $90 \%$ of its Low voltage. This time is faster than 50 nanoseconds.

## TMS3401LC

## 512 bit dynamic shift register

programming

The TMS 3401 LC has been designed such that by changing only one level of artwork the designer can obtain any bit length between 233 and 512 bits. The TMS 3401 LC is a 512 -bit shift register. Other bit lengths are obtained through use of computer-aided design methods, providing fast, accurate and economical turnaround. The electrical characteristics and pin configuration are the same for the whole family of devices.
functional diagram and pin configuration

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTE 1. These voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$ (substrate).

## TMS3401LC 512 bit dynamic shift register

## recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Operating Voltage |  |  |  |  |
| Substrate supply $\mathrm{V}_{\text {SS }}$ | +4.5 | +5 | +5.5 | V |
| Drain supply $V_{\text {DD }}$ | 0 | 0 | 0 | V |
| Gate supply $\mathrm{V}_{\mathrm{GG}}$ | -13 | -12 | -11 | V |
| Logic Levels |  |  |  |  |
| Input HIGH level $\mathrm{V}_{\text {IH }}$ | +3.5 |  | +5.5 | V |
| Input LOW level VIL | -13 |  | +0.8 | V |
| Clock Voltage Levels |  |  |  |  |
| Clock HIGH level $\mathrm{V}_{\phi} \mathrm{H}$ (See Note 2) | 4 |  | 5.25 | V |
| Clock LOW level $\mathrm{V}_{\phi} \mathrm{L}$ | -14 | -12 | -11 | V |
| Pulse Timing |  |  |  |  |
| Clock pulse transition $\mathrm{tr}_{\mathbf{r} \phi}, \mathrm{t}_{\mathrm{f} \phi}$ |  |  | 1 | $\mu \mathrm{s}$ |
| Clock pulse width $1(5 \mathrm{MHz}) \mathrm{PW}_{\phi} 1$ | 0.075 |  | 10 | $\mu \mathrm{s}$ |
| Clock pulse width $2(5 \mathrm{MHz}) \mathrm{PW}_{\phi 2}$ | 0.075 |  | 10 | $\mu \mathrm{s}$ |
| Pulse Spacing |  |  |  |  |
| Clock delay $\mathrm{t}_{\mathrm{d} \phi 12}$ |  |  | 50 | $\mu \mathrm{s}$ |
| Clock delay ${ }^{\text {d }}$ d $\mathbf{2 1}$ |  |  | 50 | $\mu \mathrm{s}$ |
| Data setup tDS | 50 |  |  | ns |
| Data hold tDH | 10 |  |  | ns |
| Pulse Repetition Rate PRR |  |  |  |  |
| Data | 0.02 |  | 5 | MHz |
| Clock | 0.02 |  | 5 | MHz |

NOTE 2: Both clock pulses should not be simultaneously more than 2 V below $\mathrm{V}_{\mathrm{SS}}$.
electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IIL Input current (leakage) | $V_{1}=0 \mathrm{~V}, \quad \mathrm{~V}_{\text {SS }}=+5 \mathrm{~V}$ |  |  | 500 | nA |
| $\mathrm{I}_{\phi \mathrm{L}} \quad$ Clock current (leakage) | $\mathrm{V}_{\phi}=0 \mathrm{~V}, \quad \mathrm{~V}_{S S}=+5 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| Output Voltage Levels | $\begin{aligned} & \text { TTL load, } \quad C_{L}=10 \mathrm{pF}, \\ & \mathrm{f}=5 \mathrm{MHz} \\ & \text { TTL load, } \quad C_{L}=10 \mathrm{pF}, \\ & \mathrm{f}=5 \mathrm{MHz} \\ & \mathrm{I}_{\mathrm{O}}=+1.6 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{O}}=-1 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & +3.6 \\ & +4.5 \end{aligned}$ | $\begin{array}{r} +0.15 \\ +4.5 \\ +0.15 \\ +4.7 \end{array}$ | $\begin{aligned} & +0.4 \\ & +0.4 \end{aligned}$ | V |
| Power Supply Current Drain  <br> ISS Substrate supply (Note 4) <br> IDD $^{\text {I }}$ Drain supply (Note 5) <br> IGG Gate supply (Note 4) <br> $P_{\mathrm{D}}$ Power dissipation | $\mathrm{f}=5 \mathrm{MHz}$ |  | $\begin{array}{r} 3.5 \\ \\ 3.5 \\ 350 \end{array}$ | $\begin{array}{r} 7 \\ 0.1 \\ 7 \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mW} \end{aligned}$ |

NOTES: 3. For final test purposes, a worst-case TTL load is simulated by a load of $2.7 \mathrm{k} \Omega$ and a capacitance of 10 pF . A worst-case MOS load is simulated by a load of $20 \mathrm{k} \Omega$ and 20 pF . All loads are connected between output and $\mathrm{V}_{\mathrm{SS}}$.
4. The device uses saturated logic. The current sourced by the 5 V power supply is sunk by the -12 V power supply.
5. Does not include output stage load or transient current. In the MOS load mode, the current will consist of transients due to capacitor discharge and/or leakage current.

## TMS3401LC

## 512 bit dynamic shift register

dynamic electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

timing diagram and voltage waveforms

mechanical data
The TMS 3401 LC package outline is same as JEDEC TO-100 except for diameter of standoff.

## TMS3401LC 512 bit dynamic shift register

interface circuits
a) MOS

b) TTL

internal diagram


The material herein is believed to be accurate and reliable; however. some parameters specified are derived from evaluation units and may change

## TMS3406LR <br> dual 100-bit dynamic shift register

preliminary information

## FEATURING

- Low power dissipation - $0.4 \mathrm{~mW} /$ bit typical at 1 MHz
$-1 \mathrm{~mW} /$ bit typical at 2 MHz
- High frequency operation - 2.5 MHz guaranteed
- TTL/DTL compatible
- Single-ended output buffer
- Low threshold technology


## description

The Texas Instruments TMS 3406 LR consists of two separate 100-bit dynamic shift registers with independent input and output terminals. Only one power supply and two clock phases are required for operation. Low-threshold, thick-oxide, MOS P-channel enhancement-mode circuitry has been employed to reduce power dissipation and permit easy interface between the TMS 3406 LR and Bipolar integrated circuits.
mechanical data and pin configuration


# TMS3406LR dual 100-bit dynamic shift register 

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

recommended operating conditions ( $-55^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ )

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage $\mathrm{V}_{\text {DD }}$ (See Note 1) | -9 | -10 | -12 | V |
| Clock voltage $\mathrm{V}_{\phi \mathrm{L}}$ (See Note 1) logic 0 | -15 | -16 | -18 | V |
| Clock voltage $\mathrm{V}_{\phi} \mathrm{H}$ (See Note 1) logic 1 | +0.3 | -0.5 | -1.5 | V |
| Width of clock pulse $t_{p 1}$ (See voltage waveforms) | 150 |  |  | ns |
| Width of clock pulse $\mathrm{t}_{\mathrm{p} 2}$ (See voltage waveforms) | 150 |  |  | ns |
| Transient time of clock pulse, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ (See voltage waveforms) |  |  | 5 | $\mu \mathrm{s}$ |
| Clơck delay time, $\mathrm{t}_{\mathrm{d}}$ (See voltage waveforms) | 20 |  |  | ns |
| Width of data pulse, $t_{p}$ (See voltage waveforms) | 170 |  |  | ns |
| Data pulse before clock change $\mathrm{t}_{\mathrm{p} 0}$ (See voltage waveforms) | 150 |  |  | ns |
| Clock repetition rate | 0.01 |  | 2.5 | MHz |

NOTE 1. These are voltage values with respect to most positive supply voltage, $\mathrm{V}_{\mathrm{SS}}$.

## logic definition

Positive logic is assumed

Logic 1 = most positive (high) voltage

Logic $0=$ most negative (low) voltage

## TMS3406LR

## dual 100-bit dynamic shift register

electrical characteristics (at nominal operating conditions and $25^{\circ} \mathrm{C}$ )
$\mathrm{V}_{\mathrm{DD}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=+5 \mathrm{~V}, \mathrm{~V}_{\phi \mathrm{H}}=-11 \mathrm{~V}, \mathrm{~V}_{\phi \mathrm{L}}=+5 \mathrm{~V}$, and $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, unless otherwise noted.

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {in }}(1)$ | Logic 1 data input voltage |  | +3.0 | +5 | +5.3 | V |
| $v_{\text {in }(0)}$ | Logic 0 data input voltage |  | -10 | +0.2 | +0.8 | V |
| $V_{\text {out (1) }}$ | Logic 1 output voltage | Load $=3.3 \mathrm{k} \Omega, \quad \mathrm{t}_{\mathrm{p} 1}=150 \mathrm{~ns}$ | +3.5 |  |  | V |
| $V_{\text {out (0) }}$ | Logic 0 output voltage | $\begin{aligned} & \text { Load }=3.3 \mathrm{k} \Omega \\ & \text { Load }=3.3 \mathrm{k} \Omega, \quad \mathrm{I}_{\mathrm{L}}=1.6 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & \hline-3.0 \\ & +0.4 \end{aligned}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| $\mathrm{R}_{\text {out }}$ | Output resistance | Output at logic 0 |  | 300 | 450 | $\Omega$ |
| ${ }^{1} \mathrm{R}_{\text {(in) }}$ | Input leakage current | $\mathrm{V}_{\text {in }}=-5 \mathrm{~V}, \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 0.5 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {in }}$ | Capacitance of input | $\begin{array}{ll} \mathrm{V}_{\text {in }}=+5 \mathrm{~V}, & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{f}=1 \mathrm{MHz} & \end{array}$ |  | 5 | 7 | pF |
| $\mathrm{C}_{\phi 1,2}$ | Capacitance of clock input | $\begin{array}{ll} V_{\phi}=+5 \mathrm{~V}, & T_{A}=25^{\circ} \mathrm{C} \\ f=1 \mathrm{MHz} & \end{array}$ |  | 40 | 50 | pF |
| ${ }^{\prime} \mathrm{DD}(1)$ | Average supply current <br> (See Note 2) | $f=1 \mathrm{MHz}\left(t_{p 1}=200 \mathrm{~ns}, \mathrm{t}_{\mathrm{p} 2}=200 \mathrm{~ns}\right)$ |  | 6 | 16 | mA |
|  |  | $f=1 \mathrm{MHz}\left(\mathrm{t}_{\mathrm{p} 1}=150 \mathrm{~ns}, \mathrm{t}_{\mathrm{p} 2}=150 \mathrm{~ns}\right)$ |  |  | 12 | mA |
| ${ }^{\prime}{ }_{1,2}$ | Average supply current for clock mode | $\mathrm{f}=1 \mathrm{MHz}\left(\mathrm{t}_{\mathrm{p} 1}=\mathrm{t}_{\mathrm{p} 2}=200 \mathrm{~ns}\right)$ |  |  | 1.5 | mA |
|  |  | $\mathrm{f}=1 \mathrm{MHz}\left(\mathrm{t}_{\mathrm{p} 1}=\mathrm{t}_{\mathrm{p} 2}=150 \mathrm{~ns}\right)$ |  |  | 1.2 | mA |

NOTE 2: These values do not include the current flowing through the load resistor.

## switching characteristics

$\mathrm{V}_{\mathrm{DD}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=+5 \mathrm{~V}, \mathrm{~V}_{\phi \mathrm{H}}=-11 \mathrm{~V}, \mathrm{~V}_{\phi \mathrm{L}}=+5 \mathrm{~V}$, and $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation delay time to logical 1 <br> $t_{p d 1}$ level from clock $\phi_{1}$ to data output | See Voltage Waveforms $\text { Load }=3.3 \mathrm{k} \Omega$ |  | 100 | 150 | ns |
| $\mathrm{t}_{\mathrm{pd}} 0$ Propagation delay time to logical 0 <br> level from clock $\phi_{1}$ to data output | See Voltage Waveforms Load $=3.3 \mathrm{k} \Omega$ |  | 120 | 180 | ns |

# TMS3406LR dual 100-bit dynamic shift register 

timing diagram


TTL interface


MOS interface


[^2]The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change slightly after full characterization.

## dual 100-bit dynamic shift register




The material herein is believed to be accurate and




## read only memories

## 1) INTRODUCTION

The information stored in a Read Only Memory (ROM) is permanently programmed into the memory at the time of its manufacture. Once the information is entered it cannot be changed - it can, however, be read out as often as desired. Before MOS circuits became available, the only practical means of realizing a ROM were with discrete diode matrices, or core memories. The most obvious advantages of MOS ROMs over these types are:

Cost - MOS typically one tenth that of diode matrix
Size - MOS can put 4096 bits in a 24 -pin package (chip size is $120 \times 110$ mil)
Speed - New MOS techniques can provide access times of 50 nsec.

## 2) STRUCTURE OF AN MOS ROM

A single MOS ROM device will be made up of three sections:

- DECODER in which the binary address is decoded and $X-Y$ pairs of lines going to the memory matrix are enabled (one pair of $X-Y$ lines if there is one bit per output word, two pairs of $\mathrm{X}-\mathrm{Y}$ lines if there are two bits per output word, etc.)
- MEMORY MATRIX
- BUFFER
containing as many MOS transistors locations as there are bits in the memory.


EXAMPLE $1024 \times 4$ ROM

Consider for example a 4096 -bit ROM organized as 1024 words of 4 bits. At the intersection of every X -line and Y -line, an MOS transistor can be either constructed or omitted by growing either a thin-gate oxide or a thick-gate oxide. The absence of an MOS transistor will be interpreted by the buffer as a logic 0 , and the presence of a thin-gate MOS transistor will be interpreted as a logic 1. The programming of the memory (placement of the thin-gate oxide transistors) is performed during the manufacturing process.


MEMORY MATRIX

## 3) STATIC OR DYNAMIC?

Aside from the organization of the ROM, which defines its bit capacity, the most important parameter in most applications is probably access time. Access time is defined as the time required for a valid output to appear after a valid input has been applied.

In a static ROM there are no clocks required. If a valid input address is applied to the memory, after the expiration of the required access time, a valid output will appear. The output will remain valid as long as the input address remains unchanged. This is a tremendous advantage to the logic designer, and for this reason all present TI ROMs are of the static type. A dynamic ROM must be continually clocked at some minimum rate, otherwise the information vanishes.

## 4) TYPICAL APPLICATIONS

Now that economical ROMs are available, the logic designer is taking advantage of this element. The most common areas of applications are found in:

- DISPLAYS
- COMPUTER TERMINALS
- COMPUTERS
- CALCULATORS


## read only memories

The most common applications are:
a) LOOK-UP TABLES - where the output is a mathematical function of the input. In computers for military applications, trigonometric functions are commonly used. A ROM can be used to obtain the sine of an angle instead of having to compute it by algorithm.


ROM AS TRIGONOMETRIC LOOK-UP TABLE

Some calculators also employ Look-up tables in performing arithmetic:


## ROM AS ARITHMETIC LOOK-UP TABLE

b) CODE CONVERSION - many applications require translating between one code and another. This is a common requirement of display manufacturers, computer terminal equipment manufacturers, and people involved with punched card reading and processing. For example, a ROM can be designed to accept input words in EBCDIC code and convert to words of USASCII code at the output.


## ROM USED FOR CODE CONVERSION

c) MICROPROGRAMMING - where a routine can be programmed directly (hard-wired programs), instead of being described (microprogram) on a stack of punched cards and then stored in the main memory. This technique is becoming more and more popular in medium-sized computers.
d) CHARACTER GENERATOR - where an alpha-numeric character is represented by a binary word. The characters can be visually represented by use of nixie tubes, a dot matrix, or a segment display. An example of a ROM used as a dot-matrix character generator is shown.


ROM USED AS CHARACTER GENERATOR
e) RANDOM LOGIC - ROMs can also be utilized to perform Boolean algebra. For example, a 4096-bit ROM organized as 512 words of 8 bits, has 9 inputs and 8 outputs. The ROM can be programmed to provide the outputs (which are Boolean functions of the input variables). One needs only to develop the truth table for the desired logic function.


ROM USED IN PERFORMING RANDOM LOGIC

$$
\begin{aligned}
& 0_{1}=f_{1}(A, B, C, \ldots) \\
& 0_{2}=f_{2}(A, B, C, \ldots)
\end{aligned}
$$

To perform sequential logic the outputs would be fed back to the inputs.

## 5) TI ROMs

a) General Purpose Static ROMs

TMS 2800 JC $\quad 1024$ bit capacity $256 \times 4$ organization
TMS 2600 JC 2048 bit capacity $512 \times 4$ or $256 \times 8$ organization
TMS 4300 JC $\quad 4096$ bit capacity $4096 \times 1$ or $2048 \times 2$ or $1024 \times 4$ or $512 \times 8$ organization
b) Very-high speed Static ROM

TMS 4500 JC $\quad 2048$ bit capacity $128 \times 16$ organization
TMS 4600 JC 2048 bit capacity $256 \times 8$ organization
TMS 4700 JC 2048 bit capacity $512 \times 4$ organization
c) Static Character Generators ( $5 \times 7$ dot matrix)

TMS 2400 JC 64 characters row output
TMS 4100 JC 64 characters column output
TMS 4880 JC 76 characters parallel output
For each series of devices TI has programmed at least one off-the-shelf device. This device can be used for evaluation by customers. For instance in the TMS 2400 JC series the TMS 2403 JC is an off-the-shelf ASCII row output character generator and the TMS 2404 JC is an off-the-shelf EBCDIC character generator.

## custom bit pattern-customer interface

The programming of a single photomask permits the user to choose:

- Organization of the read-only memory
- Programming of the decode section
- Memory content
- Buffer configuration
- Chip enable polarities

All the other masks used during the processing are fixed and are common to a series of devices. For instance, all the devices of the TMS 2600 JC series (2048-bit Static ROM) use the same masks except the gate oxide removal mask which contains the custom pattern.

TI uses computer methods to assure a quick and fool-proof implementation of a custom bit pattern. This also reduces the cost of the implementation.

A "SOFTWARE PACKAGE" bulletin is used to transmit the customer inputs to TI , for each series of devices. These packages are available from the TI Sales Office.

The Software Package bulletin describes the format in which the inputs should be transmitted for best interface with the computer.

For character generators the Software Package includes grid on which the customer can map the desired outputs.

For read-only memories the Software Package describes the format used for writing the truth table of the ROM on punched cards.

Once the Software Package is received by TI it can be directly fed into a computer, or punched cards can be prepared from it and these punched cards can be fed into the computer.

The first computer output is a check print. If it is a read only memory the check print is a reconstitution of the truth table. In the case of a character generator, an overlay is produced. This overlay is in the same scale as the map included in the Software Package and permits easy verification of the punched cards. The check print is used for TI verification and a copy is sent to the customer.


The material herein is believed to be accurate and
reliable; however, some parameters specified are
derived from evaluation units and may change
slightly after full characterization.

## custom bit pattern-customer interface

Once the verification has been performed the computer generates a magnetic tape which will be used to drive a plotter, and a testing tape to be used for probe test and at final test.

The magnetic tape (cutter tape) is used to drive a plotter which cuts a film of rubylith mask. This rubylith mask when pealed is an enlargement of the gate oxide removal mask, which is used to to store the custom bit pattern. A glass mask is then made from the rubylith by a photographic process (reduction, step and repeat). This mask is used in production of the slice.

A slice contains many individual chips. Each chip is individually tested on a probe tester which uses the test tape generated by the computer.

The chips are then packaged and the completed units are final tested (logic and parametric tests). Finished units are then delivered to the customer.

## FEATURING:

- Static operation
- 2240-Bit capacity
- 64 Characters of $\mathbf{3 5}$ bits $(5 \times 7)$
- 7-Input character decoder
- 3-Input row decode
- $\quad 700$ ns character access time
- Chip enable
- Open-drain or double-ended buffers
- TTL compatible
description
The TMS 2400 JC series is a family of read-only-memory subsystem components manufactured using MOS P-channel enhancement mode technology. All components in the series contain a 7-bit parallelinput character address decoder and a 3-bit parallel-input row address decoder, both complete with input inverters. Either open-drain or double-ended output buffers are provided for flexibility in external interfaces. The memory organization and data are permanently stored by programming a single mask during manufacture.

The memory is organized to function primarily as a row output character generator. The five outputs represent a row in a $5 \times 7$ dot matrix.
functional diagram


## TMS2400JC

## row output character generator operation

The TMS 2400 JC series features static operation. No clocks are required. The output data will remain valid as long as the input address (including chip enable) remains unchanged.
"Access time" is defined as the time required for all outputs to reach the minimum 1 level or maximum 0 level with the correct data. This time is measured from the point at which all address inputs and chip enable input are valid.

## character scanning

The output character appears as a 7 -word sequence on each of the five output lines. The sequence is controlled by the 3 row-select lines. The five outputs represent a row in a $5 \times 7$ character matrix. The row address can remain fixed while the character address changes (raster scan), or the character address may remain fixed while the row address changes (vertical or character scan).
row select truth table

| ROW SELECT (NEGATIVE LOGIC) |  |  | SELECTS ROW |
| :---: | :---: | :---: | :---: |
| $\mathbf{R}_{\mathbf{s} 3}$ | $\mathbf{R}_{\mathbf{s} 2}$ | $\mathbf{R}_{\mathbf{s} 1}$ |  |
| 0 | 0 | 0 | None |
| 0 | 0 | 1 | R 1 |
| 0 | 1 | 0 | R 2 |
| 0 | 1 | 1 | R 3 |
| 1 | 0 | 0 | R 4 |
| 1 | 0 | 1 | R 5 |
| 1 | 1 | 0 | R 6 |
| 1 | 1 | 1 | R 7 |

## output buffers

The output buffers of the TMS 2400 JC may be programmed to be either single-ended (open drain) to drive TTL/DTL logic, or double-ended to drive MOS logic.

The number of characters is increased by hardwiring together the outputs of different chips. Note that, when using the hardwired output technique, one and only one of the chips that are hardwired together at the output should be double-ended; the remainder should be single-ended chips.

## chip enable

The chip enable may be programmed to be either a 1 or a 0 .
The decoder will accept a 7 -bit parallel input. Because only 6 bits are required in order to give out the 64 input words, the seventh bit may be used as an extra chip enable in single-ended operations.

# TMS2400JC <br> row output character generator 

## chip enable (continued)

A disable input on the chip enable input will cause the outputs to become open circuits on the "singleended" (open-drain) type output buffer and will cause the outputs to go to $\mathrm{V}_{\mathrm{DD}}$ on the double-ended (push-pull) type output buffer

## logic definition

Negative logic is assumed on the inputs.
a) Logic $1=$ most negative voltage
b) Logic $0=$ most positive voltage

An output blank is defined as the "off" state of the MOS output transistor, while an output dot is defined as the "on" state.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $\mathrm{V}_{\mathrm{DD}}$ range (See Note 1) . . . . . . . . . . . . . . . . . . -30 V to 0.3 V
Supply voltage $\mathrm{V}_{\mathrm{GG}}$ range (See Note 1) . . . . . . . . . . . . . . . . . . -30 V to 0.3 V
Data input voltage ranges (See Note 1) . . . . . . . . . . . . . . . . . . -30 V to 0.5 V
Operating free-air temperature range . . . . . . . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
NOTE 1. These voltage values are with respect to network substrate terminal ( $-\mathrm{V}_{\text {SS }}$ ).

## recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX |
| :--- | :---: | :---: | :---: |
| Supply voltage $V_{\text {DD }}$ | -11 | -14 | -16 |
| Supply voltage $V_{\text {GG }}$ | -22 | -28 | -29 |
| Input, row select and enable logic 1 | -9 | -14 | -16 |
| Input, row select and enable logic 0 | +0.3 | 0 | -3 |

Maximum speed of operation will be obtained when operating at the nominal values. The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., $+12 \mathrm{~V}, 0,-12 \mathrm{~V}$ ).

## TMS2400JC

row output character generator
electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| lout(1) | Output blank current (open drain) <br> See Notes 1 \& 2 | -14 applied to output |  |  | 10 | $\mu \mathrm{A}$ |
| Iout(0) | Output dot current (open drain) <br> See Notes 1 \& 2 | -14 V applied to output | 3 | 5 |  | mA |
| Iout(0) | Output dot current (open drain) | $V_{D D}=-12 \mathrm{~V}, \quad V_{G G}=-24 \mathrm{~V},$ <br> -12 V applied to output | 2 | 3 |  | mA |
| $V_{\text {out }}(0)$ | Output dot voltage (open drain) | $\mathrm{I}^{\mathrm{O}}=0.5 \mathrm{~mA}$ |  | -0.7 | -2 | V |
| $\mathrm{V}_{\text {out }}(0)$ | Output dot voltage (open drain) | $\mathrm{I}^{1} \mathrm{O}=1 \mathrm{~mA}$ |  | -1.4 | -2.5 | V |
| $\mathrm{V}_{\text {out }}(0)$ | Output dot voltage (open drain) | $\mathrm{I}^{1} \mathrm{O}=1.5 \mathrm{~mA}$ |  | -2.0 | -4 | V |
| $V_{\text {out (0) }}$ | Output dot voltage (open drain) | $\mathrm{I}^{1} \mathrm{O}=2 \mathrm{~mA}$ |  | -3 | -5 | V |
| $V_{\text {out }}$ (1) | Output blank voltage (push-pull) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~m} \Omega$ | -10 |  |  | V |
| $\mathrm{V}_{\text {out }}(0)$ | Output dot voltage (push-pull) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~m} \Omega$ |  |  | -2 | V |
|  | Power dissipation (Note 3) |  |  | 350 |  | mW |
|  | Input leakage | -14 V applied to input |  |  | 1 | $\mu \mathrm{A}$ |
| IDD | Drain current |  |  | 20 | 30 | mA |
| ${ }^{\prime} \mathrm{GG}$ | Gate current |  |  | 5 | 7 | mA |
|  | Input capacitance |  |  | 5 |  | pF |

NOTES: 1. An output dot is defined as the ON state of the MOS output transistor. An output blank is defined as the OFF state.
2. See Switching Diagram
3. Open drain buffer, all outputs blank.
switching characteristics (under nominal operating conditions and at $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Character access time (open drain) TTL load See Notes 1 \& 2 |  |  | 600 | 800 | ns |
| Character access time (open drain) TTL load See Notes 1 \& 2 | $\begin{aligned} & V_{S S}=+12 \mathrm{~V}, \quad V_{\mathrm{DD}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V} \end{aligned}$ |  | 600 | 1000 | ns |
| Row access time (open drain) TTL load See Notes 1 \& 2 |  |  | 450 | 700 | ns |
| Row access time (open drain) TTL load See Notes 1 \& 2 | $\begin{aligned} & V_{S S}=+12 \mathrm{~V}, \quad V_{D D}=0 \mathrm{~V}, \\ & V_{G G}=-12 \mathrm{~V} \end{aligned}$ |  | 550 | 850 | ns |
| Chip enable access time (open drain) <br> TTL load (See Notes 2 \& 3) |  |  | 100 | 300 | ns |
| Chip enable access time (open drain) <br> TTL load (See Notes 2 \& 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=+12 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{DD}}=-0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V} \end{aligned}$ |  | 125 | 300 | ns |

- continued -
dynamic electrical characteristics (under nominal operating conditions and at $25^{\circ} \mathrm{C}$ unless otherwise noted) - (continued)

| PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Character access time (open drain) RC load (See Notes 1 \& 2) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$, | $C_{L}=10 \mathrm{pF}$ |  | 600 | 700 | ns |
| Row access time RC load <br> (See Notes 1 \& 2) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$, | $C_{L}=10 \mathrm{pF}$ |  | 400 | 650 | ns |
| Character access time push-pull (See Notes 1 \& 2) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~m} \Omega$, | $C_{L}=20 \mathrm{pF}$ |  |  | 1 | $\mu \mathrm{s}$ |
| Row access time push-pull (See Notes 1 \& 2) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~m} \Omega$, | $C_{L}=20 \mathrm{pF}$ |  |  | 1 | $\mu \mathrm{s}$ |

NOTES: 1. An output dot is defined as the ON state of the MOS output transistor. An output blank is defined as the OFF state.
2. See Switching Diagram.
3. Enable access time - time necessary to turn on or off the outputs through chip enable.
mechanical data

The TMS 2400 JC is mounted in a 28 -pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-piated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.600 -inch centers.

PIN CONFIGURATION

| PIN NO. | FUNCTION | PIN NO. | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | NC | 15 | $\mathrm{V}_{\text {SS }}$ |
| 2 | $\mathrm{RS}_{1}$ | 16 | NC |
| 3 | $\mathrm{RS}_{2}$ | 17 | $\mathrm{V}_{\text {DD }}$ |
| 4 | $\mathrm{RS}_{3}$ | 18 | NC |
| 5 | NC | 19 | $\mathrm{I}_{1}$ |
| 6 | $\mathrm{O}_{1}$ | 20 | $l_{2}$ |
| 7 | $\mathrm{O}_{2}$ | 21 | ${ }^{3}$ |
| 8 | $\mathrm{O}_{3}$ | 22 | ${ }_{4}$ |
| 9 | $\mathrm{O}_{4}$ | 23 | $I_{5}$ |
| 10 | $\mathrm{O}_{5}$ | 24 | 17 |
| 11 | NC | 25 | NC |
| 12 | ENABLE | 26 | $\mathrm{V}_{\mathrm{GG}}$ |
| 13 | NC | 27 | NC |
| 14 | NC | 28 | ${ }^{1} 6$ |

## TMS2400JC

## row output character generator

switching circuit and timing diagram
a) TTL load single ended buffer

A. ADDRESS OR ROW ENABLE INPUT

switching circuit and timing diagram (continued)
b) RC load single ended buffer

c) Double ended buffer


## TMS2400JC

## row output character generator

interfacing TMS 2400 JC in a TTL system

custom circuits

The TMS 2400 JC series is programmed during the gate oxide removal stage of manufacturing. Only one mask per unique design need be created and all other processing steps remain the same for all devices. Options available to the customer during programming are:

- Character Format
- Enable Logic Polarity
- Single or Double-ended Outputs

The TMS 2400 JC series may also be used in micro-programming applications wherever a 448 -word x 5 -bit ROM may be useful.

The encoding of the gate mask is done by computer to provide a fast, error-free encoding process.

Standard encoding sheets (Software Package) are used. These encoding sheets are available from the TI sales offices.

## TMS2400JC <br> row output character generator

standard circuits

Because certain codes are widely used, TI has created a series of standard devices, which are available off-the-shelf and for which there is no coding charge. The most widely used standard device is: TMS 2403 JC USASCII CODE (See attached character format).

Organization: 64-Character Storage
35-Bit Character Matrix
Chip Enable

Other Available Standard Circuits:
TMS 2404 JC - EBCDIC Character Generator (See attached character format)
66-Character Storage
35-Bit Character Matrix



TEXAS INSTRUMENTS INCORPORATED
MOS ROW OUTPUT CHARACTER GENERATOR - TMS 2400 JC SERIES




CUSTOMER
Coding Sheet 1 of 2 TI CIRCUIT Coding Symbols
$\qquad$

$$
0 \text { - Most Negative Input }
$$

$$
\mathrm{x} \text { - Don't Care Condition }
$$

OPTIONS:
64 Char
$\mathrm{I}_{6}$ is 0 , Coding Sheet No.
${ }^{\prime} 6$ is 1 , Coding Sheet No. 2
Output Buffer:


Open Drain OD $\triangle$
Chip Is Enabled By:
$\begin{array}{ll}1 & 6 \\ 0 & \square\end{array}$


| 1 |
| :---: |
| 1 |
| 0 |
| 0 |
| 1 |
| 0 |
| 1 |


| 0 |
| :--- |
| 0 |
| 1 |
| 0 |
| 1 |
| 0 |
| 1 |



0
1
1
0
0
0
0


-     - O-


| 1 |
| :---: |
| 0 |
| 1 |
| 1 |
| 1 |
| 0 |
| 1 |
|  |



For TI Use Only
TI Part No. TMS 2404 JC

Engineering Approval BJB Decode Deck $\qquad$

Character Array $\qquad$

TEXAS INSTRUMENTS INCORPORATED
MOS ROW OUTPUT CHARACTER GENERATOR - TMS 2400 JC SERIES


## ıојеләиәs ләృелячэ ındıno мол

## TMS2600JC

## 2048-bit static read-only memory

preliminary information

## FEATURING:

- 2048-Bit Capacity
- Static operation
- Maximum access time under 1 microsecond
- Two organizations available
- Open-drain output buffers or double-ended buffers
- TTL compatible
description

The TMS 2600 JC series is a family of static read-only memories with capacity of 2048 bits.

Programming the memory content and output buffer configuration is accomplished by changing a single mask during the device fabrication.

Inputs are available for enabling the chip and for selecting between a memory organization of 512 words of four bits or 256 words of eight bits.

Two types of output buffers are available:

- Single-Ended (open drain)

Designed for driving TTL, this output has one MOS device with its drain at the output and its source at chip ground (substrate).

- Double-Ended

Designed for driving the inputs to other MOS integrated circuits and devices, this version has its own MOS load resistor provided internally. It requires no additional external circuitry.
logic definition

Negative logic is assumed
a) Logical $1=$ most negative voltage
b) Logical $0=$ most positive voltage

## operation

The TMS 2600 JC series features static operation. No clocks are required. The output data will remain valid as long as the input address (including chip select) remains unchanged. The $\mathrm{V}_{\mathrm{GG}}$ supply may be clocked to reduce power consumption without affecting access times. Access time is defined as the time between a change of data on any logic input or chip select line and a change of data on the output of a TTL gate. (See switching circuit.)

A logical 0 on the chip select input will cause the outputs to become open circuits on the "single-ended" (open-drain) type output buffer and will cause the outputs to go to $\mathrm{V}_{\mathrm{DD}}$ on the double-ended (pushpull) type output buffer.

The number of words per output is increased by hardwiring together the outputs of different devices. Note that, when using the hardwired output technique, all devices should have single-ended buffers. Hardwiring outputs performs the AND function in negative logic.

## organizational control logic

|  | OUTPUTS |  |
| :---: | :---: | :---: |
|  | $\mathrm{B}_{1} \mathrm{~B}_{3} \mathrm{~B}_{5} \mathrm{~B}_{7}$ | $\mathrm{B}_{2} \mathrm{~B}_{4} \mathrm{~B}_{6} \mathrm{~B}_{8}$ |
| 256 words of 8 bits (MC = Logical 0): $\mathrm{A}_{9}=$ Logica! 1 | Enabled | Enabled |
| 512 words of 4 bits (MC = Logical 1) : $A_{9}=$ Logical 0 | Enabled | Logical 1 |
| $A_{9}=$ Logical 1 | Logical 1 | Enabled |

To use the device as a 512 words of 4 bits, connect $B_{1}$ to $B_{2}, B_{3}$ to $B_{4} . B_{5}$ to $B_{6}, B_{7}$ to $B_{8}$.
data encoding

Information concerning desired chip organization and type of output buffer should be submitted on the 2800 Software Package available from your TI field sales engineer. Data to be stored in the memory should be entered on punched cards in the format described by the Software Package.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTE 1. These voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$ (substrate).

## TMS2600JC

## 2048-bit static read-only memory

recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage $V_{\text {DD }}$ | -9 | -12 | -22 | V |
| Supply voltage $V_{\text {GG }}$ | -18 | -24 | -29 | V |
| Input, chip select logic 1 | -8 | -12 | -22 | V |
| Input, chip select logic 0 | +0.3 | 0 | -3 | V |
| Input pulse width | 550 |  |  | ns |

The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., $+12 \mathrm{~V}, 0,-12 \mathrm{~V}$ ). Larger power supplies (e.g., $+14 \mathrm{~V},-14 \mathrm{~V}$ ) may be used.
electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {out (0) }}$ | Logical 0 output current (Note 1) | -12 V applied | 3 |  |  | mA |
| Iout(1) | Logical 1 output current (Note 1) | -12 V applied |  |  | 10 | $\mu \mathrm{A}$ |
| $Z_{\text {out(1) }}$ | Logical 1 output impedance (Note 2) | V applied $=\mathrm{V}_{\text {DD }}+3$ |  | 20 | 24 | k $\Omega$ |
| $\mathrm{Z}_{\text {out (0) }}$ | Logical 0 output impedance (Note 4) | V applied $=\mathrm{V}_{\text {SS }}-3$ |  | 0.9 | 1.1 | k $\Omega$ |
| $V_{\text {out(1) }}$ | Logical 1 output voltage (Note 2) | $R_{L}=1 \mathrm{~m} \Omega$ | -9 |  | -12 | V |
| $V_{\text {out (0) }}$ | Logical 0 output voltage (Note 2) | $R_{L}=1 \mathrm{~m} \Omega$ | 0 |  | -2.0 | V |
| ${ }^{t}{ }^{\prime} 1$ | Access time (Notes 1 and 3) | See switching circuit |  | 600 | 900 | ns |
| ${ }^{\text {t }}$ (2 | Access time (Notes 1 and 3) | See switching circuit |  | 620 | 900 | ns |
| $\mathrm{P}_{\mathrm{d}}$ | Power dissipation (Note 2) | All outputs at Logical 0 |  | 170 |  | mW |
| $\mathrm{I}_{\mathrm{L}}$ | Input leakage current | -12 V applied to input |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {in }}$ | Input capacitance | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}, \quad f=1 \mathrm{MHz}$ |  | 5 |  | pF |
| ${ }^{\prime} \mathrm{DD}$ | Drain current (Note 2) | All outputs = Logical 0 |  | 14 |  | mA |
| ${ }^{\mathrm{I} G G}$ | Gate current |  |  | 1.0 |  | $\mu \mathrm{A}$ |

NOTES: 1. Open-drain buffer
3. See Switching Diagram
2. Push-pull buffer
4. Either open-drain or push-pull configuration
mechanical data and pin configuration
The TMS 2600 JC is mounted in a 24 -pin hermetically sealed dual-in-line package consisting of goldplated metal, ceramic sandwich body, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.600 -inch centers.


The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change slightly after full characterization.
switching circuit and TTL interface

switching diagram


The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change slightly after full characterization.

## TMS2600JC <br> 2048-bit static read-only memory

off the shelf devices

These devices have been programmed by TI and are available off the shelf:

1) TMS 2601 JC

This device has been programmed to demonstrate the capabilities of the TMS 2000 JC series. It is used as a sample device. The buffers are single ended.
2) TMS 2602 JC Code Converter

This device converts the USASCII code into the selectric line code and vice versa.
3) TMS 2603 JC Code Converter

This device converts the full EBCDIC code into the USASCII code.
Truth tables of the TMS 2602 JC and 2603 JC are available upon request.

TRUTH TABLE, TMS 2601 JC


## FEATURING:

- 1024-Bit Capacity
- Static operation
- Maximum access time under 1 microsecond
- Open-drain output buffers or double-ended buffers
- TTL compatible


## description

The TMS 2800 JC series is a family of static read-only memories with a capacity of 1024 bits.

Programming of the memory content and output buffer configuration is accomplished by changing a single mask during device fabrication.

A chip seiect input is availabie.

The memory contents consist of 256 words of four bits.

Two types of output buffers are available:

- Single-Ended (open drain)

Designed for driving TTL, this output has one MOS device with its drain at the output and its source at chip ground.

- Double-Ended

Designed for driving the inputs to other MOS integrated circuits and devices, this version has its own MOS load resistor provided internally. It requires no additional external circuitry.

## logic definition

Negative logic is assumed
a) Logical $1=$ most negative voltage
b) Logical $0=$ most positive voltage

## TMS2800JC

## 1024-bit static read-only memory

operation

The TMS 2800 JC series features static operation. No clocks are required. The output data will remain valid as long as the input address (including chip select) remains unchanged. The $\mathrm{V}_{\mathrm{GG}}$ supply may be clocked to reduce power consumption without affecting access times.

Access time is defined as the time between a change of data on any logic input or chip select line and the change of data on the output of a TTL gate. (See timing diagram)

A logical 0 on the chip select input will cause the outputs to become open circuits on the "single-ended" (open-drain) type output buffer and will cause the outputs to go to $\mathrm{V}_{\mathrm{DD}}$ on the double-ended (pushpull) type output buffer.

The number of words per output is increased by hardwiring together the outputs of different devices. Note that, when using the hardwired output technique, all devices should have single-ended buffers. Hardwiring outputs performs the AND function in negative logic.

## data encoding

Information concerning desired chip organization and type of output buffer should be submitted on the 2800 Software Package available from your TI field sales engineer. Data to be stored in the memory should be entered on punched cards in the format described by the Software Package.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTE 1. These voltage values are with respect to $\mathrm{V}_{\text {SS }}$ (substrate).

## recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX |
| :--- | :---: | :---: | :---: |
| Supply voltage $V_{\text {DD }}$ | -9 | -12 | -22 |
| Supply voltage $V_{\text {GG }}$ | -18 | -24 | -29 |
| Input, chip select logic 1 | -8 | -12 | -22 |
| Input, chip select logic 0 | +0.3 | 0 | V |
| Input pulse width | 550 |  | V |

The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., $+12 \mathrm{~V}, 0,-12 \mathrm{~V}$ ). Larger power supplies (e.g., $+14 \mathrm{~V},-14 \mathrm{~V}$ ) may be used.
electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iout(0) | Logical 0 output current (Note 1) | -12 V applied | 3 |  |  | mA |
| lout(1) | Logical 1 output current (Note 1) | -12 V applied |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{Z}_{\text {out }}(1)$ | Logical 1 output impedance (Note 2) | V applied $=\mathrm{V}_{\text {DD }}+3$ |  |  | 24 | $k \Omega$ |
| $\mathrm{Z}_{\text {out (0) }}$ | Logical 0 output impedance (Note 4) | V applied $=\mathrm{V}_{\text {SS }}-3$ |  | 0.9 | 1.1 | $k \Omega$ |
| $V_{\text {out(1) }}$ | Logical 1 output voltage (Note 2) | $R_{L}=1 \mathrm{~m} \Omega$ | -9 |  | -12 | V |
| Vout(0) | Logical 0 output voltage (Note 2) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{~m} \Omega$ | 0 |  | -2.0 | V |
| ${ }^{t}{ }_{\text {A1 }}$ | Access time (Note 3) | See switching circuit |  | 600 | 900 | ns |
| ${ }^{t} A 2$ | Access time (Note 3) | See switching circuit |  | 620 | 900 | ns |
| $\mathrm{P}_{\mathrm{d}}$ | Power dissipation (Note 2) | All outputs at Logical 0 |  | 170 |  | mW |
| 1 L | Input leakage current | -12 V applied to input |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {in }}$ | Input capacitance | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}, \quad f=1 \mathrm{MHz}$ |  | 5 |  | pF |
| ${ }^{\text {I DD }}$ | Drain current | All outputs @ Logical 0 |  | 14 |  | mA |
| ${ }^{\prime} \mathrm{GG}$ |  |  |  | 1.0 |  | mA |

NOTES: 1. Open-drain buffer
3. See Switching Diagram
2. Push-pull buffer
4. Either open-drain or push-pull configuration

## mechanical data and pin configuration

The TMS 2800 JC is mounted in a 16-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.300 -inch centers.

$$
\begin{aligned}
& A=\text { input } \\
& B=\text { output } \\
& V_{S S}=\text { substrate } \\
& V_{D D}=\text { drain supply } \\
& V_{G G}=\text { gate supply }
\end{aligned}
$$



## TMS2800JC

## 1024-bit static read-only memory

switching circuit and TTL interface


- Value of $R$ depends on system speed and power requirements.
* The output capacitances are not part of the TTL interface. They are used in the switching circuits to simulate parasitic capacitance loading in actual use (board, interconnect, etc.).
switching diagram



# TMS4100JC series character generator 

## FEATURING:

- Static operation
- 2240-Bit capacity
- 64 Characters of $\mathbf{3 5}$ bits $(5 \times 7)$ or
- 32 Characters of 70 bits ( $5 \times 14$ )
- TTL compatible
- $\mathbf{7 0 0} \mathbf{n s}$ maximum access time
- 7-Bit input address
- Single-ended open-drain output buffers


## description

The TMS 4100 JC is a series of MOS Read Only Memories, with a total capacity of 2240 bits. Two organizations are available:

1) 64 words of 35 bits $(5 \times 7)$
2) 32 words of 70 bits $(5 \times 14)$

The memory is organized to function primarily as a character generator. The 7 outputs represent a column in a $5 \times 7$ dot matrix.

The output word appears as a 5 -word sequence on each of the output lines. Sequence is controlled by 5 strobe lines (column select), which feed directly into the buffer section of the memory. By enabling the first strobe line, the first group of 7 bits (first column) is obtained at the output. Then the second, third, fourth, and fifth strobe lines are enabled. The column select can remain fixed while the character address changes, or the character address may remain fixed while the column select changes.

The decoder will accept a 7-bit parallel input. Since only 6 bits are required in order to decode the 64 input words, the seventh bit may be used as a chip enable. If the memory is organized as 32 words of 70 bits, it is possible to have two chip enable lines.

The TMS 4100 JC series features static operation. No clocks are required. The output data will remain valid as long as the input address (including chip select) remains unchanged. The $\mathrm{V}_{\mathrm{GG}}$ supply may be clocked to reduce power consumption without affecting access times.

The output buffers are single ended, open drain and allow the wired OR connection.

The number of words per output is increased by hardwiring together the outputs of different devices. Hardwiring outputs perform the AND function in negative logic.

## TMS4100JC

series character generator
functional block diagram

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTE 1. These voltage values are with respect to network ground terminal ( $V_{S S}$ ).
logic definition

Negative logic is assumed for all inputs.
a) Logic $1=$ most negative voltage $(-14 \mathrm{~V})$
b) Logic $0=$ most positive voltage ( 0 V )

An output dot is defined as the "on" state of the output MOS transistor and an output blank as the "off" state.
recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage VDD | -12 | -14 | -16 | V |
| Supply voltage VGG | -24 | -28 | -29 | V |
| Input; column select and enable logic 1 | -9 | -14 | -16 | V |
| Input, column select and enable logic 0 | +0.3 | 0 | -3 | V |

Maximum speed of operation will be obtained when operating at the nominal values. The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., +12 V, 0, -12 V ).

## electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{1}(1)$ | Output Blank Current (Note 1) | -14 V applied to output |  |  | 10 | $\mu \mathrm{A}$ |
| '(0) | Output Dot Current (Note 1) | -14 V applied to output | 1 | 2 |  | mA |
| ${ }^{1}(0)$ | Output Dot Current (Note 1) | $V_{D D}=-12 \mathrm{~V}, \quad V_{G G}=-24 \mathrm{~V},$ <br> -12 V applied to output | 0.5 | 1 |  | mA |
| $V_{(0)}$ | Output Voltage for a Dot (Note 1) | $\mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~mA}$ |  | -1.3 | -2.8 | V |
| $V_{(1)}$ | Output Voltage for a Dot (Note 1) | $10=1 \mathrm{~mA}$ |  | -2.5 | -6 | V |
|  | Input and Column Select Leakage Current | -26 V applied to input |  |  | 1 | $\mu \mathrm{A}$ |
| IDD | Drain Supply Current |  |  | 14 | 25 | mA |
| ${ }^{\text {IGG }}$ | Gate Supply Current |  |  |  | 1 | mA |
|  | Power Dissipation |  |  | 250 | 400 | mW |
|  | Address input Capacitance |  |  | 6 | 15 | pF |

NOTE 1. An output dot is defined as the ON state of the MOS output transistor. An output blank is defined as the OFF state.
switching characteristics (at nominal operating conditions and $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Character Access Time Bipolar Load (Note 2) See Switching Diagram |  |  | 400 | 700 | ns |
| Character Access Time Bipolar Load (Note 2) <br> See Switching Diagram | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=+12 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{DD}}=-0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V} \end{aligned}$ |  | 500 | 700 | ns |
| Column Select Access Time Bipolar Load <br> (Note 2) See Switching Diagram |  |  | 150 | 300 | ns |
| Column Select Access Time Bipolar Load (Note 2) See Switching Diagram | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=+12 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{DD}}=-0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V} \end{aligned}$ |  | 200 | 300 | ns |
| Character Access Time Low Power TTL Load (Note 2) See Switching Diagram |  |  | 500 | 850 | ns |
| Character Access Time Low Power TTL Load (Note 2) See Switching Diagram | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=+12 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V} \end{aligned}$ |  | 600 | 950 | ns |
| Column Select Access Time Low Power TTL <br> Load (Note 2) See Switching Diagram |  |  | 200 | 400 | ns |
| Column Select Access Time Low Power TTL Load (Note 2) See Switching Diagram | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}}=+12 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V} \end{aligned}$ |  | 300 | 500 | ns |
| Chip Enable Access Time |  |  | 400 | 700 | ns |

NOTE 2. Character access time is defined as the memory access time when changing the character address input and holding the column select input lines constant.

## TMS4100JC

series character generator
switching circuit and switching diagram
a) Bipolar load


Address column select input voltage

b) Low power TTL load


Address column select input voltage


## TMS4100JC <br> series character generator

mechanical data

The TMS 4100 JC is mounted in a 28 -pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.600 -inch centers.
pin configuration

Depending on the organization of the memory, three pin configurations may be used.

Package Pin Configuration, TMS 4100 JC

| PIN NO. | CONFIGURATION |  |  |
| :---: | :---: | :---: | :---: |
|  | A <br> TOTAL OUTPUTS7 OR FEWER | B <br> TOTAL OUTPUTSMORE THAN 7, FEWER THAN 14 | $\begin{gathered} \text { C } \\ \text { TOTAL OUTPUTS- } \\ 14 \end{gathered}$ |
| 1 | 01 | $0_{1}$ | 01 |
| 2 | NC | $0_{2}$ | $0_{2}$ |
| 3 | $0_{2}$ | $0_{3}$ | $\mathrm{O}_{3}$ |
| 4 | NC | $0_{4}$ | $0_{4}$ |
| 5 | $0_{3}$ | $0_{5}$ | $0_{5}$ |
| 6 | NC | $0_{6}$ | $0_{6}$ |
| 7 | $\mathrm{O}_{4}$ | $0_{7}$ | $0_{7}$ |
| 8 | NC | $\mathrm{O}_{8}$ | 08 |
| 9 | $\mathrm{O}_{5}$ | $0_{9}$ | 09 |
| 10 | NC | $0_{10}$ | 010 |
| 11 | $0_{6}$ | 011 | 011 |
| 12 | NC | $0_{12}$ | $0_{12}$ |
| 13 | $0_{7}$ | $0_{13}$ | 013 |
| 14 | $V_{\text {DD }}$ | $\mathrm{V}_{\text {DD }}$ | $0_{14}$ |
| 15 | $\mathrm{V}_{\mathrm{GG}}$ | $\mathrm{V}_{\text {GG }}$ | $\mathrm{V}_{\text {DD }}$ |
| 16 | ${ }^{\prime} 6$ | ${ }^{\prime} 6$ | $\mathrm{V}_{\mathrm{GG}}$ |
| 17 | $\mathrm{v}_{\text {SS }}$ | $\mathrm{v}_{\text {SS }}$ | ${ }_{1} 6$ |
| 18 | $\mathrm{C}_{\text {A }}$ | $\mathrm{C}_{\text {A }}$ | $\mathrm{v}_{\text {SS }}$ |
| 19 | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{C}_{\text {A }}$ |
| 20 | $\mathrm{C}_{\mathrm{C}}$ | $\mathrm{C}_{\mathrm{C}}$ | $\mathrm{C}_{\mathrm{B}}$ |
| 21 | $\mathrm{C}_{\text {D }}$ | $C_{D}$ | $\mathrm{C}_{\mathrm{C}}$ |
| 22 | $\mathrm{C}_{\mathrm{E}}$ | $C_{E}$ | $\mathrm{C}_{0}$ |
| 23 | $t_{5}$ | 15 | $\mathrm{C}_{\mathrm{E}}$ |
| 24 | ${ }^{1} 4$ | $1_{4}$ | ${ }^{\prime} 5$ |
| 25 | $l_{3}$ | $\mathrm{I}_{3}$ | $1_{4}$ |
| 26 | $\mathrm{I}_{2}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ |
| 27 | $\mathrm{I}_{1}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ |
| 28 | 17 | $1_{7}$ | $\mathrm{I}_{1}$ |
| $\begin{aligned} & \text { NC } \\ & \text { C } \end{aligned}$ | ONNECTED <br> MN SELECT | O - OUTPUT | 1 - INPUT |

The TMS 4100 JC series is programmed at the gate oxide stage of manufacturing. Programming charges are reduced to a minimum because only one mask per unique design need be created (gate oxide removal mask). All other processing steps remain the same for all devices. Options available to the customer during programming are:

- memory organization
- character format
- enable logic polarity (or permanently enabled)

The encoding of the gate mask is done by computer to provide a fast, error-free encoding process.

Standard encoding sheets are used. These encoding sheets (SOFTWARE PACKAGE) bulletins are available from the TI sales office.

## standard devices

Because certain codes are widely used, TI has created a series of standard devices, which are available off the shelf and for which there is no coding charge. The most widely used standard device is:
TMS 4103 JC USASCII CODE (See attached character format).

Organization: 64-Character Storage
35-Bit Character Matrix
6 Parallel Character Address Input
Chip Enabled by Logic 1 Applied to $I_{7}$
Other Available Standard Circuits:

- TMS 4177 JC and 4178 JC. These two devices are used as a unit to implement a $7 \times 10$ row output character generator. The two devices are wired OR and are scanned in succession.
- USASCII Code
- 64 Character Storage
- 7 Bit Parallel Input

See attached character format.
— TMS 4179 JC.

- EBCDIC Code
- 64 Character Storage
- 7 Bit Parallel Input

See attached character format.


II INTERNAL USE ONLY DECEDE DECK NUMBER CEDING ORGANIZATIEN



TEXAS INSTRUMENTS INCORPORATED
MOS COLUMN OUTPUT CHARACTER GENERATOR - TMS 4100 JC SERIES


Coding Sheet 1 of

CUSTOMER TICATALOG
CUSTOMER PART NO. CIRCUIT

Coding Symbols
1 - Most Negative Input
0 - Most Positive Input
X - Don't Care Condition
OPTIONS:

- 32 Characters - $5 \times 14$
${ }_{1}{ }_{6}$, Chip Enable:
$1 \square$
$(17$ Must be $X$ )
32 Characters $-5 \times 13$
${ }^{1}{ }_{6}$. Chip Enable:
$\begin{array}{ll}1 & \square \\ 0 & \square\end{array}$
(t) 64 Characters $-5 \times 7$
$I_{6}$ is 0 , Coding Sheet No. 1
$I_{6}$ is 1 , Coding Sheet No. 2
If $I_{7}$ is used as Chip Enable:
1
0
0
$\times \quad \square$

For TI Use Only:
TI Part No. TMS 4179 JC
Engineering Approval BJB
Decode Deck 3
Character Array 0.2
Decode Array 0.3

TEXAS INSTRUMENTS INCORPORATED


# TMS4300JC <br> 4096-bit static read-only memory 

preliminary information

## FEATURING

- 4096-Bit Capacity
- Static operation
- Access time less than 1 microseconds (single-ended buffer, TTL load)
- Four organizations available
- Open-drain output buffers or double ended buffers
- TTL compatible


## description

The TMS 4300 JC series is a family of static read-only memories with a capacity of 4096 bits. Four memory organizations and 2 output buffer configurations are provided through single-level mask programming.

The memory may be organized as 4096 words of one bit, 2048 words of two bits, 1024 words of four bits, or 512 words of eight bits.

Two types of output buffers are available:

- Single-Ended (open drain)

Designed for driving TTL, this output has one MOS device with its drain at the output and its source at chip ground.

- Double-Ended

Designed for driving the inputs to other MOS integrated circuits and devices, this version has its own MOS load resistor provided internally. It requires no additional external circuitry.

The chip select may be programmed for either logic 1 or logic 0 operation. Depending on the organization, select inputs $\mathrm{I}_{9}, \mathrm{I}_{10}$ and $\mathrm{I}_{11}$ can also be used as chip select inputs. The SOFTWARE PACKAGE describes each specific case.

## logic definition

Negative logic is assumed
a) Logic $1=$ most negative voltage
b) Logic $0=$ most positive voltage .

# TMS4300JC <br> 4096-bit static read-only memory 

## operation

The TMS 4300 JC series features static operation. No clocks are required. The output data will remain valid as long as the input address (including chip select) remains unchanged.
"Access time" is defined as the maximum time required for all outputs to reach the minimum logic 1 levels or maximum logic 0 levels with the correct data. This time is measured from that point in time at which all address inputs and chip-select inputs are valid.

A disable input on the chip select input will cause the outputs to become open circuits on the "singleended" (open-drain) type output buffer and will cause the outputs to go to $\mathrm{V}_{\mathrm{DD}}$ on the double-ended (push-pull) type output buffer.

The number of words per output is increased by hardwiring together the outputs of different devices. Note that, when using the hardwired output technique, all devices should have single-ended buffers. Hardwiring outputs performs the AND function in negative logic.

## data encoding

The data to be stored in the memory must be submitted to TI on computer-punched cards.

Information concerning chip organization, type of output buffer, and chip select must be submitted to TI on a standard form.

A SOFTWARE PACKAGE available from TI describes both documents.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $\mathrm{V}_{\text {DD }}$ range (See Note 1) . . . . . . . . . . . . . . . . . -30 V to 0.3 V
Supply voltage $\mathrm{V}_{\mathrm{GG}}$ range (See Note 1) . . . . . . . . . . . . . . . . . -30 V to 0.3 V
Data input voltage ranges (See Note 1) . . . . . . . . . . . . . . . . . -30 V to 0.3 V
Operating free-air temperature range . . . . . . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
NOTE 1. These voltage values are with respect to network ground terminal.

## TMS4300JC

## 4096-bit static read-only memory

recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX |
| :--- | :---: | :---: | :---: |
| Supply voltage $V_{D D}$ | -11 | -14 | -16 |
| Supply voltage $V_{G G}$ | -22 | -28 | -29 |
| Input, chip select logic 1 | -9 | -14 | -16 |
| Input, chip select logic 0 | +0.3 | 0 | -3 |
| Address pulse width $V_{D D}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-28 \mathrm{~V}$ | 500 |  | V |
| Address pulse width $\mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-24 \mathrm{~V}$ | 550 |  | ns |
| Chip select pulse width $\mathrm{V}_{\mathrm{DD}}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-28 \mathrm{~V}$ | 150 |  | ns |
| Chip select pulse width $\mathrm{V}_{\mathrm{DD}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-24 \mathrm{~V}$ | 200 |  | ns |

Maximum speed of operation will be obtained when operating at nominal conditions. The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., $+12 \mathrm{~V}, 0,-12 \mathrm{~V}$ ).
electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Iout(1) | Logic 1 output current (Note 1) | -14 V applied to output |  |  | 10 | $\mu \mathrm{A}$ |
| Iout(0) | Logic 0 output current (Note 1) | -14 V applied to output | 3 | 7.5 |  | mA |
| lout(0) | Logic 0 output current (Note 1) | $V_{D D}=12 \mathrm{~V}, \quad V_{G G}=-24 \mathrm{~V},$ <br> -12 V applied to output | 3 | 5.5 |  | mA |
| $V_{(0)}$ | Logic 0 output voltage (Note 1) | $10=0.5 \mathrm{~mA}$ |  | -0.25 | -0.6 | V |
| $\mathrm{v}_{\mathrm{O}}$ | Logic 0 output voltage (Note 1) | $\mathrm{I}_{0}=1 \mathrm{~mA}$ |  | -0.5 | -1 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Logic 0 output voltage (Note 1) | $\mathrm{I}_{\mathrm{O}}=2 \mathrm{~mA}$ |  | -1.1 | -2 | v |
| $\mathrm{V}_{\text {out(1) }}$ | Logic 1 output voltage (Note 2) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ | -11 |  | -14 | V |
| $V_{\text {out (0) }}$ | Logic 0 output voltage <br> (Notes $2 \& 3$ ) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ | 0 |  | -2.0 | V |
|  | Power dissipation |  |  | 250 |  | mW |
| IL | Input leakage current | -14 V applied to input |  |  | 1 | $\mu \mathrm{A}$ |
|  | Input capacitance | $\mathrm{f}=140 \mathrm{kHz}$ |  | 8.5 |  | pF |
|  | Chip select input capacitance | $\mathrm{f}=140 \mathrm{kHz}$ |  | 3.5 |  | pF |
| IDD | Drain current |  |  | 10 | 25 | mA |
| IGG | Gate current |  |  | 0.5 | 1 | mA |

NOTES:

1. Open-drain buffer
2. Push-pull buffer
3. For $2048 \times 2$ or $4096 \times 1$, minimum voltage is 3.0 V .
4. All voltages are with respect to $\mathrm{V}_{\mathrm{SS}}$.
dynamic electrical characteristics (under nominal operating conditions and at $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{ll}  & \text { Access time TTL load } \\ { }^{\mathrm{t}} \mathrm{~A} 1 & \\ & \text { (See Notes } 1 \& 2 \text { ) } \end{array}$ | $\begin{array}{lll} \mathrm{V}_{\mathrm{SS}}=+14 \mathrm{~V}, & \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}, & \mathrm{~V}_{\mathrm{GG}}=-14 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=+12 \mathrm{~V}, & \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}, & V_{\mathrm{GG}}=-12 \mathrm{~V} \end{array}$ |  | $\begin{aligned} & 500 \\ & 600 \end{aligned}$ | $\begin{aligned} & 900 \\ & 950 \end{aligned}$ | ns ns |
| $\begin{array}{ll} \hline{ }^{\text {t}} \mathrm{A} 2 & \text { Access time TTL load } \\ & \text { (See Notes 1 \& 2) } \end{array}$ | $\mathrm{V}_{\mathrm{SS}}=+14 \mathrm{~V}$, $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{GG}}=-14 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{SS}}=$ $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V}$ |  | $\begin{aligned} & 450 \\ & 550 \end{aligned}$ | $\begin{aligned} & 900 \\ & 950 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
|   <br> $\mathbf{t}_{\mathbf{d}}$ Access time RC load <br>  (See Notes $1 \& 2$ ) | $\begin{array}{lll} \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, & \mathrm{~V}_{\mathrm{DD}}=-14 \mathrm{~V}, & \mathrm{~V}_{\mathrm{GG}}=-28 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, & \mathrm{~V}_{\mathrm{DD}}=-12 \mathrm{~V}, & \mathrm{~V}_{\mathrm{GG}}=-24 \mathrm{~V} \end{array}$ |  | $\begin{aligned} & 600 \\ & 700 \end{aligned}$ | $\begin{aligned} & 900 \\ & 950 \end{aligned}$ | ns <br> ns |
|  Fall time RC load <br>  (See Notes $1 \& 2)$ | $\begin{array}{lll} \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, & \mathrm{~V}_{\mathrm{DD}}=-14 \mathrm{~V}, & \mathrm{~V}_{\mathrm{GG}}=-28 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, & \mathrm{~V}_{\mathrm{DD}}=-12 \mathrm{~V}, & \mathrm{~V}_{\mathrm{GG}}=-24 \mathrm{~V} \end{array}$ |  | $\begin{aligned} & 200 \\ & 250 \end{aligned}$ | $\begin{aligned} & 400 \\ & 450 \end{aligned}$ | ns <br> ns |
| ${ }^{\text {t }}$ 1 1 Access time (Notes 2 \& 3) |  |  | 0.8 | 2 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ 2 2 Access time ( Notes 2 \& 3) |  |  | 1.4 | 2 | $\mu \mathrm{s}$ |

NOTES: 1. Open ended buffer
2. See Switching Diagram
3. Push-pull buffer $R_{L}=17 \mathrm{k} \Omega \quad \mathrm{C}=\mathbf{2 0} \mathrm{pF}$
switching diagram double ended buffer


The material herein is believed to be accurate and

## TMS4300JC

4096-bit static read-only memory
switching circuit (TTL load) and typical TTL interface (single-ended buffer)

switching diagram (TTL load)

switching diagram and parametric measurement information RC load (single-ended buffer)

mechanical data

The TMS 4300 JC is mounted in a 24 -pin hermetically sealed dual-in-line package consisting of goldplated metal, ceramic sandwich body, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.600 -inch centers.

## TMS4300JC <br> 4096-bit static read-only memory <br> pin configuration

Depending on the organization of the memory, four pin configurations may be used:

| PIN No. | CHIP ORGANIZATION |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $512 \times 8$ | $1024 \times 4$ | $2048 \times 2$ | $4096 \times 1$ |
| 1 | 11 | $\mathrm{I}_{1}$ | 11 | 11 |
| 2 | 10 | ${ }^{1} 0$ | 10 | 10 |
| 3 | CE | CE | CE | CE |
| 4 | 111 | 111 | 111 | 111 |
| 5 | 110 | 110 | ${ }_{10}$ | 110 |
| 6 | 19 | 19 | 19 | 19 |
| 7 | $\mathrm{V}_{\mathrm{GG}}$ | $\mathrm{V}_{\mathrm{GG}}$ | $\mathrm{V}_{\mathrm{GG}}$ | $\mathrm{V}_{\text {GG }}$ |
| 8 | $V_{\text {DD }}$ | $V_{\text {DD }}$ | $V_{\text {DD }}$ | $V_{\text {DD }}$ |
| 9 | $\mathrm{O}_{8}$ | NC | NC | NC |
| 10 | 07 | NC | NC | NC |
| 11 | $\mathrm{O}_{6}$ | $\mathrm{O}_{4}$ | NC | NC |
| 12 | $\mathrm{O}_{5}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{2}$ | NC |
| 13 | $\mathrm{O}_{4}$ | $\mathrm{O}_{2}$ | NC | $\mathrm{O}_{1}$ |
| 14 | $\mathrm{O}_{3}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{1}$ | NC |
| 15 | $\mathrm{O}_{2}$ | NC | NC | NC |
| 16 | $\mathrm{O}_{1}$ | NC | NC | NC |
| 17 | $\mathrm{v}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ |
| 18 | 18 | 18 | 18 | 18 |
| 19 | 17 | 17 | 17 | 17 |
| 20 | 16 | $1_{6}$ | ${ }_{6} 6$ | ${ }_{6}$ |
| 21 | $\mathrm{I}_{5}$ | $I_{5}$ | $I_{5}$ | $I_{5}$ |
| 22 | 14 | $1_{4}$ | $\mathrm{I}_{4}$ | 14 |
| 23 | 13 | $1_{3}$ | $I_{3}$ | 13 |
| 24 | $\mathrm{I}_{2}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{2}$ | $1_{2}$ |

I INPUT
O OUTPUT
NC NOT CONNECTED
off-the-shelf devices

For demonstrating the operation of the TMS 4300 JC series, two standard catalog parts are available:
TMS 4305 JC - this device is organized as 512 words $\times 8$ bits and has a single-ended output buffer.
The memory is programmed with a sine table.
The $0-90^{\circ}$ arc is divided into 512 arcs and the value is given in binary form on the eight outputs.
TMS 4306 JC - This device is identical to the TMS 4305 JC, except for the output buffer, which is of the push-pull variety.



| INPUT |  |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ADDRESS | $0_{1}$ | $0_{2}$ | $0_{3}$ | $0_{4}$ | 0 | 0 | 0 |
| 128 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |

INPUT ADDRESS


truth table, TMS 4305 JC (sheet 2 of 2)



# TMS4500JC,TMS4600JC,TMS4700JC 2048-bit high speed static read only memories <br> preliminary information 

## FEATURING

## - Low threshold technology

- Static operation
- Access time under $\mathbf{6 0}$ ns
- Open drain outputs
- Low power dissipation
- 128 words of 16 bits TMS 4500 JC
- 256 words of 8 bits TMS 4600 JC
- 512 words of 4 bits TMS 4700 JC


## description

The TMS 4500 JC, TMS 4600 JC, and TMS 4700 JC series are groups of high-speed read-only-memory integrated circuits constructed on a single monolithic chip with MOS P-channel enhancement-mode transistors. The memory content is specified by the customer and is permanently programmed on the chip during the manufacturing process. Access times typically less than fifty nanoseconds are possible. High speed is obtained by using TTL or equivalent logic for decoding inputs and sensing outputs.

## application

The primary function of the TMS 4500 JC, TMS 4600 JC, and TMS 4700 JC ROMS is to provide a fast access time non-destructive readout memory for systems with limited space and low power consumption requirements.

## device operation notes

The circuit designer has considerable control over output levels of the device. Output logic 1 levels spanning almost three decades of voltage may be obtained with the proper selection of $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {in }}$ and $R_{L} \cdot V_{D D}$ is applied to the device outputs through external load resistors with an ouput voltage swing being developed across the external load. Although output voltage levels may be increased by increasing $R_{L}$, propagation time through the device is also increased. The circuit designer must therefore decide what trade-offs will be made with respect to access time and output voltage swing.

The TMS 4500 JC has a 16 -lead input section that is capable of decoding 128 valid input address codes. The input section is divided into three subgroups B, C, and D. Sections B and C have four inputs and Section D has eight inputs.

## TMS4500JC,TMS4600JC,TMS4700JC 2048-bit high speed static read only memories

## device operation notes (continued)

The TMS 4600 JC has an 18 -lead input section that is capable of decoding 256 valid input address codes. The input section is divided into four subgroups, $A, B, C$, and $D$. Section $A$ has two inputs. Sections $B$ and $C$ each have four inputs and Section $D$ has eight inputs.

The TMS 4700 JC has a 20 -lead input section that is capable of decoding 512 valid input address codes. The input section is divided into four subgroups, A, B, C, and D. Section A has four inputs. Sections B and $C$ each have four inputs and Section $D$ has eight inputs.

Only one input lead in each of the input sections may be at a logic 1 level at any given time. All other inputs must be at a logic 0 level. The circuit has negative logic inputs and positive logic outputs.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $\mathrm{V}_{\mathrm{DD}}$ range (See Note) . . . . . . . . . . . . . . . . . . -22 V to +0.3 V
Data input voltage $\mathrm{V}_{\text {in }}$ range (See Note) . . . . . . . . . . . . . . . . . - 22 V to +0.3 V
Operating free-air temperature $\mathrm{T}_{\mathrm{A}}$ range . . . . . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage temperature $\mathrm{T}_{\mathrm{S}}$ range . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
NOTE: These voltage values are with respect to $\mathrm{V}_{\text {SS }}$.
recommended operating conditions

| CHARACTERISTICS |  | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ | Supply voltage | -11 | -20 | -21 | V |
| $V_{\text {in(1) }}$ | Voltage required to ensure a logic 1 at any input | -10 | -18.5 | -21 | V |
| $V_{\text {in(0) }}$ | Voltage required to ensure a logic 0 at any input | +0.3 | 0 | $-1.0$ | V |
| $\mathrm{t}_{\mathrm{r}}$ | Input voltage rise time ( $10 \%-90 \%$ ) | 10 | 20 |  | ns |
| $t_{f}$ | Input voltage fall time (90\% - 10\%) | 10 | 20 |  | ns |
| $\mathrm{R}_{\mathrm{L}}$ | Load Resistance | 100 | 250 |  | $\Omega$ |

## TMS4500JC,TMS4600JC,TMS4700JC 2048-bit high speed static read only memories

electrical characteristics, at nominal operating conditions and $25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {out (1) }}$ | Logic 1 output voltage developed across $R_{L}$ WRT $V_{D D}$ | $\begin{aligned} & R_{L}=250 \Omega, \quad V_{D D}=-20 \mathrm{~V}, \\ & V_{\text {in }(1)}=-18.5 \mathrm{~V} \end{aligned}$ | 80 | 100 |  | mV |
| $V_{\text {out (0) }}$ | Logic 0 output voltage developed across $\mathrm{R}_{\mathrm{L}}$ WRT $\mathrm{V}_{\mathrm{DD}}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=250 \Omega, \quad \mathrm{~V}_{\mathrm{DD}}=-20 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{in}(1)}=-18.5 \mathrm{~V} \end{aligned}$ |  | 0 |  | mV |
| $\mathrm{ta}_{1}$ | Access time to a 1 level | See Voltage Waveforms |  | 25 | 50 | ns |
| $\mathrm{ta}_{\mathrm{a}}$ | Access time to a 0 level | See Voltage Waveforms |  | 30 | 55 | ns |
| $t_{\text {off }}$ | Turn-off time from a 1 level to a 0 | See Voltage Waveforms |  | 30 | 50 | ns |
| TW | Width of data pulse | $R_{L}=250 \Omega$, See Voltage Waveforms | 110 | 300 |  | ns |
| $\mathrm{C}_{\text {out }}$ | Output capacitance to ground | Any output lead |  |  | 8.0 | pF |
| $\mathrm{C}_{\text {in }(\mathrm{A})}$ | Input capacitance to ground* | Any input lead - Section A |  |  | 12.0 | pF |
| $\mathrm{C}_{\text {in }}(\mathrm{B})$ | Input capacitance to ground | Any input lead - Section B |  |  | 14.8 | pF |
| $\mathrm{C}_{\text {in }(\mathrm{C})}$ | Input capacitance to ground | Any input lead - Section C |  |  | 16.0 | pF |
| $\mathrm{C}_{\text {in }}(\mathrm{d})$ | Input capacitance to ground | Any input lead - Section D |  |  | 22.0 | pF |

* Section A does not exist in TMS 4500 JC.
voltage waveforms


The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change

## TMS4500JC,TMS4600JC,TMS4700JC

## 2048-bit high speed static read only memories

typical characteristics

system diagram


# TMS4500JC,TMS4600JC,TMS4700JC 2048-bit high speed static read only memories 

## typical circuits



NOTES: 1. Address to inputs of ROM must not be connected to ground.
2. Electrical characteristics on page 2 apply only from ROM input to ROM output.
3. For faster speed, a SN 74 H 20 can replace a SN 74 H 21 .
4. $\mathrm{Q} 1, \mathrm{Q} 2$ and Q 3 are 2 N 2369 .
mechanical data and pin configurations

The TMS 4500 JC is mounted in a 40 -pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.600 -inch centers.


## TMS4500JC,TMS4600JC,TMS4700JC <br> 2048-bit high speed static read only memories

mechanical data and pin configurations (continued)

The TMS 4600 JC and TMS 4700 JC are mounted in a 28 -pin hermetically sealed dual-in-line package, consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mounting-hole rows of 0.600 -inch centers.
$A=$ INPUT
$B=$ INPUT
$C=$ INPUT
D = INPUT
O = OUTPUT
$v_{S S}=$ SUBSTRATE


# TMS4880JC <br> static read-only memory for parallel output character generator applications 

preliminary information

## FEATURING:

- Static operation
- 2736-bit capacity
- 37 parallel outputs
- $\mathbf{7 6}$ characters of $\mathbf{3 6}$ bits
- Optional input resistors
- 600 nsec maximum access time
- Single-ended open-drain output buffers


## description

The TMS 4880 JC series is a family of read-only memories manufactured using MOS P-channel enhance-ment-mode technology. All components in the series contain a 7-bit parallel input character address decoder complete with input inverters. Each input is also provided with an optional $17 \mathrm{k} \Omega$ resistor to $\mathrm{V}_{\mathrm{SS}}$ for internal pull-up. Open-drain output buffers are provided on all the 36 outputs for current mode interfacing. The memory organization and data are permanently stored by programming a single mask.
absolute maximum ratings over operating free-air temperature range

| Supply voltage $\mathrm{V}_{\mathrm{DD}}$ range (See Note 1) |
| :--- | . . . . . . . . . . . . . . . . . . . . . . . - 30 V to +0.3 V

NOTE 1. These voltage values are with respect to network substrate terminal ( $\mathrm{V}_{\mathrm{SS}}$ ).

## logic definition

Negative logic is assumed on the inputs
a) Logic $1=$ most negative voltage
b) Logic $0=$ most positive voltage

## TMS4880JC

static read-only memory for parallel output character generator applications

## recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX |
| :--- | :---: | :---: | :---: |
| Supply voltage VDD | -12 | -14 | -16 |
| Supply voltage $V_{\text {GG }}$ | -24 | -28 | -29 |
| Input logic 1 | -11 | -14 | -16 |
| Input logic 0 | +0.3 | V |  |

Maximum speed of operation will be obtained when operating at nominal conditions. The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplied (e.g., $+12 \mathrm{~V}, 0,-12 \mathrm{~V}$ ).
electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{1} 0$ | Output Logic 1 current | -14 V applied to output |  |  |  | 10 | $\mu \mathrm{A}$ |
| $l_{0}$ | Output Logic 0 current | -14 V applied to output |  | 0.6 | 0.8 |  | mA |
|  | Access time | $\mathrm{V}_{\mathrm{DD}}=-14 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{GG}}=-28 \mathrm{~V}$ |  | 400 | 600 | nsec |
|  | Access time | $\mathrm{V}_{\text {DD }}=-12 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{GG}}=-24 \mathrm{~V}$ |  | 600 | 800 | nsec |
|  | Input Leakage Current (Note 1) | -16 V applied to input |  |  |  | 1 | $\mu \mathrm{A}$ |
|  | Input Current (Note 2) | -14 V applied to input |  |  | 0.8 | 1.2 | mA |
|  | Power Dissipation | $\mathrm{V}_{\text {DD }}=-14 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{GG}}=-28 \mathrm{~V}$ |  | 300 | 450 | mW |

NOTES:

1. Internal resistor not connected.
2. Internal MOS resistor connected with nominal $17 \mathrm{k} \Omega$ value.

## mechanical data

Depending on the organization of the memory, two packages may be used. When the desired number of outputs is 30 or fewer, a 40-pin package is used with configuration $A$ as shown in the following table. When 31 to 36 outputs are desired, two 28 -pin packages are used in configuration $B$. The initial coding fee is the same for both of these configurations.

# static read-only memory for parallel output character generator applications 

mechanical data (continued)
PACKAGE PIN CONFIGURATION, TMS 4880 JC

| PIN NO. | A | B |  |
| :---: | :---: | :---: | :---: |
|  | TOTAL OUTPUTS 30 OR FEWER; | TOTAL OUTPUTS - 31 TO 36; TWO 28-PIN PACKAGES |  |
|  | ONE 40-PIN PACKAGE | FIRST 28-PIN PACKAGE | SECOND 28-PIN PACKAGE |
| 1 | $\mathrm{O}_{8}$ | $\mathrm{O}_{35}$ | $\mathrm{O}_{36}$ |
| 2 | $\mathrm{O}_{7}$ | $\mathrm{O}_{33}$ | $\mathrm{O}_{34}$ |
| 3 | $\mathrm{O}_{6}$ | $\mathrm{O}_{31}$ | $\mathrm{O}_{32}$ |
| 4 | $\mathrm{O}_{5}$ | $\mathrm{O}_{29}$ | $\mathrm{O}_{30}$ |
| 5 | $\mathrm{O}_{4}$ | $\mathrm{O}_{27}$ | $\mathrm{O}_{28}$ |
| 6 | $\mathrm{O}_{3}$ | $\mathrm{O}_{25}$ | $\mathrm{O}_{26}$ |
| 7 | $\mathrm{O}_{2}$ | $\mathrm{O}_{23}$ | $\mathrm{O}_{24}$ |
| 8 | $\mathrm{O}_{1}$ | $\mathrm{O}_{21}$ | $\mathrm{O}_{22}$ |
| 9 | $V_{\text {DD }}$ | $\mathrm{O}_{19}$ | $\mathrm{O}_{20}$ |
| 10 | $V_{G G}$ | $\mathrm{O}_{17}$ | $\mathrm{O}_{18}$ |
| 11 | GND | $\mathrm{O}_{15}$ | $\mathrm{O}_{16}$ |
| 12 | 17 | $\mathrm{O}_{13}$ | $\mathrm{O}_{14}$ |
| 13 | 16 | $\mathrm{O}_{11}$ | $\mathrm{O}_{12}$ |
| 14 | $\mathrm{i}_{5}$ | $\mathrm{O}_{9}$ | $\mathrm{O}_{10}$ |
| 15 | 14 | $\mathrm{O}_{7}$ | $\mathrm{O}_{8}$ |
| 16 | 13 | $\mathrm{O}_{5}$ | $\mathrm{O}_{6}$ |
| 17 | $\mathrm{I}_{2}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{4}$ |
| 18 | 11 | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ |
| 19 | $\mathrm{O}_{30}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\text {DD }}$ |
| 20 | $\mathrm{O}_{29}$ | $\mathrm{V}_{\mathrm{GG}}$ | $V_{G G}$ |
| 21 | $\mathrm{O}_{28}$ | GND | GND |
| 22 | $\mathrm{O}_{27}$ | 17 | 17 |
| 23 | $\mathrm{O}_{26}$ | 16 | 16 |
| 24 | $\mathrm{O}_{25}$ | 15 | 15 |
| 25 | $\mathrm{O}_{24}$ | 14 | 14 |
| 26 | $\mathrm{O}_{23}$ | 13 | 13 |
| 27 | $\mathrm{O}_{22}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{2}$ |
| 28 | $\mathrm{O}_{21}$ | 11 | 11 |
| 29 | $\mathrm{O}_{20}$ |  |  |
| 30 | $\mathrm{O}_{19}$ |  |  |
| 31 | 018 |  |  |
| 32 | $\mathrm{O}_{17}$ |  |  |
| 33 | $\mathrm{O}_{16}$ |  |  |
| 34 | $\mathrm{O}_{15}$ |  |  |
| 35 | $\mathrm{O}_{14}$ |  |  |
| 36 | $\mathrm{O}_{13}$ |  |  |
| 37 | $\mathrm{O}_{12}$ |  |  |
| 38 | $0_{11}$ |  |  |
| 39 | $0_{10}$ |  |  |
| 40 | $\mathrm{O}_{9}$ |  |  |

## TMS4880JC

## static read-only memory for parallel output character generator applications <br> applications

The TMS 4880 JC series is especially suitable for use as a character generator. Configuration A will give 76 characters in a $5 \times 6$ format and configuration $B$ will add the bottom row to give 76 characters in a $5 \times 7$ format as shown.

| CONFIGURATION B | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{5}$ | ¢ CONFIGURATION A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 06 | $\mathrm{O}_{7}$ | $\mathrm{O}_{8}$ | $\mathrm{O}_{9}$ | 010 |  |
|  | $\mathrm{O}_{11}$ | $\mathrm{O}_{12}$ | 013 | $\mathrm{O}_{14}$ | $\mathrm{O}_{15}$ |  |
|  | $\mathrm{O}_{16}$ | $\mathrm{O}_{17}$ | $\mathrm{O}_{18}$ | $\mathrm{O}_{19}$ | $\mathrm{O}_{20}$ |  |
|  | $\mathrm{O}_{21}$ | $\mathrm{O}_{22}$ | $\mathrm{O}_{23}$ | $\mathrm{O}_{24}$ | $\mathrm{O}_{25}$ |  |
|  | $\mathrm{O}_{26}$ | $\mathrm{O}_{27}$ | $\mathrm{O}_{28}$ | $\mathrm{O}_{29}$ | $\mathrm{O}_{30}$ |  |
|  | $\mathrm{O}_{31}$ | $\mathrm{O}_{32}$ | $\mathrm{O}_{33}$ | $\mathrm{O}_{34}$ | $\mathrm{O}_{35}$ |  |

NOTE: The 36th bit is not generally used for the display but is associated with a cascade (chip enable etc.)

## TTL interface


*Select value of R for system speed and power requirements.
A. RECOMMENDED INTERFACE TO STANDARD TTL

No input resistors are necessary if internal input resistors are specified.

B. DIRECT LOW POWER TTL INTERFACE

## TMS4880JC <br> static read-only memory for parallel output character generator applications

custom circuits

The TMS 4880 JC series is programmed during the gate oxide removal staqe of manufacturing. Only one mask per unique design need be created and all other processing steps remain the same for all devices. Options available to the customer during programming are:

- Character Format
- Enable Logic Polarity
- Input Resistors

The data to be stored in the memory must be submitted to TI on computer-punched cards.

Information concerning chip organization, type of output buffer, and chip select must be submitted to TI on a standard form.

A SOFTWARE PACKAGE bulletin available from TI describes both documents.

## standard circuits

Because certain codes are widely used, TI has created a series of standard devices, which are available off the shelf and for which there is no coding charge. The most widely used standard device is: TMS 4886 JC USASCII CODE (See attached character format).

Organization: 64 Character Storage
25 -Bit Character Matrix (5 $\times 5$ )
40-Pin Package

## TMS4880JC

## static read-only memory for parallel

 output character generator applications

The material herein is believed to be accurate and
T1 INTERNAL USE ONL
decode deck number
cODING ORGANIZATION

## programmable logic arrays

Programmable logic arrays represent an economical and efficient way to implement random logic using programmable techniques. By random logic we mean a logic circuit that is not strongly structured, as opposed to such circuits as shift registers, read-only memories, etc. When a random logic circuit is implemented in MOS, a large part of the chip area is used for interconnection between the cells, as can be seen from the pictures below. This area is essentially wasted.

RANDOM LOGIC CHIP


SHIFT REGISTER CHIP


## SOME ECONOMICS

A customer who wants to build a random logic circuit can choose any of three ways: use bipolar, relatively low complexity, integrated circuits; use a custom MOS circuit; use a programmable MOS circuit (such as read-only memory or a PLA).

A custom MOS circuit will be designed from scratch. We will take the customer's logic and implement it on a piece of silicon. We will, of course, try to reduce the size of the chip as much as possible, but there will still be a large inactive area for interconnections. With the programmable approach we start with a circuit that is already designed. In order to program the device, we just modify one of our masks, and this is accomplished easily and economically.

## PLA STRUCTURE

The PLA structure is extremely simple. Any logic equation can be written as a sum of products or as a product of sums, and that is exactly what has been implemented on the array.

The logic expression is written as a sum of products:

- A first programmable matrix generates the products terms (AND matrix)
- A second programmable matrix generates the sum of products (OR matrix)
- Flip-flops are used in feedback loops to permit implementation of sequential logic.


1) AND Matrix

The role of the AND matrix is to form the product terms of the input terms, and their complements.
The number of product terms has been arrived at by heuristic methods. We have set a limit of 60 product terms for the TMS 2000 JC, and 72 for the TMS 2200 JC.

## programmable logic arrays

PLA ‘AND' MATRIX
LOGIC EQUIVALENT OF
PLA 'AND' MATRIX

2) OR Matrix (Sum of products)

PLA 'OR' MATRIX
LOGIC EQUIVALENT OF PLA 'OR' MATRIX


The AND matrix feeds into the OR matrix. The OR matrix generates sums of product terms. Some of the outputs of the OR matrix are fed to the outside while others are fed back to the first matrix (AND) through flip-flops.

Both matrices are programmable. A product term can be of as many of the inputs and their complements as the designer wants. By this same token a sum of product terms can be of as many of the products as the designer wishes.

## LOGIC EQUIVALENT OF PLA ORGANIZATION



$$
\begin{aligned}
& \overline{(\overline{A \cdot B}) \cdot(\overline{C \cdot D}) \quad \Longrightarrow \quad(A \cdot B)+(C \cdot D), ~(A)} \\
& (\overline{\mathrm{A} \cdot \mathrm{~B}}) \cdot(\overline{\mathrm{C} \cdot \mathrm{D}}) \quad \overline{ } \\
& (A \cdot B)+(C \cdot D)
\end{aligned}
$$

## 3) Feedback Loops, Flip-Flops

In order to implement sequential logic, feedback loops are necessary. These feedback loops must be timed. If we fed back directly the outputs of this second matrix (OR matrix) to the inputs of the first matrix (AND), a race condition could develop. We use one JK master-slave flip-flop per feedback loop to take care of this timing. We are able to reset all these flip-flops to initialize the logic. The designer is free to choose which and how many outputs are fed back to the first matrix.

## programmable logic arrays

## PLA VERSUS ROM

As we have just seen, a PLA is actually a big Read Only Memory that has been adapted to the implementation of random logic. How does a PLA differ from a ROM and what are the advantages?

## 1) Combinational Logic

Combinational logic is easily implemented on a read-only memory. The truth table is written in such a way that the outputs are logic functions of the inputs.


The main drawback to this scheme is that everytime an input variable is added, the size of the ROM is doubled. This is because the decode scheme of the read-only memory is exhaustive. All the product terms are generated, and that soon becomes prohibitive. To do what our PLA TMS 2000 JC does through straight read-onlymemory techniques would take $2^{25}$ words ( 17 external inputs and 8 inputs from the flip-flops), that is $8,288,608$ words of 26 bits ( 18 external outputs and 8 feedback loops) - or a total capacity of $218,103,808$ bits which is a ludicrous size for any read-only memory.

In a PLA we do not generate all the product terms. We have set the limit at 60 product terms for the TMS 2000 JC and to 72 for the TMS 2200 JC. These numbers have been arrived at through heuristic methods and have proven to be sufficiently large. It is not often that an equation is presented with 60 terms, each one being a product of up to 25 variables.

## 2) Sequential logic

To perform sequential logic with a read-only memory, the outputs must be fed back to the inputs through a gating arrangement.

This is comparatively easy to do but has drawbacks.

- For each feedback loop two package pins are wasted.
- The gating arrangement has to be provided.
- Initialization of the logic is difficult.

In the PLAs the feedback loops are never brought outside, which saves a number of pins. The initialization is easy because JK flip-flops are used.

ROM CONNECTED TO PERFORM SEQUENTIAL LOGIC


## CATALOG PLAs

We presently have two catalog PLAs:

| TMS 2000 JC | TMS 2200 JC |
| :--- | :--- |
| 40 pins | 28 pins |
| 17 external inputs | 13 externa! inputs |
| 18 outputs | 10 outputs |
| 8 flip-flops | 10 flip-flops |
| 60 product terms | 72 product terms |

These devices are produced using silicon nitride technology, which permits easy interface with TTL/DTL.

## DESIGN CONSIDERATIONS

1) Logic design

Logic design with PLAs is easy. With the PLA approach the designer writes down the logic equations of each of the outputs in terms of the external inputs and feedback inputs.

Once this is done the programming of the matrices is handled by a computer program. A SOFTWARE PACKAGE bulletin describes in detail the mechanical aspects of the operation.

## 2) Design efficiency

The PLA is an extremely powerful tool. The designer must be careful to use as fully as possible the capability of the PLAs. To help him do that we have published a SOFTWARE PACKAGE bulletin and application report which includes design considerations. We have found the PLA technique to be extremely efficient from a silicon real-estate point of view.

# TMS2000JC, TMS2200JC programmable logic arrays 

preliminary information

## FEATURING

- Low-threshold MOS/bipolar technology
- Static operation
- Push-pull or single-ended output buffers
- Optional internal MOS pull-up resistor on inputs
- Hermetic ceramic dual-in-line package
- TTL compatible


## description

The programmable logic array (PLA) is a device that is programmable by gate oxide mask. It is used to perform sequential and combinational logic.

The TMS 2000 JC and TMS 2200 JC series are groups of programmable logic arrays manufactured using P-channel enhancement-mode, low-threshold MOS and NPN bipolar techniques.

A PLA is a unique combination of master-slave JK flip-flops and static read-only memories on a single MOS/LSI chip. The programmable logic arrays have been designed to permit the implementation of custom random logic with the same low cost and quick turnaround using a read-only memory. Sequential and combinational logic may be implemented in a PLA. The logic is described in the form of Boolean equations, which are converted by TI software routines into the gate oxide mask.

In the TMS 2000 JC seventeen external inputs and the eight flip-flop outputs are combined by a product term generator into 60 product terms. These are then combined by a sum-of-product-terms generator into 16 lines for the 8 J and 8 K inputs to the 8 JK master-slave flip-flops and into 18 external outputs. The flip-flop operation is controlled by a common reset input and a single clock.

In the TMS 2200 JC thirteen external inputs and the ten flip-flop outputs are combined by a product term generator into 72 product terms. These are then combined by a sum-of-product-terms generator into 20 lines for the 10 J and 10 K inputs to the 10 JK master-slave flip-flops and into 10 external outputs. The flip-flop operation is controlled by a common reset input and a single clock.

The device inputs have optional internal pull-up resistors for easy interface. The output buffers incorporate bipolar NPN transistors and either push-pull or open-ended buffers may be chosen. These features facilitate interfacing the PLAs in TTL systems.
organization
TMS 2000 JC TMS 2200 JC
Number of product terms
60
72
Number of external inputs
17
13
Number of external outputs
18
10
Number of JK flip-flops
8
10
functional diagram of a programmable logic array (TMS 2000 JC)


The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change slightly after full characterization.

## TMS2000JC, TMS2200JC programmable logic arrays

## operation

1) Input

The present external inputs and the previous flip-flop outputs control the state of the internal flip-flops.
2) Internal

Data is entered into the master flip-flop during the positive edge of the clock inputs, while the slave flip-flop is set during the negative edge.

The flip-flops may be reset at anytime by applying a low voltage on the reset input. However, if the reset input is taken high while the clock is high, an indeterminate flip-flop state may result.
3) Output

The external outputs can be a function of the present inputs or the present flip-flop outputs, or a function of both.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $\mathrm{V}_{\mathrm{DD}}$ range (See note) . . . . . . . . . . . . . . . . . . -15 V to +0.3 V
Supply voltage $\mathrm{V}_{\mathrm{GG}}$ range (See note) . . . . . . . . . . . . . . . . . . -25 V to +0.3 V
Clock and data input voltage ranges (See note) . . . . . . . . . . . . . . -15 V to +0.3 V
Operating free-air temperature range . . . . . . . . . . . . . . . . . . $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300 mW
NOTE: These voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$.
logic definition

Positive logic is assumed
a) Logic $\mathbf{1}=$ most positive voltage
b) Logic $0=$ most negative voltage

# TMS2000JC, TMS2200JC <br> programmable logic arrays 

recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage $\mathrm{V}_{\text {DD }}$ | -4.7 | -10 | -11 | V |
| Supply voltage $\mathrm{V}_{\mathrm{GG}}$ | -15 | -17 | $-18.5$ | V |
| $\mathrm{V}_{\text {in }}(0)$ with internal resistor (TTL) | -4 | -5 | $-5.25$ | V |
| $\mathrm{V}_{\text {in }}(1)$ with internal resistor (TTL) | 0 | -5 | -1.5 | V |
| $\mathrm{V}_{\text {in(0) }}$ without internal resistor (MOS) | -4 | -5 | -11 | V |
| $\mathrm{V}_{\text {in(1) }}$ without internal resistor (MOS) | +0.3 | -0.5 | $-1.5$ | V |

NOTE: All voltages are with respect to $V_{\text {SS }}$.

The design of the unit permits a broad range of operations that allows the user to take advantage of readily available power supplies (e.g., $+5 \mathrm{~V},-5 \mathrm{~V},-12 \mathrm{~V}$ ).
electrical characteristics at nominal operating conditions and $25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS ${ }^{\dagger}$ | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {out(1) }}$ | Logical 1 output voltage | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \sqrt{\bar{l}}$ to $\mathrm{V}_{\text {DD }}$ (See Note 1 ) | 0 | $-0.7$ | -1.0 | $v$ |
| $V_{\text {out (0) }}$ | Logical 0 output voltage | $R_{L}=10 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {SS }}$ (See Note 1) | -8 | -9 | -10 | V |
| $V_{\text {out }}$ (1) | Logical 1 output voltage | $\mathrm{R}_{\mathrm{L}}=6.8 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{GG}}$ (See Note 2) | 0 | $-0.7$ | $-1.0$ | V |
| $\mathrm{V}_{\text {out }}(0)$ | Logical 0 output voltage | $\mathrm{R}_{\mathrm{L}}=6.8 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{GG}}($ See Note 1) | -10 | -11 | -17 | V |
| $1 \mathrm{in}(0)$ | Input leakage current | $\mathrm{V}_{\text {IN }}=-10 \mathrm{~V}$ (See Note 3) |  |  | $-1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{in}(0)}$ | With internal resistor (TTL) |  | -0.8 | -0.9 | -1.1 | mA |
| $l_{\text {in }}(1)$ | With internal resistor (TTL) |  | 0 | -40 | -125 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {in }}$ | Input impedance | $V_{\text {IN }}=0 \mathrm{~V}$ to -10 V (See Note 4) | 5 | 7 | 12 | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance | $V_{\text {IN }}=0, \quad f=1 \mathrm{MHz}$ |  | 3 | 5 | pF |
| IDD | Supply current into VDD terminal |  |  | 18 | 25 | mA |
| $\mathrm{I}_{\mathrm{GG}}$ | Supply current into $\mathrm{V}_{\mathrm{GG}}$ terminal |  |  | 1.0 | 4.0 | mA |
| IGG | Supply current into $\mathrm{V}_{\mathrm{GG}}$ terminal | See Note 5 |  | 15 | 20 | mA |

$\dagger$ Unless otherwise noted, $R_{L}=10 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{SS}}$.

NOTES: 1. Push-pull output buffers used
2. Single-ended output buffer used
3. Optional input resistors not used
4. Optional input resistors used
5. All outputs at logic 1

## TMS2000JC, TMS2200JC programmable logic arrays

switching characteristics at nominal operating conditions and $25^{\circ} \mathrm{C}$ (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\mathrm{p}}$ (data) | Width of data pulse | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$, | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ | 2.0 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {p }}$ (clock) | Width of clock pulse | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$, | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ | 0.5 |  |  | $\mu \mathrm{s}$ |
| ${ }_{\mathrm{p}}$ (reset) | Width of reset pulse | $C_{L}=30 \mathrm{pF}$, | $R_{L}=1 \mathrm{M} \Omega$ | 0.5 |  |  | $\mu \mathrm{s}$ |
| $f$ | Clock repetition rate | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$, | $R_{L}=1 \mathrm{M} \Omega$ | 0 |  | 200 | kHz |
| ${ }^{\text {d }}$ di | Propagation delay time from input to output with no clock | $C_{L}=30 \mathrm{pF}$, | $R_{L}=1 \mathrm{M} \Omega$ | 0.9 | 1.1 | $\begin{aligned} & 1.4\left(25^{\circ} \mathrm{C}\right) \\ & 1.9\left(85^{\circ} \mathrm{C}\right) \end{aligned}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| ${ }^{t} \mathrm{dr}$ | Propagation delay time from reset input to a change in external output | $C_{L}=30 \mathrm{pF}$, | $R_{L}=1 \mathrm{M} \Omega$ |  | 1.1 | $\begin{aligned} & 1.4\left(25^{\circ} \mathrm{C}\right) \\ & 1.9\left(85^{\circ} \mathrm{C}\right) \end{aligned}$ | $\mu \mathrm{s}$ $\mu \mathrm{S}$ |
| ${ }^{\text {t }}$ df | Propagation delay time from clock input to a change in external output | $C_{L}=30 \mathrm{pF}$, | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ | 0.9 | 1.1 | $\begin{aligned} & 1.4\left(25^{\circ} \mathrm{C}\right) \\ & 2.1\left(85^{\circ} \mathrm{C}\right) \end{aligned}$ | $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| ${ }^{t} d b$ | Delay time required between data input and positive edge of clock | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$, | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ | 1.9 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ da | Input hold time after negative edge of clock | $\mathrm{C}=30 \mathrm{pF}$, | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ | 0.1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {or }}$ | Output rise time (single-ended output) | $6.8 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{GG}}$ |  | 20 | 60 | 200 | ns |
| ${ }^{\text {of }}$ | Output fall time (single-ended output) | $6.8 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{GG}}$ |  | 100 | 250 | 350 | ns |
| ${ }^{\text {tor }}$ | Output rise time (push-pull output) | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$, | $R_{L}=1 \mathrm{M} \Omega$ | 20 | 60 | 200 | ns |
| $\mathrm{t}_{\text {of }}$ | Output fall time (push-pull output) | $C_{L}=30 \mathrm{pF}$, | $R_{L}=1 \mathrm{M} \Omega$ | 100 | 200 | 300 | ns |

timing diagram

voltage waveforms


NOTE: Times are measured at $10 \%$ and $90 \%$ points of the appropriate MOS or
TTL logic levels.

## TMS2000JC, TMS2200JC programmable logic arrays

mechanical data

The TMS 2000 JC is mounted in a 40-pin hermetically sealed, dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.600 -inch centers.

The TMS 2200 JC is mounted in a 28-pin hermetically sealed, dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.600 -inch centers.
package pin configuration - TMS 2000 JC

| PIN NO. | FUNCTION | PIN NO. | FUNCTION | PIN NO. | FUNCTION | PIN NO. | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $V_{D D}$ | 11 | $\mathrm{O}_{10}$ | 21 | RESET | 31 | $\mathrm{I}_{10}$ |
| 2 | $\mathrm{O}_{1}$ | 12 | $\mathrm{O}_{11}$ | 22 | $\mathrm{I}_{1}$ | 32 | $\mathrm{I}_{11}$ |
| 3 | $\mathrm{O}_{2}$ | 13 | $\mathrm{O}_{12}$ | 23 | $\mathrm{I}_{2}$ | 33 | $\mathrm{I}_{12}$ |
| 4 | $\mathrm{O}_{3}$ | 14 | $\mathrm{O}_{13}$ | 24 | $\mathrm{I}_{3}$ | 34 | $\mathrm{I}_{13}$ |
| 5 | $\mathrm{O}_{4}$ | 15 | $\mathrm{O}_{14}$ | 25 | $\mathrm{I}_{4}$ | 35 | $\mathrm{I}_{14}$ |
| 6 | $\mathrm{O}_{5}$ | 16 | $\mathrm{O}_{15}$ | 26 | $\mathrm{I}_{5}$ | 36 | $\mathrm{I}_{15}$ |
| 7 | $\mathrm{O}_{6}$ | 17 | $\mathrm{O}_{16}$ | 27 | $\mathrm{I}_{6}$ | 37 | $\mathrm{I}_{16}$ |
| 8 | $\mathrm{O}_{7}$ | 18 | $\mathrm{O}_{17}$ | 28 | $\mathrm{I}_{7}$ | 38 | $\mathrm{I}_{17}$ |
| 9 | $\mathrm{O}_{8}$ | 19 | $\mathrm{O}_{18}$ | 29 | $\mathrm{I}_{8}$ | 39 | CLOCK |
| 10 | $\mathrm{O}_{9}$ | 20 | $\mathrm{~V}_{\mathrm{SS}}$ | 30 | $\mathrm{I}_{9}$ | 40 | $\mathrm{~V}_{\text {GG }}$ |

package pin configuration - TMS 2200 JC

| PIN NO. | FUNCTION | PIN NO. | FUNCTION | PIN NO. | FUNCTION | PIN NO. | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $V_{\text {DO }}$ | 8 | $\mathrm{O}_{6}$ | 15 | $\mathrm{I}_{1}$ | 22 | $\mathrm{I}_{8}$ |
| 2 | $\mathrm{~V}_{\mathrm{GG}}$ | 9 | $\mathrm{O}_{7}$ | 16 | $\mathrm{I}_{2}$ | 23 | $\mathrm{I}_{9}$ |
| 3 | $\mathrm{O}_{1}$ | 10 | $\mathrm{O}_{8}$ | 17 | $\mathrm{I}_{3}$ | 24 | $\mathrm{I}_{10}$ |
| 4 | $\mathrm{O}_{2}$ | 11 | $\mathrm{O}_{9}$ | 18 | $\mathrm{I}_{4}$ | 25 | $\mathrm{I}_{11}$ |
| 5 | $\mathrm{O}_{3}$ | 12 | $\mathrm{O}_{10}$ | 19 | $\mathrm{I}_{5}$ | 26 | $\mathrm{I}_{12}$ |
| 6 | $\mathrm{O}_{4}$ | 13 | $\mathrm{~V}_{\mathrm{SS}}$ | 20 | $\mathrm{I}_{6}$ | 27 | $\mathrm{I}_{13}$ |
| 7 | $\mathrm{O}_{5}$ | 14 | RESET | 21 | $\mathrm{I}_{7}$ | 28 | CLOCK |

interfacing

## a) To TTL system

Each external input of the PLA has an optional internal MOS pull-up resistor available for interfacing with TTL. With $\mathrm{V}_{\mathrm{SS}}$ at +5 volts, this internal resistor serves to pull up a logic 1 from the TTL specified level of 2.4 V to $\mathrm{V}_{\mathrm{SS}}$.

## interfacing (continued)

The output buffer may be chosen at its programming stage as either push-pull or open-ended. To interface with TTL systems or when the wired-OR capability is required, the open-ended buffer would be used with an external resistor.

INTERFACE CIRCUITS WITH TTL SYSTEMS

b) To MOS systems

For input interfacing from other MOS devices, the internal pull-up resistors are not required.

The output buffer is selected as a push-pull type to provide a high-capacitive drive without the need of an external resistor.

INTERFACING WITHIN MOS SYSTEMS


The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change

## TMS2000JC, TMS2200JC programmable logic arrays

## custom programming

The logic functions performed by the PLA are controlled by programming or coding the product-termsgenerator matrix and the sum-of-product-terms-generator matrix.

The number of different product terms is limited to 60 (TMS 2000 JC) or 72 (TMS 2200 JC).

The logic equations define the sum of product terms. There will be one equation for each output and for each flip-flop input. A computer program is used to implement the logic equations on the chip.

Complete information on programming Texas Instruments MOS/LSI program logic arrays is contained in a PLA SOFTWARE PACKAGE.

## random access memories

The rapid evolution of MOS technology is causing the designer to re-evaluate his ideas on the practicality of MOS memories. Nobody expects MOS memories immediately to replace all magnetic memories, particularly in large main-frame applications. But rather new concepts are emerging which take advantage of the performance and cost benefits of MOS. Data handling systems using MOS random-access memories, and read-write scratch-pad memories are only a few of the more immediate applications of MOS memory technology.

## CHARACTERISTICS

MOS RAMs are ideally suited for those applications requiring small to medium-size storage capability, high speeds, and low power dissipation. They can replace core memories used for scratch pads or small computer needs while offering faster access times and a simpler drive circuitry. Their low access times make them attractive in applications where other semiconductor memories were considered, but found unsatisfactory for reasons of cost, power dissipation, or package count.

Random-access memories presently on the market are either static or dynamic.

- STATIC - An MOS flip-flop is used to store the information. Clocks are not needed. The data will stay in storage as long as the power is maintained.
- DYNAMIC - Clocks are used to maintain the data storage. Memory will be lost if the refresh clock is stopped.

Random-access memories can also be defined as:

- Fully-decoded Memories - A binary address determines the location in which the write or read operation is performed.
- Two-Dimensional Decode - The address of the word is given by an $X-Y$ select.

For small systems, fully-decoded memories are easier to use. However, the speed of a fully decoded random access memory is about 6 times less than the speed of an off-the-chip bipolar decode $\mathrm{X}-\mathrm{Y}$ select memory. Besides applications for large systems the same decode section may be used for several MOS chips, making the $\mathrm{X}-\mathrm{Y}$ select type of RAMs much more appealing for cost, speed, and power dissipation considerations.
random access memories


## FEATURES

Whatever type of MOS RAM is considered, the following features are inherent:

- Non Destructive Read Out - In an MOS RAM the reading of information does not affect the content stored. So it is not necessary to do a Write after every Read operation as is normal in magnetic memories. This is why the important parameter in an MOS memory is the access time rather than cycle time.
- Speed - Speeds of 200 ns with separate decoding, or 1 microsecond with decoding on the chip are typical.
- Power Dissipation - Power dissipation is typically one-tenth mW per bit.
- Flexibility - MOS memories are available in much smaller sizes then the equivalent core memories. The memory configuration is very flexible and can be altered without appreciably increasing the basic price.
- Environmental Characteristics (temperature range, mechanical, etc.) - Semiconductors are able to work in much more rugged environment then cores with much greater reliability.
- Cost - MOS Memories are already more economical than magnetic memories cores for small and medium size systems. Mass assembly techniques, such as beam lead MOS devices are being used to manufacture MOS memory systems and to further reduce the cost.


## random access memories

## TI DEVICES

TI produces two MOS memory elements:

- TMS 4003 JR - 256-bit high-speed random-access memory (with separate decode)
- TMS 4000 JC - 128-bit content addressable (associative) memory.


## TMS 4003 JC - 256-bit high-speed random-access memory

The TMS 4003 JC is a direct-address memory having 16 X -address and 16 Y -address lines. Any one of the 256 bits in the memory can be selected at a time by driving one X - and one Y -address line in coincidence. Sensing the logical state of the selected bit is achieved by differentially observing two outputs $D_{0}$ and $D_{1}$ digit lines. These same digit lines are also used to write information into an addressed bit. A block diagram of the TMS 4003 JC is shown below.

No clock signals are required to operate the TMS 4003 JC or retain information. Such a design is referred to as static distinguished from dynamic which requires the continuous application of single or multiple clock signals to function properly.

The memory organization of the TMS 4003 JC is referred to as 256 -words-by-1-bit, since an address can only select one bit at a time. Larger memory systems can be constructed using this $256 \times 1$ memory as a basic cell.

Paralleling address lines can increase word size. For example, if eight memories were connected by tying their respective X - and Y -address lines together, a 256 -word by 8 -bit memory would be formed. A single $\mathrm{X}-\mathrm{Y}$ address applied to this system would produce eight separate digital outputs.

The number of words can be increased by paralleling digit lines. For instance, to make a 1024 -word by 1-bit memory plane, four $256 \times 1$ memories are used, resulting in 32 X -address and 32 Y -address lines and a single output consisting of two digit lines.

Memory planes like the one described can be paralleled in the same manner as individual memories. If eight $1024 \times 1$ planes, for example, had their corresponding X - and Y -address lines connected together, a $1024 \times 8$ memory system would result. A total of 32 TMS 4003 JC MOS RAMs would be necessary for such a system. Even larger systems are possible, the ultimate size being limited by the drive capabilities of the external address and write circuitry.

## random access memories

DESCRIPTIVE BLOCK DIAGRAM OF THE TMS 4003 MOS RAM


TMS 4000 JC - 128-bit content-addressable memory

This device is a 128 -bit content addressable memory organized as 16 words of 8 bits.

A content-addressable memory (or CAM, also referred to as associative memory) is a storage medium that can be accessed by searching for data content. To cite a simple example, consider the four-word, four-bits-per-word memory. Suppose our problem is to find all words that contain the data:

$$
\begin{aligned}
& A=1 \text { or } 0 \text { (i.e., don't care) } \\
& B=1 \\
& C=0 \\
& D=1 \text { or } 0
\end{aligned}
$$

The conventional approach to solving this problem is to retrieve word 1 from memory, operate upon word 1's data to see if it matches the criteria, then retrieve word 2, operate upon word 2's data, etc., until all words have been searched. It is obvious that this conventional approach is quite time-consuming. Using the contentaddressable memory to be described here, however, all words are simultaneously tested for the condition X10X where X represents the don't care. Associated with each word is an interrogate output which gives an output signal if the data contained in that word matches the information that the memory is being interrogated for. The next step could be to simply count how many of the words matched; or, the next step could be to sequentially "read out" the words which matched so as to find out what data those words held in bits A and D.
random access memories
The concept of a content-addressable memory has been around for many years but has not previously been practical because of cost. However, the performance and economics of MOS integrated circuits now make the concept highly desirable from both technical and cost standpoints. MOS integrated-circuit technology has finally made practical the content-addressable memory.


A content-addressable memory (CAM) is one in which the words it contains can ail be matched simultaneously against an argument word and outputs given wherever a true match is obtained. Each word has a Write input which can also be used to interrogate that word for a match. Two bit lines run through each column of cells allowing the word data to be written in. They may also be used for reading the contents of a word or for masking parts of the argument word where a Don't Care state exists.

In the basic CAM cell transistors, $\mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{9}$ and $\mathrm{Q}_{10}$ comprise a flip-flop for data storage. $\mathrm{O}_{7}$ and $\mathrm{Q}_{8}$ are selection transistors which, when turned ON by the application of a negative voltage to the $W$ line, connect the flip-flop nodes to the $B_{0}$ and $B_{1}$ bit lines. When the $W$ line is at a $O_{7}$ and $Q_{8}$ are OFF isolating the flip-flop from the bit lines. Transistors $\mathrm{O}_{3}, \mathrm{O}_{4}, \mathrm{O}_{5}, \mathrm{Q}_{6}$ and $\mathrm{Q}_{11}$ perform the INTERROGATE logic. For this mode each $W$ lines is grounded through a small resistor and $Q_{11}$ is turned ON. Transistors $\mathrm{O}_{3}, \mathrm{Q}_{4}, \mathrm{O}_{5}$ and $\mathrm{O}_{6}$ compare the state of the memory cell flip-flop with the voltages externally applied to the bit lines. Thus the Word lines are controls for Write and Read operations but outputs for the Interrogate operation. The Bit lines are inputs for Write and Interrogate but outputs for Read.

## TMS4000JC

## high-speed content-addressable memory

preliminary information

## FEATURING

- Static operation
- Nondestructive readout and interrogation
- High-speed operation - 250 ns typical system cycle time
- Low standby power dissipation
- Masked write and interrogation capability
- Low threshold technology


## description

The TMS 4000 JC is a high-speed content-addressable memory organized as 16 eight-bit words. The entire device is constructed on a single monolithic chip using low-threshold MOS P-channel enhancementmode transistors. Active-element design permits nondestructive readout and interrogation of memory contents. Bit lines can be wire-OR connected to obtain memory planes greater than 16 words. Word lines can be wire-OR connected to achieve word lengths of greater than eight bits per word. Selection of a given word for reading or writing is accomplished by connecting the selected word line to a negative voltage while holding all other word lines at ground. The common interrogation control 1, when returning to a negative voltage, allows all sixteen words to be interrogated simultaneously.

Memory writing is accomplished by addressing a desired word and bringing the appropriate bit lines to ground while holding the other bit lines at a negative potential. If both bit lines of a selected bit are held at the negative potential, the information in the bit will be unchanged during a writing cycle. Masked writing can therefore be achieved.

Reading each bit content of an addressed word requires sensing differential current between the two bit lines. Both lines should be held near a logic 1.

Interrogation of memory content is accomplished by activating the interrogation command I, bringing bit lines to appropriate voltages, and simultaneously sensing the current in each word line. If both bit lines of a particular bit are held at ground potential during an interrogation cycle, that bit will be excluded from the interrogation. If a word perfectly matches the interrogation information, no current will flow through the word lines. One or more mismatches will cause at least $200 \mu \mathrm{~A}$ to flow in the word line.

CONTENT-ADDRESSABLE MEMORY CELL


CONTENT-ADDRESSABLE MEMORY ORGANIZATION


The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change

## TMS4000JC

## high-speed content-addressable memory

## logic definition

Negative logic is assumed
a) Logic $1=$ most negative voltage
b) Logic $0=$ most positive voltage

| OPERATION | INPUT VOLTAGE |  |  |  | OUTPUT SIGNALS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | W | $\mathrm{B}_{0}$ | $B_{1}$ |  |
| Write 0 | 0 | 1 | 1 | 0 |  |
| Write 1 | 0 | 1 | 0 | 1 |  |
| Masked Write | 0 | 1 | 1 | 1 |  |
| Read 0 | 0 | 1 | 1 | 1 | Current in $\mathrm{B}_{1}(200 \mu \mathrm{~A}$ minimum) |
| Read 1 | 0 | 1 | 1 | 1 | Current in $\mathrm{B}_{0}$ (200 $\mu \mathrm{A}$ minimum) |
| Interrogate 0 | 1 | 0 | 1 | 0 | Current in W indicates mismatch (200 $\mu \mathrm{A}$ min $)$ |
| Interrogate 1 | 1 | 0 | 0 | 1 | Current in W indicates mismatch (200 $\mu \mathrm{A}$ min.) |
| Masked Interrogate | 1 | 0 | 0 | 0 | No current in W from this bit |
| Standby | 0 | 0 | X | X | (Note 1) |

NOTE 1: $\mathrm{X}=1$ or 0 (don't care)
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Voltage at any terminal relative to substrate (GND) . . . . . . . . . . . . +0.3 V to -14 V
Operating free-air temperature range . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage $\mathrm{V}_{\text {GG }}$ | -11 | -12 | -13 | V |
| Supply voltage $\mathrm{V}_{\text {DD }}$ | -11 | -12 | -13 | V |
| Supply voltage $\mathrm{V}_{\mathrm{II}}$ | -27 | -3 | -13 | V |
| Write time $\left(\mathrm{t}_{\mathrm{W}}\right)$ | 60 |  |  | ns |
| Settling time $\left(\mathrm{t}_{\mathrm{s}}\right)$ | 50 |  |  | ns |

content-addressable memory operational requirements


## TMS4000JC

## high-speed content-addressable memory

electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$, unless otherwise noted)

$$
\mathrm{R}_{\mathrm{L}}=100 \Omega \text { (See CAM operational requirements) }
$$

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Read-mode sense current | Logic 0 stored | $\mathrm{B}_{0}$ |  |  | -10 | $\mu \mathrm{A}$ |
|  |  | in a bit cell | $\mathrm{B}_{1}$ | -200 | -400 |  |  |
|  |  | Logic 1 stored in a bit cell | $\mathrm{B}_{0}$ | -200 | -400 |  |  |
|  |  |  | $\mathrm{B}_{1}$ |  |  | -10 |  |
|  | Interrogate-mode sense current | Matched |  |  |  | -10 | $\mu \mathrm{A}$ |
|  |  | One bit mismatched |  | -200 | -400 |  |  |
|  |  | All bits (8) mismatched |  |  | -2000 | -3000 |  |
| ${ }^{\prime} \mathrm{B}$ | Bit-line leakage current | 16 in parallel @ -12 V |  |  |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {IW }}$ | Word-line leakage current | 16 in parallel @ - 12 V |  |  |  | 10 | $\mu \mathrm{A}$ |
| $I_{1}$ | Interrogate line leakage current | At -12 V |  |  |  | 100 | $\mu \mathrm{A}$ |
| ${ }^{\text {I D }}$ | Drain supply current |  |  |  | 3.0 | 5.0 | mA |
| ${ }^{\prime} 11$ | Interrogation supply current per word | One bit mismatched |  | -0.2 | -0.4 |  | mA |
|  |  | All bits (8) mismatched |  |  | -2.0 | -3.0 |  |
|  | Total power dissipation | Standby |  |  | 40 | 60 | mW |
|  |  | Read or Write |  |  |  | 100 |  |
|  |  | Interrogation |  |  |  | 200 |  |
| $\mathrm{C}_{\mathrm{B}}$ | Bit-line capacitance | $\mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 13 |  | pF |
| $\mathrm{C}_{\mathrm{W}}$ | Word-line capacitance | $\mathrm{V}_{\mathrm{W}}=0 \mathrm{~V}$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | 12 |  | pF |
| $\mathrm{C}_{1}$ | Interrogate-line capacitance | $\mathrm{v}_{1}=0 \mathrm{~V}$, | $f=1 \mathrm{MHz}$ |  | 40 |  | pF |

switching characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$, unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{s}}$ | Settling time |  |  |  | 50 | ns |
| $\mathrm{t}_{\mathrm{ai}}$ | Interrogate access time |  |  | 50 | 80 | ns |
| $\mathrm{t}_{\mathrm{ar}}$ | Read access time |  |  | 30 | 60 | ns |

typical switching waveforms (read and write)

typical switching waveforms (interrogation)


## high-speed content-addressable memory

Interrogation Current vs Number of Bits Mismatched,
And vs $\mathrm{V}_{\text {II }}$ Supply Voltage
$\left(\mathrm{R}=100 \Omega, \mathrm{~V}_{\mathrm{DD}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-12 \mathrm{~V}\right.$, Logical $\left.1=-12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$



## TMS4000JC <br> high-speed content-addressable memory

mechanical data

The TMS 4000 JC is mounted in a 40-pin hermetically sealed, dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.600 -inch centers.
pin configuration

| PIN No. | FUNCTION | PIN No. | FUNCTION | PIN No. | FUNCTION | PIN NO. | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 07 | 11 | $\mathrm{W}_{8}$ | 21 | 1 ) | 31 | $\mathrm{W}_{9}$ |
| 2 | $1\} \mathrm{B}_{6}$ | 12 | $\mathrm{W}_{6}$ |  | 0 , $B_{3}$ | 32 | $\mathrm{W}_{11}$ |
| 3 | $0\}$ | 13 | $\mathrm{W}_{4}$ | 23 | $1\}$ | 33 | $\mathrm{W}_{13}$ |
| 4 | $1\} B_{8}$ | 14 | $\mathrm{W}_{2}$ |  | 0 \} $\mathrm{B}_{1}$ | 34 | $\mathrm{W}_{15}$ |
| 5 | 1 | 15 | $\mathrm{v}_{\mathrm{GG}}$ | 25 | $V_{\text {DD }}$ | 35 | NC |
| 6 | GND | 16 | NC | 26 | NC | 36 | $\mathrm{V}_{11}$ |
| 7 | $W_{16}$ | 17 | 17 | 27 | $\mathrm{W}_{1}$ | 37 | 0 \% |
| 8 | $\mathrm{W}_{14}$ | 18 | $0\} \mathrm{B}_{5}$ | 28 | $\mathrm{W}_{3}$ | 38 | 1 ( $\mathrm{B}_{2}$ |
| 9 | $\mathrm{W}_{12}$ | 19 | $1\}$ | 29 | $W_{5}$ | 39 | $0\}$ |
| 10 | $\mathrm{W}_{10}$ | 20 | 0 0 $\mathrm{B}_{7}$ | 30 | $\mathrm{W}_{7}$ | 40 | $1\} \mathrm{B}_{4}$ |

# FOR MEMORY APPLICATIONS REQUIRING HIGH-SPEED READ/WRITE CAPABILITY 

- Nondestructive Readout
- Static Operation
- System Access Time Under 200 ns
- Low Power Dissipation


## description

The TMS4003JR is a high-speed random-access memory consisting of 256 cross-coupled flip-flops organized as 256 one-bit words. The entire device is constructed on a single monolithic chip using thick-oxide techniques to produce MOS P-channel enhancement-type transistors. Active-element design permits nondestructive readout, since addressing each bit tends to reinforce its existing state. Digit lines can be wire-OR connected to obtain memory planes greater than 256 words. External decoding circuitry can be used for additional planes to achieve desired word length. Selection of a given bit for reading or writing is accomplished by the coincident addressing of one of 16 X lines and one of 16 Y lines. These two lines are taken to VDD while all other $X$ and $Y$ lines are held at ground.

Memory writing is accomplished by externally addressing the desired cell and bringing the appropriate digit line to ground while holding the other digit line at its nominal VDD potential.

Reading an addressed cell requires sensing a differential current between the two digit lines. Both digit lines should be held near their nominal value of $V_{D D}$. This causes addressing transistors Q1, Q2, Q3, and Q4 to act as additional load resistors in parallel with standby load resistors Q5 and Q6, (see Figure 1). Depending on the flip-flop state, current will flow in one of the digit lines and not the other.

Maximum speed of the circuit is limited by the propagation delay of the Y address voltage through a series of P-diffused tunnels. The write or read cycle time, including this delay and the TTL address-decode delay, will be under 200 nanoseconds, (see Figure 2).

Power dissipation is typically 0.6 mW per bit when the memory is operated with an 18 -volt d-c power supply. Significantly lower average power dissipation may be obtained without sacrifice of system performance by

synchronously or asynchronously pulsing the VDD power supply. This feature is a result of the temporary data storage provided by the gate capacitance of transistors Q7 and Q8.
logic
Logic levels for this memory are defined in terms of standard NEGATIVE LOGIC where:

$$
\begin{aligned}
& -16 \mathrm{~V} \text { to }-20 \mathrm{~V}=\text { LOGICAL } 1 \\
& +0.3 \mathrm{~V} \text { to }-2 \mathrm{~V}=\text { LOGICAL } 0
\end{aligned}
$$

| OPERATING MODE | ADDRESS LINES OF <br> SELECTED CELL |  | DIGIT-LINE TERMINALS |  |
| :--- | :---: | :---: | :---: | :---: |
|  | $\mathbf{x}$ | $\mathbf{Y}$ | $\mathbf{D 1}$ | DO |
| Read | 1 | 1 | 1 | 1 |
| Write a zero | 1 | 1 | 1 | 0 |
| Write a one | 1 | 1 | 0 | 1 |

A selected cell has both its $X$ and $Y$ address lines at logical 1. During read and write operations, only one cell should be selected at a time. An unselected cell is a cell which has at least one of its address lines at logical 0 .
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Voltage at any terminal relative to substrate (GND) . . . . . . . . . . . . . . . . . . +0.3 V to -22 V
Operating free-air temperature range . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . $85^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
S5 $5^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
recommended operating conditions

|  | MIN | NOM |
| :--- | :---: | :---: |
| Supply voltage $V_{D D}$ | -16 | $-\mathbf{1 8}$ |
| Write access time, $t_{\text {aw }}$ (See Note 1 and Figure 3) | -20 | V |
| Write pulse width, $\mathrm{t}_{\text {pw }}$ (See Figure 3) | 80 | ns |

NOTE: 1. Write access time is the delay between the application of address voltages at the $X$ and $Y$ inputs and the start of the write pulse. Premature application of the write pulse may cause undesired writing into cells other than the addressed cell.

## operating characteristics (unless otherwise noted $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read-mode sense current | $V_{X_{n}}=V_{Y m}=V_{i n(D 0)}=V_{i n(D 1)}=V_{D D}=-16 V,$ <br> Logical 0 stored in cell nm | D0 | -200 | -400 |  | $\mu \mathrm{A}$ |
|  |  | D1 |  | -0.1 | -10 |  |
|  | $V_{X n}=V_{Y m}=V_{i n(D 0)}=V_{i n(D 1)}=V_{D D}=-16 V,$ <br> Logical 1 stored in cell nm | DO |  | -0.1 | -10 |  |
|  |  | D1 | -200 | -400 |  |  |
|  | $V_{X n}=V_{Y m}=V_{i n(D 0)}=V_{i n(D 1)}=V_{D D}=-18 V,$ <br> Logical 0 stored in cell nm | D0 | -300 | -500 |  |  |
|  |  | D1 |  | -0.1 | -10 |  |
|  | $V_{X n}=V_{Y m}=V_{i n(D 0)}=V_{i n}(D 1)=V_{D D}=-18 V,$ <br> Logical 1 stored in cell nm | D0 |  | -0.1 | -10 |  |
|  |  | D1 | $-300$ | -500 |  |  |
| Address-line current (16 lines in paraliel) | $\begin{aligned} & V_{X} \text { or } V_{Y}=-20 V \\ & V_{i n}(D 0)=V_{i n}(D 1)=V_{D D}=0 V \end{aligned}$ |  |  |  | -10 | $\mu \mathrm{A}$ |
| Total power dissipation | One cell addressed, $\mathrm{V}_{\mathrm{DD}}=-18 \mathrm{~V}$ |  |  | 150 | 300 | mW |
|  | One cell addressed, $\mathrm{V}_{\mathrm{DD}}=-20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  |  | 500 |  |

operating characteristics, continued (unless otherwise noted $\mathrm{V}_{\mathrm{DD}}=-18 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Capacitance between digit-line terminal and substrate | $\begin{aligned} & V_{\text {in }(D 0)}=V_{\text {in( }}(D 1)=0 \mathrm{~V}, f=140 \mathrm{kHz}, \\ & V_{X}=V_{Y}=0 V \text { (or one cell addressed), See Note } 2 \end{aligned}$ |  | 50 |  | pF |
|  | $\begin{aligned} & V_{\text {in }(D 0)}=V_{\text {in }}(D 1)=-18 \mathrm{~V}, f=140 \mathrm{kHz}, \\ & V_{X}=V_{Y}=0 \mathrm{~V} \text { (or one cell addressed), See Note } 2 \end{aligned}$ |  | 30 |  |  |
| Capacitance between digitline terminal and physically adjacent address terminal (D0-to-X2 or D1-to-Y1, see Note 3) | $\begin{aligned} & V_{\text {in }(D 0)}=V_{\text {in }}(X 2)=0 \text { to }-18 \mathrm{~V}, \\ & V_{\text {in }(D 1)}=V_{\text {in }}(Y 1)=0 \text { to }-18 \mathrm{~V}, \\ & f=140 \mathrm{kHz}, \text { See Note } 2 \end{aligned}$ |  | $8 \dagger$ |  | pF |
| Capacitance between address terminal and substrate | $V_{X}=V_{Y}=0 \text { to }-18 \mathrm{~V}, f=140 \mathrm{kHz},$ <br> See Note 2 |  | 8† |  | pF |
| Capacitance between $V_{D D}$ terminal and substrate | $V_{D D}=V_{X}=V_{Y}=0 \text { to }-18 \mathrm{~V}, f=140 \mathrm{kHz}$ <br> See Note 2 |  | $50 \dagger$ |  | pF |
| Read access time, tar (see Note 4) | See Figure 3, $\mathrm{R}_{\mathrm{L}}=51 \Omega$ |  | 30 | 60 | ns |

NOTES: 2. All capacitances are measured with all other elements a-c grounded.
3. Typical capacitance between digit-line terminals and all other address lines will be less than that shown for the adjacent address lines.
4. Read access time is the delay between the application of address voltages at the $X$ and $Y$ inputs and the availability of differential current between the digit lines.
†These typical values are the average for the voltage range 0 to -18 V .


FIGURE 2 - TYPICAL SYSTEM CYCLE TIME


FIGURE 3 - TYPICAL SWITCHING WAVEFORMS

## TYPICAL CHARACTERISTICS



## mechanical data and pin configuration

The TMS 4003 JR is mounted in a 40-lead, hermetically sealed, dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is intended for insertion in mounting holes of $0.024 \pm 0.002$ inch diameter which are spaced 0.600 inch between row centerlines. Typical package weight is 4.2 grams.


## TYPICAL APPLICATION DATA

An actual negative supply for $V_{D D}$ is not necessary. The $V_{D D}$ terminal can be returned to system ground with a positive potential equal in magnitude to the voltage specified for $V_{\text {DD }}$ applied to device ground (pin 15). This simplifies external circuitry, particularly when using bipolar systems such as TTL. The MOS device ground $\mathrm{V}_{\mathrm{SS}}$, is nominally +18 V while the $\mathrm{V}_{\mathrm{DD}}$ terminal is at system ground. Addressing occurs when one X -address line and one Y -address line are pulled to ground. Unselected address lines should remain at $V_{\text {SS }}$.


FIGURE 6 - DECODING AND DRIVING THE TMS 4003 JR BY USE OF THE SN74154

## TYPICAL APPLICATION DATA (Continued)



DIGIT LINES

TMS 4003 JR MEMORIES WITH
PARALLEL CONNECTED DIGIT LINES


CIRCUIT COMPONENTS INFORMATION

$$
\begin{array}{ll}
\text { Q1 and Q2: } & 2 N 3629 \\
\text { Q3 and Q4: } & 2 N 3014
\end{array}
$$

CIRCUIT COMPONENTS INFORMATION

$$
\begin{aligned}
& \text { L1 and L2: } 21 / 2 \mathrm{~T}, \text { No. } 30 \text { wire on } \\
& \text { Ferrite Bead (Allen-Bradley } \\
& \text { No. T0 135G144A or equivalent) } \\
& \text { Q1, Q2, Q5, and Q6: } 2 \mathrm{~N} 3014 \\
& \text { Q3 and Q4: } 2 \mathrm{~N} 3829
\end{aligned}
$$

FIGURE 8 - HIGH-SPEED READ/WRITE CIRCUIT

FIGURE 7 - BASIC READ/WRITE CIRCUIT LIMITED TO LOW-SPEED OPERATION

# TMS5700JC <br> digital differential analyzer element 

preliminary information

## description

The TMS 5700 JC is a monolithic, integrated, digital, differential analyzer element designed with MOS P-channel enhancement-mode transistors. Using this device in conjunction with a dual shiftregister (such as TMS 3000 LR of $2 \times 25$ bits, or TMS 3001 LR of $2 \times 32$ bits) sets up a complete digital differential analyzer integrator of ternary type, designed to perform rectangular integration in a parallel operation set.

The block diagram shows TMS 5700 JC connected to a dual static shift register. Y and R adders are two full adder-subtractors, the carries of which are internally stored in dc flip-flops; hence the internal data are not lost during dc operation. Initial conditions $Y_{0}$ and $R_{0}$ are loaded in the registers when load input is set to 1 , while the sums $Y+\Delta Y$ and $R+Y \Delta X$ are inserted when load input is 0 . Two logic circuits are included in the $R$ adder, detecting overflows and underflows of the $R$ register; overflows and underflows are then stored in the dc flip-flops $\Delta Z+$ and $\Delta Z$-, which remain high or low during the entire next word time.

For dc operation, $\phi_{1}$ must be a logic 0 and $\phi_{2}$ must be a logic 1.

The numbers in the shift-registers are in serial form, least significant bit (LSB) first, and sign bit ( $\mathrm{P}_{\mathrm{o}}$ ) last. Negative numbers are in two's complement form. The true length of each $Y$ is chosen by appropriate scaling, i.e., by inserting a single 1 into the scale input at the time of the LSB of that number. Two ways of operating the R adder are possible - biased or unbiased roundoff error. The appropriate $R$ output is connected to the input of the $R$ register.

The DDA integrator can be used to solve differential equations; it can also be used in desk calculators and control systems.

## logic definition

Negative logic is assumed
a) Logic $1=$ most negative voltage
b) Logic $0=$ most positive voltage

## TMS5700JC <br> digital differential analyzer element

## block diagram



NOTES ON OPERATION:

- INPUTS MUST BE AVAILABLE DURING THE ENTIRE DECISION TIME.
- ALL UNUSED INPUTS MUST BE GROUNDED DURING OPERATION.
- PINS NOT REFERENCED TO ARE LEFT ELECTRICALLY OPEN.
- THE LOAD RESISTANCES MUST NEVER BE LESS THAN 5 k $\Omega$.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTE 1: These voltage values are with respect to network ground terminal ( $\mathrm{V}_{\mathrm{SS}}$ ).

## TMS5700JC

## digital differential analyzer element

recommended operating conditions

| CHARACTERISTICS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Drain power supply $V_{\text {DD }}$ | -11 | -14 | -16 | V |
| Input logic 0 | +0.3 | 0 | -2 | V |
| Input logic 1 | -11 | -14 | -16 | V |
| Clock logic 0 | +0.3 | 0 | -2 | V |
| Clock logic 1 | -26 | 28 | 29 | V |
| Input pulse width $\phi_{\text {pw }}$ | 1.2 |  |  | $\mu \mathrm{S}$ |
| Clock pulse width $\phi_{\text {pw }} 1$ | 1.2 |  | 10 | $\mu \mathrm{s}$ |
| Clock pulse width $\phi_{\text {pw }}$ | 0.8 |  |  | $\mu \mathrm{S}$ |
| Clock delay | 0.8 |  | 10 | $\mu \mathrm{S}$ |
| Clock rise and fall time (10\% to 90\%) |  |  | 0.1 | $\mu \mathrm{S}$ |
| Clock repetition rate | 0 |  | 500 | kHz |

electrical characteristics (at nominal operating conditions and $25^{\circ} \mathrm{C}$ unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\prime}{ }_{\phi}(1)$ | Clock input current | $\phi_{1}=1$, | $\phi_{2}=0$ |  | 2 |  | mA |
| ${ }_{\phi}(2)$ | Clock input current | $\phi_{1}=1$, | $\phi_{2}=1$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {out (0) }}$ | Output logic 0 | $R_{L}=10 \mathrm{M} \Omega$, | $C_{L}=20 \mathrm{pF}$ |  | $-0.5$ | -1 | V |
| $V_{\text {out(1) }}$ | Output logic 1 | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{M} \Omega$, | $C_{L}=20 \mathrm{pF}$ | -11 | -12 |  | V |
| $\mathrm{Z}_{\text {out }}$ | Output impedance | $\mathrm{V}_{\text {SS }}$ (output | c) |  | 2 |  | $\mathrm{k} \Omega$ |
| $V_{\text {out(1) }}$ | Output voltage logic 1 | $\mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega$ |  | $-10$ | -11 |  | V |
| $\mathrm{V}_{\text {out (1) }}$ | Output voltage logic 1 | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | -7.5 | -10.5 |  | V |
| $I_{\text {dd }}$ | Power supply current | $f=500 \mathrm{kHz}$ |  |  | 4 |  | mA |
| P | Power dissipation |  |  |  | 120 | 300 | mW |
| $\mathrm{C}_{\text {in }}$ | Input capacitance |  |  |  | 3 |  | pF |
| $C_{\text {clock (1) }}$ | Clock capacitance | $\phi_{1}$ | $\phi_{1}$ logic 0 |  | 12 |  | pF |
| $\mathrm{C}_{\text {clock }}(2)$ | Clock capacitance | $\phi_{2}$ | $\phi_{2}$ logic 0 |  | 5 |  | pF |
|  | Input leakage current | $\mathrm{V}_{\text {in }}=20 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |

switching characteristics (at $25^{\circ} \mathrm{C}$ and nominal operating conditions unless otherwise noted)

|  | PARAMETER | MIN | TYP | MAX |
| :--- | :--- | :---: | :---: | :---: |
| Tpdy | Propgation delay through $Y$ adder (see timing diagram) |  | 350 |  |
| Propagation delay through $Y$ and $R$ adders in series (see timing diagram) |  | ns |  |  |

## timing diagram


mechanical data

The TMS 5700 JC is mounted in a 24 -pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.600 -inch centers.
pin configuration

| NO. | FUNCTION |
| ---: | :--- |
| 1 | $Y \Delta X$ input $(Y \Delta X)$ |
| 2 | $Y$ adder output $\left(Y_{\text {out }}\right)$ |
| 3 | Ground $\left(V_{S S}\right)$ |
| 4 | Initial conditions input $\left(Y_{0}\right)$ |
| 5 | Initial conditions load input (LOAD) |
| 6 | $Y$ adder input $\left(Y_{\text {in }}\right)$ |
| 7 | Scale input (Scale) |
| 8 | Y adder subtract input $\left(\Delta Y_{-}\right)$ |
| 9 | Y adder add input $\left(\Delta Y_{+}\right)$ |
| 10 | Sign bit clock $\left(P_{0}\right)$ |
| 11 | Overflow output $\left(\Delta Z_{+}\right)$ |
| 12 | No connection |

NO. FUNCTION
13 No connection
14 Clock ( $\phi_{2}$ )
15 Clock ( $\phi_{1}$ )
16 Underflow output ( $\Delta Z_{-}$)
17 Initial conditions input ( $\mathrm{R}_{\mathrm{O}}$ )
18 Biased R adder output (Biased Rout)
19 Unbiased R adder output (Unbiased R $\mathrm{R}_{\text {out }}$ )
No connection
Drain voltage ( $\mathrm{V}_{\mathrm{DD}}$ )
$R$ adder input ( $R_{I N}$ )
$R$ adder subtract input ( $\Delta X_{-}$)
$R$ adder Add input ( $\Delta X_{+}$)

## TMS5700JC digital differential analyzer element

logical diagram


## DESIGNED FOR HIGH-SPEED MULTIPLEXING APPLICATIONS

- Dual-in-line package
- $\quad R_{D S(O N)}=200 \Omega$


## description

The TMS 6000 JR analog switch is a P-channel enhancement mode MOS monolithic integrated circuit. It consists of 10 MOS transistors having all 10 sources interconnected.

A gate input impedance greater than $10^{10}$ ohms coupled with low-source-off current, zero inherent offset voltage, and low on-state resistance ideally suits these switches for time-division multiplexing of analog and digital signals.
schematic and pin configuration

## TOP VIEW



The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change slightly after full characterization.

## TMS6000JR

## common-source 10-channel analog switch for high-speed multiplexing applications

## absolute maximum ratings at $25^{\circ} \mathrm{C}$ free-air temperature (unless otherwise noted)

| Drain-source voltage $. ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~ . ~$ |
| :--- |$-30 \mathrm{~V}$

electrical characteristics at $25^{\circ} \mathrm{C}$ free-air temperature

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {(BR) }}$ DSS | Drain-source breakdown voltage | ${ }^{1} \mathrm{D}=-10 \mu \mathrm{~A}$, | $V_{G S}=0 \mathrm{~V}$ | -30 |  |  | V |
| $V_{\text {(BR) }}$ GSS | Gate-source breakdown voltage | $\mathrm{I}_{\mathrm{G}}=-10 \mu \mathrm{~A}$, | $\mathrm{V}_{\text {DS }}=0 \mathrm{~V}$ | -30 |  |  | V |
| $V_{(B R) S D S}$ | Source-drain breakdown voltage | IS $=-10 \mu \mathrm{~A}$, | $\mathrm{V}_{\mathrm{GD}}=0 \mathrm{~V}$ | -30 |  |  | V |
| IGSSF | Gate-terminal forward current | $\mathrm{V}_{\mathrm{GS}}=-20 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{DS}}=0 \mathrm{~V}$ |  | -0.05 | -1 | nA |
| I DSS | Zero-gate-voltage drain current | $\mathrm{V}_{\mathrm{DS}}=-20 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$ |  |  | -3 | nA |
| ISDS | Zero-gate-voltage source current | $V_{S D}=-20 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{GD}}=0$ |  |  | -6 | nA |
| $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ | Gate-source threshold voltage | $V_{\text {DS }}=0 \mathrm{~V}$, | ${ }^{\prime} \mathrm{D}=-10 \mu \mathrm{~A}$ | -2.5 | -4 | -6 | V |
| r ${ }^{\text {DS }}$ (on) | Static-drain-source on-state resistance | $\mathrm{V}_{\mathrm{GS}}=-20 \mathrm{~V}$, | $I_{D}=-100 \mu \mathrm{~A}$ |  | 140 | 200 | $\Omega$ |
| $\left\|Y_{\text {fs }}\right\|$ | Small-signal common-source forward transadmittance | $\begin{aligned} & V_{D S}=-10 \mathrm{~V}, \\ & \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ | $v_{G S}=-10 \mathrm{~V}$ |  | 3 |  | mmho |
| $\mathrm{C}_{\text {(in) }}$ | Input capacitance (See Note 1) | $V_{\text {DS }}=-5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}$ |  | 4 | 7 | pF |
| $\mathrm{C}_{\text {(out) }}$ | Output capacitance (See Note 2) | $\begin{aligned} & V_{S D}=-5 \mathrm{~V}, \\ & f=1 \mathrm{MHz} \end{aligned}$ | $V_{G S}=-5 V,$ |  | 13 | 20 | pF |
| $\mathrm{C}_{\mathrm{gs}}$ | Gate-source capacitance <br> (See Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{DS}}=0 \mathrm{~V}, \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V},$ |  | 3 | 4.5 | pF |
| $\mathrm{C}_{\mathrm{gd}}$ | Gate-drain capacitance <br> (See Note 3) | $\begin{aligned} & \mathrm{V}_{\mathrm{DS}}=0 \mathrm{~V}, \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | $v_{G S}=0 \mathrm{~V}$ |  | 2 | 3 | pF |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{on})$ | Turn on delay time | See Switching C |  |  | 22 | 33 | ns |

NOTES: 1. $\mathrm{C}_{(\mathrm{in})}$ is the capacitance between the drain terminal and all other terminals of the transistor under test.
2. $C_{\text {(out) }}$ is the capacitance between the source terminal and all other terminals of the transistor under test.
3. $\mathrm{C}_{\mathrm{gs}}$ and $\mathrm{C}_{\mathrm{gd}}$ measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The drain and substrate, respectively, are connected to the guard terminal of the bridge.

The TMS 6000 JR is mounted in a 24-pin hermetically sealed dual-in-line package consisting of gold-plated metal, ceramic sandwich body, and gold-plated leads. The package is designed for insertion in mounting-hole rows of 0.600 -inch centers.
tching characteristics
PARAMETER MEASUREMENT INFORMATION


TEST CIRCUIT


FIGURE 1

ES: A. The input waveform is supplied by a generator with the following characteristics: $t_{r} \leqslant 10 \mathrm{~ns}, \mathrm{Z}_{\text {out }}=50 \Omega$.
B. Waveforms are monitored on an oscilloscope with the following characteristics: $t_{r} \leqslant 10 \mathrm{~ns}, \mathrm{R}_{\mathrm{in}} \geqslant 10 \mathrm{M} \Omega$, $\mathrm{C}_{\mathrm{L}}$ includes oscilloscope input capacitance plus stray capacitance.

TYPICAL CHARACTERISTICS


## TMS6000JR

common-source 10-channel analog switch for high-speed multiplexing applications

TYPICAL APPLICATION DATA
DIRECT-DOUPLED MULTIPLEXER ADDRESSED FROM SERIES 54/74 TTL


The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change slightly after full characterization.

In the above circuit, each input is sequentially connected through an MOS switch to an output circuit represented by load resistance $R_{L}$. A Series 54/74 TTL counter and decimal decoder are used to obtain sequential driving from a single clock.

An interface circuit using a p-n-p transistor translates TTL output voltage levels to those required by the MOS switch. In this circuit, +5 volts is used to turn the switch off, -20 volts is used to turn it on. Because the transistor saturates, a storage time exists which delays turn-off. This delay (about 150 to 300 ns ) is used in the interface circuit shown to allow the previous MOS switch to turn off completely before the next one turns on. Clock frequency, $\mathrm{f}_{\text {clock }}$, is limited by interface circuit storage and fall times to about 250 kHz before these times become an appreciable fraction of a clock cycle.

The substrate is biased at +12 V to allow the drains and sources of the MOS switches to go positive with out forward-biasing the drain-substrate and source-substrate diffused diodes. Only leakage current flows into the substrate, so the simple R-C filter shown is sufficient to prevent noise from the +12 volt supply from interfering with switch operation.

## TMS6002JR

## six-channel analog switch

preliminary information

## DESIGNED FOR HIGH-SPEED MULTIPLEXING APPLICATIONS

- Dual-in-line package
- $\quad R_{\text {DS(on) }} \cdot . .200 \Omega$ maximum


## description

The TMS 6002 JR analog switch is a P-channel enhancement-mode MOS monolithic integrated circuit, utilizing thick-oxide technology. This general-purpose device consists of six MOS transistors having all six gates interconnected. The common gate is protected by a diode circuit and must be switched by an external driver. The analog switch is packaged in 16 -pin dual-in-line ceramic package.

A gate input impedance greater than $10^{10}$ ohms, coupled with low source-cutoff current, zero inherent offset voltage, and low on-state resistance makes this switch ideally suited for time-division multiplexing of analog and digital signals.
schematic and pin configuration


# TMS6002JR <br> six-channel analog switch 

absolute maximum ratings at $25^{\circ} \mathrm{C}$ free-air temperature (unless otherwise noted) ${ }^{\dagger}$
Drain-source voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -30 V
Forward gate-source voltage (See Note 1) . . . . . . . . . . . . . . . . . . . . -30 V
Gate-drain voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -30 V
Drain current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA
Gate-terminal reverse current (forward direction for zener clamp) . . . . . . . . . . 0.1 mA
Continuous dissipation at (or below) $25^{\circ} \mathrm{C}$ free-air temperature (see Note 2) . . . . . . 500 mW
Operating free-air temperature range . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

NOTES: 1. Forward gate-source voltage is of such polarity that an increase in its magnitude above a threshold level causes the channel resistance to decrease.
2. Derate linearly to $85^{\circ} \mathrm{C}$ free-air temperature at the rate of $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

## electrical characteristics at $25^{\circ} \mathrm{C}$ free-air temperature

|  | PARAMETER | TEST CONDITIONS ${ }^{\dagger}$ | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {(BR) }{ }^{\text {d }} \text { ( }}$ | Drain-source breakdown voltage | $\mathrm{I}_{\mathrm{D}}=-10 \mu \mathrm{~A}, \quad \mathrm{~V}_{\mathrm{GS}}=0$ | -30 |  |  | V |
| $\mathrm{V}_{(\mathrm{BR}) \mathrm{GSS}}$ | Gate-source breakdown voltage | $\mathrm{I}_{\mathrm{G}}=-10 \mu \mathrm{~A}, \quad \mathrm{~V}_{\text {DS }}=0$ | -30 |  |  | V |
| $V_{\text {ibrisus }}$ | Source-drain breakdowir voitage | is - $-10 \mu \mathrm{~A}, \quad \mathrm{~V}_{\mathrm{GD}}=0$ | -30 |  |  | V |
| 'GSSF | Gate-terminal forward current 6 gates | $\mathrm{V}_{\mathrm{GS}}=-20 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{DS}}=0$ |  | 0.3 | 6.0 | nA |
| IDSS | Zero-gate-voltage drain current | $\mathrm{V}_{\mathrm{DS}}=-20 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0$ |  |  | 3.0 | nA |
| ISDS | Zero-gate-voltage source current | $V_{S D}=-20 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{GS}}=0$ |  |  | 6.0 | nA |
| $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ | Gate-source threshold voltage | $V_{\text {DG }}=0, \quad I_{D}=-10 \mu \mathrm{~A}$ | -2.5 | -4 | -6 | V |
| R DS(on) | Static drain-source on-state resistance | $\mathrm{V}_{\mathrm{GS}}=-20 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-100 \mu \mathrm{~A}$ |  | 140 | 200 | $\Omega$ |
| $\left\|y_{f s}\right\|$ | Small-signal common gate forward transfer admittance | $\begin{aligned} & V_{D S}=-10 \mathrm{~V}, \quad V_{G S}=-10 \mathrm{~V}, \\ & f=1 \mathrm{kHz} \end{aligned}$ |  | 3 |  | mmho |
| $\mathrm{C}_{(\text {(in) }}$ | Input capacitance <br> (See Note 3) | $\begin{aligned} & V_{D S}=-5 \mathrm{~V}, \quad V_{G S}=0, \\ & f=1 \mathrm{MHz} \end{aligned}$ |  | 4 | 7 | pF |
| $\mathrm{C}_{\text {(out) }}$ | Output capacitance <br> (See Note 4) | $\begin{aligned} & V_{S D}=-5 \mathrm{~V}, \quad V_{G S}=-5 \mathrm{~V}, \\ & f=1 \mathrm{MHz} \end{aligned}$ |  | 4 | 7 | pF |
| $\mathrm{C}_{\mathrm{gs}}$ | Gate-source capacitance (See Note 5) | $\begin{array}{ll} V_{D S}=0, & V_{G S}=0, \\ f=1 \mathrm{MHz} \end{array}$ |  | 3 | 4.5 | pF |
| $\mathrm{C}_{\text {gd }}$ | Gate-drain capacitance (See Note 5) | $V_{D S}=0, \quad V_{G S}=0,$ |  | 2 | 3 | pF |
| $\mathrm{t}_{\text {don }}$ | Turn on delay time | See Switching Circuit |  | 50 | 75 | ns |

NOTES: 3. $\mathrm{C}_{(\mathrm{in})}$ is the capacitance between the drain terminal and all other terminals of the transistor under test.
4. $\mathrm{C}_{\text {(out) }}$ is the capacitance between the source terminal and all other terminals of the transistor under test.
5. $\mathrm{C}_{\mathrm{gs}}$ and $\mathrm{C}_{\mathrm{gd}}$ measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The drain and substrate or the source and substrate, respectively, are connected to the guard terminal of the bridge.

[^3]
## six-channel analog switch

switching characteristics
PARAMETER MEASUREMENT INFORMATION


NOTES: A. The input waveform is supplied by a generator with the following characteristics: $\mathrm{t}_{\mathrm{r}} \leqslant 10 \mathrm{~ns}, \mathrm{Z}_{\text {out }}=50 \Omega$.
B. Waveforms are monitored on an oscilloscope with the following characteristics: $t_{r} \leqslant 10 \mathrm{~ns}, \mathrm{R}_{\text {in }} \geqslant 10 \mathrm{M} \Omega$. $\mathrm{C}_{\mathrm{L}}$ includes oscilloscope input capacitance plus stray capacitance.

TYPICAL CHARACTERISTICS

mechanical data

The TMS 6002 JR is mounted in a 16-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.300 -inch centers.

# TMS6005JR, TMS6009JR six-channel analog switches 

## DESIGNED FOR HIGH-SPEED MULTIPLEXING APPLICATIONS

- Dual-in-Line Package
- $r^{\text {D }}$ DS(on) . . $200 \Omega$ Max


## description

The TMS6005JR and TMS6009JR analog switches are P-channel enhancement-mode MOS monolithic integrated circuits utilizing thick-oxide technology. Each consists of six MOS transistors having all six sources interconnected. The gate of each MOS device is protected by a diode circuit and must be switched by an external driver. The analog switches are packaged in 16-pin dual-in-line ceramic packages.

The TMS6009JR is intended for applications requiring extremely low leakage currents. The TMS6005JR is a general-purpose device.

A gate input impedance greater than $10^{10}$ ohms coupled with low source cutoff current, zero inherent offset voltage, and low on-state resistance makes these switches ideally suited for time-division multiplexing of analog and digital signals.

## mechanical data

The TMS6005JR and TMS6009JR are mounted in 16-pin hermetically sealed dual-in-line packages each consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.300 -inch centers.


## TMS6005JR, TMS6009JR six-channel analog switches

## absolute maximum ratings at $25^{\circ} \mathrm{C}$ free-air temperature (unless otherwise noted) ${ }^{\dagger}$



NOTES: 1. Forward gate-source voltage is of such polarity that an increase in its magnitude above a threshold level causes the channel resistance to decrease.
2. Derate linearly to $85^{\circ} \mathrm{C}$ free-air temperature at the rate of $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.

## electrical characteristics at $25^{\circ} \mathrm{C}$ free-air temperature

| PARAMETER |  | TEST CONDITIONS ${ }^{\dagger}$ | TMS6005JR |  |  | TMS6009JR |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{\text {(BR) }}$ DSS | Drain-source breakdown voltage |  | $\mathrm{I}_{\mathrm{D}}=-10 \mu \mathrm{~A}, \quad \mathrm{~V}_{G S}=0$ | $-30$ |  |  | -30 |  |  | V |
| $V_{\text {(BR)GSS }}$ | Gate-source breakdown voltage | $\mathrm{I}_{\mathrm{G}}=-10 \mu \mathrm{~A}, \quad \mathrm{~V}_{\mathrm{DS}}=0$ | -30 |  |  | -30 |  |  | V |
| $V_{\text {(BR)SDS }}$ | Source-drain breakdown voltage | $\mathrm{I}^{\prime}=-10 \mu \mathrm{~A}, \quad \mathrm{~V}_{\mathrm{GD}}=0$ | -30 |  |  | -30 |  |  | V |
| ${ }^{\text {I GSSF }}$ | Gate-terminal forward current | $\mathrm{V}_{\mathrm{GS}}=-20 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=0$ |  |  | -5 |  | -0.05 | -1 | nA |
| IDSS | Zero-gate-voltage drain current | $\mathrm{V}_{\mathrm{DS}}=-20 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0$ |  |  | -10 |  |  | -3 | nA |
| ISDS | Zero-gate-voltage source current (total for six switches) | $\mathrm{V}_{\mathrm{SD}}=-20 \mathrm{~V}, \mathrm{~V}_{\mathrm{GD}}=0$ |  |  | -30 |  |  | -6 | nA |
| $\mathrm{V}_{\mathrm{GS}}(\mathrm{th})$ | Gate-source threshold voltage | $V_{D G}=0, \quad I_{D}=-10 \mu \mathrm{~A}$ | $-2.5$ | -4 | -6 | -2.5 | -4 | -6 | V |
| r DS(on) | Static drain-source on-state resistance | $\mathrm{V}_{\mathrm{GS}}=-20 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-100 \mu \mathrm{~A}$ |  | 140 | 200 |  | 140 | 200 | $\Omega$ |
| $\left\|y_{f s}\right\|$ | Small-signal common-source forward transfer admittance | $\begin{aligned} & V_{D S}=-10 \mathrm{~V}, V_{G S}=-10 \mathrm{~V} \\ & f=1 \mathrm{kHz} \end{aligned}$ |  | 3 |  |  | 3 |  | mmho |
| $C_{\text {(in) }}$ | Input capacitance (see Note 3) | $\begin{aligned} & V_{D S}=-5 \mathrm{~V}, \quad V_{G}=V_{S}=V_{S S} \\ & f=1 \mathrm{MHz} \end{aligned}$ |  | 4 | 7 |  | 4 | 7 | pF |
| $\mathrm{C}_{\text {(out) }}$ | Output capacitance (see Note 4) | $\begin{aligned} & V_{S D}=-5 \mathrm{~V}, \quad V_{G}=V_{S}=V_{S S} \\ & f=1 \mathrm{MHz} \end{aligned}$ |  | 13 | 20 |  | 13 | 20. | pF |
| $\mathrm{C}_{\mathrm{gs}}$ | Gate-source capacitance (see Note 5) | $\begin{array}{ll} \begin{array}{ll} V_{D S}=0, & V_{G S}=0, \\ f=1 M H z & \end{array} \end{array}$ |  | 3 | 4.5 |  | 3 | 4.5 | pF |
| $\mathrm{C}_{\mathrm{gd}}$ | Gate-drain capacitance (see Note 5) | $\begin{array}{ll} V_{D S}=0, & V_{G S}=0, \\ f=1 \mathrm{MHz} & \end{array}$ |  | 2 | 3 |  | 2 | 3 | pF |
| $\mathrm{t}_{\mathrm{on}}$ | Turn-on time | See Figure 1 |  | 50 | 75 |  | 50 | 75 | ns |

NOTES: 3. $C_{(i n)}$ is the capacitance between the drain terminal and all other terminals of the transistor under test.
4. $\mathrm{C}_{\text {(out) }}$ is the capacitance between the source terminal and all other terminals of the transistor under test.
5. $\mathrm{C}_{\mathrm{gs}}$ and $\mathrm{C}_{\mathrm{gd}}$ measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The drain and substrate or the source and substrate, respectively, are connected to the guard terminal of the bridge.
${ }^{\dagger}$ The body (substrate) terminal is grounded to the reference terminal unless otherwise noted.

# TMS6005JR, TMS6009JR six-channel analog switches 

## PARAMETER MEASUREMENT INFORMATION

switching characteristics


TEST CIRCUIT


VOLTAGE WAVEFORMS

NOTES: A. The input waveform is supplied by a generator with the following characteristics: $\mathrm{t}_{\mathrm{r}} \leqslant 10 \mathrm{~ns}, \mathrm{Z}_{\text {out }}=50 \Omega$.
B. Waveforms are monitored on an oscilloscope with the following characteristics: $t_{r} \leqslant 10 \mathrm{~ns}, \mathrm{R}_{\text {in }} \geqslant 10 \mathrm{M} \Omega$. $\mathrm{C}_{\mathrm{L}}$ includes oscilloscope input capacitance plus stray capacitance.

FIGURE 1

## TYPICAL CHARACTERISTICS



## TMS6005JR, TMS6009JR six-channel analog switches

TYPICAL APPLICATION DATA
DIRECT-COUPLED MULTIPLEXER ADDRESSED FROM SERIES 54/74 TTL


A TOTAL OF 6 INTERFACE CIRCUITS identical to the one at the left


In the above circuit, each input is sequentially connected through an MOS switch to an output circuit represented by load resistance RL. A Series 54/74 TTL counter and decimal decoder are used to obtain sequential driving from a single clock.

An interface circuit using a p-n-p transistor translates TTL output voltage levels to those required by the MOS switch. In this circuit, +5 volts is used to turn the switch off, -20 volts is used to turn it on. Because the transistor saturates, a storage time exists which delays turn-off. This delay (about 150 to 300 ns ) is used in the interface circuit shown to allow the previous MOS switch to turn off completely before the next one turns on. Clock frequency, $\mathrm{f}_{\mathrm{cl}}$ ock, is limited by interface circuit storage and fall times to about 250 kHz before these times become an appreciable fraction of a clock cycle.

The substrate is biased at +5 volts to allow the drains and sources of the MOS switches to go positive without forward-biasing the drain-substrate and source-substrate diffused diodes. Only leakage current flows into the substrate, so the simple R-C filter shown is sufficient to prevent noise from the +5 -volt supply from interfering with switch operation.

## description

The TMS 3802 LS consists of six edge-triggered flip-flops with output buffers, and is particularly well suited for tone generation in electronic organs. The entire device is constructed on a single monolithic chip, using thick-oxide techniques and MOS P-channel enhancement-mode transistors.

## operation

Four of the six flip-flops are connected in series to provide frequency division by 2, 4, 8 and 16, and the other two are connected in series to provide frequency division by 2 and 4.

The circuit can be driven from any wave form if rise-time is not greater than 10 microseconds.
functional diagram


## TMS3802LS

## six-stage frequency divider

packaging


NOTES: 1. All dimensions in inches.
2. Pin 5 is in electrical contact with the case.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

$$
\begin{aligned}
& \text { Supply voltage } \mathrm{V}_{\mathrm{DD}} \text { range (See Note 3) . . . . . . . . . . . . . . . . . . }-30 \mathrm{~V} \text { to } 0.3 \mathrm{~V} \\
& \text { Data input voltage ranges (See Note 3) . . . . . . . . . . . . . . . . . . }-30 \mathrm{~V} \text { to } 0.3 \mathrm{~V} \\
& \text { Operating free-air temperature range . . . . . . . . . . . . . . . . . . }-10^{\circ} \mathrm{C} \text { to }+55^{\circ} \mathrm{C} \\
& \text { Storage temperature range . . . . . . . . . . . . . . . . . . . . . . }-55^{\circ} \mathrm{C} \text { to }+100^{\circ} \mathrm{C}
\end{aligned}
$$

NOTE 3. These voltage values are with respect to network ground terminal.
recommended operating conditions

| CHARACTERISTICS | MIN | TYP | MAX |
| :--- | :---: | :---: | :---: |
| Uupply voltage $V_{\text {DD }}$ | -26 | -28 | -29 |
| Rise-time of input pulses (See voltage waveforms) |  | V |  |
| Fall-time of input pulses (See voltage waveforms) |  | 10 | $\mu \mathrm{sec}$ |
| Frequency-input pulses (Charge $10 \mathrm{k} \Omega, 10 \mathrm{pF}$ to ground) | dc |  | 10 |

electrical characteristics (under nominal operating conditions at $25^{\circ} \mathrm{C}$ unless otherwise noted)

| CHARACTERISTICS |  | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {in }}(1)$ | Logical 1 input voltage |  | -9 |  |  | V |
| $V_{\text {in }}(0)$ | Logical 0 output voltage |  |  |  | $-2.5$ | V |
| $V_{\text {out (1) }}$ | Logical 1 output voltage | R load $=10 \mathrm{k} \Omega$ | -10 | -13.5 |  | V |
| $V_{\text {out (0) }}$ | Logical 0 output voltage | 1 load $=1.5 \mathrm{~mA}$ |  | -1 | -2 | V |
| IDD | Supply current into $V_{\text {DD }}$ terminal | $\mathrm{V}_{\text {DD }}=-28 \mathrm{~V}$ |  |  |  | mA |

> TMS3802LS
> six-stage frequency divider
switching characteristics $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$

|  | PARAMETER | TYP |
| :---: | :---: | :---: |
| $t_{\text {pd }}$ | Propagation delay time from input voltage to divide-by-two output | UNITS |
| $t_{\text {pd }}$ | Propagation delay time from input voltage to divide-by-16 output | 450 |
| $t_{\text {pd }}$ | Propagation delay time from input voltage to divide-by-64 output | 1 |

## timing diagram



## custom mos/lsi

## CUSTOM MOS/LSI

MOS/LSI is very well suited for custom design:

| High level of integration | lower package count <br> lower cost |
| :--- | :--- |
| Two dimensional design | easy simulation <br> fast turnaround times |
| Simple process | high reliability <br> low cost |

To respond to the large demand for MOS/LSI custom subsystems TI has geared its operations to handle hundreds of custom designs each year.

The level of complexity of MOS/LSI subsystems design is very high. Circuit designs are assisted by other specialists. A typical team approach to multichip system design will consist of

- Systems Engineers
- Circuit Designers
- Software Specialists
- Test and Reliability Engineers

In order to optimize design and minimize cost many computer programs have been developed. In a typical MOS/LSI multichip design the following computer aided design will be used to optimize the design:

- Subsystem simulation
- Circuit analysis
- Circuit simulation
- Automatic placement and routing (mask design)
- Manually assisted placement and routing (CRT implementation of mask design)
- Computer drawing
- Mask cutting
- Test pattern generation and grading

TI's involvement in custom MOS/LSI is complete. The TI-customer interface is very flexible. Inputs may range from general requirements ("Black Box" specifications) to finished working glass photo masks. Experience has shown that the best interface point is with partitioned logic diagrams; however, TI can also partition your logic diagrams or convert TTL/DTL implemented logic to MOS/LSI.


For more information on custom MOS/LSI design please contact the nearest TI sales office (see back cover).

## TI <br> Microlibrary Books for Creative Circuit Designers <br> 

## ORDERING INSTRUCTIONS

Source: Order from McGraw-Hill Book Company, either through a bookstore or by writing (with your name, address, company, and position) to:

McGraw Hill Book Company
P.O. Box 400

Highstown, N. J. 08520
Mail Order Terms: Ten days' examination on approval. If you remit price plus local tax with your order, McGraw-Hill pays the delivery cost. Otherwise, when book arrives you are billed for delivery cost in addition to the price and local tax, and payment or returned book is due at end of ten-day free approval period.


TRANSISTOR CIRCUIT DESIGN<br>523 Pages - 526 Illustrations -<br>Shipping Weight 3-lb 4 oz • \$16.50

FIELD-EFFECT TRANSISTORS • L. J. SEVIN
138 Pages • 173 Illustrations •
Shipping Weight $1-\mathrm{lb} 10-\mathrm{oz}$ - $\$ 10.00$

MOSFET IN CIRCUIT DESIGN • ROBERT H. CRAWFORD

136 Pages • 100 Illustrations •

Shipping Weight $1-\mathrm{lb} 10-\mathrm{oz} \bullet \$ 11.00$

CIRCUIT DESIGN FOR AUDIO, AM/FM AND TV
352 Pages • 145 Illustrations •
Shipping Weight 2-lb 8-oz • \$14.50

## SILICON SEMICONDUCTOR TECHNOLOGY •

W. R. RUNYAN

256 Pages • 301 Illustrations •
Shipping Weight 2-lb 9-oz • \$16.50
DESIGN AND APPLICATION OF TRANSISTOR SWITCHING CIRCUITS • LOUIS DELHOM
278 Pages • 315 Illustrations •
Shipping Weight 2-lb • \$14.50

## SOLID STATE COMMUNICATIONS

366 Pages • 417 Illustrations •
Shipping Weight 2-lb 9-oz • \$13.75
SOLID STATE ELECTRONICS • ROBERT G. HIBBERD
170 Pages • 90 Illustrations -
Shipping Weight $1-\mathrm{lb} 12-\mathrm{oz} \bullet \$ 9.50$
INTEGRATED CIRCUITS: A BASIC COURSE FOR ENGINEI AND TECHNICIANS • ROBERT G. HIBBERD
170 Pages - 133 Illustrations •
Shipping Weight $1-\mathrm{lb} 10 \mathrm{oz} \bullet \$ 9.95$

## TI authorized distributors

| ALABAMA | INDIANA | Genessee Radio \& Parts Co., Inc. | AUSTRALIA |
| :---: | :---: | :---: | :---: |
| ACK Semiconductors Inc. <br> 3101 Fourth Ave. South/(205) 322-0588 | Ra-Dis-Co <br> 814 North Senate Avenue | 2550 Delaware Ave./(716) 873-9661 Buffalo, New York 14216 | Brisbane: Douglas Electronics <br> Melbourne: Radio Parts Pty, Ltd. |
| Birmingham, Alabama 35233 | (317) 637-5571 | L\&S Electronics Inc. <br> (TI Resistors Only) | Perth: Precision Electronics |
| Electronic Wholesalers, Inc. 2310 Bob Wallace Avenue, S.W. | indianapolis, Indiana 46206 | (TI Resistors Only) <br> 145 E. Merrick Rd./(516) 561-2474 <br> Valley Stream, New York 11580 | AUSTRIA |
| (205) $534-2461$ | IOWA |  | Vienna: Reimer Grothusen, 824199 |
| Huntsville, Alabama 35805 | DEECO, Inc. <br> 2500 16th Avenue S.W./(319) 365-7551 | Lafayette Industrial Electronics 165-08 Liberty Ave./(212) 658-5050 | BELGIUM |
| ARIZONA | Cedar Rapids, Iowa 52406 | Jamaica, New York 11431 | Brussels: Avi-Elec, 493816 |
| Kierulff Electronics, Inc. 2633 East Buckeye Road | KANSAS | Milgray/New York <br> 191 Hanse Ave./(212) 989-1600 |  |
| Phoenix, Arizona 85034 (602) 273-7331 | TI Supply Company <br> 1215 N. Westview/(316) 788-1714 | New York, New York 11520 | SWEDEN |
| R. V. Weathereford Company | 1215 N. Westview/ 316$) 788$-1714 Derby, Kansas 67037 | Rochester Radio Supply Co., Inc. 140 W. Main St./(716) 454-7800 | Stockholm: A. B. Gosta Backstrom, $540390$ |
| 1917 North 25 Drive/(602) $272-7144$ | MARYLAND | Rochester, New York 14614 | SWITZERLAND |
| Phoenix, Arizona | Electronic Wholesalers Inc. 16021 Industrial Drive/(301) 948-0110 | TI Supply Company <br> 4 Neveda Dr./(516) 488-3300 <br> New Hyde Park, L. I., N. Y. 11040 | Geneva: TI Supply, 475122 <br> Zurich: Fabrimax AG, 470670 |
| CALIFORNIA | Gaithersburg, Maryland 20760 |  |  |
| Kierulff Electronics, Inc. 3969 E. Bayshore/(415) 968-6292 | Milgray/Washington <br> 5405 Lafayette Place/(202) 864-1111 | NORTH CAROLINA | UNITED KINGDOM Birmingham: TI Supply, (081) $743-2078$ |
| Palo Alto, California 94303 | Hyattsville, Maryland 20781 | Electronic Wholesalers, Inc. | Derby: Quarndon Electronics Ltd., |
| Milo of California |  | 938 Burke St./(919) 725-8711 | 46695 |
| 2060 India St./(714) 232-8951 <br> San Diego, California 92101 | MASSACHUSETTS | Winston-Salem, North Carolina 27101 | Edinburgh: TI Supply, 229-1481 London: TI Supply, Slough 29481 |
| Radio Products Sales, Inc. 1501 S. Hill St./(213) 748-1271 Los Angeles, California 90015 | Demambro Electronics 1095 Commonwealth Ave. (617) 787-1200 <br> Boston, Massachusetts 02215 | OHIO <br> Arrow Electronics, Inc. 23945 Mercantile/(216) 464-2000 | Manchester: TI Supply, 236-6303 Portsmouth: S.D.S. (Portsmouth) Ltd., 62332 <br> Reading: W.E.L. Components Ltd., |
| R. I... Weatherford Company <br> 1550 Babbitt Avenue (714) 532-6741 <br> Anaheim, California 92805 | ```Electrical Supply Corp. (TI Resistors Only) 205 Alewife Brook Parkway/(617) 491-3300 Cambridge, Massachusetts 02138``` | Cleveland, Ohio 44122 <br> ESCO Electronics Inc. <br> 221 Crane St./(513) 224-9192 <br> Dayton, Ohio 45403 | 40616 <br> Sheffield: Needham Engineering Co., $27161$ <br> Southampton: TI Supply, 27267/8 |
| 6921 San Fernando Rd./(213) 849-3451 Glendale, California 91201 | TI Supply Company 480 Neponset Road/(617) 828-5020 | Milgray/Cleveland <br> 1821 East 40th Street/(216) 881-8800 | CANADA |
| 3240 Hillview Drive | Canton, Massachusetts 02021 | Cleveland, Ohio 44102 | Calgary: Canadian Electronics Ltd. |
| Stanford Industrial Park $(415) 3215373$ <br> Palo Alto, California 94304 | Lafayette Industrial Electronics 1400 Worcester Rd./(617) $969-6100$ | Newark-Herrlinger Electronics Corp. 112 E. Liberty St./(513) 421-5282 | Edmonton: Canadian Electrronics Ltd. Ottawa: TI Supply, (613) 825-3716 |
| 1095 East 3rd Street | Natick, Massachusetts 01760 | Cincinnati, Ohio 45210 | Montreal: TI Supply, (514) 332-3550 <br> Toronto: TI Supply, (416) 889-0844 |
| (714) 623-1261/(213) 966-8461 | Milgray/New England Inc. <br> 75 Terrace Hall Avenue/(617) 272-6800 | The W. M. Pattison Supply Co. 4550 Willow Parkway/(216) 441-3000 | Vancouver: Canadian Electronics Ltd. Winnipeg: Canadian Electronics Ltd. |
| Pomona, California 91766 | Burlington, Massachusetts 02021 | Cleveland, Ohio 44125 |  |
| TI Supply Company <br> 5200 W. 104th St./(213) 776-4490 | MICHIGAN | OKLAHOMA | denmark |
| Los Angeles, California 90045 | ark-Detroit Electronics, | TI Supply Company | Herlev: TI Supply, 91-74-00 |
| TI Supply Company | 20700 Hubbell Ave./(313) 548-0250 | 12151 E. Skelly Dr./(918) 437-4555 | FINLAND |
| 755 North Pastoria/(408) 732-5555 | Detroit, Michigan 48237 | Tulsa, Oklahoma 74128 | Helsinki: TI Supply, 44.73.73 |
| Unnyvale, California 94086 | Newark-Industrial Electronics Corp. | OREGON |  |
| colorado | 2114 So. Division/(616) 452-1411 | Almac Stroum Electronics Corporation | FRANCE |
| TI Supply Company |  | 8888 S.W. Canyon Road/(503) 292-3534 | Lyon, TISCO, 427850 |
| 2186 S. Holly/(303) 757-7671 | MINNESOTA | Portland, Oregon 97225 | Paris-Clamart: TISCO, 6445530 |
| Denver, Colorado 80222 | Stark Electronic Supply Co. | PENNSYLVANIA | Paris-Clamart: Technique et Produits, 6260235 |
| CONNECTICUT | 112 Third Avenue $\mathrm{N} /(612)$ 332-1325 |  | Rennes: TISCO, 305685 |
|  | Minneapolis, Minnesota 55401 | Milgray/Delaware Valley inc. 2532 N. Broad St./(215) 228-2000 | Toulouse: TISCO, 621964 |
| 437 Boston Post Rd./(203) 878-6521 | missouri | Philadelphia, Penn. 19107 | GERMANY |
| Milford, Connecticut 06460 | TI Supply Company <br> 2916 Holmes Street/(816) 753-4750 Kansas City, Missouri 64109 | RPC Electronics <br> 620 Alpha Dr./(412) 782-3770 RIDC Park | Berlin: Hermann Kaets, 83 02-16 <br> Essen: TISCO, 792024 <br> Frankfurt: TISCO, 726441 |
| Electronic Wholesalers, Inc. 345 Graham Ave./(305) 841-1550 | Electronic Components for Industry | Pitsburgh, Pennsylvania 15238 | Hannover: TISCO, 861016 |
| Orlando, Florida 32814 | 2605 South Hanley Rd./(314) 647-5505 | TEXAS | Munich: TISCO, 911060 Stuttgart: TISCO, 2250 92/3 |
| 4035 North 29th Ave./(305) 923-8181 |  | TI Supply Company |  |
| Hollywood, Florida 33020 |  | 6000 Denton Drive/(214) 238-6821 | italy |
|  | NEW JERSEY | Dallas, Texas 75235 | Florence: TI Supply, 410079 |
| ILLINOIS | Eastern Radio Corp. | 3939 Ann Arbor Dr./(713) 785-4800 | Milano: TI Supply, 6883141 |
| Allied Electronics Corporation | (TI Resistors Only) | Houston, Texas 77042 | Rome: TI Supply, 5123610 |
| 2400 W. Wash. Blvd./(312) 829-9100 Chicago, Illinois 60612 | 312 Clifton Ave./(201) 471-6600 Clifton, N. J. 07015 | Harrison Equipment Company, Inc. 1616 McGowen/(713) CA 4-9131 | Torino: TISupply, 540693 |
| Klaus Radio and Elect. | General Radio Supply Company, Inc. | Houston, Texas 77001 | NETHERLAND |
| (TI Resistors Only) <br> 8400 N. Pioneer Parkway/(309) 691-4840 | 212 North 6th/(609) 964-8560 Camden, New Jersey 08102 | Midland Specialty Company 2235 Wyoming Ave./(915) 533-9555 | Amsterdal-Schiphol: TI Supply, 020-159293 |
| Peoria, Illinois 61614 | TI Supply Company | EI Paso, Texas 79903 | NEW ZEALAND |
| Merquip Electronics, Inc. <br> 7701 No. Austin Ave./(312) 965-7500 Skokie, Illinois 60076 | 301 Central Ave./(201) 382-6400 Clark, N. J. 07066 | TI Supply Company <br> 825 E. 53-1/2 St. Bldg. F/(512) 454-2531 | Wellington: W. G. Leatham Ltd. |
| Newark Electronics Corp. |  | Austin, Texas 78751 | NORWAY |
| 500 N. Pulaski Road/(312) 638-4411 | EW MEXICO | UTAH | Oslo: Morgenstierne \& Co., 372940 |
| Chicago, lllinois 60624 | Kierulff Electronics, Inc. | Standard Supply Company |  |
| Ohmtronics Electronics | 2524 Baylor Dr. S.E./(505) 247-1055 | 225 E. Sixth South St./(801) 355-2971 | SOUTH AFRICA |
| (Senistors ${ }^{\circledR}$ and Resistors Only) | Albuquerque, New Mexico 87108 | Salt Lake City, Utah 84110 | Johannesburg: Hans Pollack |
| 649 Vermont/(312) 359-5500 |  |  |  |
| Palentine, lllinois 60067 | NEW YORK | WASHINGTON | SPAIN |
| TI Supply Company | Arrow Electronics, Inc. | Almac-Stroum Electronics | Barcelona: Difitronic, 2532457 |
| 2420 E. Oakton/(312) 593-7660 | 900 Broad Hollow Rd./(510) 224.6494 | 5811 Sixth Ave. So./(206) 763-2300 | Madrid: Ataio Engenieros, 2353543 |
| Arlington Heights, Illinois 60005 | Farmingdale, N. Y. 11735 | Seattle, Washington 98108 | Madrid: TI Supply, 2502547 |

## TI worldwide sales offices




[^0]:    $\dagger$ These values are at $V_{D D}=-14 \mathrm{~V}, \mathrm{~V}_{G G}=-28 \mathrm{~V}$, and $T_{A}=25^{\circ} \mathrm{C}$.

[^1]:    $\dagger$ These values are at $V_{D D}=-14 \mathrm{~V}, \mathrm{~V}_{\mathrm{GG}}=-28 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

[^2]:    NOTE: The TMS 3406 LR features an open-ended buffer; however, load resistors of $3.3 \mathrm{k} \Omega$ and $20 \mathrm{k} \Omega$ can be programmed on the chip, upon request. At the input, resistors of $1 \mathrm{k} \Omega$ and $5 \mathrm{k} \Omega$ can be programmed upon request.

[^3]:    $\dagger$ The body (substrate) terminal is grounded to the reference terminal unless otherwise noted.

