
MOS/LSI from Texas Instruments

(t)



MOS/LSI from Texas Instruments

October 1970



index

			1
PRELIMINARY INFORMATION			3
MOS/LSI NUMBERING SYSTEM			4
MOS/LSI PACKAGING			5
MOS/LSI SYSTEM COMPATIBILITY			
SHIFT REGISTERS.			. 15
TMS3000LR, TMS3001LR DUAL STATIC SHIFT REGISTERS			. 20
TMS3002LR DUAL 50-BIT SHIFT REGISTER			. 27
TMS3003LR DUAL 100-BIT SHIFT REGISTER			. 27
TMS3012JR DUAL 128-BIT ACCUMULATOR			
TMS3028LR DUAL 128-BIT SHIFT REGISTER			. 34
TMS3016LR DUAL 16-BIT STATIC SHIFT REGISTER			. 39
TMS3026JC 6-BIT SERIAL IN PARALLEL OUT SHIFT REGISTER			. 45
TMS3101LC DUAL 100-BIT STATIC SHIFT REGISTER			. 49
TMS3112JC HEX 32-BIT STATIC SHIFT REGISTER			. 54
TMS3304LR TRIPLE 66-BIT DYNAMIC SHIFT REGISTER			. 60
TMS3305LR TRIPLE 64-BIT DYNAMIC SHIFT REGISTER			. 60
TMS3309JC TWIN 512-BIT DYNAMIC SHIFT REGISTER/ACCUMULATOR			
TMS3314JR TRIPLE (60 + 4) DYNAMIC SHIFT REGISTER			. 72
TMS3401LC 512-BIT DYNAMIC SHIFT REGISTER			
TMS3406LR DUAL 100-BIT DYNAMIC SHIFT REGISTER			
READ ONLY MEMORIES			. 88
CUSTOM BIT PATTERN			
TMS2400JC ROW OUTPUT CHARACTER GENERATOR			
TMS2600JC 2048-BIT STATIC READ-ONLY MEMORY			
TMS2800JC 1024-BIT STATIC READ-ONLY MEMORY			
TMS4100JC SERIES CHARACTER GENERATOR			
TMS4300JC 4096-BIT STATIC READ-ONLY MEMORY			
TMS4500JC, TMS4600JC, TMS4700JC 2048-BIT HIGH SPEED STATIC		•	
READ-ONLY MEMORIES			. 139
TMS4880JC STATIC READ-ONLY MEMORY FOR PARALLEL OUTPUT			
CHARACTER GENERATOR APPLICATIONS			. 145
		-	
PROGRAMMABLE LOGIC ARRAYS			. 152
TMS2000JC, TMS2200JC PROGRAMMABLE LOGIC ARRAYS			. 158
RANDOM ACCESS MEMORIES			. 167
TMS4000JC HIGH-SPEED CONTENT-ADDRESSABLE MEMORY			
TMS4003JR 256-BIT RANDOM-ACCESS MEMORY			
SPECIAL PURPOSE DEVICES			. 186
TMS5700JC DIGITAL DIFFERENTIAL ANALYZER ELEMENT			
TMS6000JR COMMON-SOURCE 10-CHANNEL ANALOG		-	
SWITCH FOR HIGH SPEED MULTIPLEX APPLICATION			. 191
TMS6002JR SIX-CHANNEL ANALOG SWITCH			
TMS6005JR, TMS6009JR SIX-CHANNEL ANALOG SWITCHES			
TMS3802LS SIX-STAGE FREQUENCY DIVIDER			
	• •	•	. 200
		-	. 206
		•	

i


introduction

MOS an innovative technology

Many types of equipment previously not suitable for electronic control can now take full advantage of the latest electronic technology. Equipment costs can be kept low, and equipment size can be easily reduced. MOS (Metal Oxide Silicon) circuits are ideal for digital applications including timers and counters, data transmission and switching equipment, recorders, calculators, controls and computer equipment. MOS is also applicable for analog applications such as telemetry and test equipment.

MOS technology can be applied to hundreds of types of equipment at costs usually lower than other technologies with significant improvements in reliability.

The introduction of MOS/LSI into new classes of equipments is possible since the basic MOS device combines the best attributes of the pentode vacuum tube with all of the advantages of the transistor. MOS devices are high input impedance small, simple to fabricate, and they consume little power; consequently, they offer the highest complexity of large scale integrated circuits.



COMPARISON OF TRANSISTOR CROSS SECTIONS

WHAT IS MOS?

Only one-third of the process steps are needed for MOS ICs as for the standard double diffused bipolar IC. But the most significant feature is the large number of semiconductor circuit elements that can be put on a small chip. This high circuit density means large scale integration, and permits TI to put up to 5,000 devices on a silicon chip only 150 x 150 mils square. Each transistor in the MOS/LSI array requires as little as 1 square mils of chip area, a great reduction over the bipolar transistors requiring 49 to 50 square mils.

introduction

Natural advantages of MOS/LSI include:

- increased circuit complexity per package
- lower cost per circuit function
- fewer parts to assemble and inspect
- fewer subsystems to test
- lower power drain per function
- a choice of standard or custom products to meet specific application requirements.

From the design standpoint, MOS/LSI is a two dimension layout rather than a three dimension. Mathematically you can predict its operation easier, and these mathematical models lend themselves to Computer Aided Design analysis. So the circuit can be laid out and its operation checked before it's built.

With its many applications and its simple fabrication, MOS/LSI is definitely headed for growth and expansion. It is probably the most important electronic innovation since the integrated circuit was developed by TI in 1958.

Preliminary information only is available on some of the products included in this catalog. This is indicated by the following statement on the first page of the specification.

The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change after full characterization.

This means that a full characterization of the products on which we supply only preliminary information is in process, but has not yet been completed.


The information contained has been obtained through a thorough engineering evaluation of a large number of units over a period of time. Production units are fully final tested to meet the specifications. All products included in this catalog are in volume production at the present time. A full characterization is in process. Due to the high level of complexity of MOS/LSI a full characterization requires much more time than SSI or MSI integrated circuits. You may design any of these devices into your equipment with full confidence.

mos/lsi numbering system

TEXAS INSTRUMENTS MOS/LSI DEVICE NUMBERING SYSTEM

Electrical characteristics presented in this catalog, unless otherwise noted, apply for circuit type(s) listed in the page heading, regardless of package. Factory orders for circuits described in this catalog should include the complete part type numbers listed on each page.

MOS NUMBERING SYSTEM



NOTE A **Temprature Range**

- С -25° C to $+85^{\circ}$ C (commercial)
- -55°C to +125°C (military) Μ
- -55° C to $+85^{\circ}$ C (reduced military) R
- Special range (as designated by customer) S

NOTE B

Package

- F Flat package
- Ceramic dual-in-line J
- Ν Plastic dual-in-line
- TO-5 type L
- υ Unencapsulated (beam lead, etc.)

NOTE C

NOTE D

Product Identification Number

Part number unique to each type of device

Product Status

- S Standard devices
- Х Prototype (all new designs)
- С Custom design
- Т High reliability

Due to the high complexity of MOS/LSI, TI has had to innovate in the packaging area. The packages selected by TI are standards of the industry. Accessories for these packages are readily available.

1) Dual-in-line package

a) Pin-to-pin spacing

A pin-to-pin spacing of 100 mils has been selected for all dual-in-line packages.

b) Row-to-row spacing


Two spacings are used, 300 mils and 600 mils.


c) Ceramic dual-in-line package types

TI uses several hermetically sealed ceramic dual-in-line packages. These packages consist of a ceramic base, gold plated cap and gold plated lids.


The following packages are presently in use:


	16 PIN	24 PIN	28 PIN	40 PIN
300 mil between rows	х			
600 mil between rows	х	х	х	х







16 pin package (300 mil row spacing)








40 pin package




- NOTES: 1. A true-position pin spacing is 0.100 between centerlines. Each pin centerline is located within ± 0.010 of its true longitudinal position relative to pins (1) and (40)
 - 2. All dimensions in inches.


2) 'TO' type packages

For devices such as shift registers requiring few inputs and outputs TI uses two 'TO' type packages.



TO 99 package





3) Manufacturing information

a) Alloying

Alloying is performed under inert atmosphere. A silicon gold eutectic is formed during the alloying operation.

b) Bonding

Thermal compression bonding is used. Typical bond strength is 5 grams. Bond strength is monitored on a lot to lot basis. Any bond strength of less than 2½ grams causes rejection of the entire lot of devices.

c) Sealing

TI uses a low temperature gold tin brazing to seal ceramic packages.

TO type packages are welded.

Glass leaks are eliminated by using an etheylene glycol solution heated to +150°C.

Fine leak elimination is performed through mass spectrometer techniques.

All MOS/LSI devices produced by TI are capable of withstanding 5 x 10^{-7} PPM fine leak inspection, and may be screened to 5 x 10^{-8} PPM fine leak if desired by the customer for special applications.

d) Shock and Vibration

All packages are capable of withstanding a shock of 3,000 Gs.

All devices are capable of passing a 20,000 G acceleration (centrifuge) test in the Y axis.

Pin strength is measured by a pin shearing test. All pins are able to withstand the application of a force of 6 pounds at 45° in the peel off direction.

MOS/LSI SYSTEM COMPATIBILITY

MOS/LSI circuits have in the past few years conclusively proven their value to system designers. Most designs presently under consideration use both MOS/LSI and bipolar technologies in order to take full advantage of the low cost and high packaging density of MOS/LSI, as well as the flexibility of bipolar techniques for low complexity functions. With present MOS/LSI devices the task of the designer has been greatly simplified. Present MOS devices do not require separate interface circuits between MOS and MOS circuits or between bipolar and MOS circuits. MOS/MOS and MOS/Bipolar compatibility is demonstrated in each of the data sheets included in this catalog. The following information is general and applicable to all TI MOS/LSI devices.

1) POWER SUPPLIES

Two manufacturing technologies are common in MOS/LSI and prevalent in the industry: High Threshold MOS and Low Threshold MOS. The power supply requirements generally are:

	V _{SS}	V _{DD}	V _{GG}
High Threshold	0	-12 V	_24 V
Low Threshold	0	—5 V	–17 V

Where

 V_{SS} is the substrate supply V_{DD} is the drain supply V_{GG} is the gate supply

The drain supply will draw most of the current. Some circuits are designed to use only one power supply (saturated logic). V_{DD} and V_{GG} are then common.

To use MOS in a system it is often convenient to translate all the power supply voltages by a certain voltage. The common arrangement is:

	V _{SS}	v _{DD}	V _{GG}
High Threshold	+12 V	0 V	–12 V
Low Threshold	+5 V	0 V	—12 V

NOTE: Some high threshold devices are specified at V_{GG} = -28 V and V_{DD} = -14 V.

2) COMPATIBILITY


Referencing all voltages to V_{SS} the input swing on most MOS circuits is as follows:

	High Level	Low level
High Threshold	0 to -3 V	–9 V to –24 V
Low Threshold	0 to -1.5 V	-4.2 V to -17 V

Relating to the translated power supplies as above this becomes:

	High Threshold	Low Threshold					
V _{SS}	+12 V	+5 V					
V _{DD}	0 V	0 V .					
V _{GG}	-12 V	–12 V					
High level	+9 V to +12 V	+3.5 V to +5 V					
Low level	+3 V to -12 V	0.8 V to -12 V					

In all cases the input of the MOS circuit will look like a very high impedance. The input compatibility is easily achieved.



The value of the R* resistor varies depending on speed-power requirements. In many cases this resistor is diffused on the MOS chip. For low threshold MOS this resistor assures that the worst case TTL output (2.4 V) is pulled up to at least 3.5 V for proper MOS circuit operation.

3) OUTPUT COMPATIBILITY


Two types of buffers are commonly used on MOS devices:

Single-ended open-drain buffer


Push-pull buffer

a) Single-ended open-drain


The buffer is simply a current switch. In the "off" state the impedance of the buffer is extremely large while in the "on" state it is typically under $1 k\Omega$. A discrete resistor or an MOS transistor may be used as a load with a single-ended open-drain buffer. This resistor may be internal to the MOS circuit.



In every case compatibility with MOS is easily achieved. For instance a single-ended buffer with high threshold MOS:




 R_2 provides the necessary current sink for the TTL input, R_1 limits the positive excursion to +5 V. If used for low threshold MOS, V_{SS} is translated up to +5 V instead of +12 V and R_1 can be eliminated. If R_2 is on the chip no external components are necessary.



b) Push-pull buffer

Two types are common



The unsaturated push-pull buffer is the most commonly used for low threshold circuits. It permits direct TTL compatibility without external components.

4) CLOCKS

Depending on the type of circuit there are different clock requirements:

No clocks - Static RAM's, ROM's, etc.

1 clock – with other clocks generated internally

2 clocks - most shift registers

4 clocks - very high speed low power dissipation shift registers

a) One external clock

An internal circuit generates the clocks from a single outside clock signal. The outside clock signal has the same swing as the data input signal and the compatibility is identical (see preceeding paragraph 3).

Single clock low threshold MOS circuits will accept a TTL clock without adding additional components.

b) Two or four clocks

The clock signals must swing between V_{SS} and V_{GG} . To go from a single TTL level clock to a multiple MOS level clock two circuits are required: 1) a clock generator to generate the necessary clock pulses, and 2) a clock driver to bring the clock levels to the required values. In most cases only one clock circuit is needed for an entire MOS/LSI system.

In all digital equipment there is a need to temporarily store and transfer data. MOS shift registers are ideally suited for these applications, because they can economically store very large amounts of information.


Basic Configuration

MOS shift registers can be supplied in the following configurations:

Serial-in/Serial-out Parallel-in/Serial-out Serial-in/Parallel-out

The serial-in/serial-out configuration is by far the most popular.

An MOS shift register will be able to store N bits. Each bit is stored on a basic cell consisting of two MOS inverters and of timing devices.



Static or Dynamic?


In a static shift register storage element the two inverters are connected to form a latch. The data can be stored indefinitely. There is no minimum frequency of operation.

Dynamic shift registers use two independent inverters (not cross-coupled). The data is temporarily stored on a capacitor inherent to an MOS device. The device can not be operated below a certain clock frequency, or the data storage will be lost.

Dynamic shift registers are faster than static registers and dissipate much less power. They are not as flexible to use in a system.

Static Shift Registers

A static shift register uses two static MOS inverters. Three phases (clocks) are necessary to operate a static shift register. The third phase clock is always generated internally. The third phase times the feedback loop. The second clock phase is often generated internally.



Basic cell of static shift register and ϕ 3 internal generation


Timing diagram for a static shift register

Static shift registers operate in the 0 to 2 MHz clock range. They are extremely flexible and data can be held indefinitely, as long as power is supplied.

Dynamic Shift Registers

Dynamic shift registers use either two or four phases (clocks). These phases can be generated on the chip or be supplied externally. Two-phase shift registers can be classified as ratio and ratioless circuits.

The two phase ratio type shift register consists of two simple dynamic inverters and of timing devices.




Basic cell for a dynamic shift register

Timing diagram for a 2 phase dynamic shift register

When ϕ_1 is at a logic level 1 (low) the capacitance C₁ charges at the inverse of the data input. Data is transferred out when ϕ_2 goes to 1.


The two phase ratioless dynamic shift register has been designed to decrease the power dissipation and the chip area. In a ratio type circuit current flows through the inverter when the clock and data input are simultaneously at a logic 1. There must be a certain minimum ratio between the size of the two MOS transistors in the inverters (typically >5:1). This will take more chip area than in a ratioless shift register. In a ratioless shift register the MOS devices used are usually of identical size.



2 phase ratioless dynamic shift register

The 2 Phase 'Ratioless' Dynamic Shift Register uses identical transistors throughout and can therefore work at higher clock rates since the precharging paths are of lower impedance than those in the ratio circuit. When ϕ_1 goes to '1' C₂ charges to '1' via Q₃ and C₁ charges to the Data Input level via Q₁. When ϕ_1 returns to '0' transistor Q₂ turns ON if the INPUT level was a '1' and discharges C₂. For a '0' input Q₂ stays OFF and C₂ is not discharged. Now ϕ_2 goes to a '1' and turns on Q₄ so that C₂ shares any charge it has with C₄. C₃ is used to compensate for the loss of potential across C₂ by introducing a small extra charge on the negative edge of ϕ_2 . It does not introduce enough to destroy a logic '0' on C₂. When ϕ_2 returns to a '0' the charge on C₄ transfers the Data Input level to the OUTPUT.

Four phase shift registers are used for very high density circuits operated at very high speed.



4 phase shift register basic cell and timing diagram

In the basic 4 Phase Dynamic Shift Register C is precharged via Q_1 during ϕ_1 . After ϕ_1 , ϕ_2 holds Q_2 ON so C takes a level which is the inverse of the input. The process is repeated by the SLAVE section $Q_4 - Q_6$ so that the INPUT level is transferred to the OUTPUT after ϕ_3 and during ϕ_4 . The stage uses similar transistors throughout giving high package density. Power dissipation is low, speed can be high but a relatively complex clock drive circuit is required.

	CLOCK	LOGIC	POWER SUPPLY	FREQUENCY	NUMBER OF BITS
TMS 3000 LR	2	Static	+14 V14 V	0 – 1 MHz	2 × 25
TMS 3001 LR	2	Static	+14 V14 V	0 — 1 MHz	2 x 32
TMS 3002 LR	2	Static	+14 V14 V	0 — 1 MHz	2 × 50
TMS 3003 LR	2	Static	+14 V14 V	0 — 1 MHz	2 x 100
TMS 3012 JR	1	Static	+14 V14 V	0 — 1 MHz	2 x 128 (Accumulator)
TMS 3016 LR	2	Static	+14 V14 V	0 — 1 MHz	2 x 16
TMS 3026 JC	1	Static	+14 V14 V	0 – 250 KHz	6 bit SIPO
TMS 3028 LR	1	Static	+14 V14 V	0 – 1 MHz	2 x 128
TMS 3101 LC	2	Static	+5 V – –12 V	0 – 2.5 MZ	2 x 100
TMS 3112 JC	1	Static	+5 V12 V	0 – 1 MZ	6 × 32
TMS 3304 LR	2	Dynamic	+14 V14 V	10 KHz – 5 MHz	3 × 66
TMS 3305 LR	2	Dynamic	+14 V14 V	10 KHz – 5 MHz	3 × 64
TMS 3309 LR	4	Dynamic	+12 V12 V	10 KHz – 10 MHz	2 x 512
TMS 3314 JC	2	Dynamic	+14 V14 V	10 KHz – 2 MHz	3 (60 +4)
TMS 3401 LC	2	Dynamic	+5 V – –12 V	20 KHz – 5 MHz	1 x 512
TMS 3406 LR	2	Dynamic	+5 V – –12 V	10 KHz – 2 MHz	2 x 100

MOS Shift Registers from TI


Applications

Main applications of MOS shift registers are refresh memories, scratch pad memories, data handling, and delay lines.

Any N-bit shift register can be used as a Refresh Memory by returning outputs to inputs as shown. A particular bit of information is available at the output every


N seconds.

This is particularly useful for renewing fading displays such as CRT character generator systems. New data is written in via a 2-way input gate circuit.



Shift registers used as refresh memory

By adding an address counter and comparator in the Refresh Memory it becomes a 'Scratch Pad' memory. Data can be written in and read out of any point specified by the input address code. An output register is necessary to store the required output data and to provide a 1 bit delay so that the 'Read' address is the same as the 'Write' address since there is a 1 bit delay between output and input.



Shift registers used as scratch pad memory

FEATURING


- Static logic
- DC to 1 MHz operation
- Low power dissipation
- Push-pull output buffers
- TTL compatible

description

The TMS 3000 LR and TMS 3001 LR are dual static shift registers. Each device contains two d-c to 1 MHz shift registers with independent input and output terminals and common clocks and power. MOS thick-oxide technology is used to fabricate cross-coupled flip-flops for each register bit so that data can be stored indefinitely. The transistors in the device are the P-channel enhancement-mode type. All input leads have zener network protection and all outputs contain low output impedance, non-inverting push-pull output buffers.

Two power supply levels and two clocks are required for operation with a third clock generated internally. Data is transferred into the register when the ϕ_1 clock is pulsed to logic 1. Data is shifted when the ϕ_1 clock is returned to logic 0 and the ϕ_2 clock is pulsed to logic 1. Output data appears on the logic 0 to logic 1 transition of the ϕ_2 clock. For long term storage, the ϕ_1 clock must be held at logic 0 and the ϕ_2 clock at logic 1.

mechanical data and pin configuration



The package outline is the same as JEDEC TO-100 except for diameter of standoff.

logic definition

Negative logic is assumed

- a) Logic 1 = most negative voltage
- b) Logic 0 = most positive voltage

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See Note 1)								
Supply voltage V _{GG} range (See Note 1)	-30 V to 0.3 V							
Phase one clock input voltage V _{ø1} range (See Note 1)	-30 V to 0.3 V							
Phase two clock input voltage $V_{\phi 2}^{\phi}$ range (See Note 1)								
Data input voltage V ₁ range (See Note 1)								
Power dissipation	450 mW							
Operating free-air temperature range	-55° C to 85° C							
Storage temperature range	\cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot $-55^{\circ}C$ to $150^{\circ}C$							
5.1. There uplies a value are with respect to notwork around terminal Man								

NOTE 1. These voltage values are with respect to network ground terminal, $\mathsf{V}_{\mbox{SS}}.$

recommended operating conditions

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Supply voltage VDD	-12	-14	-15	V
Supply voltage V _{GG}	-24	-28	-29	V
Logic 0 data input voltage V _{i(0)} (See Note 2)	0.3	0	-2	V
Logic 1 data input voltage V _{i(1)} (See Note 2)	9	-14	-29	V
Width of data pulse, t _{p(data)} (See voltage waveforms)	0.4†			μs
Data setup time, t _{setup} (See voltage waveforms and Note 3)	100			ns
Data hold time, thold (See voltage waveforms and Note 4)	20			ns
Logic 0 clock input voltage V $_{ m 00(clock)}$ (See Notes 2 and 5)	0.3	0	-2	V
Logic 1 clock input voltage V $_{\phi1(ext{clock})}$ (See Notes 2 and 5)	-24	-28	-29	V
Rise time of clock pulse, tr(clock) (See voltage waveforms)	Q .		5	μs
Fall time of clock pulse, tf(clock) (See voltage waveforms)			5	μs
ϕ_1 clock pulse width, t $_{p(\phi_1)}$ (See voltage waveforms)	0.3†		10†	μs
ϕ_2 clock pulse width, tp(ϕ_2) (See voltage waveforms)	0.4†		∞t	μs
Time interval from ϕ_1 clock to ϕ_2 clock input pulse, t $_{\phi12}$ (See voltage waveforms)	0.01		10	μs
Time interval from ϕ_2 clock to ϕ_1 clock input pulse, $t_{\phi 21}$ (See voltage waveforms)	0.01		10	μs
Clock repetition rate	0		1	MHz

NOTES: 2. These voltage values are with respect to network ground terminal, V_{SS} .

- 3. Setup time is the interval immediately preceeding the positive-going edge of the phase 1 clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
- 4. Hold time is the interval immediately following the positive-going edge of the phase 1 clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.
- 5. The two clock pulses must never be simultaneously more than 3 volts more negative than $V_{\mbox{SS}}$.

 $^{\dagger}\,$ These values are at V $_{DD}$ = -14 V, V $_{GG}$ = -28 V, and T $_{A}$ = $25^{\circ}C.$

electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	NS [†] MIN	түр‡	MAX	UNITS
μL	Logic 1 input current into data input	V _I = -20 V			0.5	μA
^η ι(φ)	Logic 1 input current into either clock input	$V_{\phi} = -28 V V_{GG}$	= 0 V		50	μA
Vou	Logic 0 output voltage	I _O = 0 mA I _O = -2.0 mA			-1	v
Vон	Logic o output vonage			-2.6	5	v
VOL	Logic 1 output voltage	IO = 0 mA	-12			V
VUL	Logic Fourput vontage	I _O = 1.0 mA	-11	-11.6		v
ROH	Output resistance, logic 0	I _O = -2.0 mA			2.5	kΩ
ROL	Output resistance, logic 1	l _O = 1.0 mA			3	kΩ
IDD	Supply current from VDD terminal*	TMS 3000 L	R	-14	-20	mA
.00		TMS 3001 LR		-16	-24	mA
IGG	Supply current from V _{GG} terminal [*]	TMS 3000 LR		-2	-3.5	mA
·GG		TMS 3001 L	R	-2	-3.5	mA
f _{max}	Maximum clock frequency		1			MHz

[†] Unless otherwise noted, voltages are as shown in the nominal column of the recommended operating conditions (nominal operating voltages).

[†] All typical values are at $T_A = 25^{\circ}C$.


* Current into a terminal is a positive value.

switching characteristics, V_{DD} = -14 V, V_{GG} = -28 V, R_L = 10 m Ω , C_L = 20 pF, T_A = 25°C


	PARAMETER TEST CONDITIONS		TEST CONDITIONS		ТҮР	MAX	UNITS
^t pd0	Propagation delay time to high level from ϕ_2 clock to data output	See voltage waveforms			325	475	ns
^t pd1	Propagation delay time to low level from ϕ_2 clock to data output	See voltage waveforms			325	475	ns
C _{in(¢1)}	Capacitance of ϕ_1 clock input	$V_{I} = 0 V,$ $V_{I(\phi 2)} = 0 V,$ f = 1 MHz	TMS 3000 LR TMS 3001 LR		8 11	12 15	pF pF
C _{in(¢2)}	Capacitance of ϕ_2 clock input *	$V_1 = 0 V,$ $V_{1(\phi_1)} = 0 V,$ f = 1 MHz	TMS 3000 LR TMS 3001 LR		15 20	20 30	pF pF
C _{in}	Capacitance of data input	Vi = 0,	f = 1 MHz	1.	5	7	pF

* $c_{in(\phi_2)}$ includes the capacitance of the internal ϕ_2 clock.


voltage waveforms



typical characteristics




typical characteristics (continued)



typical application data


1) MOS/TTL interface

With proper supply voltages, interfacing can be achieved with only three resistors. A typical MOS/ TTL interface is shown below.




An input pull-up resistor is required to provide the necessary input voltage swing. The value of this resistor (R) depends on the actual circuit requirements – values as low as 1 k Ω can be used for high-speed operation while values as high as 15 k Ω can be used when low power consumption is important rather than high-speed.

At the output interface, the 9.1 k Ω resistor sinks the 1.6 mA of TTL-gate current when 0 volts is required on the TTL input. When 3 volts is required on the TTL input, the MOS output device supplies current from 14 volts, through the 3.9 k Ω resistor and the 9.1 k Ω resistor to -14 volts. The 3.9 k Ω resistor limits the voltage at the TTL gate input to 5 volts maximum.




2) Two-phase clock generator

expansion to single 50- or 64-bit register



schematic (each register)



FEATURING


- Static logic
- DC to 1 MHz operation
- Low power dissipation
- Push-pull output buffers
- TTL compatible

description

The TMS 3002 LR and TMS 3003 LR are dual static shift registers. Each device contains two d-c to 1 MHz shift registers with independent input and output terminals and common clocks and power. MOS thick oxide technology is used to fabricate cross coupled flip-flops for each register bit so that data can be stored indefinitely. The transistors in the device are the P-channel enhancement-mode type. All input leads have zener network protection and all outputs contain low output impedance non-inverting push-pull output buffers.

Two power supply levels and two clocks are required for operation with a third clock generated internally. Data is transferred into the register when the ϕ_1 clock is pulsed to logic 1. Data is shifted when the ϕ_1 clock is returned to logic 0 and the ϕ_2 clock is pulsed to logic 1. Output data appears on the logic 0 to logic 1 transition of the ϕ_2 clock. For long term storage, the ϕ_1 clock must be held at logic 0 and the ϕ_2 clock at logic 1.

mechanical data and pin configuration



The package outline is the same as JEDEC TO-100 except for diameter of standoff.

logic definition

Negative logic is assumed

- a) Logic 1 = most negative voltage
- b) Logic 0 = most positive voltage

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

• • •										
Supply voltage V _{DD} range (See Note 1)	•			•			•			-30 V to 0.3 V
Supply voltage V _{GG} range (See Note 1)	•	•		•					•	-30 V to 0.3 V
Phase one clock input voltage $V_{\phi 1}$ range (See Note 1)	•			•			•			-30 V to 0.3 V
Phase two clock input voltage $V_{\phi 2}$ range (See Note 1)				•		•				-30 V to 0.3 V
Data input voltage V ₁ range (See Note 1)			•	•				•		-30 V to 0.3 V
Power dissipation										450 mW
Operating free-air temperature range	•			•						–55°C to 85°C
Storage temperature range				• . •	•					–55°C to 150°C

NOTE 1. These voltage values are with respect to network ground terminal, $\rm V_{SS}.$

recommended operating conditions

CHARACTERISTICS	MIN	NOM	МАХ	UNITS
Supply voltage VDD	-12	-14	-15	v
Supply voltage V _{GG}	-24	-28	-29	v
Logic 0 data input voltage V _{i(0)} (See Note 2)	0.3	0	-2	v
Logic 1 data input voltage V _{i(1)} (See Note 2)	-9	-14	29	V
Width of data pulse, t _{p(data)} (See voltage waveforms)	0.4†			μs
Data setup time, t _{setup} (See voltage waveforms and Note 3)	100			ns
Data hold time, thold (See voltage waveforms and Note 4)	20			ns
Logic 0 clock input voltage V $_{\phi 0(clock)}$ (See Notes 2 and 5)	0.3	0	2	V
Logic 1 clock input voltage $V_{\phi 1(clock)}$ (See Notes 2 and 5)	-24	-28	-29	v
Rise time of clock pulse, t _{r(clock)} (See voltage waveforms)		0	5	μs
Fall time of clock pulse, t _{f(clock)} (See voltage waveforms)			5	μs
ϕ_1 clock pulse width, t _{p(ϕ1)} (See voltage waveforms)	0.3†		10†	μs
ϕ_2 clock pulse width, t _{p(ϕ_2)} (See voltage waveforms)	0.4†		∞†	μs
Time interval from ϕ_1 clock to ϕ_2 clock input pulse, $t_{\phi12}$ (See voltage waveforms)	0.01		10	μs
Time interval from ϕ_2 clock to ϕ_1 clock input pulse, $t_{\phi21}$ (See voltage waveforms)	0.01		10	μs
Clock repetition rate	0		1	MHz

NOTES: 2. These voltage values are with respect to network ground terminal, V_{SS}.

3. Setup time is the interval immediately preceeding the positive going edge of the phase 1 clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

4. Hold time is the interval immediately following the positive-going edge of the phase 1 clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

5. The two clock pulses must never be simultaneously more than 3 volts more negative than V_{SS} .

 † These values are at V_DD = -14 V, V_GG = -28 V, and T_A = $25^{\circ}\text{C}.$

electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]	MIN	түр‡	MAX	UNITS
μL	Logic 1 input current into data input	$V_{I} = -20 V$			0.5	μA
ΙL(φ)	Logic 0 input current into either clock input	$V_{I} = -28 V, V_{GG} = 0 V$			50	μΑ
V _{OH}	Logic 0 output voltage	1 _O = 0 mA			-1	V
		l _O = -2.0 mA		-2.6	-5	V
Ve	Logic 1 output voltage	I _O = 0 mA	-12			V
VOL		I _O = 1.0 mA	-11	-11.6		V
ROH	Output resistance, logic 0	I _O = -2.0 mA			2.5	kΩ
ROL	Output resistance, logic 1	I _O = 1.0 mA			3	kΩ
	Supply current from V _{DD} terminal∮	TMS 3002 LR		-8.5	-15	mA
DD		TMS 3003 LR		-16	-26	mA
	Supply current from V _{GG} terminal∮	TMS 3002 LR		-2	-3	mA
IGG		TMS 3003 LR		-2	-3	mA
f _{max}	Maximum clock frequency		1			MHz

[†] Unless otherwise noted, voltages are as shown in the nominal column of the recommended operating conditions (nominal operating voltages).

[†] All typical values are at $T_A = 25^{\circ}C$.


 \oint Current into a terminal is a positive value.

switching characteristics, V_{DD} = -14 V, V_{GG} = -28 V, R_L = 10 m Ω , C_L = 20 pF, T_A = 25°C


	PARAMETER TEST CONDITIONS		MIN	ТҮР	MAX	UNIT	
^t pdo	Propagation delay time to high level from ϕ_2 clock to data output	See voltage wave		250	400	ns	
^t pd1	Propagation delay time to low level from ϕ_2 clock	See voltage waveforms			250	350	ns
C _{in(φ1)}	Capacitance of ϕ_1 clock input	V _I = 0 V, V _{I (φ2)} = 0 V, f = 1 MHz	TMS 3002 LR TMS 3003 LR		18 28	23 33	pF pF
C _{in(φ2)}	Capacitance of ϕ_2 clock input [*]	V _I = 0 V, V _{I (φ1)} = 0 V, f = 1 MHz	TMS 3002 LR TMS 3003 LR		30 53	35 60	pF pF
C _{in}	Capacitance of data input	V ₁ = 0,	f = 1 MHz		5	7	pF

 $C_{in(\phi_2)}$ includes the capacitance of the internal ϕ'_2 clock.


voltage waveforms








typical characteristics (continued)






TMS3002LR - dual 50-bit shift register TMS3003LR - dual 100-bit shift register

typical application data

1) MOS/TTL interface


With proper supply voltages, interfacing can be achieved with only three resistors. A typical MOS/TTL interface is shown below.



An input pull-up resistor is required to provide the necessary input voltage swing. The value of this resistor (R) depends on the actual circuit requirements – values as low as 1 k Ω can be used for high-speed operation while values as high as 15 k Ω can be used when low power consumption is important rather than high-speed.


At the output interface, the 9.1 k Ω resistor sinks the 1.6 mA of TTL-gate current when 0 volts is required on the TTL input. When 3 volts is required on the TTL input, the MOS output device supplies current from 14 volts, through the 3.9 k Ω resistor and the 9.1 k Ω resistor to -14 volts. The 3.9 k Ω resistor limits the voltage at the TTL gate input to 5 volts maximum.

2) Two-phase clock generator




TMS3002LR - dual 50-bit shift register TMS3003LR - dual 100-bit shift register

expansion to single 100- or 200-bit register



schematic (each register)



TMS3012JR – dual 128-bit accumulator TMS3028LR – dual 128-bit shift register

preliminary information

FEATURING

- 256 bits of storage
- Single clock phase
- Static logic
- TTL compatible
- DC to 1 MHz operation
- Push-pull output buffers
- 16-Pin hermetic ceramic dual-in-line package (TMS 3012 JR)
- Recirculating control logic (TMS 3012 JR)

description

The TMS 3012 JR consists of two separate 128-bit static shift registers with independent input and output terminals and logic, within the circuit, for loading and recirculating information. Two power supplies and one external clock are required for operation. Three clocks are generated internally. Cross-coupled flip-flops are used to implement each bit of delay and enable data to be stored indefinitely between two clock pulses. The entire device is constructed on a single monolithic chip using thick-oxide techniques and MOS P-channel enhancement-mode transistors.

The TMS 3028 LR is identical to the TMS 3012 JR except for the fact that recirculate logic is not included on the chip and that the device is mounted in a TO-100 package instead of a ceramic dual-inline package.

operation

Transferring data into the register and shifting the data in the register are accomplished when the ϕ_{IN} clock is at a logic 1; for long-term data storage, the ϕ_{IN} clock must be held at logic 0. Output appears on the positive-going edge of the ϕ_{IN} clock pulse.

logic definition

Negative logic is assumed

- a) Logic 1 = most negative voltage
- b) Logic 0 = most positive voltage

TMS3012JR-dual 128-bit accumulator TMS3028LR-dual 128-bit shift register

TMS 3012 JR RECIRCULATE INPUT A | RECIRCULATE CONTROL A | 3 OUTPUT A 5 **REGISTER A** INPUT A 2 RECIRCULATE INPUT B 14 RECIRCULATE OUTPUT B 12 REGISTER B 1 INPUT B (15) 1 L CLOCK ϕ_{IN} V_{GG} VSS VDD 9 6) (11) 7 X DENOTES PIN NUMBER (x)

functional diagram and pin breakout

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range [*]										-		-30 V to 0.3 V
Supply voltage V _{GG} range [*]	•											-30 V to 0.3 V
Clock and data input voltage ranges*	•			•								-30 V to 0.5 V
Operating free-air temperature range												$-55^{\circ}C$ to $85^{\circ}C$
Storage temperature range											-	–55°C to 150°C
se voltage values are with respect to substrate termin												

* These voltage values are with respect to substrate terminal.

recommended operating conditions

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Supply voltage V _{DD}	-13	-14	-15	v
Supply voltage V _{GG}	-27	-28	-29	v
Width of data pulse, t _(data) (See voltage waveforms)	0.4		10	μs
Width of clock pulses: tp (Logic 1) See voltage waveforms	0.3		∞	μs
t _p (Logic 0)	0.6		5	μs
Rise time of clock pulse, t _{r(clock)} (See voltage waveforms)			5	μs
Fall time of clock pulse, tf(clock) (See voltage waveforms)			1	μs
Clock repetition rate	0		1	MHz

- CONTINUED -

TMS3012JR-dual 128-bit accumulator TMS3028LR-dual 128-bit shift register

recommended operating conditions (continued)

CH	IARACTERISTICS	MIN	NOM	MAX	UNITS
V _{in(1)} *	Data/Recirculate Control Logic 1 voltage	-9	-14	-15	v
V _{in(0)} *	Data/Recirculate Control Logic 0 voltage	0	0	-2	v
$V_{in(1)\phi}^*$	Logic 1 clock input voltage	-9	-14	-15	v
$V_{in(0)\phi}^*$	Logic 0 clock input voltage	0	0	-2	v
Data chang	e time before clock change to 0 (t _{db})	0.2			μs
Data chang	e time after clock change to 0 (t _{da})	0.2			μs
Recirculate	control change time before clock change to 0 (t_{rb}) (See Note 2)	0.3			μs
Recirculate	control change time after clock change to 0 (t_{ra}) (See Note 2)	0.3			μs

NOTES: 1. All voltages are with respect to VSS.

2. TMS 3012 JR only.

To ensure correct data loading, the input should reach the desired level at least time t_{db} before the clock goes to logic 0, and should remain at that level for a time t_{da} after the clock has changed to 0. Similarly, the recirculate control input should not change state for a period t_{rb} before and t_{ra} after the clock change from logic 1 to logic 0.

electrical characteristics at nominal operating conditions and 25°C

PA	ARAMETER	TEST CONDITIONS [†]	MIN	TYP [†]	MAX	UNITS
V _{out(1)}	Logic 1 output voltage	$R_L = 10 k\Omega$ to V_{SS}	-11	-13		v
V _{out(0)}	Logic 0 output voltage	R _L = 10 kΩ to V _{SS}		-0.3	-1	v
lin(1)	Data input, leakage current	V _{in} = -20 V			-0.5	μA
l _{in(1)φ}	Clock input, leakage current	$V_{in\phi} = -20 V, V_{GG} = 0$			0.5	μA
Zout	Output impedance to ground	V _{out} = 0 to1 V		0.7	1.5	kΩ
IDD	Supply current into V _{DD} terminal	$V_{DD} = -15 V$, $V_{GG} = -29 V$		-23	-30	mA
IGG	Supply current into VGG terminal	$V_{DD} = -15 V$, $V_{GG} = -29 V$		-3	-5.5	mA

 $^\dagger\,$ Unless otherwise noted, R $_L$ = 10 k $\Omega,$ and C $_L$ = 10 pF.


[†] All other pins are at V_{SS}

dynamic electrical characteristics, V_{DD} = -14 V, V_{GG} = -28 V, T_A = 25°C

F	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
^t pd1	Propagation delay time to logic 1 level from clock ϕ to data output	R_{L} = 10 k Ω to ground, C_{L} = 10 pF		500	700	ns
^t pd0	Propgation delay time to logic O level from clock ϕ to data output	$R_L = 10 \text{ k}\Omega$ to ground, $C_L = 10 \text{ pF}$		400	600	ns
C _{in}	Capacitance of data input	[°] V _{in} = 0, f = 1 MHz, T _A = 25°C		3	5	pF
C _{inφ}	Capacitance of clock input	V _{inφ} = 0, f = 1 MHz, T _A = 25°C		5	7	pF


TMS3012JR-dual 128-bit accumulator TMS3028LR-dual 128-bit shift register

voltage waveforms (TMS 3012 LR only)



interface circuits

a) TTL/DTL



b) MOS

No external components are required.


TMS3012JR – dual 128-bit accumulator TMS3028LR – dual 128-bit shift register

mechanical data

The TMS 3012 JR is mounted in a 16-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.300-inch centers.


A. The true-position pin spacing is 0.100 between centerlines. Each pin centerline is located within ± 0.010 of its true longitudinal position relative to pins 1 and (16)

B. All dimensions are in inches.



PIN NO.	FUNCTION	PIN NO.	FUNCTION
1	No connection	9	Clock ϕ
2	Input A	10	No connection
3	Recirculate Input A	11	V _{GG}
4	Recirculate Control A	12	Output B
5	Output A	13	Recirculate Control B
6	V _{DD}	14	Recirculate Input B
7	V _{SS}	15	Input B
8	No connection	16	No connection

The TMS 3028 LR package outline is same as JEDEC TO-100 except for diameter of standoff.



FEATURING

- Static logic
- DC to 1 MHz operation
- Low power dissipation
- Push-pull output buffers
- TTL compatible


description

The TMS 3016 LR is a dual static shift register. This device contains two d-c to 1 MHz shift registers with independent input and output terminals and common clocks and power. MOS thick-oxide technology is used to fabricate cross-coupled flip-flops for each register bit so that data can be stored indefinitely. The transistors in the device are the P-channel enhancement-mode type. All input leads have zener network protection and all outputs contain low output impedance, non-inverting push-pull output buffers.

Two power supply levels and two clocks are required for operation with a third clock generated internally. Data is transferred into the register when the ϕ_1 clock is pulsed to logic 1. Data is shifted when the ϕ_1 clock is returned to logic 0 and the ϕ_2 clock is pulsed to logic 1. Output data appears on the logic 0 to logic 1 transition of the ϕ_2 clock. For long term storage, the ϕ_1 clock must be held at a logic 0 and the ϕ_2 clock at a logic 1.

mechanical data and pin configuration

The package outline is the same as JEDEC TO-100 except for diameter of standoff.



logic definition

Negative logic is assumed

- a) Logic 1 = most negative voltage
- b) Logic 0 = most positive voltage

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See Note 1)	
Supply voltage V_{GG} range (See Note 1)	
Phase one clock input voltage $V_{\phi 1}$ range (See Note 1)	
Phase two clock input voltage $V_{\phi 2}$ range (See Note 1)	
Data input voltage V ₁ range (See Note 1)	
Power dissipation	
Operating free-air temperature range	
Storage temperature range	

NOTE 1. These voltage values are with respect to network ground terminal, $V_{\mbox{SS}}$.

recommended operating conditions

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Supply voltage VDD	-12	-14	-15	V
Supply voltage V _{GG}	-24	-28	29	v
Logic 0 data input voltage V _{i(0)} (See Note 2)	0.3	0	-2	v
Logic 1 data input voltage V _{i(1)} (See Notes 2)	-9	-14	-29	v
Width of data pulse, t _{p(data)} (See voltage waveforms)	0.4†			μs
Data setup time, t _{setup} (See voltage waveforms and Note 3)	100			ns
Data hold time, thold (See voltage waveforms and Note 4)	20			ns
Logic 0 clock input voltage V_{\phi0(clock)} (See Notes 2 and 5)	0.3	0	-2	v
Logic 1 clock input voltage V $_{\phi 1(ext{clock})}$ (See Notes 2 and 5)	-24	28	29	v
Rise time of clock pulse, t _{r(clock)} (See voltage waveforms)		0	5	μs
Fall time of clock pulse, tf(clock) (See voltage waveforms)			5	μs
ϕ_1 clock pulse width, $t_{p(\phi1)}$ (See voltage waveforms)	0.3†		10†	μs
ϕ_2 clock pulse width, $t_{p(\phi2)}$ (See voltage waveforms)	0.4†		∞†	μs
Time interval from ϕ_1 clock to ϕ_2 clock input pulse, $t_{\phi12}$ (See voltage waveforms)	0.01		10	μs
Time interval from ϕ_2 clock to ϕ_1 clock input pulse, $t_{\phi21}$ (See voltage waveforms)	0.01		10	μs
Clock repetition rate	0		1	MHz

NOTES: 2. These voltage values are with respect to network ground terminal, $\mathsf{V}_{SS}.$

3. Setup time is the interval immediately preceeding the positive-going edge of the phase 1 clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

4. Hold time is the interval immediately following the positive-going edge of the phase 1 clock pulse during which interval the data to be recognized must be maintained at the input to ensure its recognition.

5. The two clock pulses must never be simultaneously more than 3 volts more negative than $\mathsf{V}_{SS}.$

 † These values are at V_DD = -14 V, V_GG = -28 V, and T_A = $25^{o}C.$

electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр†	МАХ	UNITS
46	Logic 1 input current into data input	V _I = -29 V			0.5	μΑ
ΙL(φ)	Logic 0 input current into either clock input	$V_{\phi} = -29 V$, $V_{GG} = 0 V$			50	μA
Vau		I _O = 0 mA			$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	v
VOH	OH Logic 0 output voltage	1 _O = -2.0 mA		-2.6	-5	V
Max		I _O = 0 mA	-12			v
VOL	Logic 1 output voltage	I _O = 1.0 mA	-11	-11.6		v
ROH	Output resistance, logic 0	I _O = -2.0 mA			2.5	kΩ
ROL	Output resistance, logic 1	I _O = -1.0 mA			3	kΩ
IDD	Supply current from VDD terminal*			-8	-12	mA
IGG	Supply current from VGG terminal*			-16	-25	mA
fmax	Maximum clock frequency		1			MHz

[†] Unless otherwise noted, voltages are as shown in the nominal column of the recommended operating conditions (nominal operating voltages).

[†] All typical values are at $T_A = 25^{\circ}$ C.


* Current into a terminal is a positive value.

switching characteristics, V_{DD} = -14 V, V_{GG} = -28 V, R_L = 10 m Ω , C_L = 20 pF, T_A = 25°C


	PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNITS
^t pd0	Propagation delay time to high level from ϕ_2 clock to data output	See voltage waveforms		250	400	ns
^t pd1	Propagation delay time to low level from ϕ_2 clock to data output	See voltage waveforms		250	350	ns
C _{in(φ1)}	Capacitance of ϕ_1 clock input	V _I = 0 V, V _{I(φ2)} = 0 V, f = 1 MHz		6	10	pF
C _{in(φ2)}	Capacitance of ϕ_2 clock input*	V _I = 0 V, V _{I(φ1)} = 0 V, f = 1 MHz		15	20	pF
C _{in}	Capacitance of data input	V _I = 0, f = 1 MHz		2	14	pF

* $C_{in(\phi_2)}$ includes the capacitance of the internal ϕ_2 clock.

voltage waveforms




typical characteristics



typical applications data

1) MOS/TTL interface


With proper supply voltages, interfacing can be achieved with only three resistors. A typical MOS/TTL interface is shown below.




An input pull-up resistor is required to provide the necessary input voltage swing. The value of this resistor (R) depends on the actual circuit requirements – values as low as $1 \text{ k}\Omega$ can be used for high-speed operation while values as high as $15 \text{ k}\Omega$ can be used when low power consumption is important rather than high-speed.

At the output interface, the 9.1 k Ω resistor sinks the 1.6 mA of TTL-gate current when 0 volts is required on the TTL input. When 3 volts is required on the TTL input, the MOS output device supplies current from 14 volts, through the 3.9 k Ω resistor and the 9.1 k Ω resistor to -14 volts. The 3.9 k Ω resistor limits the voltage at the TTL gate input to 5 volts maximum.


2) Two-phase clock generator



expansion to single 32 register



schematic (each register)



preliminary information

FEATURING

- Static operation
- Single clock
- Single power supply
- TTL compatible
- Complementary parallel outputs
- Single ended output buffers
- 16-pin ceramic dual-in-line packages

description

The TMS 3026 JC is a 6-bit serial-input parallel-output static shift register, constructed on a single monolithic chip with MOS p-channel enhancement-mode transistors. Both true and complement are available at the parallel outputs. Each output has an unclocked single-ended output buffer. The output level is determined by different external load resistors and load power supply. One power supply, one clock, and ground are required for operation. Cross-coupled flip-flops are used to implement each bit of delay, enabling data to be stored indefinitely when the clock is grounded.

logic definition


Negative logic is assumed:

- a) Logic 1 = most negative voltage
- b) Logic 0 = most positive voltage

operation

Both transferring data into the register and shifting the data in the register are accomplished when the clock is at a logical 1. For long-term data storage, the clock must be held at logical 0. Output data appears on the positive-going edge of the clock pulse.

functional diagram and pin configuration



absolute maximum ratings (over operating free-air temperature range unless otherwise noted)

Supply voltage V _{DD} range (See note)			. -30 V to 0.3 V
Clock and data input voltage ranges (See note)	•••		. -30 V to 0.3 V
Operating free-air temperature range			. −25°C to 85°C
Storage temperature range		• •	–55°C to 150°C

NOTE: These voltage values are with respect to network V_{SS} terminal.

recommended operating conditions

CHARACTERISTICS	MIN	NOM	МАХ	UNITS
Logical 1 data input voltage Vin(1)	-10	-12	-29	v
Logic 0 data input voltage Vin(0)	+0.3	0	-3	v
Logic 1 clock input voltage ${\sf V}_{\sf in(1)\phi}$	-10	-12	-29	v
Logic 0 clock input voltage ${\sf V}_{\sf in}(0)\phi$	+0.3	0	-3	· v
Width of data pulse, t _{p(data)} (See Voltage Waveforms)	1			μs
Rise time of clock pulse, t _{r(clock)} (See Voltage Waveforms)			50	μs
Fall time of clock pulse, t _{f(clock)} (See Voltage Waveforms)			50	μs
Clock repetition rate	0		0.25	MHz
Width of clock pulses, $t_{p(clock \phi)}$ (See Voltage Waveforms)	1			μs
Supply voltage VDD	-23	-24	-29	V

electrical characteristics (at nominal operating conditions and 25°C unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	ТҮР	МАХ	UNITS
V _{out(1)}	Logic 1 output voltage (Note 1)			24		v
V _{out(0)}	Logic 0 output voltage	I _{out} = 1 mA		0.7	1.2	v
V _{out(0)}	Logic 0 output voltage	l _{out} = 2 mA		2	4	v
lin	Input leakage current	V _{in} = -29 V			0.5	μA
$I_{in}(\phi)$	Clock leakage current	$V_{in\phi} = -29 V$			0.5	μA
IDD	Supply current			1.2	2.0	mA
f	Operating frequency		0		0.250	KHz

NOTE 1: For a logic 1 the MOS single-ended buffer is "off" and the output voltage is determined by the external load resistor and power supply voltage.

dynamic electrical characteristics (at nominal operating conditions and 25°C unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
^t pd1	Propagation delay time to logic 1 level from clock ϕ to data output	See Voltage Waveforms		2	4	μs
^t pd0	Propagation delay time to logic 0 level from clock ϕ to data output	See Voltage Waveforms		1	2	μs
C _{in}	Capacitance of data input	$V_{in} = 0,$ $T_A = 25^{\circ}C,$ f = 1 MHz		3.0	5.0	pF
C _{inø}	Capacitance of the clock input	$V_{in\phi} = 0,$ $T_A = 25^{\circ}C,$ f = 1 MHz		3.0	5.0	pF

voltage waveforms




mechanical data

The TMS 3026 JC is mounted in a 16-lead, hermetically sealed, dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is intended for insertion in 0.024 \pm 0.002-inch-diameter mounting holes, which are spaced 0.300 inches between row centerlines.




interface

a) MOS interface



b) TTL interface



preliminary information

FEATURING

- DC to 2.5 MHz operation
- Low power dissipation
- Direct interface with DTL/TTL
- Static operation
- Push-pull output buffer
- Low threshold technology

description

The TMS 3101 LC contains two 100-bit static shift registers constructed on a single monolithic chip, using thick-oxide techniques and P-channel enhancement mode transistors. Each register has independent input and output terminals, common clocks and power, and can operate from dc to 2.5 MHz. The inputs, which are zener protected, can be driven directly from DTL/TTL levels, and the register outputs can drive DTL/TTL circuits without the addition of external components.


logic definition

- a) Logic 1 = most positive (HIGH) voltage
- b) Logic 0 = most negative (LOW) voltage

operation

Cross-coupled flip-flops are used to implement each register bit and permit data to be stored indefinitely between clock pulses. Two external clock pulses are required for operation. Data is transferred into the register when clock pulse ϕ_1 is at a Low level. Data is shifted when clock pulse ϕ_1 is returned to a High level and clock pulse ϕ_2 is pulsed to a Low level. Output data appears on the High-to-Low transition of clock pulse ϕ_2 . For long-term storage, clock pulse ϕ_1 must be held at a High level and clock pulse ϕ_2 at a Low level.

functional block diagram and pin configuration



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See Note 1)	:o 0.3 V									
Supply voltage V _{GG} range (See Note 1) \ldots	:o 0.3 V									
Clock input voltage range (See Note 1)	o 0.3 V									
Data input voltage range (See Note 1)	o 0.3 V									
Operating free-air temperature range \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots $.$	o +85°C									
Storage temperature range	o 150°C									

NOTE 1. These voltage values are with respect to $\ensuremath{\mathsf{V}_{\textsc{SS}}}$ (substrate).

recommended operating conditions

CHARACTERISTICS	MIN	NOM	МАХ	UNITS
Operating Voltage				
Substrate supply V_{SS}	+4.75	+5	+5.25	· v
Drain supply V _{DD}	0	0	0	V
Gate supply V_{GG}	-13	-12	-11	v
Logic Levels (Note 2)				
Input High level V _{IH}	+3.5		+5.25	v
Input Low level VIL	-13		0.8	v
Clock Voltage Levels			1	
Clock High level V $_{\phi H}$	+3		+5.25	ν .
Clock Low level V $_{\phi L}$	-13	-12	-11	v
Pulse Timing				
Clock pulse transition $t_{r\phi}$, $t_{f\phi}$			3	μs
Clock pulse width 1 (See waveforms) $PW_{\phi1}$	0.150		10	μs
Clock pulse width 2 PW $_{\phi2}$	0.150		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	μs
Pulse spacing				
Clock delay $t_{D\phi 12}$			10	μs
Clock delay $t_{D\phi 21}$			10	μs
Data setup t _{DS}	150			ns
Data hold t _{DH}	10			ns
Pulse overlap				
Clock (See Note 2)				ns
Pulse Repetition Rate PRR				
Data (See Note 3)	0		2.5	MHz
Clock (See Note 3)	0		2.5	MHz

NOTES: 2. Both clocks should not be simultaneously more than 2 V below $\mathsf{V}_{\mbox{SS}}.$

3. $C_L = 10 \text{ pF}$, one TTL load.

static electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

	PARA	METER	TEST CO	ONDITIONS	MIN	ТҮР	MAX	UNITS
μL	Input cu	urrent	V _I = 0 V,	V _{SS} = +5 V			500	nA
Ι _{φL}	Clock c	urrent	V _I =12 V,	V _{SS} = +5 V			20	μA
Output	Voltage L	evels						
	VOL	Output LOW level	(See Note 4) 1 T	TL load			+0.4	v
	v _{он}	Output HIGH level	(See Note 4) 1 T	TL load	+3.0	+3.5		v
	VOL	Output LOW level	(See Note 4) MC	S load (3101)	3.6			v
	∨он	Output HIGH level	(See Note 4) MC	S load (3101)			+0.4	v
Output	Current							
	losc	Short circuit						mA
Power S	Supply Cur	rent Drain						
	ISS	Substrate supply	V _{out} = V _{OH} (Se	e Note 5)		16	20	mA
	DD	Drain supply	See Note 6				0.5	mA
	IGG	Gate supply	V _{out} = V _{OH} (Se		-16	-20	mA	
	PD	Power dissipation				270	360	mW

NOTES: 4. For final test purposes, a worst-case TTL load is simulated by a load of 2.7 k Ω and 20 pF. A worst-case MOS load is simulated by a load of 20 k Ω and 20 pF. All loads are connected between output and V_{SS}.

5. The device uses saturated logic. The current sourced by the 5 V power supply is such by the -12 V power supply.

6. Does not include output stage load or transient current. In the MOS load mode, the current will consist of transients due to capacitor discharge and/or leakage current. In the TTL load mode the current is the current sunk by the TTL (up to 1.6 mA).

dynamic electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)


PARAN	NETER	TEST C	TEST CONDITIONS			MAX	UNITS
Output Logic Dela	ıγ						
^t DLH ₁	Output LOW Level	С _L = 10 pF,	TTL gate load		50	75	ns
^t DHL ₁	Output HIGH Level	CL = 10 pF,	TTL gate load		100	125	ns
^t DLH ₂	Output HIGH Level	CL = 10 pF,	MOS load		60	85	ns
^t DHL ₂	Output LOW Level	CL = 10 pF,	MOS load		120	150	ns
Capacitance							
CIN	Input	V _I = 0 V,	f = 1 MHz		9	12	pF
c_{ϕ}	Clock	V ₁ = 0 V,	f = 1 MHz		48	55	pF

mechanical data and pin configuration


The TMS 3101 LC package outline is same as JEDEC TO-100 except for diameter of standoff.

PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	
1	V _{SS}	4	Output 1	7	Clock ϕ_1	10	V _{GG}	
2	Output 2	5	No connection	8	Input 1			
3	VDD	6	Clock ϕ_2	9	Input 2			

timing diagram and voltage waveforms




circuit diagram




interface circuits

a) MOS



b) TTL



preliminary information

FEATURING

- Single clock (TTL levels)
- DTL/TTL compatible
- DC to 1 MHz
- Static operation
- Loading and recirculating control logic
- Gated-output control logic
- Ceramic dual-in-line package
- Single-ended (open drain) buffer
- Low-threshold technology

description

The TMS 3112 JC contains six separate 32-bit static shift registers constructed on a single monolithic chip, using thick-oxide techniques and P-channel enhancement-mode low-threshold MOS transistors.

A single clock is required for operation. The clock and all inputs can be driven directly from DTL/TTL logic levels and each register output can drive DTL/TTL circuits. The device also contains common control logic for loading, recirculation, and output enable.


logic definition

- a) Logic 1 = most positive (High) voltage
- b) Logic 0 = most negative (Low) voltage

operation

Cross-coupled flip-flops are used to implement each register bit and permit data to be stored indefinitely between internal clock pulses. A single external clock pulse is required for operation. Data is transferred into the register when the clock pulse and recirculate control are at a Low level. Output data appears on the Low-to-High transition of the clock pulse. Data can be read out when the output gate control is held at a Low level. Recirculating data occurs when the recirculation control is at a High level.

The registers can drive DTL/TTL loads by using a 7.5-k Ω pull-down resistor connected between the output terminal and the V_{GG} supply.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	Supply voltage V _{GG} range (See Note)						•	•										. -20 V to 0.3 V
	Clock input voltage range (See Note)		•					•	•				•	•				. -20 V to 0.3 V
	Data input voltage range (See Note)		•				•			•	•			•		•	•	. -20 V to 0.3 V
	Operating free-air temperature range		•								•	•		•		•		–25°C to +85°C
	Storage temperature range								•							•		–55°C to +150°C
1 1 5	TE : There voltage values are with respect to V_{ee} (substrate)																	

NOTE: These voltage values are with respect to $\ensuremath{\mathsf{V}_{\textsc{SS}}}$ (substrate).


recommended operating conditions

CHARACTERISTICS	MIN	NOM	МАХ	UNITS
Substrate supply V _{SS}	+4.75	+5	+5.25	v
Gate supply V_{GG}	-11	-12	-13	v
Input High level VIH	+3.5			V
Input Low level VIL			+0.6	v
Clock High level V $_{\phi H}$	+3.5			V
Clock Low level V $_{\phi L}$			+0.6	V
Clock pulse transition $t_{r\phi}$, $t_{f\phi}$			5000	ns
Clock High level PW $_{\phi H}$	600			ns
Clock Low level PW $_{\phi L}$	300			ns
Recirculate PWs	600			ns
Output gate hold time tDGS		180	250	ns
Output gate release time tDGR		180	250	ns
Data setup t _{DS}	300			ns
Data hold t _{DH}	300			ns
Clock to store/recirculate tDCS	300			ns
Clock PRR	0	1	1	MHz

electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)


	PARAMETER	TEST CON	TEST CONDITIONS			MAX	UNITS
կլ	Input current	V _I = +0.6 V,	V _{SS} = +5 V			500	nA
Ι _{φL}	Clock current	$V_{\phi} = +0.6 V,$	V _{SS} = +5 V			500	nA
VOL	Output Low level	$R_L = 7.5 k\Omega$ to V_{GG} ,	l _{sink} = 1.6 mA			+0.5	v
v _{он}	Output High level	$R_L = 7.5 k\Omega$ to V_{GG}		+4			v
ISS	Substrate supply	V _{SS} = +5 V,	V _{GG} =12 V		15	20	mA
IGG	Gate supply	V _{SS} = +5 V,	V _{GG} =12 V		15	20	mA
PD	Power dissipation				255	340	mW
^t dLH	Output Low level	R _L = 7.5 kΩ,	CL = 10 pF, TTL gate	350	450	600	ns
tdHL	Output High level	RL = 7.5 kΩ,	CL = 10 pF, TTL gate	350	500	600	ns
CIN	Input	V _I = 0 V,	f = 1 MHz		5	7	pF
C_{ϕ}	Clock	V _I = 0 V,	f = 1 MHz		6	7	pF

timing diagram and voltage waveforms




mechanical data and pin configuration

The TMS 3112 JC is mounted in a 24-pin hermetically sealed dual-in-line package consisting of goldplated, ceramic sandwich body, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.600-inch centers. Pin-to-pin spacing is 0.100 inches.




TERMINALS									
PIN	FUNCTION	PIN	FUNCTION						
1	Input 4	13	Output 3						
2	Input 5	14	Output 2						
3	Input 6	15	No connection						
4	No connection	16	No connection						
5	W/Recirculate control	17	Output 1						
6	V _{GG}	18	Output gate control						
7	Clock	19	No connection						
8	Output 6	20	V _{SS}						
9	No connection	21	No connection						
10	No connection	22	Input 1						
11	Output 5	23	Input 2						
12	Output 4	24	Input 3						

circuit diagram




interface circuits

a) MOS



b) TTL



FEATURING

- 5-MHz operation
- TTL compatability
- Single ended open drain output buffers
- Low power dissipation


description

The TMS 3304 LR (TMS 3305 LR) consists of three separate 66(64) bit dynamic shift registers with independent input and output terminals and common clocks, power and ground. The gate capacitance of an MOS transistor is used for temporary storage of information between clock pulses. Each register has an unclocked single-ended output buffer to provide an output inverted from the input. The output level is determined by the external load resistor and load power supply.

operation


Transfer of data into the register is accomplished when the ϕ_1 clock is at a logic 1. Data shifting occurs when the ϕ_2 clock is momentarily pulsed to a logic 1, and the ϕ_1 clock to a logic 0. Output data appears on the negative going edge of the ϕ_2 clock pulse.

functional diagram



mechanical data and pin configuration

The package outline is the same as JEDEC TO-100 except for diameter of standoff.



logic definition

Negative logic is assumed

- a) Logic 1 = most negative voltage
- b) Logic 0 = most positive voltage

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See Note 1)	-30 V to +0.3 V
Supply voltage V ₀ range (See Note 1)	-30 V to +0.3 V
Clock and data input voltage range (See Note 1)	-30 V to +0.3 V
Power dissipation	nW at $T_A = 25^{\circ}C$
Operating free-air temperature range	–55°C to +85°C
Storage temperature range	-55°C to +150°C

NOTE 1: These voltage values are with respect to network ground terminal.

recommended operating conditions at $T_A = 25^{\circ}C$

CHARACTERISTICS	MIN	NOM	МАХ	UNITS
Supply voltage VDD	-11	-14	-16	v
Supply voltage V0	-5	-14	-29	v
Clock logic 0 voltage V $_{\phi(0)}$	0.3	- 0	-3	v
Clock logic 1 voltage V $_{\phi(1)}$	-20	-28	-29	v
Data logic 0 voltage V in (0)	0.3	0	-3	v
Data logic 1 voltage V in (1)	8	-14	-29	v
Clock Overlap voltage (see figure)			-3	v
Clock pulse width, $t_p V_{\phi 1} = -24 V V_{DD} = -12 V$	0.1		50	μs
Clock pulse width, t _p V _{ϕ} = -28 V, V _{DD} = -14 V	0.08		50	μs
Data pulse width PW	0.15			μs

- CONTINUED -

recommended operating conditions at $T_A = 25^{\circ}C$ (continued)

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Clock delay time, t _d (See Voltage Waveforms)			200	μs
Clock rise and fall times, t _r , t _f (See Voltage Waveforms			5	μs
Clock repetition rate [†]	0.002	2	5	MHz
Data lead time, t _b (See Voltage Waveforms)	0.08			μs
Data delay time, t _a (See Voltage Waveforms)	0.01			μs

[†] V_{DD} = -14 V, V_{ϕ (1)} = -28 V, normal or extended with TTL output interface.

Nominal values of power supply and clock swing will result in maximum speed of operation. The device has been designed to operate over a broad range that allows the user to take advantage of readily available power supplies (e.g. +12 V, 0 V, -12 V).

electrical characteristics at 25°C and nominal operating conditions unless otherwise noted


	PARAMETER TEST CONDITIONS				ТҮР	МАХ	UNITS
V _{out}	Output voltage level logic 0 (V $_{\phi}$ between -20 V and -30 V)	V ₀ = -14 V,	RL = 10 kΩ		-0.8	-1.2	v
V ₍₁₎	Output voltage level logic 1 (See Note 1)	V ₀ = -14 V,	R _L = 10 kΩ	-9.0			v
1	Output current logic 1	V _{out} = -14 V,	V_{ϕ} = -28 V	8	12		mA
lout(1)	Output current logic 1	V _{out} = -12 V,	V_{ϕ} = -24 V	5	10		mA
1	Power supply current drain	$V_{DD} = -14 V$, 20% clock duty cycle	V $_{\phi}$ = -28 V		6	12	mA
ldd		V _{DD} = -12 V, 20% clock duty cycle	V_{ϕ} = -26 V		5	10	mA
Ι _φ L	Clock leakage current	V _{inφ} = -28 V				10	μA
l _{in}	Input leakage current	V _{in} = -28 V				0.5	μA
	Power dissipation				100	350	mW

NOTE 1. For an output logic 1 the single ended MOS buffer transistor is "off" and the output voltage is equal to this output voltage power supply V₀.

dynamic electrical characteristics


	PARAMETER	TEST CONDITIONS		MIN	ТҮР	МАХ	UNITS
^t d0	Output logic delay MOS interface (See voltage waveforms)	R _L = 10 kΩ,	С _L = 20 рF		60	150	ns
^t d1	Output logic delay MOS interface (See voltage waveforms	R _L = 10 kΩ,	С _L = 20 рF		120	250	ns
td0	Output logic delay TTL interface (See voltage waveforms)	R _L = 5.6 kΩ,	C _L = 20 pF		50	100	ns
^t d1	Output logic delay TTL interface (See voltage waveforms)	R _L = 5.6 kΩ,	C _L = 20 pF		60	120	ns
с _і	Data input capacitance	V _i = 0 V			5		pF
C_{ϕ}	Clock input capacitance	$V_{\phi} = 0 V$			45		pF

voltage waveforms




voltage waveforms (continued)

clock overlap voltage




MOS interface



To demonstrate MOS interface the register has been connected as a 198-bit shift register.

TTL interface



TMS3309JC twin 512-bit dynamic shift register/accumulator

preliminary information

FEATURING

- Two independent registers/accumulators
- 10-MHz guaranteed operating frequency
- Low power dissipation (typical 90 μW/bit at 1 MHz)
- TTL/DTL compatible
- Recirculate logic on the chip

description

The TMS 3309 JC is a twin 512-bit 4-phase dynamic shift register/accumulator, constructed on a monolithic chip, using thick-oxide P-channel enhancement mode transistors. The device contains two separate register/accumulators with independent control logic for recirculating information, and separate clock lines. The register/accumulators operate at pulse repetition rates from 10 kHz to 5 MHz. A 10-MHz speed of operation is obtained by multiplexing the two registers. Power dissipation is less than 90 μ W/bit at 1 MHz.

logic definition

- a) LOGIC 1 = most negative voltage
- b) LOGIC 0 = most positive voltage


operation


Four clocks are required for operation of the register/accumulators. Input data is transferred into the register after the end of clock pulse ϕ_1 and before the end of clock pulse ϕ_2 . True output data appears after the end of clock pulse ϕ_4 and before the start of the next ϕ_4 clock pulse. Recirculate control is functional when the store pulse overlaps the trailing edge of clock pulse ϕ_3 .

TMS3309JC twin 512-bit dynamic shift register/accumulator

operation (continued)

The registers may be connected in cascade without external components. The circuit will interface with TTL/DTL and other bipolar logic.





TMS3309JC twin 512-bit dynamic shift register/accumulator

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Clock input voltage range (See Note 1)		•									•	. -30 V to 0.3 V
Data input voltage range (See Note 1).		•	•		•					•		. -30 V to 0.3 V
Operating free-air temperature range .								•	•	•		–25°C to +85°C
Storage temperature range								•				–55°C to +150°C

NOTE 1: These voltage values are with respect to $\mathbf{V}_{\mbox{SS}}$ (substrate).

recommended operating conditions

PARAMETERS	TEST CONDITIONS	MIN	NOM	МАХ	UNITS
Logic Levels					
Store and Input Logic 0 V _{IN(0)})	+0.3	0	-3.5	v
Store and Input Logic 1 VIN(1)		-9	-12	-26	v
Clock Voltage Levels	1				
Clock Low Logic Level V $_{\phi(0)}$		0.3	0	-2	v
Clock High Logic Level V $_{\phi(1)}$		-22	-24	-26	v
Pulse Timing					
Clock pulse transition $t_{r\phi}$, $t_{f\phi}$				10	μs
Clock pulse width 1 PW $_{\phi 1}$	V_{ϕ} = -24 V	25			ns
Clock pulse width 2 PW $_{\phi 2}$	V_{ϕ} = $-24 V$	75		25,000	ns
Clock pulse width 3 PW $_{\phi 3}$	V_{ϕ} = -24 V	25			ns
Clock pulse width 4 PW $_{\phi}$ 4	$V_{oldsymbol{\phi}}$ = -24 V	75		25,000	ns
Store PWS		50			ns
Pulse Spacing					
Clock delay t $_{D\phi23}$	$V_{oldsymbol{\phi}}$ = $-24~V$	0	1	25,000	ns
Clock delay t $_{D\phi41}$	V $_{\phi}$ = -24 V, CL = 10 pF	0		25,000	ns
Data setup t _{DS}		10			ns
Data hold t _{DH}		10			ns
Clock to store/recirculate tDCS		30			ns
Pulse Overlap (See Note 2)					
Clock–Clock t $_{D\phi12}$, t $_{D\phi34}$	V_{ϕ} = -24 V	60		10,000	ns
Pulse Repetition Rate (Note 3)					
Data PRR	V_{ϕ} = -24 V	0.01		5	MHz
Clock PRR	V_{ϕ} =24 V	0.01		5	MHz

NOTES: 2. Only clock pulse pairs ϕ_1 , ϕ_2 or pairs ϕ_3 , ϕ_4 may be simultaneously more than 2 volts below V_{SS}.

3. The maximum operating frequency pertains to each shift register operated independently. If multiplexing is used, double the maximum operating frequency.

TMS3309JC

twin 512-bit dynamic shift register/accumulator

electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

P	ARAMETER	TEST CO	NDITIONS	MIN	ТҮР	МАХ	UNITS
IL Input (Current (Leakage)	V _I = -20 V				500	nA
ΦL Clock (Current (Leakage)	V _{IN} = -26 V				100	μA
Output Volta	ge Levels						
Vout	(0) Output Level (0)	$V_{\phi(0)} = -1.5 V,$	V _{IN(0)} = -3.5 V		1.5	2.5	v
Vout	(1) Output Level (1)	$V_{\phi(1)} = -22 V,$	VIN(1) = -9 V	-10	-16		v
		PRF = 1 MHz,	V_{ϕ} = -24 V,				
Power Dissipa	tion/Bit	С _L = 10 pF			90		μW
Output Logic	Delay						
tDL	Output Logical 1 Level			2		0	ns
^t DH	Output Logical 0 Level					20	ns
Capacitance (S	See Note 4)						
C _{IN}	Input	$V_{\phi} = 0 V$			5		pF
c_{ϕ}	Clock $C_{\phi 1} = C_{\phi 3}$	$V_{\phi} = 0 V$			90		pF
c_{ϕ}	Clock $C_{\phi 2} = C_{\phi 4}$	$V_{\phi} = 0 V$			40		pF

NOTE 4: The capacitance pertains to each register.

mechanical data

The TMS 3309 JC is mounted in a 16-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.300-inch centers.


PIN NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	FUNCTION Φ_1 (A)VSS ϕ_3 B ϕ_4 BIN BREC B ϕ_2 BOUT B ϕ_1 BVSS ϕ_3 A ϕ_4 AIN AREC A ϕ_2 A	INDEX DOT —	.255 14X
	φ ₂ Α Ουτ (Α)		

PIN CONFIGURATION

TMS3309JC

twin 512-bit dynamic shift register/accumulator


timing diagram and voltage waveforms




TMS3309JC twin 512-bit dynamic shift register/accumulator

interface circuits

MOS interface




NOTE: In this figure the register has been connected as a 1024-bit shift register.




TTL interface

TMS3309JC



twin 512-bit dynamic shift register/accumulator multiplexing of TMS 3309 JC, 10-MHz operation

circuit diagram



TMS3314JR triple (60+4) dynamic shift register

preliminary information

FEATURING

- 2 MHz operation
- TTL compatible
- Open-drain output buffers
- Three 60-bit registers
- Three 4-bit registers

description

The TMS 3314 JR contains three separate 60-bit, and three separate 4-bit dynamic shift registers constructed on a single monolithic chip, using thick-oxide enhancement-mode P-channel MOS transistors.

Each register has independent input and output terminals and common clock and power lines. Each has an unclocked open-drain output buffer to provide an output inverted from the input. The inputs and outputs terminals of the registers are oriented for optimum printed-circuit-board layout.

The TMS 3314 JR is ideal for data handling applications in desk calculators, terminals, and peripheral equipment.

logic definition

Negative logic is assumed:


- a) Logic 1 = most negative (LOW) voltage
- b) Logic 0 = most positive (HIGH) voltage

operation

Two clock pulses are required for operation of the registers. The pulses should not simultaneously be at Low levels, or data errors will occur. Data is transferred into the registers when clock pulse ϕ_1 is pulsed to a Low level. Data shift occurs when clock pulse ϕ_2 is pulsed to a Low level. Output data appears on the High-to-Low transition of clock pulse ϕ_2 .

The registers can drive DTL/TTL gate loads by means of a pull-down resistor, connected between the output terminal and the V_{DD} supply.

TMS3314JR triple(60+4) dynamic shift register



functional block diagram and pin configuration

absolute maximum ratings over operating free-air temperature range

Supply voltage V _{DD} range (See Note 1	1)	•	•	•		•	•	•	•	•				•			. -30 V to 0.3 V
Supply voltage V_{GG} range (See Note	1)	•	•		•		•	•	•						•		. -30 V to 0.3 V
Clock input voltage range (See Note 1))						•	•									. -30 V to 0.3 V
Data input voltage range (See Note 1)						•	•	•	•	•			•			•	-30 V to 0.3 V
Operating free-air temperature range		•	•	•	•		•	•	•	•				•			–55°C to +85°C
Storage temperature range		•	•	•		•	•	•	•	•	•	•	•	•	•	•	-55° C to $+150^{\circ}$ C

NOTE 1. These voltage values are with respect to $\ensuremath{\mathsf{V}_{\text{SS}}}$ (substrate).

recommended operating conditions

CHARACTERISTICS	MIN	NOM	МАХ	UNITS
Operating Voltage				
Drain supply V _{DD}	-11	-14	-16	V
Output supply VO	-11	-14	-16	v
Logic Levels				
Input HIGH level (logic 0) VIH	-3	0	+0.3	V
Input LOW level (logic 1) VIL	-8	-14	-29.0	V
Clock Voltage Levels				
HIGH level (logic 0) V _{ØH}	-3	0	+0.3	v
LOW level (logic 1) $V_{\phi L}$	-22	-28	-29.0	V
Pulse Timing				
Clock pulse transition $t_{r\phi}$, $t_{f\phi}$			5	μs
Clock pulse width 1 PW $_{\phi 1}$	0.22		10	μs
Clock pulse width 2 $PW_{\phi 2}$	0.22		10	μs

- CONTINUED -

TMS3314JR triple (60+4) dynamic shift register

recommended operating conditions (continued)

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Pulse Spacing				
Clock delay t $_{D\phi12}$	0.01		100	μs
Clock delay t _D _{\$\phi21\$}	0.01		100	μs
Data setup t _{DS}	75			ns
Data hold t _{DH}	75			ns
Clock Pulse Overlap (See Notes 2)		NOTE 2		ns
Pulse Repetition Rate (Note 3) PRR				
Data	0.01		2	MH
Clock	0.01		2	MHz

NOTES: 2. The two clock pulses should not be simultaneously more than 3 V below V_{SS} .

3. $R_{L} = 13 \text{ k}\Omega$, $C_{L} = 10 \text{ pF}$.

Maximum speed of operation will be obtained when operating at nominal conditions. The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., +12 V, 0, -12 V).


electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

	PARAM	ETER	TEST CON	DITIONS	MIN	ТҮР	MAX	UNITS
ΗL	Input C	urrent (Leakage)	V _I =14 V				500	'nA
Ι _{φL}	Clock C	urrent (Leakage)	V _I = -29 V				100	μA
Output	Voltage Le	evels						
	VOL	Output LOW level (logic 1)	$R_L = 13 k\Omega$ to V_D	D, CL = 10 pF	-9	-10		v
	Vон	Output HIGH level (logic 0)	$R_L = 13 k\Omega$ to V_D	D, CL = 10 pF			-3	v
Output	Current		i					
	10	Logic O	-14 V applied to a	output			10	μA
	10	Logic 1	-14 V applied to c	output	2			mA
Power S	upply Cur	rent Drain						
	DD	Drain supply	R _L = 13 kΩ to V _D PW _{φ1} = PW _{φ2} = 20 PRF = 2 MHz	-		15	20	mA
	PD	Power Dissipation				210	280	mW
Output	Logic Dela	ν γ				·		
	^t dLH	Output Low level (logic 1)	R _L = 13 kΩ, V _φ =25 V	C _L = 10 pF,		80	150	ns
	^t dHL	Output High level (logic 0)	R _L = 13 kΩ, V _φ = -25 V	$C_L = 10 \text{ pF},$		225	300	ns
Capacita	ance							
	CIN	Input	$V_{\phi} = 0 V;$	f = 1 MHz		3	5	pF
	c_{ϕ}	Clock	$V_{\phi} = 0 V$,	f = 1 MHz		55	65	pF

mechanical data


The TMS 3314 JR is mounted in a 16-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.300-inch centers.

TMS3314JR triple(60+4) dynamic shift register



timing diagram and voltage waveforms


circuit diagram




TMS3314JR triple (60+4) dynamic shift register

typical interface circuits

a) MOS interface



b) TTL interface



preliminary information

FEATURING

- Two-phase dynamic logic
- 5-MHz operation
- Directly TTL compatible at input and output
- No external resistors required
- Low power dissipation 0.2 mW/bit 1 MHz
- Output delay 50 ns
- Low threshold technology
- Power supplies +5 V, -12 V
- Push-pull output buffer

description

The TMS 3401 LC is a high-speed dynamic shift register with a maximum capacity of 512-bits. The bits are implemented by a ratioless two-phase design to minimize power consumption.

Because both input and output are TTL compatible without the use of external resistors, these registers can be strung together directly.

The entire device is constructed using MOS P-channel thick-oxide and low-threshold technologies to implement low-threshold MOS devices. The length of the device may be altered through single-level programming for a nominal charge.

logic definition

- a) Logic 1 = most positive (HIGH) voltage
- b) Logic 0 = most negative (LOW) voltage

operation


Data is transferred into the register when the ϕ_1 clock is Low (-12 V). The data must be held steady for at least 30 nanoseconds before the clock goes to the High state (+5 V). One of two internal resistors (1.5 k Ω or 6 k Ω) can be connected to assist in pulling up the logic 1 level provided by DTL or TTL.

Output delay time is defined as the time required for the output to reach the DTL or TTL change-over threshold after the ϕ_2 clock reaches 90% of its Low voltage. This time is faster than 50 nanoseconds.

programming

The TMS 3401 LC has been designed such that by changing only one level of artwork the designer can obtain any bit length between 233 and 512 bits. The TMS 3401 LC is a 512-bit shift register. Other bit lengths are obtained through use of computer-aided design methods, providing fast, accurate and economical turnaround. The electrical characteristics and pin configuration are the same for the whole family of devices.

functional diagram and pin configuration



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See Note 1)	-20 V to 0.3 V
Supply voltage V _{GG} range (See Note 1)	-20 V to 0.3 V
Clock input voltage range (See Note 1)	-20 V to 0.3 V
Data input voltage range (See Note 1)	-20 V to 0.3 V
Operating free-air temperature range	$-25^{\circ}C$ to $+85^{\circ}C$
Storage temperature range	-55° C to $+150^{\circ}$ C
Input pull-up resistor voltage range	. -6 V to 0.3 V

NOTE 1. These voltage values are with respect to $\mathsf{V}_{\mbox{SS}}$ (substrate).

recommended operating conditions

CHARACTERISTICS	MIN	NOM	МАХ	UNITS
Operating Voltage				
Substrate supply V _{SS}	+4.5	+5	+5.5	v
Drain supply V _{DD}	0	0	0	v
Gate supply V _{GG}	-13	-12	-11	v
Logic Levels				
Input HIGH level V _{IH}	+3.5		+5.5	v
Input LOW level VIL	-13		+0.8	v
Clock Voltage Levels				
Clock HIGH level V $_{\phi H}$ (See Note 2)	4		5.25	v
Clock LOW level V $_{\phi L}$	-14	-12	-11	v
Pulse Timing				
Clock pulse transition $t_{r\phi}$, $t_{f\phi}$			1	μs
Clock pulse width 1 (5 MHz) $PW_{\phi 1}$	0.075		10	μs
Clock pulse width 2 (5 MHz) $PW_{\phi 2}$	0.075		10	μs
Pulse Spacing				
Clock delay t _{dø12}			50	μs
Clock delay t _{dø21}			50	μs
Data setup t _{DS}	50			ns
Data hold t _{DH}	10			ns
Pulse Repetition Rate PRR				
Data	0.02		5	MHz
Clock	0.02		5	MHz

NOTE 2: Both clock pulses should not be simultaneously more than 2 V below V_{SS}.

electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

	PARAN	IETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
ΊL	Input cu	rrent (leakage)	V _I = 0 V, V _{SS} = +5 V			500	nA
Ι _{φL}	Clock cu	urrent (leakage)	$V_{\phi} = 0 V, V_{SS} = +5 V$			50	μΑ
Outpu	t Voltage L	evels					
	V _{OL}	Output LOW level (Note 3)	TTL load,		+0.15	+0.4	v
	v _{он}	Output HIGH level (Note 3)	TTL load, C _L = 10 pF, f = 5 MHz	+3.6	+4.5		v
	VOL	Output LOW level (Note 3)	I _O = +1.6 mA		+0.15	+0.4	v
	VOH	Output HIGH level (Note 3)	I _O = −1 mA	+4.5	+4.7		v
Power	Supply Cur	rent Drain		1			
	ISS	Substrate supply (Note 4)	f = 5 MHz		3.5	7	mA
	IDD	Drain supply (Note 5)				0.1	mA
	IGG	Gate supply (Note 4)			3.5	7	mA
	PD	Power dissipation			350		mW

NOTES: 3. For final test purposes, a worst-case TTL load is simulated by a load of 2.7 kΩ and a capacitance of 10 pF. A worst-case MOS load is simulated by a load of 20 kΩ and 20 pF. All loads are connected between output and V_{SS}.


4. The device uses saturated logic. The current sourced by the 5 V power supply is sunk by the -12 V power supply.

5. Does not include output stage load or transient current. In the MOS load mode, the current will consist of transients due to capacitor discharge and/or leakage current.

dynamic electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
Output Logic Delay					
	TTL load, CL = 10 pF, f = 5 MHz		10	50	ns
t _{DLH} Output LOW level	R _L = 10 MΩ,C _L = 10 pF, f = 5 MHz		15	50	ns
	TTL load, CL = 10 pF, f = 5 MHz		11	50	ns
tDHL Output HIGH level	R _L = 10 MΩ, C _L = 10 pF, f = 5 MHz		4	30	ns
Capacitance					
C _{IN} Input	V _I = V _{SS} , f = 1 MHz		5	7	pF
C _Ø Clock	$V_{\phi} = V_{SS}$, f = 1 MHz		220	280	рF

timing diagram and voltage waveforms




mechanical data


The TMS 3401 LC package outline is same as JEDEC TO-100 except for diameter of standoff.

interface circuits


a) MOS



b) TTL



internal diagram



preliminary information


FEATURING

- Low power dissipation 0.4 mW/bit typical at 1 MHz
 1 mW/bit typical at 2 MHz
- High frequency operation 2.5 MHz guaranteed
- TTL/DTL compatible
- Single-ended output buffer
- Low threshold technology

description

The Texas Instruments TMS 3406 LR consists of two separate 100-bit dynamic shift registers with independent input and output terminals. Only one power supply and two clock phases are required for operation. Low-threshold, thick-oxide, MOS P-channel enhancement-mode circuitry has been employed to reduce power dissipation and permit easy interface between the TMS 3406 LR and Bipolar integrated circuits.

mechanical data and pin configuration



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V_{DD} range (See Note 1)		•						•									-20 V to 0.3 V
Clock voltage V $_\phi$ (See Note 1)		•		•		•		•					•				-20 V to 0.3 V
Data input voltage ranges (See Note 1)	•	•	•	•		•			•		•						-20 V to 0.3 V
Power dissipation (See Note 1)	•	•	•	•			•	•		•			•	•			600 mW
Operating free-air temperature range .	•	•	•	•	•	•	•	•	•	•	•				•		–55°C to 85°C
Storage temperature range	•	•	•	•	•		•	-		•		•	•	•			–55°C to 150°C

recommended operating conditions (-55°C to 85°C)

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Supply voltage V _{DD} (See Note 1)	-9	-10	-12	v
Clock voltage V_{\phiL} (See Note 1) logic 0	-15	-16	-18	V
Clock voltage V _{ϕH} (See Note 1) logic 1	+0.3	-0.5	-1.5	v
Width of clock pulse t _{p1} (See voltage waveforms)	150			ns
Width of clock pulse tp2 (See voltage waveforms)	150			ns
Transient time of clock pulse, t_r , t_f (See voltage waveforms)			5	μs
Clock delay time, t _d (See voltage waveforms)	20			ns
Width of data pulse, tp (See voltage waveforms)	170			ns
Data pulse before clock change t _{p0} (See voltage waveforms)	150			ns
Clock repetition rate	0.01		2.5	MHz

NOTE 1. These are voltage values with respect to most positive supply voltage, $\mathsf{V}_{\mbox{SS}}.$

logic definition

Positive logic is assumed

Logic 1 = most positive (high) voltage

Logic 0 = most negative (low) voltage

electrical characteristics (at nominal operating conditions and 25°C)

 $V_{DD} = -5 V$, $V_{SS} = +5 V$, $V_{\phi H} = -11 V$, $V_{\phi L} = +5 V$, and $C_L = 10 pF$, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
V _{in(1)}	Logic 1 data input voltage		+3.0	+5	+5.3	v
V _{in(0)}	Logic 0 data input voltage		-10	+0.2	+0.8	V.
V _{out(1)}	Logic 1 output voltage	Load = 3.3 kΩ, t _{p1} = 150	ns +3.5			v
N (a)		Load = 3.3 kΩ			-3.0	v
⊻out(0)	Logic 0 output voltage	Load = 3.3 kΩ, IL = 1.6 m	A		+0.4	v
Rout	Output resistance	Output at logic 0		300	450	Ω
IR _(in)	Input leakage current	V _{in} = -5 V, T _A = 25°C	;		0.5	μΑ
C:	Conseitor of input	V _{in} = +5 V, T _A = 25°0	;	5	7	pF
C _{in}	Capacitance of input	f = 1 MHz		5	,	pr
0		$V_{\phi} = +5 V$, $T_{A} = 25^{\circ}C$;	40	50	۳E
С _{ф1,2}	Capacitance of clock input	f = 1 MHz		40	50	pF
	Average supply current	f = 1 MHz (t _{p1} = 200 ns, t _{p2} = 20	0 ns)	6	16	mA
IDD(1)	(See Note 2)	f = 1 MHz (t _{p1} = 150 ns, t _{p2} = 15	0 ns)	1	12	mA
	Average supply current for clock	f = 1 MHz (t _{p1} = t _{p2} = 200 ns)			1.5	mA
lφ1,2 mode		f = 1 MHz (t _{p1} = t _{p2} = 150 ns)			1.2	mA


NOTE 2: These values do not include the current flowing through the load resistor.


switching characteristics


 $V_{DD} = -5 V$, $V_{SS} = +5 V$, $V_{\phi H} = -11 V$, $V_{\phi L} = +5 V$, and $C_L = 10 pF$, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
•	Propagation delay time to logical 1	See Voltage Waveforms		100	150	ns
^t pd1	level from clock ϕ_1 to data output	Load = 3.3 kΩ		100	150	115
4	Propagation delay time to logical 0	See Voltage Waveforms		120	180	ns
^t pd0	level from clock ϕ_1 to data output	Load = 3.3 kΩ		120	180	115


timing diagram








TMS3406LR dual 100-bit dynamic shift register





SCHEMATIC OF INTERNAL ORGANIZATION OF TMS 3406 LR

1) INTRODUCTION

The information stored in a Read Only Memory (ROM) is permanently programmed into the memory at the time of its manufacture. Once the information is entered it cannot be changed — it can, however, be read out as often as desired. Before MOS circuits became available, the only practical means of realizing a ROM were with discrete diode matrices, or core memories. The most obvious advantages of MOS ROMs over these types are:

Cost - MOS typically one tenth that of diode matrix

Size – MOS can put 4096 bits in a 24-pin package (chip size is 120 x 110 mil)


Speed – New MOS techniques can provide access times of 50 nsec.

2) STRUCTURE OF AN MOS ROM

A single MOS ROM device will be made up of three sections:

DECODER	in which the binary address is decoded and X-Y pairs of
	lines going to the memory matrix are enabled (one pair of
	X-Y lines if there is one bit per output word, two pairs of
	X-Y lines if there are two bits per output word, etc.)
	DECODER


- MEMORY MATRIX containing as many MOS transistors locations as there are bits in the memory.
- BUFFER which supplies output levels for the external circuitry.



EXAMPLE 1024 x 4 ROM

read only memorie

Consider for example a 4096-bit ROM organized as 1024 words of 4 bits. At the intersection of every X-line and Y-line, an MOS transistor can be either constructed or omitted by growing either a thin-gate oxide or a thick-gate oxide. The absence of an MOS transistor will be interpreted by the buffer as a logic 0, and the presence of a thin-gate MOS transistor will be interpreted as a logic 1. The programming of the memory (placement of the thin-gate oxide transistors) is performed during the manufacturing process.



MEMORY MATRIX

3) STATIC OR DYNAMIC?

Aside from the organization of the ROM, which defines its bit capacity, the most important parameter in most applications is probably access time. Access time is defined as the time required for a valid output to appear after a valid input has been applied.

In a static ROM there are no clocks required. If a valid input address is applied to the memory, after the expiration of the required access time, a valid output will appear. The output will remain valid as long as the input address remains unchanged. This is a tremendous advantage to the logic designer, and for this reason all present TI ROMs are of the static type. A dynamic ROM must be continually clocked at some minimum rate, otherwise the information vanishes.

4) **TYPICAL APPLICATIONS**

Now that economical ROMs are available, the logic designer is taking advantage of this element. The most common areas of applications are found in:


DISPLAYS

- COMPUTERS
- COMPUTER TERMINALS
 CALCULATORS

read only memories

The most common applications are:

 a) LOOK-UP TABLES — where the output is a mathematical function of the input. In computers for military applications, trigonometric functions are commonly used. A ROM can be used to obtain the sine of an angle instead of having to compute it by algorithm.






Some calculators also employ Look-up tables in performing arithmetic:






b) CODE CONVERSION – many applications require translating between one code and another. This is a common requirement of display manufacturers, computer terminal equipment manufacturers, and people involved with punched card reading and processing. For example, a ROM can be designed to accept input words in EBCDIC code and convert to words of USASCII code at the output.





- c) MICROPROGRAMMING where a routine can be programmed directly (hard-wired programs), instead of being described (microprogram) on a stack of punched cards and then stored in the main memory. This technique is becoming more and more popular in medium-sized computers.
- d) CHARACTER GENERATOR where an alpha-numeric character is represented by a binary word. The characters can be visually represented by use of nixie tubes, a dot matrix, or a segment display. An example of a ROM used as a dot-matrix character generator is shown.




AS MANY OUTPUTS AS THERE ARE DOTS IN THE MATRIX.

ROM USED AS CHARACTER GENERATOR

read only memories

e) RANDOM LOGIC – ROMs can also be utilized to perform Boolean algebra. For example, a 4096-bit ROM organized as 512 words of 8 bits, has 9 inputs and 8 outputs. The ROM can be programmed to provide the outputs (which are Boolean functions of the input variables). One needs only to develop the truth table for the desired logic function.



ROM USED IN PERFORMING RANDOM LOGIC

 $0_1 = f_1 (A, B, C, ...)$ $0_2 = f_2 (A, B, C, ...)$

To perform sequential logic the outputs would be fed back to the inputs.

5) TI ROMs

a)	General Purpose Stati	c ROMs	
	TMS 2800 JC	1024 bit capacity	256 x 4 organization
	TMS 2600 JC	2048 bit capacity	512 x 4 or 256 x 8 organization
	TMS 4300 JC	4096 bit capacity	4096 x 1 or 2048 x 2 or 1024 x 4 or 512 x 8 organization
b)	Very-high speed Stati	c ROM	
	TMS 4500 JC	2048 bit capacity	128 x 16 organization
	TMS 4600 JC	2048 bit capacity	256 x 8 organization

TMS 4700 JC2048 bit capacity512 x 4 organization

c) Static Character Generators (5 x 7 dot matrix)

TMS 2400 JC	64 characters row output
TMS 4100 JC	64 characters column output
TMS 4880 JC	76 characters parallel output

For each series of devices TI has programmed at least one off-the-shelf device. This device can be used for evaluation by customers. For instance in the TMS 2400 JC series the TMS 2403 JC is an off-the-shelf ASCII row output character generator and the TMS 2404 JC is an off-the-shelf EBCDIC character generator.

The programming of a single photomask permits the user to choose:

- Organization of the read-only memory
- Programming of the decode section
- Memory content
- Buffer configuration
- Chip enable polarities

All the other masks used during the processing are fixed and are common to a series of devices. For instance, all the devices of the TMS 2600 JC series (2048-bit Static ROM) use the same masks except the gate oxide removal mask which contains the custom pattern.

TI uses computer methods to assure a quick and fool-proof implementation of a custom bit pattern. This also reduces the cost of the implementation.

A "SOFTWARE PACKAGE" bulletin is used to transmit the customer inputs to TI, for each series of devices. These packages are available from the TI Sales Office.


The Software Package bulletin describes the format in which the inputs should be transmitted for best interface with the computer.

For character generators the Software Package includes grid on which the customer can map the desired outputs.

For read-only memories the Software Package describes the format used for writing the truth table of the ROM on punched cards.

Once the Software Package is received by TI it can be directly fed into a computer, or punched cards can be prepared from it and these punched cards can be fed into the computer.

The first computer output is a check print. If it is a read only memory the check print is a reconstitution of the truth table. In the case of a character generator, an overlay is produced. This overlay is in the same scale as the map included in the Software Package and permits easy verification of the punched cards. The check print is used for TI verification and a copy is sent to the customer.



custom bit pattern - customer interface

custom bit pattern-customer interface

Once the verification has been performed the computer generates a magnetic tape which will be used to drive a plotter, and a testing tape to be used for probe test and at final test.

The magnetic tape (cutter tape) is used to drive a plotter which cuts a film of rubylith mask. This rubylith mask when pealed is an enlargement of the gate oxide removal mask, which is used to to store the custom bit pattern. A glass mask is then made from the rubylith by a photographic process (reduction, step and repeat). This mask is used in production of the slice.

A slice contains many individual chips. Each chip is individually tested on a probe tester which uses the test tape generated by the computer.

The chips are then packaged and the completed units are final tested (logic and parametric tests). Finished units are then delivered to the customer.

TMS2400JC row output character generator

FEATURING:

- Static operation
- 2240-Bit capacity
- 64 Characters of 35 bits (5 x 7)
- 7-Input character decoder
- 3-Input row decode


- 700 ns character access time
- Chip enable
- Open-drain or double-ended buffers
- TTL compatible

description

The TMS 2400 JC series is a family of read-only-memory subsystem components manufactured using MOS P-channel enhancement mode technology. All components in the series contain a 7-bit parallel-input character address decoder and a 3-bit parallel-input row address decoder, both complete with input inverters. Either open-drain or double-ended output buffers are provided for flexibility in external interfaces. The memory organization and data are permanently stored by programming a single mask during manufacture.

The memory is organized to function primarily as a row output character generator. The five outputs represent a row in a 5×7 dot matrix.

functional diagram



TMS2400JC row output character generator

operation

The TMS 2400 JC series features static operation. No clocks are required. The output data will remain valid as long as the input address (including chip enable) remains unchanged.

"Access time" is defined as the time required for all outputs to reach the minimum 1 level or maximum O level with the correct data. This time is measured from the point at which all address inputs and chip enable input are valid.

character scanning

The output character appears as a 7-word sequence on each of the five output lines. The sequence is controlled by the 3 row-select lines. The five outputs represent a row in a 5×7 character matrix. The row address can remain fixed while the character address changes (raster scan), or the character address may remain fixed while the row address changes (vertical or character scan).

row select truth table

ROW SEL	ECT (NEGATIV	SELECTS ROW	
R _{s3}	R _{s2}	R _{s1}	SELECTS NOW
0	0	0	None
0	0	1	R 1
0	1	0	R 2
0	1	1	R 3
1	0	0	R 4
1	0	1	R 5
1	1	0	R 6
1	1	1.	R 7

output buffers

The output buffers of the TMS 2400 JC may be programmed to be either single-ended (open drain) to drive TTL/DTL logic, or double-ended to drive MOS logic.

The number of characters is increased by hardwiring together the outputs of different chips. Note that, when using the hardwired output technique, one and only one of the chips that are hardwired together at the output should be double-ended; the remainder should be single-ended chips.

chip enable

The chip enable may be programmed to be either a 1 or a 0.

The decoder will accept a 7-bit parallel input. Because only 6 bits are required in order to give out the 64 input words, the seventh bit may be used as an extra chip enable in single-ended operations.

TMS2400JC row output character generator

chip enable (continued)

A disable input on the chip enable input will cause the outputs to become open circuits on the "single-ended" (open-drain) type output buffer and will cause the outputs to go to V_{DD} on the double-ended (push-pull) type output buffer

logic definition

Negative logic is assumed on the inputs.

- a) Logic 1 = most negative voltage
- b) Logic 0 = most positive voltage

An output blank is defined as the "off" state of the MOS output transistor, while an output dot is defined as the "on" state.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See Note 1)		•	•						•		•			-30 V to 0.3 V
Supply voltage $V_{f GG}$ range (See Note 1)		•		•					•	•	•			-30 V to 0.3 V
Data input voltage ranges (See Note 1)		•	•			•		•						-30 V to 0.5 V
Operating free-air temperature range .		•		•							•			$-25^{\circ}C$ to $85^{\circ}C$
Storage temperature range	•		•			•					•		-	–55°C to 150°C

NOTE 1. These voltage values are with respect to network substrate terminal ($-\mathrm{V}_{\mbox{SS}}$).

recommended operating conditions

CHARACTERISTICS	MIN	NOM	МАХ	UNITS
Supply voltage V _{DD}	-11	-14	-16	v
Supply voltage V _{GG}	-22	-28	-29	V
Input, row select and enable logic 1	-9	-14	-16	v
Input, row select and enable logic 0	+0.3	0	-3	v

Maximum speed of operation will be obtained when operating at the nominal values. The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., +12 V, 0, -12 V).

TMS2400JC

row output character generator

electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
lout(1)	Output blank current (open drain) See Notes 1 & 2	–14 applied to output	-		10	μA
l _{out} (0)	Output dot current (open drain) See Notes 1 & 2	-14 V applied to output	3	5		mA
l _{out(0)}	Output dot current (open drain)	V_{DD} = -12 V, V_{GG} = -24 V, -12 V applied to output	2	3		mA
V _{out(0)}	Output dot voltage (open drain)	l _O = 0.5 mA		-0.7	-2	v
V _{out} (0)	Output dot voltage (open drain)	I _O = 1 mA		-1.4	-2.5	v
V _{out(0)}	Output dot voltage (open drain)	I _O = 1.5 mA		-2.0	-4	. v
V _{out(0)}	Output dot voltage (open drain)	I _O = 2 mA		-3	-5	v
V _{out(1)}	Output blank voltage (push-pull)	RL = 1 mΩ	-10			V
V _{out(0)}	Output dot voltage (push-pull)	RL = 1 mΩ			-2	v
	Power dissipation (Note 3)			350		mW
	Input leakage	-14 V applied to input			1	μA
IDD	Drain current			20	30	mA
IGG	Gate current			5	7	mA
-	Input capacitance			5		pF

NOTES: 1. An output dot is defined as the ON state of the MOS output transistor. An output blank is defined as the OFF state.

2. See Switching Diagram

3. Open drain buffer, all outputs blank.

switching characteristics (under nominal operating conditions and at 25°C unless otherwise noted)

PARAMETER	TEST CC	MIN	ТҮР	МАХ	UNITS	
Character access time (open drain) TTL load See Notes 1 & 2				600	800	ns
Character access time (open drain) TTL load See Notes 1 & 2	V _{SS} = +12 V, V _{GG} =12 V	V _{DD} = 0 V,		600	1000	ns
Row access time (open drain) TTL load See Notes 1 & 2				450	700	ns
Row access time (open drain) TTL load See Notes 1 & 2	V _{SS} = +12 V, V _{GG} = -12 V	V _{DD} = 0 V,		550	850	ns
Chip enable access time (open drain) TTL load (See Notes 2 & 3)				100	300	ns
Chip enable access time (open drain) TTL load (See Notes 2 & 3)	V _{SS} = +12 V, V _{GG} =12 V	V _{DD} = -0 V,		125	300	ns

- continued -

TMS2400JC row output character generator

dynamic electrical characteristics (under nominal operating conditions and

at 25° C unless otherwise noted) – (continued)

PARAMETER	TEST	MIN	ТҮР	MAX	UNITS	
Character access time (open drain) RC load (See Notes 1 & 2)	RL = 1 kΩ,	C _L = 10 pF		600	700	ns
Row access time RC load (See Notes 1 & 2)	R _L = 1 kΩ,	CL = 10 pF		400	650	ns
Character access time push-pull (See Notes 1 & 2)	R _L = 1 mΩ,	C _L = 20 pF			1	μs
Row access time push-pull (See Notes 1 & 2)	RL = 1 mΩ,	С _L = 20 рF			1	μs

NOTES: 1. An output dot is defined as the ON state of the MOS output transistor. An output blank is defined as the OFF state.

2. See Switching Diagram.

3. Enable access time - time necessary to turn on or off the outputs through chip enable.

mechanical data

The TMS 2400 JC is mounted in a 28-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.600-inch centers.


PIN CONFIGURATION

<u>PIN NO.</u>	FUNCTION	PIN NO.	FUNCTION
1	NC	15	V _{SS}
2	RS ₁	16	NC
3	RS ₂	17	V _{DD}
4	RS3	18	NC
5	NC	19	1
6	0 ₁	20	۱ ₂
7	0 ₂	21	¹ 3
8	0 ₃	22	۱ ₄
9	0 ₄	23	1 ₅
10	0 ₅	24	1 ₇
11	NC	25	NC
12	ENABLE	26	V _{GG}
13	NC	27	NC
14	NC	28	¹ 6

TMS2400JC row output character generator


switching circuit and timing diagram

a) TTL load single ended buffer




TMS2400JC row output character generator

switching circuit and timing diagram (continued)




b) RC load single ended buffer

c) Double ended buffer



TMS2400JC row output character generator

interfacing TMS 2400 JC in a TTL system



custom circuits

The TMS 2400 JC series is programmed during the gate oxide removal stage of manufacturing. Only one mask per unique design need be created and all other processing steps remain the same for all devices. Options available to the customer during programming are:

- Character Format
- Enable Logic Polarity
- Single or Double-ended Outputs

The TMS 2400 JC series may also be used in micro-programming applications wherever a 448-word x 5-bit ROM may be useful.

The encoding of the gate mask is done by computer to provide a fast, error-free encoding process.

Standard encoding sheets (Software Package) are used. These encoding sheets are available from the TI sales offices.

TMS2400JC row output character generator

standard circuits

Because certain codes are widely used, TI has created a series of standard devices, which are available off-the-shelf and for which there is no coding charge. The most widely used standard device is: TMS 2403 JC USASCII CODE (See attached character format).

Organization: 64-Character Storage

35-Bit Character Matrix

Chip Enable

Other Available Standard Circuits:

TMS 2404 JC – EBCDIC Character Generator (See attached character format)

66-Character Storage

35-Bit Character Matrix

SHEET 1 0F____2 TEXAS INSTRUMENTS INCORPORATED CUSTOMER NAME CATALOG ROW OUTPUT CHARACTER GENERATOR PLANT LOCATION_ CUSTOMER PART NUMBER TMS 2403 JC CUSTOMER DRAWING NUMBER_ ENGINEER APPROVAL/DATE_____ <u>oo-oox</u> -----<u>ololololx</u> <u>0-0000×</u> 0-0-00× 0----00X I 1 I 2 I 3 I 4 I 5 I 6 I 7 \mathbf{H} \square 0-0--0x I1 I2 I3 I4 I5 I6 I7 <u>o|0|0|-|0|X</u> 0-00-0× 00-0-0× 0--0-0× <u> 000---0x</u> <u>--|0|-|-|0|×</u> <u>00---0x</u> TI INTERNAL USE ONLY. DECODE DECK NUMBER CODING ORGANIZATION


row output character generator

TMS2400JC

104


	<u>,,,,,,,,,,,,</u> ,,,	····					TEX			UMEN ит сна				ATED			SHEET 2 8F_2 CUSTOMER NAME_CATALOG PLANT LOCATION CUSTOMER PART NUMBERTMS 2403 JC
I1 I2 I3 I4 I5 I6 I7			<u>0-000-X</u>	<u>000-x</u>		-0-00-X										X	CUSTONER DRAMING NUMBER ENGINEER APPROVAL/DATE TI PART NUMBER <u>TMS 2403 JC</u>
I1 I2 I3 I4 I5 I6 I7	0000 		0-00-1X	KH-loo	<u>00-0</u>	K-Jo-o-	00	X	000x		0-0	<u> </u>	<u>00x</u>	X	0x	×	
																	TI INTERNAL USE ONLY Decode deck number Coding organization

TMS2400JC row output character generator



TMS2400JC row output character generator

106



TMS2400JC row output character generator

107

preliminary information

FEATURING:

- 2048-Bit Capacity
- Static operation
- Maximum access time under 1 microsecond
- Two organizations available
- Open-drain output buffers or double-ended buffers
- TTL compatible

description

The TMS 2600 JC series is a family of static read-only memories with capacity of 2048 bits.

Programming the memory content and output buffer configuration is accomplished by changing a single mask during the device fabrication.

Inputs are available for enabling the chip and for selecting between a memory organization of 512 words of four bits or 256 words of eight bits.

Two types of output buffers are available:

• Single-Ended (open drain)

Designed for driving TTL, this output has one MOS device with its drain at the output and its source at chip ground (substrate).

Double-Ended

Designed for driving the inputs to other MOS integrated circuits and devices, this version has its own MOS load resistor provided internally. It requires no additional external circuitry.

logic definition

Negative logic is assumed

- a) Logical 1 = most negative voltage
- b) Logical 0 = most positive voltage

operation

The TMS 2600 JC series features static operation. No clocks are required. The output data will remain valid as long as the input address (including chip select) remains unchanged. The V_{GG} supply may be clocked to reduce power consumption without affecting access times. Access time is defined as the time between a change of data on any logic input or chip select line and a change of data on the output of a TTL gate. (See switching circuit.)

A logical 0 on the chip select input will cause the outputs to become open circuits on the "single-ended" (open-drain) type output buffer and will cause the outputs to go to V_{DD} on the double-ended (push-pull) type output buffer.

The number of words per output is increased by hardwiring together the outputs of different devices. Note that, when using the hardwired output technique, all devices should have single-ended buffers. Hardwiring outputs performs the AND function in negative logic.

organizational control logic

	OUTF	<u>UTS</u>
	^B ₁ ^B ₃ ^B ₅ ^B ₇	B ₂ B ₄ B ₆ B ₈
256 words of 8 bits (MC = Logical 0): A ₉ = Logical 1	Enabled	Enabled
512 words of 4 bits (MC = Logical 1): A ₉ = Logical 0 A ₉ = Logical 1	Enabled Logical 1	Logical 1 Enabled

To use the device as a 512 words of 4 bits, connect B_1 to B_2 , B_3 to B_4 . B_5 to B_6 , B_7 to B_8 .

data encoding

Information concerning desired chip organization and type of output buffer should be submitted on the 2800 Software Package available from your TI field sales engineer. Data to be stored in the memory should be entered on punched cards in the format described by the Software Package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See Note 1)									•	•			. -30 V to 0.3 V
Supply voltage V _{GG} range (See Note 1)		•	•		•	•	•					•	. -30 V to 0.3 V
Data input voltage ranges (See Note 1)			•	•		•	•				•		. -30 V to 0.3 V
Operating free-air temperature range .			•				•					•	$-25^{\circ}C$ to $85^{\circ}C$
Storage temperature range	•			•					•		•		–55°C to 150°C

NOTE 1. These voltage values are with respect to ${\rm V}_{\rm SS}$ (substrate).

recommended operating conditions

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Supply voltage V _{DD}	-9	-12	-22	v
Supply voltage V _{GG}	-18	-24	-29	v
Input, chip select logic 1	8	12	-22	v
Input, chip select logic 0	+0.3	0	-3	v
Input pulse width	550			ns

The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., +12 V, 0, -12 V). Larger power supplies (e.g., +14 V, -14 V) may be used.

electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNITS
l _{out(0)}	Logical 0 output current (Note 1)	–12 V applied	3			mA
l _{out(1)}	Logical 1 output current (Note 1)	–12 V applied			10	μA
Z _{out(1)}	Logical 1 output impedance (Note 2)	V applied = V _{DD} + 3		20	24	kΩ
Z _{out(0)}	Logical 0 output impedance (Note 4)	V applied = V _{SS} –3		0.9	1.1	kΩ
V _{out(1)}	Logical 1 output voltage (Note 2)	$R_L = 1 m\Omega$	9		-12	V
V _{out(0)}	Logical 0 output voltage (Note 2)	RL = 1 mΩ	0		-2.0	v
^t A1	Access time (Notes 1 and 3)	See switching circuit		600	900	ns
^t A2	Access time (Notes 1 and 3)	See switching circuit		620	900	ns
Pd	Power dissipation (Note 2)	All outputs at Logical 0		170		mW
۱L	Input leakage current	-12 V applied to input			1	μA
C _{in}	Input capacitance	V _{in} = 0 V, f = 1 MHz		5		pF
IDD	Drain current (Note 2)	All outputs = Logical 0		14		mA
IGG	Gate current			1.0		μA

NOTES: 1. Open-drain buffer 2. Push-pull buffer

4. Either open-drain or push-pull configuration


mechanical data and pin configuration

The TMS 2600 JC is mounted in a 24-pin hermetically sealed dual-in-line package consisting of goldplated metal, ceramic sandwich body, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.600-inch centers.




^{3.} See Switching Diagram

switching circuit and TTL interface



switching diagram



off the shelf devices

These devices have been programmed by TI and are available off the shelf:

TMS 2601 JC 1)

> This device has been programmed to demonstrate the capabilities of the TMS 2000 JC series. It is used as a sample device. The buffers are single ended.

2) TMS 2602 JC Code Converter

This device converts the USASCII code into the selectric line code and vice versa.

3) TMS 2603 JC Code Converter

This device converts the full EBCDIC code into the USASCII code.

Truth tables of the TMS 2602 JC and 2603 JC are available upon request.

INPUT INPUT INPUT INPUT ADDRESS ADDRESS ADDRESS ADDRESS 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 1 L 0 1 193 194 195 i 131 132 ī ī 1 1 1 1 1 1 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 196 197 198 134 135 136 137 1 1 1 1 1 $\begin{array}{c} 1 \\ 1 \\ 1 \end{array}$ 0 0 200 201 0 0 1 1 1 ì 1 1 1 1 1 1 203 204 205 0 1 1 1 1 ì ı 141 142 143 144 145 146 147 148 149 150 1 1 1 1 1 1 1 1 1 1 1 1 208 209 210 211 212 213 214 215 216 217 218 219 220 221 1 1 1 1 1 1 1 1 $1 \\ 1 \\$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 $\begin{array}{c}1\\1\\1\\1\\1\end{array}$ 153 154 155 156 157 $\begin{array}{c} 1 & 1 \\ 1 & 1$ 1 1 1 1 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 174 175 176 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 Ó 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 241 242 243 244 245 246 247 248 249 250 251 0 0 1 1 115 116 117 179 180 1 1 õ 182 183 184 185 186 186 187 ĩ 119 120 121 Ŭ 1 0 0 0 0 0 0 0 0 0 ů 0 ō 122 123 124 125 126 127 1 1 1 1 1 1 1 1 Ō 253 0 Ō 0 0 0 ò õ 63 0 191 255 1 1 1 1 1 1 1Q Q õ ŏ

TRUTH TABLE, TMS 2601 JC

preliminary information

FEATURING:

- 1024-Bit Capacity
- Static operation
- Maximum access time under 1 microsecond
- Open-drain output buffers or double-ended buffers
- TTL compatible

description

The TMS 2800 JC series is a family of static read-only memories with a capacity of 1024 bits.

Programming of the memory content and output buffer configuration is accomplished by changing a single mask during device fabrication.

A chip select input is available.

The memory contents consist of 256 words of four bits.

Two types of output buffers are available:

• Single-Ended (open drain)

Designed for driving TTL, this output has one MOS device with its drain at the output and its source at chip ground.

Double-Ended

Designed for driving the inputs to other MOS integrated circuits and devices, this version has its own MOS load resistor provided internally. It requires no additional external circuitry.

logic definition

Negative logic is assumed

- a) Logical 1 = most negative voltage
- b) Logical 0 = most positive voltage

operation

The TMS 2800 JC series features static operation. No clocks are required. The output data will remain valid as long as the input address (including chip select) remains unchanged. The V_{GG} supply may be clocked to reduce power consumption without affecting access times.

Access time is defined as the time between a change of data on any logic input or chip select line and the change of data on the output of a TTL gate. (See timing diagram)

A logical 0 on the chip select input will cause the outputs to become open circuits on the "single-ended" (open-drain) type output buffer and will cause the outputs to go to V_{DD} on the double-ended (push-pull) type output buffer.

The number of words per output is increased by hardwiring together the outputs of different devices. Note that, when using the hardwired output technique, all devices should have single-ended buffers. Hardwiring outputs performs the AND function in negative logic.

data encoding

Information concerning desired chip organization and type of output buffer should be submitted on the 2800 Software Package available from your TI field sales engineer. Data to be stored in the memory should be entered on punched cards in the format described by the Software Package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See Note 1)		•	•		•	•	•	•		•		•	-30 V to 0.3 V
Supply voltage V_{GG} range (See Note 1)		•	•		•		•					•	-30 V to 0.3 V
Data input voltage ranges (See Note 1)		•						•					-30 V to 0.3 V
Operating free-air temperature range .						•							$-25^{\circ}C$ to $85^{\circ}C$
Storage temperature range			•			•						•	–55°C to 150°C

NOTE 1. These voltage values are with respect to $\rm V_{\ensuremath{\mathsf{SS}}}$ (substrate).

recommended operating conditions

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Supply voltage V _{DD}	9	-12	-22	v
Supply voltage V _{GG}	-18	-24	-29	V
Input, chip select logic 1	8	-12	-22	v
Input, chip select logic 0	+0.3	0	-3	V
Input pulse width	550		•	ns

The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., +12 V, 0, -12 V). Larger power supplies (e.g., +14 V, -14 V) may be used.

electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
l _{out} (0)	Logical 0 output current (Note 1)	–12 V applied	3			mA
l _{out(1)}	Logical 1 output current (Note 1)	–12 V applied			10	μΑ
Z _{out(1)}	Logical 1 output impedance (Note 2)	V applied = V _{DD} + 3			24	kΩ
Z _{out(0)}	Logical 0 output impedance (Note 4)	V applied = V _{SS} –3		0.9	1.1	kΩ
V _{out(1)}	Logical 1 output voltage (Note 2)	$R_L = 1 m\Omega$	9		-12	v
V _{out(0)}	Logical 0 output voltage (Note 2)	RL = 1 mΩ	0		-2.0	v
^t A1	Access time (Note 3)	See switching circuit		600	900	ns
^t A2	Access time (Note 3)	See switching circuit		620	900	ns
Pd	Power dissipation (Note 2)	All outputs at Logical 0		170		mW
۱L	Input leakage current	-12 V applied to input			1	μA
C _{in}	Input capacitance	V _{in} = 0 V, f = 1 MHz		5		pF
DD	Drain current	All outputs @ Logical 0		14		mA
lGG				1.0		mA

NOTES: 1. Open-drain buffer


2. Push-pull buffer

3. See Switching Diagram


4. Either open-drain or push-pull configuration

mechanical data and pin configuration


The TMS 2800 JC is mounted in a 16-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.300-inch centers.



switching circuit and TTL interface



switching diagram



TMS4100JC series character generator

FEATURING:

- Static operation
- 2240-Bit capacity
- 64 Characters of 35 bits (5 x 7) or
- 32 Characters of 70 bits (5 x 14)
- TTL compatible
- 700 ns maximum access time
- 7-Bit input address
- Single-ended open-drain output buffers

description

The TMS 4100 JC is a series of MOS Read Only Memories, with a total capacity of 2240 bits. Two organizations are available:

- 1) 64 words of 35 bits (5 x 7)
- 2) 32 words of 70 bits (5 x 14)

The memory is organized to function primarily as a character generator. The 7 outputs represent a column in a 5 x 7 dot matrix.

The output word appears as a 5-word sequence on each of the output lines. Sequence is controlled by 5 strobe lines (column select), which feed directly into the buffer section of the memory. By enabling the first strobe line, the first group of 7 bits (first column) is obtained at the output. Then the second, third, fourth, and fifth strobe lines are enabled. The column select can remain fixed while the character address changes, or the character address may remain fixed while the column select changes.

The decoder will accept a 7-bit parallel input. Since only 6 bits are required in order to decode the 64 input words, the seventh bit may be used as a chip enable. If the memory is organized as 32 words of 70 bits, it is possible to have two chip enable lines.


The TMS 4100 JC series features static operation. No clocks are required. The output data will remain valid as long as the input address (including chip select) remains unchanged. The V_{GG} supply may be clocked to reduce power consumption without affecting access times.

The output buffers are single ended, open drain and allow the wired OR connection.

The number of words per output is increased by hardwiring together the outputs of different devices. Hardwiring outputs perform the AND function in negative logic.

TMS4100JC series character generator

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See Note 1)													. –	30 V t	o 0.3 V
Supply voltage V _{GG} range (See Note 1)	•	•			•				•		•			30 V t	o 0.3 V
Data input voltage ranges (See Note 1)		•	•								•	•		30 V t	o 0.5 V
Operating free-air temperature range .					•							•	. –	·25°C t	to 85° C
Storage temperature range			•	•	•	•		•	•	•	•	•	. —5	i5°C to	› 150°C

NOTE 1. These voltage values are with respect to network ground terminal (V_SS).

logic definition

Negative logic is assumed for all inputs.

- a) Logic 1 = most negative voltage (-14 V)
- b) Logic 0 = most positive voltage (0 V)

An output dot is defined as the "on" state of the output MOS transistor and an output blank as the "off" state.

recommended operating conditions

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Supply voltage VDD	-12	-14	-16	v
Supply voltage V _{GG}	-24	-28	29	V ·
Input, column select and enable logic 1	-9	-14	-16	v
Input, column select and enable logic O	+0.3	0	-3	v

Maximum speed of operation will be obtained when operating at the nominal values. The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., +12 V, 0, -12 V).

TMS4100JC series character generator

electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNITS
(1)	Output Blank Current (Note 1)	-14 V applied to output			10	μA
(0)	Output Dot Current (Note 1)	-14 V applied to output	1	2		mA
I (0)	Output Dot Current (Note 1)	$V_{DD} = -12 V$, $V_{GG} = -24 V$, -12 V applied to output	0.5	1		mA
V ₍₀₎	Output Voltage for a Dot (Note 1)	I _O = 0.5 mA		-1.3	-2.8	v
V(1)	Output Voltage for a Dot (Note 1)	I _O = 1 mA		-2.5	6	v
	Input and Column Select Leakage Current	-26 V applied to input			1	μΑ
IDD	Drain Supply Current			14	25	mA
IGG	Gate Supply Current				1	mA
	Power Dissipation			250	400	mW
	Address input Capacitance			6	15	pF

NOTE 1. An output dot is defined as the ON state of the MOS output transistor. An output blank is defined as the OFF state.

switching characteristics (at nominal operating conditions and 25°C unless otherwise noted)


PARAMETER	TEST CON	DITIONS	MIN	ТҮР	МАХ	UNITS
Character Access Time Bipolar Load (Note 2) See Switching Diagram				400	700	ns
Character Access Time Bipolar Load (Note 2) See Switching Diagram	V _{SS} = +12 V, V _{GG} = -12 V	V _{DD} =0 V,		500	700	ns
Column Select Access Time Bipolar Load (Note 2) See Switching Diagram				150	300	ns
Column Select Access Time Bipolar Load (Note 2) See Switching Diagram	V _{SS} = +12 V, V _{GG} = -12 V	V _{DD} = -0 V		200	300	ns
Character Access Time Low Power TTL Load (Note 2) See Switching Diagram				500	850	ns
Character Access Time Low Power TTL Load (Note 2) See Switching Diagram	V _{SS} = +12 V, V _{GG} = -12 V	V _{DD} = 0 V,		600	950	ns
Column Select Access Time Low Power TTL Load (Note 2) See Switching Diagram				200	400	ns
Column Select Access Time Low Power TTL Load (Note 2) See Switching Diagram	V _{SS} = +12 V, V _{GG} = -12 V	V _{DD} = 0 V		300	500	ns
Chip Enable Access Time				400	700	ns

NOTE 2. Character access time is defined as the memory access time when changing the character address input and holding the column select input lines constant.


TMS4100JC series character generator

switching circuit and switching diagram

a) Bipolar load




Address column select input voltage




TMS4100JC series character generator

b) Low power TTL load



Address column select input voltage



TMS4100JC series character generator

mechanical data

The TMS 4100 JC is mounted in a 28-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.600-inch centers.

pin configuration

Depending on the organization of the memory, three pin configurations may be used.

	CONFIGURATION								
	A	В	С						
		TOTAL OUTPUTS-							
PIN NO.	TOTAL OUTPUTS-	MORE THAN 7,	TOTAL OUTPUTS-						
	7 OR FEWER	FEWER THAN 14	14						
1	01	01	01						
2	NC	02	02						
3	02	03	03						
4	NC	04	04						
5	03	05	0 ₅						
6	NC	06	06						
7	04	07	07						
8	NC	08	08						
9	05	09	09						
10	NC	0 ₁₀	0 ₁₀						
11	0 ₆	011	0 ₁₁						
12	NC	0 ₁₂	0 ₁₂						
13	07	0 ₁₃	013						
14	v _{DD}	V _{DD}	0 ₁₄						
15	V _{GG}	v _{GG}							
16	1 ₆	¹ 6	V _{GG}						
17	v _{ss}	V _{SS}	¹ 6						
18	C _A	C _A	V _{SS}						
19	C _B	C _B	C _A						
20	c _c	° C _C	C _B						
21	c _D	c _D	C _C						
22	C _E	C _E	c _o						
23	1 ₅	۲ ₅	C _E						
24	I ₄	1 ₄	15						
25	I ₃	۰ اع	4						
26	l ₂	1 ₂	¹⁴ ¹ 3						
27	I ₁	ι 2 Ι ₁	l 1 ₂						
28	٦	17	¹ 1						
NC – N	OT CONNECTED	O – OUTPUT	I – INPUT						
C – C	OLUMN SELECT		- •						

Package Pin Configuration, TMS 4100 JC

TMS4100JC series character generator

custom programmed devices

The TMS 4100 JC series is programmed at the gate oxide stage of manufacturing. Programming charges are reduced to a minimum because only one mask per unique design need be created (gate oxide removal mask). All other processing steps remain the same for all devices. Options available to the customer during programming are:

- memory organization
- character format
- enable logic polarity (or permanently enabled)

The encoding of the gate mask is done by computer to provide a fast, error-free encoding process.

Standard encoding sheets are used. These encoding sheets (SOFTWARE PACKAGE) bulletins are available from the TI sales office.

standard devices

Because certain codes are widely used, TI has created a series of standard devices, which are available off the shelf and for which there is no coding charge. The most widely used standard device is: TMS 4103 JC USASCII CODE (See attached character format).

Organization: 64-Character Storage 35-Bit Character Matrix 6 Parallel Character Address Input Chip Enabled by Logic 1 Applied to I₇

Other Available Standard Circuits:

- --- TMS 4177 JC and 4178 JC. These two devices are used as a unit to implement a 7 x 10 row output character generator. The two devices are wired OR and are scanned in succession.
 - USASCII Code
 - 64 Character Storage
 - 7 Bit Parallel Input


See attached character format.

- TMS 4179 JC.
 - EBCDIC Code
 - 64 Character Storage
 - 7 Bit Parallel Input

See attached character format.

24

PLANT LOCATION




TEXAS INSTRUMENTS INCORPORATED

TI INTERNAL USE ONLY DECODE DECK NUMBER CODING ORGANIZATION

				TEXI		UMEN Put Ch		INCOF er gen		ATED	PLANT Custon Custon Engine	IER NAHE LOCATION IER PART IER DRANI IER APPRO		_
I1 0 I2 0 I3 0 I4 0 I5 0 I6 1 I7 1	-0000	0-000	 00-00	000	 000-0	-00-0	0-0-1-		000	-00		0		
I 1 0 I 2 0 I 3 0 I 4 0 I 5 I I 5 I I 7 I													E ONLY	

TI INTERNAL USE ONLY____ Decode deck number_____ Coding organization_____ TMS4100JC series character generator

.



126


CA-

CA

4177

4178

TMS4100JC series character generator



TEXAS INSTRUMENTS INCORPORATED TMS 4177 JC – TMS 4178 JC (Sheet 2 of 2) 7 × 10 USASCII CHARACTER DISPLAY -----

9---0-0

-0--0-0

0-0-1-0

0-0-0-0

-0-0-0-0

000-0-0

0--00-0

-0-1010-101

0-000-0

00000-0

1123456

 \blacksquare

Å

Coding Sheet 1 of 2 9 CUSTOMER ______TI CATALOG -0000°--|-|0|0|0|-|--| 00-|00 000-0° --00-00--0-0-0------0-----**|0|-|-|0**|0|-0---00---0---0---<u>000</u>0 -0-00 -CUSTOMER PART NO. __CIRCUIT 000generator Coding Symbols 1 - Most Negative Input 0 - Most Positive Input X - Don't Care Condition OPTIONS: □ 32 Characters – 5 x 14 I₆, Chip Enable: 1 0 0 🗆 (I₇ Must be X) 3 7 9 10 11 12 13 14 15 16 □ 32 Characters – 5 x 13 I₆, Chip Enable: 1 0 0 🗆 0-00-0---00--0-000---0-0-0-- 0---0---0--001 0 00-0-0- 64 Characters - 5 x 7 Π 00---0-In is 0, Coding Sheet No. 1 -0-0-I₆ is 1, Coding Sheet No. 2 If I₇ is used as Chip Enable: 1 🔊 0 🗆 Х 🗆 For TI Use Only: TI Part No. _____TMS 4179 JC Engineering Approval _____BJB Decode Deck 3

TEXAS INSTRUMENTS INCORPORATED MOS COLUMN OUTPUT CHARACTER GENERATOR - TMS 4100 JC SERIES

20

21

22

23

24

25

26

27

28

29

30

31

32

1 I1 2 I2 4 I3 8 I4 A I5 8 I6 C I7

17

18

19

series character TMS4100JC

Character Array 0.2 Decode Array 0.3

MUS COLUMN OUTPUT CF	ARACTER GENERATOR - TMS 4100 JC SERTE:	>	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			Image: Customer
1 II 0 0 2 I2 0 4 I3 0 8 I4 0 6 I 0 C I7 1 1 I 1 1 I 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			Image: Constraint of the second stress o

TEXAS INSTRUMENTS INCORPORATED

MOS COLUMN OUTPUT CHARACTER GENERATOR - TMS 4100 JC SERIES

Coding Sheet 2 of 2

preliminary information

FEATURING

- 4096-Bit Capacity
- Static operation
- Access time less than 1 microseconds (single-ended buffer, TTL load)
- Four organizations available
- Open-drain output buffers or double ended buffers
- TTL compatible

description

The TMS 4300 JC series is a family of static read-only memories with a capacity of 4096 bits. Four memory organizations and 2 output buffer configurations are provided through single-level mask programming.

The memory may be organized as 4096 words of one bit, 2048 words of two bits, 1024 words of four bits, or 512 words of eight bits.

Two types of output buffers are available:

• Single-Ended (open drain)

Designed for driving TTL, this output has one MOS device with its drain at the output and its source at chip ground.

Double-Ended

Designed for driving the inputs to other MOS integrated circuits and devices, this version has its own MOS load resistor provided internally. It requires no additional external circuitry.

The chip select may be programmed for either logic 1 or logic 0 operation. Depending on the organization, select inputs I_9 , I_{10} and I_{11} can also be used as chip select inputs. The SOFTWARE PACKAGE describes each specific case.

logic definition

Negative logic is assumed

- a) Logic 1 = most negative voltage
- b) Logic 0 = most positive voltage.

operation

The TMS 4300 JC series features static operation. No clocks are required. The output data will remain valid as long as the input address (including chip select) remains unchanged.

"Access time" is defined as the maximum time required for all outputs to reach the minimum logic 1 levels or maximum logic 0 levels with the correct data. This time is measured from that point in time at which all address inputs and chip-select inputs are valid.

A disable input on the chip select input will cause the outputs to become open circuits on the "single-ended" (open-drain) type output buffer and will cause the outputs to go to V_{DD} on the double-ended (push-pull) type output buffer.

The number of words per output is increased by hardwiring together the outputs of different devices. Note that, when using the hardwired output technique, all devices should have single-ended buffers. Hardwiring outputs performs the AND function in negative logic.

data encoding

The data to be stored in the memory must be submitted to TI on computer-punched cards.

Information concerning chip organization, type of output buffer, and chip select must be submitted to TI on a standard form.

A SOFTWARE PACKAGE available from TI describes both documents.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See Note 1)						•	•		•		•		•	-30 V to 0.3 V
Supply voltage V_{GG} range (See Note 1)	•	•		•		•		•	•		•	•	•	-30 V to 0.3 V
Data input voltage ranges (See Note 1)			•	•			•				•	•	•	-30 V to 0.3 V
Operating free-air temperature range .			•			•	•	•	•		•	•		–25°C to 85°C
Storage temperature range		•	•				•		•	•	•	•	•	–55°C to 150°C

NOTE 1. These voltage values are with respect to network ground terminal.

recommended operating conditions

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Supply voltage VDD	-11	-14	-16	V
Supply voltage V _{GG}	-22	-28	-29	v
Input, chip select logic 1	-9	-14	-16	v
Input, chip select logic 0	+0.3	0	-3	v
Address pulse width V_{DD} = -14 V, V_{GG} = -28 V	500			ns
Address pulse width V_{DD} = -12 V, V_{GG} = -24 V	550			ns
Chip select pulse width V_{DD} = -14 V, V_{GG} = -28 V	150			ns
Chip select pulse width $V_{DD} = -12 V$, $V_{GG} = -24 V$	200			ns

Maximum speed of operation will be obtained when operating at nominal conditions. The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplies (e.g., +12 V, 0, -12 V).

electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
l _{out(1)}	Logic 1 output current (Note 1)	-14 V applied to output			10	μA
l _{out} (0)	Logic 0 output current (Note 1)	–14 V applied to output	× 3	7.5		mA
lout(0)	Logic 0 output current (Note 1)	V _{DD} = 12 V, V _{GG} = -24 V, -12 V applied to output	3	5.5		mA
V ₍₀₎	Logic 0 output voltage (Note 1)	I _O = 0.5 mA		-0.25	-0.6	v
vo	Logic 0 output voltage (Note 1)	I _O = 1 mA		-0.5	-1	v
vo	Logic 0 output voltage (Note 1)	I _O = 2 mA		-1.1	-2	v
V _{out(1)}	Logic 1 output voltage (Note 2)	R _L = 1 MΩ	-11		-14	v
V _{out(0)}	Logic 0 output voltage (Notes 2 & 3)	R _L = 1 MΩ	0		-2.0	v
	Power dissipation			250		mW
۱L	Input leakage current	-14 V applied to input			1	μA
	Input capacitance	f = 140 kHz		8.5		pF
	Chip select input capacitance	f = 140 kHz		3.5		pF
IDD	Drain current			10	25	· mA
IGG	Gate current			0.5	1	mA

NOTES: 1. Open-drain buffer

- 2. Push-pull buffer
- 3. For 2048 x 2 or 4096 x 1, minimum voltage is 3.0 V.
- 4. All voltages are with respect to $\ensuremath{\mathsf{V}_{\text{SS}}}$


dynamic electrical characteristics (under nominal operating conditions and at 25°C unless otherwise noted)

	PARAMETER		TEST CONDITIO	ONS	MIN	ТҮР	MAX	UNITS
	Access time TTL load	V _{SS} = +14 V,	V _{DD} = 0 V,	V _{GG} = -14 V		500	900	ns
^t A1	(See Notes 1 & 2)	V _{SS} = +12 V,	V _{DD} = 0 V,	V _{GG} = -12 V		600	950	ns
	Access time TTL load	V _{SS} = +14 V,	V _{DD} = 0 V,	V _{GG} = -14 V		450	900	ns
^t A2	(See Notes 1 & 2)	V _{SS} =	V _{DD} = 0 V,	V _{GG} = -12 V		550	950	ns
	Access time RC load	V _{SS} = 0 V,	V _{DD} = -14 V,	V _{GG} = -28 V		600	900	ns
td	(See Notes 1 & 2)	V _{SS} = 0 V,	V _{DD} = -12 V,	V _{GG} =24 V		700	950	ns
	Fall time RC load	V _{SS} = 0 V,	V _{DD} = -14 V,	V _{GG} =28 V		200	400	ns
tf	(See Notes 1 & 2)	V _{SS} = 0 V,	V _{DD} = -12 V,	V_{GG} = -24 V		250	450	ns
^t A1	Access time (Notes 2 & 3)					0.8	2	μs
tA2	Access time (Notes 2 & 3)					1.4	2	μs

NOTES: 1. Open ended buffer

- 2. See Switching Diagram
- 3. Push-pull buffer R $_L$ = 17 k Ω C = 20 pF


switching diagram double ended buffer




+12 V -12 V О R 9.1 kΩ <u>SN7400</u> SN7426 TTL Ο v_{ss} V_{GG} **2.4** kΩ Οουτρυτ 0 С С TMS 4300 JC INPUTS OR 10 pF** 15 pF** CHIP SELECT 0 VDD * Value of R depends on system speed and power requirements. ** The output capacitances are not part of the TTL interface. They are used in the switching circuits to simulate parasitic capacitance loading in actual use (board, interconnect, etc.).

switching circuit (TTL load) and typical TTL interface (single-ended buffer)

switching diagram (TTL load)





switching diagram and parametric measurement information RC load (single-ended buffer)

mechanical data

The TMS 4300 JC is mounted in a 24-pin hermetically sealed dual-in-line package consisting of goldplated metal, ceramic sandwich body, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.600-inch centers.

pin configuration

PIN NO.		CHIP ORG	ANIZATION	
	512 x 8	1024 x 4	2048 × 2	4096 x 1
1	l ₁	I ₁	11	I ₁
2	١o	I _O	١o	10
3	CE	CE	CE	CE
4	¹ 11	[!] 11	¹ 11	¹ 11
5	¹ 10	¹ 10	¹ 10	10
6	lg	Ig	19	lg
7	V _{GG}	V _{GG}	V _{GG}	V _{GG}
8	VDD	V _{DD}	V _{DD}	V _{DD}
9	0 ₈	NC	NC	NC
10	07	NC	NC	NC
11	0 ₆	0 ₄	NC	NC
12	0 ₅	O3	0 ₂	NC
13	. O4	0 ₂	NC	0 ₁
14	0 ₃	0 ₁	0 ₁	NC
15	0 ₂	NC	NC	NC
16	01	NC	NC	NC
17	V _{SS}	V _{SS}	V _{SS}	V _{SS}
18	18	18	1 ₈	18
19	· I7	١7	17	17
20	¹ 6	1 ₆	¹ 6	۱ ₆
21	1 ₅	۱ ₅	1 ₅	I ₅
22	14	I ₄	14	I ₄
23	13	I3	١ ₃	١ ₃
24	I2	1 ₂	I2	I2
	1			

Depending on the organization of the memory, four pin configurations may be used:

I INPUT

Ο Ουτρυτ

NC NOT CONNECTED

off-the-shelf devices

For demonstrating the operation of the TMS 4300 JC series, two standard catalog parts are available:

TMS 4305 JC - this device is organized as 512 words x 8 bits and has a single-ended output buffer. The memory is programmed with a sine table.

The $0 - 90^{\circ}$ arc is divided into 512 arcs and the value is given in binary form on the eight outputs.

TMS 4306 JC - This device is identical to the TMS 4305 JC, except for the output buffer, which is of the push-pull variety.

truth table, TMS 4305 JC (sheet 1 of 2)

INPUT	INPUT	INPUT		INPUT	
ADDRESS 0102030405060708	ADDRESS 010203040		0 ₁ 0 ₂ 0 ₃ 0 ₄ 0 ₅ 0 ₆ 0 ₇ 0 ₈	ADDRESS	0 ₁ 0 ₂ 0 ₃ 0 ₄ 0 ₅ 0 ₆ 0 ₇ 0 ₈
U 0000000 1 0000000	64 00110 65 00110		0 1 1 0 0 0 1 0	192	10001110
i 00000001 2 00000010	65 00110 66 00110		0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1	193 194	1 0 0 0 1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0
3 0000010	67 00110	0 1 0 0 1 3 1	01100100	195	10010000
4		0 1 0 1 1 1 1 3 2 0 1 1 0 1 1 3 3	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	196 197	1 0 0 1 0 0 0 1 1 0 0 1 0 0 0 1
6 00000101	70 00110	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 1 0 0 1 1 0	198	10010010
7 00000101 8 00000110		0111 135	0 1 1 0 0 1 1 1	199	10010011
9 00000111		1000 136 1001 137	01101000 01101000	200 201	$1 0 0 1 0 0 1 1 \\ 1 0 0 1 0 1 0 0 $
10 0 0 0 0 1 0 0 0 11 0 0 0 0 1 0 0 1		1010 138	0 1 1 0 1 0 0 1	202	10010101
	75 0011 76 0011	1010 139 1011 140	01101010 01101011	203 204	$1 0 0 1 0 1 0 1 0 1 \\ 1 0 0 1 0 1 0 1 0 $
	77 0011		01101011	205	10010111
14 00001011 15 00001100	78 0011 79 0011	1 1 0 1 142 1 1 0 1 143	01101100 01101101	206 207	1 0 0 1 0 1 1 1 1 1 0 0 1 1 0 0 0 0 0 0
16 0 0 0 0 1 1 0 1	80 0011	1 1 1 0 144	01101101	208	10011000
17 00001101 18 00001110	81 0011 82 0100	1 1 1 1 1 145 0 0 0 0 146	$ \begin{array}{c} 0 & 1 & 1 & 0 & 1 & 1 & 1 & 0 \\ 0 & 1 & 1 & 0 & 1 & 1 & 1 & 1 \end{array} $	209 210	1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0
19 00001111	83 0100	0 0 0 0 147	0 1 1 1 0 0 0 0	211	10011010
20 0 0 0 1 0 0 0 0 21 0 0 0 1 0 0 0 0		0 0 U 1 148 0 0 1 0 149	01110000 01110001	212 213	
22 00010001	86 0100	0 0 1 1 150	0 1 1 1 0 0 1 0	214	10011100
23 0 0 0 1 0 0 1 0 24 0 0 0 1 0 0 1 1		0 1 0 0 151 0 1 0 0 152	0 1 1 1 0 0 1 0 0 1 1 1 0 0 1 1	215 216	1 0 0 1 1 1 0 1 1 0 0 1 1 1 0 1
25 0 0 0 1 0 1 0 0	89 0100	0 1 0 1 153	01110100	217	10011110
26 00010100 27 00010101		0 1 1 0 154 0 1 1 1 155	01110101 01110101	218 219	1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
28 0 0 0 1 0 1 1 0	92 0100	0 1 1 1 156	01110110	220	10100000
29 0 0 1 1 1 30 0 0 1 1 0 0		1000 157 1001 158	$ \begin{array}{c} 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 \\ 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 \end{array} $	221 222	1 0 1 0 0 0 0 1 1 0 1 0 0 0 0 1
31 0 0 0 1 1 0 0 0	95 0100	1010 159	0 1 1 1 1 0 0 0	223	10160010
32 00011001 33 00011010		1010 160 1011 161	$ \begin{array}{c} 0 1 1 1 1 0 0 1 \\ 0 1 1 1 1 0 0 1 \end{array} $	224 225	$1 0 1 0 0 0 1 0 \\ 1 0 1 0 0 0 1 1$
34 0 0 0 1 1 0 1 1	98 0100	1 1 0 0 162	01111010	226	10100100
35 00011011 36 00011100		1 1 0 1 163 1 1 0 1 164	01111011 01111011	227 228	1 0 1 0 0 1 0 0 1 0 0 1 0 1 0 1 0 1 0 1
37 00011101	101 0100	1 1 1 0 165	0 1 1 1 1 1 0 0	229	10100101
38 00011110 39 00011111		1 1 1 1 166 0 0 0 0 167	01111101 01111101	230 231	10100110 10100111
40 00011111		0 0 0 0 168	0 1 1 1 1 1 1 0	232	10100111
41 0010000 42 00100001		0 0 0 1 169 0 0 1 0 170	01111111 100000000	233 234	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
43 00100010		0 0 1 1 1 171	10000000	235	10101001
44 00100010. 45 00100011		0 0 1 1 172 0 1 0 0 173	$\begin{array}{c}1 & 0 & 0 & 0 & 0 & 0 & 1\\1 & 0 & 0 & 0 & 0 & 0 & 1 & 0\end{array}$	236 237	1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0
46 00100100		0 1 0 1 1 174	10000010	238	10101011
47 00100101 48 00100110		0 1 1 0 175 0 1 1 0 176	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	239 240	1 0 1 0 1 0 1 1 1 1 0 1 0 1 0 1 0 0 0 0
49 00100110		0 1 1 1 1 177	10000100	240	10101101
50 00100111 51 00101000		1000 178 1000 179	$1 0 0 0 0 1 0 1 \\ 1 0 0 0 0 1 1 0$	242 243	$1 0 1 0 1 1 0 1 \\ 1 0 1 0 1 1 1 0$
52 00101001	116 0101	1 0 0 1 180	10000110	244	10101110
53 00101001 54 00101010	117 0101 118 0101		$1 0 0 0 0 1 1 1 \\ 1 0 0 0 1 0 0 0$	245 246	1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
55 00101011	119 01011	1 0 1 1 183	10001000	247	10110000
56 00101100 57 00101101	120 0101 121 0101		$1 0 0 0 1 0 0 1 \\ 1 0 0 0 1 0 1 0 1 0$	248 249	1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1
58 00101101	122 0101	1 1 1 0 186	10001010	250	10110010
59 00101110 60 00101111		1 1 1 0 187 1 1 1 1 188	$1 0 0 0 1 0 1 1 \\ 1 0 0 0 1 1 0 0$	251 252	$1 0 1 1 0 0 1 0 \\ 1 0 1 1 0 0 1 1$
61 00110000	125 01100	0 0 0 0 189	10001100	253	10110011
62 00110000 63 00110001	126 01100 127 01100		$1 0 0 0 1 1 0 1 \\ 1 0 0 0 1 1 1 0$	254 255	$\begin{array}{c} 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 \end{array}$
	,			233	

truth table, TMS 4305 JC (sheet 2 of 2)

INPUT				INPUT		INDUT	
ADDRESS	0 ₁ 0 ₂ 0 ₃ 0 ₄ 0 ₅ 0 ₆ 0 ₇ 0 ₈	INPUT	0 ₁ 0 ₂ 0 ₃ 0 ₄ 0 ₅ 0 ₆ 0 ₇ 0 ₈	ADDRESS	0 ₁ 0 ₂ 0 ₃ 0 ₄ 0 ₅ 0 ₆ 0 ₇ 0 ₈	INPUT ADDRESS	0 ₁ 0 ₂ 0 ₃ 0 ₄ 0 ₅ 0 ₆ 0 ₇ 0 ₈
256		ADDRESS 320	1 1 0 1 0 1 0 1	384	11101101	448	11111011
257	10110110	321	1 1 0 1 0 1 0 1	385		449	
258	10110110	322	1 1 0 1 0 1 1 0	386	1 1 1 0 1 1 0 1	450	11111011
259	10110111	323	1 1 0 1 0 1 1 0	387	1 1 1 0 1 1 0 1	451	11111100
260	10110111	324	1 1 0 1 0 1 1 1	388	1 1 1 0 1 1 1 0	452	11111100
261 262	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	325 326	1 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	389 390	1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0	453 454	11111100 11111100
263	10111001	327	11011000	391	1 1 1 0 1 1 1 1	455	11111100 11111100
264	10111001	328	1 1 0 1 1 0 0 0	392	1 1 1 0 1 1 1 1	456	1 1 1 1 1 1 0 0
265	10111010	329	1 1 0 1 1 0 0 1	393	1 1 1 0 1 1 1 1	457	1 1 1 1 1 1 0 0
266	10111010	330	1 1 0 1 1 0 0 1	394	1 1 1 0 1 1 1 1	458	1 1 1 1 1 1 0 0
267 268	1 0 1 1 1 0 1 1 1 1 0 1 1 1 1 0 0 0 0 0	331 332	1 1 0 1 1 0 1 0 . 1 1 0 1 1 0 1 0	395 396	$\begin{array}{c} 1 & 1 & 1 & 1 & 0 & 0 & 0 \\ 1 & 1 & 1 & 1 & 0 & 0 & 0 \end{array}$	459 460	11111101 1111101
269	10111100	333	1 1 0 1 1 0 1 0	397	1 1 1 1 0 0 0 0	461	
270	10111101	334	1 1 0 1 1 0 1 1	398	1 1 1 1 0 0 0 1	462	11111101
271	10111101	335	1 1 0 1 1 0 1 1	399	1 1 1 1 0 0 0 1	463	1 1 1 1 1 1 0 1
272	10111110	336	1 1 0 1 1 1 0 0	400	1 1 1 1 0 0 0 1	464	1 1 1 1 1 1 0 1
273 274	$1 0 1 1 1 1 1 0 \\ 1 0 1 1 1 1 1 1 1$	337 338	$\begin{array}{c}1 & 1 & 0 & 1 & 1 & 1 & 0 & 0 \\1 & 1 & 0 & 1 & 1 & 1 & 0 & 0\end{array}$	401 402		465	1 1 1 1 1 1 0 1
275		338	$1 1 0 1 1 1 0 0 \\ 1 1 0 1 1 1 0 1$	402	1 1 1 1 0 0 1 0 1 1 1 1 0 0 1 0	466 467	11111101 11111100
276	1 1 0 0 0 0 0 0	340	1 1 0 1 1 1 0 1	404	1 1 1 1 0 0 1 0	468	
277	1 1 0 0 0 0 0 0	341	1 1 0 1 1 1 1 0	405	1 1 1 1 0 0 1 0	469	1 1 1 1 1 1 1 0
278	1 1 0 0 0 0 0 1	342	1 1 0 1 1 1 1 0	406	1 1 1 1 0 0 1 1	470	iiiiiiio
279 280	1 1 0 0 0 0 0 1 1 1 0 0 0 0 1 0	343 344 ¹	$\begin{array}{c}1 & 1 & 0 & 1 & 1 & 1 & 1 & 0 \\1 & 1 & 0 & 1 & 1 & 1 & 1 & 1\end{array}$	407 408	1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1	471 472	1 1 1 1 1 1 1 0
281	1 1 0 0 0 0 1 0	345		408		472	
282	1 1 0 0 0 0 1 1	346	1 1 1 0 0 0 0 0	410	1 1 1 1 0 1 0 0	474	11111110
283	1 1 0 0 0 0 1 1	347	1 1 1 0 0 0 0 0	411	1 1 1 1 0 1 0 0	475	11111110
284	1 1 0 0 0 1 0 0	348	1 1 1 0 0 0 0 0	412	1 1 1 1 0 1 0 0	476	1111110
285 286	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	349	1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1	413 414	11110100	477	1111111
287	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	350 351	1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1	414	$\begin{array}{c}1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 \\1 & 1 & 1 & 1 & 0 & 1 & 0 & 1\end{array}$	478 479	111111111 11111111
288	1 1 0 0 0 1 1 0	352	1 1 1 0 0 0 1 0	416		480	11111111
289	1 1 0 0 0 1 1 0	353	1 1 1 0 0 0 1 0	417	1 1 1 1 0 1 0 1	481	11111111
290	1 1 0 0 0 1 1 1	354	1 1 1 0 0 0 1 1	418	1 1 1 1 0 1 0 1	482	1111111
291 292	1 1 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0	355 356	1 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1	419 420	1 1 1 1 0 1 1 0 1 1 1 1 0 1 1 C	483 484	111111111111111111111111111111111111
293	1 1 0 0 1 0 0 0	357	1 1 1 0 0 1 0 0	421	1 1 1 1 0 1 1 0	485	
294	1 1 0 0 1 0 0 1	358	1 1 1 0 0 1 0 0	422	1 1 1 1 0 1 1 0	486	11111111
295	1 1 0 0 1 0 0 1	359	11100100	423	1 1 1 1 0 1 1 1	487	1 1 1 1 1 1 1 1
296 297	1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	360	1 1 1 0 0 1 0 1	424	1 1 1 1 0 1 1 1	488	1 1 1 1 1 1 1 1
298	1 1 0 0 1 0 1 0 1 0 1 0 1 1 0 0 1 0 1 0	361 362	1 1 1 0 0 1 0 1 1 1 1 0 0 1 0 1	425 426	1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	489 490	111111111111111111111111111111111111
299	1 1 0 0 1 0 1 1	363	1 1 1 0 0 1 1 0	427	1 1 1 1 0 1 1 1	491	11111111
300	1 1 0 0 1 1 0 0	364	1 1 1 0 0 1 1 0	428	1 1 1 1 1 0 0 0	492	11111111
301	1 1 0 0 1 1 0 0	365	1 1 1 0 0 1 1 0	429	1 1 1 1 1 0 0 0	493	11111111
302 303	$1 1 0 0 1 1 0 1 \\ 1 1 0 0 1 1 0 1$	366 367	1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1	430 431	1 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0	494 495	
304	1 1 0 0 1 1 1 0	368		432	1 1 1 1 1 0 0 0	496	
305	1 1 0 0 1 1 1 0	369	1 1 1 0 1 0 0 0	433	1 1 1 1 1 0 0 1	497	11111111
306	1 1 0 0 1 1 1 1	370	1 1 1 0 1 0 0 0	434	1 1 1 1 1 0 0 1	498	1 1 1 1 1 1 1 1
307	1 1 0 0 1 1 1 1	371	1 1 1 0 1 0 0 0	435	1 1 1 1 1 0 0 1	499	11111111
308 309	$\begin{array}{c}1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 \\1 & 1 & 0 & 1 & 0 & 0 & 0 & 0\end{array}$	372 373	11101001 11101001	436 437		500	
310	1 1 0 1 0 0 0 0	373	11101001 11101001	438	11111001 11111001	501 502	111111111111111111111111111111111111
311	1 1 0 1 0 0 0 1	375	1 1 1 0 1 0 1 0	439	1 1 1 1 1 0 1 0	503	
312	1 1 0 1 0 0 0 1	376	1 1 1 0 1 0 1 0	440	1 1 1 1 1 0 1 0	504	11111111
313	1 1 0 1 0 0 1 0	377	1 1 1 0 1 0 1 0	441	1 1 1 1 1 0 1 0	505	11111111
314 315	1 1 0 1 0 0 1 0 1 0 1 0 1 1 0 1 0 0 1 1 0 1 0 0 1 1 0 0 1 1 0	378 379	1 1 1 0 1 0 1 1 1 1 1 0 1 0 1 1	442 443	1 1 1 1 1 0 1 0 1 0 1 1 1 1 1 1 0 1 0 1	506	
315	1 1 0 1 0 0 1 1	380	1 1 1 0 1 0 1 1 1 1 1 0 1 0 1 1	445	1 1 1 1 1 0 1 0 1 0 1 1 1 1 1 1 0 1 0 1	507 508	
317	1 1 0 1 0 1 0 0	381	1 1 1 0 1 1 0 0	445	1 1 1 1 1 0 1 1	509	
318	1 1 0 1 0 1 0 0	382	1 1 1 0 1 1 0 0	446	1 1 1 1 1 0 1 1	510	11111111
319	1 1 0 1 0 1 0 0	383	1 1 1 0 1 1 0 0	447	1 1 1 1 1 0 1 1	511	1111111

The material herein is believed to be accurate and reliable; however, some parameters specified are derived from evaluation units and may change slightly after full characterization.

138

.

TMS4500JC,TMS4600JC,TMS4700JC 2048-bit high speed static read only memories

preliminary information

FEATURING

- Low threshold technology
- Static operation
- Access time under 60 ns
- Open drain outputs
- Low power dissipation
- 128 words of 16 bits TMS 4500 JC
 - 256 words of 8 bits TMS 4600 JC
- 512 words of 4 bits TMS 4700 JC

description

The TMS 4500 JC, TMS 4600 JC, and TMS 4700 JC series are groups of high-speed read-only-memory integrated circuits constructed on a single monolithic chip with MOS P-channel enhancement-mode transistors. The memory content is specified by the customer and is permanently programmed on the chip during the manufacturing process. Access times typically less than fifty nanoseconds are possible. High speed is obtained by using TTL or equivalent logic for decoding inputs and sensing outputs.

application

The primary function of the TMS 4500 JC, TMS 4600 JC, and TMS 4700 JC ROMS is to provide a fast access time non-destructive readout memory for systems with limited space and low power consumption requirements.

device operation notes

The circuit designer has considerable control over output levels of the device. Output logic 1 levels spanning almost three decades of voltage may be obtained with the proper selection of V_{DD} , V_{in} and R_L . V_{DD} is applied to the device outputs through external load resistors with an ouput voltage swing being developed across the external load. Although output voltage levels may be increased by increasing R_L , propagation time through the device is also increased. The circuit designer must therefore decide what trade-offs will be made with respect to access time and output voltage swing.

The TMS 4500 JC has a 16-lead input section that is capable of decoding 128 valid input address codes. The input section is divided into three subgroups B, C, and D. Sections B and C have four inputs and Section D has eight inputs.

device operation notes (continued)

The TMS 4600 JC has an 18-lead input section that is capable of decoding 256 valid input address codes. The input section is divided into four subgroups, A, B, C, and D. Section A has two inputs. Sections B and C each have four inputs and Section D has eight inputs.

The TMS 4700 JC has a 20-lead input section that is capable of decoding 512 valid input address codes. The input section is divided into four subgroups, A, B, C, and D. Section A has four inputs. Sections B and C each have four inputs and Section D has eight inputs.

Only one input lead in each of the input sections may be at a logic 1 level at any given time. All other inputs must be at a logic 0 level. *The circuit has negative logic inputs and positive logic outputs*.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See Note)	22 V to +0.3 V
Data input voltage V _{in} range (See Note)	-22 V to +0.3 V
Operating free-air temperature T _A range	–25°C to +85°C
Storage temperature T _S range	–55°C to +150°C

NOTE: These voltage values are with respect to $\ensuremath{\mathsf{V}_{\text{SS}}}$.

recommended operating conditions


	CHARACTERISTICS	MIN	NOM	MAX	UNITS
V _{DD}	Supply voltage	-11	-20	-21	v
V _{in(1)}	Voltage required to ensure a logic 1 at any input	-10	-18,5	-21	v
V _{in(0)}	Voltage required to ensure a logic 0 at any input	+0.3	0	-1.0	v
t _r	Input voltage rise time (10% – 90%)	10	20		ns
t _f	Input voltage fall time (90% — 10%)	10	20		ns
RL	Load Resistance	100	250		ß

electrical characteristics, at nominal operating conditions and 25°C


	PARAMETER	TEST CONDITIONS		ТҮР	MAX	UNITS
V _{out(1)}	Logic 1 output voltage developed across R _L WRT V _{DD}	R _L = 250 Ω, V_{DD} = -20 V, $V_{in(1)}$ = -18.5 V	80	100		mV
V _{out(0)}	Logic 0 output voltage developed across R _L WRT V _{DD}	R _L = 250 Ω, V _{DD} = -20 V, V _{in(1)} = -18.5 V		0		mV
t _{a1}	Access time to a 1 level	See Voltage Waveforms		25	50	ns
^t a2	Access time to a 0 level	See Voltage Waveforms	-	30	55	ns
^t off	Turn-off time from a 1 level to a 0	See Voltage Waveforms		30	50	ns
тw	Width of data pulse	RL = 250 Ω, See Voltage Waveforms	110	300		ns
Cout	Output capacitance to ground	Any output lead			8.0	рF
C _{in(A)}	Input capacitance to ground [*]	Any input lead – Section A			12.0	pF
C _{in(B)}	Input capacitance to ground	Any input lead – Section B			14.8	pF
C _{in(C)}	Input capacitance to ground	Any input lead – Section C			16.0	pF
C _{in(d)}	Input capacitance to ground	Any input lead - Section D			22.0	рF

* Section A does not exist in TMS 4500 JC.


voltage waveforms




typical characteristics



system diagram




typical circuits




mechanical data and pin configurations

The TMS 4500 JC is mounted in a 40-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.600-inch centers.



mechanical data and pin configurations (continued)

The TMS 4600 JC and TMS 4700 JC are mounted in a 28-pin hermetically sealed dual-in-line package, consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mounting-hole rows of 0.600-inch centers.



preliminary information

FEATURING:

- Static operation
- 2736-bit capacity
- 37 parallel outputs
- 76 characters of 36 bits
- Optional input resistors
- 600 nsec maximum access time
- Single-ended open-drain output buffers

description

The TMS 4880 JC series is a family of read-only memories manufactured using MOS P-channel enhancement-mode technology. All components in the series contain a 7-bit parallel input character address decoder complete with input inverters. Each input is also provided with an optional 17 k Ω resistor to V_{SS} for internal pull-up. Open-drain output buffers are provided on all the 36 outputs for current mode interfacing. The memory organization and data are permanently stored by programming a single mask.

absolute maximum ratings over operating free-air temperature range

Supply voltage V _{DD} range (See Note 1)	-30 V to +0.3 V
Supply voltage V _{GG} range (See Note 1)	-30 V to +0.3 V
Data input voltage range	-30 V to +0.3 V
Storage temperature range	–55°C to 150°C
Operating free-air temperature range	. $-25^{\circ}C$ to $85^{\circ}C$

NOTE 1. These voltage values are with respect to network substrate terminal (V_{SS}).

logic definition

Negative logic is assumed on the inputs

- a) Logic 1 = most negative voltage
- b) Logic 0 = most positive voltage

recommended operating conditions

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Supply voltage V _{DD}	-12	-14	-16	v
Supply voltage V _{GG}	-24	28	-29	v
Input logic 1	-11	-14	-16	V
Input logic 0	+0.3	0	-3	v

Maximum speed of operation will be obtained when operating at nominal conditions. The design of the unit permits a broad range of operation that allows the user to take advantage of readily available power supplied (e.g., +12 V, 0, -12 V).

electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
۱o	Output Logic 1 current	-14 V applied to output			10	μA
lo	Output Logic 0 current	-14 V applied to output	0.6	0.8		mA
	Access time	$V_{DD} = -14 V$, $V_{GG} = -28 V$		400	600	nsec
	Access time	$V_{DD} = -12 V$, $V_{GG} = -24 V$		600	800	nsec
	Input Leakage Current (Note 1)	-16 V applied to input			1	μA
	Input Current (Note 2)	–14 V applied to input		0.8	1.2	mA
P	Power Dissipation	$V_{DD} = -14 V$, $V_{GG} = -28 V$		300	450	mW

NOTES: 1. Internal resistor not connected.

2. Internal MOS resistor connected with nominal 17 $k\Omega$ value.

mechanical data

Depending on the organization of the memory, two packages may be used. When the desired number of outputs is 30 or fewer, a 40-pin package is used with configuration A as shown in the following table. When 31 to 36 outputs are desired, two 28-pin packages are used in configuration B. The initial coding fee is the same for both of these configurations.

TMS4880JC

static read-only memory for parallel output character generator applications

mechanical data (continued)

	A		В
	TOTAL OUTPUTS		 UTS – 31 TO 36;
	30 OR FEWER;		N PACKAGES
	ONE 40-PIN	FIRST 28-PIN	SECOND 28-PIN
PIN NO.	PACKAGE	PACKAGE	PACKAGE
1	0 ₈	0 ₃₅	0 ₃₆
2	07	O ₃₃	0 ₃₄
3	06	0 ₃₁	0 ₃₂
4	05	0 ₂₉	0 ₃₀
5	04	O ₂₇	O ₂₈
6	0 ₃	0 ₂₅	0 ₂₆
7	02	0 ₂₃	0 ₂₄
8	01	0 ₂₁	0 ₂₂
9		0 ₁₉	0 ₂₀
10	VGG	0 ₁₇	0 ₁₈
11	GND	O ₁₅	0 ₁₆
12	17	0 ₁₃	0 ₁₄
13	1 ₆	0 ₁₁	0 ₁₂
14	1 ₅	09	0 ₁₀
15	14	07	08
16	13	0 ₅	0 ₆
17	12	0 ₃	0 ₄
18	1	0 ₁	0 ₂
19	O ₃₀	V _{DD}	v _{DD}
20	0 ₂₉	V _{GG}	V _{GG}
21	O ₂₉	GND	GND
22	0 ₂₇	17	17
23	0 ₂₆	16	
24	0 ₂₅	15	6 5
25	O ₂₄	14	15 4
26	0 ₂₃	13	13
27	0 ₂₃	12	
28	0 ₂₁	1 ¹ 2	l2
29	O ₂₀	-1	11
30	019		
31	O19 O18		
32	018 017		
33			
33 34	0 ₁₆		
34 35	0 ₁₅		
36	0 ₁₄		
30 37	0 ₁₃		
	0 ₁₂		
38	011		
39 40	0 ₁₀		
40	Og		

PACKAGE PIN CONFIGURATION, TMS 4880 JC


applications

The TMS 4880 JC series is especially suitable for use as a character generator. Configuration A will give 76 characters in a 5×6 format and configuration B will add the bottom row to give 76 characters in a 5×7 format as shown.

ſ	0 ₁	02	03	04	0 ₅	
	06	07	0 ₈	09	010	
	0 ₁₁	0 ₁₂	013	0 ₁₄	0 ₁₅	S CONFIGURATION A
CONFIGURATION B	0 ₁₆	0 ₁₇	0 ₁₈	0 ₁₉	0 ₂₀	
	0 ₂₁	0 ₂₂	0 ₂₃	0 ₂₄	0 ₂₅	
	0 ₂₆	0 ₂₇	0 ₂₈	0 ₂₉	0 ₃₀	
L	0 ₃₁	0 ₃₂	0 ₃₃	0 ₃₄	0 ₃₅	


NOTE: The 36th bit is not generally used for the display but is associated with a cascade (chip enable etc.)

TTL interface



A. RECOMMENDED INTERFACE TO STANDARD TTL

No input resistors are necessary if internal input resistors are specified.



B. DIRECT LOW POWER TTL INTERFACE

custom circuits

The TMS 4880 JC series is programmed during the gate oxide removal stage of manufacturing. Only one mask per unique design need be created and all other processing steps remain the same for all devices. Options available to the customer during programming are:

- Character Format
- Enable Logic Polarity
- Input Resistors

The data to be stored in the memory must be submitted to TI on computer-punched cards.

Information concerning chip organization, type of output buffer, and chip select must be submitted to TI on a standard form.

A SOFTWARE PACKAGE bulletin available from TI describes both documents.


standard circuits

Because certain codes are widely used, TI has created a series of standard devices, which are available off the shelf and for which there is no coding charge. The most widely used standard device is: TMS 4886 JC USASCII CODE (See attached character format).


Organization: 64 Character Storage

25-Bit Character Matrix (5 x 5)


40-Pin Package



TMS4880JC static read-only memory for parallel



Programmable logic arrays represent an economical and efficient way to implement random logic using programmable techniques. By random logic we mean a logic circuit that is not strongly structured, as opposed to such circuits as shift registers, read-only memories, etc. When a random logic circuit is implemented in MOS, a large part of the chip area is used for interconnection between the cells, as can be seen from the pictures below. This area is essentially wasted.



RANDOM LOGIC CHIP

SHIFT REGISTER CHIP

SOME ECONOMICS

A customer who wants to build a random logic circuit can choose any of three ways: use bipolar, relatively low complexity, integrated circuits; use a custom MOS circuit; use a programmable MOS circuit (such as read-only memory or a PLA).


A custom MOS circuit will be designed from scratch. We will take the customer's logic and implement it on a piece of silicon. We will, of course, try to reduce the size of the chip as much as possible, but there will still be a large inactive area for interconnections. With the programmable approach we start with a circuit that is already designed. In order to program the device, we just modify one of our masks, and this is accomplished easily and economically.

PLA STRUCTURE

The PLA structure is extremely simple. Any logic equation can be written as a sum of products or as a product of sums, and that is exactly what has been implemented on the array.

The logic expression is written as a sum of products:

- A first programmable matrix generates the products terms (AND matrix)
- A second programmable matrix generates the sum of products (OR matrix)
- Flip-flops are used in feedback loops to permit implementation of sequential logic.




1) AND Matrix

The role of the AND matrix is to form the product terms of the input terms, and their complements.

The number of product terms has been arrived at by heuristic methods. We have set a limit of 60 product terms for the TMS 2000 JC, and 72 for the TMS 2200 JC.

LOGIC EQUIVALENT OF PLA 'AND' MATRIX


FLIP-FLOP OUTPUT:



2) OR Matrix (Sum of products)


PLA 'OR' MATRIX

LOGIC EQUIVALENT OF PLA 'OR' MATRIX



The AND matrix feeds into the OR matrix. The OR matrix generates sums of product terms. Some of the outputs of the OR matrix are fed to the outside while others are fed back to the first matrix (AND) through flip-flops.

Both matrices are programmable. A product term can be of as many of the inputs and their complements as the designer wants. By this same token a sum of product terms can be of as many of the products as the designer wishes.



LOGIC EQUIVALENT OF PLA ORGANIZATION

3) Feedback Loops, Flip-Flops


In order to implement sequential logic, feedback loops are necessary. These feedback loops must be timed. If we fed back directly the outputs of this second matrix (OR matrix) to the inputs of the first matrix (AND), a race condition could develop. We use one JK master-slave flip-flop per feedback loop to take care of this timing. We are able to reset all these flip-flops to initialize the logic. The designer is free to choose which and how many outputs are fed back to the first matrix.

PLA VERSUS ROM

As we have just seen, a PLA is actually a big Read Only Memory that has been adapted to the implementation of random logic. How does a PLA differ from a ROM and what are the advantages?

1) Combinational Logic

Combinational logic is easily implemented on a read-only memory. The truth table is written in such a way that the outputs are logic functions of the inputs.



The main drawback to this scheme is that everytime an input variable is added, the size of the ROM is doubled. This is because the decode scheme of the read-only memory is exhaustive. All the product terms are generated, and that soon becomes prohibitive. To do what our PLA TMS 2000 JC does through straight read-onlymemory techniques would take 2^{25} words (17 external inputs and 8 inputs from the flip-flops), that is 8,288,608 words of 26 bits (18 external outputs and 8 feedback loops) – or a total capacity of 218,103,808 bits which is a ludicrous size for any read-only memory.

In a PLA we do not generate all the product terms. We have set the limit at 60 product terms for the TMS 2000 JC and to 72 for the TMS 2200 JC. These numbers have been arrived at through heuristic methods and have proven to be sufficiently large. It is not often that an equation is presented with 60 terms, each one being a product of up to 25 variables.

2) Sequential logic

To perform sequential logic with a read-only memory, the outputs must be fed back to the inputs through a gating arrangement.

This is comparatively easy to do but has drawbacks.

- For each feedback loop two package pins are wasted.
- The gating arrangement has to be provided.
- Initialization of the logic is difficult.

In the PLAs the feedback loops are never brought outside, which saves a number of pins. The initialization is easy because JK flip-flops are used.

ROM CONNECTED TO PERFORM SEQUENTIAL LOGIC

CATALOG PLAs

We presently have two catalog PLAs:

TMS 2000 JC 40 pins 17 external inputs 18 outputs 8 flip-flops 60 product terms TMS 2200 JC 28 pins 13 external inputs 10 outputs 10 flip-flops 72 product terms

These devices are produced using silicon nitride technology, which permits easy interface with TTL/DTL.

DESIGN CONSIDERATIONS

1) Logic design

Logic design with PLAs is easy. With the PLA approach the designer writes down the logic equations of each of the outputs in terms of the external inputs and feedback inputs.

Once this is done the programming of the matrices is handled by a computer program. A SOFTWARE PACKAGE bulletin describes in detail the mechanical aspects of the operation.

2) Design efficiency

The PLA is an extremely powerful tool. The designer must be careful to use as fully as possible the capability of the PLAs. To help him do that we have published a SOFTWARE PACKAGE bulletin and application report which includes design considerations. We have found the PLA technique to be extremely efficient from a silicon real-estate point of view.

TMS2000JC, TMS2200JC programmable logic arrays

preliminary information

FEATURING

- Low-threshold MOS/bipolar technology
- Static operation
- Push-pull or single-ended output buffers
- Optional internal MOS pull-up resistor on inputs
- Hermetic ceramic dual-in-line package
- TTL compatible

description

The programmable logic array (PLA) is a device that is programmable by gate oxide mask. It is used to perform sequential and combinational logic.

The TMS 2000 JC and TMS 2200 JC series are groups of programmable logic arrays manufactured using P-channel enhancement-mode, low-threshold MOS and NPN bipolar techniques.

A PLA is a unique combination of master-slave JK flip-flops and static read-only memories on a single MOS/LSI chip. The programmable logic arrays have been designed to permit the implementation of custom random logic with the same low cost and quick turnaround using a read-only memory. Sequential and combinational logic may be implemented in a PLA. The logic is described in the form of Boolean equations, which are converted by TI software routines into the gate oxide mask.

In the TMS 2000 JC seventeen external inputs and the eight flip-flop outputs are combined by a product term generator into 60 product terms. These are then combined by a sum-of-product-terms generator into 16 lines for the 8J and 8K inputs to the 8 JK master-slave flip-flops and into 18 external outputs. The flip-flop operation is controlled by a common reset input and a single clock.

In the TMS 2200 JC thirteen external inputs and the ten flip-flop outputs are combined by a product term generator into 72 product terms. These are then combined by a sum-of-product-terms generator into 20 lines for the 10J and 10K inputs to the 10 JK master-slave flip-flops and into 10 external outputs. The flip-flop operation is controlled by a common reset input and a single clock.


The device inputs have optional internal pull-up resistors for easy interface. The output buffers incorporate bipolar NPN transistors and either push-pull or open-ended buffers may be chosen. These features facilitate interfacing the PLAs in TTL systems.

TMS2000JC, TMS2200JC programmable logic arrays

organization

	TMS 2000 JC	TMS 2200 JC
Number of product terms	60	72
Number of external inputs	17	13
Number of external outputs	18	10
Number of JK flip-flops	8	10

functional diagram of a programmable logic array (TMS 2000 JC)



TMS2000JC, TMS2200JC programmable logic arrays

operation

1) Input

The present external inputs and the previous flip-flop outputs control the state of the internal flip-flops.

2) Internal

Data is entered into the master flip-flop during the positive edge of the clock inputs, while the slave flip-flop is set during the negative edge.

The flip-flops may be reset at anytime by applying a low voltage on the reset input. However, if the reset input is taken high while the clock is high, an indeterminate flip-flop state may result.

3) Output

The external outputs can be a function of the present inputs or the present flip-flop outputs, or a function of both.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See note)	-15 V to +0.3 V
Supply voltage V _{GG} range (See note)	-25 V to +0.3 V
Clock and data input voltage ranges (See note)	-15 V to +0.3 V
Operating free-air temperature range	–25°C to 85°C
Storage temperature range	–55°C to 150°C
Power dissipation	300 mW

NOTE: These voltage values are with respect to $\rm V_{SS}.$

logic definition

Positive logic is assumed

- a) Logic 1 = most positive voltage
- b) Logic 0 = most negative voltage

TMS2000JC, TMS2200JC programmable logic arrays

recommended operating conditions

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Supply voltage V _{DD}	-4.7	-10	-11	v
Supply voltage V _{GG}	-15	-17	-18.5	v
Vin(0) with internal resistor (TTL)	-4	-5	-5.25	v
Vin(1) with internal resistor (TTL)	0	-5	-1.5	v
Vin(0) without internal resistor (MOS)	-4	-5	-11	V
Vin(1) without internal resistor (MOS)	+0.3	-0.5	-1.5	V

NOTE: All voltages are with respect to VSS.

The design of the unit permits a broad range of operations that allows the user to take advantage of readily available power supplies (e.g., +5 V, -5 V, -12 V).

	PARAMETER	TEST CONDITIONS [†]	MIN	NOM	MAX	UNITS
V _{out(1)}	Logical 1 output voltage	R_L = 10 k Ω to V_{DD} (See Note 1)	0	-0.7	-1.0	v
V _{out(0)}	Logical 0 output voltage	R_L = 10 k Ω to V _{SS} (See Note 1)	-8	-9	-10	v
Vout(1)	Logical 1 output voltage	$R_L = 6.8 \text{ k}\Omega$ to V_{GG} (See Note 2)	0	-0.7	-1.0	v
V _{out} (0)	Logical 0 output voltage	$R_L = 6.8 \text{ k}\Omega \text{ to } V_{GG} \text{ (See Note 1)}$	-10	-11	-17	V
lin(0)	Input leakage current	V _{IN} = -10 V (See Note 3)			-1.0	μA
lin(0)	With internal resistor (TTL)		-0.8	-0.9	-1.1	mA
l _{in(1)}	With internal resistor (TTL)		0	-40	-125	μA
R _{in}	Input impedance	V_{IN} = 0 V to -10 V (See Note 4)	5	7	12	kΩ
C _{in}	Input Capacitance	V _{IN} = 0, f = 1 MHz		3	5	pF
IDD	Supply current into VDD terminal			18	25	mA
IGG	Supply current into V_{GG} terminal			1.0	4.0	mA
IGG	Supply current into VGG terminal	See Note 5		15	20	mA

electrical characteristics at nominal operating conditions and 25°C

[†] Unless otherwise noted, $R_L = 10 \text{ k}\Omega$ to V_{SS} .

NOTES: 1. Push-pull output buffers used


- 2. Single-ended output buffer used
- 3. Optional input resistors not used
- 4. Optional input resistors used
- 5. All outputs at logic 1

TMS2000JC, TMS2200JC programmable logic arrays

switching characteristics at nominal operating conditions and 25°C (unless otherwise noted)


PARAMETER		TEST CO	MIN	ТҮР	MAX	UNITS	
^t p(data)	Width of data pulse	C _L = 30 pF,	R _L = 1 MΩ	2.0			μs
^t p(clock)	Width of clock pulse	C _L = 30 pF,	R _L = 1 MΩ	0.5			μs
^t p(reset)	Width of reset pulse	С _L = 30 pF,	R _L = 1 MΩ	0.5			μs
f	Clock repetition rate	C _L = 30 pF,	R _L = 1 MΩ	0		200	kHz
*	Propagation delay time from input to	0 20 - 5	RL = 1 MΩ	0.9	1.1	1.4 (25°C)	μs
^t di	output with no clock	CL = 30 pF,				1.9 (85°C)	μs
.	Propagation delay time from reset	C _I = 30 pF,	RL = 1 MΩ		1.1	1.4 (25°C)	μs
^t dr	input to a change in external output	CL - 30 pF,				1.9 (85°C)	μs
.	Propagation delay time from clock	0 20 - 5	R _L = 1 MΩ	0.9	1.1	1.4 (25°C)	μs
^t df	input to a change in external output	С _Ľ = 30 рF,				2.1 (85°C)	μs
*	Delay time required between data	$C_{1} = 30 pF_{2}$	R _L = 1 MΩ	10			
^t db	input and positive edge of clock	С <u>Г</u> – 30 рг,		1.9			μs
÷.	Input hold time after negative edge	C = 30 pF,	RL = 1 MΩ	0.1			
^t da	of clock	C - 30 pr,		0.1			μs
^t or	Output rise time (single-ended output)	6.8 k Ω to V _{GG}		20	60	200	ns
^t of	Output fall time (single-ended output)	6.8 k Ω to V_{GG}		100	250	350	ns
tor	Output rise time (push-pull output)	С _L = 30 рF,	R _L = 1 MΩ	20	60	200	ns
tof	Output fall time (push-pull output)	C _L = 30 pF,	RL = 1 MΩ	100	200	300	ns

timing diagram



TMS2000JC, TMS2200JC programmable logic arrays

voltage waveforms



TMS2000JC, TMS2200JC programmable logic arrays

mechanical data

The TMS 2000 JC is mounted in a 40-pin hermetically sealed, dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.600-inch centers.

The TMS 2200 JC is mounted in a 28-pin hermetically sealed, dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.600-inch centers.

PIN NO.	FUNCTION	PIN NO.	FUNCTION	PIN NO.	FUNCTION	PIN NO.	FUNCTION
1	V _{DD}	11	0 ₁₀	21	RESET	31	I ₁₀
2	0 ₁	12	0 ₁₁	22	1	32	11
3	0 ₂	13	0 ₁₂	23	I2	33	I12
4	0 ₃	14	0 ₁₃	24	۱ ₃	34	I ₁₃
5	04	15	0 ₁₄	25	14	35	14
6	0 ₅	16	0 ₁₅	26	15	36	¹ 15
7	0 ₆	· 17	0 ₁₆	27	1 ₆	37	116
8	07	18	0 ₁₇	28	I7	38	17
9	0 ₈	19	0 ₁₈	29	1 ₈	39	CLOCK
10	Og	20	v _{ss}	30	١g	40	V _{GG}

package pin configuration - TMS 2000 JC

package pin configuration – TMS 2200 JC

PIN NO.	FUNCTION	PIN NO.	FUNCTION	PIN NO.	FUNCTION	PIN NO.	FUNCTION
1	V _{DD}	8	0 ₆	15	¹ 1	22	18
2	V _{GG}	9	07	16	۱ ₂	23	اوا
3	0 ₁	10	0 ₈	17	I ₃	24	10
4	0 ₂	11	0 ₉	18	14	25	111
5	0 ₃	12	0 ₁₀	19	15	26	¹ 12
6	0 ₄	13	V _{SS}	20	I ₆	27	13
7	0 ₅	14	RESET	21	17	28	CLOCK

interfacing


a) To TTL system

Each external input of the PLA has an optional internal MOS pull-up resistor available for interfacing with TTL. With V_{SS} at +5 volts, this internal resistor serves to pull up a logic 1 from the TTL specified level of 2.4 V to V_{SS} .

TMS2000JC, TMS2200JC programmable logic arrays

interfacing (continued)

The output buffer may be chosen at its programming stage as either push-pull or open-ended. To interface with TTL systems or when the wired-OR capability is required, the open-ended buffer would be used with an external resistor.




INTERFACE CIRCUITS WITH TTL SYSTEMS

b) To MOS systems

For input interfacing from other MOS devices, the internal pull-up resistors are not required.

The output buffer is selected as a push-pull type to provide a high-capacitive drive without the need of an external resistor.



INTERFACING WITHIN MOS SYSTEMS

TMS2000JC, TMS2200JC programmable logic arrays

custom programming

The logic functions performed by the PLA are controlled by programming or coding the product-termsgenerator matrix and the sum-of-product-terms-generator matrix.

The number of different product terms is limited to 60 (TMS 2000 JC) or 72 (TMS 2200 JC).

The logic equations define the sum of product terms. There will be one equation for each output and for each flip-flop input. A computer program is used to implement the logic equations on the chip.

Complete information on programming Texas Instruments MOS/LSI program logic arrays is contained in a PLA SOFTWARE PACKAGE.

The rapid evolution of MOS technology is causing the designer to re-evaluate his ideas on the practicality of MOS memories. Nobody expects MOS memories immediately to replace all magnetic memories, particularly in large main-frame applications. But rather new concepts are emerging which take advantage of the performance and cost benefits of MOS. Data handling systems using MOS random-access memories, and read-write scratch-pad memories are only a few of the more immediate applications of MOS memory technology.

CHARACTERISTICS

MOS RAMs are ideally suited for those applications requiring small to medium-size storage capability, high speeds, and low power dissipation. They can replace core memories used for scratch pads or small computer needs while offering faster access times and a simpler drive circuitry. Their low access times make them attractive in applications where other semiconductor memories were considered, but found unsatisfactory for reasons of cost, power dissipation, or package count.

Random-access memories presently on the market are either static or dynamic.


- STATIC An MOS flip-flop is used to store the information. Clocks are not needed. The data will stay in storage as long as the power is maintained.
- DYNAMIC Clocks are used to maintain the data storage. Memory will be lost if the refresh clock is stopped.

Random-access memories can also be defined as:

- Fully-decoded Memories A binary address determines the location in which the write or read operation is performed.
- Two-Dimensional Decode The address of the word is given by an X-Y select.

For small systems, fully-decoded memories are easier to use. However, the speed of a fully decoded random access memory is about 6 times less than the speed of an off-the-chip bipolar decode X-Y select memory. Besides applications for large systems the same decode section may be used for several MOS chips, making the X-Y select type of RAMs much more appealing for cost, speed, and power dissipation considerations.

random access memories



FEATURES

Whatever type of MOS RAM is considered, the following features are inherent:

- Non Destructive Read Out In an MOS RAM the reading of information does not affect the content stored. So it is not necessary to do a Write after every Read operation as is normal in magnetic memories. This is why the important parameter in an MOS memory is the access time rather than cycle time.
- Speed Speeds of 200 ns with separate decoding, or 1 microsecond with decoding on the chip are typical.
- Power Dissipation Power dissipation is typically one-tenth mW per bit.
- Flexibility MOS memories are available in much smaller sizes then the equivalent core memories. The memory configuration is very flexible and can be altered without appreciably increasing the basic price.
- Environmental Characteristics (temperature range, mechanical, etc.) Semiconductors are able to work in much more rugged environment then cores with much greater reliability.
- Cost MOS Memories are already more economical than magnetic memories cores for small and medium size systems. Mass assembly techniques, such as beam lead MOS devices are being used to manufacture MOS memory systems and to further reduce the cost.

TI DEVICES

TI produces two MOS memory elements:

- TMS 4003 JR 256-bit high-speed random-access memory (with separate decode)
- TMS 4000 JC 128-bit content addressable (associative) memory.

TMS 4003 JC - 256-bit high-speed random-access memory

The TMS 4003 JC is a direct-address memory having 16 X-address and 16 Y-address lines. Any one of the 256 bits in the memory can be selected at a time by driving one X- and one Y-address line in coincidence. Sensing the logical state of the selected bit is achieved by differentially observing two outputs D_0 and D_1 digit lines. These same digit lines are also used to write information into an addressed bit. A block diagram of the TMS 4003 JC is shown below.

No clock signals are required to operate the TMS 4003 JC or retain information. Such a design is referred to as static distinguished from dynamic which requires the continuous application of single or multiple clock signals to function properly.


The memory organization of the TMS 4003 JC is referred to as 256-words-by-1-bit, since an address can only select one bit at a time. Larger memory systems can be constructed using this 256 x 1 memory as a basic cell.

Paralleling address lines can increase word size. For example, if eight memories were connected by tying their respective X- and Y-address lines together, a 256-word by 8-bit memory would be formed. A single X-Y address applied to this system would produce eight separate digital outputs.

The number of words can be increased by paralleling digit lines. For instance, to make a 1024-word by 1-bit memory plane, four 256 x 1 memories are used, resulting in 32 X-address and 32 Y-address lines and a single output consisting of two digit lines.

Memory planes like the one described can be paralleled in the same manner as individual memories. If eight 1024 x 1 planes, for example, had their corresponding X- and Y-address lines connected together, a 1024 x 8 memory system would result. A total of 32 TMS 4003 JC MOS RAMs would be necessary for such a system. Even larger systems are possible, the ultimate size being limited by the drive capabilities of the external address and write circuitry.

random access memories



DESCRIPTIVE BLOCK DIAGRAM OF THE TMS 4003 MOS RAM

TMS 4000 JC - 128-bit content-addressable memory


This device is a 128-bit content addressable memory organized as 16 words of 8 bits.

A content-addressable memory (or CAM, also referred to as associative memory) is a storage medium that can be accessed by searching for data content. To cite a simple example, consider the four-word, four-bits-per-word memory. Suppose our problem is to find all words that contain the data:

The conventional approach to solving this problem is to retrieve word 1 from memory, operate upon word 1's data to see if it matches the criteria, then retrieve word 2, operate upon word 2's data, etc., until all words have been searched. It is obvious that this conventional approach is quite time-consuming. Using the content-addressable memory to be described here, however, all words are simultaneously tested for the condition X10X where X represents the don't care. Associated with each word is an interrogate output which gives an output signal if the data contained in that word matches the information that the memory is being interrogated for. The next step could be to simply count how many of the words matched; or, the next step could be to sequentially "read out" the words which matched so as to find out what data those words held in bits A and D.

random access memories

The concept of a content-addressable memory has been around for many years but has not previously been practical because of cost. However, the performance and economics of MOS integrated circuits now make the concept highly desirable from both technical and cost standpoints. MOS integrated-circuit technology has finally made practical the content-addressable memory.



A content-addressable memory (CAM) is one in which the words it contains can all be matched simultaneously against an argument word and outputs given wherever a true match is obtained. Each word has a Write input which can also be used to interrogate that word for a match. Two bit lines run through each column of cells allowing the word data to be written in. They may also be used for reading the contents of a word or for masking parts of the argument word where a Don't Care state exists.

In the basic CAM cell transistors, Q_1 , Q_2 , Q_9 and Q_{10} comprise a flip-flop for data storage. Q_7 and Q_8 are selection transistors which, when turned ON by the application of a negative voltage to the W line, connect the flip-flop nodes to the B_0 and B_1 bit lines. When the W line is at a 0, Q_7 and Q_8 are OFF isolating the flip-flop from the bit lines. Transistors Q_3 , Q_4 , Q_5 , Q_6 and Q_{11} perform the INTERROGATE logic. For this mode each W lines is grounded through a small resistor and Q_{11} is turned ON. Transistors Q_3 , Q_4 , Q_5 and Q_6 compare the state of the memory cell flip-flop with the voltages externally applied to the bit lines. Thus the Word lines are controls for Write and Read operations but outputs for the Interrogate operation. The Bit lines are inputs for Write and Interrogate but outputs for Read.

TMS4000JC high-speed content-addressable memory

preliminary information

FEATURING

- Static operation
- Nondestructive readout and interrogation
- High-speed operation 250 ns typical system cycle time
- Low standby power dissipation
- Masked write and interrogation capability
- Low threshold technology

description


The TMS 4000 JC is a high-speed content-addressable memory organized as 16 eight-bit words. The entire device is constructed on a single monolithic chip using low-threshold MOS P-channel enhancement-mode transistors. Active-element design permits nondestructive readout and interrogation of memory contents. Bit lines can be wire-OR connected to obtain memory planes greater than 16 words. Word lines can be wire-OR connected to achieve word lengths of greater than eight bits per word. Selection of a given word for reading or writing is accomplished by connecting the selected word line to a negative voltage while holding all other word lines at ground. The common interrogation control 1, when returning to a negative voltage, allows all sixteen words to be interrogated simultaneously.

Memory writing is accomplished by addressing a desired word and bringing the appropriate bit lines to ground while holding the other bit lines at a negative potential. If both bit lines of a selected bit are held at the negative potential, the information in the bit will be unchanged during a writing cycle. Masked writing can therefore be achieved.

Reading each bit content of an addressed word requires sensing differential current between the two bit lines. Both lines should be held near a logic 1.


Interrogation of memory content is accomplished by activating the interrogation command I, bringing bit lines to appropriate voltages, and simultaneously sensing the current in each word line. If both bit lines of a particular bit are held at ground potential during an interrogation cycle, that bit will be excluded from the interrogation. If a word perfectly matches the interrogation information, no current will flow through the word lines. One or more mismatches will cause at least 200 μ A to flow in the word line.

TMS4000JC high-speed content-addressable memory



CONTENT-ADDRESSABLE MEMORY CELL

CONTENT-ADDRESSABLE MEMORY ORGANIZATION



TMS4000JC high-speed content-addressable memory

logic definition

Negative logic is assumed

- a) Logic 1 = most negative voltage
- b) Logic 0 = most positive voltage

OPERATION	INPUT VOLTAGE				OUTPUT SIGNALS		
OPERATION	1	w	B ₀	B ₁	OUTFOT SIGNALS		
Write O	0	1	1	0			
Write 1	0	1	0	1			
Masked Write	0	1	1	1			
Read 0	0	1	1	1	Current in B ₁ (200 μ A minimum)		
Read 1	0	1	1	1	Current in B ₀ (200 μ A minimum)		
Interrogate 0	1	0	· 1	0	Current in W indicates mismatch (200 μ A min.)		
Interrogate 1	1	0	0	1	Current in windicates mismatch (200 μ A min.)		
Masked Interrogate	1	0	0	0	No current in W from this bit		
Standby	0	0	х	х	(Note 1)		

NOTE 1: X = 1 or 0 (don't care)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Voltage at any terminal relative to substrate (GND)	+0.3 V to -14 V
Operating free-air temperature range	–55°C to 85°C
Storage temperature range	–55°C to 150°C

recommended operating conditions

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Supply voltage V _{GG}	-11	-12	-13	v
Supply voltage V _{DD}	-11	-12	-13	v
Supply voltage VII	-27	-3	-13	v
Write time (t _W)	60			ns
Settling time (t _s)	50			ns

TMS4000JC high-speed content-addressable memory

content-addressable memory operational requirements



TMS4000JC high-speed content-addressable memory

electrical characteristics (under nominal operating conditions at 25°C, unless otherwise noted)


	PARAMETER	TEST CO	ONDITIONS	MIN	ТҮР	MAX	UNITS	
		Logic 0 stored	в _о			-10		
	Read-mode sense current	in a bit cell	^B 1	-200	-400		μA	
	head-mode sense current	Logic 1 stored	в _о	-200	400		μ-	
		in a bit cell	^B 1			10		
		Matched				-10		
	Interrogate-mode sense current	One bit mismate	hed	-200	-400		μA	
		All bits (8) misn	natched		-2000	3000		
в	Bit-line leakage current	16 in parallel @	–12 V			10	μA	
۱w	Word-line leakage current	16 in parallel @	—12 V .			10	μΑ	
4	Interrogate line leakage current	At -12 V				100	μA	
I _{DD}	Drain supply current				3.0	5.0	mA	
		One bit mismate	ched	-0.2	-0.4		mA	
111	Interrogation supply current per word	All bits (8) mism	natched		-2.0	-3.0		
		Standby			40	60		
	Total power dissipation	Read or Write				100	mW	
		Interrogation				200		
CB	Bit-line capacitance	V _B = 0 V,	f = 1 MHz	-	13		рF	
с _W	Word-line capacitance	V _W = 0 V,	f = 1 MHz		12		pF	
с _і	Interrogate-line capacitance	V _I = 0 V,	f = 1 MHz		40		pF	

$R_1 = 100 \Omega$ (See CAM operational requirements)

switching characteristics (under nominal operating conditions at 25°C, unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNITS
t _s	Settling time				50	ns
t _{ai}	Interrogate access time			50	80	ns
^t ar	Read access time			30	60	ns

TMS4000JC speed content-addressable memory



typical switching waveforms (read and write)


typical switching waveforms (interrogation)




TMS4000JC high-speed content-addressable memory

Interrogation Current vs Number of Bits Mismatched, And vs V_{II} Supply Voltage

 $(R = 100 \ \Omega, V_{DD} = -12 \ V, V_{GG} = -12 \ V, \text{ Logical } 1 = -12 \ V, T_A = 25^{\circ}\text{C})$





TMS4000JC high-speed content-addressable memory

mechanical data

The TMS 4000 JC is mounted in a 40-pin hermetically sealed, dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mountinghole rows on 0.600-inch centers.

pin configuration

PIN NO.	FUNCTION	PIN NO.	FUNCTION	PIN NO.	FUNCTION	PIN NO.	FUNCTION
1	٥٦	11	w ₈	21	1	31	Wg
2	1 } ^B 6	12	w ₆	22	0 } ^B 3	32	W11
3	٥٦	13	W4	23	1 } B1	33	W ₁₃
4	1 } ^B 8	14	W ₂	24	o∫ [⊳] 1	34	W ₁₅
5	i i	15	V _{GG}	25	V _{DD}	35	NC
6	GND	16	NC	26	NC	36	VII
7	W ₁₆	17	1	27	W ₁	37	$\left. \right\}_{B_2}$
8	W ₁₄	18	o } ^{B5}	28	W3	38	1 ∫ ⁰²
9	W ₁₂	19	1	29	w ₅	39	0 } B4
10	W ₁₀	20	0 B7	30	W7	40	1 ∫ ⁶⁴

FOR MEMORY APPLICATIONS REQUIRING HIGH-SPEED READ/WRITE CAPABILITY

- Nondestructive Readout
- Static Operation
- System Access Time Under 200 ns
- Low Power Dissipation

description


The TMS4003JR is a high-speed random-access memory consisting of 256 cross-coupled flip-flops organized as 256 one-bit words. The entire device is constructed on a single monolithic chip using thick-oxide techniques to produce MOS P-channel enhancement-type transistors. Active-element design permits nondestructive readout, since addressing each bit tends to reinforce its existing state. Digit lines can be wire-OR connected to obtain memory planes greater than 256 words. External decoding circuitry can be used for additional planes to achieve desired word length. Selection of a given bit for reading or writing is accomplished by the coincident addressing of one of 16 X lines and one of 16 Y lines. These two lines are taken to V_{DD} while all other X and Y lines are held at ground.

Memory writing is accomplished by externally addressing the desired cell and bringing the appropriate digit line to ground while holding the other digit line at its nominal V_{DD} potential.

Reading an addressed cell requires sensing a differential current between the two digit lines. Both digit lines should be held near their nominal value of V_{DD} . This causes addressing transistors Q1, Q2, Q3, and Q4 to act as additional load resistors in parallel with standby load resistors Q5 and Q6, (see Figure 1). Depending on the flip-flop state, current will flow in one of the digit lines and not the other.

Maximum speed of the circuit is limited by the propagation delay of the Y address voltage through a series of P-diffused tunnels. The write or read cycle time, including this delay and the TTL address-decode delay, will be under 200 nanoseconds, (see Figure 2).

Power dissipation is typically 0.6 mW per bit when the memory is operated with an 18-volt d-c power supply. Significantly lower average power dissipation may be obtained without sacrifice of system performance by



synchronously or asynchronously pulsing the V_{DD} power supply. This feature is a result of the temporary data storage provided by the gate capacitance of transistors Q7 and Q8.

logic

Logic levels for this memory are defined in terms of standard NEGATIVE LOGIC where:

-16 V to -20 V = LOGICAL 1 +0.3 V to -2 V = LOGICAL 0

OPERATING MODE		LINES OF ED CELL	DIGIT-LINE TERMINALS		
	x	Y	D1	D0	
Read	1	1	1	1	
Write a zero	1	1	1	0	
Write a one	1	1	0	1	

A selected cell has both its X and Y address lines at logical 1. During read and write operations, only one cell should be selected at a time. An unselected cell is a cell which has at least one of its address lines at logical 0.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Voltage at any terminal relative to substrate (GND)	 	+0.3 V to -22 V
Operating free-air temperature range	 	$-55^{\circ}C$ to $85^{\circ}C$
Storage temperature range	 	–55°C to 150°C

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage V _{DD}	-16	-18	-20	V
Write access time, t _{aw} (See Note 1 and Figure 3)	80			ns
Write pulse width, t _{pw} (See Figure 3)	30			ns

NOTE: 1. Write access time is the delay between the application of address voltages at the X and Y inputs and the start of the write pulse. Premature application of the write pulse may cause undesired writing into cells other than the addressed cell.

operating characteristics (unless otherwise noted $T_A = 25^{\circ}C$)

PARAMETER	TEST CONDITIONS		MIN	ТҮР	МАХ	UNIT
	$V_{Xn} = V_{Ym} = V_{in(D0)} = V_{in(D1)} = V_{DD} = -16 V,$	DO	-200	-400		
Read-mode sense current	Logical 0 stored in cell nm	D1		-0.1	-10	
	$V_{Xn} = V_{Ym} = V_{in(D0)} = V_{in(D1)} = V_{DD} = -16 V,$	D0		-0.1	_10	
	Logical 1 stored in cell nm	D1	-200	-400		
	$V_{Xn} = V_{Ym} = V_{in(D0)} = V_{in(D1)} = V_{DD} = -18 V,$	D0	-300	-500		μA
	Logical 0 stored in cell nm	D1		0.1	-10	
	$V_{Xn} = V_{Ym} = V_{in(D0)} = V_{in(D1)} = V_{DD} = -18 V,$	D0		-0.1	-10	
	Logical 1 stored in cell nm	D1	-300	-500		
Address-line current	$V_X \text{ or } V_Y = -20 \text{ V},$				-10	٨
(16 lines in parallel)	V _{in(D0)} = V _{in(D1)} = V _{DD} = 0 V				-10	μA
Total power dissipation	One cell addressed, $V_{DD} = -18 V$	•		150	300	
Total power dissipation	One cell addressed, $V_{DD} = -20 \text{ V}$, $T_A = -55^{\circ}\text{C}$				500	mW

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT	
Capacitance between	$V_{in(D0)} = V_{in(D1)} = 0 V$, f = 140 kHz, $V_X = V_Y = 0 V$ (or one cell addressed), See Note 2	50		
digit-line terminal and substrate	$V_{in(D0)} = V_{in(D1)} = -18 V$, f = 140 kHz, V _X = V _Y = 0 V (or one cell addressed), See Note 2	30	pF	
Capacitance between digit- line terminal and physically adjacent address terminal (D0-to-X2 or D1-to-Y1, see Note 3)	Vin(D0) = Vin(X2) = 0 to -18 V, Vin(D1) = Vin(Y1) = 0 to -18 V, f = 140 kHz, See Note 2	8†	pF	
Capacitance between address terminal and substrate	$V_X = V_Y = 0$ to -18 V, f = 140 kHz, See Note 2	8†	pF	
Capacitance between V _{DD} terminal and substrate	$V_{DD} = V_X = V_Y = 0$ to -18 V, f = 140 kHz, See Note 2	50†	pF	
Read access time, t _{ar} (see Note 4)	See Figure 3, R_L = 51 Ω	30 60	ns	

NOTES: 2. All capacitances are measured with all other elements a-c grounded.

- 3. Typical capacitance between digit-line terminals and all other address lines will be less than that shown for the adjacent address lines.
- 4. Read access time is the delay between the application of address voltages at the X and Y inputs and the availability of differential current between the digit lines.

<code>†These typical values</code> are the average for the voltage range 0 to -18 V.






FIGURE 2 - TYPICAL SYSTEM CYCLE TIME



PARAMETER MEASUREMENT INFORMATION






TYPICAL CHARACTERISTICS


mechanical data and pin configuration

The TMS 4003 JR is mounted in a 40-lead, hermetically sealed, dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is intended for insertion in mounting holes of 0.024 ± 0.002 inch diameter which are spaced 0.600 inch between row centerlines. Typical package weight is 4.2 grams.




TYPICAL APPLICATION DATA

An actual negative supply for V_{DD} is not necessary. The V_{DD} terminal can be returned to system ground with a positive potential equal in magnitude to the voltage specified for V_{DD} applied to device ground (pin 15). This simplifies external circuitry, particularly when using bipolar systems such as TTL. The MOS device ground V_{SS} , is nominally +18 V while the V_{DD} terminal is at system ground. Addressing occurs when one X-address line and one Y-address line are pulled to ground. Unselected address lines should remain at V_{SS} .



TYPICAL APPLICATION DATA (Continued)



CIRCUIT COMPONENTS INFORMATION

Q1 and Q2: 2N3629 Q3 and Q4: 2N3014

FIGURE 7 – BASIC READ/WRITE CIRCUIT LIMITED TO LOW-SPEED OPERATION CIRCUIT COMPONENTS INFORMATION

L1 and L2: 2 1/2 T, No. 30 wire on Ferrite Bead (Allen-Bradley No. T0 135G144A or equivalent) Q1, Q2, Q5, and Q6: 2N3014 Q3 and Q4: 2N3829

180 Ω

R1 and R2: _____

No. of TMS 4003 JR memories

FIGURE 8 - HIGH-SPEED READ/WRITE CIRCUIT

TMS5700JC digital differential analyzer element

preliminary information

description

The TMS 5700 JC is a monolithic, integrated, digital, differential analyzer element designed with MOS P-channel enhancement-mode transistors. Using this device in conjunction with a dual shift-register (such as TMS 3000 LR of 2 x 25 bits, or TMS 3001 LR of 2 x 32 bits) sets up a complete digital differential analyzer integrator of ternary type, designed to perform rectangular integration in a parallel operation set.

The block diagram shows TMS 5700 JC connected to a dual static shift register. Y and R adders are two full adder-subtractors, the carries of which are internally stored in dc flip-flops; hence the internal data are not lost during dc operation. Initial conditions Y_0 and R_0 are loaded in the registers when load input is set to 1, while the sums $Y+\Delta Y$ and $R+Y\Delta X$ are inserted when load input is 0. Two logic circuits are included in the R adder, detecting overflows and underflows of the R register; overflows and underflows are then stored in the dc flip-flops $\Delta Z+$ and $\Delta Z-$, which remain high or low during the entire next word time.

For dc operation, ϕ_1 must be a logic 0 and ϕ_2 must be a logic 1.

The numbers in the shift-registers are in serial form, least significant bit (LSB) first, and sign bit (P_0) last. Negative numbers are in two's complement form. The true length of each Y is chosen by appropriate scaling, i.e., by inserting a single 1 into the scale input at the time of the LSB of that number. Two ways of operating the R adder are possible – biased or unbiased roundoff error. The appropriate R output is connected to the input of the R register.

The DDA integrator can be used to solve differential equations; it can also be used in desk calculators and control systems.


logic definition

Negative logic is assumed

- a) Logic 1 = most negative voltage
- b) Logic 0 = most positive voltage

TMS5700JC digital differential analyzer element

block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V _{DD} range (See Note 1)
Supply voltage V _{GG} range (See Note 1)
Clock and data input voltage ranges (See Note 1)
Operating free-air temperature range \ldots
Storage temperature range

NOTE 1: These voltage values are with respect to network ground terminal (VSS).

TMS5700JC digital differential analyzer element

recommended operating conditions

CHARACTERISTICS	MIN	NOM	MAX	UNITS
Drain power supply V _{DD}	-11	_14	_16	v
Input logic 0	+0.3	0	-2	v
Input logic 1	-11	_14	_16	v
Clock logic 0	+0.3	0	-2	v
Clock logic 1	-26	28	29	V
Input pulse width $\phi_{\sf PW}$	1.2			μs
Clock pulse width $\phi_{\sf PW1}$	1.2		10	μs
Clock pulse width ϕ_{pW2}	0.8			μs
Clock delay	0.8		10	μs
Clock rise and fall time (10% to 90%)			0.1	μs
Clock repetition rate	0		500	kHz


electrical characteristics (at nominal operating conditions and 25°C unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	NOM	MAX	UNITS
^Ι φ(1)	Clock input current	$\phi_1 = 1,$	φ ₂ = 0		2		mA
^Ι φ(2)	Clock input current	$\phi_1 = 1,$	φ ₂ = 1			100	μΑ
V _{out(0)}	Output logic 0	R _L = 10 MΩ,	C _L = 20 pF		-0.5	-1	v
V _{out(1)}	Output logic 1	R _L = 10 MΩ,	CL = 20 pF	-11	-12		V
Zout	Output impedance	V _{SS} (output at I	ogic 0)		2		kΩ
V _{out(1)}	Output voltage logic 1	RL = 20 kΩ		-10	-11		V
V _{out(1)}	Output voltage logic 1	R _L = 10 kΩ		-7.5	-10.5		v
ldd	Power supply current	f = 500 kHz			4		mA
Р	Power dissipation				120	300	mW
C _{in}	Input capacitance				3		pF
C _{clock} (1)	Clock capacitance	φ1	ϕ_1 logic 0		12		pF
C _{clock} (2)	Clock capacitance	¢2	ϕ_2 logic 0		5		pF
	Input leakage current	V _{in} = 20 V				1	μA

switching characteristics (at 25°C and nominal operating conditions unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNITS
T _{pdy}	Propgation delay through Y adder (see timing diagram)		350		ns
	Propagation delay through Y and R adders in series (see timing diagram)		800	1150	ns

TMS5700JC digital differential analyzer element



timing diagram

mechanical data


The TMS 5700 JC is mounted in a 24-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.600-inch centers.

pin configuration

NO.	FUNCTION	NO	FUNCTION
NO.	FUNCTION	NO.	FUNCTION
1	YΔX input (YΔX)	13	No connection
2	Y adder output (Y _{out)}	14	Clock (φ ₂)
3	Ground (V _{SS})	15	Clock (ϕ_1)
4	Initial conditions input (Y ₀)	16	Underflow output (ΔZ_{-})
5	Initial conditions load input (LOAD)	17	Initial conditions input (R _o)
6	Yadder input (Y _{in})	18	Biased R adder output (Biased R _{out})
7	Scale input (Scale)	19	Unbiased R adder output (Unbiased R _{out})
8	Y adder subtract input (Δ Y_)	20	No connection
9	Y adder add input (ΔY_+)	21	Drain voltage (V _{DD})
10	Sign bit clock (P _o)	22	Radderinput (R _{IN})
11	Overflow output (∆Z+)	23	R adder subtract input (ΔX_{-})
12	No connection	24	R adder Add input (ΔX_+)

TMS5700JC digital differential analyzer element

logical diagram



preliminary information

DESIGNED FOR HIGH-SPEED MULTIPLEXING APPLICATIONS


- Dual-in-line package
- R_{DS(ON)} = 200 Ω

description

The TMS 6000 JR analog switch is a P-channel enhancement mode MOS monolithic integrated circuit. It consists of 10 MOS transistors having all 10 sources interconnected.

A gate input impedance greater than 10¹⁰ ohms coupled with low-source-off current, zero inherent offset voltage, and low on-state resistance ideally suits these switches for time-division multiplexing of analog and digital signals.

schematic and pin configuration



absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Drain-source voltage																				-30 V
Gate-source voltage			•			•						•					•			-30 V
Gate-drain voltage										•						•				-30 V
Drain current										•			•		•					—50 mA
Operating free-air temperature range	•	•	•	•	•											•	-	-55	5° (C to 85°C
Storage temperature range	•	•	•			•	•		•	•	•			•			{	55°	С	to 150°C

electrical characteristics at 25°C free-air temperature

	PARAMETER	TEST C	ONDITIONS	MIN	ТҮР	MAX	UNIT
V _(BR) DSS	Drain-source breakdown voltage	I _D = -10 μA,	V _{GS} = 0 V	30			V
V(BR)GSS	Gate-source breakdown voltage	l _G = −10 μA,	V _{DS} = 0 V	-30			V
V _{(BR)SDS}	Source-drain breakdown voltage	I _S = −10 μA,	V _{GD} = 0 V	-30			v
IGSSF	Gate-terminal forward current	V _{GS} =20 V,	V _{DS} = 0 V		0.05	-1	nA
DSS	Zero-gate-voltage drain current	V _{DS} = -20 V,	V _{GS} = 0 V			-3	nA
I _{SDS}	Zero-gate-voltage source current	V _{SD} =20 V,	V _{GD} = 0			-6	nA
V _{GS(th)}	Gate-source threshold voltage	V _{DS} = 0 V,	Ι _D =10 μΑ	-2.5	-4	6	v
^r DS(on)	Static-drain-source on-state resistance	V _{GS} =	I _D = -100 μA		140	200	Ω
Y _{fs}	Small-signal common-source forward transadmittance	V _{DS} =	V _{GS} = -10 V,		3		mmho
C _(in)	Input capacitance (See Note 1)	V _{DS} =5 V,	V _{GS} = 0 V		4	7	pF
C _(out)	Output capacitance (See Note 2)	V _{SD} =5 V, f = 1 MHz	V _{GS} = -5 V,		13	20	pF
C _{gs}	Gate-source capacitance (See Note 3)	V _{DS} = 0 V, f = 1 MHz	V _{GS} = 0 V,		3	4.5	pF
C _{gd}	Gate-drain capacitance (See Note 3)	V _{DS} = 0 V, f = 1 MHz	V _{GS} = 0 V		2	3	pF
^t d(on)	Turn on delay time	See Switching Cir	cuit		22	33	ns

NOTES: 1. C(in) is the capacitance between the drain terminal and all other terminals of the transistor under test.


2. C(out) is the capacitance between the source terminal and all other terminals of the transistor under test.

3. Cgs and Cgd measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The drain and substrate, respectively, are connected to the guard terminal of the bridge.

chanical data

The TMS 6000 JR is mounted in a 24-pin hermetically sealed dual-in-line package consisting of gold-plated metal, ceramic sandwich body, and gold-plated leads. The package is designed for insertion in mounting-hole rows of 0.600-inch centers.


tching characteristics



PARAMETER MEASUREMENT INFORMATION


ES: A. The input waveform is supplied by a generator with the following characteristics: $t_r \le 10$ ns, $Z_{out} = 50 \Omega$.

B. Waveforms are monitored on an oscilloscope with the following characteristics: $t_r \leq 10 \text{ ns}$, $R_{in} \geq 10 \text{ M}\Omega$, C_L includes oscilloscope input capacitance plus stray capacitance.



TYPICAL CHARACTERISTICS

TYPICAL APPLICATION DATA



DIRECT-DOUPLED MULTIPLEXER ADDRESSED FROM SERIES 54/74 TTL

TYPICAL APPLICATION DATA (Continued)

In the above circuit, each input is sequentially connected through an MOS switch to an output circuit represented by load resistance R_L . A Series 54/74 TTL counter and decimal decoder are used to obtain sequential driving from a single clock.

An interface circuit using a p-n-p transistor translates TTL output voltage levels to those required by the MOS switch. In this circuit, +5 volts is used to turn the switch off, -20 volts is used to turn it on. Because the transistor saturates, a storage time exists which delays turn-off. This delay (about 150 to 300 ns) is used in the interface circuit shown to allow the previous MOS switch to turn off completely before the next one turns on. Clock frequency, f_{clock} , is limited by interface circuit storage and fall times to about 250 kHz before these times become an appreciable fraction of a clock cycle.

The substrate is biased at +12 V to allow the drains and sources of the MOS switches to go positive without forward-biasing the drain-substrate and source-substrate diffused diodes. Only leakage current flows into the substrate, so the simple R-C filter shown is sufficient to prevent noise from the +12 volt supply from interfering with switch operation.

TM S6002JR six-channel analog switch

preliminary information

DESIGNED FOR HIGH-SPEED MULTIPLEXING APPLICATIONS


- Dual-in-line package
- $R_{DS(on)}$ · · · 200 Ω maximum

description

The TMS 6002 JR analog switch is a P-channel enhancement-mode MOS monolithic integrated circuit, utilizing thick-oxide technology. This general-purpose device consists of six MOS transistors having all six gates interconnected. The common gate is protected by a diode circuit and must be switched by an external driver. The analog switch is packaged in 16-pin dual-in-line ceramic package.

A gate input impedance greater than 10¹⁰ ohms, coupled with low source-cutoff current, zero inherent offset voltage, and low on-state resistance makes this switch ideally suited for time-division multiplexing of analog and digital signals.

schematic and pin configuration



TM S6002JR six-channel analog switch

absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)[†]

Drain-source voltage		•		•			. –30 V
Forward gate-source voltage (See Note 1)		•		•		•	. –30 V
Gate-drain voltage			•				. –30 V
Drain current				•			—50 mA
Gate-terminal reverse current (forward direction for zener clamp)							0.1 mA
Continuous dissipation at (or below) 25°C free-air temperature (see Note 2)						•	500 mW
Operating free-air temperature range	•			•	-	-55	°C to 85°C
Storage temperature range	•	•	•	•	{	55°(C to 150°C

NOTES: 1. Forward gate-source voltage is of such polarity that an increase in its magnitude above a threshold level causes the channel resistance to decrease.

2. Derate linearly to 85° C free-air temperature at the rate of 8.3 mW/°C.

electrical characteristics at 25°C free-air temperature

	PARAMETER	TEST CO	NDITIONS [†]	MIN	ТҮР	МАХ	UNIT
V _{(BR)DSS}	Drain-source breakdown voltage	l _D = -10 μA,	V _{GS} = 0	-30			v
V _{(BR)GSS}	Gate-source breakdown voltage	l _G = −10 μA,	V _{DS} = 0	30			v
V _{(BR)SDS}	Source-drain breakdown voltage	I _S 10 μA,	V _{GD} = 0	30			v
IGSSF	Gate-terminal forward current 6 gates	V _{GS} =20 V,	V _{DS} = 0		0.3	6.0	nA
IDSS	Zero-gate-voltage drain current	V _{DS} = -20 V,	V _{GS} = 0			3.0	nA
ISDS	Zero-gate-voltage source current	V _{SD} = -20 V,	V _{GS} = 0			6.0	nA
V _{GS(th)}	Gate-source threshold voltage	V _{DG} = 0,	I _D =10 μA	-2.5	-4	-6	v
R _{DS(on)}	Static drain-source on-state resistance	V _{GS} =20 V,	I _D = -100 μA		140	200	Ω
ly _{fs}	Small-signal common gate forward transfer admittance	V _{DS} = -10 V, f = 1 kHz	$V_{GS} = -10 V,$		3		mmho
C _(in)	Input capacitance (See Note 3)	V _{DS} =5 V, f = 1 MHz	V _{GS} = 0,		4	7	pF
C _(out)	Output capacitance (See Note 4)	V _{SD} =5 V, f = 1 MHz	V _{GS} = -5 V,		4	7	pF
Cgs	Gate-source capacitance (See Note 5)	V _{DS} = 0, f = 1 MHz	V _{GS} = 0,		3	4.5	pF
C _{gd}	Gate-drain capacitance (See Note 5)	V _{DS} = 0,	V _{GS} = 0,		2	3	pF
^t don	Turn on delay time	See Switching C	Circuit		50	75	ns

NOTES: 3. C(in) is the capacitance between the drain terminal and all other terminals of the transistor under test.

4. C(out) is the capacitance between the source terminal and all other terminals of the transistor under test.


5. C_{gs} and C_{gd} measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The drain and substrate or the source and substrate, respectively, are connected to the guard terminal of the bridge.

[†] The body (substrate) terminal is grounded to the reference terminal unless otherwise noted.

TMS6002JR

six-channel analog switch


switching characteristics



PARAMETER MEASUREMENT INFORMATION

NOTES: A. The input waveform is supplied by a generator with the following characteristics: $t_r \le 10$ ns, $Z_{out} = 50 \Omega$.

B. Waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 10$ ns, $R_{in} \ge 10 M\Omega$. C_L includes oscilloscope input capacitance plus stray capacitance.



TYPICAL CHARACTERISTICS

mechanical data

The TMS 6002 JR is mounted in a 16-pin hermetically sealed dual-in-line package consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.300-inch centers.

TMS6005JR, TMS6009JR six-channel analog switches

DESIGNED FOR HIGH-SPEED MULTIPLEXING APPLICATIONS

• Dual-in-Line Package


r_{DS(on)} . . . 200 Ω Max

description

The TMS6005JR and TMS6009JR analog switches are P-channel enhancement-mode MOS monolithic integrated circuits utilizing thick-oxide technology. Each consists of six MOS transistors having all six sources interconnected. The gate of each MOS device is protected by a diode circuit and must be switched by an external driver. The analog switches are packaged in 16-pin dual-in-line ceramic packages.

The TMS6009JR is intended for applications requiring extremely low leakage currents. The TMS6005JR is a general-purpose device.


A gate input impedance greater than 10^{10} ohms coupled with low source cutoff current, zero inherent offset voltage, and low on-state resistance makes these switches ideally suited for time-division multiplexing of analog and digital signals.



NC-No internal connection

mechanical data

The TMS6005JR and TMS6009JR are mounted in 16-pin hermetically sealed dual-in-line packages each consisting of a ceramic base, gold-plated cap, and gold-plated leads. The package is designed for insertion in mounting-hole rows on 0.300-inch centers.



TMS6005JR, TMS6009JR six-channel analog switches

absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)[†]

Drain-source voltage	30 V
Forward gate-source voltage (see Note 1)	30 V
Gate-drain voltage	30 V
Drain current) mA
Gate-terminal reverse current (forward direction for zener clamp)	mΑ
Continuous dissipation at (or below) 25°C free-air temperature (see Note 2)	mW
Operating free-air temperature range	
Storage temperature range	50°C

NOTES: 1. Forward gate-source voltage is of such polarity that an increase in its magnitude above a threshold level causes the channel resistance to decrease.

2. Derate linearly to 85° C free-air temperature at the rate of 8.3 mW/ $^{\circ}$ C.

electrical characteristics at 25°C free-air temperature

		TEST CON	DITIONS	Т	MS6005	jR	TN	UNIT		
	PARAMETER	TEST CON	DITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
V(BR)DSS	Drain-source breakdown voltage	$I_{D} = -10 \mu A$,	V _{GS} = 0	-30			-30			V
V(BR)GSS	Gate-source breakdown voltage	$I_{G} = -10 \ \mu A$,	V _{DS} = 0	-30			-30			V
V(BR)SDS	Source-drain breakdown voltage	$I_{S} = -10 \mu A$,	V _{GD} = 0	-30			-30			v v
IGSSF	Gate-terminal forward current	$V_{GS} = -20 V$,	V _{DS} = 0			5		-0.05	-1	nA
IDSS	Zero-gate-voltage drain current	$V_{DS} = -20 V$,	V _{GS} = 0			-10			-3	nA
ISDS	Zero-gate-voltage source current (total for six switches)	V _{SD} = -20 V,	V _{GD} = 0			-30			-6	nA
V _{GS(th)}	Gate-source threshold voltage	V _{DG} = 0,	I _D =10 μA	-2.5	-4	-6	-2.5	-4	-6	V
^r DS(on)	Static drain-source on-state resistance	$V_{GS} = -20 V$,	$I_{D} = -100 \mu A$		140	200		140	200	Ω
y _{fs}	Small-signal common-source forward transfer admittance	V _{DS} = -10 V, f = 1 kHz	$V_{GS} = -10 V$,		3			3		mmho
C _(in)	Input capacitance (see Note 3)	V _{DS} = -5 V, f = 1 MHz	$V_{G} = V_{S} = V_{SS}$		4	7		4	7	pF
C _(out)	Output capacitance (see Note 4)	V _{SD} = -5 V, f = 1 MHz	V _G = V _S = V _{SS}		13	20		13	20,	pF
Cgs	Gate-source capacitance (see Note 5)	V _{DS} = 0, f = 1 MHz	V _{GS} = 0,		3	4.5		3	4.5	pF
C _{gd}	Gate-drain capacitance (see Note 5)	V _{DS} = 0, f = 1 MHz	V _{GS} = 0,		2	3		2	3	рF
ton	Turn-on time	See Figure 1			50	75		50	75	ns

NOTES: 3. C(in) is the capacitance between the drain terminal and all other terminals of the transistor under test.

4. C(out) is the capacitance between the source terminal and all other terminals of the transistor under test.


5. Cgs and Cgd measurements employ a three-terminal capacitance bridge incorporating a guard circuit. The drain and substrate or the source and substrate, respectively, are connected to the guard terminal of the bridge.

 † The body (substrate) terminal is grounded to the reference terminal unless otherwise noted.

TMS6005JR, TMS6009JR six-channel analog switches

PARAMETER MEASUREMENT INFORMATION

switching characteristics




TEST CIRCUIT

VOLTAGE WAVEFORMS


NOTES: A. The input waveform is supplied by a generator with the following characteristics: t_r ≤ 10 ns, Z_{out} = 50 Ω.
 B. Waveforms are monitored on an oscilloscope with the following characteristics: t_r ≤ 10 ns, R_{in} ≥ 10 MΩ. C_L includes oscilloscope input capacitance plus stray capacitance.

FIGURE 1



TYPICAL CHARACTERISTICS

TMS6005JR, TMS6009JR six-channel analog switches



TYPICAL APPLICATION DATA

In the above circuit, each input is sequentially connected through an MOS switch to an output circuit represented by load resistance R_L. A Series 54/74 TTL counter and decimal decoder are used to obtain sequential driving from a single clock.

An interface circuit using a p-n-p transistor translates TTL output voltage levels to those required by the MOS switch. In this circuit, +5 volts is used to turn the switch off, -20 volts is used to turn it on. Because the transistor saturates, a storage time exists which delays turn-off. This delay (about 150 to 300 ns) is used in the interface circuit shown to allow the previous MOS switch to turn off completely before the next one turns on. Clock frequency, f_{clock}, is limited by interface circuit storage and fall times to about 250 kHz before these times become an appreciable fraction of a clock cycle.

The substrate is biased at +5 volts to allow the drains and sources of the MOS switches to go positive without forward-biasing the drain-substrate and source-substrate diffused diodes. Only leakage current flows into the substrate, so the simple R-C filter shown is sufficient to prevent noise from the +5-volt supply from interfering with switch operation.

TMS3802LS six-stage frequency divider

preliminary information

description

The TMS 3802 LS consists of six edge-triggered flip-flops with output buffers, and is particularly well suited for tone generation in electronic organs. The entire device is constructed on a single monolithic chip, using thick-oxide techniques and MOS P-channel enhancement-mode transistors.

operation

Four of the six flip-flops are connected in series to provide frequency division by 2, 4, 8 and 16, and the other two are connected in series to provide frequency division by 2 and 4.


The circuit can be driven from any wave form if rise-time is not greater than 10 microseconds.

8 9 6 7 ó C С С 3 0 FF FF FF FF INPUTS 4 O V_{DD} 10 5 GND 0 FF FF в OUTPUTS

functional diagram

TMS3802LS six-stage frequency divider

packaging



NOTES: 1. All dimensions in inches.

2. Pin 5 is in electrical contact with the case.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	Supply voltage V _{DD} range (See Note 3)	•									•	•	. -30 V to 0.3 V
	Data input voltage ranges (See Note 3)			•									. -30 V to 0.3 V
	Operating free-air temperature range .					•							−10°C to +55°C
	Storage temperature range				•								-55° C to $+100^{\circ}$ C
re	3 These voltage values are with respect to petwork a	rou	nd ·	torn	nins								

NOTE 3. These voltage values are with respect to network ground terminal.

recommended operating conditions

CHARACTERISTICS	MIN	ТҮР	МАХ	UNITS
Supply voltage V _{DD}	-26	-28	-29	v
Rise-time of input pulses (See voltage waveforms)			10	μsec
Fall-time of input pulses (See voltage waveforms)			10	μsec
Frequency-input pulses (Charge 10 k Ω , 10 pF to ground)	dc		100	kHz

electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)


	CHARACTERISTICS	TEST CONDITIONS	MIN	ТҮР	MAX	UNITS
Vin(1)	Logical 1 input voltage		-9			v
Vin(0)	Logical O output voltage				-2.5	v
V _{out(1)}	Logical 1 output voltage	R load = 10 k Ω	-10	-13.5		v
V _{out} (0)	Logical O output voltage	l load = 1.5 mA		-1	-2	v
IDD	Supply current into V _{DD} terminal	V _{DD} =28 V				mA

TMS3802LS six-stage frequency divider

switching characteristics $T_{\mbox{A}}$ = +25°C, $~R_{\mbox{L}}$ = 10 $k\Omega$, $~C_{\mbox{L}}$ = 20 pF

	PARAMETER						
^t pd	Propagation delay time from input voltage to divide-by-two output	450	nsec				
^t pd	Propagation delay time from input voltage to divide-by-16 output	1	μsec				
^t pd	Propagation delay time from input voltage to divide-by-64 output	1.65	μsec				

timing diagram



custom mos/lsi

CUSTOM MOS/LSI

MOS/LSI is very well suited for custom design:

High level of integration

Two dimensional design

lower cost easy simulation fast turnaround times

lower package count

Simple process

high reliability low cost

To respond to the large demand for MOS/LSI custom subsystems TI has geared its operations to handle hundreds of custom designs each year.

The level of complexity of MOS/LSI subsystems design is very high. Circuit designs are assisted by other specialists. A typical team approach to multichip system design will consist of


- Systems Engineers
- Circuit Designers
- Software Specialists
- Test and Reliability Engineers

In order to optimize design and minimize cost many computer programs have been developed. In a typical MOS/LSI multichip design the following computer aided design will be used to optimize the design:

- Subsystem simulation
- Circuit analysis
- Circuit simulation
- Automatic placement and routing (mask design)
- Manually assisted placement and routing (CRT implementation of mask design)
- Computer drawing
- Mask cutting
- Test pattern generation and grading

TI's involvement in custom MOS/LSI is complete. The TI-customer interface is very flexible. Inputs may range from general requirements ("Black Box" specifications) to finished working glass photo masks. Experience has shown that the best interface point is with partitioned logic diagrams; however, TI can also partition your logic diagrams or convert TTL/DTL implemented logic to MOS/LSI.

custom mos/lsi



For more information on custom MOS/LSI design please contact the nearest TI sales office (see back cover).

207

TI Microlibrary Books for Creative Circuit Designers






Source: Order from McGraw-Hill Book Company, either through a bookstore or by writing (with your name, address, company, and position) to:

> McGraw Hill Book Company P.O. Box 400 Highstown, N. J. 08520

Mail Order Terms: Ten days' examination on approval. If you remit price plus local tax with your order, McGraw-Hill pays the delivery cost. Otherwise, when book arrives you are billed for delivery cost in addition to the price and local tax, and payment or returned book is due at end of ten-day free approval period.



TRANSISTOR CIRCUIT DESIGN

523 Pages • 526 Illustrations • Shipping Weight 3-lb 4 oz • \$16.50

FIELD-EFFECT TRANSISTORS • L. J. SEVIN

138 Pages • 173 Illustrations • Shipping Weight 1-lb 10-oz • \$10.00

MOSFET IN CIRCUIT DESIGN • ROBERT H. CRAWFORD

136 Pages • 100 Illustrations • Shipping Weight 1-lb 10-oz • \$11.00

CIRCUIT DESIGN FOR AUDIO, AM/FM AND TV

352 Pages • 145 Illustrations • Shipping Weight 2-lb 8-oz • \$14.50

SILICON SEMICONDUCTOR TECHNOLOGY • W. R. RUNYAN

256 Pages • 301 Illustrations • Shipping Weight 2-lb 9-oz • \$16.50

DESIGN AND APPLICATION OF TRANSISTOR SWITCHING CIRCUITS • LOUIS DELHOM

278 Pages • 315 Illustrations • Shipping Weight 2-lb • \$14.50

SOLID STATE COMMUNICATIONS

366 Pages • 417 Illustrations • Shipping Weight 2-lb 9-oz • \$13.75

SOLID STATE ELECTRONICS • ROBERT G. HIBBERD

170 Pages • 90 Illustrations • Shipping Weight 1-lb 12-oz • \$9.50

INTEGRATED CIRCUITS: A BASIC COURSE FOR ENGINEH AND TECHNICIANS • ROBERT G. HIBBERD 170 Pages • 133 Illustrations •

Shipping Weight 1-lb 10 oz • \$9.95

TI authorized distributors

ALABAMA

ACK Semiconductors Inc. 3101 Fourth Ave. South/(205) 322-0588 Birmingham, Alabama 35233

Electronic Wholesalers, Inc. 2310 Bob Wallace Avenue, S.W. (205) 534-2461 Huntsville, Alabama 35805

ARIZONA Kierulff Electronics, Inc. 2633 East Buckeye Road Phoenix, Arizona 85034 (602) 273-7331 R. V. Weatherford Company

1917 North 25 Drive/(602) 272-7144 Carson Industrial Center Phoenix, Arizona

CALIFORNIA

Kierulff Electronics, Inc. 3969 E. Bayshore/(415) 968-6292 Palo Alto, California 94303 Milo of California

2060 India St./(714) 232-8951 San Diego, California 92101 Radio Products Sales, Inc.

1501 S. Hill St./(213) 748-1271 Los Angeles, California 90015

R. \... Weatherford Company 1550 Babbitt Avenue (714) 532-6741 Anaheim, California 92805

6921 San Fernando Rd./(213) 849-3451 Glendale, California 91201 3240 Hillview Drive

Stanford Industrial Park (415) 321-5373 Palo Alto, California 94304

1095 East 3rd Street (714) 623-1261/(213) 966-8461 Pomona, California 91766

TI Supply Company 5200 W. 104th St./(213) 776-4490 Los Angeles, California 90045

TI Supply Company 755 North Pastoria/(408) 732-5555 Sunnyvale, California 94086

COLORADO TI Supply Company 2186 S. Holly/(303) 757-7671 Denver, Colorado 80222

CONNECTICUT Demambro Electronics 437 Boston Post Rd./(203) 878-6521 Milford, Connecticut 06460

FLORIDA Electronic Wholesalers, Inc. 345 Graham Ave./(305) 841-1550 Orlando, Florida 32814

4035 North 29th Ave./(305) 923-8181 Hollywood, Florida 33020

ILLINOIS Allied Electronics Corporation 2400 W. Wash, Blvd./(312) 829-9100 Chicago, Illinois 60612

Klaus Radio and Elect. (TI Resistors Only) 8400 N. Pioneer Parkway/(309) 691-4840 Peoria, Illinois 61614

Merquip Electronics, Inc. 7701 No. Austin Ave./(312) 965-7500 Skokie, Illinois 60076

Newark Electronics Corp. 500 N. Pulaski Road/(312) 638-4411 Chicago, Illinois 60624

Ohmtronics Electronics (Senistors[®] and Resistors Only) 649 Vermont/(312) 359-5500 Palentine, Illinois 60067

TI Supply Company 2420 E. Oakton/(312) 593-7660 Arlington Heights, Illinois 60005 INDIANA Ra-Dis-Co 814 North Senate Avenue (317) 637-5571 Indianapolis, Indiana 46206

IOWA DEECO, Inc. 2500 16th Avenue S.W./(319) 365-7551 Cedar Rapids, Iowa 52406

KANSAS TI Supply Company 1215 N. Westview/(316) 788-1714 Derby, Kansas 67037

MARYLAND Electronic Wholesalers Inc, 16021 Industrial Drive/(301) 948-0110 Gaithersburg, Maryland 20760

Milgray/Washington 5405 Lafayette Place/(202) 864-1111 Hyattsville, Maryland 20781

MASSACHUSETTS

Demambro Electronics 1095 Commonwealth Ave. (617) 787-1200 Boston, Mæssachusetts 02215

Electrical Supply Corp.

(TI Resistors Only) 205 Alewife Brook Parkway/(617) 491-3300 Cambridge, Massachusetts 02138 TI Supply Company

480 Neponset Road/(617) 828-5020 Canton, Massachusetts 02021

Lafayette Industrial Electronics 1400 Worcester Rd./(617) 969-6100 Natick, Massachusetts 01760

Milgray/New England Inc. 75 Terrace Hall Avenue/(617) 272-6800 Burlington, Massachusetts 02021

MICHIGAN Newark-Detroit Electronics, Inc. 20700 Hubbell Ave./(313) 548-0250 Detroit, Michigan 48237

Newark-Industrial Electronics Corp. 2114 So. Division/(616) 452-1411 Grand Rapids, Michigan 49507

MINNESOTA Stark Electronic Supply Co. 112 Third Avenue N/(612) 332-1325 Minneapolis, Minnesota 55401

MISSOURI TI Supply Company 2916 Holmes Street/(816) 753-4750 Kansas City, Missouri 64109 Electronic Components for Industry 2605 South Hanley Rd./(314) 647-5505

St. Louis, Missouri 63144

NEW JERSEY Eastern Radio Corp. (TI Resistors Only) 312 Clifton Ave./(201) 471-6600 Clifton, N. J. 07015 General Radio Supply Company, Inc. 212 North 6th/(609) 964-8560 Camden, New Jersey 08102 TI Supply Company 201 Created Ave./(2011) 202 C(000

301 Central Ave./(201) 382-6400 Clark, N. J. 07066

NEW MEXICO

Kierulff Electronics, Inc. 2524 Baylor Dr. S.E./(505) 247-1055 Albuquerque, New Mexico 87108

NEW YORK

Arrow Electronics, Inc. 900 Broad Hollow Rd./(510) 224-6494 Farmingdale, N. Y. 11735 Genessee Radio & Parts Co., Inc. 2550 Delaware Ave./(716) 873-9661 Buffalo, New York 14216

L&S Electronics Inc. (TI Resistors Only) 145 E. Merrick Rd./(516) 561-2474 Valley Stream, New York 11580

Lafayette Industrial Electronics 165-08 Liberty Ave./(212) 658-5050 Jamaica, New York 11431

Milgray/New York 191 Hanse Ave./(212) 989-1600 New York, New York 11520

Rochester Radio Supply Co., Inc. 140 W. Main St./(716) 454-7800 Rochester, New York 14614 TI Supply Company

4 Neveda Dr./(516) 488-3300 New Hyde Park, L. I., N. Y. 11040

NORTH CAROLINA Electronic Wholesalers, Inc. 938 Burke St./(919) 725-8711 Winston-Salem, North Carolina 27101

оню

Arrow Electronics, Inc. 23945 Mercantile/(216) 464-2000 Cleveland, Ohio 44122

ESCO Electronics Inc. 221 Crane St./(513) 224-9192 Dayton, Ohio 45403

Milgray/Cleveland 1821 East 40th Street/(216) 881-8800 Cleveland, Ohio 44102

Newark-Herrlinger Electronics Corp. 112 E. Liberty St./(513) 421-5282 Cincinnati, Ohio 45210

The W. M. Pattison Supply Co. 4550 Willow Parkway/(216) 441-3000 Cleveland, Ohio 44125

OKLAHOMA TI Supply Company 12151 E. Skelly Dr./(918) 437-4555 Tulsa, Oklahoma 74128

OREGON Almac Stroum Electronics Corporation 8888 S.W. Canyon Road/(503) 292-3534 Portland, Oregon 97225

PENNSYLVANIA

Milgray/Delaware Valley Inc. 2532 N. Broad St./(215) 228-2000 Philadelphia, Penn. 19107

RPC Electronics 620 Alpha Dr./(412) 782-3770 RIDC Park Pittsburgh, Pennsylvania 15238

TEXAS TI Supply Company 6000 Denton Drive/(214) 238-6821 Dallas, Texas 75235

3939 Ann Arbor Dr./(713) 785-4800 Houston, Texas 77042 Harrison Equipment Company, Inc.

1616 McGowen/(713) CA 4-9131 Houston, Texas 77001

Midland Specialty Company 2235 Wyoming Ave./(915) 533-9555 El Paso, Texas 79903

TI Supply Company 825 E. 53-1/2 St. Bldg. F/(512) 454-2531 Austin, Texas 78751

UTAH

Standard Supply Company 225 E. Sixth South St./(801) 355-2971 Salt Lake City, Utah 84110

WASHINGTON

Almac-Stroum Electronics 5811 Sixth Ave. So./(206) 763-2300 Seattle, Washington 98108

AUSTRALIA

Brisbane: Douglas Electronics Melbourne: Radio Parts Pty, Ltd. Perth: Precision Electronics

AUSTRIA Vienna: Reimer Grothusen, 82 41 99

BÉLGIUM Brussels: Avi-Elec, 49 38 16

SWEDEN Stockholm: A. B. Gosta Backstrom, 54 03 90

SWITZERLAND Geneva: TI Supply, 47 51 22 Zurich: Fabrimax AG, 47 06 70

UNITED KINGDOM Birmingham: TI Supply, (081) 743-2078 Derby: Quarndon Electronics Ltd., 46695

Edinburgh: TI Supply, 229-1481 London: TI Supply, Slough 29481 Manchester: TI Supply, 236-6303 Portsmouth: S.D.S. (Portsmouth) Ltd.,

62332 Reading: W.E.L. Components Ltd.,

40616 Sheffield: Needham Engineering Co.,

27161 Southampton: TI Supply, 27267/8

CANADA

Calgary: Canadian Electronics Ltd. Edmonton: Canadian Electronics Ltd. Ottawa: TI Supply, (613) 825-3716 Montreal: TI Supply, (614) 323-3550 Toronto: TI Supply, (416) 889-0844 Vancouver: Canadian Electronics Ltd. Winnipeq: Canadian Electronics Ltd.

> DENMARK Herlev: TI Supply, 91-74-00

FINLAND

Helsinki: TI Supply, 44.73.73

FRANCE Lyon, TISCO, 42 78 50 Paris-Clamart: TISCO, 644 55 30 Paris-Clamart: Technique et Produits, 626 02 35 Rennes: TISCO, 30 56 85 Touloues: TISCO, 62 19 64

GERMANY

Berlin: Hermann Kæts, 83 02-16 Essen: TISCO, 79 20 24 Frankfurt: TISCO, 72 64 41 Hannover: TISCO, 86 10 16 Munich: TISCO, 91 10 60 Stuttgart: TISCO, 22 50 92/3

ITALY

Florence: TI Supply, 41 00 79 Milano: TI Supply, 688 31 41 Rome: TI Supply, 512 36 10 Torino: TI Supply, 54 06 93

NETHERLANDS Amsterdal-Schiphol: TI Supply, 020-159293

NEW ZEALAND Wellington: W. G. Leatham Ltd.

NORWAY Oslo: Morgenstierne & Co., 37 29 40

SOUTH AFRICA Johannesburg: Hans Pollack SPAIN

Barcelona: Difitronic, 253 24 57

Madrid: Ataio Engenieros, 235 35 43 Madrid: TI Supply, 250 25 47

TI worldwide sales offices

ALABAMA

Sahara Office Park Bldg, Suite 111 3313 Memorial Parkway, S.W. Huntsville, Alabama 35801 205-881-4061

ARIZONA

United Bank Bldg., Suite 1702 3550 North Central Avenue Phoenix, Arizona 85012 602-279-5531

CALIFORNIA

1800 North Argyle Ave. Hollywood, California 90028 213-466-7251

5005 West Century Blvd., Suite 208 Inglewood, California 90301 213-673-3943

230 California Ave., Suite 201 Palo Alto, California 94306 415-326-6770

1505 East 17th St., Suite 201 Santa Ana, California 92701 714-547-6506

Balboa Towers Bldg., Suite 805 5252 Balboa Avenue San Diego, California 92117 714-279-2622

COLORADO 2186 South Holly St., Suite 205 Denver, Colorado 80222 303-758-2151

ARGENTINA

Texas Instruments Argentina S.A.I.C.F.

C.C. Box 2296-Correo Central Buenos Aires, Argentina 744-1041

ASIA

Texas Instruments Asia Limited 5F Aoyama Tower Bldg. 24-15 Minami Aoyama Chome Minato-ku, Tokyo 107, Japan 402-6171

Room 1502, Star House Harbour Center, Kowloon Hong Hong K673139

AUSTRALIA

Texas Instruments Australia Ltd.

P. O. Box 63, 171-175 Philip Highway Elizabeth, South Australia 55 29 14

> Room 5, Rural Bank Bldg. 38 Railway Parade Burwood N.S.W. Australia 74-1859

BRAZIL

Texas Instrumentos Electronicos do Brasil Ltda.

Rua Cesario Alvim 770 Caixa Postal 30,103 Sao Paulo 6, Brasil-93-8278 CONNECTICUT 300 Amity Road Woodbridge, Connecticut 06525 203-389-4521

FLORIDA

601 W. Oakland Park Blvd. Fort Lauderdale, Florida 33311 305-566-3294

5400 Diplomat Circle Diplomat Bldg., Suite 252 Orlando, Florida 32810 305-644-3535 300 Bldg. West, Suite 204

3151 Third Ave. North St. Petersburg, Florida 33713 813-898-0807

ILLINOIS Suite 205, Executive Towers 5901 N. Cicero Ave, Chicago, Illinois 60646 312-286-1000

MASSACHUSETTS 60 Hickory Drive Waltham, Mass. 02154 617-891-8450

MICHIGAN Suite 706 West, Northland Towers Bldg. 15565 Northland Dr. Southfield, Michigan 48075 313-352-5720

CANADA

Texas Instruments Incorporated 663 Orly Avenue

Dorval (Montreal) Quebec, Canada 631-6010

SF Caesar Avenue Ottawa 12 Ontario, Canada 613-825-3716

280 Centre Str. East Richmond Hill (Toronto) Ontario, Canada 416-889-7373

DENMARK Texas Instruments A/S 46D, Marielundvej 2730 Herlev, Denmark 91 74 00

FINLAND Texas Instruments Finland OY Fredrikinkatu 56 D.38

> Helsinki 10, Finland 44 12 75

FRANCE Texas Instruments France 379 Av de la Liberation 92 Clamart, France

644 55 30 30-31 Quai Rambaud 69 Lyon, France

42 78 50 3, Rue Lafayette 35 Rennes, France 30 56 85

20, Avenue Honore' Serres 31 Toulouse, France 62 82 85 MINNESOTA

7615 Metro Blvd. Suite 202, Analysts Inc., Bldg. Edina, Minn, 55435 612-941-4384

NEW JERSEY

25 U.S. Highway #22 Springfield, New Jersey 07081 201-376-9400

NEW MEXICO

Suite 9, Marberry Plaza 6101 Marble Avenue, N.W. Albuquerque, New Mexico 87110 505-265-8491

NEW YORK

P. O. Box 618, 112 Nanticoke Ave. Endicott, New York 13760 607-785-9987

4 Nevada Drive New Hyde Park, N. Y. 11040 516-488-2200 167 Main Street

Fishkill, New York 12524 914-896-6793 6563 Ridings Rd. Syracuse, New York 13206

315-463-9291 NORTH CAROLINA 4310 Starmount Dr. Greensboro, N. C. 27410 919-299-9112

GERMANY

Texas Instruments Deutschland GmbH

Arabellastrasse 4, Sternhaus/V 8000 Munchen 81, Germany 0811/91 10 61-9

> Lazarettstr. 19 4300 Essen, Germany 2141/20916

Kuntzelstrasse 57 43 Essen, Germany 02141/86 10 16

Westendstrasse 52 6000 Frankfurt a.M., Germany 0611/72 64 41

Am Mittelfelde 169 3000 Hannover, Germany 0511/86 10 16

Im Kaisemer 5 7000 Stuttgart 1, Germany 0711/22 38 20

ITALY Texas Instruments Italia SpA

> Viale Lunigiana 46 20125 Milano, Italy 688 31 41

Via Val di Chiana 56 50127 Firenze, Italy 41 00 79

Via Padre Semeria 00154 Roma, Italy 512 36 10

Via Barbaroux 2 10122 Torino, Italy 54 06 93 OHIO

23811 Chagrin Blvd., Suite 100 Cleveland, Ohio 44122 216-464-1192

Suite 205, Paul Welch Bldg. 3300 South Dixie Dr. Dayton, Ohio 45439 513-298-7513

PENNSYLVANIA

Benjamin Fox Pavilion Suite 424, Foxcroft Square Jenkintown, Pa. 19046 215-885-3454

TEXAS

MS366–P. O. Box 5012 Dallas, Texas 75222 214-238-6771

3609 Buffalo Speedway Houston, Texas 77006 713-526-3268, 9

WASHINGTON

5801 Sixth Ave. S. Seattle, Washington 98108 206-762-4240

WASHINGTON, D.C. 1875 Connecticut Ave., N.W., Suite 913 Washington, D.C. 20009 202-234-9320

MEXICO

Texas Instruments de Mexico S.A.

Poniente 116 #489 Col. Industrial Vallejo Mexico City, D.F., Mexico 567-92-00

NETHERLANDS

Texas Instruments Holland N.V.

Entrepot Gebouw-Kamer 223 P. O. Box 7603 Schiphol-Centrum 020-15 92 93

UNITED KINGDOM

Texas Instruments Limited

165 Bath Road Slough, Buckinghamshire, England Slough 33411

2259 Coventry Road Sheldon, Birmingham 26, England 021-743-5293

24 Rutland Street Edinburgh EH1 2AN, Scotland 031-229-1481

York House, 12 York Street Manchester 2, England 061-236-7282

46 F. Nichols Road Southampton, Hants, England 0703-27267