TMS7000 Family Data Manual

8-bit Microcomputer Family



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1986, Texas Instruments Incorporated

Contents

	tion	Page
1 1.1	Introduction How to Use this Manual	1-1 1-2
2 2.1 2.2.2 2.3 2.3.1 2.3.2 2.4 2.4.1 2.4.2 2.5 2.5.1 2.5.2 2.6 2.6.1 2.6.2	SE70CP160 and SE70CP162 Prototyping Devices	2-4 2-5 2-8 2-8 2-9 2-12 2-12 2-12 2-13 2-16 2-16 2-16 2-17 2-20 2-20
3 3.1.1 3.1.2 3.1.3 3.1.4 3.2.1 3.2.2 3.2.3 3.2.4 3.3.2 3.2.3 3.2.4 3.3.2 3.3.3 3.3.4 3.4.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.1 3.5.2 3.5.1 3.5.1 3.5.2 3.5.1 3.5.2 3.5.2 3.5.2 3.5.1 3.5.2 3.5.	Stack Pointer (SP) Status Register (ST) Program Counter (PC) On-Chip General Purpose I/O Ports Port A Port B Port C Port D Memory Modes Single-Chip Mode Peripheral-Expansion Mode Full-Expansion Mode Microprocessor Mode System Clock Options System Clock Connections Low-Power Mask Options for CMOS Devices CMOS Low-Power Modes TMS70Cx0 Low-Power Modes TMS70Cx2 Devices Interrupts and System Reset Device Initialization	3-2 3-2 3-3 3-3 3-4 3-5 3-8 3-8 3-8 3-8 3-8 3-13 3-16 3-18 3-16 3-18 3-19 3-20 3-20 3-22 3-23 3-23 3-23 3-24 3-24

3.6.4	Multiple Interrupt Servicing	3-33
3.6.5		
3.7		
3.7.1	Control Registers for Timer/Event Counters 1 and 2 (TMS70x0,	
	TMS70Cx0, and TMS70x2 Devices)	3-41
3.7.2		
	Devices)	3-41
3.7.3		3-42
3.7.4		3-43
3.7.5	Idle/Timer Halt Bit (Bit 5)	3-44
3.7.6		
3.7.7		
3.7.8		
3.7.9		
3.8	Serial Port (TMS70x2 and TMS70Cx2 Devices Only)	
3.8.1		
3.8.2		3-63
3.8.3		
3.8.4		
3.8.5		
3.8.6		
3.8.7	•	
4	Electrical Specifications	4-1
4.1	TMS7000, TMS7020, and TMS7040 Specifications	4-2
4.1.1		
4.2	TMS7002 and TMS7042 Specifications	4-8
4.2.1		4-14
4.2.2		
4.3	TMS7742 Specifications	4-16
4.3.1	Erasure	4-21
4.3.2	Serial Port Timing	4-24
4.4	SE70P162 Specifications	4-25
4.4.1		4-30
4.5	TMS70C00A, TMS70C20A, and TMS70C40A Specifications (Wide	
	Voltage)	
4.6	TMS70C00A, TMS70C20A, and TMS70C40A Specifications (5V ±10%)	4-38
4.7	TMS70C02 and TMS70C42 Specifications (Wide Voltage)	4-45
4.7.1	Serial Port Timing	4-53
4.8	TMS70C02 and TMS70C42 Specifications (5V ±10%)	4-54
4.8.1	Serial Port Timing	4-61
4.9	TMS77C82 (Advance Information)	4-62
4.10	SE70CP160A Specifications	4-63
4.11	SE70CP162 Specifications	4-68
4.11.	•	4-73

5.1	Source Statement Format
5.1.1	Label Field
5.1.2	Command Field
5.1.3	Operand Field
5.1.4	Comment Field
5.2	Constants
5.2.1	Decimal Integer Constants
5.2.2	Binary Integer Constants
5.2.3	Hexadecimal Integer Constants
5.2.4	Character Constants
5.2.5	Assembly-Time Constants
5.3	Symbols
5.3.1	Predefined Symbols
5.3.2	
5.3.3	Character Strings
5.4	
5.4.1	Arithmetic Operators in Expressions
	• •
5.4.2	Logical Operands in Expressions
5.4.3	Parentheses in Expressions
5.4.4	Well-Defined Expressions
5.4.5	Relocatable Symbols in Expressions
5.4.6	Externally Defined Symbols in Expressions
5.5	Assembler Directives
5.6	Symbolic Addressing Techniques
5.7	Assembler Output
5.7.1	Source Listing
5.7.2	Normal Completion Error Messages
5.7.3	Abnormal Completion Error Messages
5.7.4	Cross-Reference Listing
5.8	Object Code
5.8.1	Object Code Format
6	Assembly Language Instruction Set
6.1	Definitions
6.2	5
	Single Register Addressing Mode
6.2.2	Dual Register Addressing Mode
6.2.3	Peripheral-File Addressing Mode
	Immediate Addressing Mode
6.2.4	
6.2.4	Program Counter Relative Addressing Mode
	Program Counter Relative Addressing Mode
6.2.4 6.2.5 6.2.6	Program Counter Relative Addressing Mode
6.2.4 6.2.5	Program Counter Relative Addressing Mode

7	Linking Program Modules	7-1
7.1	Relocation Capability	7-2
7.2	Link Editor Operation	7-3
7.3	Directives Used for Linking	7-5
7.3.1	IDT – Program Identifier Directive	7-5
7.3.2	DEF – External Definition Directive	7-5
7.3.3	REF and SREF – External Reference Directives	7-6
7.3.3		7-0
_		
8	Macro Language	8-1
8.1	Defining Macros	8-2
8.1.1	Using Macro Libraries	8-2
8.1.2	Sample Macros	8-4
8.2	Strings, Constants, and Operators	8-6
8.3	Variables	8-7
8.3.1	Parameters	8-7
8.3.2	Macro Variable Components	8-8
8.3.3	Variable Qualifiers	8-9
8.3.4	Symbol Components	8-10
8.4	Keywords	8-11
8.4.1	Symbol Attribute Component Keywords	8-11
8.4.2	Bernoter Attribute Keywords	8-12
	Parameter Attribute Keywords	
8.5		8-13
8.6	Verbs	8-15
8.7	Model Statements	8-25
8.8	Macro Examples	8-26
8.8.1	Macro ID	8-26
8.8.2	Macro GENCMT	8-27
8.8.3		8-28
8.8.4	Macro PULSE	8-28
8.9	Macro Error Messages	8-29
9	Design Aids	9-1
9.1	Microprocessor Interface Example	9-2
9.1.1		9-2 9-4
9.1.2	Read Cycle Timing	
	Write Cycle Timing for Microprocessor Mode	9-4
9.2	Programming the TMS7742	9-7
9.2.1	Programming the TMS7742 Using a PROM Programmer	9-8
9.2.2	Programming the TMS7742 Using the TMS7000 Evaluation Module .	9-9
9.2.3	Programming the TMS7000 using the TMS7000 XDS	9-10
9.2.4	TMS7742 Erasure	9-14
9.3	Serial Communication with the TMS7000 Family	9-15
9.3.1	Communication Formats	9-15
9.3.2	Software UART (All TMS7000 Devices)	9-16
9.3.3	Hardware UART (TMS70x2)	9-23
9.4	The Status Register	9-29
9.4.1	Compare and Jump Instructions	9-29
9.4.2	Addition and Subtraction Instructions	9-31
9.4.3	Swap and Rotation Instructions	9-31
9.4.3 9.5	Stack Operations	9-31
9.5 9.6		
		9-33
9.7	Multiplication and Shifting	9-35
9.8	The Branch Instruction	9-36
9.9	Interrupts	9-37
9.10	Write-Only Registers	9-39

9.11 Sa	Imple Routines	9-40
9.11.1	Clear RAM	9-40
9.11.2	RAM Self Test	9-41
9.11.3	ROM Checksum	9-42
9.11.4	Binary-to-BCD Conversion	9-43
9.11.5	BCD-to-Binary Conversion	9-43
9.11.6	BCD String Addition	9-44
9.11.7	Fast Parity	9-45
9.11.8	Overflow and Underflow	9-46
9.11.9	Bubble Sort	9-47
9.11.10	Table Search	9-48
9.11.11	16-Bit Address Stack Operations	9-49
9.11.12	16-by-16 (32-Bit) Multiplication	9-50
9.11.13	Binary Division, Example 1	9-51
9.11.14	Binary Division, Example 2	9-52
9.11.15	Binary Division, Example 3	9-53
9.11.16	Keyboard Scan	9-54
9.11.17	8-Bit Analog-to-Digital Converter	9-55
9.11.18	Motor Speed Controller	9-56
10 D		40.4
10 D	evelopment Support ne XDS Emulator	10-1
-		10-2
10.1.1	Software Development	10-4
10.1.2	XDS Memory Map	10-6
10.1.3	Communication Capabilities	10-6
10.1.4	System Configurations	10-6
10.1.5	Breakpoint, Trace, and Timing Functions	10-7
10.1.6	Physical Specifications	10-7
	valuation Modules	10-8
10.2.1	System Configurations	10-8
10.2.2		10-9
10.2.3	Software Development	10-9
10.2.4	EPROM Programming Utility	10-10
		10-11
10.3.1	TMS7742 Description	10-11
10.3.2	SE70P162 Description	10-11
10.3.3	SE70CP160 Description	10-11
10.3.4	SE70CP162 Description	10-11
10.3.5	TMS77C82 (Advance Information)	10-11
11 In	dependent Support	11-1
11.1 AI	len Ashley – CP/M-Based Support Tools	11-2
	bernetic Micro Systems – IBM-PC Crossware and TMS7000 Simulator	11-4
	oftware Development Systems, Inc. – UNIX™ Based Cross-Development	
	pols	11-5
	EEQ – Self-Adaptive EEROM	11-6
	icrocomputer Control - Multi-tasking Operating System	11-7
	ewlett-Packard – HP64000 Microcomputer Development System	11-8
	PROM Microcomputer Support	11-9

12 Customer Information	12-1
12.1 Mask ROM Prototype and Production Flow	12-2
12.1.1 Reserved ROM Locations	12-4
12.1.2 Manufacturing Mask Options	12-5
12.2 Mechanical Package Information	12-6
12.3 TMS7000 Family Numbering and Symbol Conventions	12-9
12.3.1 Device Prefix Designators	12-9
12.3.2 Device Numbering Convention	12-10
12.3.3 Device Symbols	12-10
12.4 Development Support Tools Ordering Information	12-12
12.4.1 TMS7000 Macro Assembler/Linker	12-12
12.4.2 TMS7000 XDS Emulators	12-12
12.4.3 TMS7000 Evaluation Modules	12-12
A TMS7000 Bus Activity Tables	A-1
B TMS7500/TMS75C00 Data Encryption Device	B-1
C TMS70x1 Devices	C-1
D Character Sets	D-1
E Hexadecimal Instruction Table/Opcode Map	E-1
F Instruction Opcode Set	F-1
G CrossWare Installation	G-1
H Glossary	H-1

Illustrations

Figure

•

2-1.	Pinouts for TMS7000, TMS7020, TMS7040, TMS70C00, TMS70C20 and	2-6
2-2.	TMS70C40 Prototyping Devices Available for TMS70x0 and TMS70Cx0 Devices	2-6
2-2.	Pinouts for TMS7002, TMS7042, and TMS7742 EPROM Device	2-10
2-3. 2-4.	Prototyping Devices Available for TMS70x2 and TMS7742 Devices	2-10
2-4.	Pinouts for TMS70C02 and TMS70C42 Devices	2-14
2-5. 2-6.	Prototyping Devices Available for TMS70Cx2 and TMS77C82 Devices	2-14
2-0.	TMS7742 Pinout	2-14
2-7. 2-8.	SE70P162 Pinout	2-18
2-o. 2-9.	SE70CP160 Pinout	2-22
2-9.		2-22
3 -1.	SE70CP162 Pinout	2-22 3-1
3-1.	TMS7000 Family Block Diagram	3-3
-	Example of Stack Initialization in the Register File Status Register (ST)	3-3
3-3. 3-4.	Bidirectional I/O Logic	3-3 3-6
	I/O Ports – Single-Chip Mode	3-13
3-5.		3-13
3-6.	Single-Chip Mode Memory Map	
3-7.	I/O Ports - Peripheral-Expansion Wode	3-16
3-8.	Peripheral-Expansion Mode Memory Map	3-16
3-9.	I/O Ports - Full-Expansion Mode	3-18
3-10.	Full-Expansion Mode Memory Map Microprocessor Mode Memory Map	3-19
3-11.	Microprocessor Mode Memory Map	3-19
3-12.	System Clock Connections	3-21
3-13.	Sample Initialization Routine for TMS70x2 Devices	3-26
3-14.	Sample Initialization Routine for TMS70Cx2 Devices	3-26
3-15.	CPU Interface to Interrupt Logic	3-29
3-16.	IOCNTO – I/O Control Register 0 (P0 for All Devices)	3-30
3-17.	IOCNT1 – I/O Control Register 1 IOCNT2 – I/O Control Register 2 (TMS70Cx2 Only)	3-31
3-18.	IOCNT2 – I/O Control Register 2 (TMS70Cx2 Only)	3-32
3-19.	8-Bit Programmable Timer/Event Counters - Timer 1 (TMS70x0, TMS70x2,	
	and TMS70Cx0)	3-37
3-20.	16-Bit Programmable Timer/Event Counters – Timer 1 (TMS70Cx2)	3-37
3-21.	Timer 1 Data and Control Registers (TMS70x0, TMS70Cx0, and	
	TMS70x2)	3-38
3-22.	Timer 1 Data and Control Registers (TMS70Cx2)	3-38
3-23.	8-Bit Programmable Timer/Event Counters - Timer 2 (TMS70x2)	3-39
3-24.	16-Bit Programmable Timer/Event Counters – Timer 2 (TMS70Cx2)	3-39
3-25.	Timer 2 Data and Control Registers (TMS70x2)Timer 2 Data and Control Registers (TMS70Cx2)	3-40
3-26.	Timer 2 Data and Control Registers (TMS70Cx2)	3-40
3-27.	Serial Mode Register - SMODE	3-50
3-28.	Serial Mode Register - SMODE	3-52
3-29.	Serial Control 0 Register – SCTL0	3-54
3-30.	Serial Control 0 Register - SCTL0 Serial Port Status Register - SSTAT	3-56
3-31.	Serial Port Control 1 Register - SCTI 1	3-58
3-32.	Timer 3 Data Register - T3DATA	3-59
3-33.	Timer 3 Data Register – T3DATA Receive Buffer – RXBUF Transmitter Buffer – TXBUF	3-60
3-34.	Transmitter Buffer – TXBUF	3-60
3-35.	Asynchronous Communication Format	3-63
3-36.	Isosynchronous Communication Format	3-64

3-37.	Serial I/O Communication Format	3-65
	Double-Buffered WUT and TXSHF	
	Motorola Multiprocessor Communication Format	
3-40.		
	Intel Multiprocessor Communication Format	
3-41.	· · · · · · · · · · · · · · · · · · ·	
3-42.	16-Bit Timer 3 (TMS70Cx2)	3-71
4-1.	Output Loading Circuit for Test (TMS70x0)	4-3
4-2.	Measurement Points for Switching Characteristics (TMS70x0)	4-3
4-3.	Clock Timing (TMS70x0)	4-4
	Clock mining (TMS70x0)	4-4
4-4.	Recommended Clock Connections (TMS70x0)	4-4
4-5.	Read and Write Cycle Timing (TMS70x0)	
4-6.	Ceramic Resonator Circuit (TMS70x0)	4-7
4-7.	Output Loading Circuit for Test (TMS70x2) Measurement Points for Switching Characteristics (TMS70x2)	4-9
4-8.	Measurement Points for Switching Characteristics (TMS70x2)	4-9
4-9.	Clock Timing (TMS70x2)	4-10
4-10.	Recommended Clock Connections (TMS70x2)	4-10
	Recommended Clock Connections (TMS/0x2)	4-10
4-11.	Read and Write Cycle Timing (TMS70x2)	4-13
4-12.	Ceramic Resonator Circuit (TMS70x2)	4-14
4-13.	Ceramic Resonator Circuit (TMS70x2) Output Loading Circuit for Test (TMS7742) Measurement Points for Switching Characteristics (TMS7742)	4-17
4-14.	Measurement Points for Switching Characteristics (TMS7742)	4-17
4-15.	Clock Timing (TMS7742)	4-18
4-16.	Recommended Clock Connections (TMS7742)	4-18
4-17.		4-21
4-18.	Program Cycle Timing (TMS7742)	
4-19.	Read Cycle Timing (TMS7742)	4-23
4-20.	Output Loading Circuit for Test (SE70P162)	4-26
4-21.	Measurement Points for Switching Characteristics (SE70P162)	4-26
4-22.	Clock Timing (SE70P162)	
4-23.	Recommended Clock Connections (SE70P162)	
4-24.	Read and Write Cycle Timings (SE70P162)	4-29
4-25.	Clock Timing (TMS70Cx0, wide voltage)	4-33
4-26.	Recommended Clock Connections (TMS70Cx0, wide voltage)	
4-27.	Operating Frequency Range (TMS70Cx0, wide voltage)	4-35
4-28.	Typical Operating Current vs. Supply Voltage (TMS70Cx0, wide voltage)	4-35
4-29.	Typical Operating Current vs. Supply Voltage (TMS70Cx0, wide voltage)	
4-30.	Typical Operating ICC vs. Oscillator Frequency (TMS70Cx0, wide voltage)	4-36
4-31.	Typical Output Source Characteristics (TMS70Cx0, wide voltage)	4-37
	Typical Output Source Characteristics (TMS70Cx0, wide voltage)	
4-32.	Typical Output Sink Characteristics (TMS70Cx0, wide voltage)	4-37
4-33.		4-39
4-34.	Measurement Points for Switching Characteristics (TMS70Cx0, 5V ±10%)	4-39
4-35.	Clock Timing (TMS70Cx0, 5V ±10%)	4-41
4-36.	Recommended Clock Connections (TMS70Cx0, 5V ±10%)	4-41
4-37.	Read and Write Cycle Timing (TMS70Cx0, 5V ±10%)	4-44
4-38.	Clock Timing (TMS70Cx2, wide voltage)	4-49
4-39.	Recommended Clock Connections (TMS70Cx2, wide voltage)	4-49
4-40.	Operating Frequency Range (TMS70Cx2, wide voltage)	4-50
4-41.	Typical Operating Current vs. Supply Voltage (TMS70Cx2, wide voltage)	4-50
4-42.	Typical Operating Current vs. Supply Voltage (TMS70Cx2, wide voltage)	4-51
4-43.	Typical Operating ICC vs. Oscillator Frequency (TMS70Cx2, wide voltage)	4-51
4-44.	Typical Output Source Characteristics (TMS70Cx2, wide voltage)	4-52
4-45.	Typical Output Sink Characteristics (TMS70Cx2, wide voltage)	4-52
4-46.	Output Loading Circuit for Test (TMS70Cx2, 5V ±10%)	4-55
4-47.	Measurement Points for Switching Characteristics (TMS70Cx2, 5V ±10%)	4-55
4-48.	Clock Timing (TMS70Cx2, 5V ±10%)	4-57
4-4 9 .	Recommended Clock Connections (TMS70Cx2, 5V ±10%)	4-57
4-50.	Read and Write Cycle Timing (TMS70Cx2, 5V ±10%)	4-60

4-51.	Clock Timing (SE70CP160A)	4-67
4-52.	Recommended Clock Connections (SE70CP160A)	4-67
4-53.	Clock Timing (SE70CP162)	4-72
4-54.	Recommended Clock Connections (SE70CP162)	4-72
5-1.	Source Statement Format	5-2
5-2.	Cross-Reference Listing Format	5-52
5-3.	Sample Object Code	5-53
6-1.	Single Register Addressing Mode Object Code	6-4
6-2.	Dual Register Addressing Mode Byte Requirements	6-4
6-3.	Peripheral-File Addressing Mode Byte Requirements	6-5
6-4.	Immediate Addressing Mode Object Code	6-5
6-5.	Program Counter Relative Addressing Mode Object Code	6-6
6-6.	Direct Memory Addressing Mode Object Code	6-6
6-7.	Register File Indirect Addressing Mode Object Code	6-7
6-8.	Indexed Addressing Mode Object Code	6-7
0-8. 7-1.		7-3
9-1.	Sample Link Control File TMS70x2 Microprocessor Interface Sample Circuit	9-3
9-1. 9-2.		9-3 9-8
	PROM Programmer 40-to-24-Pin Conversion Socket	
9-3.	RTC/EVM7000 40-to-28-Pin Conversion Socket	9-9
9-4.	Interface Circuit for Programming the TMS7742 with the TMS7000 XDS	9-10
9-5.	Driver Program for Programming the TMS7742 with the TMS7000 XDS	9-11
9-6.	Asynchronous Communication Format	9-15
9-7.	I/O Interface	9-16
9-8.	Start Bit Detection	9-16
9-9.	Status Register	9-29
9-10.	Swap and Rotation Operations	9-31
9-11.	A Dispatch Table with an Interpretive Program Counter (IPC)	9-32
9-12.	Example of a Subroutine Call by Means of a TRAP Instruction	9-34
10-1.	Typical XDS Configuration	10-3
12-1.	Prototype and Production Flow	12-2
12-2.	40-Pin Plastic Package, 100-MIL Pin Spacing (Type N Package Suffix)	12-6
12-3.	40-Pin Ceramic Package, 100-MIL Pin Spacing (Type JD Package Suffix)	12-7
12-4.		
	Suffix)	12-7
12-5.	44-Pin Plastic-Leaded Chip Carrier Package	12-8
	Development Flowchart	12-9
	TMS7000 Family Nomenclature	12-10
12-8.	TI Standard Symbolization	12-11
	TI Standard Symbolization with Customer Part Number	12-11
	. TI Standard Symbolization for Devices without On-Chip ROM	12-11
A-1.	Read and Write Timing Diagram	A-5
B-1.	TMS7500 Functional Block Diagram	B-3
C-1.	TMS70x1 Pinout	C-3
C-2.	SE70P161 Pinout	C-3

Tables

Table

Page

2-1. 2-2. 2-3. 2-4. 2-5. 2-6. 2-7. 3-1. 3-2. 3-3. 3-4. 3-5. 3-6. 3-7.	TMS7000 NMOS Family Feature SummaryTMS7000 CMOS Family Feature SummaryTMS70x0 and TMS70Cx0 Pin DescriptionsTMS70x2 and TMS7742 Pin DescriptionsTMS70Cx2 and TMS77C82 Pin DescriptionsTMS7742 and SE70P162 Pin DescriptionsSE70CP162 Pin DescriptionsTMS70x0 and TMS70Cx0 Port ConfigurationTMS70x2 Port ConfigurationTMS70Cx2 Port ConfigurationTMS70Cx2 Port ConfigurationTMS70x0 and TMS70Cx0 Memory MapTMS70x0 and TMS70Cx0 Memory MapTMS70x0 and TMS70Cx0 Peripheral Memory Map	2-3 2-7 2-11
3-8.	TMS70x2 Peripheral Memory Map	3-11
3-9.	TMS70Cx2 Peripheral Memory Map	3-12
3-10.	Low-Power Mask Options for CMOS Devices	3-22
3-11.	Low-Power Options for TMS70Cx0 Devices	3-23
3-12.	Interrupt Summary	3-24
3-13.	External Interrupt Operation	
	I/O Control Registers	3-30
	Serial Port Control Registers	3-51
3-16.	Timer Values for Common Baud Rates – TMS70x2 and TMS70Cx2	3-72
4-1.	Absolute Maximum Ratings over Operating Free-Air Temperature Range	
	(unless otherwise noted) (TMS70x0)	4-2
4-2.	Recommended Operating Conditions (TMS70x0)	4-2
4-3.	Electrical Characteristics over Full Range of Operating Conditions	
	(TMS70x0)	4-3
4-4.	Recommended Crystal Operating Conditions over Full Operating Range	
	(TMS70x0)	4-4
4-5.	Memory Interface Timing at 5 MHz over Full Operating Free-Air Temperature	
	Range (TMS70x0)	4-5
4-6.	Absolute Maximum Ratings over Operating Free-Air Temperature Range	
	(unless otherwise noted) (TMS70x2)	4-8
4-7.	Recommended Operating Conditions (TMS70x2)	4-8
4-8.	Electrical Characteristics over Full Range of Operating Conditions	
	(TMS70x2)	4-9
4-9.	Recommended Crystal Operating Conditions over Full Operating Range	
	(TMS70x2)	4-10
4-10.	Memory Interface Timing (TMS70x2)	4-11
4-11.	Memory Interface Timing at 8 MHz (TMS70x2)	4-12
4-12.	Absolute Maximum Ratings over Operating Free-Air Temperature Range	
	(unless otherwise noted) (TMS7742)	4-16
4-13.	Recommended Operating Conditions (TMS7742)	4-16
4-14.	Electrical Characteristics over Full Range of Operating Conditions	
• •	(TMS7742)	4-17
4-15.	Recommended Crystal Operating Conditions over Full Operating Range	
	(TMS7742)	4-18
4-16.	Memory Interface Timing (TMS7742)	4-19
	,	

4-17.	Memory Interface Timing at 5 MHz (TMS7742)	4-20
4-18.	Switching Characteristics over Recommended Supply Voltage Range and	
	Operating Free-Air Temperature Range (TMS7742) Recommended Conditions for Programming, TA = 25°C (TMS7742)	4-22
4-19.	Recommended Conditions for Programming, TA = 25°C (TMS7742)	4-22
4-20.	Programming Characteristics, TA = 25°C (TMS7742)	4-22
4-21.	Absolute Maximum Ratings over Operating Free-Air Temperature Range	
	(unless otherwise noted) (SE70P162)	4-25
4-22.		4-25
4-23.	Electrical Characteristics over Full Range of Recommended Operating Condi-	
	tions (SE70P162)	4-26
4-24.	Recommended Crystal/Clockin Operating Conditions over Full Operating	
	Range (SE70P162)	4-27
4-25.	Memory Interface Timing (SE70P162)	4-28
4-26.	Absolute Maximum Rating over Operating Free-Air Temperature Range (un-	
	less otherwise noted) (TMS70Cx0, wide voltage)	4-31
4-27.	Recommended Operating Conditions (TMS70Cx0, wide voltage)	4-31
4-28.	Electrical Characteristics over Full Range of Operating Conditions	
	(TMS70Cx0, wide voltage)	4-32
4-29.	Supply Current Requirements (TMS70Cx0, wide voltage)	4-33
4-30.	Recommended Crystal/Clockin Operating Conditions over Full Operating	
	Range (TMS70Cx0, wide voltage)	4-34
4-31.	Absolute Maximum Rating over Operating Free-Air Temperature Range (un-	
	less otherwise noted) (TMS70Cx0, 5V ±10%)	4-38
4-32.	Recommended Operating Conditions (TMS70Cx0, 5V ±10%)	4-38
4-33.	Electrical Characteristics over Full Range of Operating Conditions	
	(TMS70Cx0.5V ±10%)	4-39
4-34.	(TMS70Cx0, 5V ±10%) AC Characteristics for I/O Ports (TMS70Cx0, 5V ±10%)	4-40
4-35.	Supply Current Requirements (TMS70Cx0, 5V ±10%)	4-40
4-36.	Recommended Crystal/Clockin Operating Conditions over Full Operating	
	Range (TMS70Cx0, 5V ±10%)	4-41
4-37.	Memory Interface Timings (TMS70Cx0, 5V ±10%)	4-42
4-38.	Memory Interface Timings at 6 MHz (TMS70Cx0, 5V ±10%)	4-43
4-39.	Absolute Maximum Ratings over Operating Free-Air Temperature Range	
	(unless otherwise noted) (TMS70Cx2, wide voltage)	4-45
4-40.	Recommended Operating Conditions (TMS70Cx2, wide voltage)	4-45
4-41.	Electrical Characteristics over Full Range of Operating Conditions	
• • • •	(TMS70Cx2, wide voltage)	4-46
4-42.	Supply Current Requirements (TMS70Cx2, wide voltage)	4-47
4-43.	Recommended Crystal/Clockin Operating Conditions over Full Operating	
	Range (TMS70Cx2, wide voltage)	4-48
4-44.	Absolute Maximum Ratings over Operating Free-Air Temperature Range	
	(unless otherwise noted) (TMS70Cx2, 5V ±10%)	4-54
4-45.	Recommended Operating Conditions (TMS70Cx2, 5V ±10%)	4-54
4-46.	Electrical Characteristics over Full Range of Operating Conditions	
	(TMS70Cx2, 5V ±10%)	4-55
4-47.	AC Characteristics for Input/Output Ports [†] (TMS70Cx2, 5V ±10%)	4-55
4-48.	Supply Current Requirements (TMS70Cx2, 5V ±10%)	4-56
4-49.	Recommended Crystal/Clockin Operating Conditions over Full Operating	
	Range (TMS70Cx2, 5V \pm 10%)	4-56
4-50.	Memory Interface Timings (TMS70Cx2, $5V \pm 10\%$)	4-58
4-51.	Memory Interface Timings at 6 MHz (TMS70Cx2, 5V ±10%)	4-59
4-52.	Absolute Maximum Ratings over Operating Free-Air Temperature Range	- 00
	(unless otherwise noted) (TMS77C82)	4-62
4-53	Recommended Operating Conditions (TMS77C82)	4-62
	Absolute Maximum Rating over Operating Free-Air Temperature Range (un-	- UZ
1 VTI	less otherwise noted) (SE70CP160A)	4-63
		- 00

4-55. 4-56.	Recommended Operating Conditions (SE70CP160A) Electrical Characteristics over Full Range of Operating Conditions	4-63 4-64
4 67	(SE70CP160A)Supply Current Requirements (SE70CP160A)	
4-57.	Supply Current Requirements (SE/OCP160A)	4-65
4-58.		
	Range (SE70CP160A)	4-66
4-59.		
	(unless otherwise noted) (SE70CP162)	4-68
4-60.		4-68
4-61.	Electrical Characteristics over Full Range of Operating Conditions	
	(SE70CP162)	4-69
4-62.		4-70
4-63.	Recommended Crystal/Clockin Operating Conditions over Full Operating	
	Range (SE70CP162)	4-71
5-1.	Results of Operations on Absolute and Relocatable Items in Expressions	5-10
5-2.	Summary of Assembler Directives	5-13
5-3.	Assembly Listing Errors	5-49
5-3. 5-4.	Abnormal Completion Error Messages	5-51
5-4. 5-5.		
	Symbol Attributes	5-52
5-6.	Tag Characters	5-54
5-7.	Object Record Format and Tags	5-57
6-1.	TMS7000 Symbol Definitions TMS7000 Addressing Modes	6-2
6-2.	TMS7000 Addressing Modes	6-3
6-3.	TMS7000 Family Instruction Overview	6-9
6-4.	Compare Instruction Examples – Status Bit Values	6-27
7-1.	Linker Commands Used to Link TMS7000 Program Modules	7-4
8-1.	Variable Qualifiers	8-9
8-2.	Variable Qualifiers for Symbol Components	8-10
8-3.	Symbol Attribute Keywords	8-11
8-4.	Parameter Attribute Keywords	
8-5.	Macro Language Verb Summary	8-15
8-6.	Macro Language Verb Summary Macro Error Messages	8-29
0-0. 9-1.	Memory Address Decode	9-2
9-2.	Memory Interface Timing	9-5
9-2. 9-3.	TACAD & TACADA CONTRACT AND A CONTRA	9-5 9-6
	TMS4016-15 Timing Characteristics TMS2764-25 Timing Characteristics	
9-4.	INIS2764-25 Timing Characteristics	9-6
9-5.	SN74AS373, SN74AS138, and SN74AS32 Propogation Delay Times	9-6
9-6.	Mode Select Conditions for the TMS7742	9-7
9-7.	Error Patterns for XDS	9-14
9-8.	Serial Port Control Registers	9-23
9-9.	Compare Instruction Examples: Status Bit Values	
9-10.	Status Bit Values for Conditional Jump Instructions	9-30
9-11.	Multi-Bit Right or Left Shifts by Immediate Multiply	9-35
9-12.	Write-Only Registers	9-39
10-1.	TMS7000 XDS/22 Commands	10-4
10-2.	TMS7000 EVM Commands	10-9
12-1.	Valid ROM Start Addresses	12-5
12-2.	Clock Divide Options	12-5
12-3.	Package Types	12-6
A-1.	Alphabetical Index of Instruction Groups	A-8
A-2.	Instruction Acquisition Mode – Opcode Fetch	A-9
A-2. A-3.	Instruction Acquisition Mode – Interrupt Handling	A-10
A-3. A-4.	Instruction Acquisition Mode - Reset	A-10
	Double Operand Functions – Addressing Modes	A-10
A-5.	VOUDIE OPERATIO FUNCTIONS - AQUIESSING MICORES	A 11
	(ADD,ADC,AND,BTJO,BTJZ,CMP,DAC,DSB,MOV,MPY,OR,SBB,SUB,XOR)	A-11
A-6.	Double Operand Functions – Functional Modes	

A-7.	(ADD,ADC,AND,BTJO,BTJZ,CMP,DAC,DSB,MOV,MPY,OR,SBB,SUB,XOR) Miscellaneous Functions – Addressing Modes	A-12
	(DINT,EINT,IDLE,LDSP,NOP,POP ST,PUSH ST,RETI,RETS,SETC,STSP)	A-13
۹- 8 .	Miscellaneous Functions – Functional Modes (DINT,EINT,IDLE,LDSP,NOP,POP ST,PUSH ST,RETI,RETS,SETC,STSP)	A-13
-9.	Long Addressing Functions - Addressing Modes	
10	(BR,CALL,CMPA,LDA,STA) Long Addressing Functions – Functional Modes	A-14
· 10.	(BR,CALL,CMPA,LDA,STA)	A-15
11.	Single Operand Functions, Special – Addressing Modes	
	(CLR,DEC,INC,INV,MOV A B,MOV A RN,MOV B RN,SWAP,TSTA/CLRC,TSTB,XCHB)	A-15
-12.	Single Operand Functions, Special – Functional Modes	
	(CLR,DEC,INC,INV,MOV A B,MOV A RN,MOV B RN,SWAP,TSTA/CLRC,TSTB,XCHB)	A-16
-13.	Single Operand Functions, Normal – Addressing Modes	
11	(DECD,DJNZ,POP,PUSH,RL,RLC,RR,RRC)	A-16
	(DECD,DJNZ,POP,PUSH,RL,RLC,RR,RRC)	A-17
-15.	Double Operand Functions, Peripheral – Addressing Modes	
-16.	(ANDP,BTJOP,BTJZP,MOVP,ORP,XORP)	A-10
	(ANDP,BTJOP,BTJZP,MOVP,ORP,XORP)	
	Move Double – Addressing Mode (MOVD)	
	Relative Jumps – Addressing and Functional Modes	A-2(
	(JMP,JN/JLT,JZ/JEQ,JC/JHS,JP/JGT,JPZ/JGE,JNZ/JNE,JNC,JL)	
λ-20. C-1.	Traps – Addressing and Functional Modes (Trap 0 through Trap 23) TMS70x1 and SE70P161 Pin Descriptions	
)-1.	ASCII Character Set	
-2.	Control Characters	

Preface

This book replaces the following manuals:

- _
- _
- TMS7000 Family Data Manual, SPND001A TMS7000 Assembly Language Programmer's Guide, SPNU002B TMS7000 Software Development System Installation Guide, MPB52 TMS7000 IBM CrossWare Support Reference Guide, MPB10 TMS700 VAX/VMS CrossWare Support Reference Guide, MPB53 _
- ____
- _

The following table lists related publications.

TMS7000 DATA SHEETS AND DATA MANUALS	LITERATURE NUMBER
TMS7002/7042 Data Sheet	SPNS007
TMS7742 Data Sheet	SPNS008
TMS70C42/TMS70C02 Data Sheet	SPNS009
TMS7000 USER'S GUIDES	LITERATURE NUMBER
8051-TMS7041 System Conversion User's Guide	SPNU003
TMS7500/TMS75C00 Data Encryption Device User's Guide	SPNU004
Link Editor User's Guide	SPDU037C
TMS7000 EVM User's Guide	
TMS7000 FAMILY DEVELOPMENT SYSTEM SUPPORT	LITERATURE NUMBER
XDS/7042 User's Guide	SPDU047
XDS/22 with the TMS7042 Emulator Pocket Reference	SPDF010
TMS7000 FAMILY APPLICATION NOTES	LITERATURE NUMBER
TMS7000 Bus Activity Tables	SPNA002
TMS7000 Keyboard Interface	SPNA003

1. Introduction

The TMS7000 is a family¹ of 8-bit single-chip microcomputers. These microcomputers incorporate a CPU, memory (ROM, RAM, EPROM), bit I/O, serial communication port, timers, interrupts, and external bus interface logic, all on a single chip. The products are available in varying complexity of functions, process technology, performance, and packaging to meet end equipment cost goals and application requirements.

Typical applications of TMS7000 family devices include:

AUTOMOTIVE	TELECOM
 Instrumentation Audio entertainment control Cruise control Anti-skid braking system Climate control Engine control Trip computer 	 Feature phones Autodialers Answering machines Modem control Digital switches Digital subsets
COMPUTER	INDUSTRIAL
 Printers and plotters Disk controllers Tape drive control Keyboards Touch screen and mouse 	 Motor control Stepper motors Metering and measurement Robotics
CONSUMER	BUSINESS
 Home security Cable TV systems Appliance control 	 Cash registers Automatic bank tellers Barcode readers

¹ The terms *TMS7000* and *TMS7000 family* refer to all TMS7000 devices: TMS7000, TMS7020, TMS7040, TMS7002, TMS7042, TMS70C00, TMS70C20, TMS70C40, TMS70C02, TMS70C42, TMS7742, and all future members, unless otherwise stated.

1.1 How to Use this Manual

This manual is divided into four major parts:

- Hardware (Sections 2-4)
- Software (Sections 5–8)
- Development Support (Sections 9–11)
- Customer Information (Section 12)

The sections and their contents are summarized below.

Section 1 - Introduction

- Introduces the TMS7000 family devices.
- Describes the different manual sections and their contents.

Section 2 - TMS7000 Family Devices

- Details each TMS7000 family category and their key features.
- Summarizes the categories and compares their features.
- Provides key features, pinouts, and pin descriptions for each category of devices.

Section 3 - TMS7000 Family Architecture

- Discusses operation of the microcomputers' hardware features:
 - Registers
 - 1/0
 - Memory and memory modes
 - Clock options
 - CMOS low-power modes
 - Interrupts
 - Timer/event counters
 - Serial port (TMS70x2 and TMS70Cx2 devices only).

Section 4 - Electrical Specifications

Discusses for all device groups:

- Absolute maximum ratings
- Recommended operating characteristics
- Recommended crystal/clockin operating characteristics
- Memory interface timing
- Read and write cycle timing
- Ceramic resonator circuit application (where applicable)
- Serial port timing (where applicable)

Section 5 - TMS7000 Assembler

- Discusses basic assembler information, including:
 - Source statement format (placement of various fields in code)
 - Constants, symbols, terms, and expressions

- Discusses the various assembler directives, grouped in the following categories:
 - Directives that affect the location counter
 - Directives that affect assembler output
 - Directives that initialize constants
 - Directives for linking programs
 - Miscellaneous directives
- Assembler Output
 - Explains source listing format and resulting object code.
 - Presents normal completion and abnormal completion error messages.
 - Shows a sample cross reference listing.
 - Discusses object code and the various fields in object code format, and changing object code.

Section 6 - Assembly Language Instruction Set

- Provides general instruction set information, such as symbol definitions.
- Defines eight addressing modes used by the instructions.
- Summarizes the instruction set in table form.
- Presents the TMS7000 assembly language instruction set in alphabetical order.

Section 7 - Linking Program Modules

- Discusses relocation capability, absolute and relocatable code.
- Discusses the Link Editor and includes a sample link control file.
- Reviews directives needed for linking programs.

Section 8 - Macro Language

- Defines the TMS7000 Macro Assembler.
- Tells how to define macros and use macro libraries.
- Shows how strings, constants, and operators are used in macros.
- Discusses variables, parameters, substitution, and keywords.
- Presents the macro definition verbs.
- Provides macro examples.

Section 9 - Design Aids

Includes several examples to help you use the TMS7000 family devices:

- Interfacing the TMS7000 to peripheral and memory devices such as extra EPROM and RAM
- Programming the TMS7742
- Serial communication using the UART (serial port)
- Instruction set application notes
- Sample routines

Section 10 - Development Support

Discusses several products manufactured by Texas Instruments that enhance TMS7000 family design development, including:

- XDS (Extended Development Support) Emulator
- EVM (evaluation module)
- Prototyping devices

Section 11 - Independent Support

Discusses several products manufactured by Texas Instruments that enhance TMS7000 family design development, including assemblers, text editors, simulators, EEROM, and EPROM support.

Section 12 – Customer Information

- Discusses quality and reliability.
- Discusses prototype manufacture and production flow, including device prefix designators - TMS, TMP, TMX, and SE.
- Illustrates mechanical package information for all TMS7000 family members
- Provides ordering information for the TMS7000 microcomputers and the Texas Instruments development support products.
- Appendix A TMS7000 Bus Activity Tables

Appendix B - TMS7500/TMS75C00 Data Encryption Device

Appendix C - TMS70x1 Devices

Appendix D - Character Sets

Appendix E – Hexadecimal Instruction Table/Opcode Map

Appendix F - Instruction Opcode Set

Appendix G - CrossWare Installation

Appendix H – Glossary

Index

2. TMS7000 Family Devices

This section discusses the features of the TMS7000 family² of microcomputers. All family members are software compatible, allowing easy migration within the TMS7000 family by maintaining a software base, development tools, and design expertise.

The TMS7000 family devices are divided into several categories:

- TMS70x0 devices include the TMS7000, TMS7020, and TMS7040
- TMS70x2 devices include the TMS7002 and TMS7042
- TMS70Cx0 devices include the TMS70C00, TMS70C20, and TMS70C40
- TMS70Cx2 devices include the TMS70C02 and TMS70C42
- Prototyping devices include the TMS7742 (EPROM), the TMS77C82 (see note below) the SE70P162, SE70CP160, and SE70CP162 (piggybacks)

This section begins with a summary and comparison of the TMS7000 family devices, and then provides key features, pinouts, and pin descriptions for the individual categories.

Section

Page

2.1	Summary and Device Comparison 2-2	2
2.2	TMS70x0 and TMS70Cx0 Devices 2-4	r
2.3	TMS70x2 and TMS7742 Devices	3
2.4	TMS70Cx2 and TMS77C82 Devices 2-12	2
2.5	TMS7742 and SE70P162 Prototyping Devices 2-16	;
	SE70CP160 and SE70CP162 Prototyping Devices 2-20	

Note:

Information regarding the TMS77C82 is classified as Advance Information, which means that it is information on a new product in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

² Throughout this manual, the term *TMS7000* or *TMS7000 family* refers to all members of the group.

2.1 Summary and Device Comparison

The TMS7000 family NMOS devices can be summarized as follows:

- The TMS7000 is the basic 8-bit, single-chip microcomputer, containing a CPU, a timer, flexible I/O, and 128 bytes of on-chip RAM, but no on-chip ROM.
- The TMS7020 and TMS7040 have the same basic features as the TMS7000, with the addition of 2K and 4K bytes of on-chip ROM, respectively.
- The TMS7002 (ROMless) and TMS7042 (4K bytes on-chip ROM) have the same features as the TMS70x0 devices with the addition of a serial port (UART), a 13-bit timer (Timer 2), a 10-bit timer (Timer 3), and 256 bytes of on-chip RAM.
- NMOS prototyping devices include the TMS7742 and the SE70P162. The TMS7742 is an EPROM version of the TMS7042 and contains 4K bytes of on-chip EPROM. The SE70P162 piggyback device is based on the TMS70x2 architecture and acts like a ROM-coded TMS70x2 device.

	TMS7040 TMS7020 TMS7000				7042 7002	TMS7742	
Maximum oscillator frequency		5 MHz	2	8 N	1Hz	5MHz	
Voltage	5	V ± 10	0%	5 V ±	10%	5 V ± 10%	
Operating temperature	0°0	to 70 to	°C	0°C to	⊳ 70°C	0°C to 70°C	
On-chip ROM (Kbytes)	4	2	0	4	0	4 (EPROM)	
Internal RAM (bytes)		128		2	56	256	
Interrupt levels: External Total	2 4			2 6		2 6	
Timers/event counters: 13-bit 10-bit	1		2 1		2 1		
I/O lines: Bidirectional Input only Output only	16 8 8		22 2 8		22 2 8		
Additional features			Serial Port		Serial Port		
Development support: Prototyping: EPROM Piggyback XDS EVM	TMS7742 SE70P162 Yes Yes		SE70 Y	7742 P162 es es	- SE70P162 Yes Yes		

Table 2-1. TMS7000 NMOS Family Feature Summary

The TMS7000 family **CMOS** devices can be summarized as follows:

- The CMOS **TMS70Cx0** devices have the same features as the TMS70x0 devices, adding low power requirements to the list of features.
- The CMOS TMS70Cx2 devices contain the same features as the TMS70x2 devices with the addition of programmable-sense interrupts and two 21-bit timers.
- Prototyping devices include the SE70CP160 and SE70CP162 (piggyback) devices, which are based on the TMS70Cxx architecture and act like ROM-coded TMS70xx or TMS70Cxx devices.

	TMS	70C40A 70C20A 70C00A		70C42 70C02	TMS77C82†
Max osc freq at 5V ± 10 %	5	MHz	6 N	ЛHz	7.5 MHz
Voltage	5 V	± 10%	2.5 t	o 6 V	2.5 to 6 V
Operating temperature Industrial Commercial		to 85°C to 70°C	-40°C t 0°C to	to 85°C 970°C	-40°C to 85°C 0°C to 70°C
On-chip ROM (Kbytes)	4	2 0	4	0	8 (EPROM)
Internal RAM (bytes)		128	2	56	256
Interrupt levels: External Total	2 4		2 6		2 6
Timers/event counters: 21-bit 13-bit 10-bit	it – it 1		¦ .	21	2 - 1
I/O lines: Bidirectional Input only Output only	16 8 8		24 - 8		24 - 8
Additional features	18	_	Serial Port		Serial Port
Development support: Prototyping: EPROM Piggyback XDS EVM		– CP160A Yes Yes	SE70 Y	7C82† CP162 es es	– SE70CP162 Yes Yes

Table 2-2. TMS7000 CMOS Family Feature Summary

[†] Advance information

2.2 TMS70x0 and TMS70Cx0 Devices

2.2.1 TMS70x0 (NMOS) Key Features

	тмѕ	7040/	/20/00	TMS7042/02	TM\$7742
Maximum oscillator frequency		5 MH	z	8 MHz	6MHz
On-chip ROM (Kbytes)	4	2	0	4 0	4 (EPROM)
Internal RAM (bytes)		128		256	256
Interrupt levels: External Total		2		2 6	2 6
Timers/event counters: 13-bit 10-bit		1		2	2 1
I/O lines: Bidirectional Input only Output only		16 8 8		22 2 8	22 2 8
Additional features		-		Serial Port	Senal Port
Development support: Prototyping: EPROM Piggyback XDS EVM		MS77 E70P1 Yes Yes		TMS7742 SE70P162 Yes Yes	SE70P162 Yes Yes

- Register-to-register architecture
- Memory-mapped ports for easy addressing
- Eight addressing formats, including:
 - Register-to-register arithmetic
 - Indirect addressing
 - Indexed and indirect branches and calls
- Single-instruction binary-coded decimal (BCD) add and subtract
- Two external maskable interrupts
- Flexible interrupt handling:
 - Priority servicing of simultaneous interrupts
 - Software calls through interrupt vectors
 - Precise timing of interrupts with the capture latch
 - Software monitoring of interrupt status
- Supports all TMS7000 family expansion modes
- N-channel silicon-gate MOS technology
- 40-pin, 600 mil, dual-inline package

2.2.2 TMS70Cx0 (CMOS) Key	Features
------------------	-----------	----------

		S70C 0A/C		TM570C42/C02	TM577C821
Max osc freq at 5 V ± 10 %		5 MH	z	6 MHz	7.5 MHz
On-chip ROM (Kbytes)	4	2	0	4 0	8 (EPROM)
Internal RAM (bytes)		128		256	256
Interrupt levels: External Total	2 4			26	2 6
Timers/event counters: 21-bit 13-bit 10-bit		- 1 -	•	2	2
I/O lines: Bidirectional Input only Output only		16 8 8		24 - 8	24
Additional features		-		Serial Port	Serial Port
Development support: Prototyping: EPROM Piggyback XDS EVM	SE	70CP Yes Yes	160	TMS77C82† SE70CP162 Yes Yes	SE70CP162 Yes Yes

† Advance information

Register-to-register architecture

Memory-mapped ports for easy addressing

Eight addressing formats, including:

- Register-to-register arithmetic
- -Indirect addressing
- Indexed and indirect branches and calls
- Single-instruction binary-coded decimal (BCD) add and subtract
- Two external maskable interrupts
- Flexible interrupt handling: _
 - Priority servicing of simultaneous interrupts
 Software calls through interrupt vectors

 - Precise timing of interrupts with the capture latch Software monitoring of interrupt status -
 - -
- Wide voltage operating range, frequency range: 2.5 V 0.8 MHz maximum 6 V 6.5 MHz maximum
- -
- Two power-down modes: Wake-Up (160 µA at 1 MHz typical) Halt, XTAL/CLKIN=GND (10 µA typical)
- Silicon-gate CMOS technology
- 40-pin, 600 mil, dual-inline package
- 44-pin PLCC




Figure 2-1. Pinouts for TMS7000, TMS7020, TMS7040, TMS70C00, TMS70C20 and TMS70C40

1					
85/R/W	1		U	40 I Vss	
B7/CLKOUT[2			39 B6/ENABLE	
во [3	• VCC	Vcc •	38 B4/ALATCH	
B1 [4	o A12	PGM o	37 B 3	
B2 [5	o A7	A13 o	36 MC	
A0[6	o A6	A8 o	35 C7	
A1[7	o A5	A9 o	34] C6	
A2[8	o A4	A11 o	33 C5	
A3[9	o A3	Ğ o	32 C4	
A4 [10	o A2	A10 o	31 C3	
A7/EC1	11	o A1	Ēo	30 C2	
ĪNT3 [o A0	D7 o	29 C1	TMS7742: 8-bit EPROM microcomputer which
		o D0	D6 o	28 CO	supports prototyping development for
RESET [14	o D1	D5 o	27 D0	the TMS70x0 devices (pinout on page
A6 [15	o D2	D4 o	26 D1	2-18).
A5 [16	o ∨ _{SS}	D3 o	25 VCC	
XTAL2/CLKIN	17			24 D2	
XTAL1 [1			23 D3	SE70P162:8-bit piggyback microcomputer which
D7 [22 0 0 4	supports prototyping development for
D6 [20			21 D5	the TMS70x0 devices (pinout on page
	L				2-18).
			DCP160		
Sup	port	s the I	MS70Cx0 de	evices	



SIGNAL	PIN		PIN		PIN		PIN		PIN		PIN		PIN		I/O	DESCRIPTION		
	PLCC	DIP																
A0 LSb A1 A2 A3 A4 A5 A6 A7/EC1	7 8 9 10 11 18 16 12	6 7 8 9 10 16 15 11		Port A. All pins may be used as high-impedance input-only lines. Pin A7/EC1 may also be used as the timer/event counter input.														
B0 B1 B2 B3 B4/ALATCH B5/R/W B6/ENABLE B7/CLKOUT	3 4 5 41 42 1 43 2	3 4 5 37 38 1 39 2	000000000000000000000000000000000000000	Port B. B0–B7 are general-purpose output-only pins. B4–B7 become memory-expansion control signals in Peripheral-Expan- sion, Full-Expansion, and Microprocessor modes. Data output/Memory interface address latch strobe Data output/Memory read/write signal Data output/Memory interface enable strobe Data output/Internal clockout														
C0 C1 C2 C3 C4 C5 C6 C7	31 32 33 34 35 36 37 38	28 29 30 31 32 33 34 35	I/O I/O I/O I/O I/O I/O I/O	Port C. CO-C7 can be individually selected in software as gen- eral-purpose input or output pins in Single-Chip mode. CO-C7 become the LSB address/data bus in Peripheral-Expansion, Full-Expansion, and Microprocessor modes.														
D0 D1 D2 D3 D4 D5 D6 D7	30 29 27 26 25 24 22 21	27 26 24 23 22 21 20 19	/0 /0 /0 /0 /0 /0 /0	Port D. D0-D7 can be individually selected in software as gen- eral-purpose input or output pins in Single-Chip or Peripheral- Expansion modes. D0-D7 become the MSB address/data bus in Full-Expansion and Microprocessor modes.														
INT1	14	13	I	Highest priority maskable interrupt														
INT3	13	12	1	Lowest priority maskable interrupt														
RESET	15	14	1	Device reset														
MC	40	36		Mode control pin, V _{CC} for microprocessor mode														
XTAL2/CLKIN	19	17	<u> </u>	Crystal input for control of internal oscillator														
XTAL1	20	18	0	Crystal output for control of internal oscillator														
V _{CC} V _{SS}	28 44 39 23	25 40		Supply voltage (positive) Ground reference														

Table 2-3. TMS70x0 and TMS70Cx0 Pin Descriptions

2.3 TMS70x2 and TMS7742 Devices

2.3.1 TMS70x2 (NMOS) Key Features

	TMS7040/20/00	TMS7042/02	TMS7742
Maximum oscillator frequency	5 MHz	8 MHz	5MHz
On-chip ROM (Kbytes)	A 2 0	4 0	4 (EPROM)
Internal RAM (bytes)	128	256	256
Interrupt levels: External Total	24	2 6	26
Timers/event counters: 13-bit 10-bit	1	2 1	2
I/O lines: Bidirectional Input only Output only	18 8 8	22 2 8	22 2 8
Additional features		Serial Port	Serial Port
Development support: Prototyping: EPROM Piggyback XDS EVM	TMS7742 SE70P162 Yes Yes	TMS7742 SE70P162 Yes Yes	SE70P162 Yes Yes

Flexible on-chip serial port:

- Asynchronous, Isosynchronous, or Serial I/O modes
- Two multiprocessor communication formats
- Error detection flags
- Fully software programmable (bits/character, parity, and stop bits)
- Internal or external baud-rate generator
- Separate baud-rate timer useable as a third timer
- Register-to-register architecture
- Memory-mapped ports for easy addressing
- Eight addressing formats, including:
 - Register-to-register arithmetic
 - Indirect addressing
 - Indexed and indirect branches and calls
- Single-instruction binary-coded decimal (BCD) add and subtract
- Two external maskable interrupts
- Flexible interrupt handling:
 - Priority servicing of simultaneous interrupts
 - Software calls through interrupt vectors
 - Precise timing of interrupts with the capture latch
 - Software monitoring of interrupt status
- Supports all TMS7000 family expansion modes
- N-channel silicon-gate MOS technology
- 40-pin, 600 mil, dual-inline package

	TMS7040/20/00	TMS7042/02	TMS7742
Maximum oscillator frequency	5 MHz	8 MHz	5MHz
On-chip ROM (Kbytes)	A 2 2	4 9	4 (EPROM)
Internal RAM (bytes)	128	256	256
Interrupt levels: External Total	24	2 6	2 6
Timers/event counters: 13-bit 10-bit	1	2	2 1
I/O lines: Bidirectional Input only Output only	16 3 8	22 2 8	22 2 8
Additional features		Serial Port	Serial Port
Development support: Prototyping: EPROM Piggyback XDS EVM	TMS7742 SE70P162 Yes Yes	TMS7742 SE70P162 Yes Yes	– SE70P162 Yes Yes


2.3.2 TMS7742 EPROM (NMOS) Device Key Features

EPROM programming procedure compatible with the TMS2732

Flexible on-chip serial port:

- Asynchronous, Isosynchronous, or Serial I/O modes
- Two multiprocessor communication formats
- Error detection flags
- Fully software programmable (bits/character, parity, and stop bits)
 Internal or external baud-rate generator
 Separate baud-rate timer useable as a third timer

- Register-to-register architecture
- Memory-mapped ports for easy addressing -----
- Eight addressing formats, including:
 - Register-to-register arithmetic
 - Indirect addressing
 - Indexed and indirect branches and calls
- Single-instruction binary-coded decimal (BCD) add and subtract
- Two external maskable interrupts
- Flexible interrupt handling:
 - Priority servicing of simultaneous interrupts
 - Software calls through interrupt vectors
 - Precise timing of interrupts with the capture latch -
 - Software monitoring of interrupt status
- Fully compatible with TMS7020, TMS7040, and TMS7042
- Supports all TMS7000 family expansion modes -
- N-channel silicon-gate MOS technology
- 40-pin, 600 mil, dual-inline package



40-Pin DIP






Figure 2-4. Prototyping Devices Available for TMS70x2 and TMS7742 Devices

2-10

			ROM MODE S7742 ONLY)			
SIGNAL	PIN	I/O	DESCRIPTION	SIGNAL	I/O	DESCRIPTION
A0 LSb A1 A2 A3 A4 A5/RXD A6/SCLK/EC2 A7/EC1	6 7 8 9 10 16 15 11	1/0 1/0 1/0 1/0 1/0 1/0 1/0	A0-A4 and A7 are general-purpose bidirectional pins. A5 and A6 are input-only data pins. Data input/Serial port receiver Data input/Serial port clock/ Timer 2 event counter Data I/O/Timer 1 event counter	A7 A6 A5 A4 A3		A3−A7 are address lines.
B0 B1 B2 B3/TXD B4/ALATCH B5/R/W B6/ENABLE B7/CLKOUT	3 4 5 37 38 1 39 2	000000000000000000000000000000000000000	B0-B3 are outputs. B4-B7 are outputs in Single-Chip mode and memory interface pins in all other modes. Data output/Serial port transmitter Data output/Memory interface address latch strobe Data output/Memory read/write signal Data output/Memory interface enable strobe Data output/Internal clockout			p
C0 C1 C2 C3 C4 C5 C6 C7	28 29 30 31 32 33 34 35	1/0 1/0 1/0 1/0 1/0 1/0	Port C is a bidirectional data port. In Microprocessor, Peripheral-Expansion, and Full-Expansion modes, Port C is a multiplexed low address and data bus.	Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8	1/0 1/0 1/0 1/0 1/0	bidirectional
D0 D1 D2 D3 D4 D5 D6 D7	27 26 24 23 22 21 20 19	1/0 1/0 1/0 1/0 1/0 1/0	Port D is a bidirectional data port. In Microprocessor or Full-Expansion mode, it is the high address bus.	A8 A9 A11 A10 E A0 A1 A2		A0–A2 and A8–A11 are address lines. Chip enable
ĪNT1	13	1	Highest priority external maskable inter	rupt	•	
ĪNT3	12	_1	Lowest priority external maskable inter	rupt		
RESET	14	1	Reset	GND		V _{SS} for EPROM mode
мс	36	Ι	Mode control pin, V _{CC} for Microprocessor mode	G/V _{PP}		Program enable (21 V to program, (0 V to verify)
XTAL2/CLKIN	17	Ι	Crystal input for control of internal oscillator	GND		V _{SS} for EPROM mode
XTAL1	18	0	Crystal output for control of internal oscillator			
V _{CC}	25		Supply voltage (5 V)	V _{CC}		Supply voltage (5 V)
V _{SS}	40		Ground reference	GND		Ground reference

Table 2-4. TMS70x2 and TMS7742 Pin Descriptions

2.4 TMS70Cx2 and TMS77C82 Devices

2.4.1 TMS70Cx2 (CMOS) Key Features

	TMS70C40A/ C20A/C00A	TMS70C42/C02	TMS77C821
Max osc freq at 5 V ± 10 %	5 MHz	5 MHz 6 MHz	
On-chip ROM (Kbytes)	4 2 0	4 0	8 (EPROM)
Internal RAM (bytes)	128	256	256
Interrupt levels: External Total	2 4	2 6	26
Timers/event counters: 21-bit 13-bit 10-bit		2 - 1	2
I/O lines: Bidirectional Input only Output only	16 8 8	24 - 8	24 - 8
Additional features	-	Serial Port	Serial Port
Development support: Prototyping: EPROM Piggyback XDS EVM	SE70CP160A Yes Yes	TMS77C82† SE70CP162 Yes Yes Yes	SE70CP162 Yes Yes

† Advance information

- Flexible on-chip serial port:
 - Asynchronous, Isosynchronous, or Serial I/O modes
 - Two multiprocessor communication formats
 - Error detection flags
 - Fully software programmable (bits/char, parity, and stop bits)
 - Internal or external baud-rate generator
 - Separate baud-rate timer useable as a third timer
- Memory-mapped ports for easy addressing
- Eight addressing formats, including:
 - Register-to-register arithmetic
 - Indirect addressing
 - Indexed and indirect branches and calls
- Two external maskable interrupts
- Flexible interrupt handling:
 - Priority servicing of simultaneous interrupts
 - Software calls through interrupt vectors
 - Precise timing of interrupts with the capture latch
 - Software monitoring of interrupt status
- Wide voltage operating range, frequency range:
 - 2.5 V 0.8 MHz maximum
 - 6 V 7.5 MHz maximum
- Wake-Up power-down mode
- Silicon-gate CMOS technology
- 40-pin, 600 mil, dual-inline package, 44-pin PLCC


2.4.2 TMS77C82 (CMOS) Key Features (Advance Information)

This is advance information on a new product in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

	TMS70C40A/ C20A/C00A	TMS70C42/C02	TMS77C82†
Max osc freq at 5 V ± 10 %	5 MHz	6 MHz	7.5 MHz
On-chip ROM (Kbytes)	4 2 0	4 0	8 (EPROM)
Internal RAM (bytes)	128	256	256
Interrupt levels: External Total	2 4	2 6	2 6
Timers/event counters: 21-bit 13-bit 10-bit		2 1	2 - 1
I/O lines: Bidirectional Input only Output only	16 8 8	24 - 8	24 - 8
Additional features	-	Serial Port	Serial Port
Development support: Prototyping: EPROM Piggyback XDS EVM	SE70CP160A Yes Yes	TMS77C82† SE70CP162 Yes Yes	– SE70CP162 Yes Yes

† Advance information

- EPROM programming procedure compatible with '27C64 or '27C128
- Prototyping support for the TMS70C42
- Flexible on-chip serial port:
 - Asynchronous, Isosynchronous, or Serial I/O modes
 - Two multiprocessor communication formats
 - Error detection flags
 - Fully software programmable (bits/char, parity, and stop bits)
 - Internal or external baud-rate generator
 - Separate baud-rate timer useable as a third timer
- Memory-mapped ports for easy addressing
- Eight addressing formats, including:
 - Register-to-register arithmetic
 - Indirect addressing
 - Indexed and indirect branches and calls
- Two external maskable interrupts
- Flexible interrupt handling:
 - Priority servicing of simultaneous interrupts
 - Software calls through interrupt vectors
 - Precise timing of interrupts with the capture latch
 - Software monitoring of interrupt status
- Silicon-gate CMOS technology, 40-pin, 600 mil, dual-inline package



A. 40-Pin DIP

B. 44-Pin PLCC






Figure 2-6. Prototyping Devices Available for TMS70Cx2 and TMS77C82 Devices

·	OPERATION MODES		EPROM MODE (TMS77C82 ONLY)				
SIGNAL	PIN		1/0	DESCRIPTION	SIGNAL	I/O	DESCRIPTION
A0 LSb A1 A2 A3 A4/SCLK A5/RXD A6/EC2 A7/EC1	7 8 9 10 11 18 16 12	6 7 8 9 10 16 15 11	1/0 1/0 1/0 1/0 1/0 1/0	A0-A7 are general-purpose bidirectional pins. Data I/O/Serial port clock Data I/O/Serial port receiver Data I/O/Timer 2 event counter Data I/O/Timer 1 event counter	A7 A6 A5 A4 A3 <u>A12</u> FGM G		A3–A7 are address lines.
B0/T2OUT B1/T1OUT B2/TXD B3/TXD B4/ALATCH B5/R/W B6/ENABLE B7/CLKOUT	3 4 5 41 42 1 43 2	3 4 5 37 38 1 39 2	00000000	B0-B3 are outputs. B4-B7 are outputs in Single-Chip mode and memory interface pins in all other modes. B0 and B1 are outputs for Timer 2 and Timer 1. Data output/Serial port transmitter Data output/Memory interface address latch strobe Data output/Memory read/write signal Data output/Memory interface enable strobe Data output/Internal clockout			
CO C1 C2 C3 C5 C6 C7	31 32 33 34 35 36 37 38	28 29 30 31 32 33 34 35	1/0 1/0 1/0 1/0 1/0 1/0	Port C is a bidirectional data port. In Microprocessor, Peripheral-Expansion, and Full-Expansion modes, Port C is a multiplexed low address and data bus.	Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8	1/00 1/00 1/00 1/00 1/00	Q1–Q8 are bidirectional data lines.
D0 D1 D2 D3 D4 D5 D6 D7	30 29 27 26 25 24 22 21	27 26 24 23 22 21 20 19	1/0 1/0 1/0 1/0 1/0 1/0 1/0	Port D is a bidirectional data port. In Microprocessor and Full-Expansion modes, it is the high address bus.	A8 A9 A11 A10 E A0 A1 A2		A0–A2 and A8–A10 are address lines. Chip enable
ĪNT1	14	13	1	Highest priority maskable interrupt			
INT3	13	12	1	Lowest priority maskable interrupt			
RESET	15	14	1	Reset	GND		V _{SS} for EPROM mode
мс	40	36	1	Mode control pin, V _{CC} for Microprocessor mode	V _{PP}		Program enable (21 V to program, (0 V to verify)
XTAL2/CLKIN	19	17	I	Crystal input for control of internal oscillator	GND		V _{SS} for EPROM mode
XTAL1	20	18	0	Crystal output for control of internal oscillator			
Vcc	28	25		Supply voltage (positive)	V _{CC}		Supply voltage (5 V)
V _{SS}	23 39 44	40		Ground reference	GND		Ground reference

Table 2-5. TMS70Cx2 and TMS77C82[†] Pin Descriptions

† Advance information

2.5 TMS7742 and SE70P162 Prototyping Devices

2.5.1 TMS7742 EPROM (NMOS) Prototyping Device Key Features

The TMS7742 supports prototyping for the TMS7020, TMS7040, and the TMS7042 up to a maximum operational frequency of 5 MHz.

	TMS7040/20/00	TMS7042/02	TMS7742
Maximum oscillator frequency	S Mise	a Miaz	5MHz
On-chip ROM (Kbytes)	4 2 0	4 0	4 (EPROM)
Internal RAM (bytes)	128	256	256
Interrupt levels. External Total	2 4	20	2 6
Timers/event counters: 13-bit 10-bit	t -	21	2
1/O lines: Bidirectional Input only Output only	16 8 8	22 2 8	22 2 8
Additional features	-	Serial Port	Serial Pont
Development support: Prototyping: EPROM	TMS7742 SE70P162	TMS7742 SE70P162	SE70P162
Piggyback XDS EVM	SE70P162 Yes Yes	Yes Yes	SE/UF 102 Yes Yes

- EPROM programming procedure compatible with the TMS2732
- Flexible on-chip serial port:
 - Asynchronous, Isosynchronous, or Serial I/O modes
 - Two multiprocessor communication formats
 - Error detection flags

 - Fully software programmable Internal or external baud-rate generator
 - Separate baud-rate timer useable as a third timer
- Register-to-register architecture
- Memory-mapped ports for easy addressing
- Eight addressing formats, including:
 - Register-to-register arithmetic Indirect addressing

 - Indexed and indirect branches and calls
- Single-instruction binary-coded decimal (BCD) add and subtract
- Two external maskable interrupts

Flexible interrupt handling:

- Priority servicing of simultaneous interrupts
- Software calls through interrupt vectors
- Precise timing of interrupts with the capture latch
- Software monitoring of interrupt status
- Supports all TMS7000 family expansion modes
- N-channel silicon-gate MOS technology
- 40-pin, 600 mil, dual-inline package

2.5.2 SE70P162 (NMOS) Piggyback Prototyping Device Key Features

The SE70P162 supports full-frequency prototyping for the TMS7020, TMS7040, and TMS7042.

	TMS7040/20/00	TMS7042/02	TM57742
Maximum oscillator frequency	5 MHz	3 M 32	5MHz
On-chip ROM (Kbytes)	4 2 0	4 0	4 (EPROM)
Internal RAM (bytes)	128	256	256
Interrupt levels External Total	2 4	2 6	26
Timers/event counters: 13-bit 10-bit	1	?	2
I/O lines: Bidirectional Input only Output only	16 8 8	22 2 8	22 2 8
Additional features	-	Serial Port	Serial Port
Development support: Prototyping:			
EPROM Piggyback XDS	TMS7742 SE70P162 Yes	TMS7742 SE70P162 Yes	SE70P162 Yes
ÊVĂ	Yes	Yes	Yes


- Uses TMS2764 or TMS27128 EPROMs in a piggyback socket _
- Register-to-register architecture _
- Flexible on-chip serial port:
 - Asynchronous, Isosynchronous, or Serial I/O modes
 - Two multiprocessor communication formats
 - -Error detection flags

 - Fully software programmable
 Internal or external baud-rate generator
 Separate baud-rate timer useable as a third timer
- Memory-mapped ports for easy addressing

Eight addressing formats, including:

- Register-to-register arithmetic
- Indirect addressing
- Indexed and indirect branches and calls -
- Single-instruction binary-coded decimal (BCD) add and subtract
- Two external maskable interrupts
- Flexible interrupt handling:
 - Priority servicing of simultaneous interrupts Software calls through interrupt vectors

 - Precise timing of interrupts with the capture latch
 - Software monitoring of interrupt status
- Fully compatible with TMS7042 at 8 MHz
- 40-pin, 600 mil, dual-inline package



Ceramic 40-Pin DIP




Figure 2-7. TMS7742 Pinout

Ceramic 40-Pin DIP

Figure 2-8. SE70P162 Pinout

		OPE	RATION MODES			ROM MODE \$7742 ONLY)	
SIGNAL	PIN					DESCRIPTION	
A0 LSb A1 A2 A3 A4 A5/RXD A6/SCLK/EC2 A7/EC1	6 7 8 9 10 16 15 11	1/0 1/0 1/0 1/0 1/0 1/0	A0-A4 and A7 are general-purpose bidirectional pins. A5 and A6 are input-only data pins. Data input/Serial port receiver Data input/Serial port clock/ Timer 2 event counter Data I/O/Timer 1 event counter	A7 A6 A5 A4 A3		A3–A7 are address lines.	
B0 B1 B2 B3/TXD B4/ALATCH B5/R/W B6/ENABLE B7/CLKOUT	3 4 5 37 38 1 39 2	000000000000000000000000000000000000000	B0-B3 are outputs. B4-B7 are outputs in and memory interface pins in all other mo Data output/Serial port transmitter Data output/Memory interface address lat Data output/Memory read/write signal	BO-B3 are outputs. B4-B7 are outputs in Single-Chip mode and memory interface pins in all other modes. Data output/Serial port transmitter Data output/Memory interface address latch strobe Data output/Memory read/write signal Data output/Memory interface enable strobe			
C0 C1 C2 C3 C4 C5 C6 C6 C7	28 29 30 31 32 33 34 35	1/0 1/0 1/0 1/0 1/0 1/0	Port C is a bidirectional data port. In Microprocessor, Peripheral-Expansion, and Full-Expansion modes, Port C is a multiplexed low address and data bus.	Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8	<u>\000000000</u>	Q1-Q8 are bidirectional data lines.	
D0 D1 D2 D3 D4 D5 D6 D7	27 26 24 23 22 21 20 19	1/0 1/0 - - - - -	Port D is a bidirectional data port. In Microprocessor and Full-Expansion modes, it is the high address bus.	A8 A9 A11 A10 E A0 A1 A2		A0−A2 and A8−A11 are address lines. Chip enable	
ĪNT1	13	1	Highest priority external maskable interrup	ot			
INT:3	12	1	Lowest priority external maskable interrup	t			
RESET	14	1	Reset	GND		V _{SS} for EPROM mode	
MC	36	ł	Mode control pin, V _{CC} for Microprocessor mode	G/V _{PP}		Program enable (21 V to program, (0 V to verify)	
XTAL2/CLKIN	17	1	Crystal input for control of internal oscillator	GND		V _{SS} for EPROM mode	
XTAL1	18	0	Crystal output for control of internal oscillator				
V _{CC}	25		Supply voltage (5 V)	V cc		Supply voltage (5 V)	
V _{SS}	40		Ground reference	GND		Ground reference	

Table 2-6. TMS7742 and SE70P162 Pin Descriptions

2.6 SE70CP160 and SE70CP162 Prototyping Devices

2.6.1 SE70CP160 (CMOS) Piggyback Prototyping Device Key Features

The SE70CP160 supports prototyping development for the TMS70C20 and the TMS70C40.

	TMS70C40A/ C20A/C00A	TMS70C42/C02	TMS77C821
Max osc freq at 5 V ± 10 %	5 MHz	6 MHz	7.5 MHz
On-chip ROM (Kbytes)	4 2 0	4 0	8 (EPROM)
Internal RAM (bytes)	128	256	256
Interrupt levels: External Total	24	26	26
Timers/event counters: 21-bit 13-bit 10-bit	1-1	2	2
I/O lines: Bidirectional input only Output only	16 8 8	24 8	24
Additional features	-	Serial Port	Serial Port
Development support: Prototyping: EPROM	ŧ	TM\$77C821	-
Piggyback XDS EVM	SE70CP160A Yes Yes	SE70CP162 Yes Yes	SE70CP162 Yes Yes

† Advance information

- Uses '27C64, '27C128, or compatible EPROMs in a piggyback socket
- Register-to-register architecture
- Memory-mapped ports for easy addressing _
- Eight addressing formats, including:
 - Register-to-register arithmetic
 - Indirect addressing
 - Indexed and indirect branches and calls
- Single-instruction binary-coded decimal (BCD) add and subtract
- Two external maskable interrupts
- Flexible interrupt handling:
 - Priority servicing of simultaneous interrupts Software calls through interrupt vectors

 - Precise timing of interrupts with the capture latch
 - Software monitoring of interrupt status

Wide voltage operating range, frequency range: - 2.5 V - 0.8 MHz maximum - 6 V - 6.5 MHz maximum

- Two power-down modes:
 - Wake-up (160 µA at 1 MHz typical)
 - Halt (10 µÅ typical)
- Fully compatible with TMS70Cx0 devices
- Silicon-gate CMOS technology
- 40-pin, 600 mil, dual-inline package

2.6.2 SE70CP162 (CMOS) Piggyback Prototyping Device Key Features

¢	TMS70C40A/ C20A/C00A	TMS70C42/C02	TM\$77C821
Max osc freq at 5 V ± 10 %	5 MHz	6 MHz	7.5 MHz
On-chip ROM (Kbytes)	4 2 0	4 0	8 (EPROM)
internal RAM (bytes)	128	256	256
Interrupt levels: External Total	24	2 6	2 6
Timers/event counters: 21-bit 13-bit 10-bit	1	2 	2 1
I/O lines: Bidirectional Input only Output only	16 8 8	24 	24
Additional features	-	Serial Point	Serial Port
Development support: Prototyping: EPROM	+	TM\$77C821	-
Piggyback XDS EVM	SE70CP160A Yes Yes	SE70CP162 Yes Yes	SE70CP162 Yes Yes

The SE70CP162 supports prototyping development for the TMS70C42.

† Advance information

- Uses '27C64, '27C128, or compatible EPROMs in a piggyback socket
- Flexible on-chip serial port: _
 - Asynchronous, Isosynchronous, or Serial I/O modes
 - Two multiprocessor communication formats
 - Error detection flags
 - Fully software programmable (bits/character, parity, and stop bits) Internal or external baud-rate generator

 - Separate baud-rate timer useable as a third timer
- Register-to-register architecture
- Memory-mapped ports for easy addressing ----
- **Eight addressing formats** -
- Single-instruction binary-coded decimal (BCD) add and subtract ----
- Two external maskable interrupts ----
- Flexible interrupt handling: -
 - Priority servicing of simultaneous interrupts Software calls through interrupt vectors

 - Precise timing of interrupts with the capture latch
 - Software monitoring of interrupt status

Wide voltage operating range, frequency range: - 2.5 V – 0.8 MHz maximum - 6 V – 7.5 MHz maximum

- Wake-Up power-down mode ----
- Fully compatible with TMS70Cx0 devices
- Silicon-gate CMOS technology
- 40-pin, 600 mil, dual-inline package -

	T		
B5/R/W 🚺 1	(J	40 I Vss
B7/CLKOUT			39 B6/ENABLE
во 🛛 з	o Vcc	V _{CC} •	38 B4/ALATCH
B1 🚺 4	o A12	PGM o	37 B3
B2 🚺 5	o A7	A13 o	36 MC
A0[6	o A6	A8 o	35 C7
A1[]7	o A5	A9 o	34 C6
A2 🛛 8	o A4	A11 o	33 C5
A3[]9	o A3	G٥	32 C4
A4 🚺 10	o A2	A10 o	31 C3
A7/EC1 11	o A1	Ēo	30 C2
INT3 12	o A0	D7 o	29 C1
INT1 13	o D0	D6 o	28 CO
RESET [14	o D1	D5 o	27 D0
A6 🚺 15	o D2	D4 o	26 D1
A5 🚺 16	o Vss	D3 o	25 VCC
XTAL2/CLKIN			24 D2
XTAL1 🚺 18			23 D3
D7 🚺 19			22 D4
D6 🛛 20			21 D5

Ceramic 40-Pin DIP

		T	· · ·
B5/R/W[1		\mathbf{O}	40 VSS
B7/CLKOUT			39 B6/ENABLE
B0/T2OUT 🛛 3	• V _{CC}	Vcc •	38 B4/ALATCH
B1/T1OUT	o A12	PGM 0	37 B 3/TXD
B2[5	o A7	A13 0	36 MC
A0 [6	o A6	A8 o	35 C7
A1 7	o A5	A9 o	34 C6
A2[8	o A4	A11 0	33 C5
A3[9	o A3	G۰	32] C4
A4/SCLK[10	o A2	A10 0	31 C3
A7/EC1 🚺 11	o A1	Ĕo	30 C2
INT3[12	o A0	D7 0	29 C1
INT1 [13		D6 o	28 CO
RESET 14	o D1	D5 o	27 D0
A6/EC2[15	o D2	D4 o	26 D1
A5/RXD[16	o ∨ _{SS}	D3 o	25 VCC
XTAL2/CLKIN			24 D2
XTAL1 🛛 18			23 D3
D7[19			22 D4
D6[20			21 D5
			_

Figure 2-9. SE70CP160 Pinout

Ceramic 40-Pin DIP

Figure 2-10. SE70CP162 Pinout

TMS7000 Family Devices - SE70CP160 and SE70CP162 Prototyping Devices

SIGNAL	PIN	I/0	DESCRIPTION
A0 LSb A1 A2 A3 A4/SCLK A5/RXD A6/EC2 A7/EC1	6 7 8 9 10 16 15 11	1/0 1/0 1/0 1/0 1/0 1/0 1/0	A0-A4 and A7 are general-purpose bidirectional pins. Data I/O/Serial port receiver Data I/O/Serial port clock/Timer 2 event counter Data I/O/Timer 1 event counter
B0/T2OUT B1/T1OUT B2 B3/TXD B4/ALATCH B5/R/W B6/ENABLE B7/CLKOUT	3 4 5 37 38 1 39 2	00000000	B0-B3 are outputs. B4-B7 are outputs in Single-Chip mode and memory interface pins in all other modes. B0 and B1 also contain the timer output functions. Data output/Serial port transmitter Data output/Memory interface address latch strobe Data output/Memory interface read/write signal Data output/Memory interface enable strobe Data output/Internal clockout
C0 C1 C2 C3 C4 C5 C6 C7	28 29 30 31 32 33 34 35	1/0 1/0 1/0 1/0 1/0 1/0 1/0	Port C is a bidirectional data port. In Microprocessor, Peripheral- Expansion, and Full-Expansion modes, Port C is a multiplexed low address/data bus.
D0 D1 D2 D3 D4 D5 D6 D7	27 26 24 23 22 21 20 19	1/0 1/0 1/0 1/0 1/0 1/0 1/0	Port D is a bidirectional data port. In Microprocessor and Full- Expansion modes, it is the high address bus.
ÎNT1	13	1	Highest priority maskable interrupt
ĪNĪ3	12		Lowest priority maskable interrupt
RESET	14		Device reset
MC	36	1	Mode control pin, V _{CC} for Microprocessor mode
XTAL2/CLKIN	17		Crystal input for control of internal oscillator
XTAL1	18	0	Crystal output for control of internal oscillator
V _{CC}	25		Supply voltage (5 V)
V _{SS}	40		Ground réference

Table 2-7. SE70CP162 Pin Descriptions[†]

[†] For SE70CP160 pin descriptions, refer to the TMS70Cx0 device pin description table on page 2-7.

2-24

.

3. TMS7000 Family Architecture


This section discusses the internal architecture of the TMS7000 family³ devices. Topics in this section include:

Section

P	a	ge

- Chip RAM and Registers	້
- Chip General Purpose I/O Ports	3-5
IOS Low-Power Modes	
errupts and System Reset	3-24
ial Port (TMS70x2 and TMS70Cx2 Devices Only) .	
	- Chip General Purpose I/O Ports mory Modes tem Clock Options IOS Low-Power Modes errupts and System Reset grammable Timer/Event Counters

Figure 3-1 shows the major components of the TMS7000 family devices' internal architecture.



TMS70x2 and TMS70Cx2 devices only

Figure 3-1. TMS7000 Family Block Diagram

TMS7000 and TMS7000 family refer to all TMS7000 devices as described in Section 2. 3

3.1 On-Chip RAM and Registers

TMS7000 family devices have a 64K-byte maximum memory address space. On-chip and off-chip memory address space varies according to the particular family member used and mode selected (see Section 3.3, Memory Modes). The following sections discuss the Register File (RF), the Peripheral File (PF), and three CPU registers: the Stack Pointer (SP), the Status Register (ST), and the Program Counter (PC).

3.1.1 Register File (RF)

On-chip RAM is called the **Register File** (RF). Depending upon the device used, the RF has either 128 or 256 bytes of memory treated as registers R0-R127 or R0-R255. These are located in lower memory as follows:

Device	Number of Registers	Register Range	Memory Address
TMS70x0	128	R0-R127	>0000 - >007F
TMS70Cx0	128	R0-R127	>0000 - >007F
TMS70x2	256	R0-R255	>0000 - >00FF
TMS70Cx2	256	R0-R255	>0000 - >00FF


The first two registers, **R0** and **R1**, are also referred to as **Register A** and **Register B**, respectively. Several instructions use Register A or B implicitly as either the source or destination register. For example, the STSP instruction stores the contents of the Stack Pointer in Register B. Other instructions may use Registers A or B to save memory or increase execution speed. Unless otherwise indicated, any register in the Register File can be used as a source or destination register.

3.1.2 Peripheral File (PF)

The **Peripheral File** (PF) is mapped into locations >0100 to >01FF, which are referred to as PO-P255. These Peripheral-File locations contain the 8-bit PF registers, used for interrupt control, parallel I/O ports, timer control, memory-expansion control, and serial port control. All PF addresses not used onboard the TMS7000 are mapped externally in all modes except Single-Chip. Several instructions, called Peripheral-File instructions, communicate with the PF registers, allowing easy use of externally-mapped peripheral devices.

3.1.3 Stack Pointer (SP)

The **Stack Pointer** (SP) is an 8-bit CPU register that points to the top of the stack. The stack is physically located in the on-chip RAM, or RF. When the stack is used, the SP points to the last or top entry on the stack. During reset, the SP is loaded with >01. The SP is loaded from Register B (R1) via the LDSP instruction and initialized to any other value by executing a stack initialization program such as the one illustrated in Figure 3-2. This feature allows the stack to be located anywhere in the Register File. The SP is loaded into Register B via the STSP command. The SP is automatically incremented when data is pushed onto the stack and automatically decremented after data is popped from the stack.





3.1.4 Status Register (ST)

The **Status Register** (ST) is an 8-bit CPU register that contains three conditional status bits – carry (C), sign (N), zero (Z) – and a global interrupt enable bit (I). The C, N, and Z bits are used for arithmetic operations, bit rotating, and conditional branching.

MSb	7	6	5	4	3	2	1	0	LSP
	С	Ν	Z	Ι	FL	JTUR	ΕU	6E]

Figure 3-3. Status Register (ST)

Carry (C) Bit Used as carry-in/carry-out for most rotate and arithmetic instructions.

Negative (N) Bit

Contains the most significant bit of the destination operand contents after instruction execution.

Zero (Z) Bit Contains a 1 when the destination operand equals zero after instruction execution.

Global Interrupt Enable (I) Bit

Enables/disables all interrupts. The EINT (Enable Interrupts) instruction sets this bit to 1; the DINT (Disable Interrupts) instruction clears it.

This bit must be set to a 1 for interrupts to be acknowledged. However, the individual interrupt flag bits can be set whether this bit is set to a 1 or a 0.

Jump-on-condition instructions are also associated with the C, N, and Z status bits to provide conditional program-flow options.

During reset all bits in the Status Register are cleared. During other interrupts, the Status Register is saved on the stack and can be accessed via the PUSHST and POPST instructions.

3.1.5 Program Counter (PC)

The 16-bit **Program Counter** (PC) consists of two 8-bit registers in the CPU. These registers contain the MSB and the LSB of a 16-bit address: the **Program Counter High** (PCH) and **Program Counter Low** (PCL).

The PC acts as the 16-bit address pointer of the opcodes and operands in memory of the currently executing instruction. During reset, the MSB and the LSB of the PC are loaded into Register A and Register B, respectively.

3.2 On-Chip General Purpose I/O Ports

TMS7000 devices have 32 I/O pins organized as four 8-bit parallel Ports A, B, C, and D.

Port A TMS70x0 and TMS70Cx0 devices - Port A is an input-only port

TMS70x2 devices – A0-A4 and A7 are bidirectional data pins; A5 and A6 are input-only data pins

- **TMS70Cx2** devices Port A is fully bidirectional
- **Port B** All devices Port B is an output-only port

Port C,

Port D All devices – both ports are bidirectional; they are also used as the address/data bus for memory expansion

Ports A, C, and D are each controlled and accessed via individual **Data-Di**rection Registers and **Data Registers** in the Peripheral File. Output-only port B has only a Data Register. The *Data Register* contains the value to be input or output; the *Data-Direction Register* indicates whether the value is an input or an output. I/O pins can be individually designated as input or output by writing a 1 or 0 to a corresponding bit in their PF Data-Direction Register. A 1 makes the pin an *output*, a 0 makes the pin an *input*.

Writing to the Data-Direction Register does not affect the value in the Data Register. This allows all bidirectional pins to be used for either input or output by only changing the Data-Direction Register.

During a hardware reset, all Data-Direction Registers are cleared, forcing all bidirectional ports to their high-impedance input state. It is good practice to load Ports A, C, and D Data Registers before programming any bidirectional bits as outputs. During a hardware reset, Port B is set to all 1s.

Caution:

When any port is configured as an output-only port, applying an external potential to its pins may affect system reliability. The value read at the port pins will be the same as the last value internally written to the port. Reading the port returns the value at the pins, which can override the data written to the port.

Figure 3-4 (page 3-6) shows the logic for each bidirectional I/O line.




Figure 3-4. Bidirectional I/O Logic

1/0	SINGLE-CHIP MODE	PERIPHERAL- EXPANSION MODE	FULL-EXPANSION MODE	MICROPROCESSOR MODE
Port A	8 input pins A7=A7/EC1	8 input pins A7=A7/EC1	8 input pins A7=A7/EC1	8 input pins A7=A7/EC1
Port B	8 output pins	4 output pins 4 bus control signals	4 output pins 4 bus control signals	4 output pins 4 bus control signals
Port C	8 I/O pins	8-bit address/data bus	8-bit low address/data bus (LSB)	8-bit low address/data bus (LSB)
Port D	8 I/O pins	8 I/O pins	8-bit high address bus (MSB)	8-bit high address bus (MSB)
Total I/O Pins Available	8 input pins 8 output pins 16 I/O pins	8 input pins 4 output pins 8 I/O pins	8 input pins 4 output pins	8 input pins 4 output pins
Total Memory Pins	None	8 address/data (multiplexed) 4 memory control	16 address/data 4 memory control	16 address/data 4 memory control

.

1/0	SINGLE-CHIP MODE	PERIPHERAL- EXPANSION MODE	FULL-EXPANSION MODE	MICROPROCESSOR MODE
Port A	6 I/O pins 2 input pins A5=A5/RX A6=A6/SCLK/EC2 A7=A7/EC1			
Port B	8 output pins B3=B3/TX	4 output pins 4 bus control signals B3=B3/TX	4 output pins 4 bus control signals B3=B3/TX	4 output pins 4 bus control signals B3=B3/TX
Port C	8 I/O pins	8-bit address/data bus	8-bit low address/data bus (LSB)	8-bit low address/data bus (LSB)
Port D	8 I/O pins	8 I/O pins	8-bit high address bus (MSB)	8-bit high address bus (MSB)
Total I/O Pins Available	2 input pins 8 output pins 22 I/O pins	2 input pins 4 output pins 14 I/O pins	2 input pins 4 output pins 6 I/O pins	2 input pins 4 output pins 6 I/O pins
Total Memory Pins	None	8 address/data (multiplexed) 4 memory control	16 address/data 4 memory control	16 address/data 4 memory control

Table 3-2. TMS70x2 Port Configuration

I/O	SINGLE-CHIP MODE	PERIPHERAL- EXPANSION MODE	FULL-EXPANSION MODE	MICROPROCESSOR MODE
Port A	8 I/O pins A4=A4/SCLK A5=A5/RXD A6=A6/EC2 A7=A7/EC1	8 I/O pins A4=A4/SCLK A5=A5/RXD A6=A6/EC2 A7=A7/EC1	8 I/O pins A4=A4/SCLK A5=A5/RXD A6=A6/EC2 A7=A7/EC1	8 !/O pins A4=A4/SCLK A5=A5/RXD A6=A6/EC2 A7=A7/EC1
Port B	8 output pins B3=B3/TXD B1=B1/T1OUT B0=B0/T2OUT	4 output pins4 output pins4 bus control4 bus controlsignalssignalsB3=B3/TXDB3=B3/TXDB1=B1/T1OUTB1=B1/T1OUTB0=B0/T2OUTB0=B0/T2OUT		4 output pins 4 bus control signals B3=B3/TXD B1=Bî/T1OUT B0=B0/T2OUT
Port C	8 I/O pins	8-bit address/data bus	8-bit low address/data bus (LSB)	8-bit low address/data bus (LSB)
Port D	8 I/O pins	8 I/O pins	8-bit high address bus (MSB)	8-bit high address bus (MSB)
Total I/O Pins Available	8 output pins 24 I/O pins	4 output pins 16 I/O pins	4 output pins 8 I/O pins	4 output pins 8 I/O pins
Total Memory Pins	None	8 address/data (multiplexed) 4 memory control	16 address/data 4 memory control	16 address/data 4 memory control

3.2.1 Port A

On **TMS70x0** and **TMS70Cx0** parts, Port A is an 8-bit high-impedance input-only port, providing eight general-purpose input lines. Pin A7/EC1 may also be used to clock the on-chip timer/event counter (see Section 3.7, Programmable Timer/Event Counters).

On **TMS70x2** parts, pins A0-A4 and pin A7/EC1 of Port A are bidirectional I/O lines. Pins A5 and A6 are general-purpose input-only pins that also have other functions when using the serial port. Pin A5/RXD receives incoming serial data and pin A6/SCLK/EC2 is the serial clock input or output. Pins A6/SCLK/EC2 and A7/EC1 may also be used to clock the on-chip timer/event counters, Timer 2 and Timer 1, respectively.

On **TMS70Cx2** devices, Port A is a fully-bidirectional I/O port. However, pins A5/RXD and A4/SCLK serve as the serial data receive pin and serial clock, respectively, when the serial port is used. Pins A6/EC2 and A7/EC1 may be used to clock the on-chip timer/event counters, Timer 2 and Timer 1, respectively. Note that SCLK has been moved to A4 on the TMS70Cx2 devices from A6 on the TMS70x2 devices. This frees up EC2 to be used at the same time as SCLK.

3.2.2 Port B

In *Single-Chip mode*, Port B is an 8-bit general-purpose output port. Reading Port B returns the value written to the pins unless modified by an external value at the pins.

In *all other memory modes*, Port B is split into two parts. The lower nibble (pins B0–B3) are general-purpose output-only pins. The most significant nibble (pins B4–B7) contains the bus control signals: ALATCH, R/W, ENABLE, and CLKOUT.

On **TMS70x2** and **TMS70Cx2** devices, pin B3 is also the serial output line (TXD) for the serial port.

3.2.3 Port C

In *Single-Chip mode*, Port C is an 8-bit bidirectional I/O port. Any of its eight pins may be individually programmed as an input or output line.

In *all other memory modes*, Port C becomes a multiplexed address/data port for the off-chip memory bus. In this case, Port C provides the least significant byte of a 16-bit address, followed by eight bits of read or write data. (Port D provides the most significant byte of the 16-bit address.)

3.2.4 Port D

In *Single-Chip* or *Peripheral-Expansion mode*, Port D is an 8-bit bidirectional I/O port. Any of its eight pins may be individually programmed as an input or output line under software control.

In *Full-Expansion* and *Microprocessor modes*, Port D becomes a multiplexed address/data port for the off-chip memory bus. In this case, Port D provides the most significant byte of a 16-bit address. (Port C provides the least significant byte of the 16-bit address.)

3.3 Memory Modes

The TMS7000 can address up to 64K bytes. Four memory modes can be selected by a combination of software and hardware: the **Single-Chip**, **Peripheral-Expansion**, **Full-Expansion**, and **Microprocessor modes**.

The **Mode Control** (MC) input pin forces the TMS7000 into Microprocessor mode when set to a V_{CC} . If the MC pin is held at V_{SS} , the remaining memory modes can be selected by bits 6 and 7 of the Peripheral File I/O Control Register (IOCNT0 – P0), as shown in Table 3-4.

	MODE SELECT CONDITIONS				
MODE	MODE CONTROL PIN (MC)	IOCN BITS			
Single-Chip	V _{SS}	0	0		
Peripheral-Expansion	V _{SS}	0	1		
Full-Expansion	V _{SS}	1	0		
Microprocessor	V _{CC}	Х	Х		

Table 3-4. Mode Selection Conditions (MC Pin)

Note: X = Don't Care

During reset the IOCNTO register is set to a 0. (Refer to Section 3.6 for a detailed description of reset and the initialization procedure for the IOCNTO register.) Table 3-5 and Table 3-6 summarize the four memory modes.

Table 3-5. TMS70x0 and TMS70Cx0 Memory Map

-	SINGL	E-CHIP	PERIPHERAL- EXPANSION		FULL EXPANSION		MICROPROCESSOR
>0000 >007F	Register File		Register File		Register File		Register File
>0080 >00FF	Reserved		Reserved		Reserved		Reserved
>0100 >010B	On-Chip I/O		On-Chip I/O		On-Chip I/O		On-Chip I/O
>010C							
>0200			Peripheral Expansion		Peripheral	Expansion	Peripheral Expansion
>0201	Not Available		Not Av	vailable	Memory I	Expansion	Memory Expansion
>F000	4K ROM		4K ROM		4K ROM		
>F800							
>FFFF		2K ROM		2K ROM	 	2K ROM	

'70x2	SINGLE-CHIP	PERIPHERAL- EXPANSION	FULL EXPANSION	MICRO- PROCESSOR	′70Cx2
>0000	Register File	Pagister File	Persister File	Persister File	>0000
>00FF	Register File	Register File	Register File	Register File	>00FF
>0100	On-Chip I/O				>0100
>0117	On-Chip I/O	On-Chip I/O	On-Chip I/O	On-Chip I/O	>0123
>0118		Porinheral Expansion	Peripheral Expansion		>0124
>01 F F		renpheral Expansion	Penpheral Expansion		>01 F F
>0200	Not Available	Not Available	Not Available	Moment Evenneign	>0200
>EFFF	NOT AVAILABLE		NOT AVAILABLE	Memory Expansion	>EFFF
>F000	4K ROM	4K ROM	4K ROM		>F000
>FFFF					>FFFF

Table 3-6. TMS70x2 and TMS70Cx2 Memory Map

Table 3-7. TMS70x0 and TMS70Cx0 Peripheral Memory Map

			SINGLE-CHIP	PERIPHERAL- EXPANSION	FULL- EXPANSION	MICRO- PROCESSOR
P 0	>0100	IOCNT0		I/O Control re	gister	
P1	>0101	-		Reserved		
P2	>0102	T1DATA		Timer 1 data		
P3	>0103	T1CTL		Timer 1 contro		
P4	>0104	APORT	Port A data			
P5	>0105	-	Reserved			
P6	>0106	BPORT	Port B Data	†		
P7	>0107	-	Reserved			
P8	>0108	CPORT		Port C Data	· · · · · · · · · · · · · · · · · · ·	
P9	>0109	CDDR	Port C Data- Direction Register	Peripheral Exp	ansion	
P10	>010A	DPORT	Port D) Data		
P11	>010B	DDDR	Port D Data-Di	rection Register		
P12- P255	>010C- >01FF		Not available	Peripheral Exp	ansion	

[†] In expansion modes, Port B is referenced in a special manner. See the Port B discussion on page 3-17.

		[SINGLE-CHIP	PERIPHERAL- EXPANSION	FULL- EXPANSION	MICRO- PROCESSOR	
PO	>0100	IOCNT0		I/O Control re	gister 0		
F1	>0101	-		Reserved			
F'2	>0102	T1DATA		Timer 1 Data			
F'3	>0103	T1CTL		Timer 1 Contr	ol		
F'4	>0104	APORT		Port A Data			
P5	>0105	ADDR		Port A Data-D	irection Register		
F'6	>0106	BPORT	Port B Data	†			
F'7	>0107	-		Reserved			
F'8	>0108	CPORT		Port C Data			
P9	>0109	CDDR	Port C Data-Dir- ection Register	Peripheral Exp	ansion		
P10	>010A	DPORT	Port D Data				
P11	>010B	DDDR	Port D Data-Direction Register				
P12- P15	>010C- >010F		Not available				
P16	>0110	IOCNT1		I/O Control R	egister 1		
		SMODE		First Write after reset – Serial Mode register			
P17	>0111	SCTLO		Write - Serial	Control register 0		
		SSTAT		Read - Serial	port status register		
P18	>0112	T2DATA		Timer 2 Data			
P19	>0113	T2CTL		Timer 2 Contr	ol		
P20	>0114	T3DATA	Timer 3 Data				
P21	>0115	SCTL1		Serial Control	register 1		
P22	>0116	RXBUF	Receiver Buffer				
P23	>0117	TXBUF		Transmitter Bu	uffer		
P24- P225	>0118 >01FF		Not available	Peripheral Exp	bansion		

Table 3-8. TMS70x2 Peripheral Memory Map

[†] In expansion modes, Port B is referenced in a special manner. See the Port B discussion on page 3-17.

			SINGLE-CHIP	PERIPHERAL- EXPANSION	FULL- EXPANSION	MICRO- PROCESSOR
P0	>0100	IOCNT0	I/O Control register 0			
P1	>0101	IOCNT2	I/O Control regist	er 2		
P2	>0102	IOCNT1	I/O Control regist	er 1		
P3	>0103		Reserved			
P4	>0104	APORT	Port A Data			
P5	>0105	ADDR	Port A Data-Direc	tion Register		
P6	>0106	BPORT	Port B data	†		
P7	>0107	-		Reserved		
P8	>0108	CPORT	Port C Data			
P9	>0109	CDDR	Port C Data-Dir- ection Register	Peripheral Exp	pansion	
P10	>010A	DPORT	Port D) Data		
P11	>010B	DDDR	Port D Data Direction Register			
P12	>010C	T1 MSDATA	Timer 1 MSB decrementer reload register/MSB readout latch			
P13	>010D	T1LSDATA	Timer 1 LSB reload register/LSB decrementer value			
P14	>010E	T1CTL1	Timer 1 control register 1/MSB readout latch			
P15	>010F	T1CTL0	Timer 1 contro	Timer 1 control register 0/LSB capture latch value		
P16	>0110	T2MSDATA	Timer 2 MSB c	Timer 2 MSB decrementer reload register/MSB readout latch		
P17	>0111	T2LSDATA	Timer 2 LSB re	Timer 2 LSB reload register/LSB decrementer value		
P18	>0112	T2CTL1	Timer 2 contro	l register 1/MSB rea	adout latch	
P19	>0113	T2CTL0	Timer 2 contro	l register 0/LSB cap	oture latch value	
P20	>0114	SMODE	Serial port mod	de control register		
P21	>0115	SCTL0	Serial port con	trol register 0		
P22	>0116	SSTAT	Serial port Stat	us Register		
P23	>0117	T3DATA	Timer 3 reload	register/decremente	er value	
P24	>0118	SCTL1	Serial port con	trol register 1		
P25	>0119	RXBUF	Receiver buffer	·		
P26	>011A	TXBUF	Transmitter but	ffer		
P27- P35	>011B- >0123		Reserved			
P36- P255	>0124- >01FF		Not available	Peripheral Exp	bansion	

Table 3-9. TMS70Cx2 Peripheral Memory Map

¹ In expansion modes, Port B is referenced in a special manner. See the Port B discussion on page 3-17.

3.3.1 Single-Chip Mode

Single-Chip mode is selected when:

$MC = V_{SS}$ and PF Register IOCNT0 = 00XX XXXX

In Single-Chip mode, the TMS7000 family devices function as standalone microcomputers with no off-chip memory-expansion bus. User memory consists of the RAM register file and ROM. All 32 I/O lines may be used for various purposes, such as scanning keyboards, driving displays, and controlling other mechanisms. The four ports are configured as shown in Figure 3-5.




Figure 3-5. I/O Ports - Single-Chip Mode

Figure 3-6 shows the Single-Chip mode memory map. The unused Peripheral File (PF) locations and off-chip memory addresses cannot be addressed. If you attempt to read one of these locations, an undefined value is returned. Writing to these addresses has no effect. Peripheral-File registers PO-P11 reference the I/O ports and other on-chip functions. Table 3-7, Table 3-8, and Table 3-9 list the Peripheral-File registers that are available in Single-Chip mode.




Figure 3-6. Single-Chip Mode Memory Map

TMS7000 Family Architecture – Memory Modes

- **Port A** is accessed via PF register **P4** (APORT). When P4 is read, such as with a MOVP (Move from PF) instruction, the value on the Port A input pins is returned. The input data is read approximately two machine cycles before the completion of the instruction.
 - On the TMS70x0 and TMS70Cx0 devices, bit 7 (A7) is the MSb and bit 0 (A0) is the LSb. When the on-chip timer/event counter is placed in the External Event-Counter mode, bit A7/EC1 serves as the external clock input, triggering the event counter on every positive-going transition.
 - On TMS70x2 parts, pins A0-A4 and pin A7/EC1 are bidirectional I/O pins. Each of these pins can become either an output or an input pin depending upon the value in the Port A Data-Direction Register (ADDR) P5:
 - **P5 bit = 1** Corresponding Port A pin becomes an output.
 - **P5 bit = 0** Corresponding Port A pin becomes a high-impedance input.

Figure 3-4 (page 3-6) shows a diagram of the bidirectional I/O logic.

Pins A5 and A6/SCLK/EC2 have multiple functions. Normally they are both input-only pins (as on TMS70x0 parts), but A5 can also be the serial data receiver (RXD). Pin A6/SCLK/EC2 can also be the serial clock I/O pin (SCLK) for the serial port. A6 can be either the serial clock output or it can drive the on-chip serial clock when connected to an external clock. (See the serial port section for more information, Section 3.8). Pin A6 can also be the external clock input for Timer 2.

- On TMS70Cx2 devices, all pins are bidirectional I/O pins. Each of these pins can become an output or an input pin, depending upon the value in the Port A Data-Direction Register (ADDR) P5. Pins A4/SCLK, A5/RXD, A6/EC2, and A7/EC1 have multiple functions. Pins A4/SCLK and A5/RXD are the serial clock I/O pin and the serial data receiver pin, respectively, when the serial port is used. Pins A6/EC2 and A7/EC1 may be used to clock the on-chip timer/event counter, Timer 2 and Timer 1, respectively.
- **Port B** output pins always assert the value of the Port B Data Register, PF register **P6** (BPORT). Writing to P6 loads the Port B register, modifying the Port B output pins. Reading from P6 provides the current value of the Port B pins. When RESET goes active, Port B register contents are set to 1s by the on-chip circuitry.

Port C,

Port D (CPORT and DPORT) are bidirectional I/O pins. Data Registers are P8 and P10 of the Peripheral File. Each of these pins can become either an output or an input pin depending upon the value in the port C and D Data-Direction Register, locations P9 and P11 (CDDR and DDDR). A 1 causes an output and a 0 causes a high-impedance input. Writing to the Data-Direction Registers does not affect the Data Registers. Writing to the Data Registers modifies the programmed output pins. Reading the Data Register returns either the current value at the pin (when the pin is an input) or the current value of the Data Register (for pins configured as outputs). Refer to Figure 3-4 (page 3-6) for a diagram of the bidirectional I/O logic.

Peripheral-File instructions ANDP, ORP, and XORP perform a read/modify/write cycle on PF registers. When applied to a port's Data Register, these instructions can clear, set, or complement the output pins on the port.

The following program segment illustrates the use of the I/O lines in the Single-Chip mode for all family members.

IOCNTO APORT BPORT CPORT CDDR DPORT DDDR	EQU EQU EQU	P0 P4 P6 P8 P9 P10 P11	I/O control register 1 Port A data register Port B data register Port C data register Port C data-direction register Port D data register Port D data-direction register
RESET * *	MOVP	%>3F,IOCNTO	Set Single-Chip mode, enable all interrupts, clear all pulse flip-flops
L1 *	MOVP	%>02,DPORT	Load Port D with 0000 0010 (D7-D0)
L2 *	MOVP	%>00,CPORT	Load Port C with 0000 0000 (C7-C1)
	MOVP ORP ANDP BTJZP MOVP XORP	<pre>%>F0,CDDR %>OF,DDDR %>O4,DPORT %>7F,CPORT %>08,CPORT,L1 %>55,BPORT %1,BPORT %>41,APORT,L2</pre>	Config C7-C4 outputs, C3-C0 inputs Config D7-D4 inputs, D3-D0 outputs Set pin D2 to 1 Clear pin C7 Jump if C3 is 0 Set Port B to 0101 0101 (B7-B0) Toggle bit B0 Jump if either A6 or A1 is a 1

Note:

The percent sign (%) indicates the Immediate Addressing mode. The instruction set is described in Section 6.

3.3.2 Peripheral-Expansion Mode

Peripheral-Expansion mode is selected when:

$MC = V_{SS}$ and PF Register IOCNT0 = 01XX XXXX

Peripheral-Expansion mode incorporates features of both the I/O-intensive Single-Chip mode and the memory-intensive Full-Expansion mode. References to Peripheral-File addresses (locations >0100 to >01FF) not corresponding to on-chip PF registers produce off-chip memory cycles. During Peripheral-File instructions, a PF port is read, even if the value is not needed, such as in a MOVP A, P6. If a hardware configuration makes this read undesirable, use a STA (Store A) instruction with the memory-mapped address of the PF register. The ability to reference off-chip addresses allows the TMS7000 to be directly connected to most of the popular peripheral devices developed for 8-bit microprocessors. The TMS7000 PF instructions reference these off-chip peripherals just as easily as they access on-chip PF registers.




Figure 3-7. I/O Ports – Peripheral-Expansion Mode




Figure 3-8. Peripheral-Expansion Mode Memory Map

Port A functions the same as in Single-Chip mode.

- **Port B** is divided into two sections: pins B0–B3 function as individual output pins, the same as in Single-Chip mode; pins B4–B7, however, function as external memory bus controls:
 - Pin B4/ALATCH is strobed to logic 1 while Port C asserts the memory address.
 - Pin B5/R/W is driven to logic 1 for a read cycle and to logic zero for a write cycle.
 - Pin B6/ENABLE is asserted at logic 0 whenever an external memory cycle is in progress.
 - Pin B7/CLKOUT is an output clock intended for general memory control timing.

Exact signal timing is described in Section 4.

References to the Port B Data Register, P6, are handled in a special manner. When a value is written to P6, pins B0-B3 output the new value. Pins B4-B7 ignore the new value and continue to output memory bus signals. An external memory write cycle will also write the entire 8 bits of the new value to the external address >0106. When P6 is read, the least significant nibble (B0-B3) is taken from the current value on pins B0-B3. The most significant nibble is obtained by reading the external address >0106.

- **Port C** functions as a multiplexed address/data port for the memory-expansion bus. In normal configurations, Port C is attached to the input of an 8-bit latch such as an SN74LS373. The B4/ALATCH signal drives the G input of the latch, so that the latch's Q outputs follow the D inputs while B4/ALATCH is high, and ouputs become latched when it falls. After B4/ALATCH falls and data (such as a memory address) is latched, Port C either becomes a high-impedance input for read cycles or it asserts the output data for write cycles.
- **Port D** functions identically to a bit-programmable, bidirectional I/O port, as in the Single-Chip mode.

Notes:

- The Port C Data-Direction Register is mapped into external memory. The Port C input or output function can be recreated externally by mapping a latch at location >0108.
- Because B4/ALATCH, B5/R/W, and Port C are active for both external and internal (ROM and RAM) memory cycles, it is recommended that B6/ENABLE be gated with the chip-select input of all external memory devices to prevent external bus conflicts.

3.3.3 Full-Expansion Mode

Full-Expansion mode is selected when:

$MC = V_{SS}$ and PF Register IOCNT0 = 10XX XXXX

Full-Expansion mode uses a 16-bit address to extend the memory addressing capability of the TMS7000 to its full 64K-byte limit. External memory may be accessed with instructions using the Direct, Register File Indirect, and Indexed Addressing modes of the instruction set. This meets a variety of application requirements by expanding the external program or data storage.

Full-Expansion mode I/O is identical to the Peripheral-Expansion mode except that Port D is used to output the most significant byte (MSB) of the 16-bit address. Thus, Port D is not available as an I/O port. The four ports are configured as shown in Figure 3-9. Figure 3-10 shows the I/O memory assignments for the Full-Expansion mode.




Figure 3-9. I/O Ports - Full-Expansion Mode

As in the Peripheral-Expansion mode, accesses to Peripheral-File registers (locations >0100 to >01FF) which are not directly implemented as on-chip registers produce off-chip memory cycles. The on-chip Peripheral-File registers are listed in Table 3-7, Table 3-8, and Table 3-9. Note that the Port D Data Register (DPORT) and the Port D Data-Direction Register (DDDR) are implemented as off-chip addresses in the Full-Expansion mode. The port D input or output function can be recreated externally by mapping a latch at location >010A.




Figure 3-10. Full-Expansion Mode Memory Map

3.3.4 Microprocessor Mode

Microprocessor mode is selected when:

$MC = V_{CC}$ and PF Register IOCNT0 = XXXX XXXX

Microprocessor mode is intended for applications that do not justify the use of on-chip ROM. The port pins are configured exactly as in Full-Expansion mode (see Figure 3-9). Unlike Full-Expansion mode, no on-chip ROM is referenced in Microprocessor mode. All memory accesses except for internal RAM and on-chip Peripheral-File locations are now addressed externally.

The MC pin must be held at logic 1 (V_{CC}) to place the device in this mode. There are no restrictions on when the value of the MC pin may change, but it is recommended that the value be changed only when the device is in reset. Indeterminant results can occur if the MC pin is changed while the device is accessing memory locations whose internal/external status may change.




Figure 3-11. Microprocessor Mode Memory Map

3.4 System Clock Options

The internal state cycle period, called $t_{c(C)}$, is derived from either a crystal or an external clock source. Both NMOS and CMOS devices can use a crystal, ceramic resonator, or another approximately 50% duty cycle clock as an external clock source. The CMOS devices can also use an R-C circuit with the OSC-OFF low-power mask option (see Section 3.4.2). The internal clock then divides the external clock source frequency by two to produce the internal state frequency. For example, a 5 MHz crystal produces an internal frequency of 2.5 MHz, which drives a 400-ns machine cycle.

3.4.1 System Clock Connections

The TMS7000 devices use the following methods to implement the system clock options:

Crystals: Crystals are connected between pins XTAL1 and XTAL2/CLKIN. To optimize the crystal waveform, a 15-pF capacitor should be connected between XTAL1 and ground, and a 30-pF capacitor should be connected between XTAL2/CLKIN and ground. This connection is illustrated in Figure 3-12 *a*.

Ceramic Resonators:

Ceramic resonators are connected between pins XTAL1 and XTAL2/CLKIN. A resistor and two capacitors, with values determined by the selected ceramic resonator, must be connected as shown in Figure 3-12 *b*.


External Clock Source:

As shown in Figure 3-12 *c*, external clock sources are connected to XTAL2/CLKIN and XTAL1 is not connected.

R-C Circuits:

R-C circuits provide a simple, low-cost oscillator for applications in which frequency toleration is not a concern. R-C circuits also provide immediate start-up oscillation for the CMOS device upon exiting the Halt OSC-OFF mode of operation (see Section 3.4.2).

R-C circuits are connected as shown in Figure 3-12 *d*. The recommended value for the capacitor **C** is 47 pf. The value of the resistor **R** required for the desired frequency must be selected with respect to V_{CC}, ambient temperature, and the tolerance of the R-C components. Recommended values for the resistor in the R-C network fall in the range of $1K\Omega$ -100K Ω .





3.4.2 Low-Power Mask Options for CMOS Devices

The TMS7000 CMOS devices may use oscillator mask options which provide different levels of functionality and power consumption during the Halt low-power mode. These oscillator options are called OSC-ON and OSC-OFF.

The **TMS70Cx0** devices are mask programmable with either the OSC-ON option or the OSC-OFF mask options.

The **TMS70Cx2** devices are mask programmable with the OSC-ON mask option.

The OSC-On option will keep the on-chip oscillator active during the Halt low-power mode. Since the oscillator is still active, typical power consumption will be 80 μ A/MHz for the TMS70Cx0 devices. When the device is brought out of Halt mode, there will be no delay in restoring the full operation since the oscillator is already running. The OSC-ON option is useful in applications where no delay in restoring full operation after Halt mode is more important than the lower power consumption of the OSC-OFF mode.

The OSC-OFF option is useful in applications where very low power consumption is requred in Halt mode. The OSC-OFF option causes the oscillator to cease oscillation when Halt mode is entered. This offers the lowest power consumption, typically 1 μ A for the TMS70Cx0 devices. The OSC-OFF mask-programmable option supports an R-C circuit as well as a crystal, ceramic resonator, or other approximately 50% duty cycle CLKIN signal. If an R-C network is used with this option, it will restart full oscillation immediately upon exiting Halt mode. If a ceramic resonator or crystal is used, there will be a period before the oscillations stabilize, causing a delay in the response to RESET of approximately 10 milliseconds. Because of this stabilization time requirement, an external time constant of at least 10 milliseconds is recommended for RESET when using a crystal or ceramic resonator with the OSC-OFF low-power mask option.

MASK OPTION	HALT POWER CONSUMPTION		
OSC-OFF	Lowest	Ceramic resonator, crystal, or external clock source	10 millisecond delay
	2011001	R-C circuit	No delay
OSC-ON	Low	Ceramic resonator, crystal, or external clock source	No delay

Table 3-10. Low-Power Mask Options for CMOS Devices

Note:

OSC-ON and OSC-OFF are *mask options*, which means the option is placed on a manufacturing template, or mask, that copies the actual circuit onto the silicon device. This means the oscillator option is finalized at the start of manufacture and **cannot** be changed by software or hardware.

3.5 CMOS Low-Power Modes

The TMS7000 CMOS microcomputers can be programmed to enter lowpower modes of operation when the IDLE instruction is executed. The TMS70Cx0 and TMS70Cx2 devices can both enter Wake-Up (startup) lowpower mode; the TMS70Cx0 devices can also enter Halt (power-down) lowpower mode. For information concerning mask options associated with the Halt low-power mdoe, see Section 3.4.2.

3.5.1 TMS70Cx0 Low-Power Modes

The TMS70Cx0 devices support the Wake-Up and Halt low-power modes. These modes are entered when:

1) Bit 5 of the Timer 1 control register (T1CTL) is set (0 for Wake-Up mode, 1 for Halt mode),

and

2) The IDLE instruction is executed.

Activating RESET or acknowledging an enabled interrupt releases the device from either mode. Both low-power modes freeze the I/O ports, retaining their conditions before the IDLE instruction was executed. Complete RAM data retention is also maintained through both low-power modes as long as power is applied. Table 3-11 describes the low-power options.

MODE	CPU STATUS	TIMER 1 STATUS	osc	ENTER MODE VIA	EXIT MODE VIA	CLOCK SOURCE
Wake-Up	Halted	Active	Active	IDLE	RESET, INT1, INT2, INT3 (if enabled)	Crystal, R-C Circuit, Ceramic Resonator, External Clock
Hait (OSC-ON)	Halted	Halted	Active	IDLE	RESET,INT1, INT2 (if enabled)	Crystal, Ceramic Resonator, External Clock
Hait (OSC-OFF)	Halted	Halted	Halted	IDLE	RESET, INT1, INT2 (if enabled)	Crystal, R-C Circuit, Ceramic Resonator, External Clock

Table 3-11. Low-Power Options for TMS70Cx0 Devices

In Wake-Up mode, the oscillator and timer logic remain active. The on-chip timer may be used to release the device from the low-power state. The I_{CC} current requirements in Wake-Up mode are frequency dependent for both the OSC-ON and the OSC-OFF options.

3.5.2 TMS70Cx2 Devices

The TMS70Cx2 devices support the Wake-Up low-power mode. This mode is entered when the IDLE instruction is executed. An enabled interrupt must be executed to allow the device to return to normal operation. The TMS70Cx2 devices have the ability to disable the individual onboard timers and UART during Wake-Up mode, further reducing total power consumption. To disable Timer 1 during Wake-Up mode, set the T1HALT bit (bit 5 of T1CTL0) to 1. To disable Timer 2 during Wake-Up mode, set the T2HALT bit (bit 5 of T2CTL0) to 1. The UART/Timer 3 is disabled during Wake-Up mode by setting the SPH bit (bit 7 of SCTL0) to 1.

3.6 Interrupts and System Reset

All TMS7000 family devices have a non-maskable system reset pin, RESET. This signal has the highest priority in the interrupt heirarchy. RESET immediately initializes the device.

The **TMS70x0** and **TMS70Cx0** devices have three separate, maskable interrupts that are triggered from three sources. The **TMS70x2** and **TMS70Cx2** devices have five separate maskable interrupts that can be triggered from as many as seven sources. Each interrupt has a specific priority level; if two or more interrupts occur simultaneously, they are serviced according to priority – highest first, lowest last. Table 3-12 summarizes the interrupts.

INTERRUPT	EXTERNAL/ INTERNAL	SOURCE	PRIORITY	PRIORITY VECTOR ADDRE MSB LS	
RESET	E	RESET pin low	Immediate (highest priority)	>FFFE	>FFFF
INT1	E	INT1 pin active [†]	Priority 1	>FFFC	>FFFD
INT2	E/I	Timer/Event counter 1 countdown past 0	Priority 2	>FFFA	>FFFB
INT3	E	INT3 pin active [†]	Priority 3	>FFF8	>FFF9
INT4	I	RX Buffer Loaded, or TX Buffer Empty, or Timer 3 countdown past 0	Priority 4	>FFF6	>FFF7
INT5	E/I	Timer/Event counter 2 countdown thru 0	Priority 5	>FFF4	>FFF5

Table 3-12. Interrupt Summary

[†] The external interrupts on the TMS70Cx2 devices can be programmed for level and sense detection. **Note:** INT4 and INT5 apply to TMS70x2 and TMS70Cx2 devices only.

3.6.1 Device Initialization

RESET, interrupt level 0, cannot be masked. The processor recognizes a RESET immediately, even in the middle of an instruction execution. To execute the reset function, the RESET pin must be held low for a minimum of $1.25 \times t_{c(C)}$ internal state clock periods. While the RESET pin is asserted (0):

- 1) The Data-Direction Registers for the I/0 ports are cleared.
- 2) On NMOS devices, the output data flip-flops of Ports A, C, and D are set to all 1s (see Figure 3-4, page 3-6). On CMOS devices, only Port A's output data flip-flop is set to all 1s; Ports C and D output data flipflops are not altered during a RESET.
- This places Ports C and D (and Port A on TMS70x2 and TMS70Cx2 devices) in high-impedance input mode, and Port B outputs all 1s (>FF), regardless of the internal machine clock state.

TMS7000 Family Architecture - Interrupts and System Reset

The reset function does not change the INTn flag bits in the IOCNT0 register (since all zeros are written). If any of the bits in a Peripheral File Data-Direction Register (DDR) are set to a 1, the corresponding port pin would become an output, producing a 1 level. (Remember, Data-Direction Registers are set to all 0s on RESET.)

It is generally a good practice to initialize the output data flip-flop with the desired output value (by writing to the port data value register) before writing to the DDR flip-flop to make the corresponding pin an output. Figure 3-13 and Figure 3-14 show examples of possible initialization routines after the assertion of RESET. Device initialization requires 17 state cycles after RESET goes inactive.

When **RESET** returns to its inactive condition (1), the following operations are performed before the first instruction acquisition:

- 1) All 0s are written to the Status Register. This clears the global interrupt enable bit (I), disabling all interrupts.
- 2) All 0s are written to the IOCNT0 register. This disables INT1, INT2, and INT3 and leaves the INTn flag bits unchanged.
- 3) All 0s are written to the IOCNT1 register in the TMS70x2 and TMS70Cx2 devices. This disables INT4 and INT5.
- The PC's MSB and LSB values before RESET was asserted are stored in R0 and R1 (Registers A and B), respectively.
- 5) The Stack Pointer is initialized to >01.
- 6) The MSB and LSB of the RESET interrupt vector are fetched from locations >FFFE and >FFFF, respectively (see Table 3-12, page 3-24), and loaded into the Program Counter.
- 7) Program execution begins from the address placed in the Program Counter.

TMS7000 Family Architecture - Interrupts and System Reset

RESET	MOVP	%>2E,PO	Clear INT1-, INT2, and INT3- flags, place device in Single-Chip mode,
*	MOVP	%>0F,P16	enable INT2 Clear INT4, INT5 flags, enable INT4 and INT5
	MOVP MOVP MOVP	%VALU1,P4 %MASK1,P5 %VALU2,P8	Load Port A Data Register Load Port A Data-Direction Register Load Port C Data Register
	MOVP MOVP	%MASK2,P9 %VALU3,P10	Load Port C Data-Direction Register Load Port D Data Register
	MOVP MOVP MOVP	%MASK3,P11 %VALU4,P2 %VALU5,P3	Load Port D Data-Direction Register Load Timer 1 reload register Load Timer 1 clock source, prescaler
*	MOVP	%VALU6,P18	reload register and start timer Load Timer 2 reload register
*	MOVP	%VALU7,P19	Load Timer 2 clock source, prescaler reload register and start timer
	MOV MOV MOVP MOVP	0,P17 %>40,P17 %MASK4,P17 %>05,P17	Initialize serial port configuration Clear UR bit, enable transmitter
*	MOVP MOVP	%VALU8,P20 %VALU9,P21	and receiver Load Timer 3 reload register Initialize serial port clock source.
* *	EINT		other control bits, and Timer 3 prescaler reload register Set global interrupt enable bit to
			allow interrupts

Figure 3-13. Sample Initialization Routine for TMS70x2 Devices

RESET *	MOVP MOVP MOVP MOVP MOVP MOVP MOVP MOVP	<pre>%0F,P16 VALU1,P4 MASK1,P5 VALU2,P8 MASK2,P9 VALU3,P10 MASK3,P11 VALU4,P12 VALU5,P13 %>40,P14 MASK4,P15 VALU6,P16 VALU7,P17 %>40,P18</pre>	Clear INT1-, INT2, and INT3- flags, place device in Single-Chip mode, and enable INT2 Clear and enable INT4 and INT5 Load Port A Data Register Load Port A Data-Direction Register Load Port C Data Register Load Port C Data-Direction Register Load Port D Data Register Load Port D Data-Direction Register Load Port D Data-Direction Register Load Port I MSB reload register Load Timer 1 MSB reload register Enable the timer output on B1 Initialize clock start, source, halt bit and prescaler value Load Timer 2 MSB reload register Load Timer 2 LSB reload register Enable the timer output on B0
*	MOVP MOVP MOVP MOVP MOVP EINT	MASK5,P19 MASK6,P20 MASK7,P21 MASK8,P23 MASK9,P24	Initialize clock start, source, halt bit and prescaler value Initialize serial port format Configure serial port Load Timer 3 reload register Configure serial port control Set global interrupt enable bit to allow interrupts

Figure 3-14. Sample Initialization Routine for TMS70Cx2 Devices

The Stack Pointer can also be re-initialized following reset by a executing a program similar to the one below.

STACK *	MOV	%VALUE,B	Load Register B with the stack starting point in the Register
*			File
	LDSP		Put this value into the Stack
*			Pointer register

A simple R-C circuit can provide a power-up reset, automatically resetting the TMS7000 when power is applied. The capacitor and resistor values are selected according to the clock frequency used, the minimum voltage at which the RESET signal is at logic 1, and the ramp-up time of the power to the device. The following formula calculates the minimum time required for an adequate device reset:

$$t_{rst} = 2 \left[\frac{V_{CC}}{V_{IL}} (1.25t_{CC}) \right] + t_{pwr} = R-C$$

where:

t _{rst}	=	Total time RESET pin is held at logical level 0
Vcc	=	Supply voltage
VIL	=	Low-level input voltage
t _{c(C)}	=	Internal machine clock period
tpwr		Ramp-up time for V _{CC}
Ŕ	=	Resistor value in ohms (no more than 1 megohm)
С	=	Capacitor value in farads

3.6.2 Interrupt Operation

The TMS7000 family's interrupts can be falling-edge sensitive, falling-edge and level sensitive, rising-edge sensitive, or rising-edge and level sensitive. Table 3-13 illustrates the interrupt configurations supported by each TMS7000 family device.

TMS7000 DI AND INTERF	EVICE RUPTS	FALLING EDGE	FALLING EDGE AND LEVEL	RISING EDGE	RISING EDGE AND LEVEL
TMS70x0	<u>INT</u> 1 INT3		X X		
TMS70x2	INT1 INT3	X X			
TMS7742	<u>INT</u> 1 INT3	X X			
SE70P162	INT1 INT2	X X			
TMS70Cx0	<u>INT</u> 1 INT3	х	х		
SE70CP160	<u>INT</u> 1 INT3	х	х		
TMS70Cx2 [†]	<u>INT</u> 1 INT3	X X	X X	X X	X X
SE70CP162 [†]	<u>INT</u> 1 INT3	X X	X X	X X	X X
TMS77C82	<u>INT</u> 1 INT3	X X	XXX	X X	X X


 Table 3-13.
 External Interrupt Operation

[†] The TMS70Cx2 and SE70CP162 devices' external interrupts edge/level-sensitive polarity are software programmable. This is accomplished via the I/O control 1 register (P1).

- 1) When an interrupt is first asserted, its level is gated into the Sync flipflop by the internal state clock, $t_{c(C)}$, which has a cycle period of $2/F_{osc}$. To detect an interrupt, the INTn signal must be active for a minimum of 1.25 x $t_{c(C)}$ clock periods.
- 2) The negative output edge of the Sync flip-flop clocks a 1 into the Pulse flip-flop. This is the "edge" detection of the interrupt signal and is the only time a 1 is loaded into the Pulse flip-flop. The Pulse flip-flop will be set within 1.25 state clock cycles of the interrupt assertion. If the signal is removed before the CPU recognizes the interrupt, its occurrence is latched on the Pulse flip-flop output, Q1.
- Edge-sensitive interrupts detect only the Pulse flip-flop Q1 output, not the INTn level. Once an interrupt has been asserted (INTn goes low), it becomes active if the INTn enable bit and the global interrupt enable bit (I) register are set to one.

The "level path" logic shown in Figure 3-15 applies only to external interrupts that are both edge- and level-sensitive; it is not implemented for interrupts that are only edge-sensitive. For more information, refer to Table 3-13.

a .



[†] Available only for level-sensitive interrupts

Figure 3-15. CPU Interface to Interrupt Logic

- 4) As shown in Figure 3-15, when the TMS7000's on-chip logic detects an active interrupt, it sends an INTn ACTIVE signal to the CPU. When the currently executing instruction is completed, the CPU acknowledges the active interrupt and routes INTA back to that interrupt's INTn ACK (interrupt acknowledge) line. If simultaneous interrupts occur, that is, more than one interrupt is active within the same instruction boundary, the interrupts are acknowledged by the CPU according to the priority levels. For example, if both INT2 and INT3 occur within the same instruction boundary, INT2 is serviced first.
- 5) After the CPU acknowledges the interrupt, the INTn ACK line, as shown in Figure 3-15, clears the corresponding Pulse flip-flop. The CPU then pushes the Status Register contents and the Program Counter onto the stack, and clears the Status Register, including the global interrupt enable (I) bit. The CPU reads an interrupt code from the interrupt priority logic to determine which interrupt requires servicing. The 16-bit vector value is read from the two vector addresses associated with the interrupt being serviced, and is loaded into the Program Counter. The interrupt vector value is the address of the first instruction in the interrupt service routine. The interrupt vector addresses are shown in Table 3-12 on page 3-24. Instruction execution then proceeds at the new address value in the Program Counter.

Nineteen internal state clock cycles $[t_{c(C)}]$ are required between the end of an instruction in the interrupted program and the start of the first instruction of the interrupt service routine. Interrupting out of the Idle state requires 17 state clock cycles.

3.6.3 Interrupt Control

The I/O control registers, IOCNT0, IOCNT1, and IOCNT2, contain the interrupt control bits. All TMS7000 family members have an IOCNT0 register. Only TMS70x2 and TMS70Cx2 devices have an IOCNT1 register, because they have two more interrupts, INT4 and INT5; only TMS70Cx2 devices have an IOCNT2 register because only they can change the polarity of their external interrupts. The I/O control registers are mapped into PF locations as follows:

PERIPHERAL FILE	TMS70x0 TMS70Cx0	TMS70x2	TMS70Cx2	
IOCNTO	P0	P0	P0	
IOCNT1	P16	P16	P2	
IOCNT2	N/A	N/A	P1	

Table 3-14. I/O Control Registers




Figure 3-16. IOCNT0 - I/O Control Register 0 (P0 for All Devices)




Figure 3-17. IOCNT1 - I/O Control Register 1

In the I/O control registers, each interrupt is associated with a flag bit (INTn flag) and enable bit (INTn enable). The global interrupt enable (I) bit in the Status Register allows all interrupts to be enabled or disabled at the same time. Three conditions must be met before the CPU will recognize an interrupt:

- 1) A 1 must be written to the INTn enable bit in the IOCNT0 or IOCNT1 register.
- The global interrupt enable (I) bit in the Status Register must be set to 1 by the EINT instruction.
- 3) The interrupt must be the highest priority interrupt asserted within an instruction boundary.


Through software, the INTn enable bits can be read and written to:

- Writing a 0 individually masks the corresponding interrupt.
- Writing a 1 allows the interrupt to be recognized.

The reading of the INTn flag is handled differently (see Figure 3-15 on page 3-29):

- An active signal applied to INTn is read as a 1 from one side of an OR gate.
- INTn going active latches a 1 to the other side of the OR gate which stays latched when the signal goes inactive.

TMS7000 Family Architecture - Interrupts and System Reset





Thus, INTn going active is returned both as a latched *and* an edge-sensitive signal for the TMS70x0 and INT3 of the TMS70Cx0 devices, while the TMS70Cx2 devices can choose sensitivity via IOCNT2. When a 1 is written to the INTn clear bit, the Pulse flip-flop is cleared. Writing a 0 to the INTn clear bit has no effect.

The INTn flag bit may be tested in software, regardless of whether the interrupt is enabled or disabled. For example, the following program statement waits for the active edge of the interrupt input on the INT1 pin by testing INT1 flag:

WAIT	BTJOP	%>01,P0,WAIT	Wait for INT1-
*			(INT1 flag = 1)

This allows external interrupt pins to be polled as inputs. Interrupt input pins have an advantage over the other general-purpose inputs if the input signal is a short pulse. The Pulse flip-flop of the interrupt input will always capture a pulse with a width of at least $1.25 \times t_{C(C)}$ cycles, allowing software to detect that the condition occurred, even after the pulse is gone.

Caution:

Due to the read/modify/write nature of the bit manipulation instructions (ANDP, ORP, and XORP), it is possible that the INTn flag bits in the IOCNT0 and IOCNT1 registers could be unintentionally cleared. To avoid these occurrences, use the MOVP and the STA instructions when writing data to IOCNT0 and IOCNT1.

Because the INTn flag and INTn clear bits are in the same bit positions, use caution when accessing these bits. For example, you may be able to use XORP to set INT1 enable without altering the state of the INT1 flag (XORP %>03,PO), as long as the INT1 flag does not change state during the instruction execution. However, if a short INT1 pulse sets the Pulse flip-flop between the read and write portions of the instruction execution, a 0 would be read from INT1 flag and a 1 would be written to INT1 clear to reclear INT1 flag. In this case, the INT1 pulse would be undetected by the processor. This

same instruction would also affect the INT2 flag and INT3 flag in a similar manner as they are also located in the IOCNT0 register.

Immediately following RESET, all interrupts are globally disabled because the I bit (interrupt enable) in the Status Register is reset to 0. Also, the IOCNTO register is cleared. This clears the INTn enable bits, disabling INT1, INT2, and INT3 individually and putting the TMS7000 in Single-Chip mode. This does not affect the INTn flag bits from their previous condition before RESET. On the TMS70x2 device, a 0 must be written by software to the INTn enable bits in the IOCNT1 register to ensure that INT4 and INT5 are also individually disabled following a RESET.

3.6.4 Multiple Interrupt Servicing

When an interrupt is recognized, the global interrupt enable (I) Status Register bit is automatically cleared while the interrupt is serviced. This prevents all other interrupts from being recognized during the execution of the interrupt service routine. Once the service routine is completed by executing the RETI (Return from Interrupt) instruction, the old Status Register contents are popped from the stack. This returns the I bit back to 1, allowing any pending interrupts to be recognized.

An interrupt service routine can explicitly allow nested interrupts by executing the EINT instruction to directly set the I bit in the Status Register to a 1, thus permitting other interrupts to be recognized during service routine execution. When a nested interrupt service routine completes, it returns to the previous interrupt service routine when the RETI instruction is executed.

3.6.5 External Interrupt Servicing

The external interrupt interface consists of three discrete input lines that require no external synchronization: RESET, INT1, and INT3.

TMS70x0 External interrupts on the TMS70x0 devices are high-impedance inputs that are both falling-edge and level sensitive, allowing multiple interrupts to be wire ORed onto one external interrupt pin.

TMS70x2,

SE70P162,

TMS7742 External interrupts on the TMS70x2 devices, the SE70P162 piggyback device, and the TMS7742 EPROM device are high-impedance inputs that are falling-edge sensitive only.

TMS70Cx0,

SE70CP160 The external interrupt INT1 on the TMS70Cx0 and SE70CP160 devices is a high-impedance falling-edge sensitive only interrupt, while INT3 is a high-impedance falling-edge and level-sensitive interrupt.

TMS70Cx2,

SE70CP162 The external interrupts on the TMS70Cx2 and SE70CP162 devices can be individually programmed as falling-edge sensitive only, falling-edge and level sensitive, rising-edge sensitive only, or rising-edge and level sensitive.

Certain safeguards should be observed for external interrupts that are both edge- and level-sensitive. The logical-OR of both the Pulse flip-flop output (Q1) and \overline{INTn} (inverted INTn) affect the state of INTn flag, and can therefore

activate the interrupt (see Figure 3-15 on page 3-29). The Pulse flip-flop is automatically cleared when the CPU acknowledges the interrupt. However, as long as the INTn pin is low, the interrupt will remain active even when the Pulse flip-flop output is 0. This is how an external interrupt source is detected as a level signal. If INTn is active longer than the shortest path through the interrupt service routine, this same interrupt will be serviced again upon return from the service routine if no higher priority interrupts are active. In many applications this interrupt re-servicing is acceptable; however, in applications where this is a potential problem, the associated INTn enable bit must be disabled before exiting the interrupt service routine. Upon return from the service routine, INTn flag must be periodically software-polled to determine when INTn has gone inactive, and then INTn enable may be re-enabled. Note that devices with edge-sensitive only interrupts do not require the previously mentioned safeguards.

To prevent an interrupt signal from being detected as a level signal, the maximum pulse (time low) of the signal cannot exceed the following:

$$(16 + N) \times t_{c(C)}$$

where:

N = the total number of state clock cycles in the interrupt service routine, up to and including the EINT or RETI instruction

 $t_{c(C)}$ = the internal state clock cycle period

This ensures that the INTn flag is cleared before the first possible instruction boundary in which the interrupt could be re-serviced. Note that this is not of any concern for INT1 on the TMS70Cx0 devices and interrupts on the TMS70x2 devices, since they are edge-sensitive only, not level-sensitive.

Some applications may cause an incorrect interrupt vector to be accessed when using edge- and level-sensitive interrupts on the *TMS70x0 and TMS70cx0 devices only*. This may happen when an INTn pulse goes inactive on the boundary condition when interrupts are being enabled. Two events are necessary for this to occur:

- First, the Pulse flip-flop is cleared upon entry to the interrupt service routine; since the INTn pin is still active, INTn flag and INT active remain active.
- 2) Second, the INTn pin goes inactive on the boundary condition when interrupts are being enabled (RETI and EINT instructions or a write to IOCNTO to enable interrupts).

When the INTn pin goes inactive, INTn flag becomes inactive and some time later INT active becomes inactive. This results in INT active being acknowledged by the CPU, but INTn flag becomes inactive before interrupt decode logic can determine which interrupt was pending. Note that INTn has already been serviced, so that re-servicing of the interrupt is not required. If this condition occurs, interrupt vector fetches from locations >FFF8 and >FFF9 (for INT3) will occur for TMS70x0 and TMS70Cx0 devices. This situation does not exist for edge-sensitive only interrupts (such as INT1 on the TMS70Cx0 device and the interrupts on the TMS70x2 and TMS70Cx2 devices). In applications where the system design cannot guarantee that the duration of the pulsed interrupt is outside this critical window, three system solutions should be considered.

- A system hardware solution uses an external D-type flip-flop or a oneshot in the interrupt path, providing a level interrupt which the TMS7000 would externally clear as part of the service routine.
- Prevent the re-servicing of the interrupt as described earlier by setting the associated INTn enable bit to 0 in the interrupt service routine.
- If only one external interrupt has the potential to cause this boundary condition, for TMS70x0 devices, this interrupt should be connected to INT3 since the INT3 vector is fetched when this problem occurs. This would result in INT3 being re-serviced. For TMS70Cx2 devices with edge and level sensitivity enabled, a trap vector should be placed in location >FFF0 and >FFF1 which points to a RETI instruction. This will return the program to normal program flow if this condition occurs. For TMS70Cx0 devices, use INT1 since this interrupt is only edge sensitive and will not exhibit the condition.

3.7 Programmable Timer/Event Counters

The programmable timer/event counters are 8-bit or 16-bit counters with a programmable, prescaled clock source. TMS70x0 and TMS70Cx0 devices contain one timer/event counter, TMS70x2 and TMS70Cx2 devices contain two timer/event counters and one timer. The data and control registers for these two timer/event counters are shown in Figure 3-19 through Figure 3-25 (pages 3-37-3-40).

- Timer 1 is available on all TMS7000 devices.

TMS70x0, TMS70Cx0, and TMS70x2

Timer 1 is an 8-bit timer/event counter with a 5-bit programmable prescaler. It contains an 8-bit capture latch and is accessed through PF registers P2 and P3.

TMS70Cx2

Timer 1 is a 16-bit timer/event counter that contains a 5-bit programmable prescaler and a 16-bit capture latch. It is accessed through PF registers P12, P13, P14, and P15.

Timer 2 is available on the TMS70x2 and TMS70Cx2 devices.

TMS70x2

Timer 2 is an 8-bit timer/event counter with a 5-bit programmable prescaler. It is accessed through P18 and P19 of the Peripheral File.

TMS70Cx2

Timer 2 is a 16-bit timer/event counter that contains a 5-bit programmable prescaler and a 16-bit capture latch. It is accessed at PF registers P16, P17, P18, and P19.

 Timer 3 is available on the TMS70x2 and TMS70Cx2 devices and can be used as an independent timer or as the clock source for the on-chip serial port. Because of this function, Timer 3 is described in more detail in Section 3.8, The Serial Port.

Note:

The contents of all registers associated with the timers are not affected by a hardware RESET. These registers must be initialized by software.






Figure 3-19. 8-Bit Programmable Timer/Event Counters - Timer 1 (TMS70x0, TMS70x2, and TMS70Cx0)




Figure 3-20. 16-Bit Programmable Timer/Event Counters - Timer 1 (TMS70Cx2)




Figure 3-21. Timer 1 Data and Control Registers (TMS70x0, TMS70Cx0, and TMS70x2)




Figure 3-22. Timer 1 Data and Control Registers (TMS70Cx2)

TMS7000 Family Architecture - Programmable Timer/Event Counters




Figure 3-23. 8-Bit Programmable Timer/Event Counters - Timer 2 (TMS70x2)






Figure 3-24. 16-Bit Programmable Timer/Event Counters - Timer 2 (TMS70Cx2)








Figure 3-26. Timer 2 Data and Control Registers (TMS70Cx2)

3.7.1 Control Registers for Timer/Event Counters 1 and 2 (TMS70x0, TMS70Cx0, and TMS70x2 Devices)

The control bits and prescaling value of Timers 1 and 2 are determined by the timer control registers T1CTL (P3) and T2CTL (P19). These bits can only be written to the control registers and cannot be read by a program. When T1CTL is read, the capture-latch value associated with Timer 1 is returned. T2CTL is a write-only register and will return an irrelevant value when read. Since the control and prescale bits are write only, the read/modify/write instructions such as ANDP, ORP, and XORP should not be used. The following instructions should be used for timer control-bit manipulations.

MOVP	%>XX,Pn	STA	%>01XX
MOVP	A,Pn	STA	*Rn
MOVP	B,Pn	STA	>01XX(B)

where:

Α

В

Pn Rn

%>XX = Immediate 8-bit hexadecimal data value

>01XX = 16-bit Peripheral-File hexadecimal address

= Register A

= Register B

= Peripheral-File register number

= General-purpose register pair number

The same instructions are required for writing to the timer data registers, T1DATA and T2DATA, and other write-only registers.

3.7.2 Control Registers for Timer/Event Counters 1 and 2 (TMS70Cx2 Devices)

The control bits and prescaling value of Timers 1 and 2 of the TMS70Cx2 devices are determined by the timer control registers T1CTL0 (P15), T1CTL1 (P14), T2CTL0 (P19), and T2CTL1 (P18). Data can only be written to these control registers, and cannot be read back by a program. When Timer 1 control register T1CTL0 is read, the least significant (LS) byte of the capture latch value associated with Timer 1 is returned. When T1CTL1 is read, the most significant (MS) byte of the Timer 1 readout latch is returned. When T2CTL0 is read, the most significant (LS) byte of the Timer 2 capture latch is returned. When T2CTL1 is read, the most significant (MS) byte of the timer 1 readout latch is returned. When T2CTL0 is read, the most significant (MS) byte of the Timer 2 readout latch is returned. Since the control and prescale bits are write only, the read/modify/write instructions such as ANDP, ORP, and XORP should not be used. The following instructions should be used for timer control-bit manipulations.

MOVP	%>XX,Pn	STA	%>01XX
MOVP	A,Pn	STA	*Rn
MOVP	B,Pn	 STA	>01XX(B)

where:

%XX	=	Immediate 8-bit hexadecimal data value
>01XX	=	
А	=	Register A
В	=	Register B
Pn	=	Peripheral-File register number
Rn	=	General-purpose register pair number

The same instructions are required for writing to the timer data registers, T1LSDATA, T1MSDATA, T2LSDATA, T2MSDATA, and other write-only registers.

3.7.3 Timer Start/Stop (Bit 7) and Capture Latch

Bit 7 of the timer control registers contain a start/stop bit for the timer/event counters.

- **Bit 7 = 0** A start bit of **0** disables or freezes the timer chain at the current count value.
- Bit 7 = 1 A start bit of 1, regardless of whether the bit was a 0 or a 1 before, loads the prescaler and counter decrementers with the corresponding reload register values, and the timer/event counter operation begins.

3.7.3.1 Timer 1 Capture Latch (TMS70x0, TMS70Cx0, and TMS70x2 Devices)

The Timer 1 8-bit capture latch can be accessed by reading the Timer 1 control register T1CTL (P3). T1CTL will contain the "captured" current Timer 1 value whenever INT3 is triggered even if INT3 is disabled. Please note that when INT3 is used to exit a low-power mode on the TMS70Cx0 CMOS parts, the capture latch may store an indeterminate value. This is due to the logic design of the CMOS devices. Since the value in the capture latch may not be valid when leaving either of the low-power modes via INT3, it is recommended that the capture latch not be used in this situation.

3.7.3.2 Timer 1 and Timer 2 Capture Latches (TMS70Cx2 Devices)

The TMS70Cx2 contains two 16-bit capture latches, one each for Timer 1 and Timer 2. The Timer 1 16-bit capture latch can be accessed by reading the Timer 1 control registers T1CTL0 (P15) and T1CTL1 (P14). The Timer 2 16-bit capture latch can be accessed by reading the Timer 2 control registers T2CTL0 (P19) and T2CTL1 (P18). The capture latch values for Timer 1 and Timer 2 are loaded on the active edges of INT3 and INT1, respectively, whether the interrupts are enabled or not. Both capture latches are disabled during the IDLE instruction when their corresponding HALT bits are 1.

Reading the Timer 1 control register T1CTL1 or the Timer 2 control register T2CTL will return the value of the MSB readout latch of the respective timer. This latch is shared between MSB of the timer latch and the MSB of the capture latch. It allows the complete 16-bit value of the timer latch or the capture latch to be sampled at one moment. The LSB must be read first, which causes the MSB to be simultaneously loaded into the readout latch. This latch physically exists in only one location for each timer; however, each latch can be read from two different locations. Timer 1 MSB readout latch can be read from T1MSDATA (P12) or T1CTL1 (P14). Timer 2 MSB readout latch can be read from T2MSDATA (P16) or T2CTL1 (P18).

Reading the LSB of the decrementer or capture latch will update the contents of the readout latch. In order to correctly read the entire 16-bit value of the decrementer or capture latch, the LSB must be read first, which will load the MSB readout latch. The MSB readout latch must be read and stored before reading the LSB of either the decrementer or capture latch. The order of 16-bit read operations should be:

- Timer 1: Decrementer: Read P13 then P12 or read P13 then P14 Capture Latch: Read P15 then P12 or read P15 then P14
- Timer 2: Decrementer: Read P17 then P16 or read P17 then P18 Capture Latch: Read P19 then P16 or read P19 then P18

3.7.4 Clock Source Control (Bit 6)

For the **TMS70x0**, **TMS70Cx0**, and **TMS70x2** devices, bit 6 (SOURCE) of T1CTL and T2CTL selects the Timer 1 and Timer 2 clock sources, respectively.

For the **TMS70Cx2** devices, bit 6 (SOURCE) of T1CTL0 and T2CTL0 selects the Timer 1 and Timer 2 clock sources, respectively.

- **Bit 6 = 0** A source bit of **0** selects the internally generated clock and places the timer/event counter in the Realtime Clock mode using the internal clock source. Each positive transition of the timer clock signal decrements the count chain. Realtime Clock mode allows a program to periodically interrupt and call a service routine, such as a display refresh, by simply setting the prescale reload register and the timer reload register so the routine is called at the desired frequency.
- Bit 6 = 1 A source bit of 1 selects the external clock source and places the timer/event counter in the Event-Counter mode. In this mode, each positive transition at the Port A event counter pins decrements the count chain (when the prescaler is decremented to zero, it is reloaded with the prescaler reload register value and the counter is decremented by one).

Summary for all TMS7000 devices:

	Event Counter	Interrupt
	Input Pin	Level
Timer 1	Pin A7/EC1	INT2
Timer 2	Pin A6/EC2	INT5

The Event-Counter mode allows INT2 and INT5 to function as positive edgetriggered external interrupts by loading a start value of 1 into both the prescaler and timer reload register. A positive transition on A7/EC1 or A6/EC2 decrements the corresponding timer through zero and generates an INT2 or INT5. Event-Counter mode can also be used as an externally provided realtime clock if an external clock is input on the I/O pin. The minimum clock period on pins A7/EC1 or A6/EC2 must not be less than $f_{osc}/16$ for TMS70x0, TMS70x2, and TMS70Cx0 devices, or $f_{osc}/4$ for TMS70Cx2 devices. The minimum pulse width of the external signal must not be less than 1.25 state clock cycles $[1.25 \times t_{c(C)}]$ to be properly detected by the device.

3.7.5 Idle/Timer Halt Bit (Bit 5)

The function of the Idle bit (bit 5) in the timer control registers varies depending on the device type.

- TMS70x0 and TMS70x2

Bit 5 is not used on any of the TMS7000 NMOS devices.

- TMS70Cx0

Bit 5 of T1CTL (P3) register is the IDLE bit. This bit selects either of two low-power modes on these devices when the IDLE instruction is executed. (See Section 3.4.2 about CMOS low-power modes.)

Bit 5 = 0 Wake-Up low-power mode Bit 5 = 1 Halt low-power mode

– TMS70Cx2

Bit 5 of the T1CTL0 (P15) and T2CTL0 (P19) registers acts as a timer-halt bit. This bit selects either of two timer operational modes when the IDLE instruction is executed.

Bit 5 = 0 Wake-Up low-power mode Bit 5 = 1 Halt timer mode

3.7.6 Cascading Timers

The TMS70x2 and TMS70Cx2 devices can have their timers cascaded together to form one large timer. The external clock input for Timer 2 is the Port A pin A6/EC2. This pin can also function as the serial clock I/O line (SCLK) for the serial port on the TMS70x2 devices (see Section 3.8, The Serial Port). Several arrangements are possible with Timer 2 in relation to Timer 3 and the serial port because of this:

- Both SCLK and Timer 2 clock internal: the Timer 3 output divided by 2 is driven out of the A6/EC2 pin and Timer 2 is internally clocked by 8 × t_c(c).
- SCLK internal and Timer 2 clock external: the Timer 3 output divided by 2 is driven out of the A6/EC2 pin and this pin drives the Timer 2 clock. In this mode, Timer 3 and Timer 2 are cascaded together, with Timer 3 driving Timer 2. This is done by setting the Cascade bit to 0 and the Timer 2 source bit to 1. Timer 2 can then be cascaded under software control to either Timer 1 or Timer 3.
- SCLK external and Timer 2 clock internal: the input signal drives the serial port clock and Timer 2 is internally clocked by 8 x t_{c(C)}.
- Both SCLK and Timer 2 clock external: the input signal drives both the serial port clock and Timer 2.

The differences between the TMS70x2 and TMS70Cx2 Cascade bits are explained below.

- TMS70x2

Bit 5 of the T2CTL (P19) register in the TMS70x2 devices is the Cascade bit. This bit is used in conjunction with T2CTL (P19) Source (bit 6) to determine the Timer 2 clock source.

- **Bit 5 = 0** A Cascade bit of **0** allows bit 6 (source) to determine the clock source.
- Bit 5 = 1 A Cascade bit of 1 selects the output generated by the Timer 1 reload pulse as the clock input to the prescaler of Timer 2. The Cascade bit overrides the Source bit; that is, if the Cascade bit is 1, the Source bit of Timer 2 has no effect.

TMS70Cx2

Bit 7 of the T2CTL1 (P18) register is the Cascade bit. This bit is used in conjunction with the T2CTL0 (P19) Source (bit 6) to determine the Timer 2 clock source.

- **Bit 7 = 0** A Cascade bit of **0** allows bit 6 of T2CTL0 to determine the clock source.
- Bit 7 = 1 A Cascade bit of 1 selects the output generated by the Timer 1 reload pulse as the clock input to the prescaler of Timer 2. The Cascade bit overrides the Source bit; that is, if the Cascade bit is 1, the Source bit of Timer 2 has no effect.

Note that on the TMS70Cx2 devices, the Timer 2 output (T20UT) cannot be used if Timer 1 and Timer 2 are cascaded together.

3.7.7 Timer and Prescaler Operation

The timer clock, whether internal or external, is prescaled by a 5-bit modulo-N counter. The prescaling value is determined by the least significant five bits of the timer control register. The timers decrement and an underflow occurs on the transition from 0 to >FF. Thus, a prescale value of >7 will produce an $f_{osc}/128$ clock input into the timer for a TMS70x0 device with a timer clock source of $f_{osc}/16$.

- TMS70x0, TMS70Cx0, and TMS70x2
 - **Timer 1** Bits 0–4 of Timer 1 control register T1CTL comprise the Timer 1 prescale reload register value.
 - **Timer 2** Bits 0–4 of Timer 2 control register T2CTL comprise the Timer 2 prescale reload register value.
- TMS70Cx2
 - **Timer 1** Bits 0–4 of Timer 1 control register T1CTL0 comprise the Timer 1 prescale reload register value.
 - **Timer 2** Bits 0-4 of Timer 2 control register T2CTL0 comprise the Timer 2 prescale reload register value.

These steps occur during timer operation:

- 1) Upon starting the timer, the prescaler and timer are loaded from the prescaler reload register and timer reload register, respectively.
- 2) Each pulse decrements the prescaler by one.
- 3) When the prescaler countdown decrements through zero, the timer is decremented by one. After the timer is decremented,

If timer \neq 0 Reload prescaler and go back to step 2.

- If timer = 0 When both the timer and the prescaler decrement through zero together, an interrupt occurs. An INT2 for Timer 1 (INT5 for Timer 2) is momentarily pulsed when both the prescaler and counter decrement past the zero value together. This sets the INT2 or INT5 Pulse flip-flop, as described in Section 3.6.2, Interrupt Operation.
- 4) The 5-bit prescaler and decrementer are then immediately reloaded with the contents of the prescale reload register and the timer reload register, and the timer will start decrementing with the new reload register values.

• TMS70x0, TMS70Cx0, and TMS70x2

The 8-bit timer reload register is loaded through the Timer 1 data register T1DATA (P2) for Timer 1 and the Timer 2 data register T2DATA (P18) for Timer 2. This value is write only. When read, T1DATA and T2DATA contain the current value of the 8-bit decrementer for Timer 1 and Timer 2, respectively, and not the timer reload register value. For this reason, the read/modify/write I/O instructions should not be used to alter the data value in the timer reload register. When read, the T1CTL contains the capture latch value for Timer 1.

- TMS70Cx2

The 16-bit timer reload registers are loaded through the Timer 1 data registers T1LSDATA (P13) and T1MSDATA (P12), and the Timer 2 data registers T2LSDATA (P17) and T2MSDATA (P16). This value is write only. When read, T1LSDATA and T2LSDATA return the current value of the LSB of the Timer 1 and Timer 2 decrementers, respectively, and not the LSB timer reload register value. For this reason, the read/modify/write I/O instructions should not be used to alter the data value in the timer reload registers. T1MSDATA and T2MSDATA will return the value of the MSB readout latch for Timers 1 and 2, respectively. To read the **Timer 1** capture latch, first read T1CTL0 (P15) to obtain the LSB, then read T1CTL1 (P14) to obtain the MSB. To read the **Timer 2** capture latch, first read T2CTL0 (P19) to obtain the LSB, then read T2CTL1 (P18) to obtain the MSB.

3.7.8 Timer Interrupts

When the prescaler and decrementers pass through zero together, an interrupt flag (INTn flag) is set and the prescaler and counter decrementers are immediately and automatically reloaded with the corresponding reload register values. The interrupt levels generated by the timers are INT2 for Timer 1 and INT5 for Timer 2. The period between successive timer interrupts may be calculated by the following formula:

TMS70x0, TMS70Cx0, and TMS70x2

$$t_{INT} = t_{CLK} \times (PR+1) \times (TR+1)$$

where:

- t_{INT} = Period between timer interrupts
- t_{CLK} = Period of the timer input clock which is 16/f_{osc} for Realtime Clock mode or the period of the external input pin for Event-Counter mode
- PR = 5-bit prescaler reload register value
- TR = 8-bit timer reload register value

At the falling edge of the INT3 input, the Timer 1 counter value is loaded into the capture latch. This feature provides the capability to determine when an external event occurred relative to the current Timer 1 decrementer value.

- TMS70Cx2

$$t_{INT} = t_{CLK} \times (PR+1) \times (TR+1)$$

where:

t_{INT} = Period between timer interrupts

- t_{CLK} = Period of the timer input clock which is 4/f_{osc} for Realtime Clock mode or the period of the external input pin for Event-Counter mode
- PR = 5-bit prescaler reload register value
- TR = 16-bit timer reload register (value written to the MSB and LSB timer reload registers)

On the TMS70Cx2 devices, the falling edge of the INT3 input will cause the 16-bit decrementer value of Timer 1 to be loaded into the Timer 1 capture latch. Likewise, the falling edge of the INT1 input will cause the 16-bit decrementer value of Timer 2 to be loaded into the Timer 2 capture latch. This feature provides the capability to determine when an external event occurred relative to the current timer/counter value.

3.7.9 Timer Output Function (TMS70Cx2 Devices)

Timer 1 and Timer 2 have a timer output function which allows the B1 and B0 outputs, respectively, to be toggled every time the timer decrements through zero. This function is enabled by the T1OUT and T2OUT bits (bit 6) in the timer control registers T1CTL1 and T2CTL1.

When operating in the timer output mode, the B0 and/or B1 output cannot be changed by writing to the Port B Data Register. Writing to the appropriate timer's Start bit will reload and start the timer, and will not toggle the output. The output will toggle only when the timer decrements through zero. The timer output feature is independent of INT2 and INT5; therefore, it will operate with INT2 and INT5 enabled or disabled. Also, if the timer is active during the IDLE instruction, the timer output feature will continue to operate.

Whenever the T2OUT or T1OUT bit is returned to 0, B0 or B1 will become an output-only pin, like B2. The vaslue in the B0 or B1 data register will be the last value output by the timer output function, to that B0 or B1 will not change as the T1OUT or T2OUT bit is returned to 0.

Whenever Port B is read, the value on the B0 pin will always be returned, so the current timer output value can be read by reading Port B.

The T1OUT and T2OUT bits are set to 0 by a reset, so the timer output function will not be enabled unless the user sets T1OUT or T2OUT to 1.

The Timer 2 output (T2OUT) cannot be used if Timer 1 and Timer 2 are cascaded together (Cascade bit of T2CTL1 set to 1).

3.8 Serial Port (TMS70x2 and TMS70Cx2 Devices Only)

The TMS70x2 and TMS70Cx2 devices contain a serial port, greatly enhancing their I/O and communications capabilities. Including a hardware serial port on chip saves ROM code and allows much higher transmission rates than could be achieved through software.

The full-duplex serial port consists of a receiver (RX), transmitter (TX), and a third timer called Timer 3 (T3). The functional operation of the serial port is configured through software initialization. A set of control words are first sent out to the serial port to initialize the desired communications format. These control words will determine the baud rate, character length, even/odd/off parity, number of stop bits, and so forth.

Figure 3-27 (page 3-50) illustrates the serial port functional blocks.

The serial port provides Universal Synchronous Asynchronous Receiver/-Transmitter (USART) communications:

- Asynchronous mode, discussed in Section 3.8.2.1 (page 3-63) interfaces with many standard devices such as terminals and printers using RS-232-C formats.
- Isosynchronous mode, discussed in Section 3.8.2.2 (page 3-64) permits very high transmission rates and requires a synchronizing clock signal between the receiver and transmitter.
- Serial I/O mode, discussed in Section 3.8.2.3 (page 3-64) can be used to expand I/O lines and to communicate with peripheral devices requiring a non-UART serial input such as A-to-D converters, display drivers, and shift registers.

The serial port also has two multiprocessor protocols, compatible with the Motorola 6801 and Intel 8051. These protocols allow efficient data transfer between multiple processors. They are implemented using isosynchronous or standard asynchronous formats.




Figure 3-27. Serial Port Functional Blocks

3.8.1 Serial Port Registers

The serial port is controlled and accessed through registers in the Peripheral File. These registers are listed in Table 3-15. Figure 3-27 contains a block diagram of the serial port registers and functional blocks.

REGISTER TMS70Cx2 TMS70x2		TYPE	FUNCTION	
		ITE		
P17	SMODE	FIRST WRITE	Serial Port Mode	
P17	SCTLO	READ/WRITE [†]	Serial Port Control 0	
P17	SSTAT	READ	Serial Port Status	
P20	T3DATA	READ/WRITE	Timer 3 Data	
P21	SCTL1	READ/WRITE	Serial Port Control 1	
P22	RXBUF	READ	Receiver Buffer	
P23	TXBUF	WRITE	Transmission Buffer	
	TMS70x2 P17 P17 P17 P20 P21 P22	TMS70x2NAMEP17SMODEP17SCTL0P17SSTATP20T3DATAP21SCTL1P22RXBUF	TMS70x2NAMETYPEP17SMODEFIRST WRITEP17SCTL0READ/WRITE†P17SSTATREADP20T3DATAREAD/WRITEP21SCTL1READ/WRITEP22RXBUFREAD	

Table 3-15. Serial Port Control Registers

† Write only for TMS70x2 devices

The serial mode register, **SMODE**, is the RX/TX control register that describes the character format and type of communication mode (Asynchronous, Isosynchronous, or Serial I/O).

The serial port control 0 register, **SCTL0**, is the RX/TX control register used to control the serial port functions, TX and RX enable, clearing of error flags, and S/W enable.

The serial port Status Register, **SSTAT**, is the read-only serial Status Register used to report the serial port status.

The **T3DATA** register is the read/write Timer 3 data register.

RXBUF is a read-only register containing data from RX. RXBUF is doublebuffered with the internal shift register (**RXSHF**) so that the the CPU has at least a full frame to read the received data before RX can overwrite it with new data.

TXBUF is a write-only register from which TX takes the data it transmits. It is double-buffered with the TX shift register (**TXSHF**), so that the CPU has a full frame to write new data before TXBUF becomes empty.

The TXD and RXD lines use I/O pins B3/TXD and A5/RXD, respectively. This configuration allows the TXD and RXD pins to be used as I/O pins if desired. If serial port transmission is disabled, then TXD follows B3. If reception is disabled, then no receiver interrupts occur and A5 functions an an input pin on TMS70x2 devices and as a general-purpose I/O pin on TMS70Cx2 devices. The B3 I/O pin must be set to a 1 in order to enable the TXD pin.

3.8.1.1 Serial Mode Register (SMODE)

The SMODE register is the RX/TX control register that describes the character format and type of communication mode (Asynchronous, Isosynchronous, or Serial I/O).




Figure 3-28. Serial Mode Register - SMODE

- TMS70x2 (Write-only register)

SMODE is accessed at Peripheral-File location P17 on the first write after a hardware or serial port reset. SMODE must be the first register written to in the serial port immediately following a reset. After the SMODE register is written to, it cannot be accessed again without first performing another reset operation. The first write operation to location P17 immediately following a reset accesses SMODE. All subsequent writes to P17 access the control register (SCTL0).

- TMS70Cx2

SMODE is accessed anytime at Peripheral-File register P20.

Multiprocessor Mode (MULTI) Bit 0

There are two possible multiprocessor protocols, Motorola (Section 3.8.3.1) and Intel (Section 3.8.3.2).

- 0 Selects the Motorola protocol.
- 1 Selects the Intel protocol.

The Motorola mode is typically used for normal communications since the Intel mode adds an extra bit to the frame. The Motorola mode does not add this extra bit and is compatible with RS-232-type communications. Multiprocessor communication is different from the other communication modes because it uses Wake-Up and Sleep functions.

Communications Mode (ASYNC) Bit 1

This bit determines the serial port communication mode.

- **0** Selects Isosynchronous mode (Section 3.8.2.2). In this mode, the bit period is equal to the SCLK period; bits are read on a single value basis.
- Selects Asynchronous mode (Section 3.8.2.1). In this mode the bit period is 8 times the SCLK period and bits are read on a two out of three majority basis.

Number of Bits per Character (CHAR1, CHAR2) Bits 2,3

Character length is programmable to 5, 6, 7 or 8 bits. Characters less than 8 bits are right-justified in buffers RXBUF and TXBUF and padded with leading zeros. The unused leading bits in TXBUF may be written as don't cares. The RXBUF and TXBUF register formats are illustrated in Figure 3-33 and Figure 3-34.

Parity Enable (PEN) Bit 4

If parity is disabled (PEN set to 0), then no parity bit is generated during transmission or expected during reception. A received parity bit is not transferred to RXBUF with the received data because it is not considered one of the data bits when programming the character field. On the TMS70Cx2 devices, the parity error flag may be set even though parity is disabled.

Parity Even (PEVEN) Bit 5

If PEN is set, then this bit defines odd or even parity according to an odd or even number of 1 bits in both transmitted and received characters.

- 0 Sets odd parity.
- 1 Sets even parity.

Serial I/O or Communication Mode (CMODE) Bit 6

This bit determines whether the serial port operates in Serial I/O mode or one of the communication modes.

- 0 Puts the serial port in Serial I/O mode which allows easy I/O expansion by using external shift registers.
- Selects communication mode. The ASYNC bit (bit 1) determines whether the serial port is in Asynchronous or Isosynchronous mode. The MULTI bit (bit 0) determines if the communication uses the Motorola or Intel protocol.

Number of Stop Bits (STOP) Bit 7


This bit determines the number of stop bits sent when the serial port is in Isosynchronous or Asynchronous mode.

0 - Selects one stop bit.

1 - Selects two stop bits. The receiver checks for one stop bit only.

3.8.1.2 Serial Control Register 0 (SCTL0)

The SCTL0 register is the RX/TX control register used to control the serial port functions, TX and RX enable, clearing of error flags, and S/W reset. SCTL0 is cleared by a hardware or software reset.





TMS70x2 (Write-only register)

SCTL0 is a write-only register, accessed at Peripheral-File location P17 on the second and subsequent write operations after a hardware or serial port reset. After a hardware or serial port reset, SMODE must be written to before the SCTL0 register can be accessed, since the SMODE and SCTL0 registers are accessed through the same location.

Use the following procedure if you do not know if P17 is SCTL0 or SMODE. Writing a 0 to P17 puts this register at SCTL0, but the first write operation might have changed the SMODE value so it needs to be re-initialized.

SMODE SCTLO *	EQU EQU	P17 P17	
UARTRS *	MOVP	%0,P17	P17 in an unknown state, ensure being at SCTLO
	MOVP	%>40,SCTL0	ensure being at SCTLO Reset the serial port
	MOVP	%>XX,SMODE	Set SMODE to proper
*			values
	MOVP	%?XOXXXXXX,SCTLO	Clear the reset bit
*			(?=binary)
*			P17 is now SCTLO

- TMS70Cx2

SCTLO is a read/write register, and can be accessed anytime at Peripheral-File location P21.

Transmit Enable (TXEN) Bit 0

Data transmission through TXD (pin B3) cannot take place unless TXEN is set to 1.

When TXEN is reset to 0, transmission does not halt until all the data previously written to TXBUF is sent. Thereafter, B3/TXD can be used as general-purpose output. TXEN is set to 0 by a hardware or software reset.

In Isosynchronous mode, if an internally generated SCLK is used, the SCLK output at pin A6 (TMS70x2) or A4 (TMS70Cx2) is enabled. When the entire frame is transmitted, TX disables SCLK and sets TXRDY and INT4 flag to a 1, and TXEN to 0. TXEN has no direct effect on TXRDY or INT4 flag in this mode.

Serial Clock Enable (SCLKEN) Bit 1 - TMS70Cx2 devices only

This bit determines if the A4/SCLK pin will be used as general-purpose I/O (bit 1 = 0), or as the serial clock SCLK pin (bit 1 = 1).

Receive Enable (RXEN) Bit 2

In the communication modes (Asynchronous and Isosynchronous):

- 0 Prevents received characters from being transferred into RXBUF, and no RXRDY interrupt is generated. However, the receiver shift register (RXSHF) continues to assemble characters. Thus, if RXEN is set during character reception, the complete character will be transferred into RXBUF.
- 1 Enables RX (receiver) to set INT4 flag and enable RXRDY.

In Serial I/O mode:

0 - The UR bit sets RXEN to 0.

1 – Enables RX operation.

In Isosynchronous mode, if an internally generated SCLK is used, the SCLK output at pin A6 (TMS70x2) or A4 (TMS70Cx2) is enabled. When the entire frame is received, RX disables SCLK and sets RXRDY and INT4 flag to a 1, and RXEN to 0. RXEN has no direct effect on RXRDY or INT4 flag in this mode.

Error Reset (ER) Bit 4

The error reset bit is used to reset any error flags during serial port operation.

0 - No error flags are affected.

1 - Clears all three error flags in the SSTAT register (PE, OE, FE).

Software UART Reset (UR) Bit 6

Writing a 1 to this bit puts the serial port in the reset condition, enabling the SMODE register for initialization. SCLK (pin A6 on TMS70x2 devices, pin A4 on TMS70Cx2 devices) is put in the high-impedance input state. The TXD signal is held at 1 so the B3 pin may be used as a general-purpose output line. On TMS70Cx2 devices, the A5/RXD signal becomes a general-purpose I/O line; on TMS70x2 devices, it becomes an input.

Until a 0 is written to UR, all affected logic is held in the reset state. UR must be set to 0 before the CPU can write a 1 to CLK and output SCLK on Port A. UR is set to 1 by hardware RESET. The UART reset affects only the items above; it is not a general device reset like the RESET pin.

TMS7000 Family Architecture - Serial Port (TMS70x2 and TMS70Cx2)

Serial Port Halt Enable (SPH) Bit 7 - TMS70Cx2 devices only

This bit determines if the serial port and Timer 3 will be active or not during an IDLE instruction.

- **0** Serial port and Timer 3 will be fully active during an IDLE instruction.
- 1 Serial port and Timer 3 will be halted during an IDLE instruction.

3.8.1.3 Serial Port Status Register (SSTAT)

SSTAT is the read-only serial port Status Register. Bits 0, 1, and 6 of this register are cleared by a hardware or software reset.




Figure 3-30. Serial Port Status Register - SSTAT

– TMS70x2

The SSTAT register is accessed anytime by reading Peripheral-File location P17.

– TMS70Cx2

The SSTAT register is accessed anytime by reading Peripheral-File location P22.

Transmitter Ready (TXRDY) Bit 0

The TXRDY bit is set by the transmitter to indicate that TXBUF is ready to receive another character. It is automatically reset when a character is loaded. If the serial port interrupt (INT4) is enabled, it is issued at the same time the TXRDY bit is set. Resetting the UART sets TXRDY to 1.

Receiver Ready (RXRDY) Bit 1

This bit is set by the receiver to indicate that RXBUF is ready with a new character. It is automatically reset when the character is read out. If the serial port interrupt (INT4) is enabled, it is set at the same time that the RXRDY bit is set. Resetting the UART sets RXRDY to 1.

Transmitter Empty (TXE) Bit 2

The TXE bit is set to 1 when the transmitter shift register (TXSHF) and TXBUF (shown in Figure 3-34, page 3-60) are empty. It is reset to 0 when the TXBUF is written to. Resetting the UART sets TXE to 1.

Parity Error (PE) Bit 3

PE is set when a character is received with a mismatch between the number of 1s and its parity bit. This bit is reset by the ER bit in SCTLO. Disabling the parity does not disable this flag, so this flag may be set even when the parity is disabled.

Overrun Error (OE) Bit 4

OE is set when a character is transferred into RXBUF (shown in Figure 3-34) before the previous character has been read out. The previous character is overwritten and lost. OE is reset by the ER bit in SCTLO.

Framing Error (FE) Bit 5

FE is set when a character is received with a 0 stop bit, meaning that synchronization with the start bit has been lost and the character is incorrectly framed. The ER bit in SCTL0 resets FE.

Break Detect (BRKDT) Bit 6

The BRKDT bit shows that a break condition has occurred. BRKDT is set if the RXD line remains continuously low for 10 bits or more, starting from the end of a frame (stop bit). When the break ends, BRKDT is set to a 0 immediately. In the Serial I/O mode, BRKDT remains a 0. UR (SCTL0 bit 6) sets BRKDT to 0. A break is generated by setting Port B bit 3 low. Setting B3 high again resumes TXD operation.

The TXD and RXD lines are multiplexed on I/O lines B3 and A5, respectively. This configuration allows the TXD and RXD pins to be used as I/O pins if desired. If transmission is disabled, then TXD follows B3. If reception is disabled, then no receiver interrupts occur and A5 is an input bit.

Intel Address Bit (IADD) Bit 7 - TMS70Cx2 devices only

This bit shows the last data bit received when using the Intel protocol.

0 - Last address bit received was 0, or Intel mode was not selected.

1 – Last address bit received was 1.

X – Don't care on TMS70x2 devices.

3.8.1.4 Serial Control Register 1 (SCTL1)

The SCTL1 register is the read/write serial control register 1. It is used to control the Timer 3 start/stop function, the source of SCLK, multiprocessor communication, Timer 3 interrupt, and the Timer 3 prescaler value.




Figure 3-31. Serial Port Control 1 Register - SCTL1

- TMS70x2

The SCTL1 register is accessed at Peripheral-File location P21.

TMS70Cx2

The SCTL1 register is accessed at Peripheral-File location P24.

Timer 3 Prescale Reload Register (PRE3(1), PRE3(0)) Bits 0,1

These are the prescale bits for Timer 3. The internal clock input to Timer 3 is either $f_{osc}/4$, /8, /16, or /32, depending on how the prescale bits are set. The Timer 3 output divided by 2 is the actual baud rate for the Isosynchronous mode; divided by 8, it is the baud rate for the Asynchronous mode.

Timer 3 Interrupt Enable (T3ENB) Bit 2

When T3ENB is set to 1, Timer 3 sets INT4FLG to 1 when it sets T3FLG to 1. T3ENB is reset to 0 by a hardware reset, but not by UR (SCTL0 bit 6). This allows Timer 3 to operate independently of the serial port.

Timer 3 Interrupt Flag (T3FLG) Bit 3

The T3FLG bit is set to 1 when both the Timer 3 prescaler and Timer 3 decrement through zero together. T3FLG indicates that Timer 3 caused the serial port interrupt. T3FLG must be cleared by software in the T3 interrupt service routine, since it is not cleared when the INT4 vector is fetched by the CPU. T3FLG is reset to 0 by a hardware reset, but not by UR (SCTL0 bit 6). This allows Timer 3 to operate independently of the serial port.

Wake-Up (WU) Bit 4

The WU bit controls the TX features of the multiprocessor communication modes (see Section 3.8.2.2 and Section 3.8.2.1). Resetting th UART sets WU to 0; it cannot be set again until UR is cleared.

Sleep (SLEEP) Bit 5

The SLEEP bit controls the RX features of the multiprocessor modes (See Section 3.8.2.2 and Section 3.8.2.1). Resetting the UART sets SLEEP to 0.

Serial Clock Source (CLK) Bit 6

The CLK bit determines the SCLK source. Resetting the UART sets CLK to 0; it cannot be set again until UR is cleared.

- 0 Selects an external SCLK, which is input on the high-impedance A6/SCLK line on the TMS70x2 devices, and pin A4/SCLK on the TMS70Cx2 devices.
- Selects an internal SCLK, derived from Timer 3. This signal is output on the low impedance SCLK line.

Timer 3 Start (START) Bit 7

This bit controls the starting and stopping of Timer 3.

- 0 Stops Timer 3.
- Loads Timer 3 with the Timer 3 data value and then starts the timer.
 Writing a 1 will have no effect if Timer 3 is already active.

3.8.1.5 Timer 3 Data Register

The Timer 3 data register, T3DATA, is a read/write register used to store the countdown value of Timer 3.

7	6	5	4	3	2	1	0	
MSb		C	urrent T	'imer Valu	е		LSb	Read
MSb		Ti	mer Relo	ad Regist	ter		LSb	Write

Figure 3-32. Timer 3 Data Register – T3DATA

TMS70x2

The T3DATA register is accessed at Peripheral-File location P20.

- TMS70Cx2

The T3DATA register is accessed at Peripheral-File location P23.

3.8.1.6 Receiver Buffer

The receiver buffer, RXBUF, is a read-only register used to store the current RX data. Writing has no direct effect on this register. Data in the RXBUF is right justified, padded with leading 0s.

7	6	5	4	3	2	1	0
MSb			Receiv	er Data			LSb
0	0	0	+	5	Data B	its	→
0	0	+		6 Dat	a Bits		→
0	0 ← 7 Data Bits						\rightarrow
-			8 Dat	a Bits			\rightarrow

Figure 3-33.	Receive	Buffer -	RXBUF
--------------	---------	----------	-------

– TMS70x2

The read-only RXBUF register is accessed at PF location P22.

- TMS70Cx2

The read-only RXBUF register is accessed at PF location P25.

3.8.1.7 Transmitter Buffer

The transmitter buffer, TXBUF, is a write-only register used to store data bits to be transmitted by TX. Data written to TXBUF must be right justified because the left-most bits will be ignored for characters less than eight bits long.

7	6	5	4	3	2	1	0
MSb			Transmit	ter Data			LSb
х	X	X	-	Ę	5 Data Bi	ts	→
х	X	↓ ←		6 Da	ta Bits		→
Х	←	← 7 Data Bits					
←	← 8 Data Bits						→


Figure 3-3	4. Trans	mitter Bu	uffer - TXBUF
------------	----------	-----------	---------------

– TMS70x2


The write-only TXBUF register is accessed at PF location P23.

– TMS70Cx2

The write-only TXBUF register is accessed at PF location P26.




3.8.1.8 RX Signals in Communication Modes



1) RXSHF data is transferred to RXBUF. Error status bits are set if an error is detected.

- 2) Software writes to INT4CLR to clear INT4FLG. If not, CPU clears.
- 3) INT4FLG on entry to level 4 interrupt routine.4) Software reads RXBUF.






Notes: 1 Format shown is start bit + eight data bits + parity bit + two stop bits. 2) SCLK is continuous whether internal or external.

Sequence of Events:

- Software writes to TXBUF. 1)
- 2) TXBUF and WU data are transferred to TXSHF and WUT. INT4FLG and TXRDY are set.
- 3) Software writes to INT4CLR to clear INT4FLG or CPU clears INT4FLG on entry to level 4 interrupt routine.
- 4) Software writes to TXBUF.
- 5) Software writes to INT4CLR to clear INT4FLG or CPU clears INT4FLG on entry to level 4 interrupt routine.
- Software resets TXEN; current frame will finish and transmission will stop whether 6) TXBUF is full or empty.
- 7) TXE is set if TXBUF and TXSFT are empty.

3.8.1.10 RX Signals in Serial I/O Modes




- RXEN has no effect on INT4FLG or RXRDY in Serial I/O mode.
 RXD is sampled on SCLK rise; external shift registers should be clocked on SCLK fall.
 - 3) The SCLK source should be internal as it is gated by internal circuitry.

Sequence of Events:

- Software starts receiving by setting RXEN. Gated SCLK starts and data is received. 21
- 3)
- 4)
- RXEN is automatically cleared in last data bit. RXSHF data is transferred to RXBUF, and RXRDY and INT4 are set. Software writes to INT4CLR to clear INT4FLG; if not, CPU clears INT4FLG on entry 5) to level 4 interrupt routine.
- 6) Software reads RXBUF.

3.8.1.11 TX Signals in Serial I/O Modes



Notes: 1

Format shown is eight data bits.
 The SCLK source should be internal as it is gated by internal circuitry.

- Sequence of Events: 1) Software writes to TXBUF. 2) TXBUF data is transferred to TXSFT; INT4FLG and TXRDY are set, and SCLK starts. 2) Software prosts TXEN, current frame will finish and transmission will halt whether
- 3) Software resets TXEN, current frame will finish and transmission will halt whether
- TXBUF is full or empty. Frame ends and SCLK stops because TXEN = 0. 4)

3.8.2 Clock Sources and Serial Port Modes

The serial port can be driven by an internal (Timer 3) or external baud rate generator. The serial clock source, SCLK, is determined by the SCTL1 clock bit (CLK) as either an input or an output. If an *external clock source* is selected, then the A6/SCLK pin (TMS70x2 devices) or A4/SCLK pin (TMS70Cx2 devices) is a high-impedance input. If an *internal clock source* is selected, then a 50% duty cycle clock signal is output on the low-impedance SCLK pin. The clock output frequency depends on the crystal frequency. The current logic level of SCLK (internal or external) can be determined by reading SCLK. RX receives data on the rising SCLK edges and TX transmits data on the falling SCLK edges.

RX/TX (receiver/transmitter) has three modes: two communication modes – Asynchronous and Isosynchronous – and Serial I/O. Serial I/O Mode links the serial port to shift registers for simple I/O expansion. The Isosynchronous and Asynchronous communication modes link to other synchronous and asynchronous devices. These two modes also have extra features for two forms of multiprocessor communication, Motorola and Intel. In all modes, I/O is NRZ (non-return to zero) format; that is, data value 1 = high level, and data value 0 = low level.

3.8.2.1 Asynchronous Communication Mode

In Asynchronous communication mode, the frame format consists of a start bit, five to eight data bits, an even/odd/no parity bit, and one or two stop bits. The bit period is eight times the SCLK period.

Receiving a valid start bit initiates RX operation. A valid start bit consists of a negative edge followed by three samples, two of which *must* be zero. If two of the three samples are not zero, then the receiver continues to search for a Start bit. These samples occur three, four, and five SCLK periods after the negative edge. This sequence provides false start bit rejection and also locates the center of bits in the frame where the bits will be read on a majority (two out of three) basis. Figure 3-35 illustrates the asynchronous communication format, with a start bit showing how edges are found and majority vote taken.




Figure 3-35. Asynchronous Communication Format

Since RX synchronizes itself to frames, the external transmitting and receiving devices do not have to use the same SCLK; it may be generated locally. If the internal SCLK is used it is output continuously on pin A6/SCLK (TMS70x2 devices) or A4/SCLK (TMS70cx2 devices).

3.8.2.2 Isosynchronous Communication Mode

Isosynchronous communication mode is a hybrid protocol, combining features of the Asynchronous mode and the Serial I/O mode. The Isosynchronous frame format is the same as the Asynchronous mode frame format, consisting of a start bit, five to eight data bits, an even/odd/no parity bit, and one or two stop bits. However, it uses only one serial clock (SCLK) cycle per data bit as compared to 8 SCLKs per data bit for Asynchronous mode. This allows much faster transmission rates than Asynchronous mode. The bit period equals the SCLK period, as it does in Serial I/O mode. Bits are read on a single value basis. Since the RX does not synchronize itself to the data bits, the transmitter and receiver must be supplied with a common SCLK. The benefit of the Isosynchronous mode is that the frame format can be configured like the Asynchronous mode, yet the baud rate is that of the Serial I/O mode.

Receiving a valid start bit, which consists of a negative edge, initiates RX operation. Since RX does not synchronize itself to data bits, the transmitter and receiver must be supplied with a common SCLK. If the internal SCLK is used it is output continuously on pin A6/SCLK/EC2 (TMS70x2 devices) or A4/SCLK (TMS70Cx2 devices).

Figure 3-36 illustrates the Isosynchronous communication format, with a complete frame consisting of a start bit, six data bits, even parity, and two stop bits.




Figure 3-36. Isosynchronous Communication Format

In both the Asynchronous and Isosynchronous Communication modes, when a frame is fully received, RXBUF is loaded from RXSHF, RXRDY. and INT4 flag are set to 1, and the error status bits are set accordingly. RXRDY is reset to 0 when the CPU reads RXBUF.

Transmission is initiated after the CPU writes to TXBUF. This sets TXE to 0. TXSHF is loaded from TXBUF, setting TXRDY and INT4 flag to 1. After completing the transmission, TXSHF reloads if TXBUF is full; if not, TX idles and TXE is 1 until TXBUF is written to. Bit 3 of Port 3 must be set to a 1 to enable data transmission through the B3/TXD pin.

3.8.2.3 Serial I/O Mode

In Serial I/O mode, the frame format is five to eight data bits and one stop bit, with no corresponding clock cycle for the stop bit. An external or internal synchronizing clock signal must be supplied from either the internal Timer 3 or an external clock. An external clock must be supplied if the external SCLK option is used. The bit period is equal to the SCLK period. TX operation is initiated by writing to TXBUF when TXRDY equals 1. RX operation is initiated by writing a 1 to the RXEN bit. When the receiver has received a full frame, the RXEN bit is automatically cleared, disabling the receiver. The transmitter starts operating when the TX enable bit (TXEN) is set to 1. Data is written to TXBUF when TXRDY equals 1. Unlike the receiver, the TXEN bit is not automatically cleared when the transmitter finishes a full frame.

To start the receiver and transmitter at the same time, first write the transmitter data to TXBUF and then set both RXEN and TXEN in one instruction. Be careful that the enable bits are not set when Timer 3 rolls over past 0. This can be done by adjusting the timer rate before the bits are enabled and then setting the timer to the correct rate after enabling.

Figure 3-37 illustrates the serial I/O format for two back-to-back frames, each containing five data bits.




Figure 3-37. Serial I/O Communication Format

An internal SCLK source will be output on pin A6/SCLK (TMS70x2 devices) or A4/SCLK (TMS70Cx2 devices). In Serial I/O mode, SCLK is only active when data is being transmitted or received; otherwise, SCLK has a value of one.

3.8.3 Multiprocessor Communication

When the serial port is in either the Asynchronous or Isosynchronous communications mode, the multiprocessor communication formats are available. These formats efficiently transfer information between many microcomputers on the same serial link. Information is transferred as a block of frames from a particular source to some destination(s). The serial port has features to identify the start of a block of data, and suppress interrupts and status information from RX until a block start is identified.

In both multiprocessor modes the sequence is:

- 1) The serial port wakes up at the start of a block and reads the first frame (containing the destination address).
- 2) A software routine is entered through either an interrupt or polling routine and checks the incoming data byte against its address byte stored in memory.
- 3) If the block is addressed to the microcomputer the CPU reads the rest of the block; if not, the software routine puts the serial port to sleep again and therefore will not receive serial port interrupts until the next block start.

On the serial link, all processors set their SLEEP bit to 1 so that they will only be interrupted when the address bit in the data stream is a 1. When the processors receive the address of the current block, they compare it to their own addresses and those processors which are addressed set their SLEEP bit to a 0, so that they will read the rest of the block.

Although RX still operates when the SLEEP bit is 1, it will not set RXRDY, INT4 flag, or the error status bits to 1 unless the address bit in the received frame is a 1. The RX does not alter the SLEEP bit; this must be done in software.

To provide more flexibility, the serial port implements two multiprocessor protocols, one supported by Motorola and the other by Intel. The Motorola protocol is compatible with the Motorola MC6801 processor modes and the Intel protocol is compatible with the Intel protocol for the 8051. The multiprocessor mode is software selectable via the MULTI bit in the SMODE register (Figure 3-28). Both formats use the WU and SLEEP flags to control the TX and RX features of these modes.

Because the Intel multiprocessor mode contains an extra address/data bit, it is not as efficient as the Motorola mode in handling blocks containing more than 10 bytes of data. The Intel mode is more efficient in handling many small blocks of data because it does not have to wait between blocks of data as does the Motorola mode.

3.8.3.1 Motorola (MC6801) Protocol

In this protocol, blocks are separated by having a longer idle time between the blocks than between frames in the blocks. An idle time of 10 or more bits after a frame indicates the start of a new block.

The processor wakes up (serial port resets the SLEEP bit to 0) after the block start signal. The processor now recognizes the next serial port interrupt. The service routine then receives the address sent out by the transmitter and compares this address to its own. If the CPU is addressed, the service routine does not set the SLEEP bit, and receives the rest of the block. If the CPU is not addressed, the service routine sets the SLEEP bit (in software) to a 1. This lets the CPU continue to execute its main program without being interrupted by the serial port. The serial port sets the SLEEP bit to 0 whenever it detects a block start signal.

There are two ways to send a block start signal.

- The first is to deliberately leave an idle time of 10 bits or more by delaying the time between the transmission of the last frame of data in the previous block and the address frame of the new block.
- 2) In the second method, the serial port implements a more efficient method of sending a block start signal. Using the Wake-Up (WU) bit, an idle time of exactly one frame (timed by the serial port) can be sent. The serial communications line is therefore not idle any longer than necessary.

Associated with the WU bit is the wake-up temporary (WUT) flag. WUT is an internal flag, double buffered with WU. When TXSHF is loaded from TXBUF, WUT is loaded from WU, and WU is reset to 0. This arrangement is shown in Figure 3-38.




Figure 3-38. Double-Buffered WUT and TXSHF

Sending out a block start signal of exactly one frame time is accomplished as follows:

- 1) Write a 1 to the WU bit.
- 2) Write a data word (don't care) to TXBUF.
- 3) When TXSHF is free again, TXBUF's contents are shifted to TXSHF, and the WU value is shifted to WUT.
- 4) If WU was set to a 1, the start, data, and parity bits are suppressed and an idle period of one frame, timed by the serial port, is transmitted.
- 5) The next data word, shifted out of the serial port after the block start signal, is the second data word written to the TXBUF after writing a 1 to the WU bit.
- 6) The first data word written is suppressed while the block start signal is sent out, and ignored after that.

Writing the first don't care data word to the TXBUF is necessary so the WU bit value can be shifted to WUT. After the don't-care data word is shifted to the TXSHF, the TXBUF (and WU if necessary) may be written to again, since WUT and TXSHF are both double-buffered.

Although RX still operates when the SLEEP bit is 1, it will not set RXRDY, INT4 flag, or the error status bits to 1. The RX will set the SLEEP bit to 0 if it times an appropriate 10-bit idle time on RXD. The Motorola multiprocessor communication format is shown in Figure 3-39.





Figure 3-39. Motorola Multiprocessor Communication Format

3.8.3.2 Intel (18051) Protocol

In the Intel protocol, the frame has an extra bit called an address bit just before the parity bit. Blocks are distinguished by the first frame(s) in the block with the address bit set to 1, and all other frames with the address bit set to 0. The idle period timing is irrelevant.

The WU bit sets the address bit. In TX, when the TXBUF and WU are loaded into TXSHF and WUT, WU is reset to 0 and WUT is the value of the address bit of the current frame. Thus, to send an address, set the WU bit to a 1, and write the appropriate address value to the TXBUF. When this address value is transferred to TXSHF and shifted out, its address bit is sent as a 1, which flags the other processors on the serial link to read the address. Since TXSHF and WUT are both double-buffered, TXBUF and WU may be written to immediately after TXSHF and WUT are loaded. To transmit non-address frames in the block, the WU bit must be left at 0. On the TMS70Cx2 devices, the received address bit is also placed in the SSTAT IADD bit.





3.8.4 Serial Port Initialization

The serial port must be initialized before it can be used; then it may be operated by simply reading and writing to Peripheral-File registers. A good programming practice is not to assume that any registers have particular values at power-up or reset. A program should write to every value or register that might affect the serial port. Initialize the serial port as follows:

- TMS70X2
 - 1) Set B3 data value to 1. This allows the TXD line to transmit.
 - 2) Write to the SMODE register (P17). This sets the character format and the type of communication mode.
 - 3) Write to the SCTL0 register (second write to P17) to set the UR bit to 0. This same write can also enable the transmitter, receiver, or both.
 - 4) Load the Timer 3 reload register value (P20).
 - 5) Write to SCTL1 (P21) to initialize Timer 3, the clock source, and multiprocessor mode.

Once the serial port is initialized it can be operated continuously in the selected operational mode. To send data, simply write to the transmit buffers (P23), making sure that the transmitter is enabled (P17). Take input data from the receive buffer (P22) with the receiver enabled (P17). If the mode must be changed, the serial port must be reset and then re-initialized for the desired mode. The serial port can be reset in two ways: hardware reset (via the RESET pin) or software reset (via the UR bit in SCTLO).


- TMS70Cx2

- 1) Set B3 data value to 1. This allows the TXD line to transmit.
- 2) Write to the SMODE register (P20). This sets the character format and the type of communication mode.
- 3) Write to the SCTL0 register (P21). Enable the receiver or the transmitter or both. The UR bit must be set to 0.
- 4) Load the Timer 3 reload register value (P23).
- 5) Write to SCTL1 register (P24) to initialize Timer 3, the clock source, and multiprocessor mode, if desired.


Once the serial port is initialized it can be operated continuously in the selected operational mode. To send data, simply write to the transmit buffers (P26), making sure that the transmitter is enabled (P21). Take input data from the receive buffer (P25) with the receiver enabled (P21). If the mode must be changed, the serial port must be reset and then re-initialized for the desired mode. The serial port can be reset in three ways: hardware reset (via the RESET pin) or software reset (via the UR bit in SCTL0), or by writing to the SMODE register.

3.8.5 Timer 3

Timer 3, illustrated in Figure 3-41 and Figure 3-42, can be used as a standalone timer or as the internal baud-rate generator on TMS70x2 and TMS70Cx2 devices.









Timer 3 is accessed through T3DATA (similar to T1DATA and T2DATA on the TMS70x2 devices) and SCTL1 (shared with RX/TX functions). The clock source for Timer 3 is internal only, and has a period of $2 \times t_{c(C)}$. Timer 3 is a free running clock and is updated with new timer reload values when the prescaler and decrementer pass through zero together. Timer 3 is stopped and started by bit 7 in SCTL1.

Timer 3 consists of a 2-bit prescaler (SCTL1 bits 1 and 0) and an 8-bit decrementer (register T3DATA). When they decrement through zero, both the prescaler and the decrementer are reloaded from the 2-bit and 8-bit reload registers, respectively.

The Timer 3 output goes to the serial port via a \div 2 circuit, producing an internal equal mark-space ratio SCLK. The baud rate generated by Timer 3 is user-programmable and is determined by the value of the 2-bit prescaler and the 8-bit timer reload register. The equations for determining the baud rates for both the Asynchronous and Isosynchronous modes are:

Asynchronous baud rate, TMS70x2 and TMS70Cx2 only:

$$\frac{1}{32 \times (PR + 1) \times (TR + 1) \times t_{c(C)}}$$

Isosynchronous and Serial I/O baud rate, TMS70x2 and TMS70Cx2 only:

$$\frac{1}{4 \times (PR + 1) \times (TR + 1) \times t_{c(C)}}$$

where:

 $t_{c(C)} = 2/f_{osc}$ PR = Timer 3 prescale reload register value TR = Timer 3 reload register value

For example, to program the serial port to operate at 300 baud in Asynchronous mode (with f_{osc} = 8 MHz), the prescaler value is set to 3 and the reload register value is set to 103 decimal, or >67. Other prescaler and timer values for common baud rates are shown in Table 3-16.

Table 3-16. Timer Values for Common Baud Rates - TMS70x2 and TMS70Cx2

BAUD	3.5794	54 MHz	4.915	2 MHz	7.1589	08 MHz	8 N	3 MHz	
RATE	PS, T	ERROR	PS, T	ERROR	PS, T	ERROR	PS, T	ERROR	
75	3, 186	0.2%	3, 255	.0%	-	-	_	-	
110	1, 253	0.1%	3, 174	0.3%	3, 253	0.1%	-	- 1	
300	0, 185	0.2%	0, 255	.0%	2, 123	.0%	3, 103	0.2%	
600	0, 92	0.2%	0, 127	.0%	0, 185	0.2%	3, 51	0.2%	
1200	0, 46	0.8%	0, 63	.0%	0, 92	0.2%	3, 25	0.2%	
2400	0, 22	1.3%	0, 31	.0%	0, 46	0.8%	3, 12	0.2%	
4800	0, 11	3.0%	0, 15	.0%	0, 22	1.3%	1, 12	0.2%	
9600	0, 5	3.0%	0, 7	.0%	0, 11	3.0%	0, 12	0.2%	
19200	0, 2	3.0%	0, 3	.0%	0, 5	3.0%	0,6	7.0%	
38400	0, 1	27.0%	0, 1	.0%	0, 2	3.0%	0, 2	.0%	
125000	-		-	-	-	-	00	.0%	

Note: PS = prescaler; T = timer

The Timer 3 output always sets T3FLG to 1, and sets INT4 flag to 1 if T3ENB is a 1 when the timer and prescaler decrement through 0. This allows Timer 3 to be used as a utility timer if it is not used by the serial port. Timer 3 and its flags are not affected by the serial port software reset, UR, allowing Timer 3 to be used independently of the serial port.

3.8.6 Initialization Examples

This section contains four examples that initialize the serial port. In each case the data is moved to and from the buffers in the interrupt routines.

- The first example shows a typical RS-232 application that connects to a terminal.
- The second demonstrates a system using the Serial I/O mode to connect to a shift register.
- The third example uses the baud-rate timer as an additional third timer when the serial port is not used.
- The last example illustrates use of the Intel mode in a multiprocessor application.

In all examples, assume the register mnemonics have been equated (EQU) with the corresponding Peripheral-File location.

3.8.6.1 RS-232-C Example

This example transmits and receives data from a standard RS-232-C-type terminal at 9600 baud with a data format of 7 data bits, 2 stop bits and no parity.

<pre>ORP %?00001000,PORTB Enable TX pin MOVP %?00001011,IOCNT1 Enable INT4 MOVP %0,P17 Point to SCTL0 MOVP %?00010000,SCTL0 Reset the UART MOVP %?11001010,SMODE Two stop, 7 data bits, no parity, no extra Intel mode bit, communications mode MOVP %?00010101,SCTL0 Clear RESET, clear error flags, enable TX and RX MOVP %7,T3DATA Set baud rate to 9600 (4.9152 MHz crystal) MOVP %?01000000,SCTL1 Internal clock, prescale=0, no</pre>	RS232	DINT		Precaution
MOVP %?0001011,IOCNT1 Enable INT4 MOVP %0,P17 Point to SCTL0 MOVP %?00010000,SCTL0 Reset the UART MOVP %?11001010,SMODE Two stop, 7 data bits, no parity, no extra Intel mode bit, communications mode MOVP %?00010101,SCTL0 Clear RESET, clear error flags, enable TX and RX MOVP %7,T3DATA Set baud rate to 9600 (4.9152 MHz crystal) MOVP %?01000000,SCTL1 Internal clock, prescale=0, no	10100		%?00001000,PORTB	
MOVP %0,P17 MOVP %?00010000,SCTL0 MOVP %?11001010,SMODE * MOVP %?00010101,SCTL0 MOVP %?00010101,SCTL0 * MOVP %7,T3DATA * MOVP %?01000000,SCTL1 MOVP %?01000000,SCTL1 MOVP %?01000000,SCTL1 MOVP %?01000000,SCTL1 MOVP %?01000000,SCTL1 Point to SCTL0 Reset the UART Two stop, 7 data bits, no parity, no extra Intel mode bit, communications mode Clear RESET, clear error flags, enable TX and RX Set baud rate to 9600 (4.9152 MHz crystal) Internal clock, prescale=0, no				
<pre>MOVP %?11001010,SMODE Two stop, 7 data bits, no parity, no extra Intel mode bit, communications mode MOVP %?00010101,SCTL0 Clear RESET, clear error flags, enable TX and RX MOVP %7,T3DATA Set baud rate to 9600 (4.9152 MHz crystal) MOVP %?01000000,SCTL1 Internal clock, prescale=0, no</pre>		MOVP		
<pre>MOVP %?11001010,SMODE Two stop, 7 data bits, no parity, no extra Intel mode bit, communications mode MOVP %?00010101,SCTL0 Clear RESET, clear error flags, enable TX and RX MOVP %7,T3DATA Set baud rate to 9600 (4.9152 MHz crystal) MOVP %?01000000,SCTL1 Internal clock, prescale=0, no</pre>		MOVP	%?00010000,SCTL0	Reset the UART
<pre>* parity, no extra Intel mode bit, communications mode MOVP %?00010101,SCTL0 Clear RESET, clear error flags, enable TX and RX MOVP %7,T3DATA Set baud rate to 9600 (4.9152 MHz crystal) MOVP %?01000000,SCTL1 Internal clock, prescale=0, no</pre>				Two stop, 7 data bits, no
 * communications mode MOVP %?00010101,SCTL0 Clear RESET, clear error flags, enable TX and RX MOVP %7,T3DATA Set baud rate to 9600 (4.9152 MHz crystal) MOVP %?01000000,SCTL1 Internal clock, prescale=0, no 	*		•	parity, no extra Intel mode bit,
 * enable TX and RX MOVP %7,T3DATA Set baud rate to 9600 * (4.9152 MHz crystal) MOVP %?01000000,SCTL1 Internal clock, prescale=0, no 	*			
 * enable TX and RX MOVP %7,T3DATA Set baud rate to 9600 * (4.9152 MHz crystal) MOVP %?01000000,SCTL1 Internal clock, prescale=0, no 		MOVP	%?00010101,SCTL0	Clear RESET, clear error flags,
<pre>* (4.9152 MHz crystal) MOVP %?01000000,SCTL1 Internal clock, prescale=0, no</pre>	*			
MOVP %?01000000,SCTL1 Internal clock, prescale=0, no		MOVP	%7,T3DATA	Set baud rate to 9600
MOVP %?01000000,SCTL1 Internal clock, prescale=0, no	*			(4.9152 MHz crystal)
		MOVP	%?01000000,SCTL1	Internal clock, prescale=0, no.
* multiprocessing, disable Timer 3				multiprocessing, disable Timer 3
* interrupt, start Timer 3	*			interrupt, start Timer 3
EINT		EINT		

3.8.6.2 Serial I/O Example

This routine sends and receives data from a shift register device at 1200 baud with 8 data bits and no parity.

SERIAL	DINT		Precaution
	ORP	%?00001000,PORTB	Enable TX pin
	MOVP	%?00001011,IOCNT1	Enable INT4
	MOVP	%0,P17	Point to SCTLO
	MOVP		Reset the UART
	MOVP		One stop, 8 data bits,
*	110 1 1	0.00001100/SH0BB	no parity, no extra Intel
*			mode bit, Serial I/O mode
	MOVP	%?00010101,SCTL0	Clear RESET, clear error
*	110 11	1.00010101/Deillo	flags, enable TX and RX
	MOVP	%64,T3DATA	Set baud rate to
*	MOVE	304,IJDAIA	1200 (5MHz crystal)
	MOM	\$21100000 CCTT 1	Izoo (JMnz Cryscar)
*	MOVP	%?11000000,SCTL1	Internal clock, prescale=0,
*			no multiprocessing, disable
			Timer 3 interrupt,
*			start Timer 3
	EINT		

3.8.6.3 Extra Timer with No Serial Port

Timer 3 can be used as an additional timer when the serial port is not needed. INT4 occurs whenever the timer passes 0. The timer period is determined by the value TIME and the prescale bit in SCTL1. Disable the transmitter and receiver to assure no interrupts come from that source. This timer works best as a periodic interrupt, allowing a task to be performed at a fixed interval.

TIMER3	DINT		Precaution
	MOVP	%?00001011,IOCNT1	Enable INT4
	MOVP	%0,P17	Point to SCTLO
	MOVP	%?00010000,SCTL0	Reset the UART
	MOVP	%?01000010,SMODE	Asynchronous communication mode
	MOVP	%?00010000,SCTL0	Clear RESET, clear error
*			flags, disable TX and RX
	MOVP	%TIME,T3DATA	Set timer to selected rate
	MOVP	%?110001XX,SCTL1	Internal clock, no
*			multiprocessing selected
*			prescale, enable Timer 3
*			interrupts, start Timer 3
	EINT		

TMS7000 Family Architecture - Serial Port (TMS70x2 and TMS70Cx2)

3.8.6.4 Intel Multiprocessor Example

This example illustrates basic concepts of sending and receiving data in a multiprocessor system. The processors are usually close to each other so they can send at maximum speed without problems. The data is sent and received during the interrupt routines.

MULTI * * * * * * * * * *	DINT ORP MOVP MOVP MOVP MOVP MOVP MOVP	<pre>%?00001000,PORTB %?00001011,IOCNT1 %0,P17 %?00010000,SCTL0 %?01111111,SMODE %?00010101,SCTL0 %0,T3DATA %?11100000,SCTL1</pre>	Precaution Enable TX pin (?=binary) Enable INT4 Point to SCTLO Reset the UART One stop, 8 data bits, odd parity, Intel mode bit, communications mode Clear RESET, clear error flags, enable TX and RX Set baud rate to full speed (5MHz crystal) Internal clock, prescale=0, no multiprocessing, disable Timer 3 interrupts, put receiver to sleep, start Timer 3
	nwhile	, back at the inter:	rupt routines
* SENDIT *	ORP	<pre>%BIT4,SCTL1</pre>	Send Wake-Up bit (Bit4=00010000)
*	MOVP	%ADDRS,TXBUF	Send address byte wait for the transmit complete interrupt
*	ANDP	<pre>%#BIT4,SCTL1</pre>	Clear Wake-Up bit (# = logical NOT)
*	MOVP	%DATA,TXBUF	start sending data bytes
GETIT * *	MOVP	RXBUF,A	Get address byte (it only interrupts on an
*	CMP JNE	%ADDRS,A NOTIT	address byte when sleeping) Is it this processor's address? If this is not the correct address ignore the rest of the following data bytes
* * * * *	ANDP	<pre>%#BIT5,SCTL1</pre>	Clear Sleep bit and wait for additional data bytes Some method should determine End of Data so that the pro- cessor can go back to sleep Byte count in first data byte or special end of data byte are two methods

3-75

3.8.7 Serial Port Interrupts

INT4 is dedicated to the serial port. Three sources can generate an interrupt through INT4:

- 1) The transmitter (TX),
- 2) The receiver (RX), and
- 3) Timer 3 (T3).

Setting TXEN to 1 allows data loaded into the TXBUF to be shifted into TXSHF. The TX sets TXRDY and INT4 flag to 1 when TXSHF is loaded from TXBUF.

In the communication modes, if RXEN is set to 1, RX sets RXRDY and INT4 flag to a 1 when RXBUF is loaded from RXSHF. If RXEN is 0, RXSHF still receives frames and shifts them into RXBUF, but RXRDY and INT4 flag are held to 0. If a character is in RXBUF, and RXEN is then set to a 1, RXRDY and INT4 flag will be set to 1.

In Serial I/O mode, RXEN is set to initiate the reception of a frame. When the last bit of the frame is received RXEN is reset to 0; however, RXRDY and INT4 flag are still set to 1 when the character is shifted from RXSHF to RXBUF. RXRDY and INT4 flag bits are not masked by RXEN.

Timer 3 sets T3FLG and INT4 flag (if T3ENB is 1) when its prescaler and timer decrement through 0 together.

When the CPU acknowledges INT4, RXRDY, TXRDY, and T3FLG are the flags that indicate its source. The INT4 service routine must determine which of these sources caused INT4 in the specific application. For example, if all three are likely sources, the INT4 service routine must check for the following possible situations:

- 1) RXRDY only
- 2) TXRDY only
- 3) T3 only
- 4) RXRDY, TXRDY, T3
- 5) RXRDY, TXRDY
- 6) RXRDY, T3
- 7) TXRDY, T3
- 8) None

The last check is necessary because RXRDY, TXRDY, or T3FLG can set INT4 flag. It is possible that one or more interrupts may occur between CPU acknowledgement of INT4 and INT4 service routine testing of RXRDY, TXRDY, and T3FLG. The CPU clears the INT4 flag bit when it acknowledges INT4. If a second INT4 source is set in the time between this clearing and the software testing, the second or third interrupts will be serviced by the current INT4 service routine. Thus, when INT4 is again acknowledged (INT4 flag was set again by the second interrupt) RXRDY, TXRDY, and T3FLG will all be set to 0.

4. Electrical Specifications

This section contains electrical and timing information for each category of TMS7000 family devices. The NMOS devices are presented first, followed by the CMOS devices. The TMS7000 CMOS devices can operate at wide voltage and frequency ranges; therefore, the CMOS specifications are presented using two separate test voltage ranges.

NMOS Devices:

Sectio		Page
4.1	TMS7000, TMS7020, and TMS7040 Specifications	
4.2	TMS7002 and TMS7042 Specifications	4-8
	TMS7742 Specifications	
	SE70P162 Specifications	
	•	

CMOS Devices:

Section Page 4.5 TMS70C00A, TMS70C20A, and TMS70C40A Specifications (Wide Voltage) 4-31 4.6 TMS70C00A, TMS70C20A, and TMS70C40A Specifications (5V ±10%) 4-38 4.7 TMS70C02 and TMS70C42 Specifications (Wide Voltage) 4-45 4.8 TMS70C02 and TMS70C42 Specifications (5V ±10%) 4-54 4.9 TMS77C82 (Advance Information) 4-62 4.10 SE70CP160A Specifications 4-63 4.11 SE70CP162 Specifications 4-68

4.1 TMS7000, TMS7020, and TMS7040 Specifications

Table 4-1. Absolute Maximum Ratings over Operating Free-Air Temperature Range (unless otherwise noted)

Supply voltage range, V _{CC} [†]	-0.3 V to 7 V
Input voltage range	0.3 V to 7 V
Output voltage range	0.3 V to 7 V
Maximum buffer current	
Continuous power dissipation	
Storage temperature range	55°C to 150°C

[†] Unless otherwise noted, all voltages are with respect to V_{SS}.

Caution:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

			MIN	NOM	ΜΑΧ	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	V
		CLKIN	2.6			V
VIH	High-level input voltage	All others	2.0			V
V _{IL} Low-level		CLKIN			0.6	v
	Low-level input voltage	All others			0.8	V
TA	Operating free-air tempera	ture	0		70	°C

	PAR	AMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
	put current	Port A, input-only pins	$V_{I} = V_{SS} \text{ to } V_{CC}$		±2	±10	μA
ц п 	put cunent	I/O pins	$V_{I} = 0.4 \text{ V to } V_{CC}$		±10	±100	μA
CI	Input	capacitance	÷ 2	•	2		pF
V _{OH}	High-I	evel output voltage	I _{OH} = -400 μA	. 2.4	2.8		V
VOL	Low-le	evel output voltage	$I_{OL} = 3.2 \text{ mA}$		0.2	0.4	V
^t r(O)	Outpu	t rise time‡	See Figure 4-1		9	50	ns
^ţ f(O)	Outpu	t fall time‡	See Figure 4-1		10	60	ns
lcc	Supply	v current	All outputs open		80	150	mA
P _{D(av)}	Averag	e power dissipation	All outputs open		400	825	mW

Table 4-3. Electrical Characteristics over Full Range of Operating Conditions

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. [‡] Rise and fall times are measured between the maximum low level and the minimum high level using the 10% and 90% points (see Figure 4-2). Measured outputs have 100-pF loads to V_{SS} .




Figure 4-1. Output Loading Circuit for Test




Figure 4-2. Measurement Points for Switching Characteristics

Table 4-4.	Recommended Crystal	Operating	Conditions	over F	ull Operating
		Range			

	PARAMETER	MIN	ΤΥΡ	ΜΑΧ	UNIT
f _{osc}	Crystal frequency	1.0		5.0	MHz
	CLKIN duty cycle		50		%
^t c(P)	Crystal cycle time	200		1000	ns
t _{c(C)}	Internal state cycle time	400		2000	ns
^t w(PH)	CLKIN pulse duration high	90			ns
^t w(PL)	CLKIN pulse duration low	90			ns.
t _r	CLKIN rise time [†]			30	ns
t _f	CLKIN fall time [†]			30	ns
^t d(PH-CH)	CLKIN rise to CLKOUT rise delay		125	200	ns

[†] Rise and fall times are measured between the maximum low level and the minimum high level.




Figure 4-3. Clock Timing




Figure 4-4. Recommended Clock Connections

	PARAMETER	MIN	ТҮР	MAX	UNIT
^t c(C)	CLKOUT cycle time [†]		400		ns
^t w(CH)	CLKOUT high pulse duration	130	170	200	ns
^t w(CL)	CLKOUT low pulse duration	150	190	240	ns
^t d(CH-JL)	Delay time, CLKOUT rising to ALATCH fall	260	300	340	ns
^t w(JH)	ALATCH high pulse duration	150	190	230	ns
t _{su} (HA-JL)	Setup time, high address valid before ALATCH fall	50	170	220	ns
t _{su(LA-JL)}	Setup time, low address valid before ALATCH fall	50	150	220	ns
^t h(JL-LA)	Hold time, low address valid after ALATCH fall	30	45	80	ns
t _{su} (RW-JL)	Setup time, R/\overline{W} valid before ALATCH fall	50	140	200	ns
t _{h(EH-RW)}	Hold time, R/\overline{W} valid after \overline{ENABLE} rise	40	100		ns
^t h(EH-HA)	Hold time, high address valid after ENABLE rise	30	40		ns
t _{su} (Q-EH)	Setup time, data output valid before ENABLE rise	230	290		ns
^t h(EH-Q)	Hold time, data output valid after ENABLE rise	65	80		ns
t _{d(EH-A)}	Delay time, ENABLE rise to next address drive	60	85		ns
t _{a(EL-D)}	Access time, data input valid after ENABLE fall	155	190		ns
t _{a(A-D)}	Access time, address valid to data input valid	400	470		ns
^t d(A-EH)	Delay time, address valid to ENABLE rise	580		730	ns
t _{h(EH-D)}	Hold time, data input valid after ENABLE rise	0			ns
td(CH-EL)	Delay time, CLKOUT rise to ENABLE fall	-10	15	50	ns

Table 4-5. Memory Interface Timing at 5 MHz over Full Operating Free-AirTemperature Range

 $t_{c(C)}$ is defined to be 2/f_{osc} and may be referred to as a machine state or simply a state.

Electrical Specifications - TMS70x0 NMOS Devices




Figure 4-5. Read and Write Cycle Timing

4.1.1 Application of Ceramic Resonator

The circuit shown in Figure 4-6 provides an economical alternative to quartz crystals where frequency tolerance is not a major concern. Frequency tolerance over temperature is about 1%.




Figure 4-6. Ceramic Resonator Circuit

The following manufacturers supply ceramic resonators.

Murata Corporation of America 1148 Franklin Rd. SE Marrietta, GA 30067 (404) 952-9777 Telex – 0542329 Murata ATL

NGK Spark Plugs (USA) Inc. 20608 Madrona Ave. Torrance, CA 90503 (213) 328-6882 Telex - 664290

Kyocera International 8611 Balboa Ave. San Diego, CA 92123 (714) 279-8319 Telex - 697929 For 5 MHz operation Resonator ceralock CSA5.00MT Resistor 1 M Ω 10% Capacitors (both) 30 pF

For 5 MHz operation Resonator R5.OM Resistor 1 M Ω 1.0% Capacitors 68 pF \pm 10%

4.2 TMS7002 and TMS7042 Specifications

Table 4-6. Absolute Maximum Ratings over Operating Free-Air Temperature Range (unless otherwise noted)

Supply voltage range, V _{CC} †	0.3 V to 7 V
Input voltages range	
Output voltages range	
Maximum buffer current	±10 mA
Continuous power dissipation	1.4 W
Storage temperature range	

[†] Unless otherwise noted, all voltages are with respect to V_{SS}.

Caution:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Table 4-7. Rec	commended	Operating	Conditions
----------------	-----------	-----------	------------

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	V
VIH High-level input voltage	CLKIN	2.6			v	
ΎН	V _{IH} High-level input voltage	All other inputs	2.0			V
	Low-level input voltage	CLKIN			0.6	V
VIL	Low-level input voltage	All other inputs			0.8	V
TA	Operating free-air tempera	ture	0		70	°C

	PARAN	IETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
1,	Input current	A5,MC, <mark>RESET</mark> , INT1, INT3, XTAL2	$V_{I} = V_{SS}$ to V_{CC}	-	±2	±10	μA
1	input content	Ports C and D A0–A4, A6, A7	$V_{I} = 0.4 V \text{ to } V_{CC}$		±10	±100	μA
CI	Input capacit	ance			2		рF
Voн	High-level ou	itput voltage	I _{OH} = -400 μA	2.4	2.8		V
VOL	Low-level ou	tput voltage	I _{OH} = 3.2 mA		0.2	0.4	V
^t r(O)	Output rise ti	me‡	See Figure 4-7		9	30	ns
t _{f(0)}	Output fall ti	ne‡	See Figure 4-7		10	35	ns
¹ cc	Supply curre	nt	All outputs open		160	210	mA
P _{D(av)}	Average pow	er dissipation			800	1155	mW

Table 4-8. E	ectrical	Characteristics	over Full	Range o	fΟ	perating	Conditions
--------------	----------	-----------------	-----------	---------	----	----------	------------

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. [‡] Rise and fall times are measured between the maximum low level and the minimum high level using the 10% and 90% points (see Figure 4-8).




Figure 4-7. Output Loading Circuit for Test




Figure 4-8. Measurement Points for Switching Characteristics

Table 4-9.	Recommended	Crystal	Operating	Conditions	over	Full O	perating
			Range				-

	PARAMETER	MIN	ΤΥΡ	MAX	UNIT
f _{osc}	Crystal frequency	1.0		8.0	MHz
	CLKIN duty cycle		50		%
^t c(P)	Crystal cycle time	125		1000	ns
^t c(C)	Internal state cycle time	250		2000	ns
t _{w(PH)}	CLKIN pulse duration high	50			ns
t _{w(PL)}	CLKIN pulse duration low	50			ns
t _r	CLKIN rise time [†]			30	ns
t _f	CLKIN fall time [†]			30	ns
^t d(PH-CH)	CLKIN rise to CLKOUT rise delay		70	200	ns

[†] Rise and fall times are measured between the maximum low level and the minimum high level.




Figure 4-9. Clock Timing




Figure 4-10. Recommended Clock Connections

	PARAMETER	MIN	ΜΑΧ	UNIT
^t c(C)	CLKOUT cycle time [†]	250	2000	ns
^t w(CH)	CLKOUT high pulse duration	0.5t _{c(C)} -40	0.5t _{c(C)} +10	ns
^t w(CL)	CLKOUT low pulse duration	0.5t _{c(C)} -40	0.5t _{c(C)} +15	ns
^t d(CH-JL)	Delay time, CLKOUT rise to ALATCH fall	0.5t _{c(C)} -10	0.5t _{c(C)} +30	ns
t _{w(JH)}	ALATCH high pulse duration	0.25t _{c(C)} -15	0.25t _{c(C)} +30	ns
^t su(HA-JL)	Setup time, high address valid before ALATCH fall	0.25t _{c(C)} -40	0.25t _{c(C)} +45	ns
t _{su(LA-JL)}	Setup time, low address valid before ALATCH fall	0.25t _{c(C)} -40	0.25t _{c(C)} +15	ns
^t h(JL-LA)	Hold time, low address valid after ALATCH fall	0.25t _{c(C)}	0.25t _{c(C)} +45	ns
t _{su} (RW-JL)	Setup time, R/\overline{W} valid before ALATCH fall	0.25t _{c(C)} -35	0.25t _{c(C)} +30	ns
t _{h(EH-RW)}	Hold time, R/W valid after ENABLE rise	0.5t _{c(C)} -40		ns
^t h(EH-HA)	Hold time, high address valid after ENABLE rise	0.5t _{c(C)} -50		ns
t _{su} (Q-EH)	Setup time, data output valid before ENABLE rise	0.5t _{c(C)} -45		ns
^t h(EH-Q)	Hold time, data output valid after ENABLE rise	0.5t _{c(C)} -45		ns
^t d(LA-EL)	Delay time, low address high impedance to ENABLE fall	0.25t _{c(C)} -45	0.25t _{c(C)}	ns
td(EH-A)	Delay time, ENABLE rise to next address drive	0.5t _{c(C)} -25		ns
t _{a(EL-D)}	Access time, data input valid after	0.75t _{c(C)} -105		ns
t _{a(A-D)}	Access time, address valid to data input valid	1.5t _{c(C)} -115		ns
td(A-EH)	Delay time, address valid to ENABLE rise	1.5t _{c(C)} -80	1.5t _{c(C)} +30	ns
^t h(EH-D)	Hold time, data input valid after ENABLE rise	0		ns
^t d(EH-JH)	Delay time, ENABLE rise to ALATCH rise	0.5t _{c(C)} -25	0.5t _{c(C)} +10	ns
td(CH-EL)	Delay time, CLKOUT rise to ENABLE fall	-10	35	ns

Table 4-10. Memory Interface Timing

 $t_{c(C)}$ is defined to be 2/f_{osc} and may be referred to as a machine state or simply a state.

	PARAMETER	TEST CONDITIONS	MIN	түр	МАХ	UNIT
t _{c(C)}	CLKOUT cycle time [†]			250		ns
^t w(CH)	CLKOUT high pulse duration		85	110	135	ns
^t w(CL)	CLKOUT low pulse duration		85	115	140	ns
^t d(CH-JL)	Delay time, CLKOUT rise to ALATCH fall		115	135	155	ns
^t w(JH)	ALATCH high pulse duration		47	70	92	ns
^t su(HA-JL)	Setup time, high address valid before ALATCH fall		22	65	108	ns
t _{su(LA-JL)}	Setup time, low address valid before ALATCH fall		22	50	78	ns
^t h(JL-LA)	Hold time, low address valid after ALATCH fall		62	90	108	ns
t _{su} (RW-JL)	Setup time, R/\overline{W} valid before ALATCH fall		27	60	93	ns
^t h(EH-RW)	Hold time, R/W valid after ENABLE rise		85	120		ns
^t h(EH-HA)	Hold time, high address valid after ENABLE rise		75	120		ns
^t su(Q-EH)	Setup time, data output valid before ENABLE rise	f = 8 MHz,	80	120		ns
^t h(EH-Q)	Hold time, data output valid after ENABLE rise	50% duty cycle	80	115		ns
^t d(LA-EL)	Delay time, low address high impedance to ENABLE fall		17	40	62	ns
^t d(EH-A)	Delay time, ENABLE rise to next address drive		100	150		ns
t _a (EL-D)	Access time, data input valid after ENABLE fall		82	120		ns
t _{a(A-D)}	Access time, address valid to data input valid		260	300		ns
^t d(A-EH)	Delay time, address valid to ENABLE rise		295	350	405	ns
^t h(EH-D)	Hold time, data input valid after ENABLE rise		0			ns
^t d(EH-JH)	Delay time, ENABLE rise to ALATCH rise		100	105	135	ns
^t d(CH-EL)	Delay time, CLKOUT rise to ENABLE fall		-10	25	35	ns

Table 4-11. Memory Interface Timing at 8 MHz

 $t_{c(C)}$ is defined to be 2/f_{osc} and may be referred to as a machine state or simply a state.

Electrical Specifications - TMS70x2 NMOS Devices




Figure 4-11. Read and Write Cycle Timing

4.2.1 Application of Ceramic Resonator

The circuit shown in Figure 4-12 provides an economical alternative to quartz crystals where frequency tolerance is not a major concern. Frequency tolerance over temperature is about 1%.




Figure 4-12. Ceramic Resonator Circuit

The following manufacturers supply ceramic resonators.

Murata Corporation of America 1148 Franklin Rd. SE Marrietta, GA 30067 (404) 952-9777 Telex – 0542329 Murata ATL

NGK Spark Plugs (USA) Inc. 20608 Madrona Ave. Torrance, CA 90503 (213) 328-6882 Telex - 664290


Kyocera International 8611 Balboa Ave. San Diego, CA 92123 (714) 279-8319 Telex - 697929 For 5 MHz operation Resonator ceralock CSA5.00MT Resistor 1 MΩ 10% Capacitors (both) 30 pF

For 5 MHz operation Resonator R5.0M Resistor 1 M Ω 10% Capacitors 68 pF \pm 10%

4-14

4.2.2 Serial Port Timing

4.2.2.1 Internal Serial Clock




RXD SAMPLE SAVED

Notes: 1) The CLKOUT signal is not available in Single-Chip mode. 2) CLKOUT = $t_{c(C)}$.

	PARAMETER	ТҮР	UNIT
td(CL-SL)	CLKOUT low to SCLK low	$1/4 t_{c(C)}$	ns
td(CL-TD)	CLKOUT low to new TXD data	1/4 t _{c(C)}	ns
td(RD-CL)	RXD data valid before CLKOUT low	1/4 t _{c(C)}	ns
t _d (RD)	RXD data valid time	1/2 t _{c(C)}	ns

4.2.2.2 External Serial Clock



RXD SAMPLE SAVED

Notes: 1) The CLKOUT signal is not available in Single-Chip mode. 2) CLKOUT = $t_{C(C)}$. 3) SCLK sampled; if SCLK = 1 then 0, fall transition found. 4) SCLK sampled; if SCLK = 0 then 1, rise transition found.

	PARAMETER	ТҮР	UNIT
td(RD-CL)	RXD data valid before CLKOUT low	1/4 t _{c(C)}	ns
^t d(RD)	RXD data valid time	1/2 t _{c(C)}	ns
td(SB-TD)	Start of SCLK sample to new TXD data	3 1/4 t c(C)	ns
^t d(SE-TD)	End of SCLK sample to new TXD data	2 1/4 t _{c(C)}	ns
^t d(CL-S)	Clockout low to SCLK transition	t _{c(C)}	ns

4.3 TMS7742 Specifications

Table 4-12. Absolute Maximum Ratings over Operating Free-Air Temperature Range (unless otherwise noted)

Supply voltage range, V_{CC}^{\dagger}	0.3 V to 7 V
Supply voltage range, VPP	0.3 V to 22 V
Input voltage range	
Output voltage range	
Maximum buffer sink current	
Continuous power dissipation	
Storage temperature range	

† Unless otherwise noted, all voltages are with respect to V_{SS}.

Caution:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

 Table 4-13.
 Recommended Operating Conditions[†]

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	V
V _{PP}	Program supply voltage [‡]		20.5	21	21.5	v
V		CLKIN	2.6			V
VIH	High-level input voltage	All other inputs	2.0			v
	Low-level input voltage	CLKIN			0.6	v
VIL	Low-level input voitage	All other inputs			0.8	v
TA	Operating free-air temperature		0		70	°C

[†] Ambient light may affect operational functionality and electrical characteristics. It is recommended to use an opaque label over the window when the EPROM is not being erase.

[‡] V_{PP} is applied to the MC pin in EPROM mode only.

	PARAN	IETER	TEST CONDITIONS	MIN	TYP‡	ΜΑΧ	UNIT
1.	Input current A5, MC, RESET, INT1, INT3, XTAL Ports C and D A0–A4, A6, A7	INT1 INT3 XTAL2	$V_{I} = V_{SS}$ to V_{CC}		±2	±10	μA
.1		Ports C and D	$V_{I} = 0.4 V \text{ to } V_{CC}$		±10	±100	P47
C _I	C _I Input capacitance			2		pF	
V _{OH}	High-level ou	itput voltage	I _{OH} = -400 μA	2.4	2.8		V
VOL	Low-level ou	tput voltage	I _{OL} = 3.2 mA		0.2	0.4	V
^t r(O)	Output rise ti	me§	See Figure 4-13		9	50	ns
^t f(O)			See Figure 4-13		10	60	ns
Icc	ICC Supply current		All outputs open		180	250	mA
Ipp	Program supp	oly current	$\overline{E} = V_{IL}, \overline{G} = V_{PP}$			30	mA
P _{D(av)}	Average pow	er dissipation	All outputs open		900	1375	mW

Table 4-14.	Electrical	Characteristics	over Fu	I Range of	Operating	Conditions [†]
-------------	------------	-----------------	---------	------------	-----------	-------------------------

[†] Ambient light may affect operational functionality and electrical characteristics. It is recommended to use an opaque label over the window when the EPROM is not being erased.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ Rise and fall times are measured between the maximum low level and the minimum high level using the 10% and 90% points. Measured outputs have 100-pF loads to V_{SS}.




Figure 4-13. Output Loading Circuit for Test




Figure 4-14. Measurement Points for Switching Characteristics

	PARAMETER	MIN	ΤΥΡ	MAX	UNIT
f _{osc}	Crystal frequency	1		5	MHz
	CLKIN duty cycle		50		%
t _{c(P)}	Crystal cycle time	200	•	1000	ns
^t c(C)	Internal state cycle time	400		2000	ns
^t w(PH)	CLKIN pulse duration high	90		¢	ns
t _{w(PL)}	CLKIN pulse duration low	90			ns
tr	CLKIN rise time [†]			30	ns
t _f	CLKIN fall time [†]	· · · · · · · · · · · · · · · · · · ·		30	ns
td(PH-CH)	CLKIN rise to CLKOUT rise delay		120	200	ns

Table 4-15.	Recommended Crystal	Operating	Conditions or	ver Full Operating
		Range		

[†] Rise and fall times are measured between the maximum low level and the minimum high level.




Figure 4-15. Clock Timing




Figure 4-16. Recommended Clock Connections

	PARAMETER	MIN	ΜΑΧ	UNIT
^t c(C)	CLKOUT cycle time [†]	400	2000	ns
^t w(CH)	CLKOUT high pulse duration	0.5t _{c(C)} -40	0.5t _{c(C)} +10	ns
^t w(CL)	CLKOUT low pulse duration	0.5t _{c(C)} -40	0.5t _{c(C)} +15	ns
^t d(CH_JL)	Delay time, CLKOUT rise to ALATCH fall	0.5t _{c(C)} -10	0.5t _{c(C)} +30	ns
^t w(JH)	ALATCH high pulse duration	0.25t _{c(C)} -15	0.25t _{c(C)} +30	ns
^t su(HA-JL)	Setup time, high address valid before ALATCH fall	0.25t _{c(C)} -40	0.25t _{c(C)} +45	ns
^t su(LA-JL)	Setup time, low address valid before ALATCH fall	0.25t _{c(C)} -45	0.25t _{c(C)} +15	ns
^t h(JL-LA)	Hold time, low address valid after ALATCH fall	0.25t _{c(C)}	0.25t _{c(C)} +45	ns
t _{su} (RW-JL)	Setup time, R/\overline{W} valid before ALATCH fall	0.25t _{c(C)} -35	0.25t _{c(C)} +30	ns
t _{h(EH-RW)}	Hold time, R/W valid after ENABLE rise	0.5t _{c(C)} -40		ns
^t h(EH-HA)	Hold time, high address valid after ENABLE rise	0.5t _{c(C)} -50		ns
t _{su} (Q-EH)	Setup time, data output valid before ENABLE rise	0.5t _{c(C)} -45		ns
^t h(EH-Q)	Hold time, data output valid after ENABLE rise	0.5t _{c(C)} -45		ns
^t d(LA-EL)	Delay time, low address high impedance to ENABLE fall	0.25t _{c(C)} -45	0.25t _{c(C)} +15	ns
^t d(EH-A)	Delay time, ENABLE rise to next address drive	0.5t _{c(C)} -25		ns
t _{a(EL-D)}	Access time, data input valid after ENABLE fall	0.75t _{c(C)} -135		ns
^t a(A-D)	Access time, address valid to data input valid	1.5t _{c(C)} -160		ns
^t d(A-EH)	Delay time, address valid to ENABLE rise	1.5t _{c(C)} -80	1.5t _{c(C)} +30	ns
^t h(EH-D)	Hold time, data input valid after ENABLE rise	0		ns
td(EH-JH)	Delay time, ENABLE rise to ALATCH rise	0.5t _{c(C)} -70	0.5t _{c(C)} +10	ns
^t d(CH-EL)	Delay time, CLKOUT rise to ENABLE fall	-10	35	ns

Table 4-16. Memory Interface Timing

 $t_{c(C)}$ is defined to be 2/f_{osc} and may may be referred to as a machine state or simply a state.

		TEST				
	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
t _{c(C)}	CLKOUT cycle time [†]		··	400		ns
^t w(CH)	CLKOUT high pulse duration		160	185	210	ns
^t w(CL)	CLKOUT low pulse duration		160	190	215	ns
^t d(CH-JL)	Delay time, CLKOUT rise to ALATCH fall		190	210	230	ns
^t w(JH)	ALATCH high pulse duration		85	110	130	ns
t _{su(HA-JL)}	Setup time, high address valid before ALATCH fall		60	100	145	ns
t _{su(LA-JL)}	Setup time, low address valid before ALATCH fall		55	90	125	ns
^t h(JL-LA)	Hold time, low address valid after ALATCH fall		100	125	145	ns
^t su(RW-JL)	Setup time, R/\overline{W} valid before ALATCH fall		65	95	130	ns
^t h(EH-RW)	Hold time, R/W valid after ENABLE rise		160	195		ns
^t h(EH-HA)	Hold time, high address valid after ENABLE rise		150	195		ns
t _{su} (Q-EH)	Setup time, data output valid before ENABLE rise	f = 5 MHz,	155	185		ns
^t h(EH-Q)	Hold time, data output valid after ENABLE rise	50% duty cycle	155	180		ns
^t d(LA-EL)	Delay time, low address high impedance to ENABLE fall		55	85	115	ns
^t d(EH-A)	Delay time, ENABLE rise to next address drive		175	205		ns
^t a(EL-D)	Access time, data input valid after ENABLE fall		165	205		ns
t _{a(A-D)}	Access time, address valid to data input valid		440	485		ns
t _{d(A-EH)}	Delay time, address valid to ENABLE rise		520	575	630	ns
^t h(EH-D)	Hold time, data input valid after		0			ns
^t d(EH-JH)	Delay time, ENABLE rise to ALATCH rise		130	160	210	ns
^t d(CH-EL)	Delay time, CLKOUT rise to ENABLE fall		-10	25	35	ns

Table 4-17. Memory Interface Timing at 5 MHz

[†] $t_{c(C)}$ is defined to be $2/f_{osc}$ and may be referred to as a machine state or simply a state.






Figure 4-17. Read and Write Cycle Timing

4.3.1 Erasure

The TMS7742 is erased by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.7 nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are at a high level. Note that normal ambient light contains the correct wavelength fore erasure. Therefore, when using the TMS7742, the window should be covered with an opaque label.

Electrical Specifications - TMS7742 NMOS Prototyping Device

Table 4-18. Switching Characteristics over Recommended Supply Voltage Range and Operating Free-Air Temperature Range

	PARAMETER	TEST CONDITIONS [†]	MIN MAX	UNITS
t _{a(A)}	Access time from address	CL = 100 pF,	1	μs
t _{en} (G)	Output enable time from \overline{G}	1 Series 74 TTL load,	350	ns
^t dis(G) [‡]	Output disable time from \overline{G}	t _r ≤ 20 ns	350	ns
t _{v(A)}	Output data valid time after change of address, E or G, whichever occurs first	t _f ≤ 20 ns	0	ns

[†] Timing measurement reference levels for inputs and outputs are 0.8 V and 2 V.

[‡] Value calculated from 0.5 V delta to measured output level.

Table 4-19. Recommen	ded Conditions	for Programming,	TA = 25°C
----------------------	----------------	------------------	-----------

		MIN	NOM	MAX	UNITS
^t w(E)	E pulse duration	9	10	11	ms
t _{su} (A)	Address setup time	2			μs
t _{su} (D)	Data setup time	2			μs
t _{su} (VPP)	V _{PP} setup time	2			μs
^t h(A)	Address hold time	0			μs
^t h(D)	Data hold time	2			μs
t _{h(VPP)}	V _{PP} hold time	2		·	μs
t _{rec} (PG)	VPP recovery time	2			μs
t _{r(PG)} G	G rise time during programming	50			ns
^t ehd	Delay time, data valid after E flow			1	μs

Table 4-20.	Programming	Characteristics,	$TA = 25^{\circ}C$
-------------	-------------	------------------	--------------------

	PARAMETER	TEST CONDITIONS [†]	MIN	МАХ	UNITS
t _{dis(PR)}	Output disable time		0	100	ns

[†] Timing measurement reference levels for inputs and outputs are 0.8 and 2.0 V.




Figure 4-18. Program Cycle Timing





Figure 4-19. Read Cycle Timing

4.3.2 Serial Port Timing

4.3.2.1 Internal Serial Clock




RXD SAMPLE SAVED

Notes: 1) The CLKOUT signal is not available in Single-Chip mode. 2) CLKOUT = $t_{c(C)}$.

	PARAMETER	ТҮР	UNIT
td(CL-SL)	CLKOUT low to SCLK low	$1/4 t_{c(C)}$	ns
^t d(CL-TD)	CLKOUT low to new TXD data	$1/4 t_{c(C)}$	ns
td(RD-CL)	RXD data valid before CLKOUT low	$1/4 t_{c(C)}$	ns
t _{d(RD)}	RXD data valid time	$1/2 t_{c(C)}$	ns

4.3.2.2 External Serial Clock



RXD SAMPLE SAVED

Notes: 1) The CLKOUT signal is not available in Single-Chip mode. 2) CLKOUT = $t_{c(C)}$. 3) SCLK sampled; if SCLK = 1 then 0, fall transition found. 4) SCLK sampled; if SCLK = 0 then 1, rise transition found.

	PARAMETER	ТҮР	UNIT
td(RD-CL)	RXD data valid before CLKOUT low	1/4 t _{c(C)}	ns
^t d(RD)	RXD data valid time	$1/2 t_{c(C)}$	ns
^t d(SB-TD)	Start of SCLK sample to new TXD data	3 1/4 t _{c(C)}	ns
td(SE-TD)	End of SCLK sample to new TXD data	2 1/4 t _{c(C)}	ns
^t d(CL-S)	Clockout low to SCLK transition	t c(C)	ns

4.4 SE70P162 Specifications

Table 4-21. Absolute Maximum Ratings over Operating Free-Air Temperature Range (unless otherwise noted)

Supply voltage range, V_{CC}^{\dagger}	0.3 V to 7 V
Input voltage range	
Output voltage range	
Continuous power dissipation	
Maximum buffer current	
Storage temperature range	. 0°C to 100°C

[†] Unless otherwise noted, all voltages are with respect to V_{SS}.

Caution:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Table 4-22. Recommended	Operating	Conditions
----------------------------	-----------	------------

			MIN	NOM	ΜΑΧ	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	v
	High-level input voltage	CLKIN	2.6			V
VIH	V _{IH} High-level input voltage	All others	2.3			v
	Low-level input voltage	CLKIN			0.6	v
V1L	V _{IL} Low-level input voltage	All others			0.8	V
TA	Operating free-air temperature		0		55	°C

	PARAN	IETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
	Input current	A5,MC, RESET, INT1, INT3, XTAL2	$V_{I} = V_{SS}$ to V_{CC}		±2	±10	μA
1	input ourion	Ports C and D A0A4, A6, A7	$V_{I} = 0.4 V \text{ to } V_{CC}$		±10	±100	μ/ (
V _{OH}	High-level ou	tput voltage	I _{OH} = -0.4 mA	2.4			V
VOL	Low-level ou	tput voltage	I _{OL} = 2 mA			0.4	V
t _{r(O)}	Output rise ti	me‡	See Figure 4-20		9	30	ns
^t f(O)	Output fall tir	ne‡	See Figure 4-20		10	35	ns
^I cc	Average supp	ly current§	All outputs open		160	210	mA
P _{D(av)}	Average pow	er dissipation	All outputs open		800	1155	mW

Table 4-23. Electrical Characteristics over Full Range of Recommended **Operating Conditions**

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. [‡] Rise and fall times are measured between the maximum low level and the minimum high level using the 10% and 90% points (see Figure 4-21).

§ Average supply current without piggyback EPROM device installed.




Figure 4-20. Output Loading Circuit for Test




Figure 4-21. Measurement Points for Switching Characteristics

	PARAMETER	MIN	ΤΥΡ	MAX	UNIT
f _{osc}	Crystal frequency	1.0		8.0	MHz
	CLKIN duty cycle		50		%
^t c(P)	Crystal cycle time	125		1000	ns
^t c(C)	Internal state cycle time	250		2000	ns
tw(PH)	CLKIN pulse duration high	50			ns
^t w(PL)	CLKIN pulse duration low	50			ns
t _r	CLKIN rise time [†]			30	ns
t _f	CLKIN fall time [†]			30	ns
td(PH-CH)	CLKIN rise to CLKOUT rise delay		125	200	ns

 Table 4-24. Recommended Crystal/Clockin Operating Conditions over Full

 Operating Range

[†] Rise and fall times are measured betwen the maximum low level and the minimum high level.




Figure 4-22. Clock Timing





Figure 4-23. Recommended Clock Connections

	PARAMETER	MIN	MAX	UNIT
t _{c(C)}	CLKOUT cycle time [†]	250	2000	ns
^t w(CH)	CLKOUT high pulse duration	0.5t _{c(C)} -40	0.5t _{c(C)} +10	ns
^t w(CL)	CLKOUT low pulse duration	0.5t _{c(C)} -40	0.5t _{c(C)} +15	ns
^t d(CH-JL)	Delay time, CLKOUT rise to ALATCH fall	0.5t _{c(C)} -10	0.5t _{c(C)} +30	ns
^t w(JH)	ALATCH high pulse duration	0.25t _{c(C)} -15	0.25t _{c(C)} +30	ns
t _{su} (HA-JL)	Setup time, high address valid before ALATCH fall	0.25t _{c(C)} -40	0.25t _{c(C)} +45	ns
^t su(LA-JL)	Setup time, low address valid before ALATCH fall	0.25t _{c(C)} -40	0.25t _{c(C)} +15	ns
t _h (JL-LA)	Hold time, low address valid after ALATCH fall	0.25t _{c(C)}	0.25t _{c(C)} +45	ns
t _{su} (RW-JL)	Setup time, R/\overline{W} valid before ALATCH fall	0.25t _{c(C)} -35	0.25t _{c(C)} +30	ns
^t h(EH-RW)	Hold time, R/W valid after ENABLE rise	0.5t _{c(C)} -40		ns
^t h(EH-HA)	Hold time, high address valid after ENABLE rise	0.5t _{c(C)} -50		ns
^t su(Q-EH)	Setup time, data output valid before ENABLE rise	0.5t _{c(C)} -45		ns
^t h(EH-Q)	Hold time, data output valid after ENABLE rise	0.5t _{c(C)} -45		ns
^t d(LA-EL)	Delay time, low address high impedance to ENABLE fall	0.25t _{c(C)} -45	0.25t _{c(C)}	ns
^t d(EH-A)	Delay time, ENABLE rise to next address drive	0.5t _{c(C)} -25		ns
^t a(EL-D)	Access time, data input valid after ENABLE fall	0.75t _{c(C)} -105		ns
t _{a(A-D)}	Access time, address valid to data input valid	1.5t _{c(C)} -115		ns
^t d(A-EH)	Delay time, address valid to ENABLE rise	1.5t _{c(C)} -80	$1.5t_{c(C)}+30$	ns
t _{h(EH-D)}	Hold time, data input valid after ENABLE rise	0		ns
td(EH-JH)	Delay time, ENABLE rise to ALATCH rise	0.5t _{c(C)} -25	0.5t _{c(C)} +10	ns
^t d(CH-EL)	Delay time, CLKOUT rise to ENABLE fall	-10	35	ns

Table 4-25. Memory Interface Timing

 $t_{c(C)}$ is defined to be $2/f_{osc}$ and may be referred to as a machine state or simply a state.

Note: For memory interface timings at 8 MHz, see Table 4-11 on page 4-12.




Electrical Specifications - SE70P162 NMOS Prototyping Device

Figure 4-24. Read and Write Cycle Timings

4.4.1 Serial Port Timing

4.4.1.1 Internal Serial Clock




RXD SAMPLE SAVED

Notes: 1) The CLKOUT signal is not available in Single-Chip mode. 2) CLKOUT = $t_{c(C)}$.

	PARAMETER	ТҮР	UNIT
td(CL-SL)	CLKOUT low to SCLK low	$1/4 t_{c(C)}$	ns
td(CL-TD)	CLKOUT low to new TXD data	1/4 t _{c(C)}	ns
td(RD-CL)	RXD data valid before CLKOUT low	$1/4 t_{c(C)}$	ns
^t d(RD)	RXD data valid time	1/2 t _{c(C)}	ns

4.4.1.2 External Serial Clock



RXD SAMPLE SAVED

Notes: 1) The CLKOUT signal is not available in Single-Chip mode. 2) CLKOUT = $t_{c(C)}$. 3) SCLK sampled; if SCLK = 1 then 0, fall transition found. 4) SCLK sampled; if SCLK = 0 then 1, rise transition found.

	PARAMETER	ТҮР	UNIT
td(RD-CL)	RXD data valid before CLKOUT low	1/4 t _{c(C)}	ns
^t d(RD)	RXD data valid time	$1/2 t_{c(C)}$	ns
^t d(SB-TD)	Start of SCLK sample to new TXD data	$3 1/4 t_{c(C)}$	ns
td(SE-TD)	End of SCLK sample to new TXD data	$2 1/4 t_{c(C)}$	ns
td(CL-S)_	Clockout low to SCLK transition	t _{c(C)}	ns

4.5 TMS70C00A, TMS70C20A, and TMS70C40A Specifications (Wide Voltage)

Table 4-26. Absolute Maximum Rating over Operating Free-AirTemperature Range (unless otherwise noted)

Supply voltage, V _{CC} [†]	0.3 V to 7 V
All input voltages	
All output voltages	
Maximum I/O buffer current	
Storage temperature range	
I _{CC} ; I _{SS} current (maximum into pins 25 and 40)	

[†] Unless otherwise noted, all voltages are with respect to V_{SS}.

Caution:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 4-27. Recommended Operating Conditions

			MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		2.5	6.0	V
		XTAL2 pin, V _{CC} = 2.5 to 6 V	0.8V cc		v
V _{IH}	High-level input voltage	All other pins, V _{CC} = 3 to 6 V	0.70V _{CC}		v
		All other pins, V _{CC} = 2.5 to 3 V	0.75V _{CC}		v
		XTAL2 pin, V _{CC} = 2.5 to 6 V		0.2V _{CC}	v
V _{IL}	Low-level input voltage	All other pins, V _{CC} = 2.5 to 6 V		0.3V _{CC}	v
ТА	Operating temperature	Commercial (TMS70Cx0NL)	0	70	°C
	range	Industrial (TMS70Cx0NA)	-40	85	°C

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
11	Input leakage current	$V_{IN} = V_{SS}$ to V _{CC}		±0.1	±1	μA
Cl	Input capacitance			5		рF
.,		$V_{CC} = 2.5 \text{ V}, I_{OH} = -50 \ \mu\text{A}$	2.25	2.4		V
Vон	High-level output voltage [‡]	$V_{CC} = 4.0 V$, $I_{OH} = -0.4 mA$	3.2	3.6		V
		$V_{CC} = 5.0 V$, $I_{OH} = -0.7 mA$	3.9	4.5		V
		$V_{CC} = 6.0 \text{ V}, \text{ I}_{OH} = -1.0 \text{ mA}$	4.6	5.4		V
		$V_{CC} = 2.5 \text{ V}, I_{OL} = 0.4 \text{ mA}$		0.2	0.35	V
VOL	Low-level output voltage [‡]	$V_{CC} = 4.0 V$, $I_{OL} = 1.6 mA$		0.4	0.8	V
		$V_{CC} = 5.0 V$, $I_{OL} = 2.5 mA$		0.6	1.1	V
		$V_{CC} = 6.0 \text{ V}, \text{ I}_{OH} = 3.4 \text{ mA}$		0.8	1.4	V
	0	$V_{CC} = 2.5 V, V_{OH} = 2.25 V$	-0.05	-0.2		mA
юн	Output source current	$V_{CC} = 4.0 V, V_{OH} = 3.2 V$	-0.4	-1.4		mA
		$V_{CC} = 5.0 V, V_{OH} = 3.9 V$	-0.7	-2.2		mA
		$V_{CC} = 6.0 \text{ V}, V_{OH} = 4.6 \text{ V}$	-1.0	-3.3		mA
	O to the late	$V_{CC} = 2.5 \text{ V}, V_{OH} = 0.35 \text{ V}$	0.4	0.9		mA
IOL	Output sink current	$V_{CC} = 4.0 V, V_{OH} = 0.8 V$	1.6	3.5		mA
		V _{CC} = 5.0 V, V _{OH} = 1.1 V	2.5	5.5		mA
		V _{CC} = 6.0 V, V _{OH} = 1.4 V	3.4	8.0		mA

Table 4-28. Electrical Characteristics over Full Range of Operating Conditions

[†] $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ [‡] Output levels ensure 400 mV of noise margin over specified input levels.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	ΜΑΧ	UNIT
· · ·	$f_{osc} = 6.0 \text{ MHz}, V_{CC} = 5 \text{ V}$		9.0	14.4	mA
	$f_{osc} = 3.0 \text{ MHz}, V_{CC} = 5 \text{ V}$		4.5	7.2	mA
I _{CC} Operating mode	$f_{osc} = 0.5 \text{ MHz}, \text{ V}_{CC} = 5 \text{ V}$		0.8	1.2	mA
	$f_{osc} = Z MHz, V_{CC} = 5 V$		1.5	2.4	mA/MHz
	$f_{osc} = 0.5 \text{ MHz}, V_{CC} = 2.5 \text{ V}$		370	800	μA
	$f_{osc} = 6.0 \text{ MHz}, V_{CC} = 5 \text{ V}$		960	1920	μA
	$f_{osc} = 3.0 \text{ MHz}, V_{CC} = 5V$		480	960	μA
I _{CC} Wake-Up mode	$f_{osc} = 0.5 \text{ MHz}, \text{ V}_{CC} = 5 \text{ V}$		80	160	μA
(timer active)	$f_{osc} = Z MHz, V_{CC} = 5 V$		160	320	µA/MHz
	$f_{osc} = 0.5 \text{ MHz}, V_{CC} = 2.5 \text{ V}$		40	80	μA
	$f_{osc} = 6.0 \text{ MHz}, V_{CC} = 5 \text{ V}$		480	980	μA
I _{CC} Halt osc-on	$f_{osc} = 3.0 \text{ MHz}, \text{ V}_{CC} = 5 \text{ V}$		240	500	μA
	$f_{osc} = 0.5 \text{ MHz}, V_{CC} = 5 \text{ V}$		45	100	μA
	$f_{osc} = Z MHz V_{CC} = 5 V$	Se	e Note	2	μA
	$f_{osc} = 0.5 \text{ MHz}, V_{CC} = 2.5 \text{ V}$		25	60	μA
I _{CC} Halt osc-off	V _{CC} = 2.5 to 6 V		1	10	μA

Table 4-29. Supply Current Requirements

All inputs = V_{CC} or V_{SS} (except XTAL2). All output pins are open. Maximum current = 160(Z) + 20 μA Notes: 1.

2.




Figure 4-25. Clock Timing





Figure 4-26. Recommended Clock Connections

Table 4-30. Recommended Crystal/Clockin Operating Conditions over FullOperating Range

		TEST				
	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{CC} = 2.5 V$	0.5		0.8	MHz
r.		$V_{CC} = 4.0 V$	0.5		4.0	MHz
f _{osc}	Crystal frequency	V _{CC} = 5.0 V	0.5		6.0	MHz
		$V_{CC} = 6.0 V$	0.5		6.5	MHz
	CLKIN duty cycle		45		55	%
		$V_{CC} = 2.5 V$	1250		2000	ns
	Crystal cycle time	$V_{CC} = 4.0 V$	250		2000	ns
^t c(P)		V _{CC} = 5.0 V	166		2000	ns
		$V_{CC} = 6.0 V$	153		2000	ns
		$V_{CC} = 2.5 V$	2500		4000	ns
		$V_{CC} = 4.0 V$	500		4000	ns
^t c(C)	Internal state cycle time	V cc = 5.0 V	333		4000	ns
		$V_{CC} = 6.0 V$	306		4000	ns
^t w(PH)	CLKIN pulse duration high		70			ns
^t w(PL)	CLKIN pulse duration low		70			ns
t _r	CLKIN rise time				30	ns
t _f	CLKIN fall time				30	ns
^t d(PL-CH)	CLKIN fall to CLKOUT rise delay			110	250	ns

 $t V_{CC} = 5 V, T_A = 25^{\circ}C$

Electrical Specifications - TMS70Cx0A CMOS Devices (Wide Voltage)








Figure 4-28. Typical Operating Current vs. Supply Voltage

Electrical Specifications - TMS70Cx0A CMOS Devices (Wide Voltage)




Figure 4-29. Typical Power-Down Current vs. Oscillator Frequency





Figure 4-30. Typical Operating ICC vs. Oscillator Frequency





Vds – Output Buffer Voltage Drop (V_{CC}-V_{OH}) – V






Figure 4-32. Typical Output Sink Characteristics

4.6 TMS70C00A, TMS70C20A, and TMS70C40A Specifications (5V ±10%)

Table 4-31. Absolute Maximum Rating over Operating Free-Air Temperature Range (unless otherwise noted)

Supply voltage, V _{CC} [†]	0.3 V to 7 V
All input voltages	
All output voltages	
Maximum I/O buffer current	
Storage temperature range	55°C to 150°C
I _{CC} , I _{SS} current (maximum into pins 25 and 40)	±60 mA

[†] Unless otherwise noted, all voltages are with respect to V_{SS}.

Caution:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


 Table 4-32.
 Recommended Operating Conditions

			MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	V
		XTAL2 pin	0.8V _{CC}		V
VIH	High-level input voltage	All other pins	0.7V _{CC}		V
.,		XTAL2 pin		0.2V _{CC}	V
VIL	Low-level input voltage	All other pins		0.3V _{CC}	V
T _A	Operating temperature	Commercial (TMS70Cx0NL)	0	70	°C
	range	Industrial (TMS70Cx0NA)	-40	85	°C

F	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
1	Input leakage current	V _{IN} = V _{SS} to V _{CC}		±0.1	±1	μA
CI	Input capacitance			5		рF
V _{OH}	High-level output voltage	I _{OH} = -0.3 mA	V _{CC} -0.5	4.7		v
V _{OL}	Low-level output voltage	I _{OL} = 1.4 mA		0.2	0.4	v
юн	High-level output	V _{OH} = V _{CC} - 0.5 V	-0.3	-1.2		mA
	source current	V _{OH} = 2.5 V min	-1.0	-3.0		mA
IOL	Output sink current	V _{OL} = 0.4 V	1.4	2.0		mA

Table 4-33.	Electrical	Characteristics	over Full	Range	of Operating	Conditions
-------------	------------	-----------------	-----------	-------	--------------	------------

 $t V_{CC} = 5 V, T_A = 25^{\circ}C$








Figure 4-34. Measurement Points for Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ	MAX	UNITS
t _r	I/O port output rise time	C_{load} = 15 pF,V _{CC} = 5 V		35	60	ns
t _f	I/O port output fall time	C_{load} = 15 pF,V _{CC} = 5 V		20	50	ns

Table 4-34. AC Characteristics for I/O Ports

Note: Rise and fall times are measured between the maximum low level and the minimum high level using the 10% and 90% points.

	PARAMETER	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
		f _{osc} = 5.0 MHz		7.5	13.5	mA
		f _{osc} = 3.0 MHz		4.5	8.1	mA
Icc	Operating mode	f _{osc} = 1.0 MHz		1.5	2.7	mA
		f _{osc} = Z MHz		1.5	2.7	mA/MHz
		$f_{osc} = 5.0 \text{ MHz}$		800	1750	μA
Icc	Wake-Up mode (timer active)	f _{osc} = 3.0 MHz		480	1050	μA
		f _{osc} = 1.0 MHz		160	350	μA
		f _{osc} = Z MHz		160	350	µA/MHz
		f _{osc} = 5.0 MHz		480	920	μA
1cc	Halt osc-on	f _{osc} = 3.0 MHz		240	560	μA
		f _{osc} = 1.0 MHz		80	200	μA
		f _{osc} = Z MHz	S	ee Note	2	μA
Icc	Halt osc-off			1	10	μA

Table 4-35. Supply Current Requirements

All inputs = V_{CC} or V_{SS} (except XTAL2). All output pins are open. Maximum current = 180(Z) + 20 $\mu A.$ Notes: 1.

2.

Table 4-36. Recommended Crystal/Clockin Operating Conditions over FullOperating Range

	PARAMETER	MIN	TYP [†]	MAX	UNIT
f _{osc}	Crystal frequency	0.5		5.0	MHz
	CLKIN duty cycle	45		55	%
^t c(P)	Crystal cycle time	200		2000	ns
^t c(C)	Internal state cycle time	400		4000	ns
tw(PH)	CLKIN pulse duration high	90			ns
t _{w(PL)}	CLKIN pulse duration low	90			ns
t _r	CLKIN rise time			30	ns
t _f	CLKIN fall time			30	ns
^t d(PL-CH)	CLKIN fall to CLKOUT rise delay		140	250	ns

 $t V_{CC} = 5 V, T_A = 25^{\circ}C$




Figure 4-35. Clock Timing




Figure 4-36. Recommended Clock Connections

	PARAMETER	MIN	ТҮР МАХ	UNIT
^t c(C)	CLKOUT cycle time		t _{c(C)}	ns
^t w(CH)	CLKOUT high pulse duration	0.5t _{c(C)} -90	0.5t _{c(C)} +90	ns
^t w(CL)	CLKOUT low pulse duration	0.5t _{c(C)} -90	0.5t _{c(C)} +90	ns
^t d(CH-JL)	Delay time, CLKOUT rise to ALATCH fall	0.75t _{c(C)} -50		ns
^t w(JH)	ALATCH active duration	0.5t _{c(C)} -15		ns
t _{su(HA-JL)}	Setup time, high address valid before ALATCH fall	0.5t _{c(C)} -100		ns
t _{su(LA-JL)}	Setup time, low address valid before ALATCH fall	0.5t _{c(C)} -100		ns
t _{h(JL-LA)}	Hold time, low address hold after ALATCH fall	0.5t _{c(C)} -60	······································	ns
t _{su} (RW-JL)	Setup time, R/W valid before ALATCH fall	0.5t _{c(C)} -100		ns
^t h(EH-RW)	Hold time, R/W after ENABLE rise	0.25t _{c(C)} -60		ns
^t h(EH-HA)	Hold time, high address valid after ENABLE rise	0.25t _{c(C)} -60		ns
^t d(Q-EH)	Delay time, data out valid before ENABLE rise	0.75t _{c(C)} -70		ns
t _{h(EH-Q)}	Hold time, data out valid after ENABLE rise	0.25t _{c(C)} -30		ns
^t d(EH-A)	Delay time, ENABLE rise to next address drive	0.25t _{c(C)} -60		ns
t _a (EL-D)	Access time, data in after ENABLE fall	0.75t _{c(C)} -120		ns
t _{a(A-D)}	Access time, data in from valid address	1.5t _{c(C)} -200		ns
^t d(A-EH)	Delay time, ENABLE high after valid address	1.75t _{c(C)} -100		ns
t _{h(EH-D)}	Hold time, data input valid after ENABLE rise	0		ns
^t d(CH-EL)	Delay time, CLKOUT rise to ENABLE fall	-10	35	ns

Table 4-37. Memory Interface Timings[†]

[†] V_{CC} = 4.5 to 5.5 V CLKIN duty cycle = 50%

	PARAMETER	MIN	ΤΥΡ	MAX	UNIT
^t c(C)	CLKOUT cycle time		400		ns
^t w(CH)	CLKOUT high pulse duration	110	200	290	ns
^t w(CL)	CLKOUT low pulse duration	110	200	290	ns
^t d(CH-JL)	Delay time, CLKOUT rise to ALATCH fall	250	300		ns
^t w(JH)	ALATCH active duration	185	200		ns
^t su(HA-JL)	Setup time, high address valid before ALATCH fall	100	200		ns
^t su(LA-JL)	Setup time, low address valid before ALATCH fall	100	200		ns
^t d(JL-LA)	Delay time, low address hold after ALATCH fall	140	200		ns
^t d(RW-JL)	Delay time, R/\overline{W} valid before ALATCH fall	100	200		ns
^t h(EH-RW)	Hold time, R/W valid after ENABLE rise	40	100		ns
^t h(EH-HA)	Hold time, high address valid after ENABLE rise	40	100		ns
t _{su} (Q-EH)	Setup time, data out valid before ENABLE rise	230	300		ns
^t h(EH-Q)	Hold time, data out valid after ENABLE rise	70	100		ns
td(EH-A)	Delay time, ENABLE rise to next address drive	40	100		ns
^t d(EL-D)	Delay time, data in after ENABLE fall	180	300		ns
t _{a(A-D)}	Access time, data in from valid address	400	600		ns
^t d(A-EH)	Delay time, ENABLE high after address valid	600	700		ns
t _h (EH-D)	Hold time, data input valid after ENABLE rise	0			ns
^t d(CH-EL)	Delay time, CLKOUT rise to ENABLE fall	-10	35		ns

Table 4-38. Memory Interface Timings at 5 MHz[†]

t V_{CC} = 4.5 to 5.5 V CLKIN duty cycle = 50%






Figure 4-37. Read and Write Cycle Timing

4.7 TMS70C02 and TMS70C42 Specifications (Wide Voltage)

Table 4-39. Absolute Maximum Ratings over Operating Free-AirTemperature Range (unless otherwise noted)

Supply voltage range, V _{CC} [†]	0.3 V to 7 V
Input voltage range	
Output voltage range	
Maximum I/O buffer current	
Storage temperature range	55°C to 150°C
ICC, ISS (maximum into pin 25 or 40)	

† Unless otherwise noted, all voltages are with respect to V_{SS}.

Caution:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Table 4-40.	Recommended	Operating	Conditions
-------------	-------------	-----------	------------

			MIN	NOM MAX	UNIT
v _{cc}	Supply voltage		2.5	6.0	V
	MC and XTAL2 pins, $V_{CC} = 2.5$ to 6 V	0.8V _{CC}		v	
VIH	High-level input voltage	All other input pins, V _{CC} = 3 to 6 V	0.70V _{CC}		v
		All other input pins, V _{CC} = 2.5 to 3 V	0.75V _{CC}		v
VIL	Low-level input voltage	MC and XTAL2 pins, V _{CC} = 2.5 to 6 V		0.2V _{CC}	v
*IL		All other input pins, V _{CC} = 2.5 to 6 V		0.3V _{CC}	v
T _A	Operating free-air	Commercial (TMS70C42NL)	0	70	°C
	temperature	Industrial (TMS70C42NA)	-40	85	°C

P	ARAMETER	TEST CO	NDITIONS	MIN	TYPT	MAX	UNIT
11	Input current		= V _{SS} or V _{CC} = V _{SS} to V _{CC}		±0.1	±1	μA
CI	Input capacitance				5		рF
		V _{CC} = 2.5 V,	l _{OH} = -50 μA	2.25	2.4		V
Vон	High-level output voltage‡	V _{CC} = 4.0 V,	I _{OH} = -0.4 mA	3.2	3.6		V
l		V _{CC} = 5.0 V,	I _{OH} = -0.7 mA	3.9	4.5		V
		V _{CC} = 6.0 V,	1 _{OH} = -1.0 mA	4.6	5.4		V
		V _{CC} = 2.5 V,	l _{OL} = 0.4 mA		0.2	0.35	V
VOL	OL Low-level output voltage [‡]	V _{CC} = 4.0 V,	l _{OL} = 1.6 mA		0.4	0.8	V
		V _{CC} = 5.0 V,	l _{OL} = 2.5 mA		0.6	1.1	V
		V _{CC} = 6.0 V,	I _{OL} = 3.4 mA		0.8	1.4	V
	0	$V_{CC} = 2.5 V,$	V _{OH} = 2.25 V	-50	-200		μA
юн	Output source current	V _{CC} = 4.0 V,	V _{OH} = 3.2 V	-0.4	-1.4		mA
1		V _{CC} = 5.0 V,	V _{OH} = 3.9 V	-0.7	-2.2		mA
		V _{CC} = 6.0 V,	V _{OH} = 4.6 V	-1.0	-3.3		mA
	Outrast sink	$V_{CC} = 2.5 V,$	V _{OH} = 0.35 V	0.4	0.9		mA
IOL	Output sink current	V _{CC} = 4.0 V,	V _{OH} = 0.8 V	1.6	3.5		mA
		V _{CC} = 5.0 V,	V _{OH} = 1.1 V	2.5	5.5		mA
		V _{CC} = 6.0 V,	V _{OH} = 1.4 V	3.4	8.0		mA

Table 4-41. Electrical Characteristics over Full Range of Operating Conditions

[†] $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ [‡] Output levels ensure 400 mV of noise margin over specified input levels.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	ΜΑΧ	UNIT
		$f_{osc} = 7.0 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		17	24.5	mA
l		$f_{osc} = 3.0 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		7.2	10.5	mA
Icc -	Operating mode	$f_{osc} = 0.5 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		1.2	1.8	mA
		$f_{osc} = Z MHz, V_{CC} = 5.0 V$		2.4	3.5	mA/MHz
		$f_{osc} = 0.5 \text{ MHz}, \text{ V}_{CC} = 2.5 \text{ V}$		0.4	1.2	mA
Icc	Wake-Up mode 1	$f_{osc} = 7.0 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		2400	5600	μA
	(one timer and UART active)	$f_{osc} = 3.0 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		1200	3300	μA
		$f_{osc} = 0.5 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		250	800	μA
1cc	Wake-Up mode 2	$f_{osc} = 7.0 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		960	3400	μA
	(one timer active, UART inactive)	$f_{osc} = 3.0 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		480	2000	μA
	· · · · · · · · · · · · · · · · · · ·	$f_{osc} = 0.5 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		140	550	μA
	Wake-Up mode 3	$f_{osc} = 7.0 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		1500	2400	μA
	ICC Wake-Up mode 3 (UART active only)	f_{osc} = 3.0 MHz, V_{CC} = 5.0 V		800	1500	μA
		$f_{osc} = 0.5 \text{ MHz}, V_{CC} = 5.0 \text{ V}$		180	600	μA

Table 4-42. Supply Current Requirements

Note: All inputs = V_{CC} or V_{SS} (except XTAL2). All output pins are open.

	PARAMETER	TEST CONDITIONS	MIN	TYP†	МАХ	UNIT
		$V_{CC} = 2.5 V$	0.5		0.8	MHz
	Constal framework and	$V_{CC} = 4.0 V$	0.5		5.0	MHz
fosc	Crystal frequency	V _{CC} = 5.0 V	0.5		7.0	MHz
		$V_{CC} = 6.0 V$	0.5		7.5	MHz
	CLKIN duty cycle		45		55	%
		V _{CC} = 2.5 V	1250		2000	ns
	Crystal cycle time	$V_{CC} = 4.0 V$	200		2000	ns
^t c(P)		V _{CC} = 5.0 V	143		2000	ns
		$V_{CC} = 6.0 V$	133		2000	ns
		V _{CC} = 2.5 V	2500		4000	ns
	Internal state cycle time	$V_{CC} = 4.0 V$	400		4000	ns
^t c(C)		V _{CC} = 5.0 V	286		4000	ns
		$V_{CC} = 6.0 V$	267		4000	ns
t _{w(PH)}	CLKIN pulse duration high		50			ns
tw(PL)	CLKIN pulse duration low		50			ns
t _r	CLKIN rise time				30	ns
t _f	CLKIN fall time				30	ns
^t d(PL-CH)	CLKIN fall to CLKOUT rise delay			110	250	ns

Table 4-43.	Recommended Crystal/Clockin Operating Conditions over Full
	Operating Range

 $t V_{CC} = 5 V, T_A = 25^{\circ}C$







Figure 4-38. Clock Timing














Figure 4-41. Typical Operating Current vs. Supply Voltage

4-50






Figure 4-42. Typical Operating ICC vs. Oscillator Frequency




Figure 4-43. Typical Operating Current vs. Supply Voltage

Electrical Specifications - TMS70Cx2 CMOS Devices (Wide Voltage)




Figure 4-44. Typical Output Source Characteristics





Figure 4-45. Typical Output Sink Characteristics

4.7.1 Serial Port Timing


4.7.1.1 Internal Serial Clock



Notes: 1) The CLKOUT signal is not available in Single-Chip mode. 2) CLKOUT = $t_{c(C)}$.

	PARAMETER	ТҮР	UNIT
td(CL-SL)	CLKOUT low to SCLK low	1/4 t _{c(C)}	ns
td(CL-TD)	CLKOUT low to new TXD data	1/4 t _{c(C)}	ns
td(RD-CL)	RXD data valid before CLKOUT low	1/4 t _{c(C)}	ns
^t d(RD)	RXD data valid time	1/2 t _{c(C)}	ns

4.7.1.2 External Serial Clock



RXD SAMPLE SAVED

Notes: 1) The CLKOUT signal is not available in Single-Chip mode. 2) CLKOUT = $t_{c(C)}$. 3) SCLK sampled; if SCLK = 1 then 0, fall transition found. 4) SCLK sampled; if SCLK = 0 then 1, rise transition found.

	PARAMETER	ТҮР	UNIT
^t d(RD-CL)	RXD data valid before CLKOUT low	$1/4 t_{c(C)}$	ns
^t d(RD)	RXD data valid time	$1/2 t_{c(C)}$	ns
td(SB-TD)	Start of SCLK sample to new TXD data	$31/4t_{c(C)}$	ns
^t d(SE-TD)	End of SCLK sample to new TXD data	2 1/4 t _{c(C)}	ns
td(CL-S)	Clockout low to SCLK transition	t _c (C)	ns

4.8 TMS70C02 and TMS70C42 Specifications (5V ±10%)

 Table 4-44. Absolute Maximum Ratings over Operating Free-Air

 Temperature Range (unless otherwise noted)

Supply voltage range, V _{CC} [†]	-0.3 V to 7 V
	0.3 V to V _{CC} +0.3 V
	Ě10 mA
	±60 mA

[†] Unless otherwise noted, all voltages are with respect to V_{SS}.

Caution:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

		·	MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	V
		MC and XTAL2 pins	0.8V _{CC}		V
VIH	High-level input voltage	All other input pins	0.7V _{CC}		V
	VIL Low-level input voltage	MC and XTAL2 pins		0.3V _{CC}	V
VIL		All other input pins		0.2V _{CC}	V
т.	Operating tomporature	Commercial (TMS70C42NL)	0	70	°C
TA	Operating temperature	Industrial (TMS70C42NA)	-40	85	°C

P	ARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
l _l	Input leakage current	MC pin, V $_{IN}$ = V _{SS} or V _{CC} All others, V _{IN} = V _{SS} to V _{CC}		±0.1	±1	μA
CI	Input capacitance			5		рF
V _{OH}	High-level output voltage	I _{OH} = -0.3 mA	V _{CC} -0.5	4.7		v
V _{OL}	Low-level output voltage	l _{OL} = 1.4 mA		0.2	0.4	v
Іон	High-level output	$V_{OH} = V_{CC} - 0.5 V$	-0.3	-1.2		mA
	source current	V _{OH} = 2.5 V min	-1.0	-3.0		mA
loL	Output sink current	V _{OL} = 0.4 V	1.4	2.0		mA

Table 4-46. Electrical Characteristics over Full Range of Operating Conditions

Table 4-47. AC Characteristics for Input/Output Ports[†]

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t _{r(IO)}	I/O port output rise time	C_{load} = 15 pF, V _{CC} = 5 V		35	60	ns
^t f(10)	I/O port output fall time	C_{load} = 15 pF, V _{CC} = 5 V		20	50	ns

[†] Rise and fall times are measured between the maximum low level and the miniumum high level using the 10% and 90% points.




Figure 4-46. Output Loading Circuit for Test




Figure 4-47. Measurement Points for Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
lcc	Supply current	f _{osc} = 6.0 MHz		15	24	mA
		f _{osc} = 3.0 MHz		7.2	12	mA
		f _{osc} = 1.0 MHz		2.4	4.0	mA
		f _{osc} = Z MHz		2.4	4.0	mA/MHz
^I cc	Wake-Up mode 1	f _{osc} = 6.0 MHz		2400	5400	μA
	(one timer and UART active)	f _{osc} = 3.0 MHz		1200	2900	μA
		f _{osc} = 1.0 MHz		650	1500	μA
1cc	Wake-Up mode 2	f _{osc} = 6.0 MHz		960	3200	μA
	(one timer active, UART inactive)	f _{osc} = 3.0 MHz		480	1800	μA
		f _{osc} = 1.0 MHz		350	1000	μA
Icc	Wake-Up mode 3 (UART active only)	$f_{osc} = 6.0 \text{ MHz}$		1500	2200	μA
1.00		f _{osc} = 3.0 MHz		800	1300	μA
		f _{osc} = 1.0 MHz		400	1100	μA

 Table 4-48.
 Supply Current Requirements

Note: All inputs = V_{CC} or V_{SS} (except XTAL2). All output pins are open.

Table 4-49.	Recommended Crystal/Clockin Operating Co	onditions over Full
	Operating Range	

	PARAMETER	MIN	TYP†	MAX	UNIT
f _{osc}	Crystal frequency	0.5		6.0	MHz
	CLKIN duty cycle	45		55	%
^t c(P)	Crystal cycle time	167		2000	ns
^t c(C)	Internal state cycle time	333		4000	ns
^t w(PH)	CLKIN pulse duration high	70			ns
t _{w(PL)}	CLKIN pulse duration low	70			ns
t _r	CLKIN rise time			30	ns
t _f	CLKIN fall time			30	ns
^t d(PL-CH)	CLKIN fall to CLKOUT rise delay		110	250	ns

 $t V_{CC} = 5 V, T_A = 25^{\circ}C$





Figure 4-48. Clock Timing





	PARAMETER	MIN	ТҮР	ΜΑΧ	UNIT
^t c(C)	CLKOUT cycle time	333		4000	ns
^t w(CH)	CLKOUT high pulse duration	0.5t _{c(C)} -90	0.5t _{c(C)}	0.5t _{c(C)} +90	ns
t _{w(CL)}	CLKOUT low pulse duration	0.5t _{c(C)} -90	0.5t _{c(C)}	0.5t _{c(C)} +90	ns
^t d(CH-JL)	Delay time, CLKOUT rise to ALATCH fall	0.5t _{c(C)} -50	0.5t _{c(C)}	-	ns
^t w(JH)	ALATCH high pulse duration	0.25t _{c(C)} -50	0.25t _{c(C)}		ns
t _{su(HA-JL)}	Setup time, high address valid before ALATCH fall	0.25t _{c(C)} -45	0.25t _{c(C)}		ns
t _{su} (LA-JL)	Setup time, low address valid before ALATCH fall	0.25t _{c(C)} -45	0.25t _{c(C)}		ns
t _{d(JL-LA)}	Delay time, low address valid after ALATCH fall	0.5t _{c(C)} -35	0.5t _{c(C)}		ns
t _{su} (RW-JL)	Setup time, R/\overline{W} valid before ALATCH fall	0.25t _{c(C)} -40	0.25t _{c(C)}		ns
t _{h(EH-RW)}	Hold time, R/W valid after ENABLE rise	0.5t _{c(C)} -60	0.5t _{c(C)}		ns
^t h(EH-AH)	Hold time, high address valid after ENABLE rise	0.5t _{c(C)} -60	0.5t _{c(C)}		ns
^t su(Q-EH)	Setup time, data out valid before ENABLE rise	0.5t _{c(C)} -70	0.5t _{c(C)}		ns
^t h(EH-Q)	Hold time, data out valid after ENABLE rise	0.5t _{c(C)} -60	0.5t _{c(C)}		ns
^t d(LA-EL)	Delay time, low address HI-Z to ENABLE fall	0.25t _{c(C)} -55	0.25t _{c(C)}		ns
^t d(EH-A)	Delay time, ENABLE rise to next address drive	0.5t _{c(C)} -60	0.5t _{c(C)}		ns
^t d(EL-D)	Delay time, data in after ENABLE fall	0.75t _{c(C)} -160	0.75t _{c(C)}		ns
t _{a(A-D)}	Access time, data in from valid address	1.5t _{c(C)} -200	1.5t _{c(C)} -100		ns
^t d(A-EH)	Delay time, ENABLE high after address valid	1.5t _{c(C)} -50	1.5t _{c(C)}		ns
^t h(EH-D)	Hold time, Data input valid after ENABLE rise	0			ns
td(EH-JH)	Delay time, ENABLE rise to ALATCH rise	0.5t _{c(C)} -60	0.5t _{c(C)}	· · · · · · · · · · · · · · · · · · ·	ns
^t d(CH-EL)	Delay time, CLKOUT rise to ENABLE fall		30		ns

Table 4-50. Memory Interface Timings[†]

t f_{osc} = 0.5 to 6.0 MHz V_{CC} = 4.5 to 5.5 V CLKIN duty cycle = 50%

	PARAMETER	MIN	ΤΥΡ	MAX	UNIT
^t c(C)	CLKOUT cycle time		333		ns
tw(CH)	CLKOUT high pulse duration	76	166	252	ns
tw(CL)	CLKOUT low pulse duration	76	162	252	ns
td(CH-JL)	Delay time, CLKOUT rise to ALATCH fall	116	166		ns
t _{w(JH)}	ALATCH active duration	33	83		ns
t _{su} (AH-JL)	Setup time, high address valid before ALATCH fall	38	83		ns
t _{su(LA-JL)}	Setup time, low address valid before ALATCH fall	38	83		ns
^t d(JL-LA)	Delay time, low address hold after ALATCH fall	131	166		ns
^t d(RW-JL)	Delay time, R/\overline{W} valid before ALATCH fall	43	83		ns
th(EH-RW)	Hold time, R/W valid after ENABLE rise	106	166		ns
t _{h(EH-HA)}	Hold time, high address valid after ENABLE rise	106	166		ns
t _{su} (Q-EH)	Setup time, data out valid before ENABLE rise	96	166		ns
^t h(EH-Q)	Hold time, data out valid after ENABLE rise	106	166		ns
^t d(LA-EL)	Delay time, low address HI-Z to ENABLE fall	38	83		ns
^t d(EH-A)	Delay time, ENABLE rise to next address drive	106	166		ns
^t d(EL-D)	Delay time, data in after ENABLE fall	90	250		ns
^Î a(A-D)	Access time, data in from valid address	300	400		ns
td(A-EH)	Delay time, ENABLE high after address valid	450	500		ns
th(EH-D)	Hold time, data input valid after ENABLE rise	0			ns
td(EH-JH)	Delay time, ENABLE rise to ALATCH rise	106	166		ns
td(CH-EL)	Delay time, CLKOUT rise to ENABLE fall		30		ns

Table 4-51. Memory Interface Timings at 6 MHz[†]

[†] V_{CC} = 4.5 to 5.5 V CLKIN duty cycle = 50%

.





Figure 4-50. Read and Write Cycle Timing

4.8.1 Serial Port Timing

4.8.1.1 Internal Serial Clock




Notes: 1) The CLKOUT signal is not available in Single-Chip mode. 2) CLKOUT = $t_{c(C)}$.

	PARAMETER	ТҮР	UNIT
td(CL-SL)	CLKOUT low to SCLK low	$1/4 t_{c(C)}$	ns
t _{d(CL-TD)}	CLKOUT low to new TXD data	$1/4 t_{c(C)}$	ns
td(RD-CL)	RXD data valid before CLKOUT low	1/4 t _{c(C)}	ns
^t d(RD)	RXD data valid time	$1/2 t_{c(C)}$	ns

4.8.1.2 External Serial Clock

td(CL-S)



RXD SAMPLE SAVED

t_{c(C)}

Notes: 1) The CLKOUT signal is not available in Single-Chip mode. $CLKOUT = t_{c(C)}$. SCLK sampled; if SCLK = 1 then 0, fall transition found. SCLK sampled; if SCLK = 0 then 1, rise transition found. 2)

Clockout low to SCLK transition

3)́ ∡)

	PARAMETER		UNIT
td(RD-CL)	RXD data valid before CLKOUT low	$1/4 t_{c(C)}$	ns
^t d(RD)	RXD data valid time	$1/2 t_{c(C)}$	ns
t _{d(SB-TD)}	Start of SCLK sample to new TXD data	3 1/4 t _{c(C)}	ns
^t d(SE-TD)	End of SCLK sample to new TXD data	$2 1/4 t_{c(C)}$	ns

ns

4.9 TMS77C82 (Advance Information)

Table 4-52. Absolute Maximum Ratings over Operating Free-Air Temperature Range (unless otherwise noted)

Supply voltage range, V _{CC} [†]	
Input voltage range	-0.3 V to Vcc+0.3 V
Output voltage range	-0.3 V to V _{CC} +0.3 V
Maximum buffer sink current	Ť10 mA
Storage temperature range	
ICC, ISS (maximum into pin 25 or 40)	±60 mA

[†] Unless otherwise noted, all voltages are with respect to V_{SS}.

Caution:

This is advance information on a new product in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

Table 4-55. Recommended Operating Condition	mmended Operating Conditions
---	------------------------------

			MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		2.5	6.0	V
		MC and XTAL2 Pins $V_{CC} = 2.5$ to 6.0 V	0.8V _{CC}		· V
VIH	High-level input voltage	All other input pins $V_{CC} = 3.0$ to 6.0 V	0.70V _{CC}		v
	All other inputs $V_{CC} = 2.5$ to 3.0 V	0.75V _{CC}		v	
		MC and XTAL pins $V_{CC} = 2.5$ to 6.0 V		0.2V _{CC}	v
VIL	Low-level input voltage	ut voltage $\begin{array}{c} MC \text{ and } XTAL \text{ pins} \\ V_{CC} = 2.5 \text{ to } 6.0 \text{ V} \\ All \text{ other inputs} \\ V_{CC} = 2.5 \text{ to } 6.0 \text{ V} \\ 0.3 \text{ V} \text{ cc} \end{array}$	v		
т		Commercial	0	70	°C
TA	Operating temperature	Industrial	-40	85	°C
f _{osc}	Oscillator frequency		.5	7.5	MHz

4.10 SE70CP160A Specifications

These specifications are for wide-voltage operation. For operation at 5 V $\pm 10\%$, see Section 4.6. Be sure to use an EPROM that uses similar supply voltage specifications.

Table 4-54. Absolute Maximum Rating over Operating Free-Air Temperature Range (unless otherwise noted)

Supply voltage, V _{CC} [†]	
All input voltages	
All output voltages	
Maximum I/O buffer current	
Storage temperature range	
ICC, ISS current (maximum into pins 25 and 40)	±60 mA

[†] Unless otherwise noted, all voltages are with respect to V_{SS}.

Caution:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 4-55. Reco	nmended Operating	Conditions
------------------	-------------------	------------

			MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		2.5	6.0	V
V _{IH} High-level input voltage		XTAL2 pin, V _{CC} = 2.5 to 6 V	0.8V _{CC}		V
	VIH	All other pins, V _{CC} = 3 to 6 V	0.70V _{CC}		v
	All other pins, V _{CC} = 2.5 to 3 V	0.75V _{CC}		V	
	XTAL2 pin, V _{CC} = 2.5 to 6 V		0.2V _{CC}	V	
VIL	V _{IL} Low-level input voltage	All other pins, $V_{CC} = 2.5$ to 6 V		0.3V _{CC}	V
т _А	Operating temperature ran	ge	0	55	°C

	PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
կ	Input leakage current	$V_{IN} = V_{SS}$ to V cc		±0.1	±1	μA
C _i	Input capacitance			5		рF
		$V_{CC} = 2.5 V$, $I_{OH} = -50 \mu A$	2.25	2.4		V
Vон	High-level output voltage [‡]	$V_{CC} = 4.0 V$, $I_{OH} = -0.4 mA$	3.2	3.6		V
		$V_{CC} = 5.0 V$, $I_{OH} = -0.7 mA$	3.9	4.5		V
		$V_{CC} = 6.0 \text{ V}, I_{OH} = -1.0 \text{ mA}$	4.6	5.4		V
		$V_{CC} = 2.5 V$, $I_{OL} = 0.4 mA$		0.2	0.35	V
VOL	Low-level output voltage [‡]	$V_{CC} = 4.0 V$, $I_{OL} = 1.6 mA$		0.4	0.8	V
		$V_{CC} = 5.0 V$, $I_{OL} = 2.5 mA$		0.6	1.1	V
		$V_{CC} = 6.0 \text{ V}, I_{OL} = 3.4 \text{ mA}$		0.8	1.4	V
		$V_{CC} = 2.5 V$, $V_{OH} = 2.25 V$	-0.05	-0.2		mA
ЮН	Output source current	$V_{CC} = 4.0 V, V_{OH} = 3.2 V$	-0.4	-1.4		mA
		$V_{CC} = 5.0 V, V_{OH} = 3.9 V$	-0.7	-2.2		mA
		$V_{CC} = 6.0 \text{ V}, V_{OH} = 4.6 \text{ V}$	-1.0	-3.3		mA
		$V_{CC} = 2.5 V, V_{OH} = 0.35 V$	0.4	0.9		mA
IOL	Output sink current	$V_{CC} = 4.0 V, V_{OH} = 0.8 V$	1.6	3.5		mA
}		$V_{CC} = 5.0 V, V_{OH} = 1.1 V$	2.5	5.5		mA
		$V_{CC} = 6.0 \text{ V}, V_{OH} = 1.4 \text{ V}$	3.4	8.0		mA

Table 4-56. Electrical Characteristics over Full Range of Operating Conditions

† V_{CC} = 5 V, T_A = 25°C
‡ Output levels ensure 400 mV of noise margin over specified input levels.

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ	ΜΑΧ	UNIT
		$f_{osc} = 6.0 \text{ MHz}, V_{CC} = 5 \text{ V}$		9.0	14.4	mA
		$f_{osc} = 3.0 \text{ MHz}, V_{CC} = 5 \text{ V}$		4.5	7.2	mA
Icc	Operating mode	$f_{osc} = 0.5 \text{ MHz}, \text{ V}_{CC} = 5 \text{ V}$		0.8	1.2	mA
		$f_{osc} = Z MHz, V_{CC} = 5 V$		1.5	2.4	mA/MHz
		$f_{osc} = 0.5 \text{ MHz}, V_{CC} = 2.5 \text{ V}$		370	800	μA
		$f_{osc} = 6.0 \text{ MHz}, V_{CC} = 5 \text{ V}$		960	1920	μA
		$f_{osc} = 3.0 \text{ MHz}, V_{CC} = 5V$		480	960	μA
Icc	Wake-Up mode	$f_{osc} = 0.5 \text{ MHz}, \text{ V}_{CC} = 5 \text{ V}$		80	160	μA
	(timer active)	$f_{osc} = Z MHz, V_{CC} = 5 V$		160	320	µA/MHz
		$f_{osc} = 0.5 \text{ MHz}, V_{CC} = 2.5 \text{ V}$		40	80	μA
		$f_{osc} = 6.0 \text{ MHz}, V_{CC} = 5 \text{ V}$		480	980	μA
Icc	Halt osc-on	$f_{osc} = 3.0 \text{ MHz}, \text{ V}_{CC} = 5 \text{ V}$		240	500	μA
		$f_{osc} = 0.5 \text{ MHz}, V_{CC} = 5 \text{ V}$		45	100	μA
		$f_{osc} = Z MHz$ $V_{CC} = 5 V$	S	ee Note	2	μΑ
	• · · ·	$f_{osc} = 0.5 \text{ MHz}, V_{CC} = 2.5 \text{ V}$		25	60	μA
Icc	Halt osc-off	V _{CC} = 2.5 to 6 V		1	10	μA

Table 4-57. Supply Current Requirements

fo on Notes:

1. 2. 3.

All inputs = V_{CC} or V_{SS} (except XTAL2). All output pins are open. Maximum current = 160(Z) + 20 μ A I_{CC} applies to the supply current of the SE70CP160A without an EPROM device installed.

Electrical Specifications - SE70CP1	60A CMOS Prototyping Device
--	-----------------------------

	PARAMETER	TEST CONDITIONS	MIN	TYPT	мах	UNIT
		V _{CC} = 2.5 V	0.5		0.8	MHz
f _{osc}		V _{CC} = 4.0 V	0.5		4.0	MHz
	Crystal frequency	V _{CC} = 5.0 V	0.5		6.0	MHz
		$V_{CC} = 6.0 V$	0.5		6.5	MHz
	CLKIN duty cycle		45		55	%
	······································	V _{CC} = 2.5 V	1250		2000	ns
		$V_{CC} = 4.0 V$	250		2000	ns
^t c(P)	Crystal cycle time	V _{CC} = 5.0 V	166		2000	ns
		$V_{CC} = 6.0 V$	153		2000	ns
	Internal state cycle time	V _{CC} = 2.5 V	2500		4000	ns
		V _{CC} = 4.0 V	500		4000	ns
^t c(C)		V _{CC} = 5.0 V	333		4000	ns
		$V_{CC} = 6.0 V$	306		4000	ns
^t w(PH)	CLKIN pulse duration high		50			ns
t _{w(PL)}	CLKIN pulse duration low		50			ns
t _r	CLKIN rise time				30	ns
t _f	CLKIN fall time				30	ns
td(PL-CH)	CLKIN fall to CLKOUT rise delay			140	250	ns

Table 4-58. Recommended Crystal/Clockin Operating Conditions over FullOperating Range

 $t V_{CC} = 5 V, T_A = 25^{\circ}C$





Figure 4-51. Clock Timing





4.11 SE70CP162 Specifications

These specifications are for wide-voltage operation. For operation at 5 V \pm 10%, see Section 4.8. Be sure to use an EPROM that uses similar supply voltage specifications.

Table 4-59. Absolute Maximum Ratings over Operating Free-Air Temperature Range (unless otherwise noted)

Supply voltage range, V _{CC} [†]	0.3 V to 7 V
Input voltage range	
Output voltage range	0.3 V to V _{CC} +0.3 V
Maximum I/O buffer current	
Storage temperature range	
I _{CC} , I _{SS} (maximum into pin 25 or 40)	

[†] Unless otherwise noted, all voltages are with respect to V_{SS}.

Caution:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

			MIN	NOM MAX	UNIT	
V _{CC}	Supply voltage		2.5	6.0	V	
	High-level input voltage	MC and XTAL2 pins, $V_{CC} = 2.5$ to 6 V	0.8V _{CC}		v	
V _{IH}		All other input pins, $V_{CC} = 3 \text{ to } 6 \text{ V}$	0.70V _{CC}		v	
		All other input pins, $V_{CC} = 2.5$ to 3 V	0.75V _{CC}		v	
	V _U $V_{CC} = 2.5 \text{ to } 6 \text{ V}$	$V_{CC} = 2.5 \text{ to}$	MC and XTAL2 pins, $V_{CC} = 2.5$ to 6 V		0.2V _{CC}	v
VIL		All other input pins, $V_{CC} = 2.5$ to 6 V		0.3V _{CC}	v	
Т _А	Operating free-air tempera	ture	0	55	°C	

P	ARAMETER	TEST CONDITIONS		MIN	TYPt	ΜΑΧ	UNIT
1 ₁	Input current	MC pin, V _{IN} All others, V _{IN}			±0.1	±1	μA
Cl	Input capacitance				5		рF
		$V_{CC} = 2.5 V,$	l _{OH} = -50 μA	2.25	2.4		V
V _{OH}	High-level output voltage‡	V _{CC} = 4.0 V,	I _{OH} = -0.4 mA	3.2	3.6		V
		V _{CC} = 5.0 V,	I _{OH} = -0.7 mA	3.9	4.5		V
		$V_{\rm CC} = 6.0 \rm V,$	I _{OH} = -1.0 mA	4.6	5.4		V
		$V_{\rm CC} = 2.5 \rm V_{cc}$	I _{OL} = 0.4 mA		0.2	0.35	V
V _{OL}	V _{OL} Low-level output voltage [‡]	V _{CC} = 4.0 V,	I _{OL} = 1.6 mA		0.4	0.8	V
		V _{CC} = 5.0 V,	I _{OL} = 2.5 mA		0.6	1.1	V
		$V_{CC} = 6.0 V_{,}$	I _{OL} = 3.4 mA		0.8	1.4	V
Γ.	0	V _{CC} = 2.5 V,	V _{OH} = 2.25 V	-50	-200		μA
юн	Output source current	V _{CC} = 4.0 V,	V _{OH} = 3.2 V	-0.4	-1.4		mA
		V _{CC} = 5.0 V,	V _{OH} = 3.9 V	-0.7	-2.2		mA
		$V_{CC} = 6.0 V,$	V _{OH} = 4.6 V	-1.0	-3.3		mA
	Output sink	V _{CC} = 2.5 V,	V _{OH} = 0.35 V	0.4	0.9		mA
I OL	Output sink current	V _{CC} = 4.0 V,	V _{OH} = 0.8 V	1.6	3.5		mA
		V _{CC} = 5.0 V,	V _{OH} = 1.1 V	2.5	5.5		mA
		$V_{CC} = 6.0 V,$	V _{OH} = 1.4 V	3.4	8.0		mA

Table 4-61. Electrical Characteristics over Full Range of Operating Conditions

 $\begin{array}{l} \dagger \quad V_{CC} = 5 \text{ V}, \text{ } \text{T}_{\text{A}} = 25^{\circ}\text{C} \\ \ddagger \quad \text{Output levels ensure 400 mV of noise margin over specified input levels.} \end{array}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	ΜΑΧ	UNIT
		$f_{osc} = 7.0 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		17	24.5	mA
		$f_{osc} = 3.0 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		7.2	10.5	mA
Icc	Operating mode	$f_{osc} = 0.5 \text{ MHz}, V_{CC} = 5.0 \text{ V}$		1.2	1.8	mA
		$f_{osc} = Z MHz, V_{CC} = 5.0 V$		2.4	3.5	mA/MHz
		$f_{osc} = 0.5 \text{ MHz}, \text{ V}_{CC} = 2.5 \text{ V}$		0.4	1.2	mA
I _{CC}	Wake-Up mode 1	$f_{osc} = 7.0 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		2400	5600	μA
	Wake-Up mode 1 (one timer and UART active)	$f_{osc} = 3.0 \text{ MHz}, V_{CC} = 5.0 \text{ V}$		1200	3300	μA
		$f_{osc} = 0.5 \text{ MHz}, V_{CC} = 5.0 \text{ V}$		250	800	μA
^I cc	Wake-Up mode 2 (one timer active,	$f_{osc} = 7.0 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		960	3400	μA
{	(one timer active, UART inactive)	$f_{osc} = 3.0 \text{ MHz}, V_{CC} = 5.0 \text{ V}$		480	2000	μA
		$f_{osc} = 0.5 \text{ MHz}, V_{CC} = 5.0 \text{ V}$		140	550	μA
1.0.0	Wake-Up mode 3	$f_{osc} = 7.0 \text{ MHz}, V_{CC} = 5.0 \text{ V}$		1500	2400	μA
Icc	Wake-Up mode 3 (UART active only)	$f_{osc} = 3.0 \text{ MHz}, V_{CC} = 5.0 \text{ V}$		800	1500	μA
		$f_{osc} = 0.5 \text{ MHz}, \text{ V}_{CC} = 5.0 \text{ V}$		180	600	μA.

Table 4-62. Supply Current Requirements

Notes: 1.

All inputs = V_{CC} or V_{SS} (except XTAL2). All output pins are open. I_{CC} applies to the supply current of the SE70CP162 without an EPROM device installed. 2.

	PARAMETER	TEST CONDITIONS	MIN	TYP†	мах	UNIT
	·	$V_{CC} = 2.5 V$	0.5		0.8	MHz
		$V_{CC} = 4.0 V$	0.5		5.0	MHz
f _{osc}	Crystal frequency	V _{CC} = 5.0 V	0.5		7.0	MHz
	4	$V_{CC} = 6.0 V$	0.5		7.5	MHz
	CLKIN duty cycle		45		55	%
	· · · · · · · · · · · · · · · · · · ·	$V_{\rm CC} = 2.5 V$	1250		2000	ns
	Crystal cycle time	$V_{CC} = 4.0 V$	200		2000	ns
t _{c(P)}		V _{CC} = 5.0 V	143		2000	ns
		$V_{CC} = 6.0 V$	133	_	2000	ns
	Internal state cycle time	$V_{CC} = 2.5 V$	2500		4000	ns
		$V_{CC} = 4.0 V$	400		4000	ns
^t c(C)		V _{CC} = 5.0 V	286		4000	ns
		$V_{CC} = 6.0 V$	267		4000	ns
^t w(PH)	CLKIN pulse duration high		50			ns
tw(PL)	CLKIN pulse duration low	· · · ·	50			ns
t _r	CLKIN rise time				30	ns
t _f	CLKIN fall time				30	ns
^t d(PL-CH)	CLKIN fall to CLKOUT rise delay			110	250	ns

Table 4-63. Recommended Crystal/Clockin Operating Conditions over FullOperating Range

 $t V_{CC} = 5 V, T_A = 25^{\circ}C$




Figure 4-53. Clock Timing





Figure 4-54. Recommended Clock Connections

4.11.1 Serial Port Timing

4.11.1.1 Internal Serial Clock




RXD SAMPLE SAVED

Notes: 1) The CLKOUT signal is not available in Single-Chip mode. 2) CLKOUT = $t_{c(C)}$.

	PARAMETER	ТҮР	UNIT
^t d(CL-SL)	CLKOUT low to SCLK low	1/4 t _{c(C)}	ns
td(CL-TD)	CLKOUT low to new TXD data	1/4 t _{c(C)}	ns
t _{d(RD-CL)}	RXD data valid before CLKOUT low	1/4 t _{c(C)}	ns
^t d(RD)	RXD data valid time	$1/2 t_{c(C)}$	ns

4.11.1.2 External Serial Clock



RXD SAMPLE SAVED

Notes: 1) The CLKOUT signal is not available in Single-Chip mode. 2) CLKOUT = $t_{c(C)}$. 3) SCLK sampled; if SCLK = 1 then 0, fall transition found. 4) SCLK sampled; if SCLK = 0 then 1, rise transition found.

_	PARAMETER	ТҮР	UNIT
^t d(RD-CL)	RXD data valid before CLKOUT low	1/4 t c(C)	ns
^t d(RD)	RXD data valid time	$1/2 t_{c(C)}$	ns
^t d(SB-TD)	Start of SCLK sample to new TXD data	3 1/4 t _{c(C)}	ns
^t d(SE-TD)	End of SCLK sample to new TXD data	2 1/4 t _{c(C)}	ns
td(CL-S)	Clockout low to SCLK transition	t _{c(C)}	ns

Electrical Specifications

-

8. Macro Language

The TMS7000 Macro Assembler supports a macro definition language. Macro definitions allow you to create your own "commands." This is especially useful when a program executes a particular task several times. A macro definition contains source statements that are associated with a unique macro name. When the macro name is used as an opcode in a program source statement (referred to as a *macro call*), the macro definition's predefined source statements are substituted for the macro call statement.

This section discusses the following topics:

Sectio		Page
8.1	Macro Definitions and Macro Libraries	
	Strings, Constants, and Operators	
8.3	Variables	
8.4	Keywords	
8.5	Assigning Values to Parameters	8-13
8.6	Verbs	
8.7	Model Statements	8-25
8.8	Macro Examples	8-26
8.9	Macro Error Messages	8-29

8.1 Defining Macros

A macro definition begins with a source statement like this:

<MACNAME> \$MACRO [<parm1>,<parm2>...] [<comment>]
where:

<macname></macname>	Names the macro; it may contain a maximum of six alpha- numeric characters. It is placed in the source statement's
	label field.
\$MACRO	Identifies this source statement as the first line of a macro definition; it appears in the opcode field.
<parms></parms>	Parameters passed to the macro when called (not all macros will have parameters); they appear in the operand field.
<comment></comment>	Optional.

There are three methods for defining macros:

- 1) Macros can be defined in the **source file** where they are used. Macros must be defined before they are called; it is good practice to place all the definitions at the top of the file. This provides easy reference to all the definitions because they are in one location.
- Macros can also be defined in external files. These files are simply text files, like the assembler source file. Only one macro may be defined per external file. These external macro definition files are collected to form a macro library.
- All macros can be placed in one file without the source program, and then the COPY directive can be used to include the macro file in the source program.

8.1.1 Using Macro Libraries

When a macro is called, the assembler searches several places for its definition. Let's assume that the directory file 'VOLUME.DIRECTORY.MACLIB' contains a library of macro definitions. The MLIB directive tells the assembler that a macro library exists. The MLIB directive syntax is:

MLIB 'VOLUME.DIRECTORY.MACLIB'

The quoted string names the macro library. (This string represents a directory name in the host operating system format.)

This library contains a definition for a macro named CPXADD. Assume that an assembly language source program contains the following macro call:

LABEL CPXADD CX1,CX2

The assembler uses the following search order to find the macro definition:

- 1) The **in-memory macro table** is the first place searched. CPXADD will be in the macro table if:
 - a) It was previously defined in the assembler source file or
 - b) It has already been read from a macro file.

- 2) If CPXADD is not found in the macro table, the assembler searches the normal **assembler opcode/directive table**. If found there, the opcode will be assembled as a normal machine instruction.
- 3) If the definition is not in the opcode/directive table, the macro name is appended to the macro library name.

If more than one MLIB directive was encountered, the assembler searches the most recently defined library first, then the library defined before that, and so on.

If the file is found, the macro definition is copied into the assembler's macro file (in a compressed format), and an entry is made in the macro table for later use.

The search order prevents a macro defined in a library from automatically redefining a machine instruction because the assembler searches the opcode table before the libraries. This can be circumvented in two ways:

- 1) Define the macro in the source program or
- 2) Include another file in the macro library called an MLIST (macro list).

An MLIST file is a text file that contains the names of the opcodes and currently defined macros that are redefined by macros in the library.

A typical MLIST file might be constructed as follows; note that there is only one definition per line and each statement begins in column one.

file named	<mlib< th=""><th>director</th><th>y name>.MLIST</th></mlib<>	director	y name>.MLIST
record 1	ADD	(opcode)
record 2	LACK	(opcode)
record 3	MOV		(opcode)
record 4	FSUB	· · · ((macro)
eof		(MLI	ST)

The MLIST is read (if provided) when the MLIB directive is processed. If a name found there matches a currently defined opcode or a name in the macro table, the matching entry is removed from its table. This forces a search of the libraries, since the name will not be found elsewhere. The following message is printed when a name is found that matches an opcode:

' **** OPCODES REDEFINED'

The message appears after the printing of the MLIB statement. A similar message:

' **** MACROS REDEFINED'

appears when currently defined macros are redefined. If you do not want an opcode or macro to be redefined, you must delete the appropriate records from the MLIST file.

The name of a macro in a file should be the same as the file name, or the macros are not used efficiently. If the file named CPXADD contains a definition line such as

CPXMUL \$MACRO MR, MD

the macro CPXMUL is entered into the macro table, and the next call to CPXADD will be undefined and re-entered into the macro table as CPXMUL.

8.1.1.1 Using Macro Libraries on MS/PC-DOS Systems

The following program segment suggests a method for using macro libraries on an MS/PC-DOS system.

	MLIB 'E: ADD R3, MOV R6,	R4	The pathname must be a drive name Typical assembly code
*	• •		•
*	XMAC		First macro call
*	NOP		
	YMAC		Another macro call
*	NOP END		

The assembler searches the drive specified by the MLIB directive for a file with the same name as the macro. The macro name cannot have an extension. Only one macro is allowed per file.

The assembler searches the current MS/PC-DOS directory structure for the drive specified in the MLIB directive. A possible example of macro library use is:

- Store all macros on the A drive in a directory named MACROS.
- Store the TMS7000 assembler on the E drive (or any drive other than A) in a directory named PROGRAMS. The assembler program name is XASM7.EXE.
- Store the source program on the E drive in a directory named ASSEM-BLY. The source program name is CODE.ASM. It includes this directive statement:

MLIB 'A:'

- Issue a path statement that includes the program directory:

PATH E:\;E:\MSDOS;E:\PROGRAMS

The following batch file will assemble the program:

Е:	Insure execution from drive E:
CD A:\MACROS	Change A: drive's directory
CD E:\ASSEMBLY	Change E: drive's directory
XASM7 CODE.ASM;	Assemble the file CODE.ASM

8.1.2 Sample Macros

Assume that a symbol representing a memory address, ADR, is set in a source file:

ADR EQU >F000

This is a simple example of a macro definition that increments ADR:

INCADR	\$MACRO LDA INC STA \$END	@ADR A @ADR
--------	---------------------------------------	-------------------

where:

INCADR Names a macro, INCADR.

SMACRO Identifies the beginning of the macro definition.

JNO -
@ADR
А
@ADR

Are model statements that are substituted into the source program when the macro is called. A model statement "models" an assembler language statement. Such a statement is (or will form after macro substitution) a legal language statement. Identifies the end of the macro definition.

SEND

The macro INCADR can now be used in the source program as often as necessary. Call the macro by entering the following line into the source file:

INCADR

The macro assembler replaces this line with the macro definition:

LDA	@ADR
INC	А
STA	@adr

INCADR is limited because the macro can only be used with a single memory location, ADR. The following macro uses parameters and is more flexible. It can be used with any memory location.

INC

\$MACRO LDA INC STA \$END	M @:M.S: A @:M.S:
---------------------------------------	----------------------------

...

where:

- Μ Is a macro parameter. It is replaced by the actual parameter when the macro is called.
- M.S Is the string component of this variable (the symbol representation of the variable).

For example, the line:

T 110

	INC	Y ·
will be r	eplaced by:	
	LDA INC STA	QY A QY
but	INC	DATA4
will be r	eplaced by:	
	LDA INC STA	@DATA4 A @DATA4

8.2 Strings, Constants, and Operators

Macro language literal **strings** are identical to the character strings used by TMS7000 assembly language. The strings contain one or more characters enclosed in single quotes.

Examples of valid strings are:

'ONE' ' ' (a blank)

Macro language **constants** are defined in the same manner as assembly language constants.

Examples of valid constants are:

>9F3C

\$ (current PC value)

Arithmetic operators can be used in operands. Functions of +, -, * (multiply), and / (divide) can be used to generate operand values. Examples using arithmetic operators are:

LABEL EQU \$+4 (current PC value + 4)

Relational operators can also be used. Relational operators compare the values of two variables or constants and return the answer of TRUE or FALSE. The relational operators are:

- = Equal
- > Greater than
- < Less than
- #= Not equal

Examples using relational operators are:

\$IF	A.V>3	Process succeeding block if value
		component of variable A is >3.
ŞIF	B.L#=A.L	Process succeeding block if length
		component of variable B is not equal
		to length component of variable A.

The macro assembler also allows the use of **Boolean operators**, which perform the desired operation and return either TRUE or FALSE. The Boolean operators are:

& AND ++ OR -- NOT

An example using the Boolean operators is:

\$IF --((A.V>3)&(B.L#=A.L))

Macro symbol components can be concatenated with literal strings, model statement characters, and other macro variables. Concatenation is indicated by writing character strings side by side with string mode references.

8.3 Variables

Macro definitions can include **variables** which are represented in the same manner as symbols in the assembler symbol table (AST). Macro variables can have a maximum length of two characters. Examples of valid variables are:

- VA P4 SC F2
- А
- Note:

Macro variables are strictly local, available only to the macro which defines them. Symbols in the assembler symbol table can only be accessed through symbol components.

Macro variables can be defined in two ways:

- 1) As parameters defined by the \$MACRO statement, and
- 2) In \$ASG statements (see the \$ASG verb).

The macro translator maintains a macro symbol table (MST) similar to the AST. Each MST entry contains the variable/parameter and its string, value, length, and attribute components. The macro expander module places parameters in the MST when macro calls are processed and places variables in the MST when it processes \$ASG statements.

8.3.1 Parameters

Parameters are variables that are declared in the \$MACRO definition statement. The parameter declaration sequence corresponds to the sequence of the operands in the macro call statement. During macro expansion, the parameters receive the values of the macro call operands. Examples of \$MACRO statements with parameters are:

NAME \$MACRO O,RC,AM

8.3.2 Macro Variable Components

There are four types of variable/parameter components:

- 1) The **string component** of an MST entry contains a character string assigned to the macro variable/parameter by the macro expander.
- 2) The value component of an MST entry contains:
 - a) The *binary equivalent* of the string component, if the string component is an *integer*.
 - b) The *value of the symbol*, if the string component is a *symbol* in the AST.
 - c) The length of the list, if the parameter is an operand list.
- 3) The **length component** contains the number of characters in the string component.
- 4) The **attribute component** of the MST is a bit vector. The bits correspond to the attributes of the variable or parameter.

The following statement defines a macro with parameters X and NUM:

ADDK \$MACRO X,NUM

The following statement calls the ADDK macro:

ADDK VAR1,3

The MST now contains entries for parameters X and NUM and their associated components:

Parameter X:

String Component Attribute Component	Is the character string VAR1. Indicates that the parameter is supplied in a ma- cro call (keyword \$PCALL).
Length Component	Is 4.
Parameter NUM:	
String Component Value Component Length Component Attribute Component	Is the character 3. Is 3 also, expressed as a 16-bit binary number. Is 1. Indicates that the parameter is supplied in the

Each component of a macro variable can be accessed individually in either **binary** or **string mode**:

macro call (keyword \$PCALL).

- In binary mode, the referenced macro variable component is treated as a signed 16-bit integer. Binary mode is accessed by writing the variable name and component. A reference to the string component of a macro variable in binary mode is the 16-bit integer value of the ASCII representation of the first two characters of the string. For example, the binary mode value of the string component of X, in the preceding example, is >5641, which is the ASCII representation for VA.
- String mode access of macro variable components is signified by enclosing the variable in a pair of colon characters (:). For example,

:X:

Note:

Colons are always used in pairs to enclose a variable name. If a variable component qualifier is used, the pair of colons enclose the entire qualified name.

8.3.3 Variable Qualifiers

Table 8-1 lists the names used to indicate variable/parameter components. The variable name is followed by a period (.) and the single letter qualifier.

Table 8-1. Variable Qualifiers

QUALIFIER	MEANING
S	The string component of the variable
A	The attribute component of the variable
V	The value component of the variable
L	The length component of the variable

The following examples show qualified variables for the macro call:

ADDK VAR1,3

which was defined by the following statement:

ADDK \$MACRO X,NUM

- **X.S** Is the string component (binary mode) of variable VAR1. X.S equals the binary equivalent for VA, or >5641. If string mode is indicated, as in :X.S:, the string component is the character string VAR1.
- X.A Is the attribute component of variable VAR1. This component is accessed by using logical operators and keywords as described in Table 8-2, Table 8-3, and Table 8-4.
- **X.V** Is the value component of variable VAR1.
- **X.L** Is the length component of variable VAR1; in this case, it is equal to the character string 4.

Unqualified variables (except those in \$ASG statements) refer to the variable's string component. These two strings are equivalent:

:CT.S: WAY Variable CT qualified; string component = WAY.

:CT: WAY Variable CT unqualified; string component = WAY.

Note:

Binary references to macro variables in model statements **must** be quali-fied.

8.3.4 Symbol Components

Entries in the assembler symbol table have symbol components. To access symbol components in a macro, the symbol must be assigned to the string component of a macro variable by an \$ASG statement. The additional qualifiers shown in Table 8-2 are used with macro variables to access the AST symbol's components.

 Table 8-2.
 Variable Qualifiers for Symbol Components

QUALIFIER	MEANING
SS	String component of a symbol that is the string component of a variable.
SV	Value component of a symbol that is the string component of a variable.
SA	Attribute component of a symbol that is the string component of a vari- able.
SL	Length component of a symbol that is the string component of a variable.

The following examples show qualified variables that specify symbol components of variable string components. Assume that the following statement appears in the source program:

MASK EQU >FF

This statement appears in a macro definition:

\$ASG V1.S TO MASK

- V1.SS Is the string component of the symbol MASK. This is null unless a macro instruction has caused a string to be associated with it by using a \$ASG statement.
- **V1.SV** Is the value component of the symbol MASK (>FF). In the string mode, :V1.SV: equals the character string 255.
- V1.SA Is the attribute component of the symbol MASK. This component may be accessed by using logical operators and keywords.
- V1.SL Is the length component of the symbol MASK. If a string has been assigned to MASK, then V1.SL is the length of that string.

Concatenation is especially useful when a previously defined string is augmented with additional characters. Assume that CT.S represents the string ONE.

:CT.S:' WAY' produces the string 'ONE WAY'

If CT.S represented the character string TWO, the result of the concatenation in the example would be TWO WAY. Strings and qualified variables can be concatenated as required. Components of variables that are represented by a binary value (e.g., CT.V and CT.L) are converted to their ASCII decimal equivalent before concatenation. For example:

:CT.S' WAY ':CT.L: expands into ONE WAY 3

since the length component of the variable CT is three.

8.4 Keywords

Keywords identify assembler symbol and macro parameter attribute components. Each keyword represents a bit position in a word that contains all of the symbol or parameter attribute components. Keywords can be used with logical operators and attribute components to test or set a specific attribute of a symbol or parameter. The following paragraphs describe how keywords are used with symbols and parameters.

8.4.1 Symbol Attribute Component Keywords

Table 8-3 lists keywords that are used with a logical operator and the symbol attribute component (.SA) to test or set the corresponding attribute component in the AST.

KEYWORD	MEANING
\$REL	Symbol is relocatable
\$REF	Symbol is an operand of an REF directive
\$DEF	Symbol is an operand of a DEF directive
\$STR	Symbol has been assigned a component string
\$MAC	Symbol is defined as a macro name
\$UNDF	Symbol is not defined

 Table 8-3.
 Symbol Attribute Keywords

Note: Using these attributes in conditional assembly (with the \$IF verb) may lead to pass conflict errors if the symbol is not defined before the macro is called.

Assume that the next statement is an assembler program source statement and the second statement appears in a macro definition:

MASK EQU >FF

\$ASG V1.S TO MASK

The next line ANDs symbol MASK's attribute component with a flag corresponding to the keyword \$STR.

V1.SA&\$STR

This expression is TRUE when MASK's contents are not null; otherwise, the expression is FALSE.

The next example shows ORs symbol MASK's attribute component with the flag corresponding to the keyword \$REL.

V1.SA++\$REL

8.4.2 Parameter Attribute Keywords

Table 8-4 lists keywords that are used with a logical operator and the macro symbol attribute component to test or set the corresponding attribute in the MST attribute component. Use these attribute keywords to test or set attribute components of all variables in the MST.

Table 8-4.	Parameter	Attribute	Keywords

KEYWORD	MEANING
\$PCALL	Parameter appears as a macro-instruction op- erand
\$POPL	Parameter is an operand list; the value component contains the number of operands in the list
\$PSYM	Parameter is a symbolic memory address †

[†] A symbolic memory address is recognized when the variable is preceded by an @ character.

The following expressions use parameter attribute component keywords:

- **P6.A&\$PCALL** AND variable P6's attribute component with the flag corresponding to keyword \$PCALL. The expression is TRUE when variable P6 is a parameter supplied in a macro call, otherwise the expression is FALSE.
- **RA.A++**\$**PSYM** OR variable RA's attribute component with the flag corresponding to keyword \$PSYM.

8.5 Assigning Values to Parameters

Macro definitions expand macro calls (statements that have the macro name as an opcode).

Macro definition syntax is:

<macro name> \$MACRO [<parm>][,<parm>] [<comment>]

Macro call syntax is:

<macro name> [<operand/list>],[<operand/list>] [<comment>]

When a macro call is processed, the macro expander associates the first parameter in the \$MACRO statement with the first operand or operand list in the macro call, the second parameter with the second operand or operand list, and so on.

Each operand may be any assembler expression or address type, or a quoteenclosed character string. An operand list is a group of operands enclosed in parentheses and separated by commas (when two or more operands are in list). An operand list is processed as a set, after the outer parentheses are removed, during macro expansion. Operands (or operand lists) may be nested in parentheses in the macro call for use within macro definitions.

The following \$MACRO statement defines two parameters.

ONE \$MACRO P1,P2

The corresponding macro call

ONE PAR1, PAR2

associates PAR1 with P1 and PAR2 with P2. However, a call such as:

ONE PAR1, (PAR21, PAR22)

associates PAR1 with P1 and the list PAR21, PAR22 with P2.

Now :P2: or :P2.S: can be used as a pair of operands in a model statement.

The \$PCALL attribute is set for each parameter that receives a value. When the \$MACRO statement defines more parameters than the number of operands in the macro call, the \$PCALL attribute is not set for the excess parameters. The \$PCALL attribute is also not set if an operand is "null"; i.e., the call line has two commas adjacent or an operand list of zero operands. Expansion of the macro can be controlled by the number of operands by using the \$PCALL attribute and \$IF statement. For example, the following macro definition and macro call

AMAC \$MACRO P1,P2,P3

AMAC AB1,AB2

sets \$PCALL for parameters P1 and P2 but not for P3. Similarly,

AMAC XY,,XY3

sets \$PCALL for P1 and P3 but not for P2.

When the macro instruction has more operands than the number of parameters in the \$MACRO statement, the excess operands are combined with the operand or operand list corresponding to the last parameter to form an operand list (or a longer operand list). In the macro statements below, the operands of the two macro calls would be assigned to the parameters in the same ways:

(1) ONE TWO THREE FIX	EQU EQU EQU \$MACRO	9 43 86 P1,P2 Define Macro FIX
	FIX FIX	ONE,TWO,THREE Call Macro FIX ONE,(TWO,THREE) Call Macro FIX
(2) A C D E F G H I PARM	EQU EQU DATA DATA EQU EQU EQU EQU EQU \$MACRO	7 15 17 63 95 47 58 101 119 P1,P2,P3,P4,P5,P6,P7,P8,P9
	•	
Parameter	PARM r assignmen	@A,,B,(),C,(D),E,(G,(H,I)) ts:
P1.S = A P1.A = \$F P1.L = 1 P1.V = 7	Ū	P2.S = (no string) $P2.A = (all false)$ $P2.L = 0$ $P2.V = 0$
P3.S = B P3.A = \$PCALL P3.L = 1 P3.V = 15		P4.S = (no string) P4.A = \$POPL P4.L = 0 P4.V = 0
P5.S = C P5.A = \$PCALL P5.L = 1 P5.V = 17		P6.S = D P6.A = \$PCALL,\$POPL P6.L = 1 P6.V = 1
P7.S = E P7.A = \$PCALL P7.L = 1 P7.V = 95		P8.S = G,(H,I) P8.A = \$PCALL,\$POPL P8.L = 7 P8.V = 2
P9.S = P9.A = 0 P9.L = 0 P9.V = 0	(no string) (all false)	

8.6 Verbs

The macro language supports seven verbs that are used in macro language statements. Table 8-4 lists the seven verbs. Any statement in a macro definition that does not contain a macro language verb in the operation field is processed as a model statement.

VERB	DESCRIPTION
\$MACRO	Marks beginning of macro definition
\$VAR	Declares variables for macro definitions
\$ASG	Assigns values to variable components
\$IF	Provides conditional processing
\$ELSE	Begins an alternate block in a conditional process
\$ENDIF	Terminates conditional processing
\$END	Marks the end of a macro definition

Table 8-5. Macro Language Verb Summary

Syntax <macro name> \$MACRO [<parm>][,<parm>] [<comment>]

Description The \$MACRO verb begins a macro definition. It must be the first statement in the definition. \$MACRO assigns a name to the macro and declares the macro parameters.

The macro name contains one to six alphanumeric characters; the first must be a letter. Each <parm> is a parameter for the definition as described in Section 8.3.1. The operand field may contain as many parameters as the size of the field allows and must contain all parameters used in the macro definition. The comment field can only be used if there are parameters.

The macro definition is used to expand macro calls (statements that have the macro name as an opcode). The macro name specifies the macro definition to be used. When a macro call is processed, the macro expander associates the first parameter in the \$MACRO statement with the first operand or operand list in the macro call, the second parameter with the second operand or operand list, and so on.

Example ONE \$MACRO P1,P2

specifies two parameters. A call such as

ONE PAR1, PAR2

associates PAR1 with P1 and PAR2 with P2.

Note:

A macro definition supercedes previous macro definitions and opcodes with the same name. Symbolic operands which appear in a macro call are treated as symbolic operands in opcodes; if they are not defined with the program in which they appear, they will be listed as undefined symbols. Syntax

\$VAR <var>[,<var>] [<comment>]

Description

The \$VAR statement declares the variables for a macro definition. \$VAR is required only if the macro definition contains one or more variables that are not parameters. More than one \$VAR statement may be included; each \$VAR statement may declare more than one variable. Each <var> in the operand is a variable as previously described (see Section 8.3).

The \$VAR statement does not assign values to any components of the variables. \$VAR statements may appear anywhere in the macro definition to which they apply, provided each variable is declared before the first statement that uses the variable. Placing \$VAR statements immediately following the \$MACRO statement is recommended.

Example

\$VAR A,CT,V3 Three variables for a macro

This example declares variables A, CT, and V3; A, CT, and V3 must not have been declared as parameters.

Syntax

Description

\$ASG <expression/string> TO <var> [<comment>]

The \$ASG statement assigns values to variable components. Variables that are not parameters do not have values for any components until values are assigned using \$ASG statements. Variable components with previously assigned values may be assigned new values with \$ASG statements.

The expression operand may be any expression valid to the assembler and may contain binary mode variable references and the keywords in Table 8-3 and Table 8-4.

Note:

The binary mode value of a string component or symbol string component used in an expression is the binary value of the first two characters of the string. Thus, if GP.S has the string LAST, the value used for GP.S is an expression in the <string> hexadecimal number >4C41 which is the ASCII representation for LA.

A string may be one or more characters enclosed in single quotes, or the concatenation of such a literal string with the string mode value of a qualified variable. The <var> may be either an unqualified variable or a qualified variable.

When the operands are both unqualified variables, all components are transferred to target variables. When the destination variable is qualified, only the specified component receives the corresponding component of the expression or string. An exception to this is when a string is assigned to the string component of a variable or symbol, the length component of that variable or symbol is set to the number of characters in the assigned string. If the attribute component of the destination variable is to be changed, only those attributes which can be tested using keywords are changed. Other attributes maintained by the macro assembler may or may not be changed as appropriate.

Note:

A qualified variable that specifies the length component is illegal as a destination in a \$ASG statement and will **not** set the length component.

Examples	Assume that variables P3, V3, and CT were previously declared as parameters (\$MACRO statement) or variables (\$VAR statement).
	 * Assign all the components of variable P3 to * variable V3. \$ASG P3 TO V3 *
	 Concatenate string 'ES' to the string com- ponent of variable P3, and set the string component to the result. Also, add 2 to the value of the new length component. \$ASG :P3.S: 'ES' TO P3.S
	 Set the flag in the attribute component of variable CT to indicate the symbolic address attribute. \$ASG A++PSYM TO CT.A
	The \$ASG statement may be used to modify symbol components as shown in the following examples. Assume that $P3.V = 6$ and $P3.S = SUB$.
* * * *	variable G. When 'TEN' is a symbol in the AST, this statement allows the use of in- direct component qualifiers to modify the components of symbol TEN. \$ASG 'TEN' TO G.S
* * *	Set the value component of the symbol in the string component of variable G to the value component of variable P3. In this case, the value component of TEN is set to 6. \$ASG P3.V TO G.SV
******	Concatenate string 'A', the string compo- nent of variable P3, and string 'S' and place the result in the indirect string component of the same symbol. Thus, the string component of TEN is ASUBS and the

Note:

Keywords in an \$ASG statement **must** be used with a Boolean operator and an attribute component of a variable in the source field. The attribute component must come first.

Syntax \$IF <expression> [<comment>]

Description The \$IF statement provides conditional processing in a macro definition.

An \$IF statement is followed by a block of macro language statements terminated by an \$ELSE statement or an \$ENDIF statement. When the \$ELSE statement is used, it is followed by another block of macro language statements terminated by an \$ENDIF statement. When the expression in the \$IF statement has a nonzero value (or evaluated as TRUE), the block of statements following the \$IF statement is processed. When the expression in the \$IF statement has a zero value (or evaluated as FALSE), the block of statements following the \$IF statement is skipped. When the \$ELSE statement is used and the expression in the \$IF statement has a nonzero value, the block of statements following the \$ELSE statement and terminated by the \$ENDIF statement is skipped. Thus, the condition of the \$IF statement may determine whether or not a block of statements is processed, or which of two blocks of statements is processed. A block may consist of zero or more statements. The <expression> may be any expression as defined for the \$ASG statement and may include qualified variables and keywords. The expression defines the condition for the \$IF statement.

Note:

The \$IF expression is always evaluated in binary mode. Specifically, the relational operations (<,>,=,#=) operate only on the binary mode values of macro variables. Boolean operators may be nested. In addition, \$IF blocks may be nested, at most, 44 levels deep.

Example

These examples show conditional processing in macro definitions:

\$IF KY.SV	Process the statements of BLOCK A when the indirect value com-
•	ponent of the variable KY con- tains a non-zero value.
BLOCK A	Process the statements of BLOCK
	B when the component contains
\$ELSE	zero after processing either block of statements. Continue
BLOCK B	processing the statement fol- lowing the \$ENDIF statement.
ŞENDIF	
•	

\$IF(T.A&\$P BLOCK A \$ENDIF	PCALL) Process the statements of BLOCK A when the attribute component of parameter T indicates that parameter T was not supplied in the macro instruction. If para- meter T was supplied, do not process the statements of BLOCK A. Continue processing at the statement following the \$ENDIF statements in either case.
\$IF T.L=5 BLOCK A \$ENDIF	Process the statements of BLOCK A when the length component of variable T is equal to 5, do not process the statements of BLOCK A. Continue processing at the statement following the \$ENDIF.

\$ELSE Alternate Conditional Block Verb

Syntax

\$ELSE [<comment>]

Description The \$ELSE statement begins an alternate block to be processed if the preceding \$IF expression was false.

\$ENDIF Terminate Conditional Block Verb

Syntax \$ENDIF [<comment>]

Description The \$ENDIF statement terminates the conditional processing initiated by an \$IF statement in a macro definition.

\$END End Macro Definition Verb **\$END**

.

Syntax	<pre>\$END [<macro name="">][<comment>]</comment></macro></pre>
Description	The \$END statement ends a macro definition. When executed, the \$END statement terminates the processing of the macro definition. The <ma- cro name> parameter is optional.</ma-
Example	\$END FIX Terminates the definition of macro FIX.

8.7 Model Statements

Most macro definitions contain **model statements**. A model statement is, or produces, an assembly language statement. Model statements are composed of the usual assembly language statement elements and can include qualified variable components (string mode only). The source statement produced must be a legal assembly language statement.

The following examples show model statements:

MOV %6,R12

This model statement is itself an assembly language source statement that contains a machine instruction.

:P7.S: MPY :P2.S:,R8 :V4.S:

This model statement begins with the string component of variable P7. Three blanks, MPY, and three more blanks are concatenated to the string. The string component of variable P2 is concatenated to the result, to which R8 and three blanks are concatenated. A final concatenation places the string component of variable V4 in the model statement. This produces an assembly language instruction in which the label, comment and part of the operand fields are supplied as string components.

:MS.S:

This model statement is the string component of variable MS. Preceding statements in the macro definition must place a valid assembly language source statement in the string component to prevent assembly errors.

Note:

Conditional assembly directives may not appear as operations in a model statement. Comments supplied in model statements may not contain periods (.) since the macro assembler scans comments in the same way as model statements and improper use of punctuation may cause syntax errors.

8.8 Macro Examples

Macros may simply substitute a machine instruction for a macro instruction, or they may include conditional processing, access the assembler symbol table, and employ recursion. Several examples of macro definitions are described in the following paragraphs.

8.8.1 Macro ID

Example macro ID is a macro with a default value. The macro supplies two DATA directives to the source program. It consists of nine macro language statements, four of which are model statements.

ID	DATA	WS,PC :WS.S:	Defines ID with parameters WS and PC Model statement - places a DATA direc- tive with the string of the first pa- rameter as the operand in the source program.
		PC.A&\$PCALL :PC.S:,15	Tests for presence of parameter PC Model statement - places a DATA direc- tive in the source program. The first operand is the string of the second parameter, and the second operand is 15. This statement is processed if the second parameter is present.
	\$ELSE		Start of alternate portion of defi- nition.
	DATA	START,15	Model statement - places a DATA direc- tive in the source program. The first operand is label START, and the second operand is 15. This statement is pro- cessed if the second parameter is omitted.
START	EQU	\$	Model statement - places a label START in the source program. This statement is processed if the second parameter is omitted.
	\$ENDIF \$END		End of conditional processing. End of macro.

The macro call syntax is:

```
[<LABEL>] ID <address>[,<address>] [<comment>]
```

The addresses may be expressions or symbols.

A sample ID call would be:

ID WORK1, BEGIN

This would be replaced with the following source code:

DATA WORK1 DATA BEGIN,15 If only one operand is supplied, the macro instruction could be coded as follows:

ID WORK2

This would produce the following source code:

	DATA	WORK2
	DATA	START,15
START	EQU	\$

This form of the macro instruction imposes two restrictions on the source program:

- 1) The source program may not use the label START and
- 2) May not call macro ID more than once.

Problems with labels supplied in macros may be prevented by reserving certain characters for use in macro-generated labels. A macro definition may maintain a count of the number of times it is called and use this count in each label generated by the macro.

8.8.2 Macro GENCMT

This example shows how to implement both those comments which appear in the macro definition only and those which appear in the macro expansion. When this macro is called, the statement in line six generates a comment.

0001 0002 0003	IDT 'GENCMT' GENCMT \$MACRO \$VAR V
0004 0005	* This is a macro definition comment * \$ASG '*' TO V.S
0006	:V.S: This is a macro expansion comment *
0008	GENCMT
0001 0009 0000 0000 0002 0001	* This is a macro expansion comment * DATA 0,1
0010	GENCMT
0001 0011	* This is a macro expansion comment * GENCMT
0001 0012 0004 0004 0013	* This is a macro expansion comment * DATA 4 END
NO ERRORS, NO W.	ARNINGS

8.8.3 Macro FACT

This example shows the recursive use of macros. FACT produces the assembly code necessary to calculate the factorial of N, and store that value at data memory address LOC. Macro FACT accomplishes this by calling FACT1, which calls itself recursively.

\$MACRO N,LOC FACT N.V<2 \$IF * 1% = 0% =1 MOV %1,A STA @:LOC: \$ELSE * N greater than/equal 2, MOV %:N.V:,A * so store N at LOCSTA @:LOC: N.V-1 TO N.V * Decrement N SASG :N.V:,:LOC: * Do Factorial of N-1 FACT1 \$ENDIF \$END * FACT1 \$MACRO M,AREA \$IF M.V>1 * Multiply factorial so far @:AREA: LDA * by current position MPY %:M.V:,A B,A MOV STA @:AREA: * Save result M.V-1 TO M.V * Decrement position \$ASG :M.V:,:AREA: * Recursively calls itself FACT1 \$ENDIF \$END

8.8.4 Macro PULSE

This is a set of macros in which the name describes an addressing mode expected by the macro. The example assigns Register A to a port, Register B to a port, and an immediate value to a port. These macros can be useful in programming I/O routines.

PULSEA	\$MACRO ORP \$END	PX A,:PX.S:
*		
PULSEB	\$MACRO ORP \$END	PX B,:PX.S:
PULSEI	\$MACRO ORP \$END	I,PX %:I.S:,:PX.S:

8.9 Macro Error Messages

Table 8-6 lists and defines the Macro error messages which may be generated.

Table 8-6. Macro Er	ror Messages
---------------------	--------------

MACRO ERROR MESSAGE	DESCRIPTION	
MACRO LINE TOO LONG	In a macro definition, macro directive lines may only be 58 characters long, and model statements, when fully expanded, may only be 60 characters long.	
LONG MACRO VARIABLE QUALIFIER	Macro variable qualifiers may only be one or two characters in length.	
TOO MANY MANY VARIABLES	The total number of macro parameters, variables and labels in one macro definition may not exceed 128.	
INVALID MACRO QUALIFIER	The only valid macro qualifiers are: S,V, L, A, SS, SV, SL and SA.	
VARIABLE ALREADY DEFINED	A macro variable cannot be redefined within a macro.	
IF LEVEL EXCEEDED	The maximum nesting level of \$IF directives is 44.	
MACRO ASSEMBLER	The Macro Assembler has detected an internal PROGRAM ERROR error. These can be caused by incorrect syntax.	

9. Design Aids

This section contains sample TMS7000 applications to aid you in system development.

Section

.

Page
<u> </u>

9.1	Microprocessor Interface Example	
9.2	Programming the TMS7742	
9.3	Serial Communication with the TMS7000 Family	
9.4	The Status Register	
9.5	Stack Operations	
9.6	Subroutine Instructions	
9.7	Multiplication and Shifting	
9.8	The Branch Instruction	
9.9	Interrupts	
	Write-Only Registers	
	Sample Routines	

9.1 Microprocessor Interface Example

Figure 9-1 illustrates a method for interfacing a TMS70x2 microcomputer to external memory devices such as EPROM and RAM. This interface is designed to operate at the TMS70x2's maximum operating frequency (8 MHz). Any combination of ROM, RAM or other peripheral devices could be added into the circuit and enabled by the other $\overline{\text{SEL}}$ pins, provided that their timing requirements allow them to be interfaced to the TMS70x2.

In this circuit, the Mode Control pin (MC) is tied to V_{CC} , placing the TMS70x2 in Microprocessor mode. All 16 addressing bits on Ports C and D are available in Microprocessor mode. The on-chip ROM is disabled in this mode, and its address space is available externally. For more information on port and mode operation see Section 3.

Note the following features in this sample circuit:

- Port A and the lower nibble of Port B operate the same as in the Single-Chip mode.
- The memory control signals are brought out on the upper nibble of Port B.
- Port C becomes the multiplexed least significant 8-bit address bus (A7-A0) and full 8-bit data bus.
- Port D becomes the most significant 8-bit address bus (A15-A8).
- The least significant 8 bits of the 16-bit address bus (A7-A0) are latched into the SN74AS373 (U2) by the ALATCH signal during read/write memory cycles.
- A full address decode is accomplished with the SN74AS138 (U3). Eight memory select lines (SEL7-SEL0) are generated by U3 and are each individually activated on an 8K-byte address block. Table 9-1 lists the address range decoded by each select pin.

PIN	ADDRESS RANGE
SEL7	>E000 to >FFFF
SEL6	>C000 to >DFFF
SEL5	>A000 to >BFFF
SEL4	>8000 to >9FFF
SEL3	>6000 to >7FFF
SEL2	>4000 to >5FFF
SEL1	>2000 to >3FFF
SEL0	>0000 to >1FFF

Table 9-1. Memory Address Decode




Figure 9-1. TMS70x2 Microprocessor Interface Sample Circuit

The devices used in this circuit are:

- U1 TMS70X2 8-bit microcomputer with UART.
- U2 SN74AS373 The AS version of the 373 is used in this circuit, allowing use of the less expensive TMS2764-25 EPROM chip (U4) instead of the TMS2764-20 EPROM chip.
- U3 SN74AS138 Like U2, the AS version of the 138 allows use of less expensive EPROMs.
- **U4 TMS2764-25** This EPROM chip is the slowest (least expensive) device that can be used in this circuit because the timing requirement $[T_{a}(A-D)]$ for the TMS70x2 is 260 ns. The propogation delay through U2 is 6 ns, so only 254 ns remain for the EPROM chip to use. Therefore, the TMS2764-25 with its 250 ns access time $[T_{a}(A)]$ was selected.
- **U5** TMS4016-15 This is the slowest RAM chip that can be used in this circuit because the timing requirement $[T_{a(EL-D)}]$ for the TMS70x2 is 82 ns. The propogation delay through U6 is 5.8 ns, so only 76.2 ns remain for U5 to use. Therefore, the TMS4016-15 with its 75-ns delay time was selected.
- U6 SN74AS32 The AS version of this chip allows use of the less expensive TMS4016-15 RAM instead of the TMS4016-12 RAM.

9.1.1 Read Cycle Timing

The TMS70x2 requires a minimum *address-to-data access time* $[t_{a(A-D)}]$ of 260 ns at 8 MHz. $t_{a(A-D)}$ for the TMS2764-25 in this circuit is:

Access time (260 ns)
$$\geq t_{phl[U2]} + t_{a(A)[U4]}$$

 $\geq 6 + 250$
260 ns ≥ 256 ns

 $t_{a(A-D)}$ for the TMS4016-15 in this circuit is:

Access time (260 ns)
$$\geq t_{phl[U2]} + t_{a(A)[U5]}$$

 $\geq 6 + 150$
260 ns ≥ 156 ns

The TMS70x2 parameter used to calculate $t_{a(A-D)}$ will also be used to calculate *chip-select-to-data access time*. $t_{a(E)}$ for the TMS2764-25 in this circuit is:

Access time (260 ns)
$$\geq t_{phl}[U3] + t_{a(E)}[U4]$$

 $\geq 6 + 250$
260 ns ≥ 256 ns

Since the chip select to the TMS4016-12 is gated with the ENABLE signal, use the access time $T_{a(EL-D)}$ to calculate the *chip-select-to-data time*. $t_{a(S)}$ for the TMS4016-15 in this circuit is:

Access time (82 ns)
$$\geq t_{pih[U6]} + t_{a(S)[U5]}$$

 $\geq 5.8 + 75$
82 ns ≥ 80.8 ns

The TMS70x2 requires a minimum **ENABLE**-rise-to-data-disable time of 100 ns at 8 MHz. The minimum requirement for the TMS2764-25 in this circuit is:

Disable time (100 ns) $\geq t_{dis(G)[U4]}$ 100 ns ≥ 85 ns

The requirement for the TMS4016-15 in this circuit is:

Disable time (100 ns) $\geq t_{dis(S)[U5]} + t_{phl[U6]} \\ \geq 50 + 5.8 \\ 100 \text{ ns} \geq 55.8 \text{ ns}$

9.1.2 Write Cycle Timing for Microprocessor Mode

The TMS70x2 requires a minimum *data-output-valid time* $(T_{d(EH-A)})$ of 80 ns at 8 MHz.

Since \overline{S} is gated to the ENABLE line, the ENABLE signal can be used calculate the data-output requirement for the TMS4016-15.

	PARAMETER	MIN	ΜΑΧ	UNIT
t _{c(C)}	CLKOUT cycle time [†]	250	2000	ns
^t w(CH)	CLKOUT high pulse duration	0.5t _{c(C)} -40	0.5t _{c(C)} +10	ns
t _w (CL)	CLKOUT low pulse duration	0.5t _{c(C)} -40	0.5t _{c(C)} +15	ns
^t d(CH-JL)	Delay time, CLKOUT rise to ALATCH fall	0.5t _{c(C)} -10	0.5t _{c(C)} +30	ns
t _{w(JH)}	ALATCH high pulse duration	0.25t _{c(C)} -15	0.25t _{c(C)} +30	ns
^t su(HA-JL)	Setup time, high address valid before ALATCH fall	0.25t _{c(C)} -40	0.25t _{c(C)} +45	ns
^t su(LA-JL)	Setup time, low address valid before ALATCH fall	0.25t _{c(C)} -40	0.25t _{c(C)} +15	ns
^t h(JL-LA)	Hold time, low address valid after ALATCH fall	0.25t _{c(C)}	0.25t _{c(C)} +45	ns
t _{su} (RW-JL)	Setup time, R/\overline{W} valid before ALATCH fall	0.25t _{c(C)} -35	0.25t _{c(C)} +30	ns
t _h (EH-RW)	Hold time, R/W valid after ENABLE rise	0.5t _{c(C)} -40		ns
^t h(EH-HA)	Hold time, high address valid after ENABLE rise	0.5t _{c(C)} -50		ns
^t su(Q-EH)	Setup time, data output valid before ENABLE rise	0.5t _{c(C)} -45		ns
t _{h(EH-Q)}	Hold time, data output valid after ENABLE rise	0.5t _{c(C)} -45		ns
t _d (LA-EL)	Delay time, low address high impedance to ENABLE fall	0.25t _{c(C)} -45	0.25t _{c(C)}	ns
^t d(EH-A)	Delay time, ENABLE rise to next address drive	0.5t _{c(C)} -25		ns
t _a (EL-D)	Access time, data input valid after ENABLE rise	0.75t _{c(C)} -105		ns
^t a(A-D)	Access time, address valid to data input valid	1.5t _{c(C)} -115		ns
td(A-EH)	Delay time, address valid to ENABLE rise	1.5t _{c(C)} -80	$1.5t_{c(C)}+30$	ns
^t h(EH-D)	Hold time, data input valid after ENABLE ríse	0		ns
td(EH-JH)	Delay time, ENABLE rise to ALATCH rise	0.5t _{c(C)} -25	0.5t _{c(C)} +10	ns
td(CH-EL)	Delay time, CLKOUT rise to ENABLE fall	-10	35	ns

Table 9-2. Memory Interface Timing

[†] $t_{c(C)}$ is defined to be 2/f_{osc} and may be referred to as a machine state or simply a state.

	PARAMETER	MIN	ΜΑΧ	UNIT
t _{a(A)}	Access time from address		150	ns
t _{a(S)}	Access time from chip select low		75	ns
t _{dis(S)}	Output disable time after chip select high		50	ns
t _{h(A)}	Address hold time	0		ns
t _{su(D)}	Data setup time	60		ns
^t h(D)	Data hold time	10		ns

Table 9-3. TMS4016-15 Timing Characteristics

Table 9-4. TMS2764-25 Timing Characteristics

	PARAMETER	MIN MAX	UNIT
t _{a(A)}	Access time from address	250	ns
t _{a(E)}	Access time from E	250	ns
t _{en} (G)	Output enable time from \overline{G}	100	ns
^t dis(G)	Output disable from G	0 85	ns

Table 9-5. SN74AS373, SN74AS138, and SN74AS32 Propogation Delay Times

	PARAMETER	MIN MAX	UNIT
t _{pd}	Propogation delay, SN74AS373	6	ns
t _{pd}	Propogation delay, SN74AS138	6	ns
t _{pd}	Propogation delay, SN74AS32	5.8	ns

9.2 Programming the TMS7742

The TMS7742 is an EPROM version of the TMS7042. It can be programmed using these devices:

- Standard PROM programmer (see Section 9.2.1, page 9-7)
- TMS7000 Evaluation Module (see Section 9.2.2, page 9-8)
- TMS7000 XDS Emulator (see Section 9.2.3, page 9-9)

The TMS7742 can emulate the TMS7020, TMS7040, and TMS7042:

– TMS7020 and TMS7040 Emulation:

The TMS7742 can emulate the TMS7020 and TMS7040 in all operating modes. It does not directly emulate edge- and level-sensitive interrupts, but does emulate level-sensitive only interrupts.

- TMS7042 Emulation:

The TMS7742 can directly emulate the TMS7042 in all operating modes at up to 5 MHz operation.

Table 9-6 shows the pin conditions required for operating in the various modes. Note that the RESET and XTAL2 pins must be held low to enter EP-ROM mode.

MODE SELECT		SINGLE- CHIP	PERIPH EXPANSION	FULL- EXPANSION	MICRO- PROCESSOR	EPROM PROG. MODE	EPROM VERIFY MODE
I/O Control	Bit 7	0	0	1	X	Х	X
register	Bit 6	0	1	0	х	Х	Х
Mode Control pin (MC) RESET pin XTAL2 pin		V _{SS}	V _{SS}	V _{SS}	V cc	V _{PP}	V _{SS}
		SET pin V _{CC}		V _{CC}	V cc	V _{SS}	V _{SS}
		N/A	N/A	N/A	N/A	V _{SS}	V _{SS}

Table 9-6. Mode Select Conditions for the TMS7742

Notes: 1. 2. X = don't care N/A = not applicable

9.2.1 Programming the TMS7742 Using a PROM Programmer

A PROM programmer can be used to program the TMS7742 in a manner similar to programming a TMS2732A EPROM. A 40-to-24-pin conversion socket is required and RESET and XTAL2 must be grounded. Some PROM programmers implement current-limiting circuitry to sense correct EPROM placements. The TMS7742 can draw a maximum of 250 mA during programming; if your PROM programmer produces an EPROM placement error, you must supply an external +5 V ±10% power supply to the TMS7742. Figure 9-2 shows the connections for the 40-to-24-pin socket.




Figure 9-2. PROM Programmer 40-to-24-Pin Conversion Socket

Use the following sample procedure to program the TMS7742 on a PROM programmer:

- 1) Insert the TMS7742 into the conversion socket.
- 2) Place the conversion socket (with the TMS7742) into the 24-pin socket on the PROM programmer.
- Program and verify the contents of the TMS7742 in the same manner as any standard EPROM.

9.2.2 Programming the TMS7742 Using the TMS7000 Evaluation Module

The RTC/EVM7000 (TMS7000 Evaluation Module) can be used to program the TMS7742. A 40-to-28-pin conversion socket is required and RESET and XTAL2 must be grounded. Figure 9-3 shows the connections for the 40-to-24-pin socket.




Figure 9-3. RTC/EVM7000 40-to-28-Pin Conversion Socket

Use the following procedure to program the TMS7742 on an RTC/EVM7000:

- 1) Verify that the TMS7742 is erased (all >FFs).
 - a) Set the switch between pin 36 on the TMS7742 and pin 22 on the conversion socket (read/verify position).
 - b) Enter: $?VE \ O \ FFF \ 2 \ \langle CR \rangle$
- Program the TMS7742. Note that the program to be loaded into the TMS7742 must reside in EVM memory beginning at address >F006 or above.
 - a) Set the switch between pin 36 on the TMS7742 and pin 1 on the conversion socket (program position).
 - b) Enter: ?<u>PE 0 FFF F000 2 <CR></u>
- 3) Compare the TMS7742 EPROM to EVM memory to verify that they are identical.
 - a) Set the switch between pin 36 on the TMS7742 and pin 22 on the conversion socket (read/verify position).
 - b) Enter: ?<u>CE 0 FFF F000 2 <CR></u>

9.2.3 Programming the TMS7000 using the TMS7000 XDS

The TMS7742 can be programmed using the TMS7000 XDS, the driver program, and an interface board. Figure 9-4 shows the schematic for the interface board and Figure 9-5 contains the driver program.




Figure 9-4. Interface Circuit for Programming the TMS7742 with the TMS7000 XDS

*	IDT	'EPROM'	
* This* then* The particular	progra	ams and verifie n can also ver:	ee if the TMS7742 is blank, es the EPROM byte by byte. Ify that the contents of to the TMS7742.
	egiste	c File *******	* * * * * * * * * * * * * * * * * * * *
ADDRES COUNT COUNT2 *		R5 R7 R8	Current address Number of bytes to program
	eriphe	cal File *****	* * * * * * * * * * * * * * * * * * * *
	EQU EQU EQU EQU EQU EQU EQU	P0 P4 P6 P8 P10 P5 P11 P9	Interrupt control
	ontrol	Constants for	Port A *****************
* A2 =	G-/VPI	light 2	
ENOT VPP21 ERR1 ERR2 ERR3	EQU EQU EQU EQU EQU EQU		E- 21V to VPP/G Not blank error Not programming correctly error Failed verify test Read setup Release read setup
			* * * * * * * * * * * * * * * * * * * *
START BLANK LOOPBL	MOVD MOVD CALL CMP JNZ DECD DECD	<pre>%>FF,DDDR %>00,CDDR %0,INTROL %178,P2 %>40,PORTA,VEI %>FFFF,ADDRES %>FFF,COUNT @READ %>FF,A ERROR1 ADDRES COUNT</pre>	Outputs Outputs Inputs Full-Expansion mode, no ints Timer latch RIFY Verify or program? Check memory for all blanks Put in counts and pointers Read memory Is it blank? (>FF = blank) If no, error Next address
	JC	LOOPBL	End of routine?

Figure 9-5. Driver Program for Programming the TMS7742 with the TMS7000 XDS

PROGRM LOOPPR	MOVD MOVD LDA	%>FFFF,ADDRES %>FFF,COUNT *ADDRES	Program EPROM Put in counters Get data from XDS memory
	MOV CALL DECD DECD	A,B @WRITE ADDRES COUNT	Program one address Next address
*	JC	COUNT LOOPPR	End of routine?
VERIFY	MOVD MOVD	<pre>%>FFFF,ADDRES %>FFF,COUNT</pre>	Put in counters and pointers
LOOPVE	CALL MOV	@READ A,B	Read EPROM
	LDA CMP JNZ DECD DECD	*ADDRES B,A ERROR3 ADDRES COUNT	Get original data Does EPROM compare to original? If no, error Next address
******	JC	LOOPVE	End of routine? ******
ERROR1	MOVP	<pre>%ERR1,PORTA</pre>	Fail blank - light 2
ERROR2	JMP MOVP JMP	STOP2 %ERR2,PORTA STOP2	Fail programming - light 3
ERROR3 STOP2	MOVP	%ERR3,PORTA	Fail verify - lights 2 and 3
بالمربقة بالرباد والرباد والرباد	JMP	STOP2	* * * * * * * * * * * * * * * * * * * *
READ	CALL	@SETUP	Put address on bus
READB	MOVP	%>00,CDDR	Port C = inputs
	MOVP MOVP	%READ1,PORTA PORTC,A	Turn on enable Read data
	MOVP	%READ2,PORTA	
*	0117	ACTIMITY	
WRITE	CALL MOVP MOV	@SETUP B,PORTC %3,COUNT2	Put address on bus Put data on bus Initialize counter
*			
PULSE	MOVP ANDP ANDP	<pre>%>FF,CDDR %#VPP21,PORTA %#ENOT,PORTA</pre>	Turn on VPP
*			
HERE2	MOVP BTJZP MOVP	%?00101010,IN	Start timer E2 Wait for timer countout TROL Clear timer flag
*	DJNZ	COUNT2,HERE2	Wait a total of 55 ms
	ORP ORP CALL CMP JNE	%ENOT,PORTA %VPP21,PORTA @READB A,B ERROR2	Turn off E- Turn off VPP Read EPROM Compare to actual data If not equal pulse again
*	RETS		then turn on light 3

Figure 9-5. Driver Program for Programming the TMS7742 with the TMS7000 XDS (Concluded)

Use the following procedure to program the TMS7742 using the TMS7000 XDS Emulator. To avoid the possibility of leaving +21 V on V_{PP}, do not stop the program until the IDLE light is on.

- 1) Enter: <u>INIT(3,0,0,0)</u>
- 2) Enter: <u>ROM=E000</u>
- 3) Set the switch on interface board to program.
- 4) Download object code into XDS memory (>F000->FFFF).
- 5) Download the driver program into XDS memory (this will not affect the present program at memory locations >F000->FFFF).
- 6) Use the MR command to set the following values:

 $\frac{PC}{ST} = \frac{\geq E000}{S}$ $\frac{\geq 00}{SP} = \frac{\geq 60}{S}$

- 7) Enter: <u>P5=FF</u>, <u>P4=FF</u> (This clears the programming voltages on the socket.)
- 8) Insert the target cable into socket A.
- 9) Insert the TMS7742 into socket B.
- 10) Enter: <u>RUN</u> (Light 4 should go on.)
- 11) The program will take approximately four minutes to complete; light 1 will go on when the program is complete.
- 12) If an error was encountered, light 2 and/or light 3 will be lit. Examine addresses >04 and >05 for the error location. Register A contains EP-ROM data, and Register B contains the original data.
- 13) Remove the TMS7742.

If an error condition is found, then the indicator lights on the XDS front panel will show the pattern for the error. Table 9-7 shows the status conditions indicated by the front panel lights.

XD	SL	IGH	ITS	STATUS
1	2	3	4	514105
0	0	0	0	Program is not running
0	0	0	1	Program is running
1	0	0	1	Program is finished, no errors
1	0	1	1	Programming error
1	1	0	1	EPROM was not blank
1	1	1	1	Verify error
Lig	ht 1 ht 2 ht 3	2	Pro INT INT	gram is in IDLE state 1 3

Table 9-7. Error Patterns for XDS

Light 4 Processor is running

To verify the TMS7742 EPROM memory against the XDS memory, set the switch on the interface board to *verify* and follow the programming procedure. As a precaution, do not connect the +21.7-V power supply.

9.2.4 TMS7742 Erasure

The TMS7742 can be erase by exposing the chip to shortwave ultraviolet light that has a wavelength of 253.7 nanometers (2537 angstroms). The recommended minimum exposure dose (UV intensity \times exposure time) is 15 watt-seconds per square centimeter. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are at a high level. Note that normal ambient light contains the correct wavelength for erasure; therefore, when using the TMS7742 the window should be covered with an opaque label.


9.3 Serial Communication with the TMS7000 Family

This section discusses using the TMS7000 for serial communication with a UART (Universal Asynchronous Receiver Transmitter). It describes implementing the UART function in software using any TMS7000 device and with the on-chip serial port using the TMS7042.

9.3.1 Communication Formats

The TMS7000 family handles three basic formats of serial communication – Asynchronous, Isosynchronous and Serial I/O. The first two require framing bits to be added to the data, allowing the receiver to properly detect incoming data. The last two require an addition serial clock to synchronize the data. This UART routine uses Asyncronous communications; all the formats are discussed in detail in Section 3.

In **Asynchronous format**, as shown in Figure 9-6, each character to be transmitted is preceded by a Start framing bit and followed by a Parity bit (if parity is enabled), then one or more Stop framing bits.





The **Start** bit is a logical 0, or **space**. It notifies the receiver to start assembling a character and allows the receiver to synchronize itself with the transmitter.

A **Parity** bit is an additional bit added to a character for error checking. The Parity bit is set to 0 or 1 in order to make the number of 1s in the character (including the Parity bit) even or odd depending on whether even or odd parity is selected.

The **Stop** bit is a logical 1 or **mark**. One or more **Stop** bits are added to the end of the character to ensure that the **Start** bit of the next character will cause a transition on the communication line.

The connections for both the software and on-chip hardware UARTs are identical. Both use A5/RX for the incomming data and B3/TX for outgoing data. The connections are shown in Figure 9-7. The TMS7000 outputs a TTL-level signal which must be converted to ± 12 volts for RS-232-C compatibility. The 75188 and 75189 devices are used for this purpose.




Figure 9-7. I/O Interface

9.3.2 Software UART (All TMS7000 Devices)

This software UART routine will run on any TMS7000 family microcomputer. It requires the use of one timer to produce a consistent baud rate without requiring full use of the program's time. This UART will run mainly in the Interrupt-2 routine, allowing the main program to run independently of the UART.

The timer is configured so that the interrupts arrive every half bit. This is because the receiver section must find the start bit as soon as possible, but it must also test the following bits at the middle of the bit. Testing at the edge of a bit time would produce data errors. Figure 9-8 shows the start bit detection.




Figure 9-8. Start Bit Detection

The software, which consists of a receiver routine and a transmitter routine, runs mainly during the Interrupt-2 routine. Both routines maintain a progressive State Counter, which will have one of the following values to indicate its condition:

State 0 The receive portion is in this state until a low Start bit is detected.

State 1 This state begins a half bit later and tests for a valid Start bit.

State 2 and

State 3 The 8 character bits are built in states 2 and 3.

State 4 and

State 5 The Parity bit is received in states 4 and 5. If the parity does not agree with the parity of the input byte then a bit is set to indicate a parity error.

State 6 and

State 7 These states look for the Stop bit. If the stop bit is not found, then another bit is set to indicate a framing error. The complete character is then placed in the RXSTOR register and a bit is set to indicate to the main program that a character is ready to be read. The main program must clear the parity and framing error bits.

The transmitter routine operates similarly to the receiver routine, using a separate State Counter to record its condition. The transmitter routine skips every other interrupt because the routine can be entered every full bit instead of every half bit, as in the receiver routine. The transmitter sends out bytes stored in a table. This table can be in either ROM or RAM and the table ends with a >FF to signify the end of string. Parity is calculated for both the receiver and transmitter by exclusive ORing the data bits together to produce even parity for the string.

9.3.2.1 Software UART Enhancements

If it is not necessary for the transmitter and receiver to run simultanously, then several inprovements can be implemented.

- The transmitter's baud rate can easily be doubled by interrupting every full bit instead of every half bit.
- The receiver can be improved by connecting the RX-in line to RX and to an Interrupt pin (INT1 or INT3). When the Start bit is detected, the program enters the external interrupt routine. This interrupt routine must start the timer to count out one-half bit and also disable the interrupt. When the half-bit interrupt occurs, the timer must be reset and restarted to produce a full-bit interrupt; this would occur in the middle of the data bits.
- The parity can be selected by testing an even/odd bit and setting the initial parity register (TXPAR, RXPAR) to the correct value. Currently, the registers are cleared for every new byte, producing even parity.
- An extra stop bit could be added by using a test bit and repeating States
 6 and 7 if the bit is set.
- Additional RS-232-C signals could be added to the program to interface to more complex equipment.

9.3.2.2 Software UART Routines

* 'SWUART' IDT OPTION XREF, SYMLST * * This program simultaneously transmits and * receives RS-232-C format data. * Maximum baud rate = 4800 at 8 Mhz. * * Transmitt pin out = B3 Receiver pin in = A5* * * UART REGISTERS The state of the current receive data The state of the current transmit data 0002 STATER EQU R2 EQU R3 EQU R4 0003 STATET Build the input byte here 0004 RXBUF The number of bits left to receive Pick up the finished input word here EQU R5 0005 RXCNT 0006 EQU R6 RXSTOR EQU R7 Bit O=parity (7 other bits free) The number of bits left to transmit 0007 RXPAR 0008 TXCNT EOU R8 0009 TXTABL EQU R9 Address offset from String beginning EQU R10 A000 TXBUF Shift the out word from here. Bit 0 = parity (7 other bits free) Bit0= Transmit routine now or next INT 000B TXPAR EQU R11 000C BITS EQU R12 Bit1= Transmitter active now Bit2= Receiver contains word now * Bit3= Framing error (bad stop bit) Bit4= Finished with the string output * * Bit5= Parity error PERIPHERAL PORTS AND REGISTERS 0000 IOCNTL EQU PО Interrupt control Timer latch value Timer control 0002 TIMERL EQU P2 TIMERC EQU 0003 Р3 0004 PORTA EQU P4Port A data EQU P6 Port B data 0006 PORTB 0005 ADDR EQU P5 Port A Data Direction register

.

* * * * * * *	** CONTR	OL CONSTA	NTS FOR PORT A **********
* * CRYS * 5 MH * * 8 MH *	z Latch Presc	ale 3 207	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
*	(T.+1)	*(PS+1)=	CRYSTAL FREQ
* *	(11,1)	(1,0,1,1)	(BAUDRATE * 2) * 16
00CF BAUD1 0083 BAUD2 *		07 80+3	Value for the timer latch Value for the timer control register
0001 BIT0 0002 BIT1 0004 BIT2 0008 BIT3 0010 BIT4 0020 BIT5 0040 BIT6 0080 BIT7	EQU 3 EQU 6		Various bit constants to make code more readable
	*****	* * * * * * * * *	****
F806 *	AO	RG >F806	
F80606STARTF80752FDF809B5F80AAB0001CLEARF80DCAF80F52	CLR A STA @1 DJNZ B, MOV %>	FD,B (B) CLEAR 60,B	Disable all interrupts Set index to clear out all of RAM Store Os into all of RAM Loop until RAM is all Os Set stack pointer
F811 OD * *	LDSP MOV %B	IT1,BITS	Active transmittter and
F812 A2 2E 00 F815 A2 00 04 F818 A2 00 05 F81B A2 08 06 F81E A2 CF 02 F821 A2 83 03 * F824 05	MOVP %? MOVP %? MOVP %? MOVP %B	00000000,	
roz4 05 * *	ETNT.		interrupts
F825 01 LOOP F826 E0 FD *	IDLE JMP LO	OP	Wait for timer interrupt or execute main program here

					* ******	*****	* * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
					*			
					*	TIMER	1 INTERRU	UPT
F828 F829 F82A	C8	02			INTER2	EQU PUSH PUSH MOV	\$ A B STATER,B	Start of timer interrupt Store registers Get current receiver
					*			state
F82C	CF				*	RLC	В	Double in preparation for jump
F82D	AE	F84	14		*	CALL	@JUMPR(B)	Go perform receiver tasks
F830	77	02	0C	0D	*	BTJZ	%BIT1,BIT	S,OUTIS a word being transmitted?
F834	75	01	0C			XOR	%BITO,BIT	'S Do only every
F837	77	01	0C	06	*	BTJZ	%BITO,BIT	other interrupt S,OUTTransmit 1/2 the time
F83B	32	03			*	MOV	STATET,B	Move transmit state to index
F83D F83E		F87	45		*	RLC CALL	B @JUMPT(B)	Go to proper state of routine
F841 F842 F843	В9				OUT	POP POP RETI	B A VER JUMP 1	Restore the registers Exit the routine
					*	RECEI	VER JOMP 1	
F844 F846					JUMPR	JMP JMP	STATEO STATE1	Check for start bit Check for half a start bit
F848	ΕO	21			*	JMP	STATE2	Bit boundry, wait for 1/2 bit
F84A F84C F84E F850 F852	E0 E0 E0	1D 34 19			*	JMP JMP JMP JMP JMP	STATE3 STATE4 STATE5 STATE6 STATE7	Test input for data Parity bit boundary Check parity bit Stop bit boundary Check middle of the stop bit Is the receive line low?
F858 F85A	D3 0A	02			ISPACE * *	INC RETS	%BIT5,POR STATER	TA,ISPACE If so, new start bit, go to next state, if not, do nothing Check for false starts
F85B F85F			04	03		BTJZP CLR	%BIT5,POR STATER	TA,ISTART Clear state if false
F861	0A				*	RETS		start

F86	2 72	80	05		ISTART *	MOV	%8,RXCNT	Number of bits to receive
					*			Initialize parity
	5 73		07			AND	%#BITO,RX	
	8 D3					INC	STATER	Go to State 2
F.80	A OA				*	RETS		
TOC						BOI		Chatag 2 4 and 6 amo
F86					STATE2		\$ \$	States 2,4 and 6 are
F86	5 3 D 3	0.2			STATE4 STATE6		STATER	identical in operation
r00.	5 03	02			*	TINC	SIAIER	Half bit, go to next state
F 86	D OA					RETS		State
100	0 04				*	1/110		
					*			Input new bit
F86	E A7	20	04	01	STATE 3	BTJZP	%BIT5,POR	TA,BITLOW
	2 07					SETC		A 1 was found
	3 DD				BITLOW		RXBUF	Build the input word
					*			here
					*			Build up even parity
	5 45		07			XOR	RXBUF, RXP	
F87	B D2	02				DEC	STATER	Goto half state
		05	<u> </u>		*	D 7170		Is entire byte in?
F.87.	A DA	05	06		*	DJNZ	RXCNT,OUT	
E 0 7	5 42	04	06		^	MOV	RXBUF,RXS	torage register
	5 42 5 72					MOV		Go to State 4
	3 0A		02		OUTP3	RETS	94,0IAIBN	GO CO State 4
100	5 011				*	11110	1	
							_	
					*	Check	for even	parity (use BTJZ for
					*			parity (use BTJZ for
F88	4 76	01	07	09	* STATE5	odd pa		AR,IS1
					* STATE5 *	odd pa BTJO	arity) %BITO,RXP	PAR,IS1 Out if both parities 0?
F88	B A7	20	04	09	* STATE5 * ISO	odd pa BTJO BTJZP	arity) %BITO,RXP %BIT5,POR	AR,IS1 Out if both parities 0? TA,OUTPAR
F88 F88	B A7 C 74	20 20	04	09	* STATE5 *	odd pa BTJO BTJZP OR	arity) %BITO,RXP %BIT5,POR %BIT5,BIT	PAR,IS1 Out if both parities 0?
F88 F88	B A7	20 20	04	09	* STATE5 * ISO BADPAR	odd pa BTJO BTJZP OR JMP	arity) %BITO,RXP %BIT5,POR %BIT5,BIT OUTPAR	AR,IS1 Out if both parities 0? TA,OUTPAR S Bit 5= Parity error
F88 F88 F88	B A7 C 74 F E0	20 20 04	04 0C	09	* STATE5 * ISO BADPAR *	odd pa BTJO BTJZP OR JMP Contin	arity) %BITO,RXP %BIT5,POR %BIT5,BIT OUTPAR nue if par	AR,IS1 Out if both parities 0? TA,OUTPAR S Bit 5= Parity error ities both =1
F88 F88 F88 F89	B A7 C 74 F E0 1 A7	20 20 04 20	04 0C	09	* STATE5 * ISO BADPAR * IS1	odd pa BTJO BTJZP OR JMP Contin BTJZP	arity) %BITO,RXP %BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR	AR,IS1 Out if both parities 0? TA,OUTPAR S Bit 5= Parity error ities both =1 TA,BADPAR
F88 F88 F88 F89 F89	8 A7 C 74 F E0 1 A7 5 D3	20 20 04 20 02	04 0C 04	09	* STATE5 * ISO BADPAR *	odd pa BTJJO BTJZP OR JMP Contir BTJZP INC	arity) %BITO,RXP %BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER	AR,IS1 Out if both parities 0? TA,OUTPAR S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter
F88 F88 F88 F89 F89 F89	8 A7 C 74 F E0 1 A7 5 D3 7 74	20 20 04 20 02 04	04 0C 04	09	* STATE5 * ISO BADPAR * IS1	odd pa BTJO BTJZP OR JMP Contin BTJZP INC OR	arity) %BITO,RXP %BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER	AR,IS1 Out if both parities 0? TA,OUTPAR S Bit 5= Parity error ities both =1 TA,BADPAR
F88 F88 F88 F89 F89 F89	8 A7 C 74 F E0 1 A7 5 D3	20 20 04 20 02 04	04 0C 04	09	* STATE5 * ISO BADPAR * IS1	odd pa BTJJO BTJZP OR JMP Contir BTJZP INC	arity) %BITO,RXP %BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER	AR,IS1 Out if both parities 0? TA,OUTPAR S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter
F88 F88 F89 F89 F89 F89	8 A7 C 74 F E0 1 A7 5 D3 7 74 A OA	20 20 04 20 02 04	04 0C 04 0C	09 F'7	* STATE5 * ISO BADPAR * IS1 OUTPAR	odd pa BTJO BTJZP OR JMP Contir BTJZP INC OR RETS	<pre>%BIT5,POR %BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER %BIT2,BIT</pre>	AR,IS1 Out if both parities 0? TA,OUTPAR S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter S Set 'Word ready' bit Stop bit = 1?
F88 F88 F89 F89 F89 F89 F89	8 A7 C 74 F E0 1 A7 5 D3 7 74 A 0A B A6	20 20 04 20 02 04 20	04 0C 04 0C	09 F'7	* STATE5 * ISO BADPAR * IS1 OUTPAR	odd pa BTJO BTJZP OR JMP Contir BTJZP INC OR RETS BTJOP	<pre>%BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER %BIT2,BIT %BIT5,POR</pre>	AR,IS1 Out if both parities 0? TA,OUTPAR S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter S Set 'Word ready' bit Stop bit = 1? TA,ISSTOP
F88 F88 F89 F89 F89 F89 F89 F89	8 A7 C 74 F E0 1 A7 5 D3 7 74 A 0A B A6 F 74	20 20 04 20 02 04 20 04	04 0C 04 0C	09 F'7	* ISO BADPAR * IS1 OUTPAR * STATE7	odd pa BTJO BTJZP OR JMP Contin BTJZP INC OR RETS BTJOP OR	<pre>%BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR %BIT2,BIT %BIT5,POR %BIT5,POR %BIT5,POR %BIT5,POR</pre>	AR,IS1 Out if both parities 0? TA,OUTPAR S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter S Set 'Word ready' bit Stop bit = 1? TA,ISSTOP S Bit 3= Framing error
F88 F88 F89 F89 F89 F89 F89 F89 F89	8 A7 C 74 F E0 1 A7 5 D3 7 74 A 0A B A6 F 74 2 D5	20 20 04 20 02 04 20 04 20 08 02	04 0C 04 0C	09 F'7	* STATE5 * ISO BADPAR * IS1 OUTPAR	odd pa BTJO BTJZP OR JMP Contir BTJZP INC OR RETS BTJOP OR CLR	<pre>%BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER %BIT2,BIT %BIT5,POR</pre>	AR,IS1 Out if both parities 0? TA,OUTPAR S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter S Set 'Word ready' bit Stop bit = 1? TA,ISSTOP
F88 F88 F89 F89 F89 F89 F89 F89 F89	8 A7 C 74 F E0 1 A7 5 D3 7 74 A 0A B A6 F 74	20 20 04 20 02 04 20 04 20 08 02	04 0C 04 0C	09 F'7	* ISO BADPAR * IS1 OUTPAR * * STATE7 ISSTOP	odd pa BTJJZP OR JMP Contin BTJZP INC OR RETS BTJOP OR CLR RETS	<pre>%BIT5,POR %BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER %BIT2,BIT %BIT5,POR %BIT5,POR %BIT5,POR %BIT5,POR %BIT5,BIT STATER</pre>	AR, IS1 Out if both parities 0? TA,OUTPAR 'S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter 'S Set 'Word ready' bit Stop bit = 1? TA,ISSTOP 'S Bit 3= Framing error Reset State Counter
F88 F88 F89 F89 F89 F89 F89 F89 F89	8 A7 C 74 F E0 1 A7 5 D3 7 74 A 0A B A6 F 74 2 D5	20 20 04 20 02 04 20 04 20 08 02	04 0C 04 0C	09 F'7	* ISO BADPAR * IS1 OUTPAR * * STATE7 ISSTOP	odd pa BTJJO OR JMP Contin BTJZP INC OR RETS BTJOP OR CLR RETS *****	<pre>%BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER %BIT5,POR %BIT5,</pre>	AR, IS1 Out if both parities 0? TA,OUTPAR S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter S Set 'Word ready' bit Stop bit = 1? TA,ISSTOP S Bit 3= Framing error Reset State Counter
F88 F88 F89 F89 F89 F89 F89 F89 F89	8 A7 C 74 F E0 1 A7 5 D3 7 74 A 0A B A6 F 74 2 D5	20 20 04 20 02 04 20 04 20 08 02	04 0C 04 0C	09 F'7	* STATE5 ISO BADPAR * IS1 OUTPAR * STATE7 ISSTOP ******	odd pa BTJJO OR JMP Contin BTJZP INC OR RETS BTJOP OR CLR RETS *****	<pre>%BIT5,POR %BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER %BIT2,BIT %BIT5,POR %BIT5,POR %BIT5,POR %BIT5,POR %BIT5,BIT STATER</pre>	AR, IS1 Out if both parities 0? TA,OUTPAR S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter S Set 'Word ready' bit Stop bit = 1? TA,ISSTOP S Bit 3= Framing error Reset State Counter
F88 F88 F89 F89 F89 F89 F89 F89 F89	8 A7 C 74 F E0 1 A7 5 D3 7 74 A 0A B A6 F 74 2 D5	20 20 04 20 02 04 20 04 20 08 02	04 0C 04 0C	09 F'7	* STATE5 ISO BADPAR * IS1 OUTPAR * STATE7 ISSTOP *******	odd pa BTJJZP OR JMP Contin BTJZP INC OR RETS BTJOP OR CLR RETS ****** TRANS	<pre>%BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER %BIT5,POR %BIT5,</pre>	AR, IS1 Out if both parities 0? TA,OUTPAR 'S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter 'S Set 'Word ready' bit Stop bit = 1? TA,ISSTOP 'S Bit 3= Framing error Reset State Counter ************************************
F88 F89 F89 F89 F89 F89 F89 F89 F88 F8A F8A	8 A7 74 F E0 1 A7 5 D3 7 74 A 0A 8 A6 7 74 2 D5 4 0A	20 20 04 20 02 04 20 08 02	04 0C 04 0C	09 F'7	* STATE5 ISO BADPAR * IS1 OUTPAR * STATE7 ISSTOP ******* *	odd pa BTJJZP OR JMP Contin BTJZP INC OR RETS BTJOP OR CLR RETS ****** TRANS	<pre>%BIT5,POR %BIT5,POR %BIT5,BIT OUTPAR hue if par %BIT5,POR STATER %BIT2,BIT %BIT5,POR %BIT3,BIT STATER ************************************</pre>	AR, IS1 Out if both parities 0? TA,OUTPAR 'S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter 'S Set 'Word ready' bit Stop bit = 1? TA,ISSTOP 'S Bit 3= Framing error Reset State Counter ************************************
F88 F89 F89 F89 F89 F89 F89 F89 F89 F8A F8A	8 A7 7 74 F E0 1 A7 5 D3 7 74 A 0A 8 A6 7 74 0A 8 F 74 2 D5 4 0A 5 E0	20 20 04 20 02 04 20 08 02	04 0C 04 0C	09 F'7	* STATE5 ISO BADPAR * IS1 OUTPAR * STATE7 ISSTOP ******* *	odd pa BTJJZP OR JMP Contin BTJZP INC OR RETS BTJOP OR CLR RETS ****** TRANS JMP	<pre>% SITS, POR % BITS, POR % BITS, BIT OUTPAR nue if par % BITS, POR STATER % BITS, POR % BITS, POR</pre>	AR, IS1 Out if both parities 0? TA,OUTPAR 'S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter 'S Set 'Word ready' bit Stop bit = 1? TA,ISSTOP 'S Bit 3= Framing error Reset State Counter ************************************
F88 F89 F89 F89 F89 F89 F89 F89 F88 F8A F8A	B A7 74 F E0 1 A7 5 D3 7 74 0A B 74 0A 8 74 0A 5 E0 7	20 20 04 20 02 04 20 08 02	04 0C 04 0C	09 F'7	* STATE5 ISO BADPAR * IS1 OUTPAR * STATE7 ISSTOP ******* *	odd pa BTJJZP OR JMP Contin BTJZP INC OR RETS BTJOP OR CLR RETS ****** TRANS JMP JMP	<pre>%BIT5,POR %BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER %BIT2,BIT %BIT5,POR %BIT3,BIT STATER ************************************</pre>	AR, IS1 Out if both parities 0? TA,OUTPAR 'S Bit 5= Parity error ities both =1 TA,BADPAR Reset State Counter 'S Set 'Word ready' bit Stop bit = 1? TA,ISSTOP 'S Bit 3= Framing error Reset State Counter ************************************
F88 F89 F89 F89 F89 F89 F89 F89 F88 F8A F8A F8A	B A7 74 F E0 1 A75 74 0A A A6 74 0A BF 24 0A E00 57 9 E0	20 20 04 20 02 04 20 08 02 08 02 08 015	04 0C 04 0C	09 F'7	* STATE5 ISO BADPAR * IS1 OUTPAR * STATE7 ISSTOP ******* *	odd pa BTJJZP OR JMP Contin BTJZP INC OR RETS BTJOP OR CLR RETS ****** TRANS TRANS JMP JMP	<pre>%BIT5,POR %BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER %BIT2,BIT %BIT5,POR %BIT3,BIT STATER ************************************</pre>	AR, IS1 Out if both parities 0? TA,OUTPAR 'S Bit 5= Parity error ities both =1 TA, BADPAR Reset State Counter 'S Set 'Word ready' bit Stop bit = 1? TA, ISSTOP 'S Bit 3= Framing error Reset State Counter ************************************
F88 F89 F89 F89 F89 F89 F89 F89 F88 F8A F8A F8A F8A	B A7 B 74 F E0 1 A7 5 74 0A A74 57 A 67 E0 57 E0 57 E0 67 E0 67 E0 67 E0 67 E0 67 E0	20 20 04 20 02 04 20 08 02 08 02 08 02	04 0C 04 0C	09 F'7	* STATE5 ISO BADPAR * IS1 OUTPAR * STATE7 ISSTOP ******* *	odd pa BTJJZP OR JMP Contin BTJZP INC OR RETS BTJOP OR CLR RETS ****** TRANS TRANS JMP JMP JMP	<pre>%BIT5,POR %BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER %BIT2,BIT %BIT5,POR %BIT5,POR %BIT3,BIT STATER ************************************</pre>	<pre>PAR, IS1 Out if both parities 0? TTA,OUTPAR 'S Bit 5= Parity error 'ities both =1 TTA, BADPAR Reset State Counter 'S Set 'Word ready' bit Stop bit = 1? TTA, ISSTOP 'S Bit 3= Framing error Reset State Counter ************************************</pre>
F88 F89 F89 F89 F89 F89 F89 F89 F88 F8A F8A F8A F8A	B A7 74 F E0 1 A75 74 0A A A6 74 0A BF 24 0A E00 57 9 E0	20 20 04 20 02 04 20 08 02 08 02 08 02	04 0C 04 0C	09 F'7	* STATE5 ISO BADPAR * IS1 OUTPAR * STATE7 ISSTOP ******* *	odd pa BTJJZP OR JMP Contin BTJZP INC OR RETS BTJOP OR CLR RETS ****** TRANS TRANS JMP JMP	<pre>%BIT5,POR %BIT5,POR %BIT5,BIT OUTPAR nue if par %BIT5,POR STATER %BIT2,BIT %BIT5,POR %BIT3,BIT STATER ************************************</pre>	<pre>PAR, IS1 Out if both parities 0? TA,OUTPAR 'S Bit 5= Parity error 'ities both =1 TA,BADPAR Reset State Counter 'S Set 'Word ready' bit Stop bit = 1? TA,ISSTOP 'S Bit 3= Framing error Reset State Counter '************************************</pre>

					*				
F8AF F8B1			71		* *	CLR CALL	TXTABL @FIRST	Lo bu	itialize table pointer ad the first byte into ffer nd out a Start bit
F8B4 F8B7					STATEB	ANDP MOV	%#BIT3,PO %8,TXCNT	RTE 8	
F8BA F8BD F8BF	D3		0B		*	AND INC RETS	%#BITO,TX STATET	PAF	
F8C0	45	0A	0B		STATEC *	XOR	TXBUF, TXP	AR	Build up Parity bit Send a 1 or a 0?
F8C3 F8C7 F8CA F8CC	A4 E0	08 03	06	05	TRANSO	BTJZ ORP JMP ANDP	NXTBIT	тв	
F8CF F8D1	DC	0A			NXTBIT	RR DJNZ	TXBUF TXCNT,OUT		Point to the next bit Are all 8 bits done yet?
F8D4 F8D6		03			OUTC *	INC RETS	STATET		Output stop bits next
F8D7 F8DB F8DE F8E0 F8E3 F8E5	A4 E0 A3 D3	08 03 F7	06	05	PARTYO OUTD	Output odd pa BTJZ ORP JMP ANDP INC RETS	arity) %BITO,TXP %BIT3,POR OUTD	AR, TB	y (use BTJO for PARTYO Output a 1 bit Output a 0 bit Output stop bit next
F8E6 F8E9					* STATEE *	ORP MOV	<pre>%BIT3,POR' %1,STATET</pre>		Send out a stop bit Send out start bit next
F8EC	74	01	0C		*	OR	%BITO,BIT	S	Go to TX routine every other interrupt
F8EF	D3	09			*	INC	TXTABL		Point to next byte from table
F8F1	32	09			FIRST *	MOV	TXTABL,B		Setup output table pointer
F8F3 F8F6 F8F9 F8FB	72 2D	01 FF			*	LDA MOV CMP JNE	@STRING(B %1,STATET %>FF,A NEWTX		Get value from table Output Start bit next FF = end of string Jump if not end of string
F8FD	74	10	0C		*	OR	%BIT4,BIT	S	End of text string, set bit
F900 F903			0C		*	AND DEC	%#BIT1,BI STATET	ΤS	
F905 F907		0A			NEWTX	MOV RETS	A,TXBUF		Store new byte

				* * * * * * * *	*****	* * * * * * *	* * * * * * * * * * * * * * * * * * * *
F914 41 F918 53 F91C 56	5 46 9 4A D 4E 1 52 6 55	47 4B 4F 53 57	48 4C 50 54 58	*	This t 'ABC	ext str DEFGHIJI	ing could be in RAM or ROM KLMNOPQRSTVUWXYZ1234567890'
F920 59 F924 33 F928 3 F92C F1	3 34 7 38	35			BYTE	>ff	End of string byte
F92D				* INTER1 *	EQU	\$	External interrupts vectors
F92D 01	В			INTER3	RETI		Not used in this program
FFF8 FFF8 21 FFFC 21					AORG DATA	>FFFE-(INTER3,	(3*2) ,INTER2,INTER1,START
1110 21					END		

NO ERRORS, NO WARNINGS

9.3.3 Hardware UART (TMS70x2)

P26

The main portions of the serial port are the receiver (RX), transmitter (TX), and timer (T3). The complete functional definition of the serial port is configured by the user program. A set of control words must first be sent out to configure the serial port. For more information about the serial port, see Section 3.

The serial port is controlled and accessed through registers in the Peripheral File. The registers associated with the serial port are shown in Table 9-8.

REGI	STER	NAME	ТҮРЕ	FUNCTION
TMS70Cx2	TMS70x2	NAIVIE		FUNCTION
P20	P17	SMODE	FIRST WRITE	Serial Port Mode
P21	P17	SCTLO	READ/WRITE [†]	Serial Port Control 0
P22	P17	SSTAT	READ	Serial Port Status
P23	P20	T3DATA	READ/WRITE	Timer 3 Data
P24	P24 P21		READ/WRITE	Serial Port Control 1
P25			READ	Receiver Buffer

WRITE

Table 9-8. Serial Port Control Registers

† Write only for TMS70x2 devices

P23

The hardware serial port program is divided into three sections:

TXBUF

- 1) The initialization section
- 2) The transmitter section
- 3) The receiver section

The transmitter and the receiver sections are in the serial-port interrupt service routine. The main body of the program follows the initialization section and runs between interrupts.

Transmission Buffer

9.3.3.1 Initialization

The program first initializes all registers, starting with the interrupt control registers IOCNT0 and IOCNT1. The stack pointer is set and output ports A and B are initialized.

Next, the serial port registers are set up. The first write operation to PF location P17 immediately following a reset accesses the SMODE register. All subsequent writes to P17 access the control register SCTL0. If the condition of P17 is unknown, then writing a single 0 to P17 will cause the register to be SCTL0. The program can then reset the serial port by writing a 1 to the UR bit in SCTL0.

Finally, the serial port timer is started and the interrupts are enabled. The processor then waits for the timer interrupt to service the serial port. Faster baud rates allow less time for the main program to run, since it only runs between the interrupts.

INT4 is dedicated to the serial port. Three sources can generate an interrupt through INT4: the transmitter (TX), the receiver (RX), and Timer 3 (T3). The serial port can be driven by Timer 3 or external baud rate generator. The Timer 3 interrupt function is usually disabled when using the UART because the timer will interrupt 16 times for every bit or about 160 times per byte. In this HWUART program, the T3 interrupt is disabled and the internal Timer 3 is chosen as the serial clock.

9.3.3.2 Transmitter

When the program enters the serial port interrupt routine, it determines if the transmitter or receiver caused the interrupt. If the interrupt occurred because the transmitter is empty, then the program takes the next byte in the transmitter table and places it in the transmitter buffer. The first byte of the transmitter data contains the total number of bytes in the string. If the index is zero, the program places this byte count into the index register instead of transmitting it. This is an alternate method to the software UART's example of ending the string with a unique character.

9.3.3.3 Receiver

If the receiver causes an interrupt and no errors exist, then the program takes the value in the receiver buffer and places it into a receiver table. After the character is placed into the table, the character counter at the beginning of the table is updated. The main program must take this data and reset the character count before the RAM buffer becomes full. This is an alternate method to the software UART's example of putting the value in a register and setting a flag for the main program.

9.3.3.4 Error Conditions

If the program detects an error condition in the serial port Status Register, then the program sets a bit in RAM for the main program body to detect. When the main program detects this error bit, it looks at SSTAT to determine the cause of the error and takes action (if necessary). The main program may cause the byte to be retransmitted, if necessary.

9.3.3.5 Baud Rates

0000

0004

0005

0006

0011

0014

0015

0016

0017

The baud rate generated by Timer 3 is user-programmable and is determined by the value of the 2-bit prescaler and the 8-bit timer reload register. The serial port discussion in Section 3 provides a table of common baud-rate values.

9.3.3.6 RS-232-C Interface

The RS-232-C interface consists of SN75188 line drivers and SN75189A line receivers as shown Figure 9-7. This is the same interface circuit used in the software example. Port A5 (input) of the TMS70x2 is used for all data receptions, and Port B3 (output) is used for all data transmissions.

9.3.3.7 Hardware UART Routines

*

TDT 'HWUART'

* This program uses the onboard UART to simulta-* neously transmit and receive characters. * Characters for transmitting are placed starting * at TTABLE with the first byte equal to the * string byte count. The received bytes are * stored in the table RTABLE with the beginning * byte equal to the characters received. * Peripheral Register Definition TMS7042 _________ ΡO IOCNTO EQU Interrupts and mode control PORTA EQU Р4 Port A - UART input ADDR EÕU Р5 Port A direction PORTB EQU Р6 Port B - UART output IOCNT1 EQU 0010 P16 Interrupt 4,5 control SMODE EQU P17 Serial port mode 0011 P17 Serial port control 0 SCTLO EQU Serial port control status Timer 3 data Serial port control 1 0011 SSTAT EQU P17 T3DATA EQU P20 SCTL1 EQU P21 EÕU P22 Receiver buffer RXBUF TXBUF EQU P23 Transmitter buffer

	*	Dofini							
* Register Definition									
0005 0006 0007 0008	POINTR EQU POINTT EQU POINTC EQU BITS EQU *	R6 R7	Pointer into receiver table Number of bytes ready to send Transmitter chars send so far Store random conditional bits here						
001E	RTABLE EQU *	030	Beginning of receiver table						
0001 0002 0004 0008 0010 0020 0040 0080	BITO EQU BIT1 EQU BIT2 EQU BIT3 EQU BIT4 EQU BIT5 EQU BIT6 EQU BIT7 EQU	2 4 8 16 32 64	Bit constants to make code more readable						
	*								
F006 F006 06	AOR START DIN *		Disable interrupts						
F007 A2 2A 00	* MOV *	P %>2A	(precaution) ,IOCNTO Single chip, clear INT flags						
F00A A2 03 10	* MOV	′P %>03	Disable I1, I2, I3 ,IOCNT1 Clear INT4 flag and enable INT4						
F00D 52 60	MOV		,В						
F00F 0D F010 A2 FB 05	LDS MOV		Initialize stack pointer T2,ADDR Set A2 = input others are output						
F013 A2 08 06	* MOV	P %BIT	3,PORTB Enable TX by setting B3 = 1						
F016 A2 00 11	* MOV	′P %>00	,P17 Make sure P17 points to SCTLO						
F019 A2 40 11	* MOV	P %BIT	6,SCTLO Reset the UART via the UR bit						
F01C A2 7E 11	MOV	P %?01	111110,SMODE						
F01F A2 15 11	* * * * MOV	'P %>15	One stop bit, communi- cations mode, even parity, 8 bits, Asynchronous mode, Motorola ,SCTLO Clear the serial port						
	*		reset bit						

F022	A2	00	15	* *	the tr	ansmitter an	
F025				*		· · ·	is off Use internal CLK, reset
1025	Π2	CU	тJ	*	MOVE	\$/C0,5C111	T3FLAG
				*			Disable T3 interrupt and set PS= 0
F028	A2	67	14	*	MOVP	%103 , T3DATA	Set timer at 1200 baud (5 MHz)
F02B	05			-14	EINT		Enable maskable
F02C	D5	07		* SETUP *	CLR	POINTC	interrupt Clear bytes transmitted count
F02E F030						POINTT POINTR	Clear bytes to transmit Clear bytes received
1050	5	05		*	CHK	IOINIK	count
				*			
				*** Ma *	ain bod	y of program	n goes here
				*** Ma * Pi	ain bod	y finds and	corrects serial port checking Bit 0 of
						nd SSTAT.	checking bit 0 of
				* II	ITERRUP	T 4 SERVICE	ROUTINE
下 つ 3 つ	70	20		*			
rusz	AO	38	11	02INTER4	l BTJOP	%>38,SSTAT,	ERROR
			11	02INTER4 *			ERROR Was there an error?
F036 F038	ΕO	03 01	08		JMP	%>38,SSTAT, SAVEIT %BITO,BITS	Was there an error?
F036	ΕO	03 01		* ERROR *	JMP	SAVEIT	Was there an error? Set an error bit for main program to find
F036	E0 74	03 01	08	* ERROR * *	JMP	SAVEIT %BITO,BITS	Was there an error? Set an error bit for main program to find and continue
F036 F038 F03B F03C	E0 74 B8 C8	03 01 t	08 the	* ERROR * * SAVEII	JMP OR PUSH PUSH	SAVEIT %BITO,BITS A B	Was there an error? Set an error bit for main program to find and continue Save register A
F036 F038 F03B	E0 74 B8 C8	03 01 t	08 the	* ERROR * SAVEIT	JMP OR PUSH PUSH BTJZP	SAVEIT %BITO,BITS A B %BIT1,SSTAT	Was there an error? Set an error bit for main program to find and continue Save register A
F036 F038 F03B F03C	E0 74 B8 C8 A7	03 01 t	08 the	* ERROR * SAVEIT 12 * RXCV	JMP OR PUSH PUSH BTJZP	SAVEIT %BITO,BITS A B %BIT1,SSTAT	Was there an error? Set an error bit for main program to find and continue Save register A C.TXOUT se interrupt? Get receiver table
F036 F038 F03B F03C F03D	E0 74 B8 C8 A7 D3	03 01 t 02 05	08 the	* ERROR * SAVEIT	JMP OR PUSH PUSH BTJZP Did r	SAVEIT %BITO,BITS A %BIT1,SSTAT eceiver caus POINTR	Was there an error? Set an error bit for main program to find and continue Save register A C.TXOUT Se interrupt? Get receiver table ponter
F036 F038 F03C F03C F03D F041 F043	E0 74 B8 C8 A7 D3 7D	03 01 t 02 05 1E	08 the	* ERROR * SAVEIT 12 * RXCV	JMP OR PUSH PUSH BTJZP Did r INC CMP	SAVEIT %BITO,BITS A %BIT1,SSTAT eceiver caus POINTR %30,POINTR	Was there an error? Set an error bit for main program to find and continue Save register A C.TXOUT Se interrupt? Get receiver table ponter Is receiver table full yet?
F036 F038 F03C F03C F03D F041 F043 F046	E0 74 B8 C8 A7 D3 7D E3	03 01 t 02 05 1E 0B	08 the	* ERROR * SAVEIT 12 * RXCV	JMP OR PUSH BTJZP Did r INC CMP JHS	SAVEIT %BITO,BITS A B %BIT1,SSTAT eceiver caus POINTR %30,POINTR TXOUT	Was there an error? Set an error bit for main program to find and continue Save register A C.TXOUT Se interrupt? Get receiver table ponter Is receiver table full yet? get out of routine if so
F036 F038 F03C F03C F03D F041 F043	E0 74 B8 C8 A7 D3 7D E3 32	03 01 02 05 1E 0B 05	08 the	* ERROR * SAVEIT 12 * RXCV * * SKIP1	JMP OR PUSH PUSH BTJZP Did r INC CMP	SAVEIT %BITO,BITS A %BIT1,SSTAT eceiver caus POINTR %30,POINTR	Was there an error? Set an error bit for main program to find and continue Save register A C.TXOUT Get receiver table ponter Is receiver table full yet? get out of routine if so Get index value Put received character
F036 F038 F03C F03D F041 F043 F046 F048	E0 74 B8 C8 A7 D3 7D E3 32 80	03 01 02 05 1E 0B 05 16	08 che 11 05	* ERROR * SAVEIT 12 * RXCV * *	JMP OR PUSH BTJZP Did r INC CMP JHS MOV MOVP	SAVEIT %BITO,BITS A B %BIT1,SSTAT eceiver caus POINTR %30,POINTR TXOUT POINTR,B RXBUF,A	Was there an error? Set an error bit for main program to find and continue Save register A C.TXOUT Se interrupt? Get receiver table ponter Is receiver table full yet? get out of routine if so Get index value Put received character in Register A
F036 F038 F03C F03D F041 F043 F046 F048 F04A	E0 74 B8 C8 A7 D3 7D E3 32 80 AB	03 01 02 05 1E 0B 05 16	08 che 11 05	* ERROR * SAVEIT 12 * RXCV * * SKIP1	JMP OR PUSH BTJZP Did r INC CMP JHS MOV	SAVEIT %BITO,BITS A B %BIT1,SSTAT eceiver caus POINTR %30,POINTR TXOUT POINTR,B	Was there an error? Set an error bit for main program to find and continue Save register A C.TXOUT Get receiver table ponter Is receiver table full yet? get out of routine if so Get index value Put received character

9-27

		P %BITO,SSTAT XMIT cause in	
	XMIT CMP	POINTT, POIN	
F05A E3 11 F05C D3 07 F05E 32 07	"JHS INC MOV	OUTI4 POINTC POINTC,B	Is the table finished? Jump if finished Point to the next index Get transmit table pointer
	SKIPO LDA	@TTABLE(B)	Load value from TX
F063 5D 00 F065 E6 04 F067 D0 06 F069 E0 02 F06B 82 17 0	CMP JNE MOV JMP OUTPUT MOVP	%0,B OUTPUT A,POINTT OUTI4 A,TXBUF	table Is this the byte count? If not, output the byte If so, put into pointer Put data into transmitter
,	*	2	
F06D C9 (F06E B9 F06F 0B	OUTI4 POP POP RETI	B A	Restore registers
r06r 0B *	RETI		Return to main program
F070 1A T'	TABLE BYTE	26	Text can be either in ROM or RAM registers
F071 41 42 43 44 F075 45 46 47 48 F079 49 4A 4B 4C F07D 4D 4E 4F 50 F081 51 52 53 54 F085 55 56 57 58 F089 59 5A * *	TEXT	'ABCDEFGHIJK	KLMNOPQRSTUVWXYZ'
FFF6 *	AORG	-(4+1)*2	Set up 4 vectors =interrupts
FFF6 F032 F006 FFFA F006 F006 FFFE F006	DATA	INTER4, STARI	S, START, START, START
NO ERRORS, NO WAR			

9.4 The Status Register

The Status Register contains four status bits that provide conditional execution for a variety of arithmetic and logical tasks. The carry (C), negative (N), zero (Z), and interrupt enable (I) flags occupy bits 7-4 of the Status Register. The C, N, and Z bits are affected by most instructions. The global interrupt enable (I) bit is affected by the EINT, DINT, and POP ST instructions.

Med	7	6	5	4	3	2	1	0	LSP
	С	Ν	Z	. 1	F	TUR	EU	SE	

Figure 9-9. Status Register

Section 9.4.1 describes the way in which the compare instructions can be used to create the necessary status conditions for either a logical-type (unsigned) or arithmetic-type (signed) jump instruction. In Section 9.4.2 describes the effects of addition and subtraction on the Status Register for both signed and unsigned systems. Finally, Section 9.4.3 describes how SWAP and the rotation instructions (RR, RRC, RL, and RLC) can be used to clear, set, shift, or test the various status bits as required.

9.4.1 Compare and Jump Instructions

The compare instructions, CMP and CMPA, affect the C, N, and Z bits in the Status Register by subtracting a source operand (S) from a destination operand (d). Destination and source may be misnomers in this case, because the result of (d) - (s) is not stored; however, the status bits are set according to the result of the subtraction.

- C Serves as a "no-borrow" bit. If (d) is greater than or equal to (s), then there is no borrow and C is set to 1. C is set to 0 if (d) is less than (s).
- N Is set to the same value as the MSb of the result. For 2's complement (signed) systems, N = 1 indicates a negative number, and N = 0 indicates a positive number.
- **Z** Is set to 1 if the source is equal to the destination [(d) = (s)].

The CMP instruction uses the contents of a register (Rn) as the destination operand, and either an immediate operand or the contents of another Rn as the source operand. The CMPA instruction uses the contents of Register A as the destination operand and one of the extended addressing modes (Direct, Register File Indirect, or Indexed) generates the source operand. Table 9-9 illustrates the limits of both signed and unsigned systems by listing the status bits affected for various source and destination operands substituted into the (d) - (s) expression.

SOURCE	DESTINATION	D-S	С	Ν	Ζ		INSTRUC	TIONS	THAT WI	LL JUM	P
FF	00	01	0	0	0	JL	JNC	JNE	JNZ	JP	JPZ
00	FF	FF	1	1	0	JHS	JC	JNE	JNZ	JN	
00	7F	7F	1	0	0	JHS	JC	JNE	JNZ	JP	JPZ
81	00	7F	0	0	0	JL	JNC	JNE	JNZ	JP	JPZ
00	81	81	1	1	0	JHS	JC	JNE	JNZ	JN	
80	00	80	0	1	0	JL	JNC	JNE	JNZ	JN	
00	80	80	1	1	0	JHS	JC	JNE	JNZ	JN	
7F	80	01	1	0	0	JHS	JC	JNE	JNZ	JP	JPZ
80	7F	FF	0	1	0	JL	JNC	JNE	JNZ	JN	
7F	7F	00	1	0	1	JHS	JC	JEQ	JZ	JPZ	
7F	00	81	0	1	0	JL	JNC	JNE	JNZ	JN	

Table 9-9. Compare Instruction Examples: Status Bit Values

Since the compare instructions do not alter the source and destination operands, these instructions can be executed before a conditional jump instruction to test for a particular relationship between the source and destination operands. Table 9-10 lists the necessary status bit conditions for each of the conditional jump instructions.

 Table 9-10.
 Status Bit Values for Conditional Jump Instructions

MNEMONIC	INSTRUCTION	CONDITION ON WHICH JUMP	STATUS BIT VALUES FOR JUMP:			
		IS TAKEN	С	N	Z	
JC/JHS	Jump If Carry/Jump If Higher or Same	(d) unsigned >= (s)	1	X	х	
JNC/JL	Jump If No Carry/Jump If Lower	(d)unsigned<(s)	0	Х	X	
JZ/JEQ	Jump If Zero/Jump If Equal	(d) = (s)	X	Х	1	
JNZ/JNE	Jump If Non-zero/Jump If Not Equal	(d) ≠ (s)	X	x	0	
JP	Jump If Positive	(d) - (s) = pos #	X	0	0	
JN	Jump If Negative	(d) - (s) = neg #	X	1	Х	
JPZ	Jump If Positive or Zero	(d) - (s) = pos # or 0	X	0	1	

Note: X = Don't Care

9.4.2 Addition and Subtraction Instructions

The TMS7000 instruction set supports both single and multi-precision addition and subtraction for either binary or BCD, signed (2's complement) or unsigned data.

The following example illustrates 32-bit addition with the ADD and ADC instructions:

ADD	R30,R120
ADC	R29,R119
ADC	R28,R118
ADC	R27,R117

Since no initial carry-in is desired, the first instruction is ADD. The ADC instruction is then executed three times in succession to transfer the carry through all 32 bits.

The following example illustrates 24-bit subtraction with the SUB and SBB instructions:

SUB	R4,R127
SBB	R3, R126
SBB	R2,R125

Since no initial borrow-in is desired, the first instruction is SUB. The SBB instruction is then executed twice in succession to achieve the 24-bit result.

9.4.3 Swap and Rotation Instructions

Figure 9-10 illustrates the rotation operations performed by the four rotation instructions Rotate Right (RR), Rotate Right Through Carry (RRC), Rotate Left (RL), and Rotate Left Through Carry (RLC), and the SWAP instruction. SWAP executes the equivalent of four consecutive RL instructions, setting the C bit in the Status Register equal to bit 4 of the original operand or bit 0 (LSb) of the result.




Figure 9-10. Swap and Rotation Operations

9.5 Stack Operations

The stack is located in RAM and can be tailored to your needs. One powerful application of the stack is the establishment of tables. For example, Figure 9-11 illustrates a dispatch table with an interpretive program counter (IPC). An IPC is used in some high level languages, such as Pascal, to give the proper execution sequence. The IPC can be contained in any register; it points to an interpretive pseudo code (pcode) byte that in turn specifies one of 256 dispatch routines. The overall effect of this function is that a program can execute one of a large number of different routines depending on a single value stored in a register. Two separate 256-byte sections are required for the high and low address bytes of each dispatch routine. The first entry of each section (ROV0) corresponds to pcode=0, and the second entry (ROV1) to PCODE=1, etc.

IPC	DECD MOV LDA PUSH LDA	R3 *IPC IPC A,B @DTABLE(B) A @DTABLE+256(B) A	Interpretive Program Counter Get the input code, range=0-255 Point to the next input code PCODE Index Register Lookup Address MSB Put MSB on stack Lookup Address LSB Put LSB on stack Jump to the Address on the stack
DTABLE	BYTE	ROV0/256 ROV1/256	Beginning of MSB table
*	BYTE	ROV255/256	LSB table starts here
	BYTE BYTE	ROVO ROV1	Warning messages may appear here, but they don't affect results
	BYTE	ROV255-(ROV255,	/256*256) No warning message here

Figure 9-11. A Dispatch Table with an Interpretive Program Counter (IPC)

Note that the assembler expressions have 16-bit values. For those instructions requiring an 8-bit operand, the expression is truncated to the least significant 8 bits. This may produce a warning message, but the value will be correct. Thus, the following instructions place byte values >AA, >55, and >55 at memory locations >8000, >8001, and >8002, respectively:

	AA55	LABEL	EQU	>AA55	
8000			AÕRG	>8000	
8000	AA55		DATA	LABEL	16-bit word
		*			LSB only
8002	55		\mathbf{BYTE}	LABEL-(I	LABEL/256*256)

The most significant byte (MSB) of an expression can be obtained by dividing the value by $256 (2^8)$ as shown below:

	AA55	LABEL	EQU	>AA55	
8000				>8000	
8000	AA55		DATA	LABEL	
8002	AA		BYTE	LABEL/256	MSB only

9.6 Subroutine Instructions

Two instructions, CALL and TRAP, can invoke subroutines. TRAP is a one byte subroutine call. Both instructions save the current value of the Program Counter (PC) on the stack before transferring control to the subroutine. Since the return address is stored on the stack, subroutines can be easily nested. The two instructions differ only in the way in which the subroutine address is determined and in the amount of program memory required for execution.

The CALL instruction uses the Extended Addressing modes (Direct, Register File Indirect, and Indexed) to specify the subroutine address. This permits simple calls with a fully specified address as well as more complex calls with a calculated address. Of the two types of instructions, the CALL instruction requires more program memory than the TRAP instructions. For example:

CALL @BITTEST

requires three bytes of memory – one byte for the opcode and two bytes for the subroutine address. If the subroutine is called six times, 18 bytes are necessary to implement the CALLs. The equivalent task for the TRAP instruction requires only 8 bytes for six successive uses of the same TRAP, since only the opcode byte is necessary after the first use. Six of these 8 bytes are the TRAP opcodes and the other two bytes are the trap vector. The first use of the TRAP instruction requires one opcode byte plus the two bytes of the subroutine address which are located in the Trap Table. Each subsequent use requires only one more byte, compared to three bytes for each CALL. All the trap vectors are stored at the end of memory with the most significant byte of the trap subroutine stored in the lower numbered location. The exact address where the trap vector (which is the trap subroutine address) is stored is derived from the following formula.

LSB of Address which contains the TRAP subroutine address = >FFFF - 2 x N where N is the TRAP number.

MSB of address = LSB - 1

The TRAP instructions (TRAPs 4-23) provide the most efficient means of invoking subroutines. Figure 9-12 shows a subroutine call generated by a TRAP instruction.

(Main Program) TRAP 4 (More Main Program) • BR MAINPR BITTEST EQU \$ (Subroutine Body) RETS • AORG >FFF6 Trap 4 vector DATA BITTEST . .

Figure 9-12. Example of a Subroutine Call by Means of a TRAP Instruction

The Return from Subroutine (RETS) instruction should be executed to pop the PC from the stack and restore program control to the instruction immediately following the CALL or TRAP instruction.

9.7 Multiplication and Shifting

The MPY instruction performs an 8-bit by 8-bit multiply and stores the 16-bit result in Registers A and B. The most significant byte (MSB) of the result is in Register A, and the least significant byte (LSB) is in Register B. The MPY instruction can also be used to perform multi-bit right or left shifts by using an immediate operand as the multiplier. For example:

MPY %8,B

The preceding example multiplies the value of Register B by 8. After the instruction executes, Register B contains the previous value left-shifted three bits $(2^3 = 8)$ with no fill bits. Register A contains the previous value's most significant three bits which produces a value equivalent to shifting the previous value right five bits (8 - 3 = 5) with no fill bits. Using this method, it is possible to shift any 8-bit value left or right up to 8 bits. In many cases this is faster than the rotate instructions and almost always takes less program bytes. If the word only needs to be shifted one or two places then the rotate instructions may take less execution time. Table 9-11 lists the number of bits right- or left-shifted for a range of immediate multipliers.

Table 9-11. Multi-Bit Right or Left Shifts by Immediate Multiply

IMMEDIATE MULTIPLIER	BITS RIGHT SHIFTED	BITS LEFT SHIFTED
2	7	1
4	· · 6	2
8	5	3
16	4	4
32	3	5
64	2	6
128	1	7

Multi-precision multiplications can be easily executed by breaking the multiplier and the multiplicand into scaled 8-bit quantities, as shown in the examples at the end of this section.

9.8 The Branch Instruction

The branch instruction (BR) unconditionally transfers program control to any desired location in the 64K byte memory space. BR supports direct, indexed, and indirect addressing:

- Direct addressing is used for simple GOTO programming.
- Indexed addressing allows table branches. This indexed branch technique is similar to the Pascal CASE statement. Program control is transferred to location CASE0 if the input is 0, to CASE1 if it is a 1, etc. This transferring method can implement up to 85 different cases. In the example below, indexed addressing is used to access a relative branch table:

JTABLE *	MOVP	P4,A	Get data from A port (value < 85)
	ADD ADD	А,В А,В	Add twice to triple value Multiply it by 3
*	BR	@CTABLE(B)	(BR is 3 bytes long) Branch according to the A port value * 2
*	•		
CTABLE	BR BR BR	@CASEO @CASE1 @CASE2	If P4 = 0 do this branch If P4 = 1 do this branch If P4 = 2 do this branch
*			

- The branch instruction can also be used with indirect addressing in order to branch to a computed address. For example, suppose that a computed branch address has been constructed in R19 and R20. The desired program control transfer is made by:
 - BR *R20

9.9 Interrupts

The number of interrupts and the hardware configuration for a TMS7000 family device are specified in Sections 2 and 3. The TMS7020, for example, has three interrupts in addition to RESET.

RESET and the interrupts are vectored through predetermined memory locations. RESET uses the TRAP 0 vector which is stored at memory locations >FFFE and >FFFF. The interrupts also use the TRAP vector table with $\overline{INT1}$ using the TRAP 1 vector, etc. Thus, the TRAP 2 instruction involves the same code as the interrupt INT2.

The interrupts differ from the TRAPs; they push the Status Register value on the stack, clear the interrupt enable bit in the Status Register, and reset the corresponding interrupt flag bit. Thus the EINT instruction must be used if nested interrupts are desired. The return from interrupt (RETI) instruction restores the Status Register and the Program Counter, re-enabling interrupts.

Many interrupt service routines alter the status of key registers such as Registers A and B. These routines should use the stack to restore the machine state to the desired value. For example, the following interrupt routine performs an I/O driven table look-up. Registers A and B are used, but their values are saved and restored:

	PUSH PUSH	A B	Store Registers A and B on stack
			Cat input from Daut D
			Get input from Port A
)Do a table lookup to get new value
		Α,Ρ6	Output new value on Port B
	POP	В	Restore Registers A and B in the
	POP	A	reverse order that they were put
*			on
	RETI		Back to main program

All interrupts are usually disabled during an interrupt service routine. If it is necessary for an interrupt to occur while the processor is servicing another interrupt, then the global interrupt enable bit should be set to 1 by the interrupt service routine. The number of interrupts that can be serviced at any one time is determined by the size of the stack, which is also the internal RAM size (the stack resides in the Register File). Since other registers and data will most probably share the same space, the stack size is usually much less. When nesting interrupts, great care must be taken to avoid corrupting the data in the registers used by the most recent routine. If INT1 interrupts an ongoing INT1 service routine, then the registers used by the INT1 routine are used in two different contexts. If provisions are not made for these situations, such as disabling all interrupts at critical times, then data errors will occur.

Sometimes a program contains distinct portions that require different responses to the same interrupt call. Since the interrupt vector is always set in nonchangeable ROM, another method must be used to change the vector for each part. One method for accomplishing this is to store a second vector in a RAM register pair and allow the first instruction in the interrupt routine execute an indirect branch on that register.

* Program to demonstrate multiple interrupt service * routine locations. * Main Program * Put INT1 service routine MOVD %SERVIC,R127 EINT address in register IDLE Turn on and wait for * interrupts MOVD %SERVI2,R127 Change INT1 routine to * SERVÍ2 ٠ * * First Interrupt 1 Service Routine SERVIC PUSH A PUSH B Beginning of the INT1 service routine for this part of the program * • . \mathbf{r} * Second Interrupt 1 Service Routine SERVI2 PUSH A Start of another interrupt DEC R4 1 service routine . . * The entire INT1 service INT1 BR *R127 routine tranfers control * * to the address which is * in R127 and R126 * * Interrupt vector table at end of memory AORG >FFFC Address of Interrupt 1 DATA INT1 * service routine DATA >F806 Reset vector start of * program

9.10 Write-Only Registers

Certain TMS70xx peripheral registers are write-only registers, which means that the program cannot directly ascertain the contents of the register. Table 9-12 lists write-only registers.

REGISTER	LOCATION	FUNCTION	REGISTER	LOCATION	FUNCTION
IOCNT0	PO	Current mode	IOCNT1	P16	Interrupts
T1 DATA	P2	Timer 1 latch	T1CTL	P3	Timer 1 control
T2DATA	P18	Timer 2 latch	T2CTL	P19	Timer 2 control
T3DATA	P20	Timer 3 latch	SCTLO	P17	Serial port
SMODE	P17	Serial port	TXBUF	P23	Transmit buffer

Table 9-12. Write-Only Registers

Problems may arise using some instructions with these write-only registers because most have a separate read-only function at the same address. An error may occur when you execute an instruction that reads the register, modifies the value and then writes back to the register. These instructions are ANDP, ORP, XORP. For instance, the program cannot turn on the timer by ORing a 1 to the timer Start bit, because the instruction will read the capture latch, set the MSb to 1, and then write this value to the timer control register. Unfortunately, this will change the prescaler and the timer may wait forever for a nonexistent external clock source.

The solution to this problem involves **image registers** which store the contents of a write-only register. An image register is a RAM register set aside to contain the value of a particular register. Whenever the write-only PF register must be changed, the program first fetches its image register, changes it, and then writes the image register to the peripheral register. This way, the image register always contains the value of the peripheral register. The following code using an image register could be used to turn on the timer start bit.

*	OR	%>80,T1CTLI	Turn on start bit of timer control
		T1CTLI,A	
*	MOVP	A,T1CTL	Move the image register to the Peripheral File

9.11 Sample Routines

The following sections contain sample routines to show the various ways the TMS7000 handles common software tasks. Actual programs usually contain a combination of simple routines such as these along with custom routines tailored to the applications.

9.11.1 Clear RAM

This routine clears all the internal RAM registers. It can be used at the beginning of a program to initialize the RAM to a known value.

Register A B	Н		alization value RAM
*	AORG	>F006	
CLEAR *	MOV CLR	%126,B A	Number of register to clear - 2 Load the initialization value of zero
LOOP *	STA	@2(B)	Clear the location indexed by B + 2
	DJNZ	B,LOOP	Loop until all RAM is cleared

9.11.2 RAM Self Test

This routine performs a simple alternating 0/1 test on the RAM. The RAM is tested by writing a >AA, >55 pattern to the entire RAM and then checking the RAM for this pattern. The inverted pattern is then written to RAM and rechecked. Finally, the entire RAM is cleared. If an error is found, a bit is set in a flag register.

Register A B Rn FLAG	>	fore No (X (X	After After Error Error 0 ? 0 ? 0 ? 0 ? 0 Bit 0 = 1
Passing o Registers Ending d	affected	All registers	rs = 0 AG = 1 if error was found
* * * * * * *	* * * * * * *	* * * * * * * * * *	************
FILLR *	MOV MOV	%>FD,B	Set RAM start address - 2 (don't change register A or B)
FILL1	STA RR DJNZ	@2(B) A B,FILL1	Fill RAM with AA 55 pattern Change from 55 to AA to 55 Fill the entire RAM with this
*	RR MOV	A %>FD,B	pattern Change to beginning number Refresh index
COMPAR	CMPA JNE RR DJNZ	@2(B) ERROR A B,COMPAR	
*	TSTA JN	FILLR	Is Reg A now 55, AA or 00? =AA, change to opposite pattern
FILLO	JZ CLR	EXIT A	=00, finished now get out =55, clear the RAM now
*	JMP	FILLR	Repeat the fill and check routine
ERROR *	OR	%1,FLAG	Set bit 0 in the flag register
EXIT	EQU	\$	Continue program here

9-41

9.11.3 ROM Checksum

This routine checks the integrity of the ROM by performing a checksum on the entire ROM. All ROM bytes from >F008 to >FFFF are added together in a 16-bit word. This sum is checked against the value at the beginning of the ROM (>F006,>F007). If the values don't match, then an error has occured and a bit is set in a register.

Register A B R2 R3 R4 R5 R6 R7		(X ? (X ? (X C (X ? (X ? (X ?)	>FF	After Error ?? CHKSUM MSB CHKSUM LSB >F0 >07 >FF >FF
FLAG	>	KX E	Bit 1 = 0	Bit 1 = 1
******			*****	* * * * * * * * * * * * * * * * * * * *
*	AORG DATA	>F006 CHECKS		ct checksum into ROM tialization program
	MOVD	%>FFFF %>FF7, %>0,R3	,R5Starting a R7 Number of	address (end of memory) bytes to add + 1 ning register
* ADDLOP	LDA ADD ADC	*R5 A,R3 %0,R2	Get ROM by Add to 16	yte -bit sum
*	DECD DECD JC	R5	Decrement	next address byte counter intil byte count goes
	LDA CMP JNE	@>F007 A,R3 ERROR	Compare LS	SB stored to LSB sum bit if different
ERROR EXIT *	LDA CMP JEQ OR EQU	@>F006 A,R2 EXIT %2,FLA \$	Set error AG Set bit 1	SB stored to MSB sum bit if different in the Flag register program here

9.11.4 Binary-to-BCD Conversion

. .

This program converts a 16-bit binary word to a packed 6-nibble value.

Register A B R2 R3 R4 R5	Before XXXX XXXX XXXX BINARY MSB BINARY LSB XXXX		After BCD MSB BCD BCD LSB ZERO ZERO ZERO
*	AORG	>F006	
BN2BCD	CLR CLR CLR	A B R2	Prepare answer registers
LOOP	MOV RLC RLC	%16,R5 R4	Move loop count to register Shift higher binary bit out Carry contains higher bit
*	DAC	B,B	Double the number then add the binary bit
*	DAC	Α,Α	Binary bit (a 1 in carry on 1st time is doubled 16 times).
*	DJNZ	R4,LOOP	Do this 16 times, once for each bit
<i>.</i>	RETS		~ 10

9.11.5 BCD-to-Binary Conversion

Register A B R2 R3 R4 R5	Before XXXX XXXX XXXX BINARY MSB BINARY LSB XXXX		
*	AORG	>F006	
BCD2BN	SWAP CMP JHS	%>F0,A A %10,A ERROR	Store word in R2 Isolate MSB Move to LSB position Is it a valid BCD digit? Goto error routine if not Multiply MSB by 10, results at A,B in binary
	AND CMP JHS ADD	%>0F,R2 %10,A ERROR R2,B	Isolate LSB
*			conversion
ERROR	RETS END		

9.11.6 BCD String Addition

The following subroutine uses the addition instructions to add two multi-digit numbers together. Each of the numbers is a packed BCD string of less than 256 bytes (512 digits) stored at memory locations STR1 and STR2. This routine adds the two strings together and places the result in STR2. The strings must be stored with the most significant byte in the lowest numbered register. The TMS7000 family instruction set favors storing all numbers and addresses with the most significant byte in the lower numbered location.

Register A B R2 STR1 STR2	Befor XXXX XXXX XXXX XXXX XXXX XXXX	 ???? O ???? no change 	
* S	tack mus	Addition Su st have 3 a t: STR2 = S	vailable bytes.
ADDBCD	CLRC		Clear carry bit
LOOP	PUSH	A,R2 @STR2-1(B) ST R2,A	Save status of stack Load current byte Save it in R2 Load next byte of STR2 Restore carry from last add Add decimal bytes Save the carry from this
*	STA DJNZ POP	@STR2-1(B) B,LOOP ST	add Store result Loop until done Restore stack to starting position
*	RETS		Back to calling routine

Notice the use of the Indexed Addressing mode to reference the bytes of the decimal strings. Notice also the need to push the status register between decimal additions, to save the decimal carry bit. Register B is used to keep count of the number of bytes that have been added.

9.11.7 Fast Parity

This routine presents a quick way to determine the parity of a byte. By exclusiving ORing all the bits of the byte together, a single bit will be derived which is the even parity of the word. When exclusive ORing, an even number of 1s will combine to form a 0, leaving either an odd 1 or 0 bit. This routine keeps splitting the byte in half and exclusive ORing the two halves.

	Register A B Carry	Before Target XXXX XXXX		Length of strin	om program g
* STEP	1 bits 7654 XOR ===== xxxx	3210 7654 [MSN ===== ABCD	above] -> AB XOR ===	T E CD AB [MS bits	UBROUTINE O FIND VEN PARITY
* STEP * * *	3		XX	aD > a b XOR a ==== x P	
* * * * * * *	* * * * * * * * * * * *	*****	******	****	****
* * * *	MOV B,A SWAP A XOR B,A MOV A,B RR A RR A XOR B,A MOV A,B RR A XOR B,A RR A XOR B,A RR A RR A RETS	Exclusive answer Duplicate Line up bi 2, 3 of th XOR to get Duplicate Line up bi XOR to get Rotate ans Carry = 0 Carry = 1	the MS ni OR the the nib ts 0, 1 e answe this 2- t 0 wit final wer int = even = odd #	bble with th nibbles to g ble answer of the answer 2-bit answer bit answer h bit 1 even parity o the carry # of 1s	et a nibble er to bits answer bit and bit 7

9.11.8 Overflow and Underflow

An exclusive OR of the C and N bits ANDed with the exclusive OR of the MSbs of the operands can be used as a check for an overflow or underflow for **subtraction** in a signed system (if (C XOR N) AND (MSb1 XOR MSb2) = 1 then out of range).

When **adding** two signed numbers, the test for an out-of-range condition is similar to the subtraction method. When an exclusive OR of the C and N bits ANDed with the inverse of the exclusive OR of the MSbs of the two operands equals one then an overflow or underflow has occurred (if (C XOR N) AND (NOT(MSb1 XOR MSb2)) = 1 then out of range).

Register A OPRND1	XX		After	Function	
OPRND2			OPRND1 OPRD2-OPF	D1 Subtraction results	
<pre>* Routine to check for signed underflow or overflow * If (C XOR N) AND (MSb1 XOR MSb2) = 1 then out of rang *</pre>					
*		OPRN OPRN ISNE NOEF CXOF	ID1, OPRND2 G RR RN1	Get XOR of the MSbs Subtract 2 signed numbers N = 0 C XOR N = 1, First part of equation is true	
ISNEG CXORN1 *		NOEF	R	N=1 C XOR N = 1; set flags for MSb1 XOR MSb2	
* * OUTRNG *	JPZ	NOEF	R	If (N XOR C) AND (MSb1 XOR MSB2) = 1 then out of range. For addition change this instruction to JN NOERR Out of range; underflow or overflow	
* NOERR	•••			No underflow or overflow	

9.11.9 Bubble Sort

This routine will sort up to 256 bytes using the bubble sort method. Longer tables could be sorted using the Indirect Addressing mode.

Registe A B R2	ר ו	Function Temporary storage register Index into the table Holds flag to indicate a byte swap has been made			
*	AORG	>F006			
FLAG *	EQU	R2	'Swap has been made' flag		
SORT	CLR MOV	%149,B	Reset swap flag 150 bytes to be sorted		
LOOP1		@TABLE-1(B) LOOP2	Look at next lower byte If lower skip to next value Entry is not lower, set swap		
	STA POP STA	@TABLE-1(B) @TABLE(B) A @TABLE-1(B)	Put where upper was Get the old upper byte Put where the lower byte was		
LOOP2 *	DJNZ	B,LOOP1	Loop until all the table is looked at		
<pre>BTJO %>FF,FLAG,SORT * If swap was made, then resweep table * If no swap was made, then table is done</pre>					

.

9.11.10 Table Search

Table searches are efficiently performed by using the CMPA (Compare Register A Extended) instruction. In the following example, a 150 byte table is searched for a match with a 6-byte string:

Register A B	Befo XXX XXX	X ????	Function
R2 TABLE STRING	××× ××× ×××	(X ???? (X no change	
*			
SEARCH LOOP1 LOOP2 *	MOV MOV XCHB	%150+1,R2 %6,B R2	Table length = 150 bytes String length = 6 bytes Swap pointers, long string in B
*	DEC	В	Table end? If so, no match found
	JZ LDA XCHB	NOFIND @TABLE-1(B) R2	Load test character Swap pointers, string
*	CMPA JNE	@STRING-1(B) LOOP1	pointer in B Match? If not, reset string pointer else test
MATCH	DJNZ EQU	B,LOOP2 \$	next character Match found
NOFIND	EQU	\$	No match found

The Indexed Addressing mode is used in this example and has the capability to search a 256-byte string, if needed. Register B alternates between a pointer into the 6-byte test string and a pointer into the longer table string.

9.11.11 16-Bit Address Stack Operations

This routine performs 16-bit stack operations using the 1-byte TRAP instruction for pushing and popping. It uses macros to make code more readable. All values pass through Register A.

Register Function Α Passing register for routines R2 Indirect pointer MSB R3 Indirect pointer LSB * Define Macro PUSH16 as a trap instruction * PUSH16 \$MACRO TRAP 6 \$END * * Define Trap 7 to be the POP16 operation * POP16 \$MACRO TRAP 7 \$END * TRAP6 INC R3 PUSH16 ADC %0,R2 Increment the indirect pointer STA *R3 Push Register A RETS TRAP7 *R3 POP16 LDA Pop into Register A DECD R3 decrement the indirect pointer RETS * * >FFF0 AORG Set up Trap and Interrupt * vectors DATA TRAP7, TRAP6, INT5, INT4, INT3, INT2, INT1, RESET END * Examples of use * MOVD %>1234,R3Initialize the 16-bit stack * pointer MOV %DATA,A Load Register A PUSH16 Use the macro to push A onto the stack POP16 Return a value from the stack. MOV A, TEMP Move the value to a temporary * register

9-49

9.11.12 16-by-16 (32-Bit) Multiplication

This example multiplies the 16-bit value in register pair R2,R3 by the value in register pair R4,R5. The results are stored in R6, R7, R8, R9, and Registers A and B are altered.

* * * * * *	16-BIT	MPY: + XHYHm	X XHYLm XLYHm XHYH1	XH YH XLYLm XHYL1 XLYH1	XL YL XLYL1	X VALUE Y VALUE 1 = LSB m = MSB
*		RSLT3	RSLT2	RSLT1	RSLTO	
* XH XL YH YL RSLT3 RSLT2 RSLT1 RSLT0 *	EQU EQU EQU EQU EQU EQU EQU	R2 R3 R4 R5 R6 R7 R8 R9	Low Hig Low Msb	er open her open er open of the	rand of X rand of X rand of Y rand of Y final rea final rea	
MPY32	CLR MPY MOV MOV ADD ADD ADC ADC ADC ADC ADD ADC ADD ADC		Mul Sto Get Add Add Add Add Add Add Mul Add	tiply LS re LSB : re MSB : XHYL to exis carry : tiply to to exis if carn tiply MS once ag	in result in result sting result o get XL sting resu sting result SBs gain to t	register 0 register 1 ult XLYL t YH ult XLYL+XHYL ults and carry

9.11.13 Binary Division, Example 1

This program divides a 16-bit dividend by an 8-bit divisor giving a 8-bit quotient and an 8-bit remainder. All numbers are unsigned positive numbers. The dividend's MSB must be less than the divisor to ensure an 8-bit quotient.

Dividend: 0-7FFF Divisor: 1-255 Quotient: 0-255

Register A B R2 R3	DIVI		After REMAINDER QUOTIENT DIVISOR ZERO
*	AORG	>F006	
BINDVD DVDLP	RLC	%8,R3 B A SKIP1 R2,A DIVEND	Set loop counter to 8 Multiply dividend by 2 * These * steps are not needed * if the dividend is limited * to 15 bits *
SKIP1	CMP JNC	R2,A DIVEND	Is MSB of dividend > divisor
SUBIT * * DIVEND		R2,A R3,DVDLP B	If so dividend=dividend - divisor C=1 gets folded into next rotate Next bit, is the divide done. Finish the last rotate

9-51

9.11.14 Binary Division, Example 2

This program divides a 16-bit dividend by an 8-bit divisor, producing a 16-bit quotient and an 8-bit remainder. All numbers are unsigned positive numbers. The dividend's MSB can be larger than divisor.

Dividend: 0-FFFF Divisor: 0-255 Quotient: 0-255

<u>16 r8</u> 8)16

Register A B R2 R3 R4	XXX DIVI DIVI	SOR DEND MSB DEND LSB	After REMAINDER DIVISOR QUOTIENT MSB QUOTIENT LSB ZERO
*	AORG	>F006	:
BINDVD	MOV CLR	%16,R4 A	Set loop counter to 16 (8+8) Initialize result register
DVDLP	RLC RLC JNC SUB SETC	R3 R2	Multiply dividend by 2 * These * steps are not needed * if the dividend is limited * to 15 bits *
SKIP1		B,A DIVEND B,A	Is MSB of dividend > divisor If so dividend=dividend
* * *			- divisor C=1 gets folded into next rotate
DIVEND	DJNZ RLC	R4,DVDLP R3	Next bit, is the divide done? Finish the last rotate

9.11.15 Binary Division, Example 3

This program divides a 16-bit dividend by an 16-bit divisor, producing a 16-bit quotient and a 16-bit remainder. All numbers are unsigned positive numbers. The dividend's MSB can be larger than divisor.

Dividend:	0-FFFF
Divisor:	0-FFFF
Quotient:	0-FFFF

<u>16 r16</u> 16)16

Register A B R2 R3 R4 R5 R6	XX XX Di' Di' Di'	Before XX XX VIDEND MS VIDEND LS VISOR MSE VISOR LSB XX	B QUOTIENT LSB
*	AORG	>F006	
BINDVD	MOV	%24,R6	Set loop counter to 24 (16 + 8)
	CLR CLR	A B	Înitialize result register
DIVLOP	RLC RLC RLC RLC	R3 R2 B A	Multiply dividend by 2
	JNC SUB	SKIP1 R5,B	Check for possible error condition that results
*	SBB SETC	R4,A	when a 1 is shifed past the most significant bit Correct by subtracting out the divisor
*	JMP	DIVEND	
SKIP1 *	СМР	R4,A	Is MSB+LSB of dividend > divisor
*	JNC JNE CMP JNC	DIVEND MSBNE R5,R3 DIVEND	Are MSBs equal? If so, compare LSBs
MSBNE	SUB	R5,B	If borrow, dividend=divi- dend - divisor
* *	SBB	R4,A	C=1 get folded into next rotate Next bit, is the divide done?
DIVEND	DJNZ RLC RLC	R6,DIVLC R3 R2)P Finish the last rotate

9.11.16 Keyboard Scan

This routine reads a 16-key keyboard, returns the hex digit of the key, and debounces the key to avoid noise. A 'valid key' flag is set when a new key is found.

	KEYBO/ PORT INPUT TM87 OUTPL	T C C0 T C1 C2 C3 T0x0	3 3 8 KEYS F		
	Regis A B R2	XXXX XXXX	After No Key 0 0 16	After New Key COLUMN ROW KEY #	Function Temporary Temporary Temp store for Key value
	R3 R4			KEY # 0	Holds Key pressed now Debounce counter, old key or new
	RE	5 GENERAL BITS	. ?xxxxxx0	?xxxxxx1	One bit of register is 1 if new key
*	AORG >	F006			
CDDR PORTC *	EQU EQU	P9 P8			
GETKEY	MOV CLR MOVP	%8,B R2 %>F0,CDDR		_	er egister 4 output,
LOOP	RLC JC ADD	B NOKEY %4,R2	Add number	if so no of keys/r	key was found ow to key
* KEYLSB	MOVP MOVP MOVP AND JZ DEC RRC	B,PORTC PORTC,A %0,PORTC %>F,A LOOP R2 A	accumulator Activate ro Read column Clear row Isolate co If no keys Decrement of Find column	ow ns lumn data found the column off	n check next row set
*	JNC	KEYLSB	If not colu	umn then,	try again
NEWKEY	CMP JEQ MOV	R2,R3 DEBONS R2,R3	If it is the Brand new b	nen deboun	ame as the old key ce it it to current key
ñ	MOV	%16 , R4	value Set up debo	ounce coun	t


9-54

Design Aids - Sample Routines

DEBONS	CMP JL	%2,R4 GOODKY R4,GETKEY	Is the debounce count 1 or 0 ?		
*	DJNZ		If greater than 1 then debounce is not finished, go read key again		
GOODKY *	JZ	NOTNEW	If debounce count =0 then key was here last time		
*	DEC	R4	If it was one this is a new valid key, make old key		
NOTNEW	OR RETS	%1 , R5	Set new key flag in BIT register, the calling routine uses this flag		
NOKEY *	MOV	%>FF,R3	No key was found, set key value to unique value		
	RETS		antago varao		


9.11.17 8-Bit Analog-to-Digital Converter

This routine converts an analog signal to a digital value using a digital-toanalog converter and a comparator.



9.11.18 Motor Speed Controller

This routine keeps the speed of a motor constant. A pulse proportional to the speed of the motor comes from a sensor next to a slotted disk on the motor. The motor is controlled by a variable voltage generated by a D-A converter. Some mechanical considerations are necessary for an actual system.



PULSE1	EQU	R4	MSB of 16-bit pulse length counter
SPEED	EQU	R5	Current voltage output to motor
STEP	EQU	R6	Change output voltage by this amount
SPEED1	EQU	R7	MSB of 16-bit speed reference
SPEED2	EQU	R8	LSB of 16-bit speed reference
BITS	EQU	R9	General purpose register for bits
INCR1	EQU	2	Step size for coarse adjustment
INCR2	EQU	4	Step size for fine adjustment

Design Aids - Sample Routines

MCNTL	MOVP MOVP	%>FF,P2 %>80+32,P3	Initialize the timer value Initialize the prescaler and start
	MOVP EINT	%>3E,PO	timer Clear interrupts, enable I2, I3 The interrupts are now enabled
* * Mai	n progr	am body here	
*		-	
INT2 *	BTJZP	%>20,P0,OK	Interrupt 2 routine, check for pending INT 3
*	BTJOP	%>80,P3,OK	Check Capture Latch value for recent change
*	JMP	INT3	If P3 is pending and CL just under- flowed then INT3 came first, go directly to INT3
OK *	INC	PULSE1	Increment the MSB counter for the pulse length
*	JNC	NOERR	If overflow there was an error (Motor too slow)
ERROR1 *	OR	%01,BITS	Set an error bit for the main routine to find
NOERR *	RETI		
INT3	MOVP PUSH MOV	%>80+32,P3 A %INCP1 STEP	Restart the timer at beginning Save register Coarse adjustment step size for
*			voltage change
*	CMP	SPEED1,PULSE	
*			Compare desired speed to measured speed (MSB)
	JEQ	TESTLS	If the same then compare LSBs
TESTSP GOFAST	JL ADD	GOSLOW STEP,SPEED	Does motor need to go faster or slower If faster, increase voltage to motor
OUTPUT	MOV	SPEED,A	Move new voltage value to D-A
SAME	MOVP POP	A,P8 A	Restore register
.L.	CLR RETI	PULSE1	Clear MSB of pulse length
* GOSLOW	SUB	STEP, SPEED	Decrease the motor voltage
*	JMP	OUTPUT	Output voltage value
TESTLS	MOVP	P3,A	Get LSB of pulse length from capture latch
*	INV	A	Since it counts from FF to 00, invert value
*	CMP	SPEED2,A	Compare desired speed to measured speed (LSB)
	JEQ MOV	SAME %INCR2.STEP	If the same do nothing Fine adjustment step size for voltage
*	JMP	TESTSP	change Set new speed according to LSB values
			see her spoor according to hop varach

10. Development Support

Texas Instruments provides extensive development support for the TMS7000 family. TMS7000 software support is referred to as CrossWare, and includes a macro assembler and a link editor. Appendix G contains instructions for installing the TMS7000 CrossWare.

- The TMS7000 Assembler translates TMS7000 assembly language instructions and directives into object code. Sections 5 and 6 discuss the assembler and the TMS7000 assembly language instructions.
- When several components of a source program are assembled individually, the TMS7000 Link Editor links together the object code produced by these program modules to form one complete executable program. Section 7 discusses the link editor.

TMS7000 in-circuit development tools include:

- The XDS (Extended Development System) emulator, which provides realtime in-circuit emulation of the TMS7000 devices in all modes.
- The TMS7000 Evaluation Module (EVM), a single-board development system that emulates the TMS7000 devices in Single-Chip mode.
- Several prototyping units, including the TMS7742, SE70P162, SE70CP160, SE70CP162, and TMS77C82⁰⁰.

These tools allow a designer to evaluate the TMS7000's performance, benchmark time-critical code, and determine the feasibility of using a TMS7000 in a specific application. The TMS7000 CrossWare translates programs into modules that can be executed on the XDS emulator or EVM. This section discusses key features of the hardware development tools; extensive XDS and EVM documentation is available (the preface contains literature numbers).

Se	C	ti	on		
	~			VDO	-

Page

12.1	The XDS Emulator	10-2
12.2	Evaluation Modules	10-8
12.3	Prototyping Support 1	0-11

4 Advance Information

10.1 The XDS Emulator

The TMS7000 XDS/22⁵ (Extended Development Support) emulator is a selfcontained system that provides full-speed in-circuit emulation. Key features include:

- Host-independent development system
- Supports the TMS70x0, TMS70Cx0, TMS70x2, and TMS70Cx2 devices in Single-Chip and Expansion modes
- Realtime hardware breakpoint/trace/time capabilities
- Execution of programs from target memory
- Three EIA ports allow communication with peripherals
- Several possible system configurations, including standalone, hostcomputer, and multiprocessor configurations

The host-independent configuration shown in Figure 10-1, combined with a complete set of development and debugging tools, allows you to select the TMS7000 processor best suited to your application. Since the same set of tools emulates each processor, you only need to learn the basic development format once.

XDS cross-assemblers and host interfaces are available for the following systems:

- IBM PC, TI PC running MS/PC-DOS
- DEC VAX 11 running VMS
- IBM 370, 3033, 43xx running MVS or CMS
- TI DX10

XDS hardware includes a chassis, power supply, and a three-board set consisting of an emulator, communications board, and a breakpoint/trace/time board.

⁵ XDS is a registered trademark for Texas Instruments Incorporated. All rights are reserved.




Figure 10-1. Typical XDS Configuration

10.1.1 Software Development

Software written and developed on a host computer can be downloaded to the XDS/22 emulator memory space via a standard RS-232 EIA link. The XDS monitor is located in the firmware onboard the emulator. A powerful set of commands provide complete control of the emulator functions and the target system, enhancing development and testing of target hardware and software. The XDS monitor commands include an assembler that permits almost any system to be used as an intelligent terminal and prepare the source text for assembly by the XDS emulator. Table 10-1 lists the TMS7000 XDS/22 commands.

	REGISTER COMMANDS	TRACE COMMANDS		
А	Display or set Register 0	DT	Display trace	
В	Display or set Register 1	FT	Find trace sample	
С	Display or set carry bit	IT	Inspect trace	
DR	Display registers	SOR [†]	Set opcode range	
1	Display or set STINT bit	TR†	Set trace qualifiers	
MR	Modify registers	TRIX [†]	Trace on extended IAQ	
N	Display or set negative bit	TRM [†]	Trace memory select	
PC	Display or set Program Counter	UPLO	AD/DOWNLOAD COMMANDS	
Pnn	Display or set register nn	DL	Download to emulator	
ROM	Display or set ROM pointer	IHC	Initialize host control chars	
SP	Display or set Stack Pointer	IPORT	Initialize EIA ports	
ST	Display or set status bit	UL	Upload to host	
	RUN COMMANDS	STATUS COMMANDS		
CRUN	Continue run	DHS	Display halt status	
GHALT	Group halt (MP mode)	DPS	Display processor status	
GRUN	Group run	DTS	Display trace status	
RTR	Reset target and run	ID	Display foreground EMU banner	
RUN	Start program execution	INIT	Initialize emulator	
SRR	Software reset and run	IPC	Initialize peripheral control	
SS	Single-step execution	RESTART	Restart emulator	
STOP	Stop execution (ARM mode)	/n	Display status of emulator n	
THALT	Total halt (MP mode)	#n	Select emulator from chain	
TRUN	Total run (MP mode)			
	BTT COMMANDS	INTERNAL COMMANDS		
BTT	Set B/T/T conditions	\$CLK	Set clock divider	
DBTT	Display B/T/T parameters	\$INT	Modify interrupt	
DTIME	Display time	\$UART	Modify UART type	
IBTT	Initialize B/T/T			
XTIME	Analyze timing			
	mmands are only valid when the B/T/T		II I	

Table 10-1.	TMS7000	XDS/22	Commands
	110137000	VD3/22	Commanus

[†] These commands are only valid when the B/T/T board is installed.

E	BREAKPOINT COMMANDS	MEMORY COMMANDS		
BP†	Set hardware breakpoint conditions	BLK	Remap memory block	
BPM [†]	Set BP cond. on memory access	DM	Display program memory	
CASB	Clear all software breakpoints	EXP	Remap expansion memory	
CSB	Clear a software breakpoint	FILL	Fill memory with data	
DSB	Display all software breakpoints	FIND	Find data in memory	
SIB	Set internal breakpoint	IM	Display or set memory	
SSB	Set a software breakpoint	MM	Modify program memory	
MISCELLANEOUS COMMANDS		MODE COMMANDS		
COPY	Copy memory	ARM	Initialize alternate run mode	
DV	Display value	BGND	Initialize background mode	
HELP	Display command menu	DIAG	Initialize diagnostic mode	
ICC	Initialize cursor control	DISARM	Disable alternate run mode	
LOAD	Load command defaults from memory	HOST	Initialize host mode	
LOG	Turn logging device on or off	IMD	Initialize MP mode	
MESG	Send message (diag. mode)	IMP	Initialize MP mode	
RCC	Reset cursor controls	ODIAG	Quit diagnostic mode	
SAVE	Save command defaults into memory			
SNAP	Set up snapshot display			
ХА	Execute assembler			
XRA	Execute reverse assembler			

Table 10-1.	TMS7000	XDS/22	Commands	(Concluded)
	110107000	X00/22	oonnanas	(Conoradoa)

[†] These commands are only valid when the B/T/T board is installed.

The XDS timing capabilities allow you to store trace samples that contain realtime timing stamps. Trace samples, like breakpoints, may be selectively chosen on desired memory and I/O cycles, allowing such software measurements as:

- Program/memory activity
- Module execution duration
- Intermodule execution duration
- Module usage

Using the hardware and software breakpoint commands and the trace function, a complete record of events can be examined. You can select a range of memory addresses and I/O addresses to set valid breakpoints. The breakpoint/trace/time (B/T/T) board allows you to set breakpoints on any memory cycle – memory read, memory write, or instruction acquisition. For I/O operations, the B/T/T board can breakpoint on any I/O read or I/O write, if the I/O address qualifications are met. A 2047-sample trace buffer provides a history of execution before or after the breakpoint. Trace samples are stored in the trace memory and can be read back after execution has been halted. Memory and I/O cycles can also be traced. This cycle of using the host computer and the XDS/22 for testing provides a quick, efficient method for target system development. After debugging is complete, EPROMs can be programmed using the host computer's PROM programming capabilities.

10.1.2 XDS Memory Map

The XDS memory map for the TMS7000 family is extremely flexible. The emulator contains 64K bytes of RAM to support the entire address space of the TMS7000 devices. This 64K-byte memory space can be used to emulate on-chip ROM and external memory in the target application. Memory is allocated in 256-byte blocks, X blocks as on-chip ROM and Y blocks as off-chip memory, where $256(X+Y) \rightarrow 64K$ bytes. Memory can be arranged in any practical configuration desired, allowing system-level debug rather than just software or hardware debug.

10.1.3 Communication Capabilities

The XDS unit can communicate with a host computer, terminal, PROM programmer, or printer through four EIA RS-232-C links. Communication functions include:

- Downloading of data files from an external devices (external host, PROM programmer, or terminal) to emulator memory.
- Downloading of data to a PROM programmer or logging device.
- Terminal-to-host communication via passthrough mode.
- Transmission of data from emulator memory to a PROM programmer or logging device.
- Uploading of data files from the emulator to an external device (external host, PROM programmer, or terminal).

10.1.4 System Configurations

The TMS7000 XDS/22 can operate in one of four modes:

- Standalone mode is the minimum configuration, requiring only the XDS and your terminal.
- The XDS is best suited for use with a host computer and terminal in Host-Computer mode. This allows you to write programs using a familiar editor and then download them to the XDS. When debugging is complete, you can upload the code and store it on the host system.
- PC-Based mode is a variation of the host-computer mode the host system is a single-user system such as a PC. The XDS supports host uploads/downloads over a single port, allowing a PC to function as both a terminal and a host. This configuration requires a terminal-emulation software package such Crosstalk XVI by Microstuf.
- An increasing number of designs use multiple microprocessor systems. In Multiprocessor mode, the XDS supports debugging of up to nine XDS stations linked together in a daisy-chained fashion. The XDS system is connected to the host computer via the RS-232 port of the last

XDS workstation. A single CRT interface can control all of the workstations. Each workstation may be used individually or the workstations can be grouped or subgrouped to synchronize control over the entire target system.

10.1.5 Breakpoint, Trace, and Timing Functions

The breakpoint/trace/time (B/T/T) board allows you to set a hardware interrupt or breakpoint that halts emulator execution. Breakpoints can be set on I/O and/or memory operations with three simple monitor commands. You can select a range of memory addresses and I/O addresses for valid breakpoints, or select two separate memory addresses or two separate I/O addresses. The B/T/T board can breakpoint on any memory cycle – read, write, or instruction acquisition. For I/O operations, the B/T/T board can breakpoint on any I/O read or write if the I/O address qualifications are met.

The trace function provides a history of execution prior to the breakpoint. It is used to analyze a set of signals based on addresses and commands. Trace samples are stored in trace memory and can be read back after execution has been halted. Both memory and I/O cycles can be traced, including memory read, memory write, and instruction acquisitions or all memory cycles, and I/O read, I/O write, or any I/O cycle.

The trace memory can hold 2047 words by 48 bits of trace samples. You are given the option of how many of these 2047 samples to take, or to keep wrapping around in trace memory, writing over the oldest trace sample with the newest trace sample.

The B/T/T board also contains a cable which allows easy interfacing to logic analyzers. This interface provides may useful system signals not available through a target connector.

10.1.6 Physical Specifications

The XDS/22 emulator is a table-top sized unit, suitable for most work surfaces. The XDS/22 has an air inlet on each side of the unit and an air exhaust port on the rear of the unit. A minimum of five inches clearance must be maintained between the XDS and neighboring equipment on the sides and rear for proper air flow. Listed below are the dimension and clearance requirements.

DIMENSIONS
Width = 17.0 Inches (43.2 CM) Depth = 16.5 Inches (41.9 CM) Height = 7.4 Inches (18.8 CM) Target Cable = 18.0 Inches (46.0 CM)
 CLEARANCE REQUIREMENTS
Sides : 5 Inches Minimum (15.2 CM) Back : 5 Inches Minimum (15.2 CM) Top : None Required Front : None Required

10.2 Evaluation Modules

The TMS7000 Evaluation Module (EVM) provides hands-on hardware evaluation of TMS7000 devices. This single-board unit can function as limited feature, standalone development system. Key features include:

- Realtime in-circuit emulation
- Text editor
- Assembler
- Debug monitor
- Onboard EPROM programming utility
- Upload/download capabilities
- Single-step execution capabilities
- Audio-cassette interface

The RTC/EVM7000 emulates the TMS7000 Single-Chip mode; TMS7000 expansion modes are not supported. There are two versions of the evaluation module for the TMS7000 family:

- 1) RTC/EVM7000N-1 for NMOS devices
- 2) RTC/EVM7000C-1 for CMOS devices

The EVM is equipped with eight 8K-byte sockets for the entire 64K-byte address space of the TMS7000. 16K bytes of the EPROM are devoted to the resident firmware. User RAM can be expanded in 8K-byte increments, from 16K bytes to 32K bytes. During assembly and debug operations, the EVM RAM can be configured to emulate all TMS7000 family members; for the emulation of the 2K-ROM and 4K-ROM versions, it allows assembly of text files directly from RAM. A wire-wrapped development area, with all required signals provided and labeled, is available for additional logic.

The EVM crystal frequency can be modified to fit the needs of the target system.

10.2.1 System Configurations

Several system configurations are possible:

- Standalone Mode is the minimum configuration. The onboard text editor is used for creating TMS7000 assembly language text files. The audio cassette tape interface, which has limited directory and file search capability, is used for mass storage.
- Host-Computer Mode provides a more productive environment. The host is used to develop and save the text files. The files may then be assembled using the TMS7000 CrossWare, or they can be downloaded to the EVM for assembly by the onboard assembler. The EVM has two EIA RS-232 ports to support this and other possible configurations.
- PC-Based mode is a variation of the host-computer mode which allows you to use a PC as both a terminal and a host. This requires a terminal-emulation package such as Microstuf's Crosstalk XVI.

10.2.2 Communications

The EVM firmware supports three ports for loading and dumping data (text, object code) for storage and/or display. Port 1 and Port 2 conform to EIA RS-232-C standards and support baud rates ranging from 110 to 9600 BPI. Port 3 is the audio tape interface.

10.2.3 Software Development

The EVM firmware resides in 16K bytes of EPROM and is divided into three functional areas:

- Debug monitor and EPROM programmer
- Assembler
- Text editor

The text editor is line oriented and provides basic character editing capabilities. Files can also be created using a host computer and downloaded to the EVM. CrossWare or the resident EVM assembler can be used to produce object code. Table 10-2 lists the TMS7000 EVM debug monitor commands.

MODIFY/DISPLAY REGISTER COMMANDS		GENERAL UTILITIES	
СР	Clear processor status	AR	Signed hexadecimal arithmetic
DP	Display processor status	CL	Display/modify cursor-left
MA	Display/modify Register A	CU	Display/modify cursor-up
МВ	Display/modify Register B	DC	Display hex-byte conversion
ММ	Display/modify memory	DV	Display/modify device type
MP	Display/modify Peripheral File	HC	Hex-Decimal word conversion
MR	Display/modify Register File	HE	Help
HS	Display/modify software handshake	MS/PC/ SR/SP	Display/modify PC, ST, and SP
MEMORY LOAD/DUMP COMMANDS		GENERAL MEMORY/REGISTER MANIPULATION COMMANDS	
DS	Display/save machine state	DM Display memory	
LM	Load memory, 7000 format	FB Find byte in memory	
LS	Load machine state	FM Fill memory	
LT	Load memory, Tektronix format	FR	Fill Register File
SM	Save memory, 7000 format	10	Display I/O status
St	Save memory, Tektronix format	MV	Move memory
EIA SUPPORT COMMAND		NP	Fill Memory with NOPs
BR Display/modify baud rate		A	UDIO TAPE COMMANDS
TEXT	EDITOR SUPPORT COMMAND	SUPPORT COMMAND DR Audio tape directory	
XE Execute text editor		MO	Enable cassette motor

Table 10-2. TMS7000 EVM Commands

ASSEMBLER SUPPORT COMMANDS		EPROM PROGRAMMER COMMAN		
AT	Display assembler label table	Display assembler label table CE		
ХА	Execute assembler	PE	Program EPROM	
XL	Execute line-by-line assembler	RE	Read EPROM	
XP	Execute patch assembler	VE	Verify EPROM	
	PROGRAM SUPI	PORT COM	MANDS	
вт	Set breakpoints on trap	LA	Show address of line	
B1	Set breakpoint 1	LL	List line(s) from editor	
B2	Set breakpoint 2	LN	Show line at address	
СВ	Clear breakpoints	L1	Set breakpoint 1 by line number	
СТ	Clear breakpoint on trap	L2	Set breakpoint 2 by line number	
C1	Clear breakpoint 1	RT	Reset target processor	
C2	Clear breakpoint 2	RU	Execute program without breakpoints	
DB	Display breakpoints	SS	Single-step program	
DT	Display breakpoint on trap	TC	Configure single-step trace	
EF	Execute program with fixed display	TR	Display line trace	
ET	Execute program with bpts/trace	TS	Single-step program with trace	
EX	Execute program with breakpoints	то	Load Program Counter with Trap 0 vector	
FS	Single-step with fixed display]		

Table 10-2. TMS7000 EVM Commands (Concluded)

10.2.4 EPROM Programming Utility

The EVM is equipped to program TMS2764, TMS27C64, TMS27128, and TMS27C128 EPROMs and the TMS7742 EPROM microcomputer. The ability to program EPROMs greatly reduces evaluation and development time. These devices use a 28-pin programming socket.

10.3 Prototyping Support

The SE70P162, SE70CP160, SE70CP162, TMS7742, and the TMS77C82⁶ are protyping components that Texas Instruments offers to support form-factor emulation of a TMS7000 target processor. The SE devices are also referred to as piggybacks.

10.3.1 TMS7742 Description

The TMS7742 is an on-chip EPROM version of the 8-bit TMS7042 microcomputer. The TMS7742 can be used to emulate the TMS7020, TMS7040, and the TMS7042 microcomputers.

10.3.1.1 TMS7020 and TMS7040 Emulation

The TMS7742 can emulate the TMS7020/40 in all operating modes. If operated in a memory-expansion mode, the enhanced timing interface signals of the TMS7742 will seem transparent to any memory-expansion interface logic required for the TMS7020/40. The only feature of the TMS7020/40 that the TMS7742 cannot directly emulate is the edge- and level-sensitive interrupts. If level-sensitive interrupts are desired, external circuitry is required to allow the TMS7742 to sense level interrupts. If level-sensitive interrupts are not desired, the TMS7742 can emulate the TMS7020/40 with no alterations to the system hardware or software.

10.3.1.2 TMS7042 Emulation

The TMS7742 can directly emulate the TMS7042 up to 5 MHz without any hardware or software modifications. Above 5 MHz (5 MHz to 8 MHz), the SE70P162 provides direct emulation.

10.3.2 SE70P162 Description

The SE70P162 is the piggyback-EPROM prototyping device for the TMS7000 NMOS family of microcomputers. The SE70P162 can be used to emulate the TMS7020, TMS7040, and the TMS7042 microcomputers, with the same limitations as the TMS7742. However, the SE70P162 can operate at a maximum frequency of 8 MHz, enabling it to emulate the TMS7042 over the full operating range of the device.

10.3.3 SE70CP160 Description

The SE70CP160 is a CMOS piggyback-EPROM prototyping device. It emulates the TMS70C20 and TMS70C40 microcomputers.

10.3.4 SE70CP162 Description

The SE70CP162 is a CMOS piggyback-EPROM prototyping device. It emulates the TMS70C42.

10.3.5 TMS77C82 (Advance Information)

The TMS77C82⁶ is an 8K on-chip EPROM version of the 8-bit TMS70C42 microcomputer. The TMS77C82 supports prototyping for the TMS70C42.

6 Advance Information

(

11. Independent Support

The TMS7000 family of single-chip microcomputers is supported by product offerings from a number of independent vendors. These support products take many forms, including cross-assemblers that run on small systems, second sources for the TMS7000 components, and PROM programming manufacturers that support TMS7000 EPROM programming.

This section discusses a number of tools that enhance the support provided by Texas Instruments. This does not constitute product endorsement by Texas Instruments; it is merely an attempt to aid product awareness. The products listed here are representative of independent vendor supplied products. This information is not intended to be an all-inclusive list.

Sectio	n	Page
11.1	Allen Ashley - CP/M-Based Support Tools	11-2
11.2	Cybernetic Micro Systems – IBM-PC Crossware and	
	TMS7000 Simulator	11-4
11.3	Software Development Systems, Inc. – UNIX ™ Based	
	Cross-Development Tools	11-5
11.4	SEEQ - Self-Adaptive EEROM	11-6
	Microcomputer Control - Multi-tasking Operating System	11-7
11.6	Hewlett-Packard – HP64000 Microcomputer	
	Development System	11-8
11.7	EPROM Microcomputer Support	

11.1 Allen Ashley - CP/M-Based Support Tools

Allen Ashley supports cross-assemblers for the TMS7000 family which allow any CP/M⁷ system to serve as a development station for single-chip microcomputers and microprocessors.

The SYSTEM-TMS7 is a total software package, complete with documentation and utilities, for developing TMS7000 code on a CP/M-based small microprocessor system. The following computers are supported:

- IBM PC
- Morrow Micro Decision
- TRS-80 (TRSDOS) Mod III
- Osborné l
- Kaypro II
- North Star CP/M
- Micropolis Mod II
- Xerox 820
- Standard 8" CP/M format (SSSD)

With minor exceptions, the SYSTEM-TMS7 assembler features instruction mnemonics and syntax as defined by Texas Instruments. The SYSTEM-TMS7 includes the ASMB interactive assembler/editor, the MAKRO macro assembler, the EDIT text editor, a cross reference generator, and offloading facilities.

The ASMB editor/assembler is intended for the creation, modification and test of program modules. ASMB includes a simple assembler, a line editor, and the facilities for saving and retrieving files from disk. Source code for ASMB is maintained in memory to eliminate the requirement for a separate edit cycle. The source language is assembled into object code directly into RAM for immediate testing. Program errors can be caught, repaired and re-assembled in seconds with ASMB. Validated program modules developed with ASMB can be saved on disk for input to the more powerful MAKRO disk assembler.

The MAKRO assembler includes full macro and conditional assembly features, as well as the ability to link a series of source files together during a single assembly. MAKRO reads the source code from disk and writes object code back to disk; all available memory is free for symbol tables and macro expansion. MAKRO is the vehicle by which the modules developed under ASMB can be collected together into a single program. MAKRO treats the disk as an extension of memory, and source files exceeding available memory size can be assembled.

⁷ CP/M is a registered trademark for Digital Research, Incorporated. All rights are reserved.

EDIT is a full-spectrum, string-oriented text editor which includes all the features required to create or modify source programs for the MAKRO assembler. Source programs on an input disk file are paged into a dynamic memory buffer, modified and written out to the output disk file. Commands include block move or delete, string search or change, and disk file merge. A single command reformats the line-oriented source file created under ASMB to the freeform source input of MAKRO.

Programs created with the development systems must be offloaded to the target processor. Facilities are provided to implement the offload as a direct transfer from memory, via a byte stream over a CPU port, or via COM or HEX files. An off loader for HEX files is provided. Direct support for off loading to the XDS line of TI support tools is included.

For more information, contact:

Allen Ashley, Inc. 395 Sierra Madre Villa Pasadena, Ca. 91107

(818) 793-5748

11.2 Cybernetic Micro Systems - IBM-PC Crossware and TMS7000 Simulator

IBM-PC Crossware

Cybernetic Micro Systems' combination cross-assembler and EPROM programming board enables designers to develop assembly language programs for the TI TMS7000 family on an IBM PC. The CYS-7000 cross-assembler supports all of the TMS7000 family assembly language mnemonics, but eliminates support for macroroutines and relocatable object code.

The software assembles instructions at a rate of 450 lines per minute. For EPROM programming needs, Cybernetic Micro Systems' CYP-27XX EPROM programming board can be connected to the PC's serial port and is able to program most 16- to 256-kbit EPROMs and 16-kbit EEPROMs.

The entire development package consists of one diskette and programming board. The software runs on an IBM PC under PC-DOS 2.0. Source programs can be generated by any standard PC editor. Versions of this cross-assembler are also available from Cybernetic Micro Systems for the TI Professional Computer.

- TMS7000 Simulator

The Cybernetic Micro Systems Sim7000 Simulator executes code for the TMS7000 family microcomputer on the IBM-PC type personal computer. The simulator allows TMS7000 programs to be debugged before execution on an emulator or piggyback chip. Sim7000 can simulate all the hardware functions of the TMS7000 family, including the serial port devices. The Sim7000 provides numerous features that assist the designer in debugging TMS7000 code, including symbolic execution, traps and breakpoints, access to memory spaces, and flow graph generation. This package is designed to work with the Cybernetic CYS-7000 cross assembler described above.

The Sim7000 offers a display which is separated into various windows for easy viewing. These window provide the following information:

Code window Shows lines for the source code

Register window Display current state of the device

Memory window Displays a portion of differents memory spaces.

Stack window Lists the contents of the Stack

Flow window The control flow with various options is shown.

Help window Describes a command

Command window Shows the current command with prompting

For more information, contact:

Cybernetic Micro Systems P.O. Box 3000 San Gregorio, CA 94074

(415) 726-3000

11.3 Software Development Systems, Inc. - UNIX[™] Based Cross-Development Tools

Uniware^{™8} is an independent software package that supports any UNIX[™]-based host processor, with a cross-assembler available to support any of the TI TMS7000 devices as a target microprocessor. Uniware's software support includes a macro preprocessor that performs macro, textual variable substitutions and looping constructs on TMS7000 assembly language code. A link editor assigns load addresses to object modules, conditionally links in library modules and resolves symbolic references between modules. An extensive collection of utilities that include listing generators, object code format translators, and down loaders are also available.

Host processors supported by Uniware include:

- AT&T 3B
- Apollo
- DEC VAX (all)
- Heurikon
- Hewlett-Packard 9000
- Masscomp
- NCR Tower
- Plexus
- Suxi Microsystems
- Sequent
- Zilog System 8000
- Gould Power Systems
- Pyramid
- IBM PC/AT under Xenix
- IBM PC/AT and compatibles under DOS

For more information, contact:

Software Development Systems, Inc. Uniware Cross-Development Tools 3110 Woodcreek Drive Downers Grove, IL 60515

(312) 971-8170

⁸ UNIWARE is a trademark of Nuvatec, Inc. UNIX is a trademark of AT&T.

11.4 SEEQ - Self-Adaptive EEROM

The SEEQ⁹ 72710 is a full-function single-chip microcomputer, fabricated in N-channel silicon-gate technology, which contains a 1K-by-8 5V nonvolatile electrically-erasable (EEROM) program memory. The program memory can be erased and programmed via the processor itself during normal program execution or can be programmed under control as if it were a standard 5V EEROM memory component. The EEROM can easily be expanded off-chip using the processor's Full-Expansion mode. External EEROM can be programmed with the same instruction used to alter on-chip EEROM.

A security lock mechanism is implemented in EEROM memory which allows your program to inhibit external access to its proprietary program code. Once activated, this lock can be reset only by an external EEROM block-clear operation, which erases the entire program memory contents.

As with other SEEQ EEROM devices, the 72710 has DiTrace⁹ and Silicon Signature⁹ features to facilitate production testing tracking. Each device is encoded with detailed processing and testing results which are stored in a special EEROM memory as it passes through the manufacturing cycle. Also stored is an unalterable identification code which contains information such as mask revision and EEROM programming parameters.

An EEROM member of the TMS7000 family is desirable because a single-chip microcomputer with non-volatile program memory that can be altered under process control allows the design of low cost products with many new features:

- Self adaptive code for machines that learn as they perform their tasks.
- In-circuit reprogrammability to eliminate product disassembly for firmware updates.
- Remote reprogrammability to eliminate service calls for firmware updates.
- Internally stored product history including factory test results, product configuration, revision level, and service records.
- Stored initialization parameters to eliminate front panel switches and automatically configure product for one or many users.
- Product usage and error logging to simplify maintenance and pinpoint product failure modes.
- Code and data security to protect proprietary programs and confidential data.

For more information, contact:

SEEQ Technology Incorporated 1849 Fortune Drive San Jose, California 95131

(408) 942-1990

⁹ SEEQ, DiTrace, and Silicon Signature are registered trademarks for SEEQ Technology Incorporated. All rights are reserved.

11.5 Microcomputer Control - Multi-tasking Operating System

Microcomputer Control provides operating system support for all TMS7000 devices.

MICRO/OS provides a standard integrated software environment for managing tasks, time, and interrupts. Software design engineers are relieved of many time-consuming and error-prone activities involved in developing a reliable and flexible realtime control system. Control functions such as keypad scanning and display driving can be developed as independent tasks. Each task can be assigned its own priority and execution schedule. Built-in interrupt management allows tasks to be assigned to any interrupt source; preemption and context switching to the assigned task are performed automatically. *No additional program code is required*.

Task management is based on application-task priorities and the readiness state of tasks. At any given moment, the highest priority "ready task" is given full control of hardware resources. Hardware interrupts, time delays, and other tasks can make a task ready.

Time management allows independent parallel time delays to be active for each application task. Time delays are used to implement periodic functions such as keypad scanning and display updates. All time delays are based upon a user-specified System Time Unit. Built-in management of an on-chip timer removes an additional hardware or software requirements.

Interrupt management, an error-prone area in any control system, is reduced to its basic essential, the assignment of a task to a specific hardware interrupt. Built-in interrupt handling automatically reaides the assigned task, and blocks lower priority interrupts until the task is completed.

For more information, contact:

Microcomputer Control P.O. Box 275 Hopewell, New Jersey 08525

(609) 466-1751

11.6 Hewlett-Packard - HP64000 Microcomputer Development System

The Hewlett-Packard HP64000 microcomputer development system is a realtime user-definable system which can be configured to support the TMS7000 family of microcomputers.

This user-definable system consists of the following devices which can be configured specifically for the TMS7000 family devices:

- HP642745 User-definable emulator
- HP648515 User-definable assembler/linker
- HP64856AF User-definable inverse assembler
- HP64851B User-definable interface

For more information, call the nearest Hewlett-Packard sales office listed in the telephone white pages. Ask for the Electronic Instrument department. You may also write to:

Hewlett-Packard P.O. Box 617 Colorado Springs, Colorado 80901

In Colorado, call 590-3340 (collect) Nationwide, call 1-800-447-3282

11.7 EPROM Microcomputer Support

The following third-party companies support programming of TMS7000 EPROM microcomputers.

- Data I/O Corporation

10525 Willows Road N.E. P.O. Box 97046 Redmond, Washington 98073-9746

(206) 881-6444

– PROMAC

Adams MacDonald Enterprises, Inc. 2999 Monterey/Salinas Highway Monterey, California 93940

(408) 373-3607

Products include the PROMAC 2, PROMAC 15, and PROMAC 16.

- Advanced Microcomputer Systems, Inc.

2780 S.W. 14th Street Pomano Beach, Florida 33069

(305) 975-9515

Products include the AMS2000 (IBM-PC compatible PC board) and the PROM 2000-8 (Personality box for the TMS7742).

- Logical Devices, Inc.

1321-E N.W. 65th Place Fort Lauderdale, Florida 33309

(305) 974-0967

Products include the PROMPRO-XP with PM77 Adaptor and the PROMPRO-8x with PM77 Adaptor.

Independent Support

12. Customer Information

Topics covered in this section include:

Section

.

Sectio	on de la constante de la const	Page
12.1	Mask ROM Prototype and Production Flow	12-2
12.2	Mechanical Package Information	12-6
	TMS7000 Family Numbering and Symbol Conventions	
12.4	Development Support Tools Ordering Information	12-12

12.1 Mask ROM Prototype and Production Flow

The TMS7000 family of masked-ROM microcomputers are semi-custom devices. The ROM is tailored to the customer's application requirements. The semi-custom nature of these devices requires a standard, defined interface between the customer and the factory in the production of TMS7000 devices with on-chip ROM. Figure 12-1 shows this standard prototype/production flow for customer ROM receipt.




Figure 12-1. Prototype and Production Flow

1) Customer Required Information

For TI to accept the receipt of a customer ROM algorithm, each of the following three items must be received by the TI factory:

Customer Information - Mask ROM Prototype and Production Flow

- a) The customer completes and submits a New Code Release Form (NCRF - available from TI Field Sales Office) describing the custom features of the device (e.g., customer information, prototype and production quantities and dates, any exceptions to standard electrical specifications, customer part numbers and symbolization, package type, etc.).
- b) If non-standard specifications are requested on the NCRF then the customer submits a copy of the specification for the microcomputer in their system, including the functional description and electrical specification (including absolute maximum ratings, recommended operating conditions, and timing values).
- c) When the customer has completed code development and after verification of this code with the development system, the standard TMS7000 tagged object code is submitted to the TI factory on an acceptable media for processing. These include:
 - EPROM devices (currently supported: TI2516, IN2716, TMS2732, TMS2764, and TMS27128)
 - MS-DOS formatted disk compatible with IBM or TI PC
 - Electronic ROM transfer: PC-to-PC via Xmodem protocol or Microstuf's Crosstalk XVI protocol
 - Bulk Data Transfer from a Texas Instruments Regional Technology Center (RTC) to the TI Wilcrest facility to the DX990.
 - Double-sided, double density floppy disks formatted by the TMAM9000 AMPLUS operating system.

The completed NCRF, customer specification (if required), and ROM code should be given to the Field Sales Office or sent to:

Texas Instruments Microcomputer Division P.O. Box 1443, MS 6435 9901 S. Wilcrest Houston, TX 77099 ATTN: TMS7000 Marketing Manager - ROM Receipt

2) TI Performs ROM Receipt

Code review and ROM receipt is performed on the customer's code and a unique manufacturing ROM code number is assigned to the customer's algorithm. All future correspondence should indicate this number. The ROM receipt procedure reads the ROM code information, processes it, reproduces the customer's ROM object code on the same media on which it was received, and returns the processed and the original code to the customer for verification of correct ROM receipt.

3) Customer ROM Receipt Approval

The customer then verifies that the ROM code received and processed by TI is correct and that no information was misinterpreted in the transfer. The customer must then return written confirmation of correct ROM receipt verification or re-submit the code for processing. This written confirmation of verification constitutes the contractual agreement for creation of the custom mask and manufacture of ROM verification prototype units. 4) TI Orders Masks, Manufacturing, and Ships 25 Prototypes

TI generates the prototype photomasks, processes, manufactures, and tests 25 microcomputer prototypes containing the customer's ROM pattern for shipment to the customer for ROM code verification. These microcomputer devices have been made using the custom mask but are for the purposes of ROM verification only. For expediency, the proto-type devices are tested only at room temperature (25°C). Texas Instruments recommends that prototype devices not be used in production systems. Prototype devices are symbolized with a P preceding the manufacturing ROM code number (eg., PC13827N) to differentiate them from production devices.

5) Customer Prototype Approval

The customer verifies the operation of these prototypes in the system and responds with written customer prototype approval or disapproval. This written customer prototype approval constitutes the contractual agreement to initiate volume microcomputer production using the verified prototype ROM code.

6) Customer Release to Production

With customer algorithm approval, the ROM code is released to production and TI will begin shipment of production devices according to customer's final specification and order requirements.

Two lead times are quoted in reference to the preceding flow:

- Prototype lead time elapsed time from the receipt of written ROM receipt verification to the delivery of 25 prototype devices.
- Production lead time elapsed time from the receipt of written customer prototype approval to delivery of production devices.

For the latest TMS7000 family lead times, contact the nearest TI field sales office.

12.1.1 Reserved ROM Locations

All TMS7000 family devices with on-chip mask ROM reserve the first six bytes of the ROM space for TI use and therefore should not be used in the customer's software algorithm. For applications targeted for on-chip mask ROM production, the customer must remember to reserve this space during the development stage when using the XDS emulator, the EVM board, the TMS7742, piggyback emulators (SE70P162, SE70CP160, SE70CP162), or a TMS7000 family member without on-chip ROM. Table 12-1 lists the valid ROM starting addresses for the mask-ROM devices.

MEMBER	ROM SPACE	VALID START ADDRESS
TMS7020,70C20	2K bytes	>F806
TMS7040, TMS7042 TMS70C40, TMS70C42	4K bytes	>F006

 Table 12-1.
 Valid ROM Start Addresses

12.1.2 Manufacturing Mask Options

The TMS7000 family supports two mask-programmed options, the oscillator input option (CMOS only) and the clock divide-by option (TMS7020 and TMS7040 only). These options are selected at the time of mask manufacture and therefore cannot be changed by software or hardware once the device has been manufactured. Selection of these mask options are designated by the customer in the New Code Release Form (NCRF) when ordering TMS7000 family members win on-chip mask ROM. TMS7000 family members without on-chip mask ROM have this designation as part of their standard part number symbolization.

The oscillator input option defines the type of external clock source connected to the oscillator inputs. The crystal input option identifies that the external clock source will be either a crystal, ceramic resonator, or another approximately 50% duty cycle external clock. The R-C input option identifies that an external R-C network will be connected to the oscillator terminals. The R-C option provides a simple and economical oscillator for uses where frequency tolerance is not a concern, and significantly reduces the low-power mode current requirements for all CMOS devices. The R-C option is supported only on the CMOS devices (TMS70C00, TMS70C20, TMS70C40, TMS70C02, and TMS70C42). All NMOS processors have the crystal option defined as the only form of oscillator option.

The clock divide-by option defines the internal oscillator divide-by for converting the external oscillator frequency, f_{OSC} , to the internal machine cycle frequency. The $\div 2$ clock option defines that the internal machine cycle will be external oscillator frequency divided by two (for example, an 5 MHz external crystal would generate an internal machine cycle of 2.5 MHz). The $\div 4$ clock option defines that the internal machine cycle frequency will be the external oscillator frequency divided by four (for example, a 10 MHz external crystal would generate an internal machine frequency of 2.5 MHz). Table 12-2 defines the clock divide-by option supported by each family member.

Table 12-2	2. Clock	Divide	Options
------------	----------	--------	---------

CLOCK DIVIDE-BY	FAMILY MEMBERS			
÷2	NMOS TMS7000, TMS7020, TMS7040, TMS7002, TMS7042, TMS7742, SE70P162			
	CMOS TMS70C00, TMS70C20, TMS70C40, TMS70C02, TMS70C42, SE70CP160, SE70CP162			
÷4	NMOS TMS7000, TMS7020, TMS7040			


12.2 Mechanical Package Information

The TMS7000 microcomputer family devices are packaged in four package types according to the type of material and outline used for the package: plastic dual-inline package (DIP), plastic leaded chip carrier (PLCC), ceramic sidebraze package, and ceramic sidebraze piggyback package. Package types are designated in the device symbolization by the suffix on the customer's ROM code number for devices manufactured with customer ROM code (eg., C12799N) and by the suffix of the standard device number for devices without on-chip ROM. Table 12-3 indicates the package type, suffix indicator, and family members supported on that package type.

Tabl	e 1	2-3.	Package	Types
------	-----	------	---------	-------


PACKAGE TYPE	SUFFIX INDICATOR	FAMILY MEMBERS		
40-pin plastic DIP (100-mil pin spacing)	N	NMOS TMS7000, TMS7020, TMS7040 TMS7002, TMS7042 TMS7002, TMS7042 CMOS TMS70C00, TMS70C20, TMS70C4 TMS70C02, TMS70C42 TMS70C02, TMS70C42		
40-pin ceramic sidebraze (100-mil pin spacing)	JD JD	NMOS CMOS	TMS7742 TMS77C82†	
40-pin ceramic piggyback (100-mil pin spacing)	JD JD	NMOS CMOS	SE70P162 SE70CP160, SE70CP162	
44-pin PLCC (50-mil pin spacing)	FN	CMOS	TMS70C00, TMS70C20, TMS70C40 TMS70C02, TMS70C42	

† Advance Information



NOTE A: Each pin centerline is located within 0,254 (0.010) of its true longitudinal position.


Figure 12-2. 40-Pin Plastic Package, 100-MIL Pin Spacing (N Package Suffix) 12-6



Customer Information - Mechanical Package Information


NOTE A: Each pin centerline is located within 0,254 (0.010) of its true longitudinal position.





NOTE A: Each pin centerline is located within 0,254 (0.010) of its true longitudinal position.

Figure 12-4. 40-Pin Ceramic Piggyback Package, 100-MIL Pin Spacing (Type JD Package Suffix)



ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

Figure 12-5. 44-Pin Plastic-Leaded Chip Carrier Package

12.3 TMS7000 Family Numbering and Symbol Conventions

12.3.1 Device Prefix Designators

To provide expeditious system evaluations by customers during the product development cycle, Texas Instruments assigns a prefix designator with four options: TMS, TMP, TMX, and SE.

TMX, TMP, and TMS are representative of the evolutionary stages of product development from engineering prototypes through fully qualified production devices. Figure 12-6 depicts this evolutionary development flowchart. Production devices shipped by Texas Instruments have the TMS designator signifying that they have demonstrated the high standards of Texas Instruments quality and reliability.




Figure 12-6. Development Flowchart

TMX devices are shipped against the following disclaimer:

- $\frac{2}{3}$
- Experimental product and its reliability has not been characterized. Product is sold "as is". Product is not warranted to be exemplary of final production version if or when released by Texas Instruments.

TMP devices are shipped against the following disclaimer:

- Customer understands that the product purchased hereunder has not 1) been fully characterized and the expectation of reliability cannot be defined; therefore, Texas Instruments standard warranty refers only to the device's specifications.
- 2) No warranty of merchantability or fitness is expressed or implied.

TMS devices have been fully characterized and the quality and reliability of the device has been fully demonstrated. Texas Instruments' standard warranty applies.

The SE prefix designation is given to the system evaluator devices used for prototyping purposes. This designation applies only to the piggyback proto-type members of the TMS7000 family (the NMOS SE70P162 and the CMOS SE70CP160 and SE70CP162 devices). SE devices are shipped against the following disclaimer:

System evaluators and development tools are for use only in a prototype environment and their reliability has not been characterized.

12.3.2 Device Numbering Convention

Figure 12-7 illustrates the numbering and symbol nomenclature for the TMS7000 family.




Figure 12-7. TMS7000 Family Nomenclature

12.3.3 Device Symbols

The TMS7000 family members can be divided into two categories for description of symbols, with the distinction being made on the presence (or absence) of on-chip ROM.

12.3.3.1 TMS7000 Family Members with On-Chip ROM


TMS7000 family members with on-chip ROM are semicustom devices where the ROM is mask programmed according to the customer's requirements. These devices follow the prototyping and production flow outlined in Section 12.3. Since they are semicustom devices, they receive a unique identification.


There are two types of symbolization for TMS7000 family members with onchip ROM:

- 1) TI standard symbolization and
- 2) TI standard symbolization with customer part number.

LINE 1: (a) (b) C12345N (c) DBUA83 LINE 2: (d) 01981TI (f) 01983TI LINE 3: (e) 24855 (g) PHILLIPINES	KEY: (a) TEXAS INSTRUMENTS TRADEMARK (b) CUSTOMER'S ROM CODE & PACKAGE TYPE (c) TRACKING MARK & DATE CODE (d) TI MICROCODE COPYRIGHT (e) LOT CODE (f) COPYRIGHT OF ROM CODE (g) ASSEMBLY SITE
--	--







12.3.3.2 TMS7000 Family Members without On-Chip ROM

TMS7000 family members without on-chip ROM are standard device types, and therefore have a standard identification. Examples of TMS7000 family members without on-chip ROM include:



Figure 12-10. TI Standard Symbolization for Devices without On-Chip ROM

12.4 Development Support Tools Ordering Information

12.4.1 TMS7000 Macro Assembler/Linker

PART NUMBER TMDS7040810-02	DESCRIPTION TI/IBM PC	OPERATING SYSTEM PC/MS-DOS	MEDIUM 5 1/4″ floppy
TMDS7040123-06	TI 990	DX10	T50 hard disk
TMDS7040123-08	TI 990	DX10	1600 BPI mag tape
TMDS7040123-10	TI 990	DX10	DS10 hard disk
TMDS7040123-22	TI 990	DX10	CD1400 hard disk
TMDS7040210-08	DEC VAX	VMS	1600 BPI mag tape
TMDS7040310-08	IBM Mainframe	MVS	1600 BPI mag tape
TMDS7040320-08	IBM Mainframe	CMS	1600 BPI mag tape

12.4.2 TMS7000 XDS Emulators

PART NUMBER	XDS MODEL #
TMDS7062210	Model 22

TMDS7062210 XDS Upgrade Kit: PART NUMBER TMDS7068210

12.4.3 TMS7000 Evaluation Modules

PART NUMBER	DEVICES SUPPORTED
RTC/EVM7000N-1	TMS7020, TMS7040
RTC/EVM7000C-1	TMS70C20, TMS70C40, TMS70C42

.

5. The TMS7000 Assembler

TMS7000 Assembly Language instructions are mnemonic operation codes (or mnemonics) that correspond directly to binary machine instructions. An assembly language program (source program) must be converted to a machine language program (object program) by a process called *assembling* before a computer can execute it. Assembling converts the mnemonics to binary values and associates those values with binary addresses, creating machine language instructions. Assembler directives, discussed in Section 5.5, control this process, place data in the object program, and assign values to the symbols used in the object program.

TMS7000 assembly language is processed by a two-pass Macro Assembler that executes on a host computer. During the first pass the assembler:

- 1) Maintains the Location Counter,
- 2) Builds a symbol table, and
- 3) Produces a copy of the source code.

During the second pass the assembler:

- 1) Reads the copy of the source code and
- 2) Assembles the object code using the opcodes and symbol table produced during the first pass.

This section discusses the following topics:

Sectio	on	Page
5.1	Source Statement Format	
5.2	Constants	
5.3	Symbols	
	Expressions	
	Assembler Directives	
5.6	Symbolic Addressing Techniques	
	Assembler Output	
5.8	Object Code	5-53

5.1 Source Statement Format

An assembly language source program consists of source statements that may contain assembler directives, machine instructions, pseudo-instructions, or comments. Source statements may contain four ordered fields – label, command, operand, and comment. Source statements that have an asterisk (*) in the first character position are comments and do not affect the assembly.

The syntax for source statements other than comment lines is:

[<label>] <mnemonic> [<operand>] [<comment>]

where:


- The label and comments fields are optional.
- One or more blank spaces must separate each field.
- A statement must start with either a label or a blank space.

Note that square brackets ([and]) indicate an optional entry.

Figure 5-1 illustrates one method of entering source statements. Labels begin in column 1, opcodes in column 8, operands in column 14, and comments in column 26. The assembler produces the three left hand numbers. The first is the statement number, the second shows the program address, and the third shows the data value.

EXAMPLE TMS7000 FAMILY MACRO ASSEMBLER

PAGE 0001	0001	0001 0002 0003			** * EXAMPLE OF SOURCE PROGRAM INPUT * **			
		0005 0005 0006 0007	0000 0001	C.		LABEL1	IDT CLR MOVP	'EXAMPLE' B P4,A
		0008	0002 0003 0004	0- 6 F	4 7		BTJZ	%01,A,LABEL1
		0009 NO ER	RORS, 1	NO W	ARN	INGS	END	



5.1.1 Label Field

The label field is optional for machine instructions and for many assembler directives. If it is not used, the first character position must contain a blank. The label begins in the first character position of the source statement and extends to the first blank. It contains a symbol of up to 6 alphanumeric characters; the first character must be a letter.

A source statement that contains only a label field is a valid statement. It assigns the current value of the location counter to the label, which is equivalent to the following directive statement:

<label> EQU \$

5.1.2 Command Field

The command field begins after the blank that terminates the label field. It is terminated by one or more blanks and may not extend past the right margin. If the label is omitted, the command can start in the second character position. The command field can contain one of the following opcodes:

- Machine-instruction mnemonic
- User-defined instruction
- Assembler directive

5.1.3 Operand Field

The operand field begins following the blank that ends the command field. It may not extend past the right margin of the source record. The operand field may contain one or more constants or expressions (described in Section 5.2 and Section 5.4) separated by commas. It is terminated by one or more blanks.

5.1.4 Comment Field

The comment field begins after the blank that terminates the operand field (or the blank that terminates the command field, if there are no operands). The comment field can extend to the end of the source record, if required, and can contain any ASCII character including blanks. The comment field contents (up to the end of the input record) are listed in the assembly source listing but do not affect the assembly.

5.2 Constants

The assembler recognizes five types of constants, each internally maintained as a 16-bit quantity:

- Decimal integer constants
- Binary integer constants
- Hexadecimal integer constants
- Character constants
- Assembly-time constants

5.2.1 Decimal Integer Constants

Decimal integer constants are written as strings of decimal digits, ranging from -32,768 to +65,535. Positive decimal integer constants in the range 32,768 to 65,535 are considered negative when interpreted by functions needing 2's complement values.

These are valid decimal constants:

1000	Constant equal to 1000 or >3E8
-32768	Constant equal to -32768 or >8000
25	Constant equal to 25 or >19
65535	Constant equal to 65535 to >FFFF

5.2.2 Binary Integer Constants

Binary integer constants are written as strings of up to 16 binary digits (0/1) preceded by a question mark (?). If less than 16 digits are specified, the assembler right justifies the bits.

These are valid binary constants:

?00010011	Constant equal to 19 or >13
?01111111111111111	Constant equal to 32767 or >7FFF
711110	Constant equal to 30 or >001 E

5.2.3 Hexadecimal Integer Constants

Hexadecimal integer constants are written as strings of up to four hexadecimal digits preceded by a greater than sign (>). Hexadecimal digits include the decimal values '0' through '9' and the letters 'A' through 'F'.

These are valid hexadecimal constants:

>78	Constant equal to 120
>F	Constant equal to 15
>37AC	Constant equal to 14252

5.2.4 Character Constants

Character constants are written as strings of one or two alphabetic characters enclosed in single quotes. Two consecutive single quotes are required to represent a single quote in a character constant. The characters are represented internally as 8-bit ASCII characters. A character constant consisting of only two single quotes (no letter) is valid and is assigned the value >0000.

These are valid character constants:

:

ΆΒ'	Represented internally as >4142
ΥĊ	Represented internally as >43 or >0043
'N'	Represented internally as >4E or >004E
‴D′	Represented internally as >2744

5.2.5 Assembly-Time Constants

Assembly-time constants are symbols assigned values by an EQU directive (see the EQU directive). The symbol value is determined at assembly time. It is considered to be absolute or relocatable according to the relocatability of the expression, not according to the relocatability of the Location Counter value. Absolute value symbols may be assigned values with expressions using any of the above constant types.

5.3 Symbols

Symbols are used in the label field and the operand field. A symbol is a string of alphanumeric characters (A–Z, 0–9, and \$). The first character in a symbol must be A–Z or \$. No character may be blank. When more than six characters are used in a symbol, the assembler prints all the characters, but only recognizes the first six characters during processing (the assembler also prints a symbol truncation warning). Therefore, the first six characters of a symbol should be unique. User-defined symbols are valid only during the assembly in which they are defined.

Symbols used in the label field become symbolic addresses. They are associated with locations in the program and must not be used in the label field of other statements. Mnemonic opcodes and assembler directive names may be used as valid user-defined symbols in the label field.

Symbols used in the operand field must be defined in the assembly, usually by appearing in the label field of a statement or in the operand field of a REF or SREF directive.

These are examples of valid symbols:

START ADD OPERATION

Each of these symbols will be assigned the value of the location where it appears in the label field. Note that the symbol OPERATION will be truncated to OPERAT.

5.3.1 Predefined Symbols

The dollar sign (\$), register (Rn), and port (Pn) symbols are predefined. The dollar sign represents the current value of the location counter. Register and port symbols are in the form Rn and Pn, respectively, where n is a constant in the range 0-255. All registers and peripheral file addresses should be defined before they are used in instructions.

These are examples of valid predefined symbols:

\$	The current location
R0	Register 0
P22	Peripheral Register 22

The symbol ST (Status Register) is reserved and may not be re-defined.

5.3.2 Terms

Terms are used in the operand field of machine instructions and assembler directives. A term may be a binary, character, decimal or hexadecimal constant, an absolute assembly-time constant or a label having an absolute value.

5.3.3 Character Strings

Several assembler directives require character strings as operands. A character string is a string of characters enclosed in single quotes. Single quotes *within* a character string are represented by two consecutive single quotes. The maximum length of a string is defined for each directive that requires a character string. The characters are represented internally as 8-bit ASCII characters.

These are valid character strings:

'SAMPLE PROGRAM' Defines a 14-character string, SAMPLE PRO-GRAM

'PLAN "C" Defines an 8-character string, PLAN 'C'

'OPERATOR MESSAGE : PRESS START SWITCH'

Defines a 37-character string, OPERATOR MES-SAGE : PRESS START SWITCH

5.4 Expressions

Expressions are used in the operand fields of assembler directives and machine instructions. An expression is a constant or symbol, a series of constants or symbols, or a series of constants and symbols separated by arithmetic operators. Each constant or symbol may be preceded by a unary minus sign (-), a unary plus sign (+), or the unary invert symbol (#). The # symbol causes the value of the logical complement of the following constant or symbol to be used. An expression may not contain embedded blanks. Symbols defined as external references may be operands of arithmetic instructions within certain limits, as described in Section 5.4.1.

5.4.1 Arithmetic Operators in Expressions

The arithmetic operators used in expressions are:

- + Addition
- Subtraction
- * Multiplication
- / Signed division
- # Logical not (inversion)

When the assembler evaluates an expression, it first negates symbols or constants preceded by a minus (-) sign and then performs arithmetic operations from left to right. The assembler does not assign precedence to any operation other than unary plus or unary minus. All operations are integer operations; any fractions produced by division are truncated.

For example, the expression $4+5^{*}2$ is evaluated as 18, not 14. The expression 7+1/2 is evaluated as 4; the expression 1/2+7 is evaluated as 7 (note truncation).

The assembler checks for overflow conditions when arithmetic operations are performed. It issues a warning message when an overflow occurs or when the sign of the result is not as expected in respect to the operands and the operation performed. Examples where a "VALUE TRUNCATED" message is given are:

-2*>4000	>FFFE+2	-1*>8001
>8000*2	->8000-1	-2*>8000

When the immediate value is greater than >7F and you precede the value with %#, signifying immediate and unary negation operations, the assembler correctly calculates the value but issues an error message. Ignore the EX-PRESSION OUT OF BOUNDS error message. (Note that this problem has been fixed in version 2.3 of the assembler.) The following example illustrates this condition.

PAGE (0001		*					
0002	-	*	DX - 10	X-SUPPORT	י דבאדי	SOFTWARE	7
0003	-	*					-
0004	l ·		IDT	'TEST'			
0005	5 F000		AORG	G >F000			
0006	5 F000	52	MOV	%>10,E	6		
	F001	10					
0007	7 F002	OD	LDSE	þ			
0008	3 F003	01	IDLE	C			
0009) F004	28	ADD	8#>40 ,	A		
		BF					
0010	F006	28	ADD	8#>7F ,	A		
	F007	80					
0011	F008	28	ADD	8#>80 ,	А		
	F009	7F					
		PRESSI	ON OUT C	OF BOUNDS	• •		
0012	-		END				
0001	ERROR	, 0000	WARNING	GS, LAST E	RROR	AT 0011	

5.4.2 Logical Operands in Expressions

If a pound sign (#) precedes a number or an expression it is complemented. All other arithmetic operations have precedence over the logical not (#) operation, except where modified by parentheses.

5.4.3 Parentheses in Expressions

Use parentheses to alter the order of expression evaluation. Parenthetical expressions can be nested up to eight levels. The portion of an expression within the innermost parentheses is evaluated first, then the next innermost pair is evaluated, etc. When all parenthetical phrases have been evaluated, the expression is evaluated from left to right. Evaluation of parenthetical phrases at the same nesting level may be considered to be simultaneous.

This expression is evaluated as follows:

LAB1 + ((4+3)*7)

- Add 4 to 3 1)
- Multiply 7 by 7 2)
- 3) Add the value of LAB1 to 49

TEST TMS7000 MACRO ASSEMBER

5.4.4 Well-Defined Expressions

Some assembler directives require well-defined expressions in operand fields. Well-defined expressions contain only symbols or assembly-time constants that are defined before they are encountered in the expression. The evaluation of a well-defined expression must be absolute. A well-defined expression must not contain a character constant.

5.4.5 Relocatable Symbols in Expressions

An expression that contains a relocatable symbol or relocatable constant immediately following a multiplication or division operator is illegal. When the result of evaluating an expression up to a multiplication or division operator is relocatable, the expression is illegal.

If the current value of an expression is relocatable with respect to one relocatable section, a symbol of another section may not be included until the value of the expression becomes absolute. Some examples of relocatable symbols used in expressions are:

BLUE+1 The sum of the value of symbol BLUE plus one.
GREEN-4 The result of subtracting four from the value of symbol GREEN.
2*16+RED The sum of the value of symbol RED plus the product of two and 16.
440/2-RED The result of dividing 440 by two and subtracting the value of symbol RED from the quotient. RED must be absolute.

Table 5-1 defines the relocatability of the result for each type of operator.

Table 5-1. Results of Operations on Absolute and Relocatable Items in Expressions

Α	В	A+B	A-B	A × B	A/B
ABS	ABS	ABS	ABS	ABS	ABS(B<>0)
ABS	RELOC	RELOC	illegal	†	illegal
RELOC	ABS	RELOC	RELOC	‡	§
RELOC	RELOC	illegal	ฑ	illegal	illegal

[†] Illegal unless A equals zero or one. If A is one, the result is relocatable. If A is zero, the result is an absolute zero.

[‡] Illegal unless B equals zero or one. If B is one, the result is relocatable. If B is zero, the result is an absolute zero.

Illegal unless B equals one. If B equals one, the result is relocatable.

I Illegal unless A and B are in the same relocatable segment. If A and B are in the same section, the result is absolute.

5.4.6 Externally Defined Symbols in Expressions

Externally defined symbols (defined in REF and SREF directives) are allowed in expressions under the following conditions:

- 1) Only one externally referenced symbol may be used in an expression.
- 2) The character preceding the referenced symbol must be a plus sign, a blank, or a comma (the @ sign is not considered). The portion of the expression preceding the symbol, if any, must be added to the symbol.
- 3) The portion of the expression following the referenced symbol must not include multiplication, division, or logical operations on the symbol (as for a relocatable symbol described in Section 5.4.5).
- 4) The remainder of the expression following the referenced symbol must be absolute.

The assembler limits the total number of external referenced symbols to 255 per module. Modules using more than 255 external symbols must be broken into smaller modules for assembly and linked using the link editor.

5.5 Assembler Directives

Assembler directives control the assembly process. This section discusses the various categories of directives supported by the TMS7000 Assembler and defines the directives in alphabetical order.

Directives that Affect the Location Counter

As the assembler reads program source statements it increments its Location Counter. The Location Counter contents correspond to the memory locations assigned to the resulting object code. Twelve directives, listed in Table 5-2 on page 5-13, affect the Location Counter. BES and BSS advance the Location Counter to provide a block of program memory for the object code. The EVEN directive ensures an even address word boundary. The remaining nine directives initialize the Location Counter and define its value as relocatable, absolute, or dummy.

Directives in this category include:

-	AORG	-	CEND		DORG		PEND
	BES		CSEG	-	DSEG	-	PSEG
-	BSS	-	DEND		EVEN	-	RORG

Directives that Affect Assembler Output

Directives that affect assembler output are mainly used to improve program useability. The IDT directive supplies a program identifier; the five other directives affect the source listing.

-	IDT	-	PAGE
-	LIST	-	TITL
	OPTION	_	LENIE

- OPTION - UNL

Directives that Initialize Constants

These directives assign values to successive bytes or words of the object code (BYTE, DATA), place text characters in object code for display purposes (TEXT), or initialize constants to be used during the assembly (EQU).

- BYTE - EQU - DATA - TEXT

Directives for Linking Programs

The Link Editor resolves externally referenced symbols and definitions. These directives help the Link Editor by identifying symbols and definitions that may be used or defined by another program module. This allows separate program modules to be assembled separately and integrated into an executable program.

-	DEF		REF
-	LOAD	-	SREF

Miscellaneous Directives

This category includes those assembler directives not applicable to the other categories:

- COPY
- END
- MLIB

DIRECTIVES THAT AFFECT THE LOCATION COUNTER					
MNEMONIC	DIRECTIVE		SYNTAX		
AORG	Absolute origin		[<label>] AORG [<wd-exp> [<comment>]]</comment></wd-exp></label>		
BES	Block ending with syr	nbol	[<label>] BES <wd-exp> [<comment>]</comment></wd-exp></label>		
BSS	Block starting with sy	mbol	[<label>] BSS <wd-exp> [<comment>]</comment></wd-exp></label>		
CEND	Common segment end	ł	[<label>] CEND [<comment>]</comment></label>		
CSEG	Common segment		[<label>] CSEG ['<string>' [<comment>]]</comment></string></label>		
DEND	Data segment end		[<label>] DEND [<comment>]</comment></label>		
DORG	Dummy origin		[<label>] DORG [<exp> [<comment>]]</comment></exp></label>		
DSEG	Data segment		[<label>] DSEG [<comment>]</comment></label>		
EVEN	Even boundary		[<label>] EVEN [<comment>]</comment></label>		
PEND	Program segment end		[<label>] PEND [<comment>]</comment></label>		
PSEG	Program segment		[<label>] PSEG [<comment>]</comment></label>		
RORG	Relocatable origin		[<label>] RORG [<exp> [<comment>]]</comment></exp></label>		
	DIRECTIVES TH	AT AF	FECT ASSEMBLER OUTPUT		
MNEMONIC	DIRECTIVE		SYNTAX		
IDT	Program identifier		[<label>] IDT '<string>' [<comment>]</comment></string></label>		
LIST	Restart source listing		[<label>] LIST [<comment>]</comment></label>		
OPTION	Output options		[<label>] OPTION <option list=""> [<comment>]</comment></option></label>		
PAGE	Page eject		[<label>] PAGE [<comment>]</comment></label>		
TITL	Page title		[<label>] TITL '<string>' [<comment>]</comment></string></label>		
UNL	Stop source listing		[<label>] UNL [<comment>]</comment></label>		
	DIRECTIVES	THAT	INITIALIZE CONSTANTS		
MNEMONIC	DIRECTIVE		SYNTAX		
BYTE	Initialize byte		[<label>] BYTE <exp>[,<exp>] [<comment>]</comment></exp></exp></label>		
DATA	Initialize word		[<label>] DATA <exp>[,<exp>] [<comment>]</comment></exp></exp></label>		
EQU	Define assembly-time constant		[<label>] EQU <exp> [<comment>]</comment></exp></label>		
TEXT	Initialize text		[<label>] TEXT [-]'<string>' [<comment>]</comment></string></label>		
	DIRECTIVE	S FOR	LINKING PROGRAMS		
MNEMONIC	DIRECTIVE		SYNTAX		
DEF	External definition	[<labe< td=""><td>el>] DEF <symbol>[,<symbol>] [<comment>]</comment></symbol></symbol></td></labe<>	el>] DEF <symbol>[,<symbol>] [<comment>]</comment></symbol></symbol>		
LOAD	Force load	[<labe< td=""><td>el>] LOAD <symbol>[,<symbol>] [<comment>]</comment></symbol></symbol></td></labe<>	el>] LOAD <symbol>[,<symbol>] [<comment>]</comment></symbol></symbol>		
REF	External reference [<lab< td=""><td>el>] REF <symbol>[,<symbol>] [<comment>]</comment></symbol></symbol></td></lab<>		el>] REF <symbol>[,<symbol>] [<comment>]</comment></symbol></symbol>		
SREF	Secondary external reference	_	el>] SREF <symbol>[,<symbol>] [<comment>]</comment></symbol></symbol>		
		LLANE	OUS DIRECTIVES		
MNEMONIC	DIRECTIVE		SYNTAX		
COPY	Copy source file		[<label>] COPY <filename> [<comment>]</comment></filename></label>		
END	Program end		[<label>] END [<symbol> [<comment>]]</comment></symbol></label>		
MLIB	Define macro library		[<label>] MLIB '<pathname>' [<comment>]</comment></pathname></label>		

Table 5-2. Summary of Assembler Directives

AORG	Abs	olute Origin Directive	AORG
Syntax	[<label>]</label>	AORG [<wd-exp> [<comment>]]</comment></wd-exp>	
Fields	Label	Optional; if used, the label is assigned the sa AORG places in the Location Counter.	me value that
	Operand	Optional; if used, the operand field must co defined expression (<wd-exp>).</wd-exp>	ontain a well-
	Comment	Optional; may only be used with the operand	d field.
Description	of absolute no operand i of all preced	the Location Counter with the first address code. This address is usually specified by th s used, the value in the Location Counter equing absolute code. When no AORG directive and does not include absolute addresses.	e operand. If als the length
Example 1	P	ORG >1000+X	
	6, the Locati	ust be absolute and previously defined. If X for a set to >1006. If a label had be been assigned the value >1006.	
Example 2	module that diate tag en DSEG direct Use the PRC	AORG in object modules which will be link contains an AORG directive may produce an <i>countered</i> error at link time. Use the PSEC ives instead to identify the locations in the GRAM, COMMON, and DATA commands in fine the locations.	Illegal imme- 6, CSEG, and source code.
	The link con	rol file will look similar to this example:	
	PROGRAM >	FFDO Trap and vector table stg Additional starting locat. ILE1	SEG) pt (DSEG) ion (CSEG)
	This exampl AORGs.	e will work if the program contains no mo	ere than three

BES Block Ending with Symbol Directive BES

Syntax	[<label>]</label>	BES <wd-exp> [<comment>]</comment></wd-exp>
Fields	Label	Optional; if used, the label is assigned the value of the lo- cation following the block.
	Operand	Contains a well-defined expression that represents the number of bytes to be added to the Location Counter.
	Comment	Optional
Description	BES increme	ents the Location Counter by the operand value.
Example	BUFF2 H	BES >10
		ouffer is reserved. If the Location Counter had contained the directive was processed, BUFF2 would have been as- value >110.

Block Starting with Symbol Directive BSS BSS

Syntax	[<label>]</label>	BSS <wd-exp> [<comment>]</comment></wd-exp>
Fields	Label	Optional; if used, a label is assigned the value of the lo- cation of the first byte in the block.
	Operand	Contains a well-defined expression that represents the number of bytes to be added to the Location Counter.
	Comment	Optional
Description	BSS increme	ents the Location Counter by the operand value.
	in this mann	the BSS directive for defining register names. Using BSS er may produce a <i>Pass1/Pass2 operand conflict</i> error at as- Use the EQU directive for defining register names.
Example	BUFF1 B	3SS 80 Card input buffer
	An 80-byte	buffer is reserved starting at location BUFF1.

BYTE	Initialize Byte Directive BYTE
Syntax	[<label>] BYTE <exp>[,<exp>] [<comment>]</comment></exp></exp></label>
Fields	LabelOptional; if used, the label is assigned the location where the assembler places the first byte.
	Operand Contains one or more expressions separated by commas. These expressions cannot contain external references. The assembler evaluates each expression and places the value in a byte as an 8-bit number. If truncation is required, the assembler prints a truncation warning message and puts the 8 LSbs of the value in the byte.
	Comment Optional
Description	BYTE places one or more values in one or more successive bytes of memory.
Example	KONS BYTE >F+1,-1,'D'-'=',0,'AB'-'AA'
	This example initializes five bytes, starting with a byte at location KONS. The contents of the resulting bytes are 00010000, 11111111, 00000111, 00000000, and 00000001.

CEND Common Segment End Directive

Syntax [<label>] CEND [<comment>]

Fields Label Optional; if used, the label is assigned the value of the Location Counter before modification.

Operand Not used

Comment Optional

Description CEND terminates the definition of a block of common-relocatable code by placing a value in the Location Counter and defining succeeding locations as program-relocatable. The Location Counter is set to one of the following values:

- The maximum value the Location Counter has ever attained by assembling any preceding block of program-relocatable code.
- Zero, if no program-relocatable code was previously assembled.

If encountered in data- or program-relocatable code, this directive functions as a DEND or PEND. CEND is invalid when used in absolute code.

COPY Copy Source File Directive

Syntax	[<label>]</label>	COPY <filename> [<comment>]</comment></filename>
Fields	Label	Optional
	Operand	Names a file that source statements are read from. The file name may be:
		 An access name recognized by the operating system A synonym form of an access name
	Comment	Ontional

Comment Optional

Description

COPY changes the source input for the assembler. A COPY directive may be placed in a file being copied. Nested copying of files can be performed by placing a COPY directive in a file being copied. The assembler limits such nesting to eight levels; the host operating system may place additional restrictions on nesting capabilities.

Example

COPY SFILE

This example causes the assembler to take its source statements from a file SFILE. At the end-of-file for SFILE, the assembler resumes processing source statements from the file or device previous to the COPY directive.

CSEG	Comr	non Segment Directive CSEG
Syntax	[<label>]</label>	CSEG [' <string>'[,<exp>] [<comment>]]</comment></exp></string>
Fields	Label	Optional; if used, the label is assigned the value placed in the Location Counter.
	Operand	Optional (see preceding Description).
	Comment	Optional; may only be used with the operand field.
Description	with respect Counter. If	s or continues a common-relocatable segment (relocatable to a common segment) at the address in the Location the operand is not used, the CSEG directive defines the be- or continuation of) the blank common segment of the pro-

When used, the operand field contains a character string of up to six characters enclosed in quotes. (The assembler truncates strings that are longer than six characters and prints a truncation error message.) If this string did not previously appear as the operand of a CSEG directive, the assembler:

a and Diversities

- 1) Associates a new relocation section number with the operand,
- 2) Sets the Location Counter to zero, and
- 3) Defines succeeding locations as relocatable with respect to the new relocatable section.

If the operand string was previously used in a CSEG, the succeeding code represents a continuation of the particular common segment associated with the operand. The Location Counter is restored to the maximum value attained during the previous assembly of any portion of that particular common segment. The second operand, <exp>, specifies the memory alignment for the beginning of the Section.

Common-relocatable code is normally terminated by a CEND directive, but can also be terminated by the PSEG, DSEG, AORG, and END directives. The CEND and PSEG directives define succeeding locations as program-relocatable. The DSEG and AORG directives terminate the common segment by beginning a data or an absolute segment. The END directive terminates the common segment and the program.

The CSEG directive permits construction and definition of independently relocatable segments of data that several programs can access or reference at execution time. Information placed in the object code by the assembler permits the link editor to relocate all common segments independently and make appropriate adjustments to all addresses that reference locations within common segments. Locations within a common segment may be referenced by several different programs if each program contains a CSEG directive with the same operand or no operand.

Example

COM1A CSEG 'ONE'

<Common-relocatable section, type 'ONE'>

CEND

•

COM2A CSEG 'TWO'

<Common-relocatable section, type 'TWO'>

COM2B CEND

.

COM1C CSEG 'ONE'

.

<Common-relocatable section, type 'ONE'>

COM1B CEND

COM1L DATA COM1B-COM1A LENGTH OF SEGMENT 'ONE' COM2L DATA COM2B-COM2A LENGTH OF SEGMENT 'TWO'

The three blocks of code between the CSEG and CEND directives are common-relocatable.

The first and third blocks are relocatable with respect to one common relocation type; the second is relocatable with respect to another. The first and third blocks comprise the common segment 'ONE'; the value of the symbol COM1L is the length in bytes of this segment.

The symbol COM2A is the symbolic address of the first word of the first word of common segment 'TWO'; COM2B is the common-relocatable (type 'TWO') byte address of the location following the segment. (Note that the symbols COM2B and COM1C are of different relocation types and possibly different values.) The value of the symbol COM2L is the length in bytes of common segment 'TWO'.

DAT	Α	In	tialize Word Directive DATA
Synta	x	[<label>]</label>	DATA <exp>[,<exp>] [<comment>]</comment></exp></exp>
Fields		Label	Optional; if used, the label is assigned the location where the assembler places the first word.
		Operand	Contains one or more expressions separated by commas. The assembler evaluates each expression and places the value in a word as a 16-bit number. Words are stored most significant byte first, i.e., at the lower address.
		Commen	t Optional
Descr	iption	DATA pla words of n	ces one or more values in one or more successive 2-byte nemory.
Examp	ole 1	KONS1 D	ATA 3200,1+'AB',-'AF',>F4A0,'A'
		KONS1.	ple initializes five words, starting with a word at location The contents of the resulting words are $>0C80$, >4143 , F4A0, and >0041 .
Examp	ole 2	assembled rectly calcu be calculat	A directive statement with an operand of multiple fields, the value of the location counter symbol (\$) will not be cor- ulated if the \$ is not in the first field (i.e., a correct value will ed for \$ if it is in the first field of the DATA statement.) The example shows both cases. This example is for assembler re-
TEST		7000 FAMILY 7/25/84	MACRO ASSEMBLER DX2.1 83.074 15:23:38
0001 0002 0003 0004		* Tł	PAGE 0001
0005 0006 0007 0008	0000	IDT 0009 DATA 0008 DATA	A 8
0009 0010	0004 0006 0008	0004' DATA 0006' DATA 0008	A \$ CORRECT VALUE FOR \$
0011	000A 000C	0009 000F' DATA	\$+3,7+1 CORRECT VALUE FOR \$
0012 0013 0014	000E 0010 0012 0014	0008 0008 DATA 0015' DATA	
0015 0016 0017 0018		* Tł	**************************************
0019 0020	0014 0014 0016	0009 DATA 0008	A 9,8,\$ INCORRECT VALUE FOR \$
0021	0018 001A	0014' 0008 DATA	A 7+1,\$+3 INCORRECT VALUE FOR \$
0022 NO ER	001C RORS,	001D' END NO WARNINGS	3

5-22

DEF	External Definition Directive DEF
Syntax	[<label>] DEF <symbol>[,<symbol>] [<comment>]</comment></symbol></symbol></label>
Fields	LabelOptional; if used, the label assumes the current value of the Location Counter.
	Operand Contains one or more symbols, separated by commas, to be defined in the program being assembled.
	Comment Optional
Description	DEF makes one or more symbols available to other programs for reference. All symbols used in the DEF statement must be defined in the same module.
Example	DEF ENTER, ANS
	This example causes the assembler to include symbols ENTER and ANS in the object code; these symbols are available to other programs.

DEND	Data Segment End Directive DEND
Syntax	[<data>] DEND [<comment>]</comment></data>
Fields	LabelOptional; if used, the label is assigned the value of the Location Counter before modification.
	Operand Not used
	Comment Optional
Description	DEND terminates a block of data-relocatable code and defines suc- ceeding locations as program-relocatable. One of two values is placed in the Location Counter:
	1) The maximum value attained by the Location Counter as a result of assembling the preceding block of program-relocatable code
	2) Zero, if no program-relocatable code was previously assembled
	If encountered in common-relocatable or program-relocatable code, DEND functions as a CEND or PEND, and the assembler issues a warning message. Like CEND and PEND, DEND is invalid in absolute code.

DORG	Dui	mmy Origin Directive	DORG
_			
Syntax	[<label>]</label>	DORG [<exp> [<comment>]]</comment></exp>	
Fields	Label	Optional; when used, the label is assigned the s that is placed in the Location Counter.	ame value
	Operand	Optional; when used, it contains an expression < can be either absolute or relocatable. Any symexpression must have been previously defined.	
		When the operand field is absolute, the Location is assigned the absolute value. When the operal catable, the Location Counter is assigned the revalue and the same relocation type as the operal this occurs, space is reserved in the section the relocation type.	nd is relo- elocatable nd. When
	Comment	Optional	
Description	dummy bloc assembler d normally in	s the Location Counter with the beginning ad- k or section. This address is specified by the ope oes not generate code for a dummy section, bu all other respects. The symbols that describe t ut are available when the remainder of the prog	rand. The t operates he dummy
Example 1		DORG 0	
	to the labels defining a d lowing the f as relative a	ler assigns values relative to the start of the dump within the dummy section. This example is appr lata structure. The executable portion of the mo ORG directive) should use the labels of the dum ddresses. In this manner, the data is available to ess of the memory area into which the data is loa	opriate for odule (fol- my section the proce-
Example 2		RORG 0	
		. (code as desired)	
		DORG \$	
		•	
		. (data segment)	
		END	
	procedure to sponding to module. In	• opriate for the executable portion (procedure div hat is common to more than one task. The co the dummy section must be assembled in anothe this manner, separate data portions (dummy sec the procedure portion.	ode corre- er program

The DORG directive may also be used with data-relocatable or common-relocatable operands to specify dummy data or common segments.

DORG	Di	ummy	Origin Directive DORG
Example 3		CSEG	'COM1'
		DORG	\$ "\$" has a common-relocatable value
	LAB1	DATA	\$
	MASK	DATA	>F000

In this example, no object code is generated to initialize the common segment COM1, but space is reserved and all common-relocatable labels describing the structure of the common block (including LAB1 and MASK) are available for use throughout the program.

DSEG	Data Segment Directive DSEG
Syntax	[<label>] DSEG [<comment>]</comment></label>
Fields	Label Optional; if used, the label is assigned the data-relocatable value placed in the Location Counter.
	Operand Not used
	Comment Optional
Description	DSEG begins a block of data-relocatable code at the address in the Lo- cation Counter. Data-relocatable blocks comprise the data segment of a program. The data segment can be relocated independently of the program segment at link-edit time. This separates modifiable data from executable code.
	A data-relocatable block is normally terminated by a DEND directive. It can also be terminated by a PSEG, CSEG, AORG, or END directive. The PSEG and DEND directives identify succeeding locations as program-relocatable. The CSEG and AORG directives terminate the data segment by beginning a common or an absolute segment, respectively. The END directive terminates the data segment and the program.
	The Location Counter is initially set to zero.
Example	RAM DSEG Start of data area
	<data-relocatable code=""></data-relocatable>
	• • •
	ERAM DEND
	LRAM EQU ERAM-RAM
	The block of code between the DSEG and DEND directives is data- relocatable. RAM is the symbolic address of the first word of this block; ERAM is the data-relocatable byte address of the location following the code block. The value of the symbol LRAM is the length in bytes of the block.

END	Program End Directive END
Syntax	[<label>] END [<symbol> [<comment>]]</comment></symbol></label>
Fields	Label Optional; if used, the label assumes the current value of the Location Counter.
	Operand Optional; when used, the operand contains a program- relocatable or absolute symbol that specifies the program entry-point. If the operand is not used, no entry point is placed in the object code.
	Comment Optional; may only be used with the operand field.
Description	END terminates the assembly. It should be the last source state- ment of a program . Any source statements following the END di- rective are considered part of the next assembly.
Example	END START
	This example terminates program assembly. The assembler also places the value of START in the object code as an entry point.

EQU Define Assembly-Time Constant Directive

Syntax	<label> EQU <exp> [<comment>]</comment></exp></label>
Fields	Label A symbol that will be assigned the operand's value.
	Operand An expression whose value is assigned to the label.
	Comment Optional
Description	EQU assigns a value to a symbol.
· .	Note:
	<exp> may not contain a REF'd symbol or forward references.</exp>
Example 1	SUM EQU R5
	This example assigns an absolute value to the symbol SUM, making SUM available to use as a register address. A register should always be defined before it is used.
Example 2	TIME EQU HOURS
	This example assigns the value of the previously defined symbol HOURS to the symbol TIME. When HOURS appears in the label field of a machine instruction in a relocatable block of the program, the value is a relocatable value. The two symbols may be used interchangeably. Symbols in the operand field must be previously defined.

5-29

EQU


EVEN	Even Boundary Directive EVEN	1
Syntax	[<label>] EVEN [<comment>]</comment></label>	
Fields	Label Optional; if used, the label is assigned the value in the Location Counter after the directive is processed.	Ð
	Operand Not used	
	Comment Optional	
Description	EVEN places the Location Counter on the next word boundary (even byte address). When the Location Counter is already on an even boundary, the Location Counter is not altered.	
Example	WRF1 EVEN	
	Assures that the Location Counter contains an even boundary address and assigns the Location Counter address to label WRF1.	S

IDT	Program Identifier Directive IDT	
Syntax	[<label>] IDT '<string>' [<comment>]</comment></string></label>	
Fields	Label Optional; if used, the label is assigned the current value of the Location Counter.	
	Operand Contains the module name <string>, a character string of up to eight characters enclosed in single quotes. The assembler truncates strings that are longer than eight characters and prints a truncation error message.</string>	
	Comment Optional	
Description	IDT assigns a name to the object module produced.	
Example	IDT 'CONVERT'	
	This example assigns the name CONVERT to the module being assembled. The module name is printed in the source listing as the operan of the IDT directive and appears in the page heading of the source lis ing. The module name is also placed in the object code and is used to the link editor for automatic entry-point resolution. A routine whose entry point is to be automatically resolved by the link editor must to declared as the 'string' on the IDT statement for that module. The ent point must also be REF'd in this case.	
	Note:	
	Although the Assembler accepts lowercase letters and special char- acters within the guotes. ROM loaders (for example) will not.	

acters within the quotes, ROM loaders (for example) will not. Therefore, only uppercase letters and numerals are recommended.

LIST	Restart	Source Listing Directive LIST
Syntax	[<label>]</label>	LIST [<comment>]</comment>
Fields	Label	Optional; if used, the label assumes the current value of the Location Counter.
	Operand	Not used
	Comment	Optional; if used, the assembler does not print the comment.
Description	LIST restore UNL directiv line counter	es printing of the source listing after it was cancelled by a ve. This directive is not printed in the source listing, but the increments.

LOAD	Force Load Directive LOAD
Syntax	[<label>] LOAD <symbol>[,<symbol>] [<comment>]</comment></symbol></symbol></label>
Fields	Label Optional
	Operand Contains one or more symbols, separated by commas, to be used in the operand field of a subsequent source statement.
	Comment Optional
Description	The LOAD directive is like a REF, but the symbol does not need to be used in the module containing the LOAD. The symbol used in the LOAD must be defined in some other module. LOADs are used with SREFs. If one-to-one matching of LOAD and DEF symbols does no occur, then unresolved references will occur during link editing.
Example	



 Module A1 uses a branch table in module B to obtain one module C, D, E, or F.

- Module A1 knows which of module C, D, E, and F it requires.
- Module B has an SREF for C, D, E, and F.
- Module C has a DEF for C.
- Module D has a DEF for D.
- Module E has a DEF for E.
- Module F has a DEF for F.
- Module A1 has a LOAD for the modules C and D it needs.
- Module A2 has a LOAD for the module C it needs.
- Module A3 has a LOAD for the modules E and F it needs.

LOAD

The LOAD and SREF directives permit module B to be written to handle a highly involved case and still be linked together without unnecessary modules since A1 only has LOAD directives for the modules it needs.

When a link edit is performed, automatic symbol resolutions will pull in the modules appearing in the LOAD directives.

If the link control file included A1 and A2, modules C and D would be pulled in while modules E and F would not be pulled in. If the link control file included A3, modules E and F would be pulled in while modules C and D would not be pulled in. If the link control file included A2, module C would be pulled in while modules D, E, and F would not be pulled in.

5-34

MLIB Define Macro Library Directive MLIB

Syntax	[<label>]</label>	MLIB ' <path< th=""><th>name>' [</th><th><comment>]</comment></th><th></th></path<>	name>' [<comment>]</comment>	
Fields	Label	Optional; if u the Location		abel assumes ⁻	the current value of
	Operand		closed in s	ingle quotes.	string of up to 48 Longer strings pro-
	Comment	Optional			
Description	The MLIB directive provides the assembler with the name of a library containing macro definitions. The operand is a directory pathname (constructed according to the host operating system conventions) enclosed in single quotes (see IDT and TITL directives). This directive is defined only for hosts that support libraries on hard disks.				
	Note:		······································		
	operating	system's sync	nym table,	, and so can	ave access to the not expand path- ny macros in that
Example 1		OLUME.MACI			.CS '
	This example causes the macro function, when the program macro call SUBMAC (not previously defined), to search first for named USER32.BIGPROJ.MYTASK.MACROS.SUBMAC, and that file isn't found, to search for a file named MYVOLUME.MAC CMPXMACS.NEWMACS.SUBMAC, in that order.				search first for a file UBMAC, and then if
	On a VAX/VMS system, a pathname would be specified as follows:				
	MLIB 'DRCO:[MOORE.ASM32]'				
Example 2	The followir MS/PC-DOS		egment illu	istrates macro	library use for an
	М	LIB 'E:'		e must be assembly	a drive name code
	Х	MAC	First ma	acro call	
	Y	MAC	Another	macro cal	1
	E	ND			
	a file with th		as the mac	ro. The macro	e MLIB directive for o name cannot have

OPTION Output Options Directive	e OPTION
---------------------------------	----------

Syntax

OPTION <option-list>

Fields	Label	Not used	
	Operand	<option-list> (see preceding Description)</option-list>	
	Comment	Not used	
Description	OPTION selects several options for the assembler listing output. Th <option-list> operand is a list of keywords separated by commas. Eac keyword selects one of the following listing features:</option-list>		
	BUNLST: DUNLST: TUNLST: FUNLST: XREF: NOLIST: SYMLST:	Limit the listing of BYTE directives to one line Limit the listing of DATA directives to one line Limit the listing of TEXT directives to one line Turn off all unlist options Produce a symbol cross-reference listing Inhibit all listing output (this overrides the LIST directive) Produce a symbol listing in the object file, no symbols are put in the listing file	

PAGE	Eject Page Directive PAGE		
Syntax	[<page>] PAGE [<comment>]</comment></page>		
Fields	Label Optional; if used, the label assumes the current value of the Location Counter.		
	Operand Not used		
	Comment Optional; if used, the assembler does not print the comment.		
Description	PAGE prints the source program listing on a new page. The PAGE di- rective is not printed in the source listing, but the line counter incre- ments.		
Example	PAGE		
	The assembler begins a new page of the source listing. The next source statement is the first statement listed on the new page. Using the PAGE directive to separate source listing into logical divisions improves program documentation.		

.

PEND Program Segment End Directive

Syntax [<label>] PEND [<comment>]

Fields Label Optional; if used, the label is assigned the value of the Location Counter before modification.

Operand Not used

Comment Optional

Description The PEND directive is the program-segment counterpart of the DEND and CEND directives. It begins a section of program-relocatable code at the address in the Location Counter. The value placed in the Location Counter is the maximum value it attained by assembling all preceding program-relocatable code. It is invalid when used in absolute code.

PSEG	Program	Segment	Directive	PSEG

Syntax [<label>] PSEG [<comment>]

Fields Label Optional; if used, the label is assigned the value placed in the Location Counter.

Operand Optional

Comment Optional

-

Description PSEG begins a program-relocatable segment at the address in the Location Counter. The Location Counter is set to one of the following values:

The maximum value the Location Counter has attained by assembling any preceding block of program-relocatable code.

Zero, if no program-relocatable code was previously assembled.

The PSEG directive is the program-segment counterpart of the DSEG and CSEG directives. Together, the three directives provide a consistent method of defining the various types of relocatable segments. The following sequences of directives are functionally equivalent.

<u>SEQUENCE</u> 1	SEQUENCE 2
DSEG	DSEG
•	•
•	•
<pre> </pre> <pre> </pre> <pre> </pre>	<data-relocatable code=""></data-relocatable>
•	•
•	•
DEND	
CSEG	CSEG
•	•
•	•
<common-relocatable code=""></common-relocatable>	<common-relocatable code=""></common-relocatable>
•	
•	
•	•
CEND	
PSEG	PSEG
	•
•	•
•	
<program-relocatable code=""></program-relocatable>	<program-relocatable code=""></program-relocatable>
•	•
•	
PEND	•
•	•
END	END

REF	External Reference Directive REF
Syntax	[<label>] REF <symbol>[,<symbol>] [<comment>]</comment></symbol></symbol></label>
Fields	Label Optional; if used, the label assumes the current value of the Location Counter.
	Operand Contains one or more symbols, separated by commas, to be used in the operand field of a subsequent source statement.
	Comment Optional
Description	REF provides access to one or more symbols defined in other programs. If a symbol is listed in the REF statement, then a corresponding symbol must also be present in a DEF statement in another source module. If the symbol is not defined in another module, then an error occurs at link edit time. The system generates a summary list of all unresolved refer- ences.
Example	REF ARG1, ARG2
	This example causes the assembler to include symbols ARG1 and ARG2 in the object code so that the corresponding addresses may be obtained from other programs.

RORG Relocatable Origin Directive

Syntax	[<label>] RORG [<exp> [<comment>]]</comment></exp></label>			
Fields	LabelOptional; if used, the label is assigned the same value that is placed in the Location Counter.			
	Operand Optional; when used, the operand must be a relocatable expression (<exp>). It can only contain previously defined symbols.</exp>			
	Comment Optional; may only be used with the operand field.			
Description	 RORG places a value in the Location Counter. If encountered in absolute code, RORG also defines succeeding locations as program-relocatable. The operand usually specifies the value placed in the Location Counter. If the operand is not used, the Location Counter is replaced by: The current maximum length of the program segment of the program, if RORG appears in absolute or program-relocatable code. The maximum length of the data segment if RORG appears in data-relocatable code. The maximum length of the common segment if RORG appears in common-relocatable code. The length of the program-, data-, or common-relocatable segment, at any time during assembly, is determined by either of the following: 			
	 The maximum value the Location Counter has ever attained as a result of the assembly of any preceding block of relocatable code. Zero, if no relocatable code has been previously assembled. 			
	Since the Location Counter begins at zero, the length of a segment and the next available address within that segment are identical. If RORG appears in absolute code, a relocatable operand must be pro- gram-relocatable. In relocatable code, the operand's relocation type (data, common, or program) must match that of the current location counter.			
	In absolute code RORG places the operand value in the Location Counter and changes the Location Counter's relocation type to pro- gram-relocatable. In relocatable code RORG places the operand value in the Location Counter but does not change the Location Counter's relocation type.			
Example 1	RORG \$-10 Overlay ten bytes			
	The \$ symbol contains the value of the current location. This example sets the Location Counter to the current location less ten bytes. The instructions and directives following the RORG directive replace the ten previously assembled words of relocatable code, permitting correction of the program without removing source records. If a label had been included, the label would have been assigned the value placed in the Location Counter.			

•

Example 2 SEG2 RORG

The Location Counter contents depend upon preceding source statements. Assume that after defining data for a program that occupies >44 bytes, an AORG directive initiates an absolute block of code. The absolute block is followed by the RORG directive from the preceding example. This places >0044 in the Location Counter and defines the Location Counter as relocatable. Symbol SEG2 is a relocatable value, >0044. The RORG directive from the above example would have no effect except at the end of an absolute block or a dummy block.

SREF Secondary External Reference Directive S

Syntax [<label>] SREF <symbol>[,<symbol>] [<comment>]

- Fields Label Optional; if used, the label assumes the current value of the Location Counter.
 - **Operand** Contains one or more symbols, separated by commas, to be used in the operand field of a subsequent source statement.

Comment Optional

Description SREF provides access to one or more symbols defined in other programs. Unlike REF, SREF does not require a symbol to have a corresponding symbol listed in a DEF statement of another source module. The SREF'd symbol will be an unresolved reference but no error message will be produced.

Example

SREF ARG1, ARG2

This example causes the link editor to include symbols ARG1 and ARG2 in the object code so that the corresponding addresses may be obtained from other programs.

TEXT	Ini	tialize Text Directive	TEXT
Syntax	[<label>]</label>	TEXT [-]' <string>' [<comment>]</comment></string>	
Fields	Label	Optional; if used, the label is assigned the location the assembler places the first character.	n where
	Operand	Contains a character string of up to 52 characters of in single quotes; it may be preceded by a unar sign.	
	Comment	Optional	
Description	TEXT places one or more characters in successive bytes of memory. The assembler negates the last character of the string when the string is preceded by a minus (-) sign (unary minus).		
Example 1	MSG1 TI	EXT 'EXAMPLE' Message heading	
	This example places the 8-bit ASCII representations of the characters in successive bytes. When the Location Counter is on an even address, the result is >4558 , $>414D$, $>504C$, and $>45xx$. $>xx$, the contents of the rightmost byte of the fourth word, are determined by the next source statement. The label MSG1 is assigned the value of the first byte address, containing >45 .		
Example 2	MSG2 TE	XT -'NUMBER'	
	When the Location Counter is on an even address, the result is $>4E55$ $>4D42$, and $>45AE$. The label MSG2 is assigned the value of the byte address in which $>4E$ is placed.		

TITL	F	Page Title Directive TITL	
Syntax	[<label>]</label>	TITL ' <string>' [<comment>]</comment></string>	
Fields	Label	Optional; if used, the label assumes the current value of the Location Counter.	
	Operand	Contains the title (<string>), a character string of up to 50 characters enclosed in single quotes. The assembler truncates a string longer than 50 characters and prints a truncation error message.</string>	
an a	Comment	Optional; the assembler does not print the comment but does increment the line counter.	
Description	TITL supplies a title to be printed in the heading of each page of the source listing. The title is printed on the next page after TITL is processed, and on subsequent pages until another TITL directive is processed. The TITL directive must be the first source statement submitted to the assembler if a title heading is desired on the listing's first page. This directive is not printed in the source listing.		
Example	ŗ	TITL '**REPORT GENERATOR**'	
		le prints the title **REPORT GENERATOR** in the page the source listing.	

UNL Stop Source Listing Directive

[<label>] UNL [<comment>] Syntax Fields Label Optional; if used, the label assumes the value of the Location Counter. Operand Not used Comment Optional; if used, the assembler does not print the comment. Description UNL halts the source listing output until a LIST directive is processed. It is not printed in the source listing, but the source line counter is incremented. This directive is frequently used in MACRO definitions to inhibit the listing of the macro expansion. It is useful for reducing as-

sembly time and the size of the source listing.

.

5.6 Symbolic Addressing Techniques

The assembler processes symbolic memory addresses for addressing registers. The following example illustrates this type of coding:

SUM	EQU	R33	Assign SUM for
QUAN	EQU	R34	register 33 Assign QUAN for register 34
*	ADD	QUAN, SUM	Add QUAN to SUM Store in SUM

The two initial EQU directives assign meaningful labels to be used as register addresses in the subroutine.

5.7 Assembler Output

This section discusses assembler output, including source listings, error messages, a cross reference listing, and object code.

5.7.1 Source Listing

A source listing shows source statements and the object code they produce.

Each page of the source listing has a title line at the top. Any title supplied by a TITL directive is printed on this line. A page number is printed to the right of the title. A blank line follows the title line; subsequent lines contain the assembled source statements. Each assembled source statement contains a source statement number, a program counter value, the object code assembled, and the source statement as entered. If a source statement produces more than one byte of object code, the assembler prints the program counter value and object code on a separate line for each additional byte. Each added line is printed following the source statement line.

<u>1</u>	<u>2</u> <u>3</u>	<u>4</u>	<u>5</u>	
0018	F156 F157 F158	OA	MOV	R10,R5

The source statement number, 0018 in the example, is a 4-digit decimal number. Source records are numbered in the order in which they are entered including those source records that are not printed in the listing (TITL, LIST, UNL, and PAGE directives are not listed; source records between a UNL directive and a LIST directive are not listed). The difference between two consecutive source record numbers indicates if a source record was entered but not listed.

The next field on a line of the listing contains the program counter value (hexadecimal). In the example, F156 is the program counter value. Not all directives affect the program counter; the field is blank for those directives that do not affect it (the IDT, REF, DEF, EQU, SREF, and END directives leave the program counter field blank).

The third field normally contains a single blank. However, the assembler places a dash in this field when warning errors are detected.

The fourth field contains the hexadecimal representation of the object code, 420A05 in the preceding example. Note that the assembler produces a line containing the program counter value and the assembled object code for each byte of object code. All machine instructions and the BYTE, DATA, and TEXT directives use this field for object code. The EQU directive places the value corresponding to the label in the object code field.

The fifth field contains the characters of the source statement as they were scanned by the assembler. Spacing in this field is determined by the spacing in the source statement. The four source statement fields will be aligned in the listing only when they are aligned in the source statements or when tab characters are used.

5.7.2 Normal Completion Error Messages

The assembler issues two types of error messages: normal completion messages and abnormal completion messages (Section 5.7.3). When the assembler completes an assembly, it indicates any errors it encounters in the assembly listing. The assembler indicates errors following the source line in which they occur. At the end of a module (IDT-END pair), the corresponding messages are printed.

Table 5-3 lists error, warning, and information messages.

NONFATAL ERRORS			
MESSAGE	EXPLANATION/RESPONSE		
WARNING – 'CEND' ASSUMED WARNING – 'DEND' ASSUMED WARNING – 'PEND' ASSUMED WARNING – 'DSEG' ASSUMED	This is a warning that the following two state- ments will produce: CSEG 'DATA' DSEG		
WARNING - SYMBOL TRUNCATED	The maximum length for a symbol is six characters.		
WARNING - STRING TRUNCATED	Check the syntax for the directive in question to determine the maximum length for the string.		
WARNING - TRAILING OPERAND(S)			
WARNING – BYTE VALUE TRUNCATED	A value that is to be used as a byte value was lar- ger than can be loaded into a byte.		
**LAST WARNING			
FATAL ERRORS			
MESSAGE	EXPLANATION/RESPONSE		
ABSOLUTE VALUE REQUIRED DISPLACEMENT TOO BIG	An instruction with an operand with a fixed upper limit was encountered that overflowed this limit.		
INVALID EXPRESSION	This may indicate invalid use of a relocatable symbol in arithmetic.		
EXPRESSION OUT OF BOUNDS	There is a range limit for the value being used that was exceeded.		
DUPLICATE DEFINITION	The symbol appears as an operand of a REF state- ment, as well as in the label field of the source, OR, the symbol appears more than once in the la- bel field of the source.		
INVALID RELOCATION TYPE	The type of variable isn't relocatable.		
INVALID OPCODE	The second field of the source record contained an entry that is not a defined instruction, directive, pseudo-op, DXOP, DFOP, or macro name.		
INVALID OPTION	The option given in the OPTION directive are in- valid.		
INVALID REGISTER VALUE	The given register value is too large or too small.		

Table 5-3. Assembly Listing Errors

FATAL ERRORS (CONTINUED)				
MESSAGE	EXPLANATION/RESPONSE			
INVALID SYMBOL	The symbol being used has invalid characters in it.			
VALUE TRUNCATED	The value used was too big for the field, so it has been truncated.			
SYMBOL USED IN BOTH REF AND DEF	Symbol cannot be both referenced and defined in the same module.			
COPY FILE OPEN ERROR	File does not exist or is already being used.			
EXPRESSION SYNTAX ERROR	Unbalanced parentheses OR invalid operations on relocatable symbols.			
INVALID ABSOLUTE CODE DIRECTIVE	The directive PEND, DEND and CEND have no meaning in absolute code.			
LABEL REQUIRED BLANK MISSING	A blank is needed but one was not found. (Usu- ally the blank is required in column 1.)			
COMMA MISSING	Expected a comma but did not find one. Usually means that more operands were expected.			
COPY FILENAME MISSING INDIRECT (*) MISSING	The indirect addressing (*) was needed.			
SYMBOL REQUIRED OPERAND MISSING	There was no operand field.			
REGISTER REQUIRED	A register should be used rather than a label or an absolute number.			
CLOSE (') MISSING STRING REQUIRED	TEXT directive used with no text following.			
PASS1/PASS2 OPERAND CONFLICT	The symbols in the symbol table did not have the same value in PASS1 and PASS2. Registers and peripheral files should be defined before they are used in an instruction. This error is also produced when the BSS directive is used to define a register name; use EQU instead.			
SYNTAX ERROR				
UNDEFINED SYMBOL	The symbol being used has not been REF'ed or it has been DEF'ed but not used.			
DIVIDE BY ZERO ILLEGAL SHIFT COUNT CANNOT INDEX BY REGISTER ZERO	The shift count being asked for is not valid.			
INFORMATIO	DN MESSAGES			
MESSAGE	EXPLANATION/RESPONSE			
OPCODES REDEFINED	As a result of an MLIB directive, one or more as- sembler opcodes has been redefined by a MACRO within a MACRO directory. You should take action if this is not intended.			
MACROS REDEFINED	As a result of an MLIB directive, one or more cur- rently defined macros has been redefined by a MACRO (of the same name) with a MACRO di- rectory. You should take action if this is not in- tended.			

Table 5-3. Assembly Listing Errors (Concluded)

5.7.3 Abnormal Completion Error Messages

Most abnormal completion error messages are issued by the operating system under which the assembly runs (messages in this category include those concerned with file I/O errors). Refer to the applicable operating system reference manual for detailed information. Table 5-4 lists the abnormal error messages.

UNEXPECTED END OF PARSE
ERROR MAPPING PARSE – ASSEMBLER BUG
INVALID OPERATION ENCOUNTERED
NO OPCODE
INVALID LISTING ERROR ENCOUNTERED
SYMBOL TABLE ERROR
INVALID LIB COMMAND ID
UNKNOWN ERROR PASSED, CODE = XXXX

Table 5-4. Abnormal Completion Error Messages

5.7.4 Cross-Reference Listing

The assembler prints an optional cross-reference listing following the source listing, as specified by the assembler OPTION directive. The format of the listing is shown in Figure 5-2.

LABEL	VALUE	DEFN	REFER	ENCES		
ADDT	01A8	0325	0314			
ADSR D	01A0	0316	0342	0343	0348	0349
GT	0006	0997				
OBTCHN R		0088				
SQUIB U			0127	0233		

Figure 5-2. Cross-Reference Listing Format

As Figure 5-2 shows,

- The assembler prints each symbol defined or referenced in the assembly in the label column. If a single character follows the symbol, it represents the symbol attribute. These symbol-attribute characters and their meanings are listed in Table 5-5.
- The second (value) column contains a four-digit hexadecimal number, the value assigned to the symbol. The number of the statement that defines the symbol appears in
- the third (definition) column. This column is left blank for undefined symbols.
- The fourth (reference) column lists the source statement numbers that reference the symbol. A blank in this column indicates that the symbol was never used.

CHARACTER	MEANING
R	External reference (REF)
D	External definition (DEF)
U	Undefined
М	Macro name
S	Secondary reference (SREF)
L	Force load (LOAD)

Table 5-5. Symbol Attributes

5.8 Object Code

The assembler produces object code that may be linked to other code modules or programs, and loaded directly into the computer. Object code consists of records containing up to 71 ASCII characters. You can correct record data manually for simple temporary changes for debugging. This prevents a lengthy re-assembly but it causes problems if you don't update the source. Figure 5-3 shows an example of object code.

SAMPLE 1 - ACTUAL CODE OUTPUT

K0000TESTPR0G9F006B327BBB5ABB0002BCAFBB5246B0DA2B0000BA242B02A27F113F B2003BA2FFB09A2BFF0BBA222B0AA2B4408B5208BD502BA2F0B0BCFBE32EB78047F0F6F B0292B0A80B0AA2B000AB230FBE2EFBD202BBDE7BFB4DB0203BE206B4202B03727F127F B1004B7D02B04E7B03DAB04D0BE205BD204B7401B050AB72FFB030A9F862*0B7F1D5F 9FFF4BF862BF862BF862BF862BF862BF0067F7A4F ASMMLP 2.1 83.074 TESTPROG 11/28/84 15:59: 3 :

SAMPLE 2 - EXPANDED CODE WITH KEYS (REFERENCE ONLY)

K0000TESTPROG9F006B327BBB5ABB0002BCAFBB5246B0DA2B0000BA242B02A27F113F 1.2 3 4 5 6 7 8 9. 10 *88BF800B71EFBF788BF822B71EF*88BF848B71EF*88BF871B71EFBF788BF89781111F 11 12 13 BFFACB9C019FFFEBF8C47FAD1F 14 15 TESTPROG 11/28/84 15:59: 3 ASMMLP 2.1 83.074 : 16 K - Begins each program 1) 2) 0000 - Bytes of relocable code, always 0 for final linked code 3) TESTPROG - Name from the IDT statement of the program 9 - Address follows 4) F006 - Beginning address B - 16-bit word follows 5) 6) 7) 327B - 16-bit word, MSB first **8**) 7 - Checksum follows F113 - Checksum (2's complement of the sum of all ASCII characters prior to and including 9) the 7 tag) 51.0 F - End of line 10) * - 8-bit byte to follow 11) 12) 8 - Ignore checksum - useful when object code patching 13) 1111 - Any 4 numbers can follow an 8 tag 9 - Address follows 14) FFFE - Address of vector area 15) 16)

: - Last line of object module

Note:

Table 5-6 provides an explanation of the tag characters.

Figure 5-3. Sample Object Code

5.8.1 Object Code Format

Formatted object code contains records made up of fields sandwiched between tag characters. The specific tag character, defined by the assembler or linker, specifies the function of the fields with which it is associated. A tag character occupies the first position on each line of object code and identifies the fields it precedes to the loader. Table 5-6 details the various tag characters and their associated fields. Table 5-7 lists field and tag character information.

TAG CHARACTER	DESCRIPTION
к	Placed at the beginning of each program; followed by two fields.
	 Fields Field one contains the number of bytes of program relocatable code. Field two contains the program identifier assigned to the program by an IDT directive. When no IDT directive is entered, field two is blank.
	The linker uses the program identifier to identify the program, and the number of bytes of program-relocatable code to determine the load bias for the next module or program.
м	Used when data or common segments are defined in the program; followed by three fields.
	 Fields Field one contains the length, in bytes, of data- or common-relocatable code. Field two contains the data or common segment identifier, and field three contains a "common number." The identifier is a six-character field containing the name \$DATA (padded on the right by one blank) for data segments and \$BLANK for blank common segments. If a named common segment appears in the program, an M tag will appear in the object code with an identifier field corresponding to the operand in the defining CSEG directive(s). Field three consists of a four-character hexadecimal number defining a unique common number to be used by other tags that reference or initialize data of that particular segment. For data segments, this common number is always zero. For common segments (including blank common), the common numbers are assigned in increasing order, beginning at one and ending with the number of different common segments. The maximum number of common segments that a program may contain is 127.
1,2	Used with entry addresses.
	 Fields The associated field is used by the linker to determine the entry point in which exe- cution starts when linking is complete.
	Tag character 1 is used when the entry address is absolute; tag character 2 when the address is relocatable. The field lists the address in hexadecimal form.
3,4,X	Tag characters 3, 4, and X are used for external references. Tag character 3 is used when the last appearance of the externally referenced symbol is in program-relocatable code; tag character 4 when it is in absolute code; and the X tag when it is in data- or com- mon-relocatable code. Tag characters 3 and 4 are associated with two fields. Tag character X may identify one additional field.
	Fields - Field one contains the location of the last appearance of the symbol. - Field two contains the symbol itself. - Field three is only used to supply the common number for the X tag.

TAG	
CHARACTER	DESCRIPTION
E	Used for external references. An E tag is used when a nonzero quantity is to be added to a reference.
	 Fields Field 1 identifies the reference by occurrence in the object code (0, 1, 2,). In other words, the value in field one is an index into references identified by 3, 4, V, X, Y and Z tags in the object code. The list is maintained by order of occurrence (i.e., the first entry in the list is the symbol located in field two of the first 3, 4, V, X, Y, or Z tag). Field 2 contains the value to be added to the reference after the reference is resolved.
@	Used for external references of an 8-bit value. It serves the same purpose for 8-bit va- lues that the E-tag serves for 16-bit values.
5, 6, W	Used for external definitions. Tag character 5 is used when the location is program- relocatable. Tag character 6 is used when the location is absolute. Tag character W is used when the location is data- or common-relocatable. The fields are used by the linker to provide the desired linking to the external definition.
	Fields - Field one contains the location of the last appearance of the symbol Field two contains the symbol of the external definition Field three of tag character W contains the common number.
7	Precedes the checksum, and is placed at the end of the set of fields in the record. The checksum is an error detection word and is formed as the record is being written. It is the two's complement of the sum of the 8-bit ASCII values of the characters of the record from the first tag of the record through the checksum tag, 7.
9, A, S, P	Used with load addresses, required for data words that are to be placed at other than the next immediate memory addresses. Tag character 9 is used when the load address is absolute. Tag character A is used when the load address is program-relocatable. Tag character S is used when the load address is data-relocatable. Tag character P is used when the load address is common-relocatable.
	Fields - Field one contains the load address. - Field two is only present for tag character P and contains the common number.
*, B, C, T, N	Used with data words. Tag characters * and B are used when the data is absolute (i.e., an instruction word or a word that contains text characters or absolute constants). Tag * is used for absolute byte data (8 bits) and B is used for absolute word data (16 bits). Tag character C is used for a word that contains a program-relocatable address. Tag character T is used for a word that contains a data-relocatable address. Tag character N is used for a word that contains a common-relocatable address.
	 Fields Field one contains the data word. The linker places the data word in the memory location specified in the preceding load address field or in the memory location that follows the preceding data word. Field two is only used with N and contains the common number.
G, H, J	Used when the symbol table option is specified. Tag character G is used when the lo- cation or value of the symbol is program-relocatable, tag character H is used when the location or value of the symbol is absolute, and tag character J is used when the lo- cation or value of the symbol is data- or common-relocatable.
	 Fields Field one contains the location or value of the symbol. Field two contains the symbol to which the location is assigned. Field three is used with tag character J only and contains the common number.

Table 5-6. Tag Characters (Co	ntinued)	
-------------------------------	----------	--

TAG CHARACTER	DESCRIPTION
U	Generated by the LOAD directive. The symbol specified is treated as if it were the value specified in an INCLUDE command to the linker.
	<u>Fields</u> - Field one contains zeros Field two contains the symbol for which the loader will search for a definition.
V, Y, Z	Used for secondary external references. Tag character V is used when the last appear- ance of the externally referenced symbol is in program-relocatable code; tag character Y when it is in absolute code; and the Z tag when it is in data- or common-relocatable code. Tag characters V and Y are associated with two fields. Tag character Z may identify one additional field.
	Fields Field one contains the location of the last appearance of the symbol. Field two contains the symbol itself. Field three is only used to supply the common number for the Z tag.
8	Also associated with the checksum field, but used when the checksum field is to be ignored.
D	Specifies a load bias. Its lone associated field contains the absolute address that will be used by a loader to relocate object code. The Link Editor does not accept the D tag.
F	Placed at the end of the record. It may be followed by blanks.

Table 5-6. Tag Characters (Concluded)

The end of each record is identified by the tag character 7 followed by the checksum field and the tag character F (this data is described above). The assembler fills the rest of the record with blanks and a sequence number and begins a new record with the appropriate tag character.

The last record of an object module has a colon (:) in the first character position of the record, followed by blanks or time and date identifying data.

Table 5-7 defines the object record format and tags.

AG	1ST FIELD	2ND FIELD	3RD FIELD
		ODULE DEFINITION	
K	PSEG Length DSEG Length	Program ID (8)	
M	DSEG Length	\$DATA	0000
M M	Blank Common Length CSEG Length	\$BLANK Common Name (6)	Common # Common #
171		RY POINT DEFINITION	
1	Absolute Address	E DEFINITION	1
2	P-R Address		
		LOAD ADDRESS	
9 A S P	ABSOLUTE ADDRESS		
A	P-R Address		
5	D-R Address C-R Address	Common or CBSEG #	
			1
*	Absolute 8-bit Value (2)		1
В	Absolute 16-bit Value		
Ċ T	P-R Address		1
Ţ	D-R Address	0.00050.0	1
N	C-R Address	Common or CBSEG #	l
		ERNAL DEFINITIONS	
6	Absolute Value	Symbol (6) Symbol (6)	
5 W	D-R/C-R Address	Symbol (6)	Common #
		ERNAL REFERENCES	
3	P-R Address of Chain	Symbol (6)	I
4	Absolute Address of Chain	Symbol (6)	1
3 4 X E	D-R/C-R Address of Chain	Symbol (6) Symbol (6)	Common *
E	Symbol Index Number	Absolute Offset	
@	Symbol Index Number	Offset (2)	Mask (2)
<u> </u>	P-R Address	MBOL DEFINITIONS	·
G H	Absolute Value	Symbol (6) Symbol (6)	
ij	D-R/C-R Address	Symbol (6) Symbol (6)	Common #
		RCE EXTERNAL LINK	· · · · · · · · · · · · · · · · · · ·
U	0000	Symbol (6)	
	SECONDA	RY EXTERNAL REFERENCE	
V	P-R Address of Chain Entry	Symbol (6)	
Y,	Absolute Address of Chain	Symbol (6) Symbol (6)	
<u>Z</u>	D-R/C-R Address of Chain		Common #
7	L Value	CHECK SUM	T
_/	Value	NORE CHECK SUM	l
8	Any Value	NUNE CHECK SUM	
0		LOAD BIAS	
D	Absolute Address	LUAD BIAG	1
		END OF RECORD	J
F			
	END	OF OBJECT MODULE	
	1		l

Table 5-7. Object Record Format and Tags

Notes: 1. All field widths are four characters unless otherwise specified by numbers in parenthesis.
 2. If the first tag is 01 (hex), the file is in compressed object format.
 3. P-R Program segment relative (address)
 D-R Data segment relative (address)
 C-R Common segment relative (address)

5.8.1.1 External References in Object Code

The Link Editor allows the use of external references in the object code. (See Section 7.)

5.8.1.2 Changing Object Code

In most cases, changing the object code is not the recommended way to correct errors in a program. All changes or corrections to a program should be made in the source code, then the program should be re-assembled. Failure to follow this procedure can make subsequent program correction or maintenance impossible. The information in the following paragraphs is intended for those rare instances when re-assembly is not possible. Any changes made directly to the object code should be thoroughly documented so that the programmers who come later can see what the program actually does, not what the source code says that it does.

To correct the object code without re-assembling a program, change the object code by changing or adding one or more records. One additional tag character is recognized by the loader to permit specifying an abolute address that will be used to relocate object code. The additional tag character, D, may be used in object records changed or added manually.

Tag character D is followed by a load bias (offset) value. The loader uses this value instead of the load bias computed by the loader itself. The loader adds the load bias to all relocatable entry addresses, external references, external definitions, load addresses, and data. The effect of the D tag character is to specify that area of memory into which the loader loads the program. The tag character D and the associated field must be placed ahead of the object code generated by the assembler.

Correcting the object code may require only changing a character or a word in an object code record. You may duplicate the record up to the character or word in error, replace the incorrect data with the correct data, and duplicate the remainder of the record up to the seven tag character. The changes will cause a checksum error when the checksum is verified as the record is loaded, so you must:

- Change the 7 tag character to an 8 tag character, in which case the checksum value is ignored, or
- Recalculate the checksum.

When more extensive changes are required, you may write an additional object code record or records. Begin each record with a tag character 9, A, S, or P, followed by an absolute load address or a relocatable load address. This may be an address into which an existing object code record places a different value. The new value on the new record will override the other value when the new record follows the other record in the loading sequence. Follow the load address with a tag character *, B, C, T, or N and an absolute data word or a relocatable data word. Additional data words preceded by appropriate tag characters may follow. When additional data is to be placed at a nonsequential address, write another load address tag characters. When the record is full, or all changes have been written, write tag character F to end the record.

When additional relocatable memory locations are loaded as a result of changes, you must change field one of tag character K, which contains the number of bytes of relocatable code. For example, if the object field written by the assembler contained 1000 hex bytes of relocatable code and you have added eight bytes in a new object record, additional memory locations will be loaded. You must find the K tag character in the object code file and change the value following the tag character from 1000 to 1008; you must also change the tag character 7 to 8 in that record, or recalculate the checksum.

When added records place corrected data in locations previously loaded, the added records must follow the incorrect records. The loader processes the records as they are read from the object file, and the last record that affects a given memory location determines the contents of that location at execution time.

The object code records that contain the external definition fields, the external reference fields, the entry address field, and the final program start field must follow all other object records. An additional field or record may be added to include reference to a program identifier. The tag character is 4, and the hexadecimal field contains zeros. The second field contains the first six characters of the IDT character string. External definitions may be added using tag character 5 or 6 followed by the relocatable or absolute address, respectively. The second field contains the defined symbol, filled to the right with blanks when the symbol contains less than six characters.

Note:

Both object code to be linked and object code to be downloaded can be changed without re-assembling the program. The link editor, though, will not accept tag character D in changed or added object records.

The TMS7000 Assembler

6. Assembly Language Instruction Set

The TMS7000 instruction set contains 61 instructions that control input, output, data manipulation, data comparison, and program flow. The instruction set can be divided into eight functional categories:

- Arithmetic Instructions
- Branch and Jump Instructions
- Compare Instructions
- Control Instructions
- Load and Move Instructions
- Logical Instructions
- Shift Instructions
- I/O Instructions

Note:

TMS70x2 and TMS70Cx2 devices have 256 bytes of on-chip RAM; their register locations range from R0-R255. TMS70x0 and TMS70Cx0 devices have 128 bytes of on-chip RAM; their register locations range from R0-R127.

Topics in this section include:

Sectio	n	Page
6.1	Definitions	6-2
6.2	Addressing Modes	
6.3	Instruction Set Overview	

6.1 Definitions

Table 6-1 lists and defines the symbols used in the instruction set.

SYMBOL	DEFINITION	SYMBOL	DEFINITION
A	Register A or R0 in Register File	В	Register B or R1 in Register File
Rn	Register n of Register File	Pn	Port n of Peripheral File ($0 \le n \le 255$)
S	Source operand	d	Destination operand
Rs	Source register in Register File	Ps	Source register in Peripheral File $(0 \le s \le 255)$
Rd	Destination register in Register File	Pd	Destination in Peripheral File $(0 \le d \le 255)$
Rp	Register pair	iop	Immediate operand
ST	Status Register	SP	Stack Pointer
PC	Program Counter	pcn	Location of the next instruction
\$	Current value of Program Counter	b	Bit number, as in b7 ($0 \le b \le 7$)
offset	Relative Address (offset = ta - pcn)	ta	Target Address (ta = offset + pcn)
@	Indicates an address or label	%	Indicates immediate operand
*	Indicates Indirect Register File Addressing mode	<xaddr></xaddr>	Indicates an extended address operand
?	Binary number	>	Hexadecimal number
MSB	Most significant byte	LSB	Least significant byte
MSb	Most significant bit	LSb	Least significant bit
cnd	Condition	()	Contents of
→	Is assigned to	←	Becomes equal to
[]	Indicates an optional entry. The brackets themselves are not entered.	< >	Indicates something that must be typed in. For example, <offset> indicates that an offset must be entered. The brackets themselves are not entered.</offset>

Table 6-1. TMS7000 Symbol Definitions

6.2 Addressing Modes

TMS7000 Assembly Language supports eight addressing modes, listed in Table 6-2. Addressing modes that use 16-bit operands are sometimes referred to as extended addressing modes.

ADDRESSING MODE		EXAMPLE	
Single Register	LABEL	DEC INC CLR	B R45 R23
Dual Register	LABEL	MOV ADD CMP	B,A A,R17 R32,R73
Peripheral File	LABEL	XORP MOVP	A,P17 P42,B
Immediate	LABEL	AND ANDP BTJO	%>C5,R55 %VALUE,P32 %>D6,R80,LABEL
Program Counter Relative	LABEL1	JMP DJNZ BTJO BTJOP	LABEL A,LABEL %>16,R12,LABEL B,P7,LABEL
Direct Memory	LABEL	LDA CMPA	@>F3D4 @LABEL
Register File Indirect	LABEL	STA	*R43
Indexed	LABEL2	BR	@LABEL(B)

Table 6-2. TMS7000 Addressing Modes

6.2.1 Single Register Addressing Mode

Single Register Addressing mode instructions use a single register that contains an 8-bit operand. The register can be specified as Rn, where n is the Register File number in the range 0–127 or 0–255, depending upon the amount of on-chip RAM available.

A and B can denote R0 and R1, respectively. Single Register Addressing mode instructions that use registers A and B are also called *implied operand instructions*.

Single Register Addressing mode instructions that specify Rn are called *single operand instructions*. Figure 6-1 illustrates the object code generated by a single operand instruction for the the following cases:




Figure 6-1. Single Register Addressing Mode Object Code

6.2.2 Dual Register Addressing Mode

Dual Register Addressing mode instructions use a source and a destination register that contain 8-bit operands. Assembly language syntax specifies the source register before the destination register. Figure 6-2 illustrates the byte requirements for all dual addressing instructions including the unique requirements of the Move instructions using this addressing mode.




Figure 6-2. Dual Register Addressing Mode Byte Requirements

6.2.3 Peripheral-File Addressing Mode

Peripheral-File Addressing mode instructions perform I/O tasks. Each PF register is an 8-bit port that can be referred to as Pn.

Four instructions use Peripheral-File Addressing mode:

- MOVP,
- ANDP,
- ORP, and
- XORP.

These instructions may use Register A or B as the source register and Pn as the destination register. MOVP may also be executed using Pn as the source register and A or B as the destination register. (BTJOP and BTJZP are also Peripheral-File instructions but they have a different format.) Figure 6-3 illustrates the byte requirements of the instructions using the Peripheral-File Addressing mode.




Figure 6-3. Peripheral-File Addressing Mode Byte Requirements

6.2.4 Immediate Addressing Mode

Immediate Addressing mode instructions use an immediate 8-bit operand. The immediate operand can be a constant value or a label preceded by a percent sign (%). The MOVD instruction uses 16-bit immediate operands in two special formats. Figure 6-4 illustrates the simplest case of an instruction using this mode.




Figure 6-4. Immediate Addressing Mode Object Code

6.2.5 Program Counter Relative Addressing Mode

All Jump instructions use Program Counter Relative Addressing mode. The assembly language source statement for a jump instruction always includes a target address (ta). The microcomputer uses the target address to calculate an offset as follows: offset = ta - pcn, where **pcn** is the location of the next instruction and $-128 \le ra \le 127$. Figure 6-5 illustrates object code generated by a Jump instruction.




Figure 6-5. Program Counter Relative Addressing Mode Object Code

6.2.6 Direct Memory Addressing Mode

Direct Addressing mode instructions use a 16-bit address that contains the operand. The 16-bit address is preceded by an @ sign and can be written as a constant value or as a label. Figure 6-6 shows how the object code produced by an instruction using the Direct Memory Addressing mode generates a 16-bit effective address.




Figure 6-6. Direct Memory Addressing Mode Object Code

6.2.7 Register File Indirect Addressing Mode

Register File Indirect Addressing mode instructions use the contents of a register pair as a 16-bit effective address. The indirect Register File address is written as a register number (Rn) preceded by an asterisk (*), i.e.: *Rn. The LSB of the address is contained in Rn, and the MSB of the address is contained in the previous register (Rn-1). Figure 6-7 shows how the object code produced by an instruction using Register File Indirect Addressing mode generates a 16-bit effective address.




Figure 6-7. Register File Indirect Addressing Mode Object Code

6.2.8 Indexed Addressing Mode

Indexed Addressing mode instructions generate a 16-bit address by adding the contents of the B Register to a 16-bit direct memory address. The assembly language statement for the Indexed Addressing mode contains the direct memory address written as a 16-bit constant value or a label, preceded by an @ sign and followed by a B in parentheses: @LABEL(B). The addition automatically transfers any carries into the MSB. Figure 6-8 illustrates how the object code produced by an instruction using the Indexed Addressing mode generates a 16-bit effective address. Do not confuse this mode with the MOVD (Move Double) instruction's addressing mode.




Figure 6-8. Indexed Addressing Mode Object Code

6.3 Instruction Set Overview

Table 6-3 lists all instruction formats, opcodes, byte lengths, cycles/instruction, operand types, status bits affected, and an operational description.

The TMS7000 Assembly Language instructions are presented in alphabetical order following the instruction overview table. All instructions may have optional labels preceding the mnemonic and comments following the operands. Labels, mnemonics, operands, and comments must be separated by at least one space:

START MOVP %>00,P0 Initialize to single chip

The byte count for each instruction may be determined from its instruction type and its operands.

м	NEMONIC	OPCODE	BYTES	CYCLES Tc(C)	cs	TA N	TUS Z	ı	OPERATION DESCRIPTION
ADC	B,A Rs,A Rs,B Rs,Rd %iop,A %iop,B %iop,Rd	69 19 39 49 29 59 79	1223223	5 8 8 10 7 7 9	R	R	R	X	(s) + (d) + (C) → (d) Add the source, destination, and carry bit together. Store at the destination address.
ADD	B,A Rs,A Rs,B Rs,Rd %iop,A %iop,B %iop,Rd	68 18 38 48 28 58 78	1223223	5 8 8 10 7 9	R	R	R	x	(s) + (d) → (d) Add the source and destination operands at the destination address.
AND	B,A Rs,A Rs,B Rs,Rd %iop,A %iop,B %iop,Rd	63 13 33 43 23 53 73	1223223	5 8 10 7 9	0	R	R	x	(s) .AND. (d) → (d) AND the source and destination operands together and store at the destination address.
ANDP	A,Pd B,Pd %iop,Pd	83 93 A3	2 2 3	10 9 11	0	R	R	x	(s) .AND. (Pn) → (Pn) AND the source and destination operands together, and store at the destination address.
(1) ВТЈО	B,A,Ofst Rn,A,Ofst Rn,B,Ofst Rn,Rd,Ofst %iop,A,Ofst %iop,B,Ofst %iop,Rn,Ofst	66 16 36 46 26 56 76	2334334	7 (9) 10 (12) 10 (12) 12 (14) 9 (11) 9 (11) 11 (13)		R	R	x	If (s) AND. (d) \neq 0, then (PC) + offset \rightarrow (PC) If the AND of the source and destination operands \neq 0, the PC will be modified to include the offset.
	P A,Pn,Ofst B,Pn,Ofst %≥iop,Pn,Ofst	86 96 A6	3 3 4	11 (13) 10 (12) 12 (14)			R		If (s) AND. (Pn) \neq 0, then (PC) + (offset) \rightarrow (PC) If the AND of the source and destination operands \neq 0, the PC will be modified to include the offset.
(1) BTJZ	B,A,Ofst Rn,A,Ofst Rn,B,Ofst Rn,Rf,Ofst %>iop,A,Ofst %>iop,B,Ofst %>iop,Rn,Ofst	67 17 37 47 27 57 77	2334334	7 (9) 10 (12) 10 (12) 12 (14) 9 (11) 9 (11) 11 (13)		R	R	×	If (s) .AND. NOT(d) \neq 0, then (PC) + (offset) \rightarrow (PC) If the AND of the source and NOT(destina- tion operands \neq 0, the PC will be modi- fied to include the offset.

Table 6-3. TMS7000 Family Instruction Overview

Note: Add two to cycle count if branch is taken.

- Legend:0Status Bit set always to 0.1Status Bit set always to 1.RStatus Bit set to a 1 or a 0 depending on results of operation.xStatus Bit not affected.bBit () affected.OfstOffset

6-9

М	NEMONIC	OPCODE	BYTES	CYCLES T _C (C)	cs	TA N	TUS Z	1	OPERATION DESCRIPTION
(1) BTJZP	A, Pn, Ofst B, Pn, Ofst %>iop, Pn, Ofst	87 97 A7	3 3 4	11 (13) 10 (12) 12 (14)	0	R	R	x	If (s) .AND. NOT(Pn) \neq 0, then (PC) + offset \rightarrow (PC) If the AND of the source and NOT(desti- nation) operands \neq 0, the PC will be mo- dified to include the offset.
BR	@Label @Label(B) *Rn	8C AC 9C	3 3 2	10 12 9	x	x	x	х	(d) → (PC) The PC will be replaced with the contents of the destination operand.
CALL	@Label @Label(B) *Rn	8E AE 9E	3 3 2	14 16 13	x	x	х	x	$(SP) + 1 \rightarrow (SP)$ $(PC MSB) \rightarrow (Stack)$ $(SP) + 1 \rightarrow (SP)$ $(PC LSB) \rightarrow (Stack)$ $Operand Address \rightarrow (PC)$
CLR	A B Rd	85 C5 D5	1 1 2	5 5 7	0	0	1	x	$0 \rightarrow (d)$ Clear the destination operand.
CLRC		B0	1	6	0	R	R	x	0 → (C) Clears the carry bit.
СМР	B,A Rn,A Rn,B Rn,Rn %iop,A %iop,B %iop,Rn	6D 1D 3D 4D 2D 5D 7D	1 2 3 2 3 2 3	5 8 10 7 9	R	R	R	x	(d) - (s) computed Set flags on the result of the source operand subtracted from the destination operand.
СМРА	@Label @Label(B) *Rn	8D AD 9D	3 3 2	12 14 11	R	R	R	x	(A) - (s) computed Set flags on result of the source operand subtracted from A.
DAC	B,A Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	6E 1E 3E 4E 2E 5E 7E	1 2 3 2 2 3	7 10 10 12 9 9 11	R	R	R	x	(s) + (d) + (C) \rightarrow (d) (BCD) The source, destination, and the carry bit are added, and the BCD sum is stored at the destination address.
DEC	A B Rd	B2 C2 D2	1 1 2	5 5 7	R	R	R	x	(d) - 1 → (d) Decrement destination operand by 1.
DECD	A B Rp	BB CB DB	1 1 2	9 9 11	R	R	R	x	(rp) - 1 → (rp) Decrement register pair by 1. C = 0 on 0 - FFFF transition.
DINT		06	1	5	0	0	0	0	0 → (global interrupt enable bit) Clear the I bit.

Table 6-3. TMS7000 Family Instruction Overview (Continued)

Note: Add two to cycle count if branch is taken.

Legend:0Status Bit set always to 0.1Status Bit set always to 1.RStatus Bit set to a 1 or a 0 depending on results of operation.xStatus Bit not affected.bBit () affected.OfstOffset

M	INEMONIC	OPCODE	BYTES	CYCLES ^T c(C)		STA' N			OPERATION DESCRIPTION
(1) DJNZ	A,Ofst B,Ofst Rd,Ofst	BA CA DA	223	7 (9) 7 (9) 9 (11)		×	x	×	(d) - 1 → (d); If (d) ≠ 0, (PC) + (offset) → (PC)
DSB	B,A Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	6F 1F 3F 4F 2F 5F 7F	1 2 3 2 2 3	7 10 10 12 9 9 11	R	R	R	x	(d) - (s) - 1 + (C) \rightarrow (d) (BCD) The source operand is subtracted from the destination; this sum is then reduced by 1 and the carry bit is then added to it. The result is stored as a BCD number.
EINT		05	1	5	1	1	1	1	1 → (global interrupt enable bit) Set the I bit.
IDLE		01	1	6	x	x	x	x	(PC) → (PC) until interrupt (PC) + 1 → (PC) after return from interrupt Stops μ C execution until an interrupt.
INC	A B Rd	B3 C3 D3	1 1 2	5 5 7	R	R	R	x	(d) + 1 → (d) Increase the destination operand by 1.
INV	A B Rd	B4 C4 D4	1 1 2	5 5 7	0	R	R	x	NOT(d) \rightarrow (d) 1's complement the destination operand.
JMP	Ofst	EO	2	7	x	x	x	x	(PC) + (offset) → (PC) The PC is modified by an offset to create a new PC value.
(1) JC JGE JGT JHS JL JNC JNE JNE JPZ JZ	Ofst Ofst Ofst Ofst Ofst Ofst Ofst Ofst	E3 E2 E5 E4 E3 E7 E6 E6 E6 E4 E5 E2	222222222222222222222222222222222222222	5 (7) 5 (7)	-	X	x	x	If conditions are met, then (PC) + offset → (PC) If the needed conditions are met, the PC is modified by the offset to form a new PC value.
LDA	@Label @Label(B) *Rn	8A AA 9A	3 3 2	11 13 10		R	R	x	(s) → (A) Move the source operand to A.

Table 6-3. TMS7000 Family Instruction Overview (Continued)

Note: Add two to cycle count if branch is taken.

Legend: 0 Status Bit set always to 0. 1 Status Bit set always to 1. R Status Bit set to a 1 or a 0 depending on results of operation.

x b Status Bit not affected.

b Bit () affected. Ofst Offset

М	NEMONIC	OPCODE	BYTES	CYCLES T _C (C)			TUS Z		OPERATION DESCRIPTION
LDSP		0D	1	5	x	x	x	x	(B) → (SP) Load SP with Register B's contents.
MOV	A, B A, Rd B, A B, Rd Rs, A Rs, B Rs, Rd %>iop, A %>iop, B %>iop, Rd	C0 D0 62 D1 12 32 42 22 52 72	1212223223	6 857 88 107 79	0	R	R	×	(s) → (d) Replace the destination operand with the source operand.
MOVD	%>iop,Rp %>iop(B),Rp Rp,Rp	88 A8 98	4 4 3	15 17 14	0	R	R	x	(rp) → (rp) Copy the source register pair to the destination register pair.
MOVP	A,Pd B,Pd %>iop,Pd Ps,A Ps,B	82 92 A2 80 91	2 2 3 2 2	10 9 11 9 8	0	R	R	×	(s) → (d) Copy the source operand into the destina- tion operand.
MPY	B,A Rs,A Rs,B Rn,Rn %>iop,A %>iop,B %>iop,Rn	6C 1C 3C 4C 2C 5C 7C	1 2 2 3 2 2 3	44 47 49 46 46 48	0	R	R	x	(s) \times (d) \rightarrow (A,B) Multiply the source and destination oper- ands, store the result in Registers A (MSB) and B (LSB).
NOP		00	1	5	x	x	x	x	$(PC) + 1 \rightarrow (PC)$ Add 1 to the PC.
OR	B,A Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	64 14 34 44 24 54 74	1 2 2 3 2 2 3 3	5 8 10 7 7 9				x	(s) .OR. (d) \rightarrow (d) Logically OR the source and destination operands, and store the results at the desti- nation address.
ORP	A,Pd B,Pd %>iop,Pd	84 94 A4	2 2 3	10 9 11	0	R	R	x	(s) .OR. (d) \rightarrow (d) Logically OR the source and destination operands, and store the results at the des- tination address.
POP	A B Rd	89 C9 D9	1 1 2	6 6 8	0	R	R	x	$(Stack Top) \rightarrow (d)$ $(SP) -1 \rightarrow (SP)$ Copy the last byte on the stack into the destination address.

Table 6-3. TMS7000 Family Instruction Overview (Continued)

Note: Add two to cycle count if branch is taken.

Legend:
O Status Bit set always to 0.
1 Status Bit set always to 1.
R Status Bit set to a 1 or a 0 depending on results of operation.
x Status Bit not affected.
b Bit () affected.

M	INEMONIC	OPCODE	BYTES	CYCLES T _C (C)	STATUS C N Z I	OPERATION DESCRIPTION
POP	ST	08	1	6	ORRx	(Stack Top) (Status Register) (SP) - 1 → (SP) Replace the Status Register with the last byte of the stack.
PUSH	A B Rs	88 C8 D8	1 1 2	6 6 8	ORRx	(s) → (Stack) (SP) + 1 → (SP) Copy the operand onto the stack.
PUSH	ST	OE	1	6	ORRX	(Status Register) \rightarrow (Stack) (SP) + 1 \rightarrow (SP) Copy the Status Register onto the stack.
RETI		ОВ	1	9	Loaded from the stack	Stack → (PC) LSByte (SP) - 1 → (SP) Stack → (PC) MSByte (SP) - 1 → (SP) Stack → Status Register (SP) - 1 → (SP)
RETS		0A	1	7	* * * *	$(Stack) \rightarrow (PC LSB)$ $(SP) - 1 \rightarrow (SP)$ $(Stack) \rightarrow (PC MSB)$ $(SP) - 1 \rightarrow (SP)$
RL	A B Rd	BE CE DE	1 1 2	5 5 7	b7RRx	Bit(n) → Bit(n + 1) Bit(7) → Bit(0) and Carry
RLC	A B Rd	BF CF DF	1 1 2	5 5 7	b7RRx	Bit(n) → Bit(n + 1) Carry → Bit(0) Bit(7) → Carry
RR	A B Rd	BC CC DC	1 1 2	5 5 7	bORR x	Bit(n + 1) → Bit(n) Bit(0) → Bit(7) and Carry
RRC	A B Rd	BD CD DD	1 1 2	5 5 7	b0RRx	$\begin{array}{ll} Bit(n + 1) & \rightarrow Bit(n) \\ Carry & \rightarrow Bit(7) \\ Bit(0) & \rightarrow Carry \end{array}$
SBB	B,A Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	6B 1B 3B 4B 2B 5B 7B	1 2 3 2 3 3	5 8 10 7 7 9	RRRx	(d) - (s) - 1 + (C) \rightarrow (d) Destination minus source minus 1 plus carry; stored at the destination address.
SETC		07	1	5	101x	1 → (C) Set the carry bit.

Table 6-3. TMS7000 Family Instruction Overview (Continued)

Note: Add two to cycle count if branch is taken.

Legend:
O Status Bit set always to 0.
1 Status Bit set always to 1.
R Status Bit set to a 1 or a 0 depending on results of operation.
x Status Bit not affected.
b Bit () affected.

M	INEMONIC	OPCODE	BYTES	CYCLES T _C (C)	c	STA' N	TUS	} 1	OPERATION DESCRIPTION
STA	@Label @Label(B) *Rd	8B AB 9B	3 3 2	11 13 10	0	R	R	x	(A) → (d) Store A at the destination.
STSP		09	1	6	x	x	x	X	(SP) \rightarrow (B) Copy the SP into Register B.
SUB	B,A Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	6A 1A 3A 4A 2A 5A 7A	1 2 2 3 2 2 3 3 2 3	5 8 10 7 9	R	R	R	X	(d) - (s) → (d) Store the destination operand minus the source operand into the destination.
SWAP	A B Rn	B7 C7 D7	1 1 2	8 8 10	R	R	R	х	d(Hn,Ln) → d(Ln,Hn) Swap the operand's hi and lo nibbles.
TRAP	0-23	E8-FF	1	14	×	×	x	×	$(SP) + 1 \rightarrow (SP)$ $(PC MSB) \rightarrow (Stack)$ $(SP) + 1 \rightarrow (SP)$ $(PC LSB) \rightarrow (Stack)$ $(Entry Vector) \rightarrow (PC)$
TSTA		BO	1	6	0	R	R	x	0 → (C) Set carry bit; set sign and zero flags on the value of Register A.
тѕтв		C1	1	6	0	R	R	x	0 → (C) Set carry bit; set sign and zero flags on the value in Register B.
хснв	A Rn	B6 D6	1 2	6 8	0	R	R	х	(B) $\leftarrow \rightarrow$ (d) Swap the contents of Register B with (d).
XOR	B,A Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	65 15 35 45 25 55 75	1 2 2 3 2 2 3 2 3	5 8 10 7 7 9	0	R	R	×	(s) .XOR. (d) → (d) Logically exclusive OR the source and destination operands, store at the destination address.
XORP	A,Pd B,Pd %≥iop,Pd	85 95 A5	2 2 3	10 9 11	0	R	R	x	(s) .XOR. (Pn) → (Pn) Logically exclusive OR the source and destination operands, store at the destination.

Table 6-3. TMS7000 Family Instruction Overview (Concluded)

Note: Add two to cycle count if branch is taken.

Legend:

Degend:
O Status Bit set always to 0.
1 Status Bit set always to 1.
R Status Bit set to a 1 or a 0 depending on results of operation.
x Status Bit not affected.
b Bit () affected.

ADC Add with Carry ADC

Syntax	[<label></label>	ADC	<s>,<rd></rd></s>	
Execution	(s) + (R	ld) + (C) →	' (Rd)	
Status Bits Affected	Z S	et to 1 on c et on result et on result		+ (Rd) + (C)
Description				urce, the contents of the destination s the result in the destination register.
		a 0 to the d (increment		ster is equivalent to a conditional in-
	tegers.	For example		on addition of signed or unsigned in- teger in register pair (R2,R3) may be 3) as follows:
	ADD ADC	R3,B R2,A		Low order bytes added High order bytes added
Examples	LABEL1 * * * *	. ADC R	66,R117	Adds the contents of register 66, register 117, and the carry bit, and stores the sum in register 117
	* * *	ADC	Β,Α	Adds the contents of Register B, Register A, and the carry bit, and stores the sum in Register A
	* * *	ADC	%>3C,R29	Adds >3C, contents of register 29, and the carry bit, and stores the sum in register 29

Syntax	[<label>] ADD <s>,<rd></rd></s></label>				
Execution	(s) + (Rd) → (Rd)				
Status Bits Affected	 C Set to 1 on carry-out of (s) + (Rd) Z Set on result N Set on result 				
Description	ADD adds two bytes and stores the result in the destination register. It can be used for signed 2's complement or unsigned addition.				
Examples	LABEL * *	ADD A,B		Adds the contents of Registers A and B, stores the results in B	
	*	ADD	R7,A	Adds the contents of R7 and A, and stores the results in A	
	*	ADD	%TOTAL,R13	Adds the contents of TOTAL to R13 and stores the result in R13	

Syntax [<label>] AND <s>,<Rd>

Execution (s) .AND. (Rd) \rightarrow (Rd)

Status Bits Affected

C ← 0 N Set on result

Z Set on result

Description AND logically ANDs the two 8-bit operands. Each bit in the first operand is ANDed with the corresponding bit in the second operand. This is useful for clearing and resetting bits. If you need to clear a bit in the destination operand, then put a 0 in the corresponding source bit. A 1 in a source bit will not change the corresponding destination bit.

This is the truth table for the AND instruction:

			Source Bit	Destination Bit	AND Result	
			0	0	0	
			0	1	0	
			1	0	0	
			1	1	1	
amples	LABEL	AND	%>1,R12		vhich	ts in R12 except will remain
	*	AND	R7,A	AND the contents of R7 to A and store the contents in A		
	*	AND	B,A			ents of B to A e contents in A

AND

40° #-

Syntax	[<label>] ANDP <s>,<pd></pd></s></label>					
Execution	(s) .AND. (Pd)	(s) .AND. (Pd) → (Pd)				
Status Bits Affected	C ← 0 N Set on re Z Set on re					
Description	ANDP clears one or more bits in a Peripheral-File register. It can reset an individual output line to zero when the source is an immediate oper- and serving as a mask field. Since the peripheral register is read before it is ANDed, it may not work with some peripheral locations which have a different function when reading than when writing. The only valid source operands are A, B, and %>iop .					
Examples	LABEL ANI ANI		Clear bit 5 of Port B (P6) Clear Bit 0 of Port C Data Direction Register (CDDR - P9)			
	ANI	DP A,P33	AND the contents of A and P33 and store in P33			

Syntax	[<label>] BR <xaddr></xaddr></label>
Execution	(XADDR) → (PC)
Status Bits Affected	None
Description	BR branches to any location in the the 64K memory space, including the on-chip RAM. BR supports three extended addressing modes:
	– Direct

- Indirect

Indexed

The powerful concept of computed GOTOs is supported by the BR *Rn instruction. An indexed branch instruction of the form BR @TABLE(B) is an extremely efficient way to execute one of several actions on the basis of a control input. This is similar to the Pascal CASE statement. For example, suppose Register B contains a control value. The program can branch to label ACTION0 if B=0, ACTION1 if B=1, etc, for up to 128 different actions. This technique may also be used to transfer control on character inputs, error codes, etc.

Examples	LABEL1	BR BR	@THERE @TABLE(B)	Direct addressing Indexed addressing
		BR	*R14	Indirect addressing
	LABEL2	EQU MÕV RL		Start execution here Move control input to B Multiply by 2 to get table offset
		BR	@TABLE(B)	
	DISPATCH	EQU JMP JMP	\$ ACTIONO ACTION1	Dispatch table
	ACTIONO	JMP EQU	ACTIONn \$	
	* ACTION1 *	EQU	\$	<code 0="" action="" for=""> <code 1="" action="" for=""></code></code>
	ACTIONn *	EQU	\$	<code action="" for="" n=""></code>

лî £.

Syntax Execution	[<label>] BTJO <s>,<rn>,<offset> If (s [Bit x]) .AND. (Rn [Bit x]) ≠ 0, then (PC) + (offset) → (PC)</offset></rn></s></label>					
Status Bits Affected	C ← 0 N Set on (s) .AND. (Rn) Z Set on (s) .AND. (Rn)					
Description	BTJO tests for at least one bit position that contains a corresponding 1 in each operand. The source operand can be used as a bit mask to test for one or more 1 bits in the specified register. The operands are not changed by this instruction. If a corresponding 1 bit is found, the pro- gram branches to the offset.					
Examples	LABEL * *	BTJO	%>14,R4,ISSET	Jump to ISSET if R4 (bit 2) or R4 (bit 4) is a 1		
	*	BTJO	%>1,A,LOOP	Jump to LOOP if bit O of Register A is a 1		
	* * *	BTJO	R37,R113,START	Jump to START if any 1 bit of R113 corre- sponds to a 1 bit in R37		

BTJOP Bit Test and Jump If One - Peripheral BTJOP

Syntax	[<label>] BTJOP <s>,<pn>,<offset></offset></pn></s></label>							
Execution	If (s [Bit >	If (s [Bit x]) .AND. (Pn [Bit x]) \neq 0, then (PC) + (offset) \rightarrow (PC)						
Status Bits Affected	C ← 0 N Set on (s) .AND. (Pn) Z Set on (s) .AND. (Pn)							
Description	BTJOP tests for at least one bit position that contains a corresponding 1 in each operand. The source operand can be used as a bit mask to test for at least one 1 bit in the Peripheral-File register.							
Examples	LABEL * * *	BTJOP	%>81,P4,THERE	Jump to THERE if bit 0 or bit 7 of Port A contain a 1				
	* * *	BTJOP	%>FF,P10,STORE	Test all bits of Port D Data (P10); jump to STORE if any of the bits are 1s				
у Э	* * *	BTJOP	B,P50,AGAIN	Jump to AGAIN if any 1 bit of P50 corresponds to any 1 bit of the B Register				

BTJZ	Bit Test	Zero BTJZ				
Syntax	[<label>] BTJZ</label>	<s>,<rn>,<offs< th=""><th>et></th></offs<></rn></s>	et>			
Execution	lf (s [Bit x]) .ANI	D. NOT(Rn [Bit x])	\neq 0, then (PC) + (offset) → (PC)			
Status Bits Affected	C ← 0 N Set on (s) .AND. (NOT Rn) Z Set on (s) .AND. (NOT Rn)					
Description	BTJZ tests for at least one bit position which has a 1 in the source and a 0 in the destination. The source operand can be used as a bit mask to test for zero bits in the specified register. The operands are un- changed by this instruction. The jump is calculated starting from the opcode of the instruction just after the BTJZ.					
Examples	LABEL BTJZ * * * *	A,R23,ZERO	If any 1 bits in A correspond to 0 bits in R23 then jump to ZERO to 0 bits in R23 then jump to ZERO			
	BTJZ	%>FF,A,NEXT	If A contains any O bits, jump to NEXT			
	BTJZ * *	R7,R15,OUT	If any 0 bits in R15 correspond to 1 bits in R7, jump to OUT			

DIJZY	Bit Test	and Ju	<u>ump if Zero - Pe</u>	eripheral BTJZP			
Syntax	[<label></label>) BTJZP	o <s>,<pn>,<offset></offset></pn></s>				
Execution	lf (s [Bit	x]) .AND	. NOT(Pn [Bit x]) ≠ 0,	then (PC) + (offset) \rightarrow (PC)			
Status Bits Affected	N S		AND. (NOT Pn) AND. (NOT Pn)				
Description	an 0 in t a bit mas ands are	BTJZP tests for at least one bit position which has a 1 in the source and an 0 in the Peripheral-File register. The source operand can be used as a bit mask to test for zero bits in the Peripheral-File register. The oper- ands are unchanged by this instruction. The jump is calculated starting from the opcode of the instruction just after the BTJZP.					
Examples	LABEL * *	BTJZP	%>21,P4,THERE	Jump to THERE if P4 (bit 0) or P4 (bit 5) is 0			
	*	BTJZP	%>FF,P28,STORE	Jump to STORE if P28 contains any Os			
	* * *	BTJZP	B,P37,NEXT	Jump to NEXT if P37 contains any 0 bits corresponding to 1 bits in Register B			

Syntax	[<label>]</label>	CALL	<xaddr></xaddr>			
Execution	$(SP) + 1 \rightarrow (SP)$ $(PC MSB) \rightarrow (stack)$ $(SP) + 1 \rightarrow (SP)$ $(PC LSB) \rightarrow (stack)$ $(XADDR) \rightarrow (PC)$					
Status Bits Affected	None					
Description	CALL invokes a subroutine and pushes the PC contents on the stack. The operand indicates the starting address of the subroutine. Use the PUSH and POP instructions to save, pass, or restore Status or register values. The extended addressing modes of the CALL instruction allow powerful transfer of control functions.					
Examples	LABEL	CALL	@LABEL4	Direct addressing		
		CALL	@LABEL5(B)	Indexed addressing		
		CALL	*R12	Indirect addressing		

Syntax	[<label>]</label>	CLR	<rd></rd>			
Execution	0 → (Rd)					
Status Bits Affected	C ← C N ← C Z ← 1	ŀ				
Description	CLR clears	or initi	ializes any	file regis	ter including	Registers A and B.
Examples	LABEL	CLR	В	Clear	Register	В
		CLR	A	Clear	Register	A
		CLR	R105	Clear	register	105

Syntax	[<label>] CLRC</label>					
Execution	Set status bits					
Status Bits Affected	 C ← 0 N Set on value of Register A Z Set on value of Register A 					
Description	CLRC clears the carry flag. This may be required before an arithmetic or rotate instruction. The logical and move instructions typically clear the carry bit. The CLRC opcode is equivalent to the TSTA opcode.					
Example	LABEL CLRC Clear the carry bit					

СМР	Compare	СМР

Syntax	[<label>]</label>	СМР	<s>,<rn></rn></s>	

Execution (Rn) - (s) computed but not stored

Status Bits Affected

C	1 if (Rn) <u>></u> (s)
N	Sign of result
Ζ	1 if (Rn) = (s)

Description CMP compares the destination operand to the source operand and sets the status bits. The CMP instruction is usually used in conjunction with a Jump instruction; Table 6-4 shows which Jump instructions can be used on status conditions set by CMP execution.

Table 6-4.	Compare	Instruction	Examples -	Status	Bit Values

(S)	(Rn)	(Rn)-(S)	С	N	Z	INST	RUCTI	ONS T	HAT \	NILL J	UMP
FF	00	01	0	0	0	JL	JNC	JNE	JNZ	JP	JPZ
00	FF	FF	1	1	0	JHS	JC	JNE	JNZ	JN	
00	7F	7F	1	0	0	JHS	JC	JNE	JNZ	JN	JPZ
81	00	7F	0	0	0	JL	JNC	JNE	JNZ	JN	JPZ
00	81	81	1	1	0	JHS	JC	JNE	JNZ	JN	
80	00	80	0	1	0	JL	JNC	JNE	JNZ	JN	
00	80	80	1	1	0	JHS	JC	JNE	JNZ	JN	
7F	80	01	1	0	0	JHS	JC	JNE	JNZ	JN	JPZ
80	7F	FF	0	1	0	JL	JNC	JNE	JNZ	JN	
7F	7F	00	1	0	1	JHC	JC	JEQ	JZ	JPZ	
7F	00	81	0	1	0	JL	JNC	JNE	JNZ	JN	

Examples	LABEL *	СМР	R13,R89	Set status bits on result of R89 minus R13
	*	CMP	B,R39	Set status bits on result of R39 minus (B)
	*	СМР	%>03,A	Set status bits on result of (A) minus >03

CMPA Compare Accumulator Extended

[< a	abel>] CMPA <xaddr></xaddr>	
(A)	- (XADDR) computed but not stored	
С	1 if (A) logically <u>></u> (XADDR)	
C N	1 if (A) logically <u>></u> (XADDR) 1 if (A) arithmetically < (XADDR) 1 if (A) = (XADDR)	

CMPA

÷

Description CMPA compares a long-addressed operand to the A register via direct, indirect, or indexed addressing modes. It is especially useful in table lookup programs that store the table either in extended memory or in program ROM. The status bits are set exactly as if Register A were the destination and the addressed byte the source.

Examples	LABEL	CMPA	@TABLE2	Direct addressing
		CMPA	@TABLE(B)	Indexed addressing
		CMPA	*R123	Indirect addressing

Syntax

Execution

Status Bits Affected

DAC	Decimal Add with Carry DAC					
Syntax Execution	[<label>] DAC <s>,<rd></rd></s></label>					
Status Bits Affected	 (s) + (Rd) + (C) → (Rd), Produces a decimal result C 1 if value of (s) + (Rd) + C ≥ 100 N Set on result Z Set on result 					
Description	sumed to operands. to a condi nation on adjust on facilitate a	contair DAC tional i carry) the bin dding	a two BCD o with an imme ncrement of t The DAC ins ary sum of (s multi-byte B0	ed decimal (BCD) form. Each byte is as- ligits. DAC is not defined for non-BCD ediate operand of zero value is equivalent the destination operand (increment desti- struction automatically performs a decimal s) + (Rd) + C. The carry bit is added to CD strings, and so the carry bit must be e first DAC instruction.		
Examples	LABEL * * *	DAC	%>24,A	Add the packed BCD value 24, and the carry bit to the Register A carry bit to Register A		
	* *	DAC	R55,R7	Add the BCD value of R55, and the carry bit to the BCD value of R7		
	* *	DAC	В,А	Add the carry bit to the BCD value in Register B to Register A		

•

4

DEC

Decrement

Syntax	[<label>] DEC <rd></rd></label>					
Execution	(d) - 1	(d) - 1 → (Rd)				
Status Bits Affected	 C 0 if (Rd) decrements from >00 to >FF; 1 otherwise N Set on result Z Set on result 					
Description	DEC subtracts 1 from any addressable operand. It is useful in counting and addressing byte arrays.					
Examples	LABEL	L DEC R102 Decrement R102 by 1				
		DEC	А	Decrement Register A by 1		
	*	DEC	В	Subtract 1 from the contents of Register B		

DECD

Syntax	[<label>] DECD <rp></rp></label>				
Execution	(Rp) - 1 → (Rp)				
Status Bits Affected	 C 0 if most significant byte decrements from >00 to >FF; otherwise, C = 1 N Set on most significant byte of result Z Set on most significant byte of result 				
Description	DECD decrements 16-bit indirect addresses stored in the Register File. Tables longer than 256 bytes may be scanned using this instruction. The JZ (Jump on Zero) command is often used in conjunction with the DECD command. Note that JZ jumps when the MSB equals zero – not just when both bytes equal zero.				
Example	LABEL DECD R51 Decrement (R50,R51) register * pair, R51=LSB				

Syntax	[<label>] DINT</label>						
Execution	0 → (Global interrupt enable status bit)						
Status Bits Affected	$ \begin{array}{rcl} \mathbf{I} & \leftarrow 0 \\ \mathbf{C} & \leftarrow 0 \\ \mathbf{N} & \leftarrow 0 \\ \mathbf{Z} & \leftarrow 0 \end{array} $						
Description	DINT simultaneously disables all interrupts. Since the interrupt enable flag is stored in the Status Register, the POP ST or RETI instructions may re-enable interrupts even though a DINT instruction has been exe- cuted. During the interrupt service, the interrupt enable bit is automat- ically cleared after the old Status Register value has been pushed onto the stack.						
Example	LABEL DINT Disable global interrupt enable bit						

DJNZ Decrement Register and Jump If Not Zero DJNZ

Syntax	[<label>]</label>	DJNZ	<rd>,<offset< th=""><th>></th></offset<></rd>	>		
Execution	(Rd) - 1 → (d) If (Rd) ≠ 0, then (PC) + (offset) → (PC)					
Status Bits Affected	None					
Description	DJNZ is used for looping control. It combines the DEC and the JNZ instructions, providing a faster and more compact instruction. DJNZ does not change the status bits.					
Examples	LABEL *	DJNZ	R15,THERE	Decrement R15. If R15 ≠ 0, jump to THERE		
	*	DJNZ	A,AGAIN	Decrement A; if A \neq 0, jump to AGAIN		
	*	DJNZ	B,BACK	Decrement B; if B \neq 0, jump to BACK		

-

DSB Decimal Subtract with Borrow DSB

Syntax	[<label>] DSB <s>,<rd></rd></s></label>				
Execution	(Rd) - (s) - 1 + (C) \rightarrow (Rd) (decimal result)				
Status Bits Affected	 C 1 no borrow required, 0 if borrow required N Set on result Z Set on result 				
Description	DSB performs multiprecision decimal BCD subtraction. A DSB in- struction with an immediate operand of zero value is equivalent to a conditional decrement of the destination operand. The carry bit func- tions as a borrow bit, so if no borrow in is required, the carry bit should be set to 1. This can be accomplished by executing the SETC instruc- tion.				
Examples	LABEL * *	DSB	R15,R76	R76 minus R15 minus 1 plus the carry bit is stored in R76	
	* * *	DSB	А,В	Register B minus Register A minus 1 plus the carry bit is stored in Register B	
	* *	DSB	B,R7	R7 minus Register B minus 1 plus the carry bit stored in R7	

Syntax	[<label>] EINT</label>
Execution	1 → (Global interrupt enable bit)
Status Bits Affected	$ \begin{array}{rcl} \mathbf{I} & \leftarrow 1 \\ \mathbf{C} & \leftarrow 1 \\ \mathbf{N} & \leftarrow 1 \\ \mathbf{Z} & \leftarrow 1 \end{array} $
Description	EINT simultaneously enables all interrupts. Since the interrupt enable flag is stored in the Status Register, the POP ST or RETI instructions may disable interrupts even though an EINT instruction has been exe- cuted. During the interrupt service, the interrupt enable bit is automat- ically cleared after the old Status Register value has been pushed onto the stack. Thus, the EINT instruction must be included inside the inter- rupt service routine to permit nested or multilevel interrupts.
Example	LABEL EINT All interrupts are enabled.

Syntax	[<label>] IDLE</label>
Execution	(PC) \rightarrow (PC) until interrupt (PC) + 1 \rightarrow (PC) after return from interrupt
Status Bits Affected	None
Description	For NMOS devices, IDLE suspends program operation until either an interrupt or reset occurs. It is the programmer's responsibility to assure that the interrupt enable status bit (and individual interrupt enable bits in the I/O control register) are set before executing the IDLE instruction. Upon return from an interrupt, control passes to the instruction following the IDLE instruction.
	For CMOS devices, the IDLE instruction causes the device to enter one of two low-power modes, which use a fraction of the normal operating power. In Wake-Up mode, the on-chip oscillator remains active, and activating the timer interrupt or the external interrupts (RESET, INT1, or INT3) releases the device from the low-power mode. In Halt mode, using the osc-off clock option, the oscillator and timers are disabled; the device can only be released from Halt mode by an external interrupt or <u>RESET</u> . Using the osc-on clock option in Halt mode, the oscillator continues to operate and only the timers are disabled; the device can only be released from Halt mode by an external interrupt or RESET.
	For more information about low-power modes, see Section 3.5.

Example

LABEL IDLE

6-36

Syntax	[<label>] INC <rd></rd></label>					
Execution	(Rd) + 1	(Rd) + 1 → (Rd)				
Status Bits Affected	 C 1 if (Rd) incremented from >FF to >00; 0 otherwise N Set on result Z Set on result 					
Description	INC increments the value of any register. It is useful for incrementing counters into tables.					
Examples	LABEL	INC	А	Increment Register A by 1		
		INC	В	Register B is increased by 1		
		INC	R43	Register 43 is increased by 1		

Syntax	[<label>]</label>	INV	<rd></rd>			
Execution	NOT(Rd) → (Rd)					
Status Bits Affected		on resi on resi				
Description	INV performs a logical or 1s complement of the operand. A 2's com- plement of the operand can be made by following the INV instruction with an increment (INC). A 1s complement reverses the value of every bit in the destination.					
Examples	LABEL *	INV	A	Invert Register A (Os become 1s, 1s become Os)		
		INV	В	Invert Register B		
		INV	R82	Invert register 82		

Syntax	[<label>] JMP <offset></offset></label>					
Execution	(PC) + (offset) \rightarrow (PC) (The PC contains the address of the instruction immediately following the jump.)					
Status Bits Affected	None					
Description	JMP jumps unconditionally to the address specified in the operand. The second byte of the JMP instruction contains the 8-bit relative address of the operand. The operand address must therefore be within -128 to +127 bytes of the location of the instruction following the JMP instruction. The assembler will indicate an error if the target address is beyond -128 to +127 bytes from the next instruction. For a longer jump the BR (branch) instruction can be used.					
Example	LABEL JMP THERE Load the PC with the address * of THERE					

Syntax	[<label>] J<cnd> <offset> (The PC contains the address of the instruction immediately following the jump.)</offset></cnd></label>
Execution	If tested condition is true, (PC) + (offset) \rightarrow (PC)

Status Bits Affected

None

Description

Conditional Jump Instructions

INSTRUCTION	MNEMONIC	C	Ν	Ζ
Jump if Carry	JC	1	Х	Х
Jump if Equal	JEQ	Х	Х	1
Jump if Higher or Same	JHS	1	X	X
Jump if Lower	JL	0	X	X X X
Jump if Negative	JN	X	1	
Jump if No Carry	JNC	0	X	X
Jump if Not Equal	JNE	Х	Х	0
Jump if Non-zero	JNZ	X	X	0
Jump if Positive	JP	X	0	0
Jump if Positive or Zero	JPZ	Х	0	1
Jump if Zero	JZ	Х	X	1

Use the J<cnd> instructions after a CMP instruction to branch according to the relative values of the operands tested. After MOV, MOVP, LDA, or STA operations, a JZ or JNZ may be used to test if the value moved was equal to zero. JN and JPZ may be used in this case to test the sign bit of the value moved.

Examples	LABEL *	JNC	TABLE	If the carry bit is clear, jump to TABLE
	*	JP	HERE	If the negative and zero flags are clear, jump to HERE
	*	JZ	NEXT	If the zero flag is set, jump to NEXT

LDA	Load Register A LD					
Syntax Execution	-	[<label>] LDA <xaddr> (XADDR) → (A)</xaddr></label>				
Status Bits Affected		et on val	ue loaded ue loaded			
Description		LDA reads values stored anywhere in the full 64K-byte memory space. LDA uses three extended addressing modes:				
		 Direct Addressing mode provides an efficient means of directly accessing a variable in memory. 				
		 Indexed addressing gives an efficient table look-up capability for most applications. 				
	the	use of r		e use of very large look-up ta pointers since any pair of regi		
Examples	LABEL	LDA	@LABEL4	Direct addresing		
		LDA	@LABEL5(B)	Indexed addressing		
		LDA	*R13	Indirect addressing	1	

Syntax	[<label>] LDSP</label>	
Execution	(B) → (SP)	
Status Bits Affected	None	
Description	LDSP copies the contents of Use LDSP to initialize the State	Register B to the Stack Pointer register. ck Pointer.
Example	LABEL LDSP *	Copy Register B to the Stack Pointer

Syntax	[<label>] MOV <s>,<rd></rd></s></label>						
Execution	(s) →	(Rd)					
Status Bits Affected	C N Z		n value loaded n value loaded	-			
Description	be lo	MOV transfers values within the register space. Immediate values may be loaded directly into the registers. A MOV that uses Register A or B as an operand produces shorter and quicker moves.					
Examples	LABEL *	MOV	А,В	Move the contents of Register A to Register B			
	*	MOV	R32,R105	Move the contents of register 32 to register 105			
		MOV	%>10,R3	Move >10 to register 3			

Syntax	[<label>] MOVD <s>,<rp></rp></s></label>
Execution	(s) → (Rp)
Status Bits Affected	C ← 0 N Set on MSb moved Z Set on MSb moved
Description	MOVD moves a two-byte value to the register pair indicated by the destination register number. (Note that Rp should be greater than 0 or the MSb may be lost.) The destination points to the LSB of the destination register pair. The source may be a 16-bit constant, another register pair, or an indexed address. For the latter case, the source must be of the form "%ADDR(B)" where ADDR is a 16-bit constant or address. This 16-bit value is added (via 16-bit addition) to the contents of the B register, and the result placed in the destination register pair. This stores an indexed address into a register pair, for use later in indirect addressing mode. This is not to be confused with the extended addressing instruction @LABEL(B).
Eveneniee	TADEL MOUD AN1224 D2 Load moriston pair D2 D2

Examples	LABEL *	MOVD	%>1234,R3	Load register pair R2,R3 with >1234
	*	MOVD	R5,R3	Copy R4,R5 to R2,R3; R5,R3 = LSB
	* *	MOVD	%TAB(B),R3	Load register pair R2,R3 with the effective address of TAB + B

MOVP	Move to/from Peripheral Register MOVP
Syntax	[<label>] MOVP <s>,<pd> or [<label>] MOVP <ps>,<d></d></ps></label></pd></s></label>
Execution	$(s) \rightarrow (Pd)$ or $(Ps) \rightarrow (d)$
Status Bits Affected	C ← 0 N Set on value moved Z Set on value moved
Description	MOVP transfers values to and from the Peripheral File. This may be used to input or output 8-bit quantities on the I/O ports. The Peripheral File also contains control registers for the interrupt lines, the I/O ports, and the timer controls. The operands supported by this instruction are A, B and %>iop.
	During Peripheral-File instructions, a Peripheral-File port is always read before a write. The read can include output operations such as MOVP A,P6. If this read is undesirable because of hardware configuration, use a STA (Store A) instruction with the memory-mapped address of the peripheral register.
Examples	LABEL MOVP A,P6 Move the contents of * Register A to Port B
	RDPORT MOVP P4,B Move Port A data into * Register B
	LOADD MOVP %>12,P27 Move the hex value 12 into Register 27

Syntax	[<label>]</label>	MPY	<s>,<rn< th=""><th>></th></rn<></s>	>
Execution	(s) × (Rn) → (A,	B) Result a	lways stored in A,B
Status Bits Affected		on MS		(Register A) (Register A)
Description	MPY performs an 8-bit multiply for a general source and destination operand. The 16-bit result is placed in the A, B register pair with the most significant byte in A. Multiplying by a power of two is a conven- ient means of performing double-byte shifts. If a double byte shift is three places or less, then it may be faster to use RLC or RRC instead of multiply. If a single byte needs shifting then it is almost always faster to use RLC or RRC.			
Examples	LABEL *	MPY	R3,A	Multiply (R3) with (A), store result in A, B register pair
· · · · · ·	*	MPY	%>32,B	Multiply >32 with (B), store in register pair A, B
	*	MPY	R12,R7	Multiply (R12) with (R7) and store in A, B register pair

Syntax	[<label>] NOP</label>
Execution	(PC) + 1 → (PC)
Status Bits Affected	None
Description	NOP is useful as a pad instruction during program development, to "patch out" unwanted or erroneous instructions or to leave room for code changes during development. It is also useful in software timing loops.
Example	LABEL NOP

 $\label{eq:syntax} \textbf{Syntax} \qquad [< label>] \quad OR \quad <s>, < Rd>$

Execution (s) .OR. (Rd) \rightarrow (Rd)

Status Bits Affected C N

C ← 0 N Set on result Z Set on result

Description OR logically ORs the two operands. Each bit of the 8-bit result follows the truth table below. The OR operation is used to set bits in a register. If a register needs a 1 in the destination then a 1 is placed in the corresponding bit location in the source operand.

This is the truth table for the OR instruction:

			Source Bit	Destination Bit	OR Result	
			0	0	0	
			0	1	1	
			1	0	1	
			1	1	1	
Examples	LABEL *	OR	A,R12	OR the A store in	Regis R12	ster with R12,
	*	OR	%>OF,A			ole of A to 1s, ibble unchanged
		OR	R8,B	OR (R8) v	vith	(B), store in B

ORP	(DR Pe	eripheral	Register	ORP
Syntax	[<label>]</label>) ORP	<s>,<pd></pd></s>	· .	
Execution	(s) .OR. ((Pd) →	(Pd)		
Status Bits Affected		0 t on res t on res			
Description	and write an individ is read be	the res ual I/O fore it is	ult back to th bit of a perip s ORed, it ma	operand with a Peripheral-File e Peripheral File. This may be us heral register. Since the peripheral y not work with some peripheral I n when reading than when writir	ed to set I register locations
Examples	LABEL	ORP	%>08,P0	Clear interrupt 2	
	*	ORP	A,P39	OR (A) with (P39), sto in P39	ore
	*	ORP	в,Р90	OR (B) with (P90), sto in P90	ore

Syntax	[<label>] POP <rd></rd></label>							
Execution	(Stack top) → (Rd) (SP) - 1 → (SP) (Move value then decrement SP)							
Status Bits Affected	C ← 0 N Set on value POPed Z Set on value POPed							
Description	POP pulls a value from the top of the stack. The data stack can be used to save or pass values, especially during subroutines and interrupt service routines.							
	The Status Register may be replaced with the contents on the stack by the statement POP ST. This one-byte instruction is usually executed in conjunction with a previously performed PUSH ST instruction.							
Examples	LABEL POP R32 Load R32 with top of stack							
	POP ST Load Status Register with * top of stack							

Syntax	[<label>] PUSH <rs></rs></label>						
Execution	(SP) + 1 → (SP) (Rs) → (top of stack) (Increment SP then move value)						
Status Bits Affected	C ← 0 N Set on value PUSHed Z Set on value PUSHed						
Description	PUSH places a value on the top of the stack. The data stack is used to save or pass values, especially during subroutines and interrupt service routines.						
	The Status Register may be pushed on the stack with the statement LABEL PUSH ST. This one-byte instruction is usually executed in conjunction with a subsequently performed POP ST instruction. The Status Register is unaffected.						
Examples	LABEL PUSH A Move (A) to top of stack						
	PUSH ST Move status to top of stack						

6-51

Syntax	[<label>] RETI</label>					
Execution	$(Stack) \rightarrow (PC LSB)$ $(SP) - 1 \rightarrow (SP)$ $(Stack) \rightarrow (PC MSB)$ $(SP) - 1 \rightarrow (SP)$ $(Stack) \rightarrow (ST)$ $(SP) - 1 \rightarrow (SP)$					
Status Bits Affected	Status Register is loaded from the stack					
Description	RETI is typically the last instruction in an interrupt service routine. RETI restores the Status Register to its state immediately before the interrupt occurred and branches back to the program at the instruction boundary where the interrupt occurred. Registers A and B, if used, must be restored to original values before the RETI instruction.					
Example	LABEL RETI Restore to program control					

Syntax Execution	[<label>] RETS (Stack) → (PC LSB) (SP) - 1 → (SP) (Stack) → (PC MSB) (SP) - 1 → (SP)</label>
Status Bits Affected	None
Description	RETS is typically the last instruction in a subroutine. RETS branches to the location immediately following the subroutine call instruction. In the called subroutine there must be an equal number of POPs and PUSHes so that the stack is pointing to the return address and not some other data.
Example	LABEL RETS Return to program control

R	ot	at	θ	Le	ft

Syntax	[<label>]</label>	RL	<rd></rd>	
--------	--------------------	----	-----------	--

Execution

Bit(n) → Bit(n+1) Bit(7) → Bit(0) and carry

Status Bits Affected


Description

C Set to bit 7 of the original operand

N Set on result

Z Set on result

RL circularly shifts the destination contents one bit to the left. The MSb is shifted into the LSb; the carry bit is also set to the original MSb value.



For example, if Register B contains the value >93, then RL changes the contents of B to >27 and sets the carry bit.

Examples

LABEL	RL	R102
	RL	A
	RL	В

Execution

RLC

 $Bit(n) \rightarrow Bit(n+1)$ Carry \rightarrow Bit(0) $Bit(7) \rightarrow Carrv$

Status Bits Α

ffected										d)	e	1	t	0	(Э	(f	-	1	١
---------	--	--	--	--	--	--	--	--	--	---	---	---	---	---	---	---	---	---	---	---	---	---


С Set to bit 7 of the original operand

Ν Set on result

Ζ Set on result

Description

RLC circularly shifts the destination contents one bit to the left and through the carry. The original carry bit contents shift into the LSb, and the original MSb shifts into the carry bit.



For example, if Register B contains the value >93 and the carry bit is a zero, then the RLC instruction changes the operand value to >26 and the carry to one.

ar a

Rotating left effectively multiplies the value by 2. Using multiple rotates, any power of 2 (2, 4, 8, 16,...) can be achieved. This type of multiply is usually faster than the MPY (multiply) instruction. This instruction is also useful in rotates where a value is contained in more than one byte such as an address or in multiplying a large multibyte number by 2. Care must be taken to assure that the carry is at the proper value. The SETC or CLRC instructions may be use to setup the correct value.

Examples

LABEL RLC R72


> RLC А

> RLC в

RR	Rotate Right	RR
Syntax	[<label>] RR <rd></rd></label>	
Execution	Bit(n+1) → Bit(n) Bit(0) → Bit (7) and carry	
Status Bits Affected	 C Set to bit 0 of the original value N Set on result Z Set on result 	

Description

RR circularly shifts the destination contents one bit to the right. The LSb is shifted into the MSb, and the carry bit is also set to the original LSb value.



For example, if Register B contains the value >93, then the "RR B" instruction changes the contents of B to >C9 and sets the carry status bit.

Example

LABEL RR A

Rotate Right Through Carry

[<label>] RRC <Rd> Syntax

Execution

RRC

 $Bit(n+1) \rightarrow Bit(n)$ $\begin{array}{ll} Carry & \rightarrow Bit(7) \\ Bit(0) & \rightarrow Carry \end{array}$

Status Bits Affected


С Set to bit 0 of the original value

N Set on result Ζ

Set on result

Description

RRC circularly shifts the destination contents one bit to the right through the carry. The carry bit contents shift into the MSb, and the LSb is shifted into the carry bit.



For example, if Register B contains the value >93 and the carry bit is zero, then RRC changes the operand value to >49 and sets the carry bit.

When the carry is 0 this instruction effectively divides the value by two. A value of >80 becomes >40. By using this instruction once more, the value can be divided by any power of two. Care must be taken to assure the correct value in the carry bit.

Example

LABEL RRC R32

Syntax	[<label>] SBB <s>,<rd></rd></s></label>				
Execution	(Rd) - (s) - 1 + (C) → (Rd)				
Status Bits Affected	 C Set to 1 if no borrow; 0 otherwise N Set on result Z Set on result 				
Description	SBB performs multiprecision 2's complement subtraction. An SBB in- struction with an immediate operand of zero value is equivalent to a conditional decrement of the destination operand. If $(s)=0$ and $(C)=0$ then (Rd) is decremented, otherwise it is unchanged. A borrow occurs if the result is negative. In this case, the carry bit is set to 0. The carry bit can be thought of as the "no-borrow" bit.				
Examples	LABEL * *	SBB	%>23,B	Subtract (B) from >23, sub- tract 1, add the carry bit; store in Register B	
	*	SBB	Β,Α	(B) minus (A) minus 1 plus the carry bit is stored in Register A	
	* *	SBB	%>33,R6	Subtract (R6) from >33, sub- tract the inverse of the carry bit	

SETC Set Carry

Syntax	[<label>] SETC</label>
Execution	1 → (C)
Status Bits Affected	$ \begin{array}{ccc} \mathbf{C} & \leftarrow 1 \\ \mathbf{N} & \leftarrow 0 \\ \mathbf{Z} & \leftarrow 1 \end{array} $
Description	SETC sets the carry flag (if required) before an arithmetic or rotate in- struction.
Example	LABEL SETC

SETC

Syntax	[<label>] STA <xaddr></xaddr></label>				
Execution	$(A) \rightarrow (XADDR)$				
Status Bits Affected	C ← 0 N Set on value loaded Z Set on value loaded				
Description	STA stores values anywhere in the 64K-byte memory address space. STA uses three extended addressing modes:				
	 Direct Addressing provides an efficient means of directly accessing a variable in memory. Indexed Addressing provides efficient table look-up. Indirect Addressing allows the use of very large look-up tables and the use of multiple memory pointers since any pair of registers can be used as the pointer. 				
Examples	LABEL STA @VALUE Direct addressing				
	STA @TABLE(B) Indexed addressing				
	STA *R13 Indirect addressing				

Syntax	[<label>] STSP</label>	
Execution	(SP) → (B)	
Status Bits Affected	None	

STSP

Description STSP copies the SP to Register B. This instruction can be used to test the stack size. The indexed addressing mode may be used to reference operands on the stack. For example, STSP; then LDA @>0000(B) will put the present value on top of the stack into Register A.

Example LABEL STSP Copy the SP to Register B Subtract

Syntax	[<label>] SUB <s>,<rd></rd></s></label>					
Execution	(Rd) - (s)	(Rd) - (s) → (Rd)				
Status Bits Affected						
Description	SUB performs 2's complement subtraction. The carry bit is set to 0 if a borrow is required. The carry bit could be renamed a "no-borrow" bit in this case.					
Examples	LABEL *	SUB	R19,B	(B) minus (R19) is stored in R19		
	*	SUB	%>76,A	>76 minus (A) is stored in A		
	*	SUB	R4,R9	(R4) minus (R9) stored in R9		

Syntax	[<label>] SWAP <rn></rn></label>							
Execution	Bits (7,6,5,4, / 3,2,1,0) → Bits (3,2,1,0, / 7,6,5,4)							
Status Bits Affected	 C Set to bit 0 of the result or bit 4 of the original N Set on results Z Set on results 							
Description	SWAP exchanges the first four bits with the second four bits. This in- struction is equivalent to four consecutive RL (rotate left) instructions. It manipulates four bit operands, especially useful for packed BCD op- erations.							
Examples	LABEL SWAP R45 Switch Lo and Hi nibbles of R4							
	SWAP A Switch Lo and Hi nibbles of A							
	SWAP B Switch Lo and Hi nibbles of B							

Syntax	[<label>] TRAP <n> where n = 0-23</n></label>
Execution	$\begin{array}{ll} (SP) + 1 & \rightarrow (SP) \\ (PC MSB) & \rightarrow (stack) \\ (SP) + 1 & \rightarrow (SP) \\ (PC LSB) & \rightarrow (stack) \\ (Entry vector) & \rightarrow (PC) \end{array}$
Status Bits Affected	None
Description	Trap is a one-byte subroutine call. The operand <n> is which identifies a location in the trap vector table, addres >FFFF in memory. The contents of the two-byte vector</n>

Trap is a one-byte subroutine call. The operand $\langle n \rangle$ is a trap number which identifies a location in the trap vector table, addresses \rangle FFD0 to \rangle FFFF in memory. The contents of the two-byte vector location form a 16-bit trap vector to which a subroutine call is performed. TRAP is an efficient way to invoke a subroutine. The highest block of memory is the trap vector table, and can contain up to 23 subroutine addresses. The subroutine addresses are stored like all other addresses in memory, with the least significant byte in the higher-addressed location, as shown below.

>FFD0	Trap 23 address	MSB
>FFD1	Trap 23 address	LSB
:	:	:
>FFE0	Trap 15 address	MSB
>FFE1	Trap 15 address	LSB
:	:	:
>FFFA	Trap 2 address	MSB
>FFFB	Trap 2 address	LSB
>FFFC	Trap 1 address	MSB
>FFFD	Trap 1 address	LSB
>FFFE	Trap 0 address	MSB
>FFFF	Trap 0 address	LSB

TRAP VECTOR TABLE

Note that TRAPs 0, 1, 2, and 3 correspond to the hardware-invoked interrupts 0, 1, 2, and 3, respectively. The hardware-invoked interrupts, however, push the Program Counter and the Status Register before branching to the interrupt routine, while the TRAP instruction pushes only the Program Counter. TRAP 0 will branch to the same code executed for a system reset but will not set or clear all the registers like the hardware RESET.

Example LABEL TRAP 15

Syntax

Execution

[<label>] TSTA

C,N,Z bits set

•	

Status Bits Affected	Ň S	- 0 let on value in let on value in		
Description				value in Register A. This Carry) instruction.
Example	LABEL	TSTA	Register	A

in-

Syntax	[<label>] TSTB</label>				
Execution	C,N,Z bits set				
Status Bits Affected	 C ← 0 N Set on value in Register B Z Set on value in Register B 				
Description	TSTB sets the status bits according to the value in Register B. It may be used to clear the carry bit. This instruction is equivalent to the XCHB B (exchange B with B) instruction.				
Example	LABEL TSTB Test Register B				

Exchange with Register B **XCHB** [<label>] XCHB <Rn> Syntax (B) ←→ (Rn) Execution **Status Bits** С ← 0 Affected Ν Set on original contents of B Set on original contents of B Ζ Description XCHB exchanges a register with Register B without going through an intermediate location. The XCHB instruction with the B Register as the operand is equivalent to the TSTB instruction. Exchange Register B with Register A Examples LABEL XCHB Α .

> XCHB R3 Exchange Register B with R3

XCHB

Syntax

Status Bits Affected

Execution

C ← 0 N Set on result Z Set on result

Description XOR performs a bit-wise exclusive OR operation on the operands. The XOR instruction can be used to complement bits in the destination operand. Each bit of the 8-bit result follows the truth table below. This operation can also toggle a bit in a register. If the bit value in the destination needs to be the opposite from what it currently is, then the source should contain a 1 in that bit location.

This is the truth table for the XOR instruction:

			Source Bit	Destination Bit	XOR Result	
			0	0	0	
			0	1	1	
			1	0	1	
			1	11	0	
Examples	LABEL *	XOR	R98,R125	5 XOR (1 store		with (R125), 125
		XOR	%>1,R20	Toggle	e bit	0 in R20
	*	XOR	B,A	XOR (H in A	3) wit	th (A), store

Exclusive OR Peripheral Register XORP XORP

Syntax	[<label></label>] XORF	P <s>,<pd></pd></s>	
Execution	(s) .XOR	. (Pd) →	(Pd)	
Status Bits Affected		0 et on resu et on resu		
Description	XORP performs a bit-wise exclusive OR operation on the operands. The XORP instruction can be used to complement bits in the destination PF register. Since the peripheral register is read before it is XORed, it may not work with some peripheral locations which have a different function when reading than when writing.			
Examples	LABEL * *	XORP	%>01,P9	Invert bit 0 of P9 (Port C DDR); this inverts the direction of the pin
		XORP	%>AA,P29	Toggle odd bits of P29
	*	XORP	в,Р99	XOR (B) with (P99), store in P99

7. Linking Program Modules

The TMS7000 Assembler creates both absolute and relocatable object code that can be linked to form executable programs from separately assembled modules. An entire program need not be assembled at one time. A long program can be divided into separately assembled modules, avoiding a long assembly and reducing the symbol table size. Caution must be observed when assembling a long program with excessive labels; this may cause an assembler error from symbol table overflow. Modules that are common to several programs can be assembled once and accessed when needed. These separately-generated modules can be linked together by the Link Editor, forming a single linked object module that is stored in a library and/or loaded as required.

The Link Editor User's Guide (literature number SPNU037) contains a complete description of the Link Editor, related files, linker commands, linking examples, and error messages. This section provides all the information that most TMS7000 users need to link program modules.

Section

Page

7.1	Relocation Capability	7	-2
7.2	Link Editor Operation	7	'-3
7.3	Directives Used for Lin	ıking7	′-5

7.1 Relocation Capability

Absolute code is appropriate for code that must be placed in dedicated areas of memory. It must always be loaded into the same memory area.

Relocatable code includes information that allows a loader to place the code in any available memory area, allowing the most efficient use of available memory.

Object code generated by an assembler contains machine language instructions, addresses, and data. The code may include **absolute** segments, **program-relocatable** segments, **data-relocatable** segments, and numerous **common-relocatable** segments. In assembly language source programs, symbolic references to locations within a relocatable segment are called *relocatable addresses*. These addresses are represented in the object code as displacements from the beginning of a specified segment. A *programrelocatable address*, for example, is a displacement into the program segment. At load time, all program-relocatable addresses are represented by a value equal to the load address. *Data-relocatable addresses* are represented by a displacement into the data segment. There may be several types of *commonrelocatable addresses* in the same program, since distinct common segments may be relocated independently of each other.

Expressions may contain more than one symbol that is not previously defined. Expressions on either side of a multiplication or division symbol must be absolute; if they are relocatable, the expression is illegal. An expression in which the number of relocatable symbols or constants added to the expression exceeds the number of relocatable symbols or constants subtracted from the expression by more than one is illegal. That is, if:

NA = Number of relocatable values added, and NS = Number of relocatable values subtracted

Then, if NA - NS =

0	The expression is absolute
1	The expression is relocatable
Neither	The expression is illegal

An expression containing relocatable symbols or constants of several different relocation types is absolute *if* it is absolute with respect to all relocation types. If it is relocatable with respect to one relocation type and absolute with respect to all other relocation types, it is relocatable.

Examples of valid expressions include:

BLUE+1	The value of symbol BLUE + 1
GREEN-4	The value of symbol GREEN - 4
2*16+RED	2 times 16 plus the value of symbol RED
440/2-RED	440 divided by two less the value of symbol RED. Red must be <u>absolute</u> .

Decimal, hexadecimal, and character constants are absolute. Assembly-time constants defined by absolute expressions are absolute, and assembly-time constants defined by relocatable expressions are relocatable.

Any symbol that appears in the label field of a source statement (other than an EQU directive) is **absolute** when the statement is in an *absolute block* of the program. Any symbol that appears in the label field of a source statement (other than an EQU directive) is **relocatable** when the statement is in a *relocatable block* of the program. The type of the label or an EQU directive is the type of an expression in an operand field.

7.2 Link Editor Operation

The Link Editor combines separate modules to produce a single linked output module. It resolves externally referenced symbols and definitions created by the REF and DEF directives. Without this function, all modules would have to be compiled or assembled at once. The Link Editor builds a list of symbols from the REF tags in the object modules that are to be included in the linking process. The Link Editor then resolves the references by matching DEF tag symbols with the REF tags and inserting the correct values for these symbols in the linked object code.

A link control file, which must be created before the assembly, controls the Link Editor operation. The link control file contains a set of link control commands (control stream) that direct the Link Editor in combining various object modules. Figure 7-1 shows a sample link control file. Table 7-1 summarizes the linker commands most often used to link TMS7000 program modules.

The link control commands define which modules are to be linked and how they are to be linked. The Link Editor automatically resolves the REF and DEF tag symbols between object modules specified in the INCLUDE commands. The Link Editor links the object modules in the order specified by the link control commands. Thus, the structure of the control stream determines the structure of the linked object module.

TASK PROGNAME	Defines name (8 letters maximum)
INCLUDE MYPRGRAM.MPO	Pathnames of object files,
INCLUDE OTHERPGM.MPO END	compatible with user's computer system Last statement of link module

Figure 7-1. Sample Link Control File

Table 7-1. Lir	nker Commands	Used to Link	TMS7000	Program Modules
----------------	---------------	--------------	---------	-----------------

COMMAND	SYNTAX AND DESCRIPTION
COMMON	<pre>Syntax: COMMON {<base/>[,<name>][,<name>]}</name></name></pre>
	Defines the starting address for the specified common segment (CSEG). Commons that are loaded at the specified address must be specifically identified within this command. COMMON is only valid when used with PROGRAM.
DATA	Syntax DATA <base/>
	Defines the absolute starting address for the data segment (DSEG) in the linked output. DATA is only valid when used with PROGRAM.
	<base/> is the starting location of the data segment.
END	Syntax: END
	Indicates the end of the link control stream. This command is required in every link control file.
INCLUDE	Syntax: INCLUDE { <acnm>[,<acnm>],(<name>) [,(<name>)]}</name></name></acnm></acnm>
	Defines one or more modules to be included in the linking process. This is a required command. More than one INCLUDE statement may be used.
	<acnm> is the access name of a file containing the object module(s) to be inluded in the linking process, and (<name>) is a member in a library.</name></acnm>
PROGRAM	Syntax: PROGRAM <base/>
	Defines the absolute starting address for the program segment (PSEG) in the linked output.
	<base/> is the starting location of the program segment.
TASK	Syntax: TASK [<name>]</name>
	Defines the name of the task; this becomes the IDT name, placed on the last record of the object module.
	<name> is the task module identifier, and can have up to eight characters. If omitted, the IDT name of the first included module is used as the task name.</name>

Avoid using AORG in object modules which will be linked. Linking a module that contains an AORG directive may produce an *Illegal immediate tag encountered* error at link time. Use the PSEG, CSEG, and DSEG directives instead to identify the locations in the source code. Use the PROGRAM, COMMON, and DATA commands in the link control file to define the locations.

The link control file will look similar to this example:

TASK MYPROG PROGRAM >F006 DATA >FFD0 COMMON INCLUDE FILE1 INCLUDE FILE2 END	Program starting point (PSEG) Trap and vector table stg pt (DSEG) Additional starting location (CSEG)
---	---

7.3 Directives Used for Linking

The assembler includes four directives used for linking program modules:

- **IDT** Names the program module.
- **REF** Names symbols used in the current module but defined in another module.
- **SREF** Names symbols used in the current module that may not be defined in another module.
- **DEF** Names symbols defined in the current module that can also be used by other modules.

For more information about directives, see Section 6, Assembler Directives.

7.3.1 IDT - Program Identifier Directive

The IDT directive assigns a name to the program module. Its syntax is:

[label] IDT <string>

where [label] is optional, and <string> contains the module name.

If a module will be linked, it must include an IDT directive. Each module name is limited to eight characters and must be unique.

7.3.2 DEF - External Definition Directive

Symbols defined in a program module and required by other program modules must be defined by the DEF directive. The following example shows a program named ROUTINES that DEFs a routine named SUBR1. The label SUBR1 must be defined in the program.

Example 7-1. File A

	IDT DEF	'ROUTINES' SUBR1,SUBR2	Subroutines #1 and #2 entry points
SUBR1	EQU	\$	Subroutine #1 starts here
SUBR2	EQU RETS END	\$	Subroutine #2 starts here

When the program in Example 7-1 is linked with the program in Example 7-2, the references are automatically resolved.

7.3.3 REF and SREF - External Reference Directives

If a module uses a symbol that is defined in a different module, it must be externally referenced by the REF or the SREF directive. The following example shows a program, MAIN, which REFs a subroutine named SUBR1. (SUBR1 is not defined in File B.)

Example 7-2. File B

IDT 'MAIN' REF SUBR1 Subroutine #1 entry point . CALL @SUBR1 Execute subroutine #1 now . END

A. TMS7000 Bus Activity Tables

This section describes the internal and external bus activity during each instruction execution and hardware operation (for example, interrupts). The **external bus** activity is the information seen on the *expansion bus*. The **internal bus** refers to the *address and data buses* that are part of the TMS7000 internal architecture. The information on the address and data buses, as well as the control pins, can be monitored externally when the device operates in any mode but Single-Chip. The internal and external buses' activity is documented on a cycle-by-cycle basis. The information in this section is useful to:

- Understand the external expansion bus for the purpose of designing an interface
- Calculate instruction execution times
- Gain a better understanding of microcomputer operation

The information on the bus activity tables is the same for NMOS and CMOS devices except for the IDLE instruction. This difference is noted in Table A-8.

Topics covered in this appendix include:

Sectio	on	Page
A.1	TMS7000 Operating Modes	A-2
A.2	TMS7000 Addressing Modes	A-2
A.3	Instruction Execution	A-3

Table A-1 contains an alphabetical listing of the TMS7000 instructions and indexes into the appropriate bus activity tables.

A.1 TMS7000 Operating Modes

The TMS7000 is a microcoded microcomputer with four operating modes:

- In the Single-Chip mode, there are four 8-bit I/O ports (Ports A, B, C, and D) that provide 32 general purpose I/O lines.
- In Peripheral-Expansion mode, one 8-bit port (Port C) becomes a multiplexed address and data bus and four output lines (the four most signigicant bits of Port B) become the bus control signals. This is called the *external expansion bus*. The 8-bit address/data bus allows the TMS7000 to access up to 256 bytes of externally memory-mapped peripherals (excluding the dedicated on-chip Peripheral-File locations).
- Full-Expansion mode is similar to Peripheral-Expansion mode, except that another Port D becomes the MSB of a 16-bit address (Port C supplies the LSB). This means that the TMS7000 can access up to 64K bytes externally minus the number of bytes of on-chip ROM.
- Microprocessor mode is the same as Full-Expansion mode, except that the on-chip ROM (if any) is ignored and the entire 64K bytes are mapped off chip.

A.2 TMS7000 Addressing Modes

Because the TMS7000 implements a microcoded architecture, the microcode that fetches the instructions and their operands can be shared by many instructions. The instruction can be grouped according to the types of operands the instructions require and how the instructions are fetched. Each instruction group is based on one of the addressing modes supported by the TMS7000:

Double Operand Functions (DOPFUN)

ADD, ADC, AND, BTJO, BTJZ, CMP, DAC, DSB, MOV, MPY, OR, SBB, SUB, XOR

These instructions require two operands for execution.

Miscellaneous Functions (MISCFUN)

DINT, EINT, IDLE, LDSP, NOP, POP ST, PUSH ST, RETI, RETS, SETC, STSP

These instructions need no operands because the instruction function is implied in the opcode.

Long Addressing Functions (LAFUN)

BR, CALL, CMPA, LDA, STA

These instructions require a 16-bit address which is used to address the entire 64K-byte address range of the TMS7000.

Single Operand Functions – Special (SOPFUNS)

CLR, DEC, INC, INV, MOV A B, MOV A RN, MOV B RN, SWAP, TSTA/CLRC, TSTB, XCHB

These instructions need one operand for execution.

- Single Operand Functions - Normal (SOPFUNN)

DECD, DJNZ, POP, PUSH, RL, RLC, RR, RRC

These instructions need one operand for execution. Two groups of single operand instructions are needed because of the way CPU control is implemented and the number of supported single operand instructions.

- Double Operand Functions - Peripheral (DOPFUNP)

ANDP, BTJOP, BTJZP, MOVP, ORP, and XORP.

These instructions require two operands and interact with the TMS7000 peripheral file registers.

Move Double (MOVD)

MOVD

Moves a register pair to a register pair and is the only instruction in this group.

Relative Jumps (RJMP)

JMP, JN/JLT, JZ/JEQ, JC/JHS, JP/JGT, JPZ/JGE, JNZ/JNE, JNC, JL

These conditional and unconditional jumps alter program flow by adding or subtracting an 8-bit value with the program counter.

- Traps (TRAP)

Trap 0 through Trap 23.

These instructions are used to perform subroutine calls.

A.3 Instruction Execution

There are three phases of instruction execution:

- 1) Opcode fetch (instruction acquisition mode)
- 2) Operand addressing (addressing mode)
- 3) Functional operation on the operands (functional mode)

The Bus Activity Tables, which list the number of cycles executed in each phase, are grouped according to these three phases:

 The instruction acquisition sequence is common to all instructions, so they are presented separately:

Tabl	e
------	---

Page

A-2	Instruction Acquisition Mode - Operation Code Fetch A-9	Э
A-3	Instruction Acquisition Mode - Interrupt Handling A-10	2
A-4	Instruction Acquisition Mode - Reset A-10)

To determine the number of addressing mode and functional mode cycles, locate the instruction's functional group (Table A-1) and reference the appropriate table. Table A-1 lists the TMS7000 instructions in alphabetical order with the corresponding addressing mode.

Table	Page
A-5	Double Operand Functions – Addressing Modes A-11
A-6	Double Operand Functions – Functional Modes A-12
A-7	Miscellaneous Functions - Addressing Modes A-13
A-8	Miscellaneous Functions – Functional Modes A-13
A-9	Long Addressing Functions – Addressing Modes A-14
A-10	Long Addressing Functions – Functional Modes A-15
A-11	Single Operand Functions, Special – Addressing Modes A-15
A-12	Single Operand Functions, Special – Functional Modes A-16
A-13	Single Operand Functions, Normal – Addressing Modes A-16
A-14	Single Operand Functions, Normal – Functional Modes A-17
A-15	Double Operand Functions, Peripheral – Addressing Modes A-18
A-16	Double Operand Functions, Peripheral – Functional Modes A-19
A-17	Move Double - Addressing Modes A-20
A-18	Move Double - Functional Modes A-20
A-19	Relative Jumps - Addressing and Functional Modes A-21
A-20	Traps – Addressing and Functional Modes A-21

Add all these cycles together to obtain the bus activity present during that instruction's execution.

Each table indicates whether a read or a write is performed during that cycle. The R/\overline{W} signal is high for reads and low (logic zero) for writes. The memory control signals, ALATCH and ENABLE, are asserted during both reads and writes. Note that the ENABLE signal is asserted only during external reads and writes.


Accesses other than internal RAM are long memory cycle (two-cycle) accesses. The timing of these accesses for NMOS and CMOS devices is specified in the Memory Interface Timing specifications in Section 4. These long memory cycle accesses have been indicated by their grouping within the tables (two-cycle accesses are not separated by a horizontal line). For these cycle pairs, the first cycle uses the C and D ports for the address bus (C only for Peripheral-Expansion mode). In the second cycle, Port C becomes a data bus. Figure A-1 illustrates the read/write information. This timing diagram is the same for NMOS and CMOS devices, but the interface timing specifications are different.

Although short memory cycles (RAM cycles) influence the external bus activity, no valid information is seen and the timing cannot be specified.

Appendix A - TMS7000 Bus Activity Tables

The following terms are used throughout this appendix:

- **LSB** least significant byte of a 16-bit value
- MSB most significant byte of a 16-bit value
- **Rs** (Rn source) the first operand listed






Figure A-1. Read and Write Timing Diagram

A.3.1 An Example Using the Bus Activity Tables

Example A-1 illustrates the execution steps produced by the instruction

ADD R5, R6.

To construct the cycles required to execute the instruction, begin with the opcode fetch as shown in Example A-1. These three cycles:

- 1) Fetch the instruction opcode,
- 2) Increment the program counter, and
- 3) Prefetch register B.

Example A-1. Execution Steps for ADD (Instruction Acquisition)

ADDRESSING MODE	CYCLE	ADDRESS BUS	DATA BUS	R/W
All Instructions	1 2	Opcode address Opcode address	Irrelevant data Instruction opcode	R R
-	3 †	Register B address	Register B contents	R

[†] The first two cycles fetch the ADD instruction's opcode and increment the program counter. The third state prefetches register B to speed up instructions that reference register B.

Note: This information is from Table A-2.

Example A-2. Execution Steps for ADD (Addressing Modes)

ADDRESSING MODE	CYCLE	ADDRESS BUS	DATA BUS	R/W
Rn, Rn	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data Rs address	R R
	3	Rs address	Rs data	R
	4 5	Opcode address + 2 Opcode address + 2	Irrelevant data Rd address	R R
	6	Rd address	Operand data	R

Note: The addressing mode is entered next and is found in Table A-5.

The ADD instruction is a double operand function, requiring two operands. Double operand functions are described in Table A-5 and Table A-6. Cycles 1 and 2 of this mode read the R5 operand address. Cycle 3 reads the register contents.

Note:

The internal register read (or write) is a one cycle operation. All other reads/writes are two cycles long, requiring that the address bus be held stable for two complete machine cycles.

Each machine cycle corresponds to one clock period of the CLKOUT signal (pin 2), starting with the rising edge of this signal. Cycles 4 and 5 read the

Appendix A - TMS7000 Bus Activity Tables

Rd address, (R6) where the resultant value is placed. Cycle 6 reads the contents of register R6. Now, both operands are inside the CPU and the indicated function can be performed as shown Example A-3 for functional modes (excerpted from Table A-6).

Example A-3. Execution Steps for ADD (Functional Modes)

INSTRUCTION	CYCLE	ADDRESS BUS	DATA BUS	R/W
ADD	1	Register address	Register data	\overline{W}

Once both operands are inside the CPU, only one cycle is needed to perform the add operation. The result is written back to register R6 during this cycle. A total of 10 cycles is required to perform an ADD R5, R6.

INSTRUCTION	ADDRESS MODE	TABLE NUMBER	FUNCTION
ADC	DOPFUN	Table A-5	Add with carry
ADD	DOPFUN	Table A-5	Add
AND	DOPFUN	Table A-5	And
ANDP	DOPFUNP	Table A-15	And value with peripheral port
BTJO	DOPFUN	Table A-5	Test bit and jump if one
BTJOP	DOPFUNP	Table A-15	Test peripheral bit and jump if one
BTJZ	DOPFUN	Table A-5	Test bit and jump if zero
BTJZP	DOPFUNP	Table A-15	Test peripheral bit and jump if zero
BR	LAFUN	Table A-9	Long branch
CALL	LAFUN	Table A-9	Subroutine call
CLR	SOPFUNS	Table A-11	Clear
CLRC	SOPFUNS	Table A-11	Clear status carry bit
СМР	DOPFUN	Table A-5	Compare value
СМРА	LAFUN	Table A-9	Compare value with Register A
DAC	DOPFUN	Table A-5	Decimal add with carry
DEC	SOPFUNS	Table A-11	Decrement value
DECD	SOPFUNN	Table A-13	Decrement double register pair
DINT	MISCFUN	Table A-7	Disable interrupts
DJNZ	SOPFUNN	Table A-13	Decrement and jump if not zero
DSB	DOPFUN	Table A-5	Decimal subtract
EINT	MISCFUN	Table A-7	Enable interrupts
IDLE	MISCFUN	Table A-7	Idle (PC is held unchanged)
INC	SOPFUNS	Table A-11	Increment
INV	SOPFUNS	Table A-11	Invert
JMP	REL JUMPS	Table A-19	Unconditional relative jump
J <cnd></cnd>	REL JUMPS	Table A-19	Conditional relative jumps (JN/JLT, JZ/JEQ, JL, JC/JHS, JP/JGT, JPZ/JGE, JNZ/JNE, JNC)
LDA	LAFUN	Table A-9	Load Register A from long address
LDSP	MICSFUN	Table A-7	Load Stack Pointer
MOV	DOFUN	Table A-5	Move a data value
MOV	SOPFUNS	Table A-11	Move with implied operand
MOVD	MOVD	Table A-17	Move a 16-bit value to register pair
MOVP	DOPFUNP	Table A-15	Move a data value to/from port
MPY	DOPFUN	Table A-5	Multiply two 8-bit values
NOP	MISCFUN	Table A-7	No operation

Table A-1. Alphabetical Index of Instruction Groups

INSTRUCTION	ADDRESS MODE	TABLE NUMBER	FUNCTION
OR	DOPFUN	Table A-5	OR two values together
ORP	DOPFUNP	Table A-15	OR port value with another value
POP	SOPFUNN	Table A-13	POP a value off the stack
POPST	MISCFUN	Table A-7	POP stack value into Status Register
PUSH	SOPFUNN	Table A-13	PUSH a value onto the stack
PUSHST	MISCFUN	Table A-7	PUSH Status Register onto stack
RETI	MISCFUN	Table A-7	Return from interrupt
RETS	MISCFUN	Table A-7	Return from subroutine
RL	SOPFUNN	Table A-13	Rotate left
RLC	SOPFUNN	Table A-13	Rotate left through carry bit
RR	SOPFUNN	Table A-13	Rotate right
RRC	SOPFUNN	Table A-13	Rotate right through carry bit
SBB	DOPFUN	Table A-5	Subtract with borrow
SETC	MISCFUN	Table A-7	Set carry bit
STA	LAFUN	Table A-9	Store Register A to long address
STSP	MISCFUN	Table A-7	Store Stack Pointer to Register B
SUB	DOPFUN	Table A-5	Subtract
SWAP	SOPFUNS	Table A-11	Swap nibbles of an 8-bit value
TSTA	SOPFUNS	Table A-11	Test Register A and set status
TSTB	SOPFUNS	Table A-11	Test Register B and set status
TRAP n	TRAP	Table A-20	Trap to subroutine
ХСНВ	SOPFUNS	Table A-11	Exchange value with Register B
XOR	DOPFUN	Table A-5	Exclusive OR
XORP	DOPFUNP	Table A-15	Exclusive OR with peripheral port

Table A-1. Alphabetical Index of Instruction Groups (Concluded)

Table A-2. Instruction Acquisition Mode - Opcode Fetch

ADDRESSING MODE	CYCLE	ADDRESS BUS	DATA BUS	R/W
All Instructions	1† 2	Opcode address Opcode address	Irrelevant data Instruction opcode	R R
	3‡	Register B address	Register B contents	R

[†] Go to interrupt code listed for cycle 3 if an interrupt is pending.

[‡] Go to addressing modes (Table A-5 through Table A-20).

Notes: 1. 2. This mode is executed for all instructions to fetch the instruction's opcode.

Register B is prefetched to speed up the execution of instructions that reference register B.

The Program Counter is incremented during cycles 1 and 2 of this mode. 3.

An interrupt check is performed during cycle 2. If an interrupt is detected, cycle 3 is not 4. executed. Control is passed immediately to the interrupt handling code shown next.

FUNCTION	CYCLE	ADDRESS BUS	DATA BUS	R/W
Interrupts	1† 2	Irrelevant data Irrelevant data	Irrelevant data Irrelevant data	-
	3	Irrelevant data	Irrelevant data	-
	4	Irrelevant data	Irrelevant data	7 -
	5	SP register	Status register	W
	6	Irrelevant data	Irrelevant data	-
(Reset entry)	7	Irrelevant data	Irrelevant data	-
	8	Irrelevant data	Irrelevant data	-
	9 10	Address > FF00 + vector Address > FF00 + vector	Irrelevant data LSB INT vector	R R
	11 12	Address >FF00 + vector Address >FF00 + vector	Irrevelent data MSB INT vector	R R
	13	SP contents	PCH contents	W
	14	Irrelevant data	Irrelevant data	-
	15	SP + 1 contents	PCL contents	W
	16	Irrelevant data	Irrelevant data	-
	17	Irrelevant data	Irrelevant data	-

Table A-3. Instruction Acquisition Mode - Interrupt Handling

[†] Jump to cycle number 5 if opcode was IDLE (>01). If it was an IDLE instruction, do not decrement PC because desired return is past the IDLE instruction.

Notes: 1. The Program Counter is decremented during cycles number 3 and 4. This is done because the instruction that the PC had pointed at has not been executed.

- 2. The Status Register is saved on the stack during Cycle 5. The Program Counter is saved during cycles 13 and 15.
- 3. The vector is selected by hardware depending upon which interrupt was asserted.

FUNCTION	CYCLE	ADDRESS BUS	DATA BUS	R/W
Reset	1	Irrelevant data	Irrelevant data	R
	2	Irrelevant data	Zeroes	-
	3† 4	Address >0100 Address >0100	Zeroes Zeroes	WW

Table A-4. Instruction Acquisition Mode - Reset

[†] Jump to interrupt cycle 7 (see Reset Entry). **Notes:** 1. A read operation is done the first

 A read operation is done the first cycle even though the address and data buses contain irrelevant data. This read is done to protect memory in case a long write was in progress when the Reset action occurred.

- 2. The write to address >0100 is done to disable all interrupts.
- 3. The Stack Pointer is initialized to >01.
- 4. The Program Counter is stored in the register pairs A and B.
- 5. The RESET function is initiated when the RESET line of the TMS7000 device is held at a logic zero level for at least five clock cycles. When an active signal is detected on RESET, the sequence shown above is entered immediately after the current machine cycle is done.

Table A-5. Double Operand Functions - Addressing Modes (ADD,ADC,AND,BTJO,BTJZ,CMP,DAC,DSB,MOV,MPY,OR,SBB,SUB,XOR)

FUNCTION [†]	CYCLE	ADDRESS BUS	DATA BUS	R/W
Rn, A	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data Rn address	R R
	3	Rn address	Rn data	R
	4	Register A address	Register A data	R
%n, A	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data Immediate value (%n)	R R
	3	Register A address	Register A data	R
Rn, B	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data Rn address	R R
	3	Rn address	Rn data	R
	4	Register B address	Operand data	R
Rn, Rn	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data Rs address	R R
	3	Rs address	Rs data	R
	4 5	Opcode address + 2 Opcode address + 2	Irrelevant data Rd address	R R
	6	Rd address	Rd data	R
%n, B	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data Immediate data	R R
	3	Register B address	Register B data	R
B, A	1	Register A address	Register A data	R
%n, Rn	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data Immediate data	R R
	3 4	Opcode address + 2 Opcode address + 2	Irrelevant data Rn address	R R
	5	Rn address	Rn data	R

† See functional modes in Table A-6.

Table A-6. Double Operand Functions – Functional Modes (ADD,ADC,AND,BTJO,BTJZ,CMP,DAC,DSB,MOV,MPY,OR,SBB,SUB,XOR)

INSTRUCTIONS [†]	CYCLE	ADDRESS BUS	DATA BUS	R/W
MOV	1	Register address	Register data	W
AND	1	Register address	Register data	W
OR	1	Register address	Register data	$\overline{\mathbf{w}}$
XOR	1	Register address	Register data	$\overline{\mathbf{W}}$
ADD	1	Register address	Register data	$\overline{\mathbf{w}}$
ADC	1	Register address	Register data	$\overline{\mathbf{w}}$
SUB	1	Register address	Register data	$\overline{\mathbf{w}}$
SBB	1	Register address	Register data	\overline{w}
СМР	1	Irrelevant data	Irrelevant data	-
DAC	1 2 3 †	Register address Register address Register address	Register data Register data Register data	W R W
DSB	1	Register address	Register data	Ŵ
	2	Register address	Register data	R
	3	Register address	Register data	$\overline{\mathbf{W}}$
MPY (Note 1)	1	Register B address	Register B data	W
	2	Irrelevant data	Irrelevant data	-
	3	Irrelevant data	Irrelevant data	-
	4	Register B address	Register B data	R
	5	Register B address	Register B data	$\overline{\mathbf{w}}$
9 iterations	6	Irrelevant data	Irrelevant data	-
	7	Irrelevant data	Irrelevant data	-
	8	Register A address	MSB mult. product	$\overline{\mathbf{w}}$
	9	Irrelevant data	Irrelevant data	-
BTJO, BTJZ (Note 2)	1	Irrelevant data	Irrelevant data	-
	2	Opcode address + 1	Irrelevant data	R
	3	Opcode address + 1	Jump PC offset	R
	4	Opcode address + 1	Jump PC offset	R
	5	Irrelevant data	Irrelevant data	-
	6	Irrelevant data	Irrelevant data	-
	7	Irrelevant data	Irrelevant data	-

[†] Jump to instruction acquisition sequence. **Notes:** 1. MPY – This microcode iterates

 MPY - This microcode iterates to perform the multiply. The functional portion of the MPY instruction requires 40 states for execution.

 BTJO, BTJOP - Not all states are executed. Either state 2 or state 3 is executed, but not both. The same applies to states 6 and 7.

Table A-7. Miscellaneous Functions – Addressing Modes (DINT,EINT,IDLE,LDSP,NOP,POP ST,PUSH ST,RETI,RETS,SETC,STSP)

ADDRESSING MODE	CYCLE [†]	ADDRESS BUS	DATA BUS	R/W
	1 .	SP contents	Stack value	R

[†] See functional modes in Table A-8.

Table A-8. Miscellaneous Functions – Functional Modes (DINT,EINT,IDLE,LDSP,NOP,POP ST,PUSH ST,RETI,RETS,SETC,STSP)

ADDRESSING MODE	CYCLE	ADDRESS BUS	DATA BUS	R/W
EINT	1	Irrelevant data	Irrelevant data	-
DINT	1	Irrelevant data	Irrelevant data	-
SETC	1 †	Irrelevant data	Irrelevant data	-
POP ST	1	SP contents	Stack data	R
	2 †	Irrelevant data	Irrelevant data	-
STSP	1	Irrelevant data	Irrelevant data	- 1
	2 †	Register B address	SP contents	W
RETS	1	Irrelevant data	Irrelevant data	-
	2	Register address	Register data	R
	3 †	Irrelevant data	Irrelevant data	-
RETI	1	Irrelevant data	Irrelevant data	-
	2	Register address	Register data	R
	3	Irrelevant data	Irrelevant data	-
	4	SP contents	Register data	R
	5 †	Irrelevant data	Irrelevant data	-
LDSP	1 †	Irrelevant data	Irrelevant data	-
PUSH ST	1	Irrelevant data	Irrelevant data	-
	2 †	SP contents	Status register	$\overline{\mathbf{w}}$
IDLE	1	Irrelevant data	Irrelevant data	-
	2 †	Irrelevant data	Irrelevant data	-

[†] Jump to instruction acquisition sequence.

Notes: 1. NOP does not have an execution state. From the addressing mode control is passed back to the instruction acquisition microcode.

2. The bus activity shown for the IDLE instruction corresponds to the NMOS parts only. For these parts, the microcode loops by jumping back to its own instruction acquisition. For the CMOS parts, an IDLE corresponds to a microcode halt. Because of this, it may take up to 6 cycles longer to interrupt out of an NMOS idle.

ADDRESSING MODE	CYCLE	ADDRESS BUS	DATA BUS	R/W
@n	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data MSB of long address	R R
	3 4	Opcode address + 2 Opcode address + 2	Irrelevant data LSB of long address	R R
	5 †	Irrelevant data	Irrelevant data	-
*Rn	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data Rn address	R R
	3	Rn address	LSB of long address	R
	4 †	Rn - 1 address	MSB of long address	R
@n(B)	1	Irrelevant data	Irrelevant data	-
	2 3	Opcode address + 1 Opcode address + 1	Irrelevant data MSB of long address	R R
	4 5	Opcode address + 2 Opcode address + 2	Irrelevant data LSB of long address	R R
	6	Irrelevant data	Irrelevant data	_
	7 †	Irrelevant data	Irrelevant data	-

Table A-9. Long Addressing Functions - Addressing Modes (BR,CALL,CMPA,LDA,STA)

[†] See functional modes in Table A-10.

ADDRESSING MODE	CYCLE	ADDRESS BUS	DATA BUS	R∕₩
LDA	1 2	Operand address Operand address	Irrelevant data Operand data	R R
	3 †	Register A address	Operand data	W
STA	1	Register A address	Register A contents	R
	2 3 †	Operand address Operand address	Register A contents Register A contents	WW
BR	1	Irrelevant data	Irrelevant data	-
	2 †	Irrelevant data	Irrelevant data	-
СМРА	1 2	Operand address Operand address	Irrelevant data Operand data	R R
	3	Register A address	Register A contents	R
	4	Irrelevant data	Irrelevant data	-
CALL	1	Irrelevant data	Irrelevant data	_
	2	SP contents	PCH contents	$\overline{\mathbf{W}}$
	3	Irrelevant data	Irrelevant data	-
	4	SP + 1	PCL	W
	5	Irrelevant data	Irrelevant data	_
	6 †	Irrelevant data	Irrelevant data	-

Table A-10. Long Addressing Functions - Functional Modes(BR,CALL,CMPA,LDA,STA)

[†] Jump to instruction acquisition sequence.

Table A-11. Single Operand Functions, Special - Addressing Modes(CLR,DEC,INC,INV,MOV A B,MOV A RN,MOV BRN,SWAP,TSTA/CLRC,TSTB,XCHB)

ADDRESSING MODE	CYCLE	ADDRESS BUS	DATA BUS	R/₩
A	1 †	Register A address	Register A contents	R
В	1 †	Register B address	Register B contents	R
Rn	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data Rn address	R R
	3 †	Rn address	Rn data	R

† See functional modes in Table A-12.

Table A-12. Single Operand Functions, Special – Functional Modes (CLR,DEC,INC,INV,MOV A B,MOV A RN,MOV B RN,SWAP,TSTA/CLRC,TSTB,XCHB)

ADDRESSING MODE	CYCLE	ADDRESS BUS	DATA BUS	R/W
DEC	1	Register address	Register data	$\overline{\mathbf{w}}$
INC	1	Register address	Register data	$\overline{\mathbf{w}}$
INV	1	Register address	Register data	$\overline{\mathbf{w}}$
CLR	1 †	Register address	Register data	$\overline{\mathbf{w}}$
ХСНВ	1	Register B address	Register data	W
	2 †	Register address	Register data	$\overline{\mathbf{w}}$
SWAP	1	Irrelevant data	Irrelevant data	- 1
	2	Irrelevant data	Irrelevant data	
	3	Irrelevant data	Irrelevant data	-
	4 †	Register address	Register data	W
MOV A, B	1	Register A address	Register A data	R
	2 †	Register B address	Register A data	W
MOV A,Rn	1	Register A address	Register A data	R
	2 †	Register address	Register A data	W
MOV B,Rn	1 †	Register address	Register B data	$\overline{\mathbf{w}}$
TSTA/CLRC	1	Register A address	Register A data	R
	2 †	Register address	Register data	W
тѕтв	1	Register B address	Register data	W

† Jump to instruction acquisition sequence.

Table A-13. Single Operand Functions, Normal - Addressing Modes (DECD,DJNZ,POP,PUSH,RL,RLC,RR,RRC)

ADDRESSING MODE	CYCLE	ADDRESS BUS	DATA BUS	R/W
A	1 †	Register A address	Register A data	R
В	1 †	Register B address	Register B data	R
Rn	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data Rn address	R R
	3 †	Rn address	Rn data	R

[†] See functional modes in Table A-14.

INSTRUCTION	CYCLE	ADDRESS BUS	DATA BUS	R/W
PUSH	1	Irrelevant data	Irrelevant data	-
	2 †	SP contents	Register data	W
POP	1	SP contents	Register data	R
	2 †	Register data	Register data	W
RR	1	Register data	Register data	W
RRC	1	Register data	Register data	$\overline{\mathbf{w}}$
RL	1	Register data	Register data	$\overline{\mathbf{W}}$
RLC	1 †	Register data	Register data	W
DECD	1	Register data	Register data	$\overline{\mathbf{W}}$
	2	Irrelevant data	Irrelevant data	-
	3	Irrelevant data	Irrelevant data	-
	4	Register address	Register data	R
	5 †	Register address	Register data	$\overline{\mathbf{w}}$
DJNZ	1	Register address	Register data-1	W
	2 ‡	Opcode address + 1	Irrelevant data	R
	3 †	Opcode address + 1	Jump PC offset	R
	4	Opcode address + 1	Jump PC offset	R
	5 §	Irrelevant data	Irrelevant data	-
	6 †	Irrelevant data	Irrelevant data	-
	7 †	Irrelevant data	Irrelevant data	-

Table A-14. Single Operand Functions, Normal – Functional Modes (DECD,DJNZ,POP,PUSH,RL,RLC,RR,RRC)

[†] Jump to instruction acquisition sequence.
[‡] If result is not = 0, jump to state 4.
§ If jump PC offset is positive, jump to state 7.

ADDRESSING MODE	CYCLE	ADDRESS BUS	DATA BUS	R/W
A, Pn	1	Register A address	Register A data	R
	2 3	Opcode address + 1 Opcode address + 1	Irrelevant data Pn address	R R
	4 5 †	Pn address Pn address	irrelevant data Pn data	R R
B, Pn	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data Pn address	R R
	3 4 †	Pn address Pn address	Irrelevant data Pn data	R R
%n, Pn	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data %n -immediate data	R R
	3 4	Opcode address + 2 Opcode address + 2	Irrelevant data Pn address	R R
	5 6 †	Pn address Pn address	Irrelevant data Pn data	R R
Pn, A	1	Register A address	Register A data	R
	2 3	Opcode address + 1 Opcode address + 1	Irrelevant data Pn address	R R
	4 5 †	Pn address Pn address	Irrelevant data Pn data	R R
Pn, B	1 2	Opcode address + 1 Opcode address + 1	irrelevant data Pn address	R R
	3 4 †	Pn address Pn address	Irrelevant data Pn data	R R

Table A-15. Double Operand Functions, Peripheral - Addressing Modes (ANDP,BTJOP,BTJZP,MOVP,ORP,XORP)

[†] See functional modes in Table A-16.
Notes: 1. Addressing modes "A, Pn" and "Pn, A" fetch their operands the same way.
2. Addressing modes "B, Pn" and "Pn, B" fetch their operands the same way.

Table A-16. Double Operand Functions, Peripheral – Functional Modes (ANDP, BTJOP, BTJZP, MOVP, ORP, XORP)

INSTRUCTION	CYCLE	ADDRESS BUS	DATA BUS	R/W
MOVP X, Pn	1	Pn address	Peripheral register data	$\overline{\mathbf{W}}$
	2 †	Pn address	Peripheral register data	W
MOVP Pn, A	1	Register A address Register data		$\overline{\mathbf{W}}$
MOVP Pn, B	1 †	Register B address Register data		$\overline{\mathbf{W}}$
ANDP	1	Pn address	Peripheral register data	W
	2 †	Pn address	Peripheral register data	W
ORP	. 1	Pn address	Peripheral register data	W
	2 †	Pn address	Peripheral register data	W
XORP	1	Pn address	Peripheral register data	W
	2 †	Pn address	Peripheral register data	W
BTJOP	1	Irrelevant data	Irrelevant data	
	2 ‡	Opcode address + 1	Irrelevant data	R
,	3 †	Opcode address + 1	Jump PC offset	R
	4	Opcode address + 1	Jump PC offset	R
	5 §	Irrelevant data	Irrelevant data	
	6 †	Irrelevant data	Irrelevant data	
	7 †	Irrelevant data	Irrelevant data	_
BTJZP	1	Irrelevant data	Irrelevant data	
	2 ¶	Opcode address + 1	Irrelevant data	R
	3 †	Opcode address + 1	Jump PC offset	R
	4	Opcode address + 1	Jump PC offset	R
	5 §	Irrelevant data	Irrelevant data	-
	6 †	Irrelevant data	Irrelevant data	-
	7 †	Irrelevant data	Irrelevant data	

† Jump to instruction acquisition sequence.

If bit tested is equal to a 1, jump to state 4.
 If jump PC offset is positive, jump to state 7.

If bit tested is equal to a 0, jump to state 4.
 Notes: 1. MOVP X, Pn - X is either register A or B, or an 8-bit immediate value %n.

INSTRUCTION	CYCLE	ADDRESS BUS	DATA BUS	R/W
%n, Rn	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data MSB of immediate data	R R
	3 4	Opcode address + 2 Opcode address + 2	Irrelevant data LSB of immediate data	R R
	5 †	Irrelevant data	Irrelevant data	-
Rn, Rn	1 2	Opcode address + 1 Opcode address + 1	Irrelevant data Rn source address	R R
	3	Rn source address	Rn data - LSB	R
	4 †	Rn - 1 source addr.	Rn - 1 data - MSB	R
%n(B), Rn	1	Irrelevant data	Irrelevant data	-
	2 3	Opcode address + 1 Opcode address + 1	Irrelevant data MSB of immediate data	R R
	4 5	Opcode address + 2 Opcode address + 2	Irrelevant data LSB of immediate data	R R
	6	Irrelevant data	Irrelevant data	-
	7 †	Irrelevant data	Irrelevant data	-

Table A-17. Move Double - Addressing Mode (MOVD)

† See functional mode in Table A-18.

Table A-18.	Move	Double -	Functional	Mode	(MOVD)
-------------	------	----------	------------	------	--------

INSTRUCTION	CYCLE	ADDRESS BUS	DATA BUS	R/W
MOVD	1	Irrelevant data	Irrelevant data	-
	2 3	Opcode address + 2/3 Opcode address + 2/3	Irrelevant data Destination Rn address	R R
	4 5	Irrelevant data Dest. Rn address	Irrelevant data LSB register data	w
	6	Irrelevant data	Irrelevant data	-
	7 †	Dest. Rn-1 address	MSB register data	W

 [†] Jump to instruction acquisition sequence.
 Notes: 1. MOVD - States 2 and 3 will be Opcode address + 2 for the "%n, Rn" and the "Rn, Rn" addressing modes. States 2 and 3 will be Opcode address + 3 for the "%n(B), Rn" addressing mode.

Table A-19. Relative Jumps - Addressing and Functional Modes (JMP,JN/JLT,JZ/JEQ,JC/JHS,JP/JGT,JPZ/JGE,JNZ/JNE,JNC,JL)

RELATIVE JUMPS	CYCLE	ADDRESS BUS	DATA BUS	R/W
	1 ‡	Opcode address + 1	Irrelevant data	R
	2 †	Opcode address + 1	Jump PC offset	R
	3	Opcode address + 1	Jump PC offset	R
	4 §	Irrelevant data	Irrelevant data	-
	5 †	Irrelevant data	Irrelevant data	-
	6 †	Irrelevant data	Irrelevant data	-

[†] Jump to instruction acquisition sequence.

[‡] If jump condition is true, jump to state 3.

§ If jump offset is positive go to state 6.

- Notes: 1. Cycle 1 tests the jump condition. If the jump is true, go to state 3, else execute state 2 and return to the instruction acquisition sequence.
 - 2. Cycle 4 tests whether the jump offset is positive or negative. If the jump offset is positive, go to state 6.

Table A-20.	Traps -	- Addressina	and	Functional	Modes	(Trap	0 through	Trap 23)
						(····P	• • • • • • • • • • • • • • • • • • •	

TRAPS	CYCLE	ADDRESS BUS	DATA BUS	R/W
Trap 0-7 (Group A)	1	Irrelevant data	Irrelevant data	-
Trap 8–15 (Group B)	1	Irrelevant data	Irrelevant data	-
Trap 16-23 (Group C)	1	Irrelevant data	Irrelevant data	
	2	Irrelevant data	Irrelevant data	-
	3	Address > FF00+Opcode	Irrelevant data	R
	4	Address > FF00+Opcode	LSB trap vector	R
	5	Address > FF00+Opcode-1	Irrelevant data	R
	6	Address >FF00+Opcode-1	MSB trap vector	R
	7	SP contents	PCH contents	$\overline{\mathbf{W}}$
	8	Irrelevant data	Irrelevant data	-
	9	SP + 1 contents	PCL contents	W
	10	Irrelevant data	Irrelevant data	-
	11 †	Irrelevant data	Irrelevant data	-

† Jump to instruction acquisition sequence.

B. TMS7500/TMS75C00 Data Encryption Device

The TMS7500 and TMS75C00 Data Encryption Devices (DED)¹⁰ are peripheral devices designed to perform the National Bureau of Standards (NBS) Data Encryption Standard (DES) algorithm as specified in the Federal Information Processing Standard (FIPS) Publication 46. The TMS7500 and the TMS75C00 can be designed into computer systems requiring the use of the Data Encryption Standard. The TMS7500 and TMS75C00 are firmware products derived from two Texas Instruments 8-bit single-chip microcomputers, the TMS7020 and TMS70C20. Because of the similarities between the TMS7020 and TMS70C20, the TMS7500 and TMS75C00 are pin-to-pin and functionally identical in operation. The only difference is that the TMS7500 is built using NMOS technology, while the TMS75C00 is built using CMOS technology. Because the TMS7500 and TMS75C00 are each based on 8-bit single-chip microcomputers that are in high volume production, they can be a very cost-effective solution for low-cost data encryption requirements.

The TMS7500 and TMS75C00 devices are available from Texas Instruments in a standard 600-mil, 40-pin plastic package with 100-mil pin-to-pin spacings. The TMS7500 requires a single 5-volt power supply and all I/O pins are TTL compatible. The TMS75C00 requires a single 3-volt to 5.5-volt power supply and features a low current requirement of 5.5 mA typical.

For the sake of simplicity, this appendix will use the term TMS7500 to refer to both the TMS7500 and TMS75C00 devices unless otherwise stated.

Topics covered in this appendix include:

Sectio	n P	ag	je
B.1	Key Features	B-	.2
	Typical Applications		
	Functional Block Diagram		

¹⁰ The products covered by this document (TMS7500 and TMS75C00) are within the group of electronic products that are wholly or partly of U.S. origin or technology, the export of which is subject to export license control by the U.S. Government. Therefore, prior to exportation, you are obligated to obtain the required export license from the U.S. Department of State (refer to Title 22, Code of Federal Regulations).

B.1 Key Features

A number of key features, most of which are user programmable, enable the TMS7500 to enhance the flexibility of any system using data encryption. The device can store two keys at a time and operate in two of the standard data encryption modes. Some of the key features are highlighted below:

- Validated by the National Bureau of Standards (NBS)
- Can store both a Master and an Active 64-bit key
- Active key can be encrypted or decrypted by master key internally
- Electronic Codebook (ECB) or Cipher Feedback (CFB) internal modes of operation
- Dual 8-bit data bus operation possible, one for plain data and one for ciphered data
- Command register programmable from data bus or from external pins on chip
- Status is displayed on external pins and can be read from the data bus
- On-chip oscillator uses crystal or ceramic resonator
- Maximum data rate of 3200 bits per second at 5 MHz for ECB and 400 bits per second for 8-bit CFB with the TMS7500
- Maximum data rate of 2304 bits per second at 3.6 MHz for ECB and 288 bits per second for 8-bit CFB with the TMS75C00
- Single power source requirement (5 V nominal)
- TMS75C00 offers a low power supply current requirement of 5.5 mA typical

B.2 Typical Applications

The TMS7500 is particularly well suited for any system requiring a low-cost, medium-speed data encryption device. It is easily interfaced into the system and is capable of maintaining the data rates required by most modems and terminals without sacrificing system performance. Typical applications include:

- Computer to terminal communication links
- Home banking communication links
- Teller machines for banks
- Portable terminals
- Point-of-sale terminals
- Personnel data handling
- Small business systems
- Trade market software protection

B.3 Functional Block Diagram

The functional block diagram of the TMS7500 Data Encryption Device (DED) in Figure B-1 illustrates the firmware architecture organized around the registers, buffers, and I/O buses, which are all linked together through data selectors. All of the necessary data path sequences through these selectors are determined by a 5-bit command register and eight external control/handshake pins. The device status is stored in the Status Register and is also available on the status output pins. The 64-bit key values and encryption data are passed along the 8-bit main data bus and cipher data bus.




Figure B-1. TMS7500 Functional Block Diagram

B.4 Reference Documents

The following document is available from your Texas Instruments distributor or a Texas Instruments Regional Technology Center. It contains a complete functional description, interface timing specifications, and hardware/software interface examples for the TMS7500 and TMS75C00 data encryption devices.

TMS7500/TMS75C00 User's Guide (literature number SPNU004)

The following list contains related documents on the Data Encryption Standard issued by the U.S. Government. These are available from the National Technical Information Service, U.S. Department of Commerce, 5285 Port Royal Road, Springfield, VA 22161.

FIPS PUB 46, Specifications for the Data Encryption Standard

FIPS PUB 74, Guidelines for Implementing and Using the NBS Data Encryption Standard

FIPS PUB 81, DES Modes of Operation

FED STD-1026, Telecommunications, Interoperability Requirements for Use of the Data Encryption Standard in the Physical Layer of Data Communications

FED STD-1027, General Security Requirements for Equipment Using the Data Encryption Standard

IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. COM-29, NO. 6, June 1981, Integrating the Data Encryption Standard into Computer Networks, by Miles E. Smid

The following documents are available from the Superintendent of Documents, U.S. Government Printing Office, Washington, D.C. 20234.

NBS Special Publication 500-2, Validating the Correctness of Hardware Implementations of the NBS Data Encryption Standard

NBS Special Publication 500-27, Computer Security and the Data Encryption Standard

NBS Special Publication 500-54, A Key Notarization System for the Data Encryption Standard

NBS Special Publication 500-61, Maintenance Testing for the Data Encryption Standard

C. TMS70x1 Devices

The TMS70x1 devices include the TMS7001, TMS7041, and the SE70P161. These devices contain the same features as the TMS70x0 devices, and enhance communication ability with the addition of a serial I/O port. The TMS7041 has 4K bytes of on-chip ROM; the TMS7001 has no on-chip ROM.

Each TMS70x1 member has 128 bytes of on-chip RAM, and has the capability (through memory-expansion modes) to access up to 64K bytes of address space.

The SE70P161 is a prototyping component for the TMS7001. It is pin-compatible with the TMS7041, and uses the same instruction set. The SE70P161 is commonly referred to as a *piggyback* device because it's packaging allows a standard TMS2764 or TMS27128 EPROM device to be plugged into the top. This two-chip unit acts as a form-fit and function emulator for the TMS7041 microcontroller.

The TMS70x1 devices are not recommended for new designs. For designs that require an on-chip UART, we recommend using the enhanced features and performance of the TMS70x2, TMS70Cx2, or the TMS7742-EPROM devices.

Topics covered in this appendix include:


Section

ecuo		raye
C.1	Key Features	C-2
C.2	TMS70x1 Pinouts and Pin Descriptions	C-3
C.3	TMS70x1 Architecture	C-5
C.4	Standard Instruction Set/Development Support	C-6
C.5	Electrical Specifications	C-6

Daga

C.1 Key Features

- Family member with 4K bytes of on-chip ROM as well as a ROMless version
- 128-byte on-chip RAM Register File
- Flexible on-chip serial port:
 - Asynchronous, Isosynchronous, and Serial I/O modes
 - Two multiprocessor communication formats
 - Fully software programmable
 - Internal or external baud-rate generator
 - Separate baud-rate timer, useable as a third timer
- 32 TTL-compatible I/O pins:
 - 22 bidirectional pins
 - 8 output pins
 - 2 high-inpedance input pins
- Full-feature data/program stack
- Memory-mapped ports for easy addressing
- 256-byte Peripheral File
- Memory expansion capability
 - 64K-byte address space
- 8-bit instruction word
- Eight powerful addressing formats, including:
 - Register-to-register arithmetic
 - Indirect addressing on any register pair
 - Indexed and indirect branches and calls
- 2's complement arithmetic
- Single-instruction binary-coded decimal (BCD) add and subtract
- Two external, maskable interrupts
- Flexible interrupt handling
 - Priority servicing of simultaneous interrupts
 - Software execution of hardware interrupts
 - Precise timing of interrupts with the capture latch
 - Software monitoring of interrupt status
- NMOS, 5V ± 10% power supply
- 40-pin, 600-mil, dual-inline package, 100-mil, pin-to-pin spacing packages



C.2 TMS70x1 Pinouts and Pin Descriptions

Figure C-1. TMS70x1 Pinout

		T T		1
B5/R/W [1		\mathbf{O}	40	l∨ss
B7/CLKOUT [2			39	B6/ENABLE
ВО 🛛 З	• V _{CC}	Vcc	o 38	B4/ALATCH
B1 🚺 4	o A12	PGM	o 37	B3/TXD
B2 [5	o A7	A13	o 36]мс
A0 🛾 6	o A6	A8	o 35]C7
A1 🚺 7	o A5	A9	o 34]C6
A2 🕻 8	o A4	A11	o 33	C5
A3 🚺 9	o A3	G	o 32]C4
A4 🚺 10	o A2	A10	o 31]C3
A7/EC1 🚺 11	o A1	Ē	o 30]C2
ĪNT3 🚺 12	o A0	. D7	o 29]C1
ĪNT1 🚺 13	o D0	D6	o 28]co
RESET [14	o D1	D5	o 27]00
A6/SCLK/EC2 [15	o D2	D4	o 26]D1
A5/RXD 🚺 16	o V _{SS}	D3	o 25.	lVcc
XTAL2/CLKIN			24] D2
XTAL1 🛛 18			23]D3
D7 🚺 19			22] D4
D6 [20			21	D5

Figure C-2. SE70P161 Pinout

A0 LSb6I/OPort A. Pins A0-A4 and A7 are general-purpose bidi pins. Pin A7/EC1 may also be used to clock the on- event counter. Pin A5/RXD is used as the UART rect A3A28I/OA39I/OA410I/OA5/RXD16IA6/SCLK/EC215I/OA7/EC111I/OB030B140become memory expansion control signals in Periphe become memory expansion control signals in Periphe B2B3/TXD370B4/ALATCH380B5/R/W10B6/ENABLE390B7/CLKOUT20C028I/OC129I/Ogeneral-purpose input or output pins in Single-Chip become the LSB address/data bus in Peripheral-ExpC331I/OC432I/OC533I/OC634I/O	chip Timer 1 eiver. Pin 2 event counter . B4–B7 eral-Expansion, is used as the re as
B140become memory expansion control signals in PeripheB250Full-Expansion, and Microprocessor modes. Pin B3 inB3/TXD370UART transmitter.B4/ALATCH380UART transmitter.B5/R/W10B6/ENABLE390B7/CLKOUT20C028I/0C129I/0C230I/0C331I/0C432I/0C533I/0C634I/0	eral-Expansion, is used as the re as
C129I/Ogeneral-purpose input or output pins in Single-ChipC230I/Obecome the LSB address/data bus in Peripheral-Exp.C331I/OExpansion, and Microprocessor modes.C432I/OC533I/OC634I/O	
C7 35 1/O	
D027I/OPort D. D0-D7 can be individually selected in softwa general-purpose input or output pins in Single-ChipD224I/OExpansion modes. D0-D7 become the MSB address, Expansion and Microprocessor modes.D422I/OD521I/OD620I/OD719I/O	or Peripheral-
INT1 13 I Highest-priority maskable interrupt	
INT3 12 I Lowest-priority maskable interrupt	
RESET 14 I Reset	
MC 36 I Mode control pin, V _{CC} for Microprocessor mode	
XTAL2/CLKIN17ICrystal input for control of internal oscillatorXTAL1180Crystal output for control of internal oscillator	
	······································
V _{CC} 25 Supply voltage (positive) V _{SS} 40 Ground reference	

Table C-1. TMS70x1 and SE70P161 Pin Descriptions

C.3 TMS70x1 Architecture

The following sections describe the featuers and functions of the TMS70x1 microcomputers. The TMS70x1 devices are not recommended for new designs. For designs that require an on-chip UART, we recommend using the enhanced features and performance of the TMS70x2, TMS70Cx2, or the TMS7742-EPROM devices.

C.3.1 On-Chip RAM and Registers

The TMS70x1 devices contain the same on-chip registers as the TMS70x2 devices, with the exception of on-chip RAM. The TMS70x1 devices have 128 bytes of on-chip RAM, a 256-byte Peripheral File, a Stack Pointer (SP), a Status Register (ST), and a 16-bit Program Counter (PC).

C.3.2 On-Chip General-Purpose I/O Ports

The TMS70x1 devices have 32 I/O pins organizes as four 8-bit parallel ports, A, B, C, and D. These ports are memory mapped identically and accessed via the same control registers as on the TMS70x2 devices (see Section 3.2).

C.3.3 Memory Modes

The TMS70x1 devices can address up to 64K bytes of ROM and RAM. Four memory modes can be selected by a combination of software and hardware: Single-Chip, Peripheral Expansion, Full Expansion, and Microprocessor modes. These modes are identical to the other TMS7000 family memory modes (see Section 3.3).

C.3.4 I/O Control Registers

The TMS70x1 devices contain identical I/O control registers in the same memory-mapped locations that are on the TMS70x2 devices. The only difference is that bit 7 of serial control register 1 (SCTL1) is a don't care for the TMS70x1 devices, whereas on the TMS70x2 devices, this bit is the Timer 3 start/stop bit. (See Section 3 for more information.)

C.3.5 Interrupts

The TMS70x1 devices contain the same interrupt sources that are on the TMS70x2 devices. However, the external interrupts on the TMS70x1 devices are edge and level active rather than edge-only as on the TMS70x2 devices.

C.3.6 Clock Options

Clock options for the TMS70x1 are $\div 2$ and $\div 4$ of the oscillator frequency. (See Section 3.4 for more information.)

C.3.7 Programmable Timer/Event Counters

The TMS70x1 devices contain the same three timer/event counters found in the TMS70x2 devices. These timers function the same on each device with the exception of the start/stop function of Timer 3. The TMS70x1 devices do not have a start/stop function for Timer 3. (See Section 3.6 for more information.)

C.3.8 Serial Port

The TMS70x1 devices' serial port uses the same control registers and operates identically to the serial port of the TMS70x2 devices, with the exception of the asynchronous mode baud rate. The TMS70x1 operates half as fast in the asynchronous mode as do the TMS70x2 devices. This is because the TMS70x2 devices require 8 SCLK pulses to send a bit of data, while the TMS70x1 devices require 16 SCLK pulses. (See Section 3.8 for more information.)

These are the baud-rate equations for TMS70x1 devices using Asynchronous or Isosynchronous communcations.

Asynchronous baud rate

$$\frac{1}{64 \times (PR + 1) \times (TR + 1) \times t_{c(C)}}$$

Isosynchronous baud rate

$$\frac{1}{4 \times (PR + 1) \times (TR + 1) \times t_{c(C)}}$$

C.4 Standard Instruction Set/Development Support

The TMS70x1 devices use the same instruction set as all other TMS7000 family devices. Also, the TMS70x1 uses identical development tools such as the XDS, EVM, assemblers, and linkers, as do the other TMS7000 devices.

C.5 Electrical Specifications

The electrical specifications and memory interface timings of the TMS70x1 devices are identical to those of the TMS70x0 devices (see Section 4 for electrical specifications and memory interface timings).

D. Character Sets

The TMS7000 Assembler recognizes the ASCII character set listed in Table D-1. Table D-2 lists characters that the assembler does not recognize, but may be recognized and acted upon by other programs. The device service routine for the card reader accepts and stores into the calling program's buffer all the characters listed.

HEX	0-	1-	2-	3-	4-	5-	6-	7-	(High nibble)
(Low	NUL	DLE	SP	0	@	Р]	p	inopie)
(LOW nibble) -0	0	16	32	48	64	80	96	112	
	SOH	DC1	!	1	Α	٥	а	q	
-1	1	17	33	49	65	81	97	113	
	STX	DC2	"	2	В	R	b	r	
-2	2	18	34	50	66	82	98	114	
	ETX	DC3	-	3	С	S	с	s	
-3	3	19	35	51	67	83	99	115	
	EOT	DC4	\$	4	D	Т	d	t	
-4	4	20	36	52	68	84	100	116	
	ENQ	NAK	%	5	E	υ	e	u	
-5	5	21	37	53	69	85	101	117	
	ACK	SYN	8	6	F	V	f	v	
-6	6	22	38	54	70	86	102	118	
	BEL	ETB]	7	G	w	g	w	
-7	7	23	39	55	71	87	103	119	
	BS	CAN	(8	Н	x	h	x	
-8	8	24	40	56	72	88	104	120	
	НТ	EM)	9	1	Υ	i	У	
-9	9	25	41	57	73	89	105	121	
	LF	SUB	*	:	J	Z	ii	z	
-A	A	26	42	58	74	90	106	122	
	VT	ESC	+	;	к	[k	{	
-B	В	27	43	59	75	91	107	123	
	FF	FS	·	<	L	\	1	:	
-C			44	60	76	92	108	124	
	CR	GS		=	м]	m	}	
-D	D	29	45	61	77	93	109	125	
	so	RS	·	>	N	^	n	~	
-E	E	30	46	62	78	94	110	126	
	sı	US	/	?	0		۰	DEL	
-F	F	31	47	63	79	95	111	127	

Table D-1. ASCII Character Set

00 0 NUL 01 1 SOH 02 2 STX 03 3 ETX 04 4 EOT 05 5 ENQ 06 6 ACK 07 7 BEL 08 8 BS 09 9 HT 0A 10 LF 0B 11 VT 0C 12 FF 0D 13 CR 0E 14 SO 0F 15 SI 10 16 DLE 11 17 CD1 12 18 CD2 13 19 CD3 14 20 CD4 15 21 NAK 16 22 SYN	HEX VALUE	DECIMAL VALUE	CHARACTER
17 23 ETB 18 24 CAN 19 25 EM 1A 26 SUB 1B 27 ESC 1C 28 FS 1D 29 GS 1E 30 RS 1F 31 US	00 01 02 03 04 05 06 07 08 09 0A 08 00 00 00 00 00 00 00 00 00 00 00 00	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30	NUL SOH STX EOQ ACEL BS HTF FR SOI DCD234 KN BN ECAM BSUC CD34 KN SYB SUS SS SS SS SS

mou	0000	0001	0010	0011	0100	1010	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
HIGH	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
LOW 0000 0	NOP								MOVP Pn,A			TSTA/ CLRC	MOV A,B	MOV A,Rn	ЈМР	TRAP 15
000 ⁻¹ 1	IDLE									MOVP Pn,B			TSTB	MOV B,Rn	JN/ JLT	TRAP 14
0010		MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOVP	MOVP	MOVP	DEC	DEC	DEC	JZ/	TRAP
2		Rn,A	%n,A	Rn,B	Rn,Rn	%n,B	B,A	%n,Pn	A,Pn	B,Pn	%n,Pn	A	B	Rn	JEQ	13
0011		AND	AND	AND	AND	AND	AND	AND	ANDP	ANDP	ANDP	INC	INC	INC	JC/	TRAP
3		Rn,A	%n,A	Rn,B	Rn,Rn	%n,B	B,A	%n,Pn	A,Pn	B,Pn	%n,Pn	A	B	Rn	JHS	12
0100		OR	OR	OR	OR	OR	OR	OR	ORP	ORP	ORP	INV	INV	INV	JP/	TRAP
4		Rn,A	%n,A	Rn,B	Rn,Rn	%n,B	B,A	%n,R	A,Pn	B,Pn	%n,Pn	A	B	Rn	JGT	11
0101	EINT	XOR	XOR	XOR	XOR	XOR	XOR	XOR	XORP	XORP	XORP	CLR	CLR	CLR	JPZ/	TRAP
5		Rn,A	%n,A	Rn,B	Rn,Rn	%n,B	B,A	%n,R	A,Pn	B,Pn	%n,Pn	A	B	Rn	JGE	10
0110 6	DINT	BTJO Rn,A	BTJO %n,A	BTJO Rn,B	BTJO Rn,Rn	BTJO %n,B	BTJO B,A	BTJO %n,R	BTJOP A,Pn	BTJOP B,Pn	%n,Pn	XCHB A	XCHB B	XCHB Rn	JNZ/ JNE	TRAP 9
0111 7	SETC	BTJZ Rn,A	BTJZ %n,A	BTJZ Rn,B	BTJZ Rn,Rn	BTJZ %n,B	BTJZ B,A	BTJZ %n,R	BTJZP A, Pn	8,Pn	BTJZP %n,Pn	SWAP A	SWAP B	SWAP Rn	JNC/ JL	TRAP 8
1000 8	POP ST	ADD Rn,A	ADD %n,A	ADD Rn,B	ADD Rn,Rn	ADD %n,B	ADD B,A	ADD %n,R	MOVD %n,Rn		MOVD %n(B), Rn	PUSH A	PUSH B	PUSH Rn	TRAP 23	TRAP 7
1001 9	STSP	ADC Rn,A	ADC %n,A	ADC Rn,B	ADC Rn,Rn,	ADC %n,B	ADC B,A	ADC %n,R				POP A	POP B	POP Rn	TRAP 22	TRAP 6
1010	RETS	SUB	SUB	SUB	SUB	SUB	SUB	SUB	LDA	LDA	LDA	DJNZ	DJNZ	DJNZ	TRAP	TRAP
A		Rn,A	%n,A	Rn,B	Rn,Rn	%n,B	B,A	%n,R	@n	*Rn	@n(B)	A	B	Rn	21	5
1011	RETI	SBB	SBB	SBB	SBB	SBB	SBB	SBB	STA	STA	STA	DECD	DECD	DECD	TRAP	TRAP
B		Rn,A	%n,A	Rn,B	Rn,Rn	%n,B	B,A	%n,R	@n	*Rn	@n(B)	A	B	Rn	20	4
1100		MPY	MPY	MPY	MPY	MPY	MPY	MPY	BR	BR	BR	RR	RR	RR	TRAP	TRAP
C		Rn,A	%n,A	Rn,B	Rn,Rn	%n,B	B,A	%n,R	@n	*Rn	@n(B)	A	B	Rn	19	3
1101	LDSP	CMP	CMP	CMP	CMP	CMP	CMP	CMP	CMPA	CMPA	CMPA	RRC	RRC	RRC	TRAP	TRAP
D		Rn,A	%n,A	Rn,B	Rn,Rn	%n,B	B,A	%n,R	@n	*Rn	@n(B)	A	B	Rn	18	2
1110	PUSH	DAC	DAC	DAC	DAC	DAC	DAC	DAC	CALL	CALL	CALL	RL	RL	RL	TRAP	TRAP
E	ST	Rn,A	%n,A	Rn,B	Rn,Rn	%n,B	B,A	%n,R	@n	*Rn	@n(B)	A	B	Rn	17	1
1111 <u>F</u>		DSB Rn,A	DSB %n,A	DSB Rn,B	DSB Rn,Rn	DSB %n,B	DSB B,A	DSB %n,R				RLC A	RLC B	RLC Rn	TRAP 16	TRAP 0

E. Hexadecimal Instruction Table/Opcode Map

A – B – Rn – Pn – %n – @n – *Rn –

Register A Register A Register File register Peripheral File register Immediate Addressing Direct Addressing Indirect Addressing

F. Instruction Opcode Set

		NGI					DUA	LO	PER	AN)				PER	PHI	ERA	L	ЕХТ	END		Oth -er		
	Α	В	Rn	A,B	B,A	Rn, A	%n, A	Rn, B	%п, В	Rn, Rn	%n, Rn	A, Rn	B, Rn	A, Pn	Pn, A	B, Pn	Pn, B	%n, Pn	†	‡	ş		¶	»
DC					69	19	29	39	59	49	79												Х	
DD					68	18	28	38	58	48	78												Х	
ND					63	13	23	33	53	43	73												Х	
IDP														83	1	93		A3					X	
гJО					66	16	26	36	56	46	76												Х	
OP														86		96		A6					Х	
JZ					67	17	27	37	57	47	77												Х	
ZΡ														87		97		A7					х	
BR																			8C	9C	AC			
																			8E	9E	AE			
LR	B5	C5	D5																				x	—
RC									<u> </u>													BO	х	
MP					6D	1D	2D	3D	5D	4D	7D			-									Х	
IPA																<u> </u>			8D	9D	AD			
AC					6E	1E	2E	3E	5E	4E	7E												X	
DEC	B2	C2	D2							<u> </u>				_									X	
CD	BB	СВ	DB						<u> </u>														x	-
NT								-												÷		06	Х	T x
NZ	BA	CA	DA						<u> </u>				_				<u> </u>						X	
SB					6F	1F	2F	3F	5F	4F	7F				t		<u> </u>						X	
INT																						05	Х	x
DLE									<u> </u>									<u> </u>				01	X	
NC	B3	C3	D3											-				t					X	
INV	B 4	C4	D4																				Х	t
MP																			t			EO		
лнs																	İ					E3		
JLT																<u> </u>						E1		
/JL								-							<u> </u>							E7		
JNE										<u> </u>					1		1	1				E6		
JGT								—	1	<u> </u>					1	<u> </u>			<u> </u>			E4		
JGE								-		1						r		<u> </u>				E5		t
JEQ										1								t				E2		
DA						<u> </u>				<u> </u>					<u> </u>			t	8A	9A	AA		х	F
DSP											t				t —	<u> </u>	t	t	<u> </u>			0D		t

† ‡ §¶

Direct Indirect Indexed Condition Bits Interrupt Enable

		NG ERA		ſ	, ,			LO	PER						PER	PHI	ERA	L	EXT	EN	DED		STA WO	TUS
	A	В	Rn	A,B	B,A	Rn, A	%n, A	Rn, B	%n, B	Rn, Rn	%n, Rn	A, Rn	B, Rn	A, Pn	Pn, A	B, Pn	Pn, B	 %n, Pn	t	‡	ş		1	»
MOV				CO	62	12	22	32	52	42	72	DO	D1									х		
MOVD																			88	98	A8		Х	
MOVP														82	80	92	91	A2				х		
MPY					6C	1C	2C	3C	5C	4C	7C												Х	
NOP																						00		
OR					64	14	24	34	54	44	74												Х	
ORP														34		94		A4				Х		
POP	89	C9	D9																			08	Х	
PUSH	88	C8	D8																			0E	Х	
RETI																						ОВ		
RETS																						0A		
RL	BE	CE	DE																				Х	
RLC	BF	CF	DF																				Х	
RR	BC	CC	DC																				X	
RRC	BD	CD	DD																				Х	
SBB					6B	1B	2B	3B	5B	48	7B												Х	
SETC																						07	Х	
STA																			8B	9B	AB		Х	
STSP																						09	Х	
SUB					6A	1A	2A	3A	5A	4A	7A												Х	
SWAP	B7	C7	D7																				X	
TSTA																						80	Х	
TSTB																						C1	Х	
TRAP																						E3- EF	x	
хснв	B6		D6																				Х	
XOR					65	15	25	35	55	45	75												Х	
XORP														35		95		A5				X		

Appendix F - Instruction Opcode Set

† Direct ‡ Indirect § Indexed ¶ Condition Bits » Interrupt Enable

G. CrossWare Installation

This section contains step-by-step instructions for installing, verifying, and relinking the TMS7000 Family Macro Assembler and Link Editor. This CrossWare can be installed on five operating systems:

Digital Equipment Corporation VAX-1111

VMS operating system – page G-2

TI/IBM PC12

 MS-DOS¹³ (TI PC) and PC-DOS (IBM PC) operating systems – page G-8

IBM Mainframes12

- MVS operating system page G-14
- CMS operating system page G-26

*TI 990*¹⁴

DX10 operating system – page G-31

These style and symbol conventions are used throughout this section:

- The symbol <CR> indicates that a carriage return should be entered;
 <enter> indicates that the enter key should be pressed.
- Angle brackets (< and >) indicates a word which must be typed out; for example, <directory> indicates that you should type a directory name. The brackets themselves are not entered.
- Screen displays are shown in a special font.
- Portions of a display that are <u>user</u> responses are underscored.

Texas Instruments suggests that you conform to these procedures as closely as possible during the initial installation, allowing you to verify the installation with a minimum of trouble.

¹¹ VAX-11 and VMS are trademarks of Digital Equipment Corporation.

¹² MVS, CMS, and PC-DOS are trademarks of International Business Machines.

¹³ MS is a trademark of Microsoft Corporation.

¹⁴ TI 990 and DX10 are trademarks of Texas Instruments, Inc.

G.1 VAX/VMS CrossWare Installation

The TMS7000 CrossWare tape was created with the VMS BACKUP utility. The package is contained in two directories, shipped in two save sets.

G.1.1 Restore Procedures

In the following examples, **MFA0** represents the tape drive name and **DUA2** represents the hard disk drive name. Actual tape and disk drive names may differ.

Mount the Tape

Place the tape on a tape drive. Mount it by entering:

ALLOC MFA0: <CR> MOUNT MFA0:/OVER=ID/FOR/DEN=1600 <CR>

If the mount is successful, the screen displays:

ASM7 MOUNTED ON MFA0

Restore the Macro Assembler

Use the BACKUP utility to read the ASM7 save set from the tape:

BACKUP/LOG MFA0:ASM7 DUA2:[<directory>]*.* <CR>

The CrossWare package can reside in either your directory or a system directory. The following examples copy the package into your directory, copying the ASM7 directory structure on the tape into [<directory>] on disk DUA2.

A README file explaining the Macro Assembler validation procedure is contained in this directory:

[<directory>.ASM7]README.DAT

If you do not want to install the Link Editor, skip the next step and unload the tape.

Restore the Link Editor

Use the BACKUP utility to copy the LINKER save set from the tape:

BACKUP/LOG MFA0:LINKER.BCK DUA2:[<directory>]*.* <CR>

The string '...' within the brackets is for a directory name, required for the system to construct subdirectories.

The LINKER.BCK directory structure on the tape is copied into [<directory>] on disk DUA2.

A README file explaining the Link Editor validation procedure is contained in this directory:

[<directory>.LINKER]README.DAT

Dismount the Tape

Dismount the tape by entering:

DISMOUNT MFA0: <CR>

Remove the tape from the drive. Deallocate the tape drive by entering:

DEALLOCATE MFA0: <CR>

G.1.2 Installing Command Files

Two command procedures have been provided to ensure correct system-dependent parse features. If your VAX/VMS system runs under Version 2.5, use the PARSE.C25 command procedure by renaming it PARSE.COM. If your system runs under Version 3.0, use the default PARSE.COM.

Set the default directory to the directory the Assembler and Linker have been restored to. Edit the Assembler and Linker command files, replacing existing pathnames with the pathnames that the Assembler and Linker have been restored to.

Edit the file: [<directory>.ASM7]XASM.COM

Substitute the appropriate file pathnames in three places:

- Two calls to the PARSE command, which appear within the first 20 lines as:

\$ @[MOORE.ASM7]PARSE 'P1'....

Change them to:

- \$ @DUA2:[<directory>.ASM7]PARSE 'P1'....
- One RUN statement, which appears near the bottom of the file as:
 - \$ RUN[MOORE.ASM7]ASM7000

Change it to:

\$ RUN DUA2:[<directory>.ASM7]ASM7000

Edit the file: [<directory>.LINKER]LINKER.COM

Substitute the appropriate file pathnames in three places:

 Two calls to PARSE, marked in the file by a preceding line '******.... The actual command appears similar to the PARSE commands in the assembler command file. Change them to:

\$ @DUA2:[<directory>.LINKER]PARSE 'P1'...

- One RUN statement near the end of the file. Change it to:
 - \$ RUN DUA2:[<directory>.LINKER]LINKER

G.1.3 Providing Transparent Access

It is not feasible to set the default directory (SET DEF) each time the Assembler or Link Editor is executed. Use the following procedure to provide transparent access for all users. Once the directories are on disk, make the following assignments into the LOGIN.COM file:

\$ X7 :== @DUA2:[<directory>.ASM7]XASM.COM \$ XLINK :== @DUA2:[<directory>.LINKER]LINKER.COM

This defines the X7 and XLINK commands, which execute the Macro Assembler and Link Editor. Execute the Macro Assembler by entering **X7** at the terminal in System Mode. Similarly, execute the Link Editor by entering **XLINK**.

G.1.4 Verifying Installation

This verification procedure is not designed to perform an exhaustive test, it simply verifies that the installation procedures were executed correctly. It also provides familiarity with the basic operation and data flow of this package.

- Create a test directory. Copy the TEST.ASM, TEST1.ASM, TEST2.ASM, and TEST1.CON files from [.ASM7] and [.LINKER] into the directory by entering these commands:
 - \$ CREATE/DIR [<userid>.TEST] <CR>
 - \$ SET DEF [<userid>.TEST] <CR>
 - \$ COPY [<directory>.ASM7]TEST.ASM * <CR>
 - \$ COPY [<directory>.LINKER]TEST1.ASM * <CR>
 - \$ COPY [<directory>.LINKER]TEST2.ASM * <CR>
 - \$ COPY [<directory>.LINKER]TEST1.CON * <CR>
- 2) In System Mode, enter: <u>X7</u> \leq CR>

For the first input parameter, enter TEST.ASM, TEST1.ASM, and TEST2.ASM, respectively, for the three assembler runs (ASM is the default extension). The command procedure parses the pathname and generates defaults for the output listing and object files. Take the defaults by pressing the carriage return, or specify alternate file pathnames following the prompts:

\$ X7 TEST <CR>
Object file (TEST.MPO): <CR>
Listing file (TEST.LIS): <CR>
Messages (_TTA3:): <CR>

\$ X7 TEST1
Object file (TEST1.MPO): <CR>
Listing file (TEST1.LIS): <CR>
Messages (_TTA3:): <CR>

\$ <u>X7 TEST2</u>
Object file (TEST2.MPO): <CR>
Listing file (TEST2.LIS): <CR>
Messages (_TTA3:): <CR>

This creates the TEST.MPO, TEST.LIS, TEST1.MPO, TEST1.LIS, TEST2.MPO and TEST2.LIS files in the directory [<userid>.TEST].

3) In System Mode, enter: XLINK <CR>

As the first input parameter, enter: TEST1.CON

For the second and third parameters, the command procedure parses the pathname and generates defaults for the output, load, and map files. This procedure links the object files for TEST1 and TEST2 into a single executable object file in TEST1.LOD (CON is the default for the first parameter):

\$ XLINK TEST1 <CR>
Linked object file (TEST1.LOD): <CR>
Map file (TEST1.MAP): <CR>

This creates the files TEST1.LOD and TEST1.MAP. These files should agree with the precompiled versions in the product directories for the Macro Assembler and Link Editor.

G.1.5 Relinking the Macro Assembler and Link Editor

There should be no reason to relink the Macro Assembler or Link Editor, but command files have been provided to allow for this contingency.

To relink the Macro Assembler, edit the LINKASM.COM procedure file to put the correct pathname for the runtime library in the logical assignment statement. In System Mode, execute LINKASM.COM to relink the ASM7.EXE file:

```
$ SET DEF [<directory>.ASM7] <CR>
$ @LINKASM <CR>
```

Similarly, to relink the Link Editor, edit the LINKLINK.COM procedure file to put the correct pathname for the runtime library in the logical assignment statement. In System Mode, execute LINKLINK.COM to relink the LINK-ER.EXE file:

\$ SET DEF [<directory>.LINKER] <CR>

\$ @LINKLINK <CR>

G.1.6 Product Directories

The following listing contains the product directories found in the CrossWare package. These two directories contain a total of 28 files.

<u>SET DEF [<directory>] <CR></u> <u>DIR <CR></u> Directory [<directory>] ASM7.DIR;1 LINKER.DIR;1 Total: 2 files

<u>DIR [<default directory>.ASM7] <CR></u>

Directory [<directory>.ASM7] ASM.OBJ;1 ASM7000.EXE;1 LINKASM.COM;1 PARSE.C25;1 PARSE.COM;1 README.LIS;1 ASMRTS.OLB;1 TEST.ASM;1 TEST.LIS;1 TEST.MPO;1 XASM.COM;1 Total: 11 files

DIR [<default directory>.LINKER] <CR>

Directory [<directory>.LINKER.] LINKER.COM;1 LINKER.EXE;1 LINKER.OBJ;1 LINK-LINK.COM;1 PARSE.C25;1 PARSE.COM;1 README.LIS;1 LINKRTS.OLB;1 TEST1.ASM;1 TEST1.CON;1 TEST1.LIS;1 TEST1.LOD;1 TEST1.MAP;1 TEST1.MPO;1 TEST2.ASM;1 TEST2.LIS;1 TEST2.MPO;1 Total: 17 files

G.1.7 Using the MLIB Directive

The directory pathname under VAX/VMS can be less than or equal to nine characters. However, the MLIB directive issues an Invalid Macro Library Pathname error message when the directory pathname is more than eight characters. The following code segment shows the correct response when using eight characters for the macro directory pathname.

NO\$IDT TMS7000 ASSEMBLE	R VAX/VMS 2.1 83.088 14:30:25 8/1/84 PAGE 0001
0001 *	
	mat 1 test procedure
	a test file with pathname eight
0004 * characte	
0005 0000 MLIB	DUAI:[MD0273.ABCDEFGH]'
0006 *	
0007 0000 PSEG	
0000	х [,] а
0009 X1 0001 *	В,А
0002 0000 69 ADC	В,А
0010 X1	R2,A
0001 *	a'' = 9
0002 0001 19 ADC	R2,A
0002 02	
0011 X1	R2,B
0001 *	"a" = 9
0002 0003 39 ADC	R2,B
0004 02	
0012 X1	%01,A
0001	a'' = 9
0002 0005 29 ADC 0006 01	%01,A
NO ERRORS, NO WARNINGS	
no Enterio, no minimuo	

G.2 TI and IBM PC MS/PC-DOS CrossWare Installation

The TMS7000 CrossWare package is shipped on a double-sided, dual-density diskette. The Macro Assembler and Link Editor execute in batch mode on MS-DOS (TI PC) and PC-DOS (IBM PC) systems. At least 256K bytes of memory space must be available.

Instructions are included for both hard disk systems and dual floppy drive systems. The examples use these symbols for drive names:

- **A**: Floppy disk drive for hard disk systems or source drive for dual floppy drive systems.
- **B**: Destination or system disk drive for dual floppy drive systems.
- Winchester (hard disk) for hard disk systems. E:

G.2.1 Diskette Files

The diskette contains the following files:

Executable Modules:

LINKER.EXE	Executes the Link Editor
XASM7.EXE	Executes the Macro Assembler

Macro Assembler Test Files:

TEST1.ASM	Source file for Assembler test program #1
TEST1.LST	Correct output listing file for Assembler test program #1
TEST1.MPO	Correct output object file for Assembler test program #1
TEST2.ASM	Source file for Assembler test program #2
TEST2.LST	Correct output listing file for Assembler test program #2
TEST2.MPO	Correct output object file for Assembler test program #2

Link Editor Test Files:

TEST.CTL	Linker test program (link control file)
TEST.MAP	Correct output listing file for the Linker test program
TEST.LOD	Correct output object file for the Linker test program

G.2.2 Restoring the Macro Assembler and Link Editor

These instructions are for both hard disk systems and dual floppy drive systems. On a dual floppy drive system, the MS/PC-DOS system diskette should be in drive B.

- Make a backup diskette of the product diskette. 1)
 - On PC-DOS systems, place a blank diskette in drive A. Enter:

FORMAT A: <CR>

DISKCOPY A: A: <CR>

Follow the prompts, removing and inserting the source and destination diskettes as directed.

 On MS-DOS systems, insert the source (product) diskette in drive A. Enter:

DISKCOPY A: A:/F/V <CR>

The /F switch tells MS-DOS to format the new (destination) diskette before copying begins. The /V switch tells MS-DOS to verify that the source and destination diskettes are identical after the diskcopy is complete. When MS-DOS *first* prompts for the destination diskette, remove the source diskette and insert a blank diskette. Follow the prompts, removing and inserting the source and destination diskettes as directed.

When MS/PC-DOS prompts:

COPY ANOTHER (Y/N)?

respond with N.

2) Copy the Macro Assembler onto the hard disk or the system disk:

On hard disk systems, enter:

COPY A:XASM7.EXE E:*.*/V <CR>

On *dual floppy drive* systems, enter:

COPY A:XASM7.EXE B:*.*/V <CR>

3) Copy the Link Editor onto the hard disk or the system disk:

On hard disk systems, enter:

COPY A:LINKER.EXE E:*.*/V <CR>

On *dual floppy drive* systems, enter:

COPY A:LINKER.EXE B:*.*/V <CR>

G.2.3 Executing the Macro Assembler

To execute the Macro Assembler enter: XASM7

The command line parser prompts for the source, listing, and object file names:

Source File	Enter the source file name (if the source file does not have an extension, then type the file name with an explicit '.').
Listing File	Enter the output listing file name.
Object File	Enter the output object file name.

MS/PC-DOS creates defaults for the listing and object files and/or their extensions. The default extensions are:

- Source file .ASM
- Listing file .LST
- Object file .MPO

A source file name can be followed by a semicolon, either on the command line or in response to a prompt; this causes the Macro Assembler to generate the default files without displaying further prompts.

Examples:

XASM7 <filename>.SRC;

- Uses <filename> with extension SRC.
 - Generates defaults for the listing file <filename.LST> and object file <filename>.MPO.

XASM7 <filename>;

- Uses <filename> with default extension ASM.
- Generates defaults for the listing and object files as indicated above.

XASM7 <filename>,<newname>;

- Uses <filename> with default extension ASM.
- Generates listing file <newname>.LST and object file <newname>.MPO.

XASM7 <filename>,<newname>

- Uses <filename> with default extension ASM.
- Generates listing file <newname>.LST and prompts for object file name.

G.2.4 Executing the Link Editor

To execute the Linker enter: LINKER

The command line parser will prompt for the control, linkmap, and load file names.

Control File	Enter the control file name with extension (if the control file does not have an extension, type the file name with
	an explicit '.').
Map File	Enter the linkmap file name with extension.
Load File	Enter the load module file name with extension.

MS/PC-DOS generates defaults for the linkmap and load files and/or their extensions. The default extensions are:

- Control file .CTL
- Linkmap file .MAP
- Load file .LOD

A source file name can be followed by a semicolon, either on the command line or in response to a prompt; this causes the Macro Assembler to generate the default files without displaying further prompts.

Examples:

LINKER <filename>.SRC;

- Uses <filename> with extension SRC.
- Generates defaults for the linkmap and load files as indicated above.

LINKER <filename>;

- Uses <filename> with default extension CTL.
- Generates defaults for the linkmap and load files as indicated above.

LINKER <filename>,<newname>;

- Uses <filename> with default extension CTL.
- Generates linkmap file <newname>.MAP and load file <newname>.LOD.

LINKER <filename>,<newname>

- Uses <filename> with default extension CTL.
- Generates linkmap file <newname>.MAP and prompts for the load file name.

G.2.5 Testing the Macro Assembler

Hard Disk Systems:

1) Copy the TEST1.ASM and TEST2.ASM files from the backup diskette onto the hard disk using the MS/PC-DOS COPY utility:

COPY A:*.ASM E:*.*/V <CR>

 Execute the Macro Assembler using TEST1.ASM and TEST2.ASM as source files. In response to the system prompt, enter:

XASM7 TEST1;

The Assembler generates the default object file TEST1.MPO and default listing file TEST1.LST.

- Compare the listing and object files just created to those on backup diskettes. Only lines which contains the date and time the files were created should be different.
 - On MS-DOS systems, use the FILCOM utility:

FILCOM	TEST1.MPO	A:TEST1.MPO	<u> <cr></cr></u>
FILCOM	TEST1.LST	A:TEST1.LST	<cr></cr>
FILCOM	TEST2.MPO	A:TEST2.MPO	<cr></cr>
FILCOM	TEST2.LST	A:TEST2.LST	<cr></cr>

MS/DOS will display the lines that are different.

 On *PC-DOS systems*, use the TYPE utility to print the contents of each file on the screen and visually check for differences:

TYPE	TEST1.MPO <c< th=""><th>R></th></c<>	R>
TYPE	A:TEST1.MPO	<u> <cr></cr></u>

- TYPETEST1.LST<CR>TYPEA:TEST1.LST<CR>
- TYPETEST2.MPO<CR>TYPEA:TEST2.MPO<CR>
- TYPE TEST2.LST <CR> TYPE A:TEST2.LST<CR>

Floppy Drive Systems:

- 1) Insert the backup diskette into the default floppy drive.
- 2) Execute the Macro Assembler using TEST1.ASM and TEST2.ASM as source files. It is important to use a different name for the object and listing files, otherwise the Assembler will write over these files on the backup diskette, and there will be no correct files to compare the created files to. In response to the system prompt, enter:

XASM7 TEST1, MYTEST1;

The Assembler generates object file MYTEST1.MPO and listing file MYTEST1.LST.

- Compare the listing and object files just created to those on backup diskettes. Only lines which contains the date and time the files were created should be different.
 - On MS-DOS systems, use the FILCOM utility:

FILCOM	TEST1.MPO	MYTEST1.MPO	<u> <cr></cr></u>
FILCOM	TEST1.LST	MYTEST1.LST	<cr></cr>
FILCOM	TEST2.MPO	MYTEST2.MPO	<cr></cr>
FILCOM	TEST2.LST	MYTEST2.LST	<cr></cr>

MS/DOS will display the lines that are different.

 On PC-DOS systems, use the TYPE utility to print the contents of each file on the screen and visually check for differences:

$\frac{\text{TYPE}}{\text{TYPE}}$	TEST1.MPO <cr> MYTEST1.MPO <cr></cr></cr>
$\frac{\text{TYPE}}{\text{TYPE}}$	<u>TEST1.LST</u> <u><cr></cr></u> <u>MYTEST1.LST</u> <u><cr></cr></u>
<u>TYPE</u> TYPE	TEST2.MPO <cr> MYTEST2.MPO <cr></cr></cr>
$\frac{\text{TYPE}}{\text{TYPE}}$	<u>TEST2.LST</u> <u><cr></cr></u> <u>MYTEST2.LST<cr></cr></u>

G.2.6 Testing the Link Editor

Hard Disk Systems:

1) Copy the TEST.CTL, TEST1.MPO, and TEST2.MPO files from the backup diskette onto the hard disk using the MS/PC-DOS COPY utility:

<u>COPY</u> <u>A:TEST.CTL</u> <u>E:*.*/V</u> <u><CR></u> <u>COPY</u> <u>A:TEST*.MPO</u> <u>E:*.*/V</u> <u><CR></u>

2) Execute the Link Editor using TEST.CTL as the control file. In response to the system prompt, enter:

LINKER TEST;

The Linker generates the default linkmap file TEST.MAP and default load file TEST.LOD.

- Compare the listing and object files just created to those on backup diskettes. Only lines which contains the date and time the files were created should be different.
 - On MS-DOS systems, use the FILCOM utility:

FILCOM	<u>TEST.MAP</u>	<u>A:TEST.MAP</u>	<u> <cr></cr></u>
<u>FILCOM</u>	TEST.LOD	A:TEST.LOD	<u> <cr></cr></u>

MS/DOS will display the lines that are different.

 On *PC-DOS systems*, use the TYPE utility to print the contents of each file on the screen and visually check for differences:

TYPETEST.MAP<CR>TYPEA:TEST.MAP<CR>TYPETEST.LOD<CR>TYPEA:TEST.LOD<CR>

Floppy Drive Systems:

- 1) Insert the backup diskette into the default floppy drive.
- 2) Execute the Link Editor using TEST.CTL as the control file. It is important to use a different name for the map and load files, otherwise the Linker will write over these files on the backup diskette, and there will be no correct files to compare the created files to. In response to the system prompt, enter:

LINKER TEST, MYTEST;

The Linker generates linkmap file MYTEST.MAP and load file MYTEST.LOD.

On MS-DOS systems, use the FILCOM utility:

FILCOM TEST.MAP MYTEST.MAP <CR>
FILCOM TEST.LOD MYTEST.LOD <CR>

MS/DOS will display the lines that are different.

 On *PC-DOS systems*, use the TYPE utility to print the contents of each file on the screen and visually check for differences:

\underline{TYPE}	TEST.MAP <cr></cr>
TYPE	MYTEST.MAP <cr></cr>
	TEST.LOD <cr></cr>
TYPE	MYTEST.LOD <cr></cr>

G.3 IBM/MVS CrossWare Installation

This section explains how to install the TMS7000 CrossWare package on an IBM/MVS system.

G.3.1 Tape Transfer to Datasets

Section G.3.1.1 describes the files that are shipped on the product tape. They are grouped according to file type, i.e., all JCL files are in a dataset, all load modules are in a dataset, and all object modules are in a dataset. Section G.3.1.2 provides instructions for creating the partitioned datasets that will contain these files. Section G.3.1.3 contains the JCL needed to restore these files into the partitioned datasets on the virtual machine.

To submit a file, enter edit mode using the desired file, and type SUBMIT on the command line. This submits the file as a batch job.

G.3.1.1 Module Descriptions

The following lists describe the files provided on the tape, grouped according to modules:

CNTL – Control Files (JCL)

ASSEMBLE	Invokes the assembler test program
LINKASM	Relinks the TMS7000 family Assembler
LINKER	Invokes the Link Editor test program
LINKLINK	Relinks the TMS7000 family Link Editor
RANDINIT	Invokes a utility that initializes random files (for the As-
	sembler)

– LOAD – Load Modules

ASM7000	The Assembler load module
LINKER	The Link Editor load module
RANDINIT	Random file initialization utility load module

TEXT – Object Modules

ASM7000	Assembler object file
LINKER	Link Editor object file
TEST1	Benchmark test Assembler object code
TEST2	Assembler test object code

RUNTIME – Runtime Support Modules

Contains the object modules for the TI Pascal runtime support needed to relink the Assembler and the Linker. They are not listed here, since there are about 240 members in this set.

- TEST - Source Modules

TEST1	Test program used for Assembler and Link Editor
TEST2	Test program used for Assembler and Link Editor

G.3.1.2 Creating the Datasets

Use the MVS dataset utility to create partitioned datasets with the following names and characteristics. (A different library name may be used to replace LIBNAME.)

- Create dataset LIBNAME.ASM7000.CNTL (library of JCL files)

Device Type Organization		3350 PO
Record Format	:	FB
Record Length	:	80
Block Size	:	3200
1st Extent Tracks	:	10
Secondary Tracks	:	0
Directory Blocks	:	10

- Create dataset LIBNAME.ASM7000.LOAD (library of load modules)

Device Type	:	3350
Organization	:	PO
Record Format	:	U
Record Length	:	80
Block Size	:	13030
1st Extent Tracks	:	3
Secondary Tracks	:	0
Directory Blocks	:	30

Create dataset LIBNAME.ASM7000.TEST (library of source code test programs)

Device Type Organization Record Format Record Length		3350 PO FB 80 2960
Block Size 1st Extent Tracks	:	1
Secondary Tracks	:	0
Directory Blocks	:	20

- Create dataset LIBNAME.ASM7000.TEXT (library of object modules)

Device Type	:	3350
Device Type Organization	:	PO
Record Format	:	FB
Record Length	:	80
Block Size	:	Ž960
1st Extent Tracks	:	1
Secondary Tracks	:	0
Directory Blocks	:	10

Create dataset LIBNAME.ASM7000.RUNTIME (library of runtime support object modules)

:	3350
:	PO
:	U
:	80
:	10030
:	1
:	0
:	50
	:

G.3.1.3 Restoring the Tape

Use an editor to create a sequential file called **TRESTORE** which contains the JCL shown below. This JCL restores the tape. Insert the name of the tape (written on the tape label) in **TAPE NAME**>. If a different library name was used for LIBNAME, insert it as the partitioned dataset name wherever the JCL uses LIBNAME. The member names provided should remain the same for the sake of clarity.

```
//RESTOR JOB
                  <job card>
//TAPEDMP
                 PROC
                         DSNX='DUMMY',LNO=1,FB=U,BSZ=3200
//STEP1 EXEC PGM=IEBCOPY
            DD SYSOUT=%
//SYSPRINT
            DD DSNAME=&DSNX, DISP=OLD
//INPDS
//BACKUP
            DD DSNAME=<TAPE NAME>, UNIT=TAPE, DISP=OLD,
            LABEL=(&LNO,NL),
            DCB=(RECFM=&FB,LRECL=80,BLKSIZE=&BSZ,DEN=3),
            VOL=(,RETAIN)
//SYSUT1
            DD UNIT=SPACE, DISP=(NEW, DELETE), SPACE=(80, (60, 45))
//SYSUT2
            DD UNIT=SPACE, DISP=(NEW, DELETE), SPACE=(80, (60, 45))
        PEND
//DOIT1 EXEC TAPEDMP, DSNX='LIBNAME.ASM7000.CNTL',LNO=1,FB=FB,
        BSZ=3200
//SYSIN
            DD *
          COPY OUTDD=INPDS, INDD=BACKUP
1
//DOIT2 EXEC TAPEDMP, DSNX='LIBNAME.ASM7000.LOAD',LNO=2,FB=FB,
        BSZ=3200
//SYSIN
            DD *
          COPY OUTDD=INPDS, INDD=BACKUP
 /DOIT3 EXEC TAPEDMP, DSNX='LIBNAME.ASM7000.TEXT',LNO=3,FB=FB,
        BSZ=3200
//SYSIN
            DD *
          COPY OUTDD=INPDS, INDD=BACKUP
 /DOIT4
                               EXTC
                                                           TAPEDMP,
          DSNX='LIBNAME.ASM7000.RUNTIME',LNO=4,FB=FB,
        BSZ=3200
//SYSIN
            DD *
          COPY OUTDD=INPDS, INDD=BACKUP
//DOIT5
                                                           TAPEDMP,
                               EXEC
          DSNX='LIBNAME.ASM7000.RUNTIME',LNO=4,FB=FB,
        BSZ=3200
//SYSIN
            DD *
          COPY OUTDD=INPDS, INDD=BACKUP
```

G.3.2 Installing the Assembler and Link Editor

The JCL in Section G.3.1.3 installs the following software components:

Assembler Load Modules

LIBNAME.ASM7000.LOAD(ASM7000) Contains the complete load module for the Macro Assembler. It may be executed as is, or used to relink the Assembler (see Section G.3.3).

LIBNAME.ASM7000.LOAD(RANDINIT) The JCL uses this load module to initialize random files used by the Macro Assembler.

- Assembler Object Modules

LIBNAME.ASM7000.TEXT(ASM7000) LIBNAME.ASM7000.RUNTIME This load module and this dataset relink the Assembler.

- Assembler Control Files

LIBNAME.ASM7000.CNTL(ASSEMBLE) Executes the Macro Assembler. (See verification procedures, Section G.3.4.)

LIBNAME.ASM7000.CNTL(LINKASM) Relinks the Macro Assembler.

- Link Editor Load Modules

LIBNAME.ASM7000.LOAD(LINKER) Load module for the Link Editor. No other load modules are necessary for Link Editor execution.

- Link Editor Object Modules

LIBNAME.ASM7000.TEXT(LINKER) LIBNAME.ASM7000.RUNTIME This file and this dataset relink the Link Editor.

- Link Editor Control Files

LIBNAME.ASM7000.CNTL(LINKER) Executes the Link Editor. (See verification procedure, Section G.3.4.)

LIBNAME.ASM7000.CNTL(LINKLINK) Relinks the Link Editor.

G.3.3 Relinking the Assembler and Link Editor

Assembler

Execute the following steps to relink the Assembler.

- 1) Edit the control file LIBNAME.ASM7000.CNTL(LINKASM).
- 2) Change LIBNAME to the correct partitioned dataset name where appropriate. In the data definition card below, insert the name of the dataset for the output load module. (It may be easier to use the load module library created above for verification.) Replace the load module name in the NAME card with the desired member name. The (R) specifies to replace an earlier version of the load module.

```
//SYSLMOD DD DISP=OLD,DSN=LIBNAME.ASM7000.LOAD
```

NAME ASM7000(R)

3) Save the edited file and submit the JCL to the system. A condition code of zero indicates a successful link. Be sure to use the correct load module in the verification procedures in Section G.3.4.

Link Editor

The Link Editor load module may be executed as is. If the Link Editor is to be relinked on the new system, execute the following procedure:

- 1) Edit the control file LIBNAME.ASM7000.CNTL(LINKLINK).
- 2) Change LIBNAME to the correct partitioned dataset name where appropriate. In the data definition card below, insert the name of the dataset for the output load module. Replace the load module name in the NAME card with the member name desired. The (R) specifies to replace an earlier version of the load module.

//SYSLMOD DD DISP=OLD,DSN=LIBRARY.ASM7000.LOAD
...
NAME LINKER(R)

3) Save the edited file and submit the JCL file to the system. A condition code of zero indicates a successful link. Use this load module in the Link Editor for verification procedures in Section G.3.4.

G.3.4 Verifying Installation

These verification procedures are not designed to perform an exhaustive test. They simply verify that the installation procedures were executed correctly. They also provide familiarity with the package's basic operation and data flow.

Software Components Used for Assembler Verification

- Control Files

 $\tt LIBNAME.ASM7000.CNTL(ASSEMBLE)$ Contains the JCL to execute the Assembler installation verification.

- Load Modules

LIBNAME.ASM7000.LOAD(RANDINIT) Initializes the random files (direct access files) used by the Macro Assembler. If random file initialization is performed automatically on an open to a random file, this step is not necessary, and may be deleted from the JCL. If, however, the random file initialization is not performed automatically, the random files must be explicitly initialized as direct access files.

LIBNAME.ASM7000.LOAD(ASM7000) Contains the load module for the Assembler. If the Assembler has been relinked, use the new load module name for verification.

- Test Programs

LIBNAME.ASM7000.TEST(TEST1)

LIBNAME.ASM7000.TEST(TEST2) Contain the test program module. These tests consist of assembly language programs containing directives, macro definitions, macro calls, and assembly instructions for each opcode.

Software Components Used for Link Editor Verification

- Control File

LIBNAME.ASM7000.CNTL(LINKER) Contains the JCL to execute the Link Editor installation verification.

– Load Module

LIBNAME.ASM7000.LOAD(LINKER) Contains the TMS7000 Link Editor. If the Link Editor was relinked on this system, use the new load module name.

- Test Programs

LIBNAME.ASM7000.TEST This dataset contains two object modules, TEST1 and TEST2. This test links these modules together.

Assembler Verification Procedure

This procedure assembles a test program that contains all instruction opcodes, basic directives, macro definitions, and macro calls.

 If the Assembler has been relinked, edit the file: LIBNAME.ASM7000.CNTL(ASSEMBLE).
 Substitute the correct load module and dataset names in the following JCL card:

```
//ASSEM PROC ASM=ASM7000,STACK=10K,HEAP=100K
.
.
.
```

//STEPLIB DD DISP=SHR,LIBNAME.ASM7000.LOAD

 Allocate an object output dataset called LIBNAME.ASM7000.OBJECT and specify it in the following DD card:

//ASMGO.OBJECT DD DSN=LIBNAME.ASM7000.OBJECT(TEST1),DISP=OLD

 Save the file and submit the JCL to the system. A condition code of 0 indicates a successful assembly. There should be no error messages from the results of this assembly and the file LIBNAME.ASM7000.TEXT(TEST1).

The same procedure can be followed for source file TEST2 by simply replacing member name TEST1 with TEST2 in the ASMGO.OBJECT and ASMG-O.SYSIN DD cards.

Link Editor Verification Procedure

This test may be performed with the test object modules provided on the tape, or it may be used in tandem with the Assembler test by using the object modules produced from testing the Assembler. Substitute the appropriate dataset and member names for the test modules desired.

1) If the Link Editor has been relinked, edit the JCL file, changing these JCL cards to the new load module dataset name:

//LINKER PROC LKED=LINKER,STACK=20K,HEAP=400K,TMPSIZE=1,

- //STEPLIB DD DSN=LIBNAME.ASM7000.LOAD,DISP=SHR
 - 2) Create an output load module dataset called LIBNAME.ASM7000.LOAD3 and place the name in the following DD card:

//TESTIT EXEC LINK-

ER.OBJLIB='LIBNAME.ASM7000.LOAD3',OBJMEM='LOAD3'

The next DD card in the JCL for executing the Link Editor (see Section G.3.6) is:

MYOBJXXX DD DSN=LIBNAME.ASM7000.TEXT,DISP=OLD

The MYOBJXXX DD card specifies the object input modules. If you want to test other object modules, substitute LIBNAME.ASM7000.OBJECT for the

dataset name and TEST1 and TEST2 for the member names in the INCLUDE statements in the JCL.

 Save the edited file and submit the JCL to the system. A condition code of 0 indicates a successful link. The load object code will be in the file LIB-NAME.ASM7000.LOAD3(LOAD3).

G.3.5 JCL for Executing the Assembler

This JCL is contained in the file LIBNAME.ASM7000.CNTL(ASSEMBLE).

JOB 'NAME 000 000 0000000-00 000102 0512P C' //ASSEM //*MAIN ORG=00000 //ASSEM PROC ASM=ASM7000,STACK=10K,HEAP=100K //* 11* TMS7000 MACRO ASSEMBLER VERSION 2.1 *i*/* //ASMGO EXEC PGM=&ASM,PAR='&STACK,&HEAP' //* PROGRAM FILE //STEPLIB DD DISP=SHR, DSN=LIBNAME.ASM7000.LOAD //* SOURCE FILE //INPUT DD DDNAME=SYSIN //* INPUT FILE //OBJECT DD DSN=&OBJLIB(&OBJMEM), DISP=(NEW,KEEP) UNIT=SPACE, SPACE=(CYL, (3, 1, 10)), DCB=(RECFM=FB,LRECL=80,BLKSIZE=2960) //* OUTPUT FILE //OUTPUT DD SYSOUT=A //* TEMPORARY FILE /TEMPFILE DD DISP=(NEW, DELETE), UNIT=SPACE, SPACE=(CYL, 1), DCB=(RECFM=FB,LRECL=80,BLKSIZE=2960) //NEWLIB DD UNIT=SPACE, SPACE=(TRK, 1), DISP=(NEW, PASS), DCB=(DSORG=DA) 17 PEND //*FORMAT PR,DDNAME=OBJECT,CONTROL=SINGLE // EXEC ASSEM //ASMGO.OBJECT DD DSN=LIBNAME.ASM7000.TEXT(TEST1), DISP=OLD //ASMGO.OUTPUT DD SYSOUT=A, DCB=RECFM=FBA //ASMGO.SYSIN DD DSN=LIBNAME.ASM7000.TEST(TEST1), DISP=SHR 17

G.3.6 JCL for Executing the Link Editor

This JCL is contained in the file LIBNAME.ASM7000.CNTL(LINKER).

JOB 'NAME //LINKER 000 000 000000-00 000102 0512P C', /*MAIN ORG=00000 //LINKER PROC LKED=LINKER,STACK=20K,HEAP=100K,TMPSIZE=1 OBJLIB='TEMPLIB', OBJMEM=TEMPNAME //LINK EXEC PGM=&LKED, PARM=(&STACK, &HEAP) //STEPLIB DD DSN=LIBNAME.ASM7000.LOAD,DISP=SHR //OUTPUT DD SYSOUT=A //INPUT DD DDNAME=SYSIN //TEMPFILE DD DISP=NEW,UNIT=SPACE,SPACE=(CYL,&TMPSIZE), DCB=DSORG=DA //OBJECT DD DISP=SHR, DSN=&OBJLIB(&OBJMEM) PEND //TESTIT EXECLINKER,OBJLIB='LIBNAME.ASM7000.LOAD',OBJMEM='LOAD3' //MYOBJXXX DD DSN=LIBNAME.ASM7000.TEXT,DISP=OLD DD * //SYSIN TASK JUNK DATA 0 COMMON 128 PROGRAM 256 INCLUDE MYOBJXXX(TEST1) INCLUDE MYOBJXXX(TEST2) END /*

G.3.7 JCL for Relinking the Assembler

This JCL is contained in the file LIBNAME.ASM7000.CNTL(LINKASM).

//LINKA C' JOB 'NAME 000 000 0000000-00 000102 0512P /*MAIN ORG=00000 // EXEC PGM=IEWL, PARM='MAP, LIST, LET, CALL, SIXE=(118K, 24K)' //SYSLIB DD DISP=SHR, DSN=LIBNAME.ASM7000.RUNTIME //SYSLIN DD DISP=SHR, DSN=LIBNAME.ASM7000.TEXT(ASM7000) DD DDNAME=SYSIN //SYSPRINTDD SYSOUT=A //SYSUT1 DD UNIT=SPACE, SPACE=(CYL, (1,1)) //SYSLMOD DD DISP=OLD, DSN=LIBNAME.ASM7000.LOAD DD * //SYSIN ENTRY P\$MAIN INCLUDE SYSLIB(STACLIKE) INCLUDE SYSLIB(ASMTEXT) INCLUDE SYSLIB(PUTREC) INCLUDE SYSLIB(MAIN) NAME ASM7000(R) //

G.3.8 JCL for Relinking the Link Editor

This JCL is contained in the file LIBNAME.ASM7000.CNTL(LINKLINK).

//LINKA //*MAIN	 'NAME G=00000	000	000	0000000-00	000102	0512P	с',
// EXEC	 	M-IM			TVE- (1107 '	24221	
//SYSLIB				ST,LET,CALL,S JAME.ASM7000.1		24K)	
//SISLIB				AME.ASM7000.1		۱	
//515111	DDDNAME=S			AME.ASM/000.1	LEVI (TINVER	/	
, ,	 						
//SYSPRIN			ארידי–	(CYL,(1,1))			
				AME.ASM7000.1			
· · · .		,DSM-		AME ASM/000.1	JOAD		
ENTRY P\$1							
INCLUDE		'ዋይ)					
INCLUDE							
INCLUDE							
INCLUDE		· /		ан сайта br>Селото сайта са			
NAME LIN							
//	 ` /						

G.3.9 JCL for Random File Initialization

This JCL is contained in the file LIBNAME.ASM7000.CNTL(RANDINIT).

//LINKA JOB 'NAME 000 000 0000000-00 000102 0512P C', //*MAIN ORG=00000 // EXEC PGM=RANDINIT //STEPLIB DD DISP=SHR, DSN=LIBNAME.ASM7000.LOAD //OUTPUT DD SYSOUT=A DD DSN=LIBNAME.ASM7000.FILE,DISP=OLD,DCB=DSORG=DA //FILE1 //INPUT DD * DDNAME=FILE1, LENTH=80, NUMBER=100 11

G.3.10 Using the COPY Directive

In Assembler Text:

The COPY statement syntax is:

[<label>] COPY <filename> [<comment>]

where:

[**<label>**] is an optional label beginning in column 1.

<filename> has been defined on a DD card in the JCL. Filenames may be members of partitioned datasets or sequential files. Names may be delimited by parentheses, blanks, or periods.

[<comment>] is an optional comment.

	IDT 'TEST'
* COPY	STATEMENT TEST PROGRAM
	COPY DATASET (MEMBER)
	COPY SEQUEN
	END ~

In the JCL:

//DATASET DD DSN=LIBNAME.DATA.LIBRARY //SEQUEN DD DSN=LIBNAME.DATA.LIBRARY(FILE1)

This example copies the file named MEMBER from the dataset LIB-NAME.DATA.LIBRARY and the sequential file FILE1 from the same dataset.

G.3.11 Using the MLIB Directive

In Assembler Text:

The MLIB statement syntax is:

[<label>] MLIB

<pathname>'</pathname>'

[<comment>]

where:

[**<label>**] is an optional label beginning in column 1.

pathname> is a quote enclosed filename, previously defined on a DD card in the JCL. The filename must be a partitioned dataset. Only one name may be specified for each MLIB directive.

[<comment>] is an optional comment.

		IDT	'TES	ST'	
*	MLIB	STATE	MENT	TEST	PROGRAM
А		BSS	2		•
В		DATA	>100	00	
		MLIB	'DA	'ASET	1
		MAC1	A,B		
		END			

In the JCL:

//DATASET DD DSN=LIBNAME.DATA.LIBRARY

In this example, the MLIB statement causes the Assembler to search for the member MAC1 in the dataset LIBNAME.DATA.LIBRARY (since it is not a valid opcode or an internally defined macro). The Assembler first searches for a special member of the dataset named MLIST to determine if it should replace any opcodes. MLIST contains a list of all macros defined as members of the dataset.

G.4 IBM/CMS CrossWare Installation

This section contains directions for installing the TMS7000 Macro Assembler and Link Editor on an IBM/CMS system. The CrossWare tape was created with the CMS TAPE DUMP command.

G.4.1 Tape Files

The product tape contains the following files:

ASM7000 ASM7000 ASM7000 ASMDEFX LINKER LINKER LINK7000 LINKDEFX RELOAD TEST TEST TEST TEST1 TEST1 TEST1 TEST1 TEST1 TEST1 TEST1 TEST1 TEST TEST	MODULE OBJECT EXEC EXEC MODULE OBJECT EXEC EXEC EXEC ASM7000 LIST7000 OBJ7000 ASM7000 LIST7000 OBJ7000 LINKCTL OUTPUT OBJECT EXEC TEXT TXTLIB	Assembler executable module Assembler object file Exec to invoke the assembler Exec to set up assembler filedefs Linker executable module Linker object file Exec to invoke the linker Exec to set up linker filedefs Exec to re-generate executable modules Sample assembler source Sample assembler output listing Sample assembler output object Sample assembler output object Sample assembler output listing Sample assembler output listing Sample assembler output listing Sample assembler output object Sample linker map listing Sample linker output object Exec needed to generate load modules IBM object file needed to re-link IBM object library for re-link
RUNTIME	TXTLIB	IBM object library for re-link IBM object library for re-link

G.4.2 Restoring the Macro Assembler and Link Editor

1) Mount the tape.

Set up a virtual tape drive with a density of 6250 BPI. The tape drive must be attached to the userid that is restoring the tape. CMS usually reserves virtual addresses 181 through 184 for tape devices. If, for example, a userid is attached to a tape drive at virtual address 181, CMS will display the following message on that userid's terminal:

TAPE 181 ATTACHED

Appendix G - CrossWare Installation

2) Use the TAPE SCAN command to display a list of the files on the tape:

<u>TAPE SCAN <enter></u>

This list should be the same as the list in Section G.4.1, followed by the message:

END-OF-FILE OR END-OF-TAPE

Rewind the tape before reading the files from it:

TAPE REW <enter>

3) Use the TAPE LOAD command to read in the files on the tape.

Caution:

Files loaded from tape replace files with the same filename, filetype, and filemode.

The command syntax is:

TAPE LOAD <filename> <filetype> <filemode>

Two methods are recommended for using this command:

 Read one file at a time by specifying the individual filename, filetype, and filemode. This example loads file ASM7000 MODULE onto minidisk F.

TAPE LOAD ASM7000 MODULE F <enter>

 Read all the files at once (placing them on the same minidisk). This example loads all the files on the tape to minidisk A.

TAPE LOAD * * A <enter>

Rewind the tape after loading the files.

G.4.3 Executing the Macro Assembler

To execute the TMS7000 Macro Assembler, enter:

ASM7000 <filename> <filemode>

<filename> is the name of the source file; it must have a filetype of ASM7000. The <filemode> is optional. If no filemode is specified, CMS will search all accessible disks and uses the first occurrence of <filename> ASM7000. If a filemode is specified, the Macro Assembler uses the file <filename> ASM7000 <filemode> as input.

The Macro Assembler creates three output files and places them on the A disk; it is the user's responsibility to assure there is enough available disk space. The Macro Assembler output files are:

<filename> LIST7000 A Listing file
<filename> OBJ7000 A Object file
<filename> MESSAGE A Run-time support message file

G.4.4 Executing the Link Editor

To execute the TMS7000 Link Editor, enter:

LINK7000 <filename> <filemode>

<filename> is the name of the source file; it must have a filetype of LINKCTL. The <filemode> is optional. If no filemode is specified, CMS will search all accessible disks and uses the first occurrence of <filename> LINKCTL. If a filemode is specified, the Link Editor uses the file <filename> LINKCTL <filemode> as input.

The Link Editor creates three output files and places them on the A disk; it is the user's responsibility to assure there is enough available disk space. The Link Editor output files are:

<filename> OBJECT A Output object module
<filename> OUTPUT A Linker map listing
<filename> MESSAGE A Run-time support message file

G.4.5 Testing the Macro Assembler

This test procedure verifies that the Macro Assembler has been installed correctly. These examples use files TEST ASM7000 and TEST1 ASM7000 as source files, and create the LIST7000, OBJ7000, and MESSAGE output files described in Section G.4.3. The examples assume that the files were loaded from the tape onto the A disk.

 Copy the correct versions of the output files onto another disk (the Macro Assembler will write over these files on the A disk; copying them to another disk saves them for comparison). This example copies the files onto the B disk; if the B disk is not available, use the next available read/write disk.

<u>COPYFILE</u>	<u>TEST</u>	<u>LIST7000 A = = B <enter></enter></u>
<u>COPYFILE</u>	TEST	<u>OBJ7000 A = = B <enter></enter></u>
COPYFILE	TEST1	LIST7000 A = B < enter>
COPYFILE	TEST1	<u>OBJ7000 A = = B <enter></enter></u>

2) Execute the Macro Assembler:

```
<u>ASM7000 TEST <enter></u>
===> TMS 7000 Macro Assembler Started
===> Assembly for ' TEST ' complete , RC = ( 0 ).
R;
<u>ASM7000 TEST1 <enter></u>
===> TMS 7000 Macro Assembler Started
===> Assembly for ' TEST1 ' complete , RC = ( 0 ).
R;
```

A revision code of 0 indicates a successful assembly.

 Compare the output files created by the Macro Assembler to the output files that were shipped on the tape:

COMPARE	TEST :	LIST7000 A	TEST	LIST7000	<u>) B <</u>	<u><pre>(enter></pre></u>
COMPARE	TEST	OBJ7000 A	TEST O	BJ7000 H	3 <er< td=""><td>nter></td></er<>	nter>
COMPARE	TEST1	LIST7000	A TEST	1 LIST7	000 E	<u> <enter></enter></u>
COMPARE	TEST1	OBJ7000 A	TEST1	OBJ7000) В <	<pre><enter></enter></pre>

In each comparison, only lines containing times or dates should differ. For example,

 $\begin{array}{c|cccc} \underline{COMPARE \ TEST \ LIST7000 \ A \ TEST \ LIST7000 \ B \ <enter> \\ \hline COMPARING \ TEST \ LIST7000 \ A \ COMPARING \ TEST \ LIST7000 \ A \ Comparing \ time \ and/or \ date> \\ \hline TEST \ LIST7000 \ B \ <same \ line \ with \ different \ time \ and/or \ date> \\ \hline R; \end{array}$

G.4.6 Testing the Link Editor

This test procedure verifies that the Link Editor has been installed correctly. These examples use the file TEST LINKCTL as a source file, and create the OUTPUT, OBJECT, and MESSAGE output files described in Section G.4.4. The examples assume that the files were loaded from the tape onto the A disk.

 Copy the correct versions of the output files onto another disk (the Link Editor will write over these files; copying them to another disk saves them for comparison). This example copies the files onto the B disk; if the B disk is not available, use the next available read/write disk.

 $\begin{array}{c|c} \underline{COPYFILE} & \underline{TEST} & \underline{OUTPUT} & \underline{A} & \underline{=} & \underline{=} & \underline{B} & \underline{\langle enter \rangle} \\ \hline \underline{COPYFILE} & \underline{TEST} & \underline{OBJECT} & \underline{A} & \underline{=} & \underline{=} & \underline{B} & \underline{\langle enter \rangle} \end{array}$

2) Execute the Link Editor:

```
LINK7000 TEST <enter>
....370 X 7000 CROSS LINK EDITOR V3.2 STARTED.....
===> RC = ( 0 ).
R;
```

A revision code of 0 indicates a successful link.

 Compare the output files created by the Link Editor to the output files that were shipped on the tape:

COMPARETESTOUTPUTATESTOUTPUTB<enter>COMPARETESTOBJECTATESTOBJECTB<enter>

In each comparison, only lines containing times or dates should differ. For example,

 $\begin{array}{c|cccc} \underline{COMPARE \ TEST \ OUTPUT \ A \ TEST \ OUTPUT \ B \ <enter> \\ \hline COMPARING \ TEST \ OUTPUT \ A \ COMPARING \ TEST \ OUTPUT \ A \ COMPARING \ TEST \ OUTPUT \ A \ COMPARING \ date> \\ \hline TEST \ OUTPUT \ B \ <same line \ with \ different \ time \ and/or \ date> \\ \hline R; \end{array}$

G.4.7 Macro Assembler and Link Editor Regeneration

If the ASM7000 or LINK7000 execs are accidentally destroyed, they can be regenerated from the object files (ASM7000 OBJECT and LINKER OBJECT) by executing the RELOAD exec. RELOAD calls the TIPL exec to include the proper run-time files.

G.4.8 Using the MLIB Directive

The CMS implementation of the MLIB directive requires that macro libraries are logically grouped by filetype. For example, the macro definition files might be:

MAC1	MACRO	A
MAC2	MACRO	А
MAC3	MACRO	А

In the assembler source file, the MLIB directive would look like this:

MLIB 'MACRO' or MLIB 'MACRO A' or MLIB 'MACRO *'

In the first MLIB example, the filemode is not given. CMS will search all minidisks in Search Order. In the second example, the filemode specifies the A disk, so only the A disk will be searched for macros. If this method is used, all macros called by the source file **must** be located on the A disk (or, if another disk is specified, on that disk). The third example is the same as the first example.

G.4.9 Using the COPY Directive

The CMS implementation of the COPY directive requires that the file(s) to be copied into the source file **must** have the same filetype as the source file. Otherwise, the copied file will not be copied into during assembly time, and no assembler error or warning will be issued. However, the copied file does not have to be in the same minidisk as the source file. In the assembler source file, the COPY directive syntax is:

COPY SUB1

1

G.5 TI 990/DX10 CrossWare Installation

TMS7000 CrossWare for TI 990/DX10 is available on several types of media, including magnetic tape and hard discs. The magnetic tapes were created with the backup directory command (BD). The hard discs were created with the copy directory command (CD).

The CrossWare contains the TMS7000 Macro Assembler, Link Editor a utility to convert absolute TMS7000 object modules to a form acceptable to the standard PROM utility, and the PROM utility. (Absolute TMS7000 object modules can be generated by either the Assembler, using the AORG directive, or by the Linker, using the PROGRAM <absolute value> directive.)

The DVS7000 directory, contained on mag tape or hard disk, contains the following files:

PROCS	LINK
PROGRAM	M\$LC
README	PROM
ASM	OUIT
CONVRT	~

G.5.1 Macro Assembler and Link Editor Installation

 If your CrossWare package is contained on magnetic tape, you must transfer it to a hard disc before you can use it. Mount the tape and enter the following:

 $\underline{RD} \leq CR >$

RESTORE DIRECTORY	
SEQUENTIAL ACCESS NAME:	MT01
DIRECTORY PATHNAME:	<pre><directory>.DVS7000</directory></pre>
LISTING ACCESS NAME:	<pre><directory>.LST7000</directory></pre>
OPTIONS:	ADD

This places the files on the tape into the directory <directory>.DVS7000. To create a hard disc copy, execute a Copy Directory command:

CD <CR>

The resulting directory is named DVS7000.

- 2) The directory DVS7000 may be used by:
 - a) Copying it to the system disc,
 - b) Changing the directory name with the Modify File command (MFN), or
 - c) Leaving it on the hard disc.
- 3) At this point, you should read the instructions in <directory>.DVS7000.-README.

G.5.2 Executing the Macro Assembler

To execute the TMS7000 Macro Assembler, enter: ASM. The following prompts will appear:

ASSEMBLE 7000 SOURCE MODULE SOURCE FILE: <u><access</u> <u>name></u> OBJECT FILE: <u><access</u> <u>name></u> LISTING FILE: <u><access</u> <u>name></u> FOREGROUND/BACKGROUND: <u>F</u>

The Macro Assembler creates defaults for the listing and object files and/or their extensions. The default extensions are:

- Source file .ASM
- Listing file .LST
- Object file .MPO

G.5.3 Executing the Link Editor

To execute the TMS7000 Link Editor, enter: LINK. The following prompts will appear:

LINK EDIT OBJECT MODULES CONTROL FILE: <u><access name></u> LINKED OBJECT FILE: <u><access name></u> LINK LISTING FILE: <u><access name></u> FOREGROUND/BACKGROUND: <u>F</u>

The Link Editor creates defaults for the listing and object files and/or their extensions. The default extensions are:

- Control file .CTL
- Linkmap file .MAP
- Load file .LOD

G.5.4 Using the DX Conversion Utility

To invoke the DX conversion utility, type: CONVRT. The following prompts will appear:

7000 TO 9900 FORMAT CONVERSION UTILITY REV 1.0 INPUT FILE: <u><access</u> <u>name></u> OUTPUT FILE: <u><access</u> <u>name></u>

G.5.5 Using the DX PROM Utility

To invoke the DX PROM utility, type: PROM. The following prompts will appear:

PROM PROGRAMMING UTILITY CRU ADDRESS: <u><valid</u> <u>CRU address></u> INITIAL PROM TYPE: <u><valid</u> <u>PROM/EPROM</u> <u>type></u> 990/12 CRU?: <u>NO</u>

H. Glossary

ADDR: Port A Data-Direction Register

ALU: Arithmetic Logic Unit

APORT: Port A Data Register

assembler: Any program that converts mnemonic and symbolic machine code into machine language

ASYNC: Communications Mode, bit 1 in the serial mode register (SMODE)

Asynchronous Communication mode: A mode used by the serial port to communicate with peripheral devices. Requires framing bits but does not require a synchronizing clock.

BPORT: Port B Data Register

BRKDT: Break Detect, bit 6 in the serial port Status Register (SSTAT)

C bit: Carry bit in the Status Register

CDDR: Port C Data-Direction Register

CHAR1, CHAR2: Number of Bits per Character, bits 2 and 3 in the serial mode register (SMODE)

CLK: Serial Clock Source, bit 6 in serial control register 1 (SCTL1)

CPORT: Port C Data Register

CRC: Customer Response Center

CrossWare: Texas Instruments macro assemblers and linkers

DDDR: Port D Data-Direction Register

DDR: Data Direction Register

Direct Memory Addressing mode: Uses a 16-bit address that contains an operand

DIP: Dual-inline package

directive: A mnemonic instruction to the assembler, executed during assembly

DPORT: Port D Data Register

Dual Register Addressing mode: Uses a source and a destination register as 8-bit operands

EC1: Timer 1 event counter

EC2: Timer 2 event counter

ER: Error Reset, bit 4 of serial control register 0 (SCTL0).

EVM: Evaluation module

expression: A sequence of symbols, contants, and operators, to which a numerical value can be assigned during assembly

Extended Addressing mode: An addressing mode which uses a 16-bit address

FE: Framing Error, bit 6 of the serial port status register (SSTAT)

FFE: form factor emulator; an EPROM or piggyback device which to emulates or replaces a masked-ROM device

Fosc: External oscillator frequency

Full-Expansion mode: A TMS7000 operating mode which extends addressing capability to the full 64K-byte limit

Halt mode: A low-power mode entered by the CMOS devices in which the on-chip timer logic is disabled

I bit: Global interrupt enable bit (in the Status Register)

Immediate Addressing mode: Uses an immediate 8-bit address

Indexed Addressing mode: Generates a 16-bit address by adding the contents of register B to a 16-bit direct memory address

IOCNTO: I/O control register 0

IOCNT1: I/O control register 1

IOCNT2: I/O control register 2

Isosynchronous Communication mode: A hybrid communications protocol which combines features of Asynchronous and Serial I/O communications; uses framing bits and a serial clock

link control file: Contains commands which control the link process

linker: Collects and interconnects relocatable elements to produce an absolute element

mask option: A device option, such as a clock option, which is placed on a manufacturing template, or mask, copying the actual circuit onto the silicon device; cannot be changed by software.

MC pin: Mode Control pin. When this pin is set to 1 (5 V), the Micro-processor mode of device operation is entered

Microprocessor mode: A mode of operation intended for applications which do not justify the use of on-chip ROM. All memory accesses except for internal RAM and on-chip Peripheral File locations are addressed externally.

MULTI: Multiprocessor mode, bit 0 of the serial mode register (SMODE)

N bit: Sign bit in the status register

NCRF: New Code Release Form

OE: Overrun Error, bit 4 in the serial port status register (SSTAT)

PC: Program Counter

PE: Parity Error, bit 3 in the serial port status register (SSTAT)

PEN: Parity Enable, bit 4 in the serial mode register (SMODE)

Peripheral-Expansion mode: An operating mode which allows use of on-chip ROM and also allows addressing off-chip locations (peripheral devices)

Peripheral File Addressing mode: Refers to instructions which perform I/O tasks; either the source or the destination is a peripheral file register

Peripheral File instructions: MOVP, ANDP, ORP, XORP, BTJOP, and BTJZP

PEVEN: Parity Even, bit 5 of the serial mode register (SMODE)

PF: Peripheral File

piggyback: A device used as a form-factor emulator for masked-ROM devices

PLA: Programmed Logic Array

PLCC: Plastic-leaded chip carrier

Program Counter Relative Addressing mode: Used by all jump instructions; adds an offset to the PC value to form the address

RF: Register File

RTC: Regional Technology Center

RXBUF: Receiver Buffer

RXD: Receive Data, line A5

RXEN: Receiver Enable, bit 2 in serial control register 0 (SCTL0).

RXRDY: Receiver Ready, bit 1 in the serial status register (SSTAT).

RXSHF: RX Shift register

SCAT: Strip Chip Architecture Technology

SCLK: serial clock source, pin A6

SCTLO: Serial port control register 0

SCTL1: Serial port control register 1

Serial I/O Mode: A serial-port communication mode which uses an external clock to synchronize the receiver and the transmitter; Stop bits are also used

Single Register Addressing mode: Uses a single register that contains an 8-bit operand

Single-Chip mode: An operation mode in which the device functions as a standalone microcomputer with no off-chip memory expansion bus

SIO: Serial I/O or Communications mode, bit 6, serial mode register (SMODE)

SLEEP: Sleep, bit 5, serial control register 1 (SCTL1)

SMODE: Serial port mode register

SP: Stack Pointer

SSTAT: Serial port status register

ST: Status Register

START: Timer 3 start, bit 7, serial control register 1 (SCTL1)

STOP: Stop, bit 7, serial mode register (SMODE)

TMP: Prefix for devices that conform to the final electrical specifications but have not completed quality and reliability verification

TMS: Device prefix for fully qualified production devices

TMX: Device prefix for experimental devices that are not representative of the device's final electrical specifications

TXBUF: Transmitter Buffer, write-only PF register P23

TXD: Transmission data, uses line B3

TXEN: Transmit Enable, bit 0, serial control register 0 (SCTL0)

TXRDY: Transmitter Ready, bit 0, serial port Status Register (SSTAT)

TXSHF: transmitter shift register

T1CTL: Timer 1 control register

T1CTL0: Timer 1 control register 0/LSB capture reload register value

T1CTL1: Timer 1 control register 1/MSB readout reload register

T1DATA: Timer 1 data register

T1LSDATA: Timer 1 LSB decrementer latch/LSB decrementer value

T1MSDATA: Timer 1 MSB decrementer latch/MSB readout latch

T1OUT: Timer 1 output

T2CTL: Timer 2 control register

T2CTL0: Timer 2 control register 0/LSB capture latch value

T2CTL1: Timer 2 control register 1/MSB readout reload register

T2DATA: Timer 2 data register

T2OUT: Timer 2 output

T2LSDATA: Timer 2 LSB decrementer latch/LSB decrementer value **T2MSDATA:** Timer 2 MSB decrementer latch/MSB readout latch T3DATA: Timer 3 data register

T3ENB: Timer 3 Enable, bit 2, serial control register 1 (SCTL1)

T3FLG: Timer 3 Flag, bit 3, serial control register 1 (SCTL1)

UR: Software UART reset, bit 6, serial control register 0 (SCTL0)

Wake-Up mode: A low-power mode entered by the CMOS devices in which the oscillator and timer logic remain active

WU bit: Wake-Up, bit 4, serial control register 1 (SCTL1)

WUT: Wake-Up temporary flag

XDS: Extended Development Support

Z bit: zero bit, Status Register

Index

Α

absolute code 5-14, 7-2 Absolute Origin Directive AORG 5-14 ADC Add with Carry Instruction 6-9, 6-15, 9-31 ADD Add Instruction 6-9, 6-16, 9-31 addition instructions 6-15, 6-16, 6-29, 6-37, 9-31, 9-44 ADDR 3-14 address space 3-2 address/data bus 3-5, 3-8, 3-17 addressing modes 6-3 Direct Memory 6-6 Dual Register 6-4 Immediate 6-5 Indexed 6-7 Peripheral File 6-5 Program Counter Relative 6-6 Register File Indirect 6-7 Single Register 6-4 ALATCH 3-8, 3-17 AND Logical AND Instruction 6-9, 6-17 ANDP 3-60 AND Peripheral Register 3-15 AND Peripheral Register Instruction 3-60, 6-9, 6-18 AORG Absolute Origin Directive 5-14 APORT 3-13 architecture See Section 3 arithmetic operators 5-8, 8-6 \$ASG Assign Values to Variable Components Verb 8-7, 8-18 assembler 5-1-5-59, 7-1 assembler cross-reference listing 5-52 assembler output 5-48

assembler source listing 5-48 assembler symbol table 8-7 assembly language 5-1, 6-1-6-69 assembly process 5-1 assembly-time constants 5-5 AST 8-7 ASYNC bit 3-53 Asynchronous Communication mode 3-49, 3-53, 3-63, 9-15 attribute component (of a variable) 8-8 A6/SCLK/EC2 3-8, 3-43, 3-45 A7/EC1 3-8, 3-14, 3-43

В

BES **Block Ending with Symbol** Directive 5-15 bidirectional I/O logic 3-6 binary integers 5-4 binary mode (macro variables) 8-8 Block Ending with Symbol Directive BES 5-15 Block Starting with Symbol Directive BSS 5-16 Boolean operators 8-6 BPORT 3-14 BR Branch Instruction 6-10, 6-19, 9-36 breakpoint/trace/time board 10-7 BRKDT bit 3-57 BSS **Block Starting with Symbol** Directive 5-16 BTJO Bit Test and Jump If One Instruction 6-9, 6-20 **BTJOP** Bit Test and Jump If One - Peripheral Instruction 6-9, 6-21 BTJZ

Index

Bit Test and Jump If Zero Instruction 6-9, 6-22 BTJZP Bit Test and Jump If Zero - Peripheral Instruction 6-10, 6-23 bus activity tables A-1 bus control signals 3-8, 3-17 ALATCH 3-8 CLKOUT 3-8 ENABLE-3-8 R/W- 3-8 **BYTE 5-48** Initialize Byte Directive 5-17 B3/TXD 3-8

С

C (carry) bit 3-3, 6-26, 6-59, 9-29 CALL Call Instruction 6-10, 6-24, 9-33 capture latch 3-42 cascade bit 3-45 CDDR 3-14 CEND **Common Segment End** Directive 5-18 ceramic resonator 4-7, 4-14 character constants 5-5 character sets See Appendix D character strings 5-7 CHAR1, CHAR2 bits 3-53 CLK bit 3-55, 3-59 **CLKIN 12-5** CLKOUT 3-8, 3-17 clock options 3-20-3-23, 12-5 +2 option 12-5 +4 option 12-5 crystal oscillator 3-22 R-C oscillator 3-22 clock source 3-63 CLR Clear Instruction 6-10, 6-25 CLRC Clear the Carry Bit Instruction 6-10, 6-26 CMODE bit 3-53 CMOS devices 3-42

See also Section 2 and Section 4 clock options 3-22 СМР Compare Instruction 6-10, 6-27, 9-29 CMPA Compare Accumulator Extended Instruction 6-10, 6-28, 9-29 command field 5-2, 5-3 comment field 5-2, 5-3 **Common Segment Directive** CSEG 5-20 **Common Segment End Directive** CEND 5-18 common-relocatable code 5-20, 7-2 communication mode 3-55 Communication modes 3-49 Asynchronous 3-49, 3-53, 3-63, 9 - 15Isosynchronous 3-49, 3-53, 3-64, 9-15 Serial I/O 9-15 compare instructions 6-27, 6-28 conditional jumps 6-40 conditional processing 8-20, 8-22, 8-23 constants 5-4, 5-8, 8-6 assembly-time 5-5 characters 5-5 hexadecimal integers 5-5 COPY Copy Source File Directive 5-19 **Copy Source File Directive** COPY 5-19 counter 3-72 CPORT 3-14 cross-assembler 10-2 **CrossWare** ordering information 12-12 CrossWare installation G-1 IBM/CMS G-26 IBM/MVS G-14 list of supported operating systems G-1 MS/PC-DOS G-8 TI 990/DX10 G-31 VAX/VMS G-2 crystal clock source 3-20 crystal oscillator clock option 3-22, 12-5 CSEG Common Segment Directive 5-20

D

DAC **Decimal Add with Carry** Instruction 6-10, 6-29 DATA 5-48 Initialize Word Directive 5-22 Data Register 3-14 **Data Segment Directive** DSEG 5-27 Data Segment End Directive DEND 5-24 Data-Direction Register 3-14 data-relocatable code 5-27, 7-2 DDDR 3-14, 3-18 DEC Decrement Instruction 6-10, 6-30 DECD Decrement Double Instruction 6-10. 6-31 decimal integer contants 5-4 decimal integers 5-4 DEF 5-48, 7-5 External Definition Directive 5-23 \$DEF keyword 8-11 **Define Assembly-Time Constant Directive** EQU 5-29 **Define Macro Library Directive** MLIB 5-35 defining symbols 7-5 DEND Data Segment End Directive 5-24 development support 10-1-10-11 ordering information 12-12 device initialization 3-24 DINT **Disable Interrupts Instruction** 6-10, 6-32 **Direct Memory Addressing mode** 6-6. 9-33 directives 5-12 for linking programs 5-12 DEF 5-23 LOAD 5-33 REF 5-40 SREF 5-43 miscellaneous 5-12 COPY 5-19 END 5-28 MLIB 5-35 that affect assembler output 5-12 IDT 5-31 LIST 5-32 OPTION 5-36

PAGE 5-37 TITL 5-45 UNL 5-46 that affect the location counter 5-12 AORG 5-14 BES 5-15 BSS 5-16 CEND 5-18 CSEG 5-20 DEND 5-24 DORG 5-25 DSEG 5-27 EVEN 5-30 PEND 5-38 PSEG 5-39 RORG 5-41 that initialize constants 5-12 BYTE 5-17 DATA 5-22 EQU 5-29 TEXT 5-44 divide-by-2 clock option 3-20, 12-5 divide-by-4 clock option 3-20, 12-5 division instructions 9-51, 9-52, 9-53 DJNZ Decrement Register and Jump If Not Zero Instruction 6-33 Decrement Relative and Jump If Not Zero Instruction 6-11 dollar sign (\$) 5-6 DORG Dummy Origin Directive 5-25 DPORT 3-18 DSB Decimal Subtract with Borrow Instruction 6-11, 6-34 DSEG Data Segment Directive 5-27 Dual Register Addressing mode 6-4 **Dummy Origin Directive** DORG 5-25

Ε

dummy section 5-25

EINT Enable Interrupts Instruction 3-33, 6-11, 6-35 Eject Page Directive PAGE 5-37 \$ELSE See also \$IF

Index-3

Alternate Conditional Block Verb 8-22 emulation 10-2 ENABLE- 3-8, 3-17 END 5-48, 8-5 End Macro Definition Verb 8-24 Program End Directive 5-28 END linker command 7-4 \$ENDIF See also \$IF **Terminate Conditional Block** Verb 8-23 EPROM devices 2-9, 2-16, 2-17, 2-20, 2-21 EQU 5-48 Define Assembly-Time Constant Directive 5-29 ER bit 3-55 error messages assembler 5-49, 5-51 macros 8-29 evaluation modules 10-8-10-10 evaluation of arithmetic expressions 5-9 **EVEN** Even Boundary Directive 5-30 **Even Boundary Directive** EVEN 5-30 event counter 3-36 EVM 10-8-10-10 ordering information 12-12 expressions 5-8 arithmetic evaluation 5-9 using arithmetic operators 5-8 using externally defined symbols 5-11 using logical operands 5-9 using parentheses 5-9 using relocatable symbols 5-10 well-defined 5-10 Extended addressing modes 6-3 Direct 9-33 Indexed 9-33 Register File Indirect 9-33 **Extended Development Support** (XDS) 10-2-10-7 external clock 3-14, 12-5 external clock source 3-20, 3-22 **External Definition Directive** DEF 5-23 External Event-Counter mode 3-14 external interrupts 3-33, 3-34 **External Reference Directive** REF 5-40 external references 5-58 externally defined symbols 5-11

F

```
FE bit 3-57
Force Load Directive
LOAD 5-33
FORMAT linker command 7-4
frame bit 3-63
Full-Expansion mode 3-18
memory map 3-19
```

G

global interrupt enable bit 3-3

Η

Halt mode 3-23 hardware UART 3-49-3-76, 9-23 hexadecimal integer constants 5-5 host interface 10-2

۱

| (global interrupt enable) bit 3-3, 3-33, 9-29 I/O control registers 3-30 I/O ports 3-5-3-7 Full-Expansion mode 3-18 Peripheral-Expansion mode 3-16 Single-Chip mode 3-13 3-57 IADD IBM/CMS G-26 IBM/MVS G-14 IDLE 3-23 Idle Until Interrupt Instruction 3-23, 6-11, 6-36 5-48.7-5 IDT Program Identifier Directive 5-31 \$IF Begin Conditional Block Verb 8-6, 8-20 Immediate Addressing mode 3-15, 6-5 INC Increment Instruction 6-11, 6-37

INCLUDE linker command 7-4 Indexed Addressing mode 6-7, 9-33 **Initialize Byte Directive** BYTE 5-17 **Initialize Text Directive TEXT 5-44 Initialize Word Directive** DATA 5-22 instruction timing A-1 Intel protocol 3-69 Intel 8051 3-49 interrupts 3-24-3-35, 9-37 CPU interface to interrupt logic 3-29 DINT instruction 6-32 edge-sensitive 3-28 EINT instruction 6-35 external 3-33, 3-34 level 0 3-24 level-sensitive 3-28 logic for maskable interrupts 3-28 multiple 3-33 priority 3-24 **RETI instruction** 6-52 timer interrupts 3-47 INTn ACK 3-29 INTn ACTIVE 3-29 INTn clear bit 3-32 INTn enable bit 3-31 INTn flag bit 3-31, 3-47 INT4 3-56 INV Invert Instruction 6-11, 6-38 IOCNT0 register 3-9, 3-13, 3-16, 3-18, 3-19, 3-30 IOCNT1 register 3-30, 3-31 IOCNT2 register 3-30, 3-32 IPC 9-32 **Isosynchronous** Communication mode 3-49, 3-53, 3-64, 9-15

J

J<cnd> Jump on Condition Instruction 6-40 JC 6-11 JEQ 6-11 JGE 6-11 JGT 6-11 JHS 6-11 JL 6-11 JMP Jump Unconditional Instruction 6-11, 6-39 JNC 6-11 JNE 6-11 JNZ 6-11 JPZ 6-11 jump instructions 6-20, 6-21, 6-22, 6-23, 6-33, 6-39, 6-40, 9-29 JZ 6-11

Κ

```
keywords 8-11, 8-12

parameter attribute components 8-12

$PCALL 8-12

$POPL 8-12

$PSYM 8-12

symbol attribute components 8-11

$DEF 8-11

$MAC 8-11

$REF 8-11

$REF 8-11

$REL 8-11

$STR 8-11

$UNDF 8-11
```

L

label field 5-2, 5-3, 5-6 LDA Load Register A Instruction 6-11, 6-41 LDSP Load Stack Pointer Instruction 6-12, 6-42 length component (of a variable) 8-8 link control file 7-3 Link Editor 7-1-7-6 linker commands 7-3 linking directives 7-5 DEF 5-23, 7-5 IDT 5-31, 7-5 REF 5-40, 7-5 SREF 5-43, 7-5 linking program modules 7-1 LIST 5-48 Restart Source Listing Directive 5-32 LOAD Force Load Directive 5-33 Location Counter 5-3 logical AND 8-6 logical NOT 8-6

logical operands 5-9 logical OR 8-6 low-power modes 3-23, 3-42 Halt 3-23 Halt mode 3-23 Wake-Up 3-23 Wake-Up mode 3-23

Μ

\$MAC keyword 8-11 MACLIB files 8-2 \$MACRO Macro Definition Verb 8-2, 8-5, 8-7, 8-16 macro assembler 5-1 macro libraries 8-2 macro symbol table 8-7 macros 8-1 assembler symbol table 8-7 assigning parameter values 8-13, 8-16 calls 8-1 conditional processing 8-20, 8-22, 8-23 constants 8-6 declaring variables 8-17 definition 8-2, 8-16 error messages 8-29 keywords 8-11 MACLIB files 8-2 macro libraries 8-2 MLIB directive 8-2 MLIST files 8-3 MST 8-8 search order 8-2 strings 8-6 substitution 8-1 symbol components 8-10 symbols 8-7 variable components 8-8 variables 8-7 binary mode access 8-8 definition 8-7 macro symbol table 8-7 parameters 8-7 string mode access 8-8 unqualified variables 8-9 variable qualifiers 8-9 verbs 8-15 mask options 3-20, 12-5 MC pin 3-9, 3-13, 3-16, 3-18, 3-19

mechanical data 12-6 memory modes 3-9-3-19 Full-Expansion 3-18 Microprocessor 3-19 Microprocessor mode 9-2 Peripheral-Expansion 3-16 Single-Chip 3-13 Microprocessor mode 3-19 interface example 9-2 memory map 3-19 MLIB 8-2 Define Macro Library Directive 5-35 MLIST files 8-3 mnemonics 5-1 Mode Control (MC) pin 3-9 model statements 8-25 Motorola protocol 3-67 Motorola 6801 3-49 MOV Move Instruction 6-12, 6-43 MOVD Move Double Instruction 6-12, 6-44 move instructions 6-43, 6-44, 6-45 MOVP 3-13 Move to/from Peripheral Register Instruction 3-16, 6-12, 6-45 MPY Multiply Instruction 6-12, 6-46, 9-35 MS/PC-DOS G-8 MST 8-7, 8-8 MULTI bit 3-52 multiple interrupts 3-33 multiplication instructions 6-46, 9-35, 9-50 multiprocessing 10-6 multiprocessor communication modes 3-66 Intel protocol 3-69 Motorola protocol 3-67 multiprocessor protocols 3-49, 3-52 Intel 8051 3-49 Motorola 6801 3-49

Ν

N (sign) bit 3-3, 9-29 naming a program module 7-5 NMOS devices See Section 2 and Section 4 NOP No Operation Instruction 6-12, 6-47

0

object code 5-48, 5-53, 5-58 object program 5-1 object record format 5-57 OE bit 3-57 offset calculation 6-6 on-chip RAM 3-2 on-chip timer/event counter 3-8 operand field 5-2, 5-3, 5-6, 5-8 operators 8-6 OPTION Output Options Directive 5-36 OR Logical OR Instruction 6-12, 6-48 ORP **OR** Peripheral Register 3-15 **OR** Peripheral Register Instruction 3-60, 6-12, 6-49 oscillator options 3-22, 12-5 output data flip-flops 3-24 **Output Options Directive** OPTION 5-36

Ρ

packaging 12-6 PAGE 5-48 Eject Page Directive 5-37 Page Title Directive TITL 5-45 parameter attribute component keywords 8-12 parameters 8-13 as macro variables 8-7 parentheses 5-9 parity enable 3-53 PC 3-4 \$PCALL keyword 8-12 PCH (Program Counter High) 3-4 PCL (Program Counter Low) 3-4 PE bit 3-57 PEN bit 3-53 PEND **Program Segment End** Directive 5-38 Peripheral File 3-2 Peripheral-Expansion mode 3-16

memory map 3-16 Peripheral-File Addressing mode 6-5 Peripheral-File instructions 3-2, 3-15, 3-16, 6-18, 6-21, 6-23, 6-45, 6-49, 6-69, 9-39 PEVEN bit 3-53 PF 3-2 piggyback devices 2-17-2-23, 10-11 PÕP POP from Stack Instruction 6-12, 6-13, 6-50 \$POPL keyword 8-12 Port A 3-5, 3-8, 3-13, 3-17 Port B 3-5, 3-8, 3-14, 3-17 Port C 3-5, 3-8, 3-14, 3-17 Port D 3-5, 3-8, 3-14, 3-17 port symbols 5-6 power-down mode 3-23 power-up reset 3-27 predefinded symbols 5-6 prescaler 3-46, 3-72 PRE3(1), PRE3(0) bits 3-58 Program Counter 3-4 **Program Counter Relative Adressing** mode 6-6 **Program End Directive** END 5-28 **Program Identifier Directive** IDT 5-31 **Program Segment Directive** PSEG 5-39 **Program Segment End Directive** PEND 5-38 programmable timer/event counters 3-36-3-48 program-relocatable code 5-41, 7-2 prototyping 12-2 prototyping devices 2-16, 2-17, 2-20, 2-21, 10-11 PSEG Program Segment Directive 5-39 \$PSYM keyword 8-12 Pulse flip-flop 3-28, 3-31 PUSH Push on Stack Instruction 6-13, 6-51 P10 3-14 P17 3-54 P4 3-13 Ρ5 3-14 P6 3-14 **P8** 3-14

R

R/W- 3-8, 3-17 RAM 3-2 R-C oscillator clock option 3-22, 12-5 Realtime Clock mode 3-43 receiver 3-49 receiver buffer 3-60 REF 5-48, 7-5, 7-6 External Reference Directive 5-40 \$REF keyword 8-11 referencing externally defined symbols 5-40, 5-43, 7-6 Register A 3-2, 6-41, 6-60, 6-65 Register B 3-2, 3-3, 6-66, 6-67 Register File 3-2 **Register File Indirect Addressing** mode 6-7, 9-33 register symbols 5-6 registers 3-2-3-4 write-only 9-39 \$REL keyword 8-11 relational operators 8-6 relocatable code 7-2 **Relocatable Origin Directive** RORG 5-41 relocatable symbols 5-10 relocation types 5-41 common-relocatable 5-20, 5-27, 5-41 data-relocatable 5-20, 5-27, 5-41 program-relocatable 5-20, 5-27, 5-41 reset 3-3, 3-23, 3-24, 9-37 **Restart Source Listing Directive** LIST 5-32 RETI **Return from Interrupt** Instruction 3-33, 6-13, 6-52 RETS **Return from Subroutine** Instruction 6-13, 6-53, 9-34 RF 3-2 RL Rotate Left Instruction 6-13, 6-54, 9-31 RLC Rotate Left Through Carry Instruction 6-13, 6-55, 9-31 RORG Relocatable Origin Directive 5-41 rotate instructions 6-54, 6-55, 6-56, 6-57, 9-31 RR

Rotate Right Instruction 6-13, 6-56, 9-31 RRC Rotate Right Through Carry Instruction 6-13, 6-57, 9-31 RX 3-49, 3-60 **RXBUF 3-53** RXBUF register 3-51, 3-60 RXD bit 3-14, 3-51 **RXEN 3-55** RXRDY 3-60 RXRDY bit 3-57 RXSHF register 3-51 3-2 R0 **R**1 3-2

S

SBB Subtract with Borrow Instruction 6-13, 6-58, 9-31 SCLK 3-14, 3-45, 3-55, 3-59 SCLKEN bit 3-55 SCTL0 3-54 SCTL0 register 3-51, 3-54 ER 3-55 PRE3(1), PRE3(0) 3-58 RXEN 3-55 SCLKEN 3-55 SPH 3-55 TXEN 3-55 UR 3-55 SCTL1 register 3-58 CLK 3-59 SLEEP 3-59 START 3-59 **T3ENB** 3-58 T3FLG 3-58 WU 3-59 search order (macros) 8-2 Secondary External Reference Directive SREF 5-43 Serial I/O mode 3-49, 3-55, 3-65, 9-15 serial port 3-49-3-76, 9-23 Asynchronous Communication mode 3-49 Communication modes 3-52 hardware UART example 9-15 initialization 3-70 interrupts 3-76 INT4 3-76 Isosynchronous Communication mode 3-49

Index-8

multiprocessor protocols 3-49, 3-52 registers 3-51 RXBUF 3-51, 3-60 SCTL0 3-51 SCTL1 3-58 SMODE 3-51, 3-52 SSTAT 3-51, 3-56 TXBUF 3-51, 3-60 T3DATA 3-51, 3-59 Serial I/O 3-49 Serial I/O mode 3-49 software UART example 9-15 timing 4-15, 4-24, 4-30, 4-53, 4-61, 4-73 serial port communication modes 3-63 SETC Set Carry Instruction 6-13, 6-59 SE70CP160 4-63, 4-67, 10-11 key features 2-20 pin descriptions 2-23 pinouts 2-22 SE70CP160 devices external interrupts 3-33 SE70CP162 4-68, 4-73, 10-11 key features 2-21 pin descriptions 2-23 pinouts 2-22 SE70CP162 devices external interrupts 3-33 SE70P162 4-25, 4-30, 10-11 key features 2-17 pin descriptions 2-19 pinouts 2-18 SE70P162 devices external interrupts 3-33 shifting 9-35 sign bit 3-3 Single Register Addressing mode 6-4 Single-Chip mode 3-2, 3-8, 3-13 3-13 memory map SLEEP bit 3-59, 3-66 SMODE 3-54 SMODE register 3-51, 3-52 ASYNC 3-53 CHAR1, CHAR2 3-53 **CMODE 3-53** MULTI 3-52 PEN 3-53 **PEVEN 3-53** STOP 3-53 software UART 9-16 SOURCE 3-43 source program 5-1 source statement format 5-2, 5-48 SP 3-3

SPH bit 3-55 SREF 5-48, 7-5, 7-6 Secondary External Reference Directive 5-43 SSTAT register 3-51, 3-56 **BRKDT 3-57** FE 3-57 IADD 3-57 OE 3-57 PE 3-57 **RXRDY 3-57** TXE 3-57 **TXRDY 3-56** ST 3-3 STA Store Register A Instruction 6-14, 6-60 stack 3-3, 9-32 stack operations 3-3, 6-50, 6-51, 6-61, 9-32, 9-49 initialization 3-3 Stack Pointer 3-3, 6-42, 6-61 initialization after reset 3-27 START bit 3-59, 3-63 Status Register 3-3, 9-29 carry bit 3-3 global interrupt enable bit 3-3 sign bit 3-3 zero bit 3-3 STOP bit 3-53, 3-63 **Stop Source Listing Directive** UNL 5-46 \$STR keyword 8-11 string component (of a variable) 8-8 string mode (macro variables) 8-8 strings 5-5, 8-6 single quotes 5-5 STSP Store Stack Pointer Instruction 6-14, 6-61 SUB Subtract Instruction 6-14, 6-62, 9 - 31subroutine instructions 6-24, 6-53, 6-64, 9-33 subtraction instructions 6-30, 6-31, 6-34, 6-58, 6-62, 9-31 SWAP Swap Nibbles Instruction 6-14, 6-63, 9-31 symbol attribute component keywords 8-11 symbol components (of a macro variable) 8-10 symbolic addressing 5-47

symbols 5-5, 5-6, 5-8 character string 5-7 externally defined 5-11 predefined 5-6 relocatable 5-10 terms 5-7 Sync flip-flop 3-28

Т

tag characters 5-54-5-57 TASK linker command 7-4 terms (as symbols) 5-7 TEXT 5-48 Initialize Text Directive 5-44 TI 990/DX10 G-31 timer clock 3-46 timer interrupts 3-47 timer output function 3-48 Timer 1 3-8, 3-36, 3-37 Timer 1 capture latch 3-42 Timer 1 data and control registers 3-38 Timer 2 3-8, 3-14, 3-36, 3-39 Timer 2 data and control registers 3-40 Timer 3 3-36, 3-49, 3-51, 3-59, 3-71 TITL 5-48 Page Title Directive 5-45 TMS70Cx0 devices 4-31, 4-44 clock options 3-22 external interrupts 3-33 interrupts 3-24 key features 2-5 memory map 3-9 pin descriptions 2-7 pinouts 2-6 port configuration 3-6 timer operation 3-46 TMS70Cx2 devices 4-45, 4-61 clock options 3-23 external interrupts 3-33 initialization routine 3-26 interrupts 3-24 key features 2-12 memory map 3-10 peripheral memory map 3-12 pin descriptions 2-15 pinouts 2-14 Port A 3-8 port configuration 3-7 timer operation 3-47 timer output function 3-48 TMS70x0 devices 4-2, 4-7 external interrupts 3-33

interrupts 3-24 key features 2-4 memory map 3-9 pin descriptions 2-7 pinouts 2-6 port configuration 3-6 timer operation 3-46 TMS70x1 devices C-1-C-6 TMS70x2 devices 4-8, 4-15, 9-23 external interrupts 3-33 initialization routine 3-26 interrupts 3-24 key features 2-8 memory map 3-10 peripheral memory map 3-11 pin descriptions 2-11 pinouts 2-10 Port A 3-8 port configuration 3-7 timer operation 3-46 TMS7000 family devices summary 2-1 TMS77C82 4-62 key features 2-13 pin descriptions 2-15 pinouts 2-14 TMS7742 4-16, 4-24, 10-11 external interrupts 3-33 key features 2-9, 2-16 pin descriptions 2-11 pinouts 2-10 TM70Cx0 devices peripheral memory map 3-10 TM70x0 devices peripheral memory map 3-10 transmitter 3-49 transmitter buffer 3-60 TRAP Trap to Subroutine Instruction 6-14, 6-64, 9-33 TSTA Test Register A Instruction 6-14, 6-65 TSTB Test Register B Instruction 6-14, 6-66 3-49, 3-60 TX **TXBUF 3-53** TXBUF register 3-51, 3-60 TXD bit 3-51 TXE bit 3-57 TXEN bit 3-55 TXRDY bit 3-56 TXSHF register 3-51 T1CTL 3-23, 3-41, 3-46

T1DATA 3-41, 3-46

Index

T2CTL 3-41, 3-46 T2DATA 3-41, 3-46 T3 3-49 T3DATA register 3-51, 3-59, 3-72 T3ENB bit 3-58 T3FLG bit 3-58

U

UART 3-49-3-76, 9-16 \$UNDF keyword 8-11 UNL 5-48 Stop Source Listing Directive 5-46 unqualified variables (in macros) 8-9 UR bit 3-55 USART 3-49

V

value component (of a variable) 8-8 \$VAR Declare Variables Verb 8-17 variable components attribute 8-8 length 8-8 string 8-8 value 8-8 variable qualifiers 8-9 variables 8-7 VAX/VMS G-2 verbs 8-15 \$ASG 8-18 \$ELSE 8-22 \$END 8-24 \$ENDIF 8-23 \$IF 8-20 \$MACRO 8-16 \$VAR 8-17

W

Wake-Up mode 3-23 well-defined expressions 5-10 write-only registers 9-39 WU bit 3-59, 3-67 WUT flag 3-67

Х

XCHB Exchange with Register B Instruction 6-14, 6-67 XDS ordering information 12-12 XDS emulator 10-2-10-7 XOR Exclusive Or Instruction 6-14, 6-68 XORP 3-60 Exclusive OR Peripheral Register Instruction 3-60, 6-14, 6-69 XOR Peripheral Register 3-15 XTAL1 3-20, 12-5 XTAL2 12-5 XTAL2/CLKIN 3-20

Ζ

Z (zero) bit 3-3, 9-29

Index