The TMS320C30 Applications Board Functional Description

APPLICATION REPORT: SPRA403

Tony Coomes
Software Development Systems
Nat Seshan
Digital Signal Processor Products
Semiconductor Group
Texas Instruments

Digital Signal Processing Solutions



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE (281) 274-2320

US TMS320 FAX (281) 274-2324

US TMS320 BBS (281) 274-2323

US TMS320 email dsph@ti.com

The TMS320C30 Applications Board Functional Description

Abstract

This book describes the architecture of the TMS320C30 APPB (applications board), part of the TSM320C30 XDS1000 Development System. The APPB was designed to provide a basic platform for software development and a variety of interfaces to the TMS320C30. The four key interfaces used on the APPB are:

	SRAM
	EPROM
	Dual-port SRAM
	DRAM
AF sin	e book provides basic functional details of the TMS320C30 PPB. Since the SRAM and EPROM interfaces on the APPB are uple, the book's discussion centers on the dual-port SRAM and linterfaces and includes the following topics:
	Discussion of the APPB features
	Host/TMS320C30 Interface
	Expansion interface
Su	pporting figures include:
	Host interface block diagramTMS320C30 bank addressing
	Timing diagrams
	TMS320C30 applications
	TMS320C30 Applications board



Ta	bles included cover:
	Host I/O Memory locations for control registers
	APPB general-purpose control register bits and bit definitions
SOI	e book concludes with a series of appendices that contain urce code for routines written in C. The contents of these pendices include:
	TMS320C30 applications board routines for both the PC side and the TMS320C30 side
	Memory map and description (TMS320C30 view)
	TMS320C30 software development board
	Various modules
	TMS320C30 software development schematics
	TMS320C30 SWDS DRAM module schematics



Product Support

World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. New users must register with TI&ME before they can access the data sheet archive. TI&ME allows users to build custom information pages and receive new product updates automatically via email.

Email

For technical issues or clarification on switching products, please send a detailed email to *dsph@ti.com*. Questions receive prompt attention and are usually answered within one business day.

Introduction

This report describes the architecture of the TMS320C30 Applications Board (APPB), which is part of the TMS320C30 XDS1000 Development System. The XDS1000 is an in-circuit emulation tool for TMS320C30 hardware/software system development. The APPB was designed with two goals: to provide a basic platform for software development and to provide a variety of interfaces to the TMS32C30. There are four key interfaces used on the APPB:

- 1) SRAM
- 2) EPROM
- 3) Dual-port SRAM
- 4) DRAM

The SRAM and EPROM interfaces on the APPB are quite simple; thus, this report focuses on the dual-port SRAM and the DRAM interfaces. Figure 1 shows a basic block diagram of the APPB.

XDS/500 8-BIT DATA BUS 4K × 8 **EMULATOR** 2K × 32 **DUAL-PORT PORT EPROM** SRAM 12 13 **DUAL-PORT** 32 32 32 32 SRAM TMS320C30 D 24 13 16K × 32 **ADDRESS** 16K × 32 SRAM MAPPER SRAM PC BUS (8-BIT INTERFACE) 32 INTERNAL CONTROL 1/0 A 512K × 32 **EXPANSION** DRAM **BUS** 13 **EXPANSION BUS** PRIMARY BUS CONTROL REG.

Figure 1. TMS320C30 Applications Board (APPB) Block Diagram

The APPB features include the following:

- TMS320C30/host communications via a designated, relocatable 4K-byte dual-bus SRAM memory block.
- 16K-words (64K-bytes) zero wait-state SRAM on the TMS320C30 primary bus (STRB).
- 2K-words of one wait-state EPROM for interrupt and reset vectors on the TMS320C30 primary bus.
- 16K-words (64K-bytes) zero wait-state SRAM on the TMS320C30 expansion bus (MSTRB). The SRAM can be selected in either one of two 8K-word banks.

- I/O expansion bus.
- 512K-words of DRAM on the TMS320C30 primary bus.
- Emulation port.
- IBM PC, PC/XT, PC/AT support.

The remainder of this document describes each interface in more detail.


Host/TMS320C30 Interface

The host/TMS320C30 interface is composed of two basic blocks, the dual-port SRAM and the control logic. The control logic consists of address decoding, a read/write control register, and a write-only mapping register. The control registers are mapped into the host I/O space as shown in Table 1. Figure 2 is a block diagram of the host interface.

Table 1. Host I/O Memory Locations for Control Registers

Host I/O Memory Locations	Contents
0330 - 0337	Semaphores (LSB is the only valid bit)
0338	Dual-port SRAM mapping register Q
0339	Control register R

Figure 2. Host Interface Block Diagram



One of the major problems in developing an application for a PC is finding a block of memory that does not conflict with other memory-mapped cards. To ease this problem, the dual port SRAM interface has been designed to be relocatable on 4K-byte boundries throughout the lower 1M-bytes of host memory space. A software example of how to map the dual-port SRAM into this space is given later in this report.

Writing a value to a hardware mapping register on the APPB relocates the dual-port SRAM. When a host memory access is generated, the value in the mapping register is compared to host address bits A12–A19. If they match, a dual-port SRAM access is allowed. To ensure PC and PC/XT compatibility, the dual-port SRAM can be located only in the lower 1M-bytes of host memory.

The APPB contains one general-purpose control register. This register is broken into two four-bit nibbles. The lower nibble can be read from and written to by the host and read by the TMS320C30. The upper nibble can be read from and written to by the TMS320C30 and read by the host. The lower nibble of the control register is cleared by any reset to or from the host PC. The upper nibble of the control register is cleared by any reset to the TMS320C30. The names of the APPB control register bits and host/TMS320C30 access capabilities are given in Table 2. Table 3 gives the control register bit definitions.

Table 2. APPB General-Purpose Control Register Bits

Bit	Name	Host Access	C30 Access
0	CINT	Write/Read	Read only
1	XINTCLR	Write/Read	Read only
2	DPSEL	Write/Read	Read only
3	SWRESET	Write/Read	Read only
4	XINT	Read only	Write/Read
5	CINTCLR	Read only	Write/Read
6	MBANK	Read only	Write/Read
7	MSWAP	Read only	Write/Read

Table 3. APPB General-Purpose Control Register Bit Definitions

Bit	Name	Function
0	CINT	Clears and disables interrupts from the TMS320C30 to the host (XINT). XINTCLR must be set to 1 before the TMS320C30 can generate an interrupt to the host. The host clears and reenables XINT by writing 0, then 1 to XINTCLR. On reset, XINTCLR is read as a 0.
1	XINTCLR	Interrupt (INT0) to the TMS320C30. The host may interrupt the TMS320C30 by setting this bit to 1. The TMS320C30 clears and re-enables the CINT by writing 0, then 1 to CINTCLR. The host cannot generate an interrupt to the TMS320C30 while CINTCLR = 0. On reset, CINT is read as a 0.
2	DPSEL	Dual-port SRAM select. When this bit is set to 1, the dual-port SRAM is memory-mapped in the 4K-byte space of the host PC specified by the 8-bit value in register Q. When DPSEL = 0, the dual-port SRAM will not be mapped in the host PC's address space. On reset, DPSEL is read as a 0.
3	SWRESET	TMS320C30 SWDS soft reset. SWRESET = 0 resets the TMS320C30 SWDS. SWRESET must be set to 1 to take the SWDS out of the reset state. On reset (power on), SWRESET is read as a 0.
4	XINT	Interrupt to the host PC. The TMS320C30 may interrupt the host by setting this bit to 1. The host clears and re-enables XINT by writing 0, then 1 to XINTCLR. The TMS320C30 cannot generate an interrupt to the host while XINTCLR = 0. On reset, XINT is read as a 0.
5	CINTCLR	Clears and disables interrupts from the host to the TMS320C30 (CINT). CINTCLR must be set to 1 before the host can generate an interrupt to the TMS320C30. The TMS320C30 clears and re-enables CINT by writing 0, then 1 to CINTCLR. On reset, CINTCLR is read as a 0.
6	MBANK	Memory bank select. The 16K-word bank of memory on the TMS320C30 parallel I/O Bus (SRAM space 1) is mapped as two overlapping banks of 8K-words each. MBANK = 0 selects the lower 8K-words, MBANK = 1 selects the upper 8K-words. On reset, MBANK is read as a 0.
7	MSWAP	Memory Swap. The MSWAP bit is used to swap the address map for EPROM and SRAM space 0. MSWAP = 0 maps the EPROM at 000000h-003FFFh and SRAM space 0 at F00000h-F03FFFh. MSWAP = 1 maps the EPROM at F00000h-F03FFFh and SRAM space 0 at 00000h-003FFFh. On reset, MSWAP is read as a 0.

The last portion of the control section contains the dual-port SRAM semaphore registers. Semaphore registers are used to coordinate communications between the host and the TMS320C30. Note that these semaphores do not provide hardware protection of the memory array. Instead, they provide a basic means (via software control) to ensure that data can be accessed from both sides of the dual-port SRAM without being corrupted. A software example that uses the semaphores is presented later in this report.

SRAM and EPROM Interfaces

There are two SRAM interfaces on the APPB: one on the primary bus and one on the expansion bus. Both are implemented with eight 16K-bit × 4, 25-ns SRAMs that provide zero wait-state TMS320C30 operation at 32 MHz. The interfaces are quite simple and consist of a set of address buffers, termination resisters, and a PAL for address decode on the primary bus. Note that the TMS320C30 address lines are routed to various components scattered around the board and then to the primary bus expansion. To prevent line reflections on the SRAM addresses, buffers have been used to isolate the SRAM.

There are two special features on the APPB that apply to the SRAM:

- 1) You can swap the memory address ranges of the EPROM and the SRAM on the primary bus by setting or clearing the MSWAP bit previously described in Table 3.
- 2) There are two 8K-word pages of memory on the expansion bus.

By swapping the EPROM and SRAM, you can load in your own interrupt and reset vectors. Otherwise, you would have to remove the EPROMs and reprogram them with your own defined interrupt/reset vectors. The following code segment sets/clears the MSWAP bit.

There are 16K-words of SRAM on the expansion bus; however, the TMS320C30 can directly access only 8K-words. Instead of wasting the unaddressable 8K-words, you can use a bank addressing bit (MBANK) in the APPB control register to select between the lower and upper 8K-word segments.

The following code segment selects the current bank of memory.

The APPB supports 2K-words of one wait-state EPROM on the primary bus for a boot loader and operating system support. As stated earlier, this EPROM is remappable.

DRAM Interface

The APPB provides a DRAM expansion module that is connected to the TMS320C30 primary bus. Historically, DRAM interfaces to DSP devices have not been popular because of interface

difficulty and limited processor address space. The TMS320C30 supplies solutions to both of those issues with its memory interface and 16M-words address space. Two areas of the TMS320C30 memory interface are most useful for DRAM design:

- Use of bank mode
- The ability to do continous reads while in a bank without deasserting the STRB signal

When you use these two features, it is quite simple to design a medium-speed interface to page-mode DRAMs.

The TMS320C30 DRAM module consists of four banks of memory, each bank 256K \times 32 bits, that provide 1M-word (4M-bytes) of medium speed storage for the TMS320C30 (see Figure 3). The bank-switch function on the TMS320C30 provides fast page-mode access on back-to-back read cycles within a DRAM page. All address and control lines to the memory array are buffered and series-terminated for good signal quality. The memory array uses CAS-before-RAS refresh to reduce component count. There is no onboard refresh timer; instead, SDACK0 from the host PC provides a refresh request every 12–16 μ s. The DRAM access/cycle times are summarized in Table 4.

32 DRAM 32 DRAM 256K × 32 DRAM **ADDRESS** 256K × 32 256K × TMS320C30 PRIMARY PORT MADDR **ADDRESS** × MUXES 256K ROWSEL CTL/CLKS DRAM CONTROLLER CTL SEL CONTROL RAS, CAS, WE SIGNAL SELECTION DATA

Figure 3. TMS320C30 Bank Addressing

In Table 4, these definitions are assumed:

Access Time - Number of clocks from STRB active to data clocked into the TMS320C30.

Cycle time - Number of clocks between two back-to-back cycles (includes DRAM

RAS precharge on non-page-mode cycles).

Table 4. TMS320C30 DRAM Access and Cycle Times

Mode	Access Time (clks)	Cycle Time (clks)
Read	3	5
Read (page mode)	3/2 [†]	2
Write	3	4

[†] First page-mode access takes 3 clocks; the following accesses take 2 clocks each.

The four banks of DRAM are mapped into the TMS320C30 memory space at the address locations shown in Table 5.

Table 5. DRAM Bank Memory Locations in the TMS320C30 Memory Space

DRAM Memory Bank No.	TMS320C30 Memory Location
0 (<u>RAS</u> 0, <u>CAS</u> 0) 1 (<u>RAS</u> 1, <u>CAS</u> 1) 2 (<u>RAS</u> 2, <u>CAS</u> 2)	400000H-43FFFFH 440000H-47FFFFH 480000H-4BFFFFH
3 (RAS3,CAS3)	4C0000H-4FFFFFH

Memory decode for the DRAM module is performed in two steps:

- 1) The APPB main card provides a memory select to decode the board range of 400000H-4FFFFFh.
- Bank decode is then provided on the DRAM module through TMS320C30 address bits A18 and A19.

The DRAM controller consists of a pair of registered PALs, several SSI gates, and a delay line (used to time DRAM row/column address multiplexing). DRAM timing is generated from PAL UE5 (see schematics in Appendix C), while address decoding and special refresh control are provided by PAL UD5. Both PALs are clocked off of a delayed H1 clock. The DRAM controller looks for every opportunity to generate page-mode cycles to the DRAM. The TMS320C30 leaves \$\overline{STRB}\$ low for back-to-back reads; the DRAM controller looks for this condition and cycles CAS while holding RAS low (i.e., DRAM page-mode access). When \$\overline{STRB}\$ goes high, the DRAM controller will take both RAS and CAS high to prepare for a new access. For proper operation, the TMS320C30 primary bus control register (refer to the Primary Bus Control Register subsection in the Third-Generation TMS320 User's Guide) must be set to operate off of the external ready signal and use a maximum bank size of 512 words (refer to the the Programmable Bank Switching subsection of the Third-Generation TMS320 User's Guide).

Figures 4 through 6 show the timing for the various DRAM cycles.

Figure 4. Page-Mode Read-Cycle Timing Diagram




Figure 5. Single Write-Cycle Timing Diagram






Figure 6. Single Read-Cycle Timing Diagram



Expansion Interface

The APPB's two expansion connectors contain the signals from the TMS320C30 expansion port, serial ports, flag pins, etc. Each 50-pin connector (P3 and P4 of Figure 7) is composed of a dual row of 25 pins located on 0.1-inch centers. These expansion connectors provide easy connection to other hardware via standard 50-wire flat ribbon cable. Figure 6 shows the orientation of the connectors. See schematic sheet 7 of Appendix C for pinout details.

Figure 7. TMS320C30 Applications Board



Dual-Port SRAM Interface

All communications between the TMS320C30 and the host occur through the dual-port SRAM, which is 4K-bytes deep, with 8 dedicated semaphore registers. On the host side, the dual-port memory array is memory-mapped, while the semaphores are I/O-mapped. On the TMS320C30 side, the dual-port SRAM is located on the expansion bus with the memory array semaphores mapped from 0x00804000-0x00804FFFand the mapped from 0x00805FF8-0x00805FFF. The host can directly access the dual-port SRAM without having to compensate for byte-wide access limitations. However, as the TMS320C30 can do only 32-bit accesses, the upper 24 bits of a data word are undefined. The TMS320C30 must therefore format data written to and read from the dual-port SRAM. A software example is given later in this report.

While dual-port SRAMs provide an excellent means for multiprocessor communications, a certain amount of software overhead is required to coordinate data flow. As might be expected, there are numerous methods for coordinating data flow. This application report presents a set of primitives that have been developed to form a basic communications protocol. The primitives are written entirely in C and have been tested on the XDS1000 with the simple test routine provided. Remember that there are numerous ways to do a communications protocol. The method shown in this report is not the best for all applications; it is simply a method that makes good use of the capability of the dual-port SRAM.

The following are basic ideas of the communications protocol developed for this applications report.

The dual-port memory is broken into eight equal segments. The first segment is used only for control structures and command passing. The remaining seven segments are used entirely for data passing. Segment size is set to 512 bytes. The number and size of segments can be changed at compile time if desired.

- 2) Each of the seven data segments is totally independent from any other data segment. However, only one processor can own a particular segment at any given time. The TMS320C30 and host can simultaneously access the dual-port SRAM as long as both are not trying to access the same segment.
- 3) The host is the master; the TMS320C30 is the slave. The TMS320C20 polls the dual-port control segment to determine if the host has deposited a command. If a command is present, the TMS320C30 executes the command and then returns to polling.
- 4) Only the first semaphore register is used in the dual-port. Each processor uses this semaphore to gain access to the control segment. Access to the seven data memory segments are coordinated via the control structures, not the semaphores.
- 5) There are seven control structures in the control segment, one for each data segment. Each control structure consists of 22 bytes and are defined as follows:

Byte	Name	Definition
0 1 2 3 4–7	pflag command buf_stat nc count	Buffer present (i.e., being used) Command to execute Status of the data buffer Reserved Number of 32-bit words to transfer
8–11 12–21	addr message	TMS320C30 to read/write data Ten bytes reserved for message passing

Appendix A contains routines for the communication primitives used by the host and the TMS320C30. Appendix A1 contains routines for the PC side, Appendix A2 routines for the TMS320C30 side. Note that the routines on both sides have the same names and perform essentially the same function. Appendix A3 contains a memory map and description (TMS320C30 view). After the code has been compiled, use the following sequence to execute the test program:

1) Reset the XDS/1000:

```
xreset [RETURN]
c30reset [RETURN]
```

2) Get into the emulator and load the TMS320C30 dual-port code.

At this point, your dual bus code should be executing and waiting for a host input.

3) Execute host dual-port code.

```
'file name'
```

The host code will then print the numbers 0 through 25 to the screen.

Conclusion

This report has provided basic functional details of the TMS320C30 APPB. Because of their complexity, the DRAM and dual-port SRAM interfaces have been discussed. The features of the TMS320C30 allow it to encompass a wide range of interfaces. The TMS320C30 bank-switch mode and continuous strobe signal on back-to-back read cycles overcome traditional DSP/DRAM problems of interface difficulty and limited processor address space. A set of communications primitives routines to use with dual-port SRAM have been provided in Appendix A. These routines are written in C for ease of understanding and modification to meet individual needs.

Appendix A

TMS320C30 Application Board Routines, Memory Map and Description

A 1	TMS320C30 Application Board Routines – PC Side
A2	TMS320C30 Application Board Routines – TMS320C30 Side
A3	Memory Map and Description (TMS320C30 View)

Appendix A1. TMS320C30 Applications Board Routines-PC Side

,			#define	DPRAM_S1ZE	0×1000
				DPRAMEBLKS	7
	***************************************			DPRAM BLK SIZE	512
•	HPPERDIA HI			SHEET SERVICE	
•				MAY SEN TIME	9
•	INSSZUCIO APPLICATION BUNNO NUOTINES - PC STOR		-		
•			*/*	PLIE FROTY	•
*	Texas Instruments Inc.		-	10	· -
*	10/25/89		*/		
*			/+	9	
*	Functions:		+/ #00011Ne	100	9 8
*			#/ #derine		089 F
*	int APPB_reset()		+/ #0erine		18X0
•	int APPB_dpinit()	Intialize APPB.	/*		
*	int APPB_getsem()	emaphore bit N	typedet /*	unsigned char	3
*	int APPB_relsem()	I N	typedet /*	unsigned short UINI;	UINI:
*	int APPB_metctlblk()	Get a control block in DPRAM	*/ typedet	nusigned long	COM6;
*	int APPR reletable()	Release control block in DPROM			
. *	int APPR netmembile()	Cat a block of memory from 10904	typedef	struct	
. *	10+ APPR putagehily()	Put a block of memory to DPSAM			
: :	NA CONTRACTOR OF THE PARTY OF T	The state of the s		WHO)	pflag;
	in halimans and about 110				Command;
	HII CODE BAS COMPILED WI	Hil Code was complied with microsoft C Complier Version 3.1 Using the	.	and	buf_stat;
•	large model. It small mo	large model. It small model is used, then pointers used to access the	<u>.</u>	90000	
*	dual port SRAM would hav	dual port SRAM would have to be declared and used as 'far' pointers	2		Caunt.
*	(1.e. 32-bit pointer). U	(1.e. 32-bit pointer). Under the large model, all pointers are	2		addr.
*	defaulted to 32 bits.		-	-	
*			*	_	Fessagel 107;
/	****************	\	. >)DPCNTL;	
#1PC	Binclude (stdio.h)				
/	***************		2		
• •	Constant definitions for	hand antitude for the TMCCOMCO And antitioning the forest	•		
: :	101 61101111111111111111111111111111111		: :		
	*******************	/**************************************			
#define		outp			
#define	ine inport	inp			
#define		0x0330			
#define	_	0x0338			
#define	ine CTL/NEG	0x0339			
#define	CINT	0001			
#de f 1 De		0x0			
#define		3.0			
#define	-	80.5			
#define		0×10			
#def ine	CINTOLR	0850			
#def.ne		9			
#define		9870			
#define	ine DPRANLCTL	00000000			
#define	_	900			
#define					

```
*****
                                                                                                                                                                                                                                                                                                                   -----

    Set IPRGM semaphores to 1 (free).
    Set IPRGM mapping register.
    Set IPRGM global enable bit to 1.

                                                                                                                                                                                                                        outport(CTL_REG, SURESET_);
                                                                                                                  1) Clear control register.
                                                                                                                                 2) Set SMESET_ to 1.
                                                                                                                                                                                                         outport (CTL_REG, 0);
                                                                                                                                                                                                                                                                                                                APPB_dpint(), PC side
                            APPB_reset(),PC side
                                                                                                                                                                                                                                       return(0);
                                                                                                                                                                             int APPB_reset()
                                                                                                                                                                                                                                                                                                                                                                                                                                                    int APPB_dpint()
                                                         Reset APPB.
                                                                                       Sequence:
                                                                                                                                                                                                                                                                                                                                               Sequence:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                int 1;
                          > >
                                                        ****
for(1=0;1<25;i++) (memarray(i] = (ULONG):; mem. for(1=0)
                                                                                                                                                                                                                                                                                                                                                                                                                        for(i=0;1(25;i++) printf("value read Xd\n",mem2array[i]);
                                                                                                    2) Read back the block of data from the dual port.
                                                                                       1) Write a block of memory to the dual port.
                                                                                                                                                                                                                                                                                                                                                                             1f(APPB_getmemblk(25UL,0x00809900,mem2array))
                                                                                                                                                                                                                                                                                                                                  if(APPB_putmenblk(25UL,memarray,0x00809900))
                                                                                                                                                                                                                                                                                                                                                 printf("failed memory write\n");
                                                                                                                                                                                                                          ULONG memarray(25), mem2array(25);
                                                                                                                                                                                                                                                                                                                                                                                              printf("failed memory read\n");
                                                                                                                                                                                              UINI seanum[DPRAM_BUKS];
                             Test program.
                                                                                                                                                                                                                                                        APPB_dpint();
                                                           Sequence:
                                                                                                                                                                                                                                                                                                                                                                                                                                                        ex1 (0):
                                                                                                                                                                () e17
```

for(1=0;i<8;i++) outport(semaddr++,1);

outport(MAP_REG,IPRAM_SEG); outport(CTL_REG,IPSEL : SWRESET_);

return(0);

UCHAR #dpram = (UCHAR #)DPRAM_CTL;

JINT senaddr = SEN_BASE;

```
* * * * *
/# APPB_relseal), PC side
/# Release semaphere at 'semana'.
/# Return a O if successful, a -1 if failed.
/# Sequence
/# Sequence
/# D implies to semaphere.
/# 2) Decrement timeout, check for timeout = 0, or semaphore = 1.
                                                                                                                                                                                                                                                                                                                                                                               outport(semaddr,1);
uhile( --timeout &k !(inport(semaddr) & 1));
                                                                                                                                                                                                                                                                                                                           UINT senaddr = SEN_BASE + sennum;
                                                                                                                                                                                                                                                                                                                                             UINT timeout = MAX_SEN_TIME;
                                                                                                                                                                                                                                                                                                                                                                                                                                     if(timeout) return(0);
                                                                                                                                                                                                 /* 3) Return pass/fail.
                                                                                                                                                                                                                                                                                                                                                                                                                                                         else return(-1);
                                                                                                                                                                                                                                                                       int APPB_relsem(semum)
                                                                                                                                                                                                                                                                                         UINT seanum;
                                   -----
1) white 0 to semaphore. 
 2) Decrement timoute, check for timeout = 0, or semaphore = 0.
                                                                       Attempts to gain access of semaphore 'semnum'.
                                                                                                                                                                                                                                                                                                                                                                                                       while ( -- timeout & (inport(semaddr) & 1));
                                                                                         Return a O if successful, a -1 if failed.
                                                                                                                                                                                                                                                                                                                                 UINT senaddr = SEM_BASE + sennum;
                                                                                                                                                                                                                                                                                                                                                 UINT timeout = MAX_SER_TIME;
                                                                                                                                                                                                                                                                                                                                                                                                                                           If(timeout) return(0);
                                   APPB_getsem(), PC side
                                                                                                                                                                                                   3) Return pass/fail.
                                                                                                                                                                                                                                                                                                                                                                                       outport(semaddr,0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                             else return(-1);
                                                                                                                                                                                                                                                                           int APPB_getsem(semum)
                                                                                                                                                                                                                                                                                                 UINT Semnum:
                                                                                                                               Sequence
```

* * * * * * * * * *

# APPB_specialist(), PC side # 1	/+++++++++++++++++++++++++++++++++++++	/+++++++++++++++++++++++++++++++++++++
		*/
		APPB_rejctlblk(). PC side
	Find unused black of memory in the dual nort.	
	D. W	
	/•	
	Zednence +/	California
	/*	
		The limit of the section of the sect
		District
		3
	*	/*************************************
CONIL *)DPROMICIL; return(-1); Si++) 1ag) 0 = 1; and = NGF; stat = BF_EPPTY; 1.51 = BF_EPPTY; 1.52 = BF_EPPTY; 1.53 = BF_EPPTY; 1.54 = BF_EPPTY; 1.55 = BF_EPTYY; 1.55 = BF_EPTY	/+	int APPB_relctibik(semnum)
CMIL *)DPROM_CTL; return(-1); (Sit**) iag) g = 1; and = NUP; stat = BUF_ENPTY; (sit) i); unn(-1);	APPB_oetctlolk(semnum)	UINT seanum;
<pre>adoct1 = (IPCMIL *)IPGMALCIL; Lgetsem(0)</pre>	UINT *seanua;	int ::
<pre>depct1 = (IPCMTL *)DPROM_CTL; Lgetsem(0))</pre>		DPCNTL *dpct1 = (DPCNTL *)DPRAM_CTL;
	int i;	
) (DPCNTL * $dpct$ = (DPCNTL *)DPRAM_CTL;	if(APPB_getsem(0)) return(-1);
) (-1);	(1) - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	dpctl[semnum].pflag = 0;
) - IF_EMPTY; - turn(-1);		operilsementals company — Mary
UF_EMPTY: turn(-1);	+or(1=0;iCDPRAM_BLKS;1++)	dpc(lsemnum).but_stat = but_thr!!; if(APPB_relsem(0)) return(-1);
<pre>doctiol.pilag = 1; doctiol.pilag = 1; doctiol.but.stat = BAF_EPPTY; gottiol.but.stat = BAF_EPPTY; stammu = 1; if(APPB_relsem(0)) return(-1); } APPB_relsem(0); return(-1);</pre>	if(:dpctl[i].pflag)	else return(0);
00C(1111100-50% = BO-ENF'(; 656mun = 1; if(APPLrelsem(0)) return(-1); } APPLrelsem(0); return(-1);	operill.pring = 1; dectill.command = NOF;	•
if(APR_reisem(0)) return(-1); else return(0); } APR_reisem(0); return(-1);	Operation of the state of the s	
) APPB.reliee(U); return(-1);	if(APPB_reisem(0)) return(-1); else return(0);	
	1) Yes (1) Yes	
· .		

```
* * *
                                                                                                                                                                          •
1f(1APPB_petsem(0) & (dptl[dpb]k].buf_stat == BUF_FULL)) break;
if(APPB_nelsem(0)) return(-1);
                                                                                                                                                                                                                 Wait for TMS320C30 to put requested memory into the dual port.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     doram = (ULONG#)(DPROM_MEMBASE + (dpb)k + DPROM_BUL_SIZE));
                                                                                                                                                                                             Write memory parameters to control block.
                                                                                                                                                                            1) Find free block of dual port for memory.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               if(APPB_getctlblk(&dpblk)) return(-1);
                                                                                                  Return a 0 if successful, a -1 if failed.
                                                                                                                                                                                                                                                                                                                                                                                                                                DPCNTL #4pct1 = (DPCNTL +)DPRAFLCTL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                dpcti[dpbik].command = HOST_JEDLRO;
dpcti[dpbik].buf_stat = BUF_ENPTY;
                                                                              Read block of memory to the dual port.
                                                                                                                                                                                                                                                         5) Release block of dual port memory.
                                                                                                                                                                                                                                    Read data from the dual port.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           if(APPB_getsem(0)) return(-1);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          UINT timeout = MAX_SEN_TIME;
                                                                                                                                                                                                                                                                                                               int APPB_getmemblk(cnt, src, dst)
                                        APPB_getmemblk(), PC side
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      dpctl[dpb]k].count
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              while ( -- timeout )
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         dpctl[dpb]k].addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                   J.ONG *dpram;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        debik;
                                                                                                                                                                                                                                                                                                                                  JLONG cnt;
                                                                                                                                                                                                                                                                                                                                                                          ULONG #dst;
                                                                                                                                        Sequence
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        INI
                                                                                                                     ......
                                                         ******
                                                                                                                                                                                                                                                         doram = (ULONG*)(DPROM_MEMBASE + (dpb1k * DPROM_BLK_SIZE));
                                                                                                                                                                              1) Find free block of dual port to write memory.
                                                                                                                                                                                                                     3) Write memory parameters to control block.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               if(APPB_getctlblk(&dpblk)) return(-1);
                                                                                                    Return a 0 if successful, a -1 if failed.
                                                                                 Write block of memory to the dual port.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       dpctl[dpb]k].command = HGSI_MEMLMR;
dpctl[dpb]k].buf_stat = BUF_FULL;
                                                                                                                                                                                                                                                                                                                                                                                                                 DPCNTL *doct1 = (DPCNTL *)DPRMLCTL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       1f(APPB_getsem(0)) return(-1);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       1f(APPB_reisem(0)) return(-1);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  = ci
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     = dst;
                                                                                                                                                                                                                                                                                                  int APPB_putmemblk(cnt, src, dst)
                                          APPB_putmemblk(), PC side
                                                                                                                                                                                                    2) Write the memory.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                dpctl[dpb]k].count
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              for (1=0; 1(cnt; 1++)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 #dpram++ = #src++;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   doct![dpb]k].addr
                                                                                                                                                                                                                                                                                                                                                                                                                                      ULONG #dpram;
                                                                                                                                                                                                                                                                                                                                                                                                                                                         apblk;
                                                                                                                                                                                                                                                                                                                                      ULONG #SPC;
                                                                                                                                                                                                                                                                                                                     ULONG cnt;
                                                                                                                                                                                                                                                                                                                                                           ULONG dst;
                                                                                                                                            Sequence
                                                                                                                                                                                                                                                                                                                                                                                                                                                         K
                                                                                                    * * * *
```

if(APPB_relsem(0) !! !timeout) return(-1);

if(APPB_relctlblk(dpblk)) return(-1);

*dst++ = *dpram++;

for (1=0;1(cnt;1++)

Appendix A2. TMS320C30 Applications Board Routines-TMS320C30 Side

******/	***************	*************************************	,,	9	8
*				97	8 8
	APPENDIX A2			LUCT MEN PA	0 50 0
•			**************************************		1000
	320C30 APPLICATION BOA	THS320C30 APPLICATION BOARD ROUTINES - THS320C30 SIDE	- tunadai	and bean sail	OWN
•			typedet /+	the band short	
/* Tex	Texas Instruments Inc.			not bangion	
	10/20/89			NIO PAINTEN	
*			typedef /+	struct	
/* Fun	Functions:				
•			/*	SEPTION OF	Df lag:
•	int APPB_dpinit()	Intralize APPB.	/•	MAN	Command:
*	int APPB_getsem()	Get access to semaphore bit N	/*	3	buf_stat:
*	int APPB_relsem()	Release access to semaphore bit N	/+	SHOON O	nc:
*	int APPB_getctlblk()	Get a control block in DPRAM	/*	840 0	count[4]:
*	int APPB_relctibik()	Release control block in DPRAM		SCHOOL	addr[4]:
*	ant APPB_getmemblk()	Get a block of memory from DPRGM		CHAR.	message[10].
*	int APPB_putmemblk()	Put a block of memory to DPRAM) DPONTL:	
*	int APPB_getlong()	Read a long int from the DPRAM			
•	int APPB_getcommand()		typedef	struct	
*				~	
	code was compiled with	All code was compiled with TMS320C30 C compiler version 2.1, using the #/	-	UCHAR	mblk;
	small model.		2	OCHON.	mcmd;
*			/+	9MOTO	ment;
******	·*****************	·*************************************	÷	ULONG	maddr;
				MPARTS;	
*			* *		
	onstant definitions for	Constant definitions for the TMC220020 April patient	2 3		
	IN SHOTTITUT THE THE		· *		
******/	****************	*************************************	. 3		
#define	SEM_BASE	0x00805FF8			
#define	CTL_NEG	0x00805FF7			
#define	CINT	0x01			
#define	XINTQLR.	0x02			
#define	DPSEL	0x04			
#define	SWRESET.	90×0			
#define	XINT	0x10			
#define	CINTCLR.	0×20			
#de+1ne	TBANK	0x40			
#de+1ne		0×80			
#define	DPRANCTL	0x00804000			
#define	DPRAN_NENBASE	0x00804200			
#0e11ne	DERMIT SIZE	0x1000			
#define	DPROMEBLKS	7			
#define	MIN SENS	312			
#define	NAX_SEN_TIME	10000			
#define	VTONO THE	<			
#define	100 CO	o •			
#der inc	DUT_FULL				

/*************************************	/*************************************
/*	/*
/* Test proposa TMS320C30 side.	/* APPB_dpint(), TMS320C30 side. */
/4	/*
/* Couloboo.	/* Sequence:
	/*
/* 1) Instibilize the the dual nort SROM.	/# 1) Set DRAM semaphores to 1 (free).
	/# 2) Clear entire dual port RAM.
3 €	/* */
14	/*************************************
/*************************************	int Wrb_apint()
() עודישו (int is
int is	UCHAR *semaddr = (UCHAR *)SEM_BASE;
MPAGMS aparas;	UCHAR *opram = (UCHAR *)UFNAMLCIL;
APPB_dpint();	for(i=0;1(8);i+4) = \$semador+i = 1; $for(i=0;1(8);i+4) = $forman = 0.$
(0)(;;)	return(0);
APPB_getcommand(&mpanms); switch(mpanms,mcmd)	
(case MSP: break;	
case HOST_METHER; APPB_getweenblk(mparms.mcnt,mparms.maddr,mparms.mblk); break;	
case HOST_MEM_BD: RPPB_putmembik(mparms.mcnt,mparms.maddr,mparms.mbik); break?	
default: break;	

*/	/ ************************************
/* APPB_getsem(), TMS320C30 side */	/e APPB_relsem(), TMS320C30 side
Attempts to gain access of semaphore 'semmum' e/	/# Release semaphore at 'semnum'
/a	/* Sequence
/e 1) Write O to semaphore. 1/7 / 1/2 Wait til read a 0, 1/2 / / / / / / / / / / / / / / / / / /	/*) Write I to semabler. *** /* 2) Wait till read 1. *** ///*******************************
Int APP gettem(semma) UIMT semnum;	int APPB_relseme(semana) UMT seemans
UCHAR ssemaddr = (UCHAR +)(SENLBASE + semum);	(UCHAR esemaddr = (UCHAR *)(SCL.BASE + seanum);
Ssenaddr = 0_1 while(Ssenaddr & IUL); return(0);	*semaddr = 1; while('(*semaddr & IUL)); return(0);

```
*******
                                                                                                                                                                                                    Release block of memory in the dual port.
                                                                                   Return a O if successful, a -1 if failed.
                                                                                                                                                                                                                                                                                       DPCNTL *4pct1 = (DPCNTL *)DPRNPLCTL;
                                                                                                                                                                                                                                                                                                                                         dpctl[semnum3.pflag = 0;
dpctl[semnum3.command = NOP;
dpctl[semnum3.buf_stat = BUF_EPFTY;
                                                                                                                                                     1) Null out the control structure.
                                   APPB_relctlblk(), TMS320C30 side.
                                                                                                                                                                                                                                                                                                                                                                                           APPB_relsem(0); return(0);
                                                                                                                                                                                                                        int APPB_relctibik(semum)
                                                                                                                                                                                                                                                                                                                            APPB_getsem(0);
                                                                                                                                                                                                                                           UINT Seanum:
                                                                                                                                                                          2) Return.
                                                                                                                                                                                                                                                                          1ut 1:
                                                                                                                          Sequence
                                      -----
                                                                                                                                                         *
                                                                                                                                                                          *

    Search control structures for free block of memory.
    If block free, set semum to block index, return 0.

                                                                        Find unused block of memory in the dual port.
Return a O if successful, a -1 if failed.
                                                                                                                                                                                            3) Else, return -1 (failed to find block).
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 dpctl[i].buf_stat = BUF_EMPTY;
                                                                                                                                                                                                                                                                                                               DPCNTL *4bct1 = (DPCNTL *)DPRAM_CTL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   APPB_relsem(0); return(0);
                                                                                                                                                                                                                                                                                                                                                                                                 if('(dpctl[i].pflag & 1UL))
                                        APPB_getctlblk(), TMS320C30 side.
                                                                                                                                                                                                                                                                                                                                                                                                                                    dpct1[i].pflag = 1;
dpct1[i].command = NOP;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       APPB_relsem(0); return(-1);
                                                                                                                                                                                                                                                                                                                                                                                for (i=0; i CDPRAM_BLKS; i++)
                                                                                                                                                                                                                                                                                                                                                                                                                                  dpct1[i].pflag
                                                                                                                                                                                                                                              int APPB_getctlblk(semnum)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        #Semnum = 1;
                                                                                                                                                                                                                                                                                                                                                  APPB_getsem(0);
                                                                                                                                                                                                                                                                   UINT #semnum;
                                                                                                                                                                                                                                                                                                    10t 1;
                                                                                                                               Sequence
```

* * * *

```
----
                                                                                                                ÷ ÷
      fer(j=0;j<32;j+=8) temp (= ((#dpram++) &0x000000ff) << j;
                                                                                                                                                                                                                                                                                                                                                dorma = (UCHAR +)(DPRANLIEDBASE + (doblk + DPRANLBLK_SIZE));
                                                                                                                                        2) Release block of dual port memory.
                                                                                                                                                                                                                                                                         BPONIL #4pctl = (DPONIL #)DPBMLCIL;
UDWR #4pram;
                                                                 Move block of data from dual port.
                                                                                                                          1) Nove data from the dual port.
                                   APPB_getmemblk(), TMS320C30 side.
                                                                                                                                                                                  int APPB_getmemblk(cat, dst, dpblk)
                                                                                                                                                                                                                                                                                                                                                                              for (i=0;1/cnt;i++)
                                                                                                                                                                                                                                                                                                                                                                                                                                        #dst++ = temp;
                                                                                                                                                                                                                                                                                                                                                                                                           temp = OUL;
                                                                                                                                                                                                                                                                                                         ë
                                                                                                                                                                                                                                                                                                                        :
                                                                                                                                                                                                                              UINT dobik;
                                                                                                                                                                                                              ULOMG #dst;
                                                                                                                                                                                                    ULOMG cnt;
                                                                                              Sequence
                                                                                                                          •
                                   * * * * *
•
                                                                                                                        *
                                                                                                                                                               doran = (UCHMR +)(DPROM_NEMBASE + (dob1k + DPROM_BLK_SIZE))_1
                                                                                                                                                                                                                                                                                                                                                                                       ( temp = #src++; for(j=0;j<32;j+=8) #dpram++ = temp >> j; )
                                                                                                                                  /* 2) Set dual port buffer status to BUF_FULL.
                                                                                                                                                                                                                                                                     DPCNTL *dpct1 = (DPCNTL *)DPRMLCTL;
                                                                                                                                                                                                                                                                                                                                                                                                                                  dectlideblkl.buf_stat = BUF_FULL;
                             APPB_putmemblk(), TMS320C30 side.
                                                          Nove block of data to dual port.
                                                                                                                   1) Nove data to the dual port.
                                                                                                                                                                            int APPB_putmemblk(cnt, src, dpblk)
                                                                                                                                                                                                                                                                                                                                                                                                                                                APPB_reisem(0); return(0);
                                                                                                                                                                                                                                                                                                                                                                         for (i=0; i (cnt; i++)
                                                                                                                                                                                                                                                                                                                                                                                                                      APPB_getsem(0);
                                                                                                                                                                                                                                                                                       <del>g</del>
                                                                                                                                                                                                                                                                                                      į
                                                                                                                                                                                                                                                                                                                 <u>:</u>
                                                                                                                                                                                                                        UINT apblk;
                                                                                                                                                                                                             ULUMG #srcs
                                                                                                                                                                                            ULOMG cnt;
                                                                                         Sequence
                                                                                                                                                                                                                                                                                  $
                                                                                                                                                                                                                                                                                                   S CONC
                             .....
```

APPB_relct161k(dpb1k); return(0);

```
> >
                                                                                                                                                                          *
                                                                                                                                                                                             *
                                                                                             •
                                                                                                                                                                                                                                                                          mparms->mcmd = dpctl[current_blk].command & 0x000000ff;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               APPB_getlong(&dpctl[current_blk].count,&mparms=>mcnt); APPB_getlong(&dpctl[current_blk].addr,&mparms=>maddr);
                                                                                                                                                                            If at end of control structures, reset current_blk.
                                                                            Search the dual port control structures for commands.
                                                                                                                                                                                                                                                                                                                                                                                                                                                        if(current_blk >= DPRAMLBLKS) current_blk = -1:
                                                                                                                                                                                                  Search control structures for a command.
                                                                                                                                                                                                                                       5) Else, search to the end of list, return.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       if(dpct][current_blk].pflag & 1UL)
                                                                                                                                                                                                                       4) If found, format parameters, return.
                                                                                                                                                          Get access to dual port semaphore O.
                                                                                                                                                                                                                                                                                                                                                          DPCNTL *dpct! = (DPCNTL *)DPRAMLCTL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 mparms->mblk = current_blk;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               while(current_blk++ < DPRAM_BLKS)
                                       APPB_getcommand(), TMS320C30 side.
                                                                                                                                                                                                                                                                                                                                                                            static int current_blk = -1;
                                                                                                                                                                                                                                                                                                  int APPB_getcommand(mparms)
                                                                                                                                                                                                                                                                                                                       PPARMS **parms;
                                                                                                                                                                                                                                                                                                                                                                                                                     APPB_getsem(0);
                                                                                                                          Sequence
                                                                                                                                                                                3 8
                                                                                                                          *
                                                                                                                                                                                                    * * *
                                                                                                                                                             *
                                                                                                                                                                                ٠
                                                                                                    *
                                             ÷ ÷
      •
                                                                                                      for(j=0;j(32;j+=8) #dst != ((*src++) & 0x000000ff) << j;
                                                                                     Get a long word of data from the dual port.
                                             APPB_getlong(), TMS320C30 side.
```

int APPB_getlong(src,dst) ULONG #src: ULONG *dst; *dst = 0UL; return(0); int j;

APPB_relsem(0); mparms=>mcmd = NOP; return(0);

APPB_relsem(0); return(0);

APPENDIX A3. Memory Map and Description (TMS320C30 View)

Listed below is a summary of the APPB memory map.

000000 -	003FFF	EPROM (Boot EPROM/remappable)
004000 -	3FFFFF	Unused
400000 -	4FFFFF	DRAM space
400000 -	43FFFF	256K-word DRAM minimum configuration
440000	47FFFF	256K-word DRAM minimum configuration
480000 -	4BFFFF	256K-word DRAM option bank 2
4C0000 -	4FFFFF	256K-word DRAM option bank 3
500000 -	7FFFFF	Unused
800000 -	801FFF	SRAM space 1 (16K-byte zero wait-state SRAM)
802000 -	805FFF	Reserved by TI
804000 -	805FFF	I/O Devices
804000 –	804FFF	4K-byte dual-port SRAM
805000	805FF6	I/O Expansion Bus
805FF7		Control Register R
805FF8 –	805FFF	dual-port RAM Semaphores (D0 only)
806000	807FFF	Reserved by TI
808000	8097FF	Memory mapped Peripherals
809800 -	809BFF	RAM Block 0
809C00 -	809FFF	RAM Block 1
80A000 –	EFFFFF	Unused
F00000 –	F03FFF	SRAM space 0 (16K-byte zero wait-state SRAM,
E00000	PPPPPP	remappable)
F00800 –	FFFFFF	Unused

Appendix B

Modules	
Appendix	Name
B1	Module U5 - TMS320C30 Software Development Board
B2	Module U6 – TMS320C30 Software Development Board
B3	Module RAMDEC - TMS320C30 Software Development Board
B4	Module RDYEN - TMS320C30 Software Development Board
B5	Module RAMCONTROL - TMS320C30 SWDS DRAM Module
B6	Module RAMDEC - TMS320C30 SWDS DRAM Module

Appendix B1. TMS320C30 Software Development Board

```
Module U5
title'
                    TMS320C30 SOFTWARE DEVELOPMENT BOARD
DWG NAME
           2554377
DWG#
COMPANY TEXAS INSTRUMENTS INCORPORATED
           NAT SESHAN
ENGR
           10/01/88'
DATE
XSUC8 device 'P2018';
SA<sub>0</sub>
           Pin 1;
           Pin 2;
SA1
           Pin 3;
SA2
SA3
           Pin 4;
                    "PC XT ADDRESS LINES – INPUTS
SA4
           Pin 5;
           Pin 6:
SA5
SA6
           Pin 7;
SA7
           Pin 8;
           Pin 9;
SA8
SA9
           Pin 10:
NSMEMW Pin 11;
                    "PC XT MEMORY WRITE STROBE
           Pin 12:
GND
                    "PC XT MEMORY READ STROBE - INPUT
NSMEMR Pin 13;
                    "PC XT IO WRITE STROBE - INPUT
NSIOW
           Pin 14;
                    "SDB READ STROBE - OUTPUT
NSGBA
           Pin 15;
                    "DUAL-PORT ADDRESS RANGE STROBE - INPUT
           Pin 16;
NPO
                    "PC XT BUS TRANSACTION DISABLE - INPUT
XAEN
           Pin 17:
                    "SDB CONTROL REGISTER R ENABLE - OUTPUT
           Pin 18;
NRG
                    "SDB DUAL-PORT ADDRESS LATCH ENABLE - OUTPUT
           Pin 19;
NOG
                    "DUAL-PORT SEMAPHORE SELECT - OUTPUT
NDPSEML Pin 20;
                    "DUAL-PORT SRAM CHIP ENABLE - OUTPUT
           Pin 21;
NDPCEL
                    "HOST DATA BUS INPUT ENABLE - OUTPUT
           Pin 22;
SGAB
                    "PC XT IO READ STROBE - INPUT
NSIOR
           Pin 23;
VCC
           Pin 24:
SA = [SA9, SA8, SA7, SA6, SA5, SA4, SA3, SA2, SA1, SA0];
 X = .X.;
equations
                      = !XAEN & (SA == ^h338);
           !NQG
                       = !XAEN & (SA == ^h339);
           !NRG
           !NDPSEML = !XAEN & SA9 & SA8 & !SA7 & !SA6 & SA5 & SA4 & !SA3
                         &!NSIOW
                         #!XAEN & SA9 & SA8 &!SA7 &!SA6 & SA5 & SA4 &!SA3
                         &!NSIOR:
```

!NDPCEL = !XAEN & !NPQ; SGAB = !NSIOW & !XAEN

#!NSMEMW &!XAEN;

!NSGBA = !XAEN & !NSIOR & ($SA == ^h339$)

#!XAEN &!NSIOR & SA9 & SA8 &!SA7 &!SA6 & SA5

& SA4 & !SA3

#!XAEN &!NSMEMR &!NPQ;

end U5

Appendix B2. Module U6

```
Module U6
title'
            TMS320C30 SOFTWARE DEVELOPMENT BOARD
DWG NAME
DWG#
             2554377
COMPANY
             TEXAS INSTRUMENTS INCORPORATED
ENGR
             NAT SESHAN
DATE
             10/01/88
XSUF<sub>10</sub>
             Device
                     'P20L8';
CIOA0
             Pin 1;
CIOA1
             Pin 2;
             Pin 3;
CIOA2
CIOA3
             Pin 4;
             Pin 5;
CIOA4
             Pin 6;
CIOA5
CIOA6
             Pin 7;
             Pin 8;
CIOA7
CIOA8
             Pin 9:
             Pin 10;
CIOA9
CIOA10
             Pin 11;
GND
             Pin 12;
CIOA11
             Pin 13;
CIOA12
             Pin 14;
             Pin 15;
TIOW
NSRANGE
             Pin 16;
             Pin 17;
CIORNW
             Pin 18;
NFR
             Pin 19;
NFG
NDPMEMGR Pin 20;
             Pin 21:
NDPSEMGR
             Pin 22;
TIOR
NCIOSTRB
             Pin 23;
VCC
             Pin 24;
             X = .X.;
             C = .C.;
             CIOA = [CIOA12,CIOA11,CIOA10,CIOA9,CIOA8,
                     CIOA7,CIOA6,CIOA5,CIOA4,CIOA3,CIOA2,CIOA1,CIOA0];
equations
                          = !NCIOSTRB & !CIOA12
             !NSRANGE
                             # !NCIOSTRB & (CIOA >= ^h1FF7);
             !NDPMEMGR = !NCIOSTRB & !CIOA12;
```

!NDPSEMGR = !NCIOSTRB & (CIOA >= ^h1FF8);

```
= !NCIOSTRB & !CIORNW & (CIOA == ^h1FF7);
               !NFG
               !NFR
                                 = !NCIOSTRB & CIORNW & (CIOA == ^h1FF7);
               !TIOR
                                 = NCIOSTRB
                                   \# (CIOA >= ^h1FF7)
                                   # !CIOA12
                                   # !CIORNW:
               !TIOW
                                = NCIOSTRB
                                 \# (CIOA >= ^h1FF7)
                                # !CIOA12
                                # CIORNW:
test vectors
([CIOA, NCIOSTRB, CIORNW] ->
 [TIOR, TIOW, NSRANGE, NFG, NFR, NDPMEMGR, NDPSEMGR]);
READ OR WRITE TO A SEMAPHORE
[^h1FF8, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0];
[^h1FF9, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0];
[^h1FFA, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFB, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0];
[^h1FFC, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFD, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFE, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0];
[^h1FFF, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
WRITE TO F REGISTER
[^h1FF7, 0, 0] -> [0, 0, 0, 0, 1, 1, 1];
READ FROM F REGISTER
[^h1FF7, 0, 1] -> [0, 0, 0, 1, 0, 1, 1];
NCIOSTRB DISABLED
[X, 1, X] \rightarrow [0, 0, 1, 1, 1, 1, 1];
EXTERNAL READS
[^b1000000000000, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b100000000001, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b100000000010, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b100000000011, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b100000000100, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b100000000101, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b100000000110, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b100000000111, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b100000001000, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b100000001001, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
```

```
[^b1000000001010, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^{h}1000000001011, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1];
[^b1000000001100, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^{b}1000000001101, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1];
[^{b}1000000001110, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1];
[^{b}1000000001111, 0, 1] \rightarrow [1, 0, 1, 1, 1, 1, 1];
[^h1FF0, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^h1FF1, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^h1FF2, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^h1FF3, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^h1FF4, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^h1FF5, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^h1FF6, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
EXTERNAL IO WRITES
[^{b}10000000000001, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^{b}10000000000010, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^{b}1000000000011, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^{b}1000000000100, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^{b}1000000000101, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^b1000000000110, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^{b}1000000000111, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^b100000001000, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^{b}1000000001001, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^{b}1000000001010, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^{b}1000000001011, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^{b}1000000001100, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^{b}1000000001101, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^{b}1000000001110, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^{b}1000000001111, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^h1FF0, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^h1FF1, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^h1FF2, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^h1FF3, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^h1FF4, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
[^h1FF5, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
[^h1FF6, 0, 0] \rightarrow [0, 1, 1, 1, 1, 1, 1];
test vectors
([CIOA12, NCIOSTRB, CIORNW] ->
[TIOR, TIOW, NSRANGE, NFG, NFR, NDPSEMGR, NDPMEMGR]);
DUAL-PORT SRAM READ OR WRITE
[0, 0, X] \rightarrow [0, 0, 0, 1, 1, 1, 0];
```

end U6

Appendix B3. Module RAMDEC

```
module RAMDEC
title'
DWG NAME
                        TMS320C30 SOFTWARE DEVELOPMENT BOARD
DWG#
             2554377
COMPANY
             TEXAS INSTRUMENTS INCORPORATED
ENGR
             TONY COOMES
DATE
             10/01/88
XSUB4
             device
                        'P16L8';
                        "c30 address inputs
a12
             Pin 1;
a13
             Pin 2:
a14
             Pin 3:
a15
             Pin 4;
a16
             Pin 5:
a17
             Pin 6:
a18
             Pin 7:
a19
             Pin 8;
a20
             Pin 9;
a21
             Pin 11;
a22
             Pin 13;
a23
             Pin 14:
m_swap
             Pin 15;
                        "sram/eprom swap bit
             Pin 10;
VSS
             Pin 18;
                        "dram expansion select
memen
                        " sram select
sram
             Pin 17:
             Pin 16;
                        "eprom select
eprom
             Pin 12;
                        "eprom/dram data buffer select
busen
             Pin 20;
vcc
madd = [a23, a22, a21, a20, a19, a18, a17, a16, a15, a14, a13, a12];
equations
             "On reset the eprom and sram maps are swapped
                        m swap = 0
                                            m swap = 1
                                           000000-003FFF
             "sram
                        F00000-F03FFF
             "eprom
                        000000-003FFF
                                           F00000-F03FFF
                     = !(((madd >= ^h000) & (madd <= ^h003) & m swap)
             sram
                        \#((\text{madd} >= ^hF00) \& (\text{madd} <= ^hF03) \& !m swap));
                     = !(((madd >= ^h000) & (madd <= ^h003) & !m swap)
             eprom
                     \#((madd \ge ^hF00) \& (madd \le ^hF03) \& m_swap));
             memen = !((madd >= ^h400) & (madd <= ^h4FF));
```

= !(!eprom # !memen);

busen

```
test_vectors
([madd, m_swap] -> [sram, eprom, memen, busen])
[^h000, 1] \rightarrow [0, 1, 1,
                             1];
[^h000, 0 ] -> [ 1,
                     0, 1,
                             0];
[^h004, 1 ] -> [ 1,
                     1, 1,
                           1];
                     0, 1, 0];
[^hF00, 1 ] -> [ 1,
[^hF00, 0] \rightarrow [0, 1, 1, 1];
[^hFF0, 1 ]->[1,
                    1, 1, 1];
[^hF00, 1 ] -> [1,
                     0, 1,
                           0];
[^h400, 0] \rightarrow [1, 1, 0,
                           0];
[^h4CF, 1] \rightarrow [1, 1, 0, 0];
[^h800, 1 ] -> [1, 1, 1, 1];
```

end RAMDEC

Appendix B4. Module RDYEN

```
module RDYEN title'
```

DWG NAME

TMS320C30 SOFTWARE DEVELOPMENT BOARD

DWG#

2554377

COMPANY TEXAS INSTRUMENTS INCORPORATED

ENGR

TONY COOMES

DATE

10111 000111

XSUC3

10/01/88'

X30C3

device 'P16R4';

clk busen Pin 1; Pin 2;

"eprom/dram data bus enable

eprom strb Pin 3; Pin 4; "eprom select" c30 strobe

strb rd_wr

Pin 5;

"c30 read/write

bhiz

Pin 7;

"dram expansion bus hold

oe vss Pin 11; Pin 10;

dat_rd

Pin 19;

"data read enable
"data write enable

dat_wr prdy Pin 18; Pin 17;

"eprom ready" eprom chip select

epromcs vcc Pin 12; Pin 20;

c = .C.;

equations

=

dat_rd

= !(!busen & !strb & rd_wr & bhiz);

dat_wr

= (!busen & !strb & !rd_wr & bhiz);

epromcs

!(!busen & rd_wr & !strb & !eprom & bhiz);

prdy

:= !(!busen & !strb & rd_wr & prdy & !eprom & bhiz);

[&]quot;note: bhiz is active for 1 TMS320C30 clock cycle at the end of a dram

[&]quot; access. This provides the necessary turn off time between

[&]quot; dram/eprom accesses.

```
test vectors
([clk, strb, busen, rd wr, eprom, oe, bhiz ] -> prdy)
             1,
                 1, 0, 1 \rightarrow 1;
         1,
         0,
             1,
                  0,
                      0,
                          0 1->
                                  1;
[c, 0,
                     0, 1 ]->
                                 0;
            1,
                  0,
[c, 0,
         0,
            1,
                0,
                     0, 1 ]->
                                 1;
[c, 0,
         0,
                     0, 1 1->
                                  0;
            1,
                 0,
[c, 0,
         0,
[c, 1,
         0, 1, 0,
                     0, 1 ] -> 1;
                  0,
                      0,
                          1 ] -> 1;
[c, 1,
         0,
             1,
test vectors
([strb, busen, rd wr, eprom, bhiz ] -> [dat_rd, dat_wr, epromcs])
                   1 ]-> [ 1,
                                  0,
                                       1];
[1,
      1,
          1, 1,
                                        1];
[0,
          1, 1,
                   1 ]-> [ 0,
                                  0,
      0,
              1,
                                  1,
                                       1];
[0,
                   1 ] -> [ 1,
      0.
          0.
                                       1];
              1,
[0,
      1,
          1,
                   1 ]-> [ 1,
                                  0,
                                        1];
                                  0,
[1,
      0,
          1,
              1,
                   1 ]-> [ 1,
check eprom
ſ 1,
     0,
              0,
                   1 ]-> [ 1,
                                  0,
                                        1 ];
          1,
                                       0];
              0,
                   1 \rightarrow [0,
                                  0,
[0,
          1,
      0,
                                       1 ];
          1,
              0,
                   0 \rightarrow [1,
                                  0,
[0,
     0,
                                       1 ];
[0,
          0,
                   1 ]-> [ 1,
                                  1,
      0.
              0,
                                       1 ];
      1,
          1,
                   1 ] -> [ 1,
                                  0,
[ 0,
              0,
                                  0,
                                        1];
[ 1,
          1,
              1,
                   1 ] -> [ 1,
      0,
```

end RDYEN

Appendix B5. Module RAMCONTROL

```
Module RAMCONTROL
title'
DWG NAME
                 320C30 SWDS DRAM MODULE
DWG#
                 2554397
COMPANY
                 TEXAS INSTRUMENTS INCORPORATED
                 TONY COOMES
ENGR
DATE
                 10/01/88'
              device
XDUE5
                         'P16R8';
clk
              Pin 1;
refreq
              Pin 2;
                         "refresh request
              Pin 3:
                         "c30 strobe
strb
                         "c30 read/write
rd
              Pin 4;
                         "memory board chip select
memen
              Pin 5;
              Pin 11;
                         "pal output enable
oe_
              Pin 10;
VSS
s0
              Pin 19;
                         "state variable
refclr
              Pin 18;
                         "refresh clear
              Pin 17;
                         "column address strobe
casen
              Pin 16:
                         "write strobe
ren
              Pin 15:
                         "row address strobe
rasen
mrdy
              Pin 14;
                         "dram ready strobe
              Pin 13;
                         "dram bus active
busact
s1
              Pin 12;
                         "state variable
              Pin 20:
vcc
"define machine states
"[refclr,rasen,casen,mrdy,busact,s0,s1];
idle
              ^b1111111;
ras0
              ^b1011111;
        =
cas0
        =
              ^b1000111;
cas1
        =
              ^b1011101;
whld
              ^b1111110;
trp
        =
              ^b1111001;
ref1
        =
              ^b0101111;
ref2
              ^b0001111;
ref3
              ^b0011111;
        =
ref4
        =
              ^b1111101;
refreq
              !refreq;
                         "convert to positive logic
             !strb_;
strb
              !memen ;
memen =
        = !oe ;
oe
c = .C.;
```

```
c = .C.:
output = [refclr,rasen,casen,mrdy,busact,s0,s1];
equations
                                 high on read, low on writes
               !(!rd & !strb );
ren
        :=
state diagram output
state idle:
                                                         "ref has 1st priority
                                                :ref1;
        case (refreq & strb & memen)
              (refreq & strb & !memen)
                                                :ref1:
              (refreq & !strb & memen)
                                                :ref1:
              (refreq & !strb & !memen)
                                                :ref1:
              (!refreq & strb & memen)
                                                :ras0:
              (!refreq & strb & !memen)
                                                :idle;
              (!refreq & !strb & memen)
                                                :idle:
              (!refreq & !strb & !memen)
                                                :idle:
        endcase:
         ras0:
state
        goto cas0;
                                 "cycle cas on page mode reads
        cas0:
state
                                          :cas1;
        case rd
                                          :whld;
               !rd
         endcase;
                                 "cycle cas on page mode reads
state
        cas1:
         case strb & !refreq
                                          :cas0:
               strb & refreq
                                          :trp;
               !strb & !refreq
                                          :trp;
               !strb & refreq
                                          :trp;
         endcase;
                                 "wait for refreq or !strb
state
         whld:
                                          :whld;
         case strb & !refreq
                                          :ref1;
               strb & refreq
               !strb & !refreq
                                          :idle:
                                          :ref1;
               !strb & refreq
               endcase;
                                 "cas,ras high
state
         trp:
                                          :ref1;
         case refreq
               !refreq
                                          :idle;
         endcase;
                                 "cas,refclr low
         ref1:
state
         goto ref2;
                                 "ras low
state
         ref2:
         goto ref3;
```

```
ref3:
                                     "cas high
state
          goto ref4;
          ref4:
                                     "ras high
state
          goto idle;
test_vectors "page mode read, ref, page mode read
([clk,refreq,strb,rd,memen, oe]->[output,ren])
            0,
                     0,
      0,
                 1,
                          1 ]->[idle, 1];
 ſc,
      0,
            1,
                 1,
                     1,
                          1 \rightarrow [ras0, 1];
 ſc,
      0,
            1,
                 1,
                     1,
                          1 \rightarrow [cas0, 1];
      0.
                 1,
                     1,
                          1 ]->[cas1, 1];
 ſc.
            1.
 ſc,
      0,
            1,
                 1.
                     1.
                          1 ]->[cas0, 1];
 ſc,
      1,
            1,
                 1,
                     1,
                          1 ]->[cas1, 1];
 ſc,
      1,
            1,
                 1,
                     1,
                          1 ]->[trp , 1];
      1,
            1,
                 1,
                     1,
                          1 ]->[ref1, 1];
      1,
            1,
                 1,
                     1,
                          1 ]->[ref2, 1];
      1.
                1.
                     1,
                          1 ]->[ref3, 1];
            1.
 ſc,
      0,
                1.
                     1.
                          1 ]->[ref4, 1];
            1,
                          1 ]->[idle, 1];
  c,
      0,
            1,
                1,
                     1,
                1,
 [ c,
      0,
                     1,
                          1 \rightarrow [ras0, 1];
            1,
                1,
                     1,
                          1 \rightarrow [cas0, 1];
 [c,
      0,
[c,
      0,
                1,
                     1,
                          1 ]->[cas1, 1];
[ c,
      0,
            1,
                1,
                     1,
                          1 ]->[cas0, 1];
      0.
                1.
                     1.
                          1 ]->[cas1, 1];
ſc.
            1.
ſc.
      0,
           0.
                1.
                     1.
                          1 ]->[trp , 1];
[ c,
      0,
           0,
                1,
                     0,
                          1 ]->[idle, 1];
test vectors "write cycle
([clk,refreq,strb,rd,memen,oe]->[output,ren])
                         1 ]->[idle, 1];
[c, 0,
                0,
                     0,
ſc,
      0,
           1,
                0,
                     1,
                          1 = [ras0, 0];
[c,
      0,
                0,
                     1,
                          1 = -\cos 0, 0;
[ c,
      0,
           1,
                0,
                     1,
                          1 ]->[whld, 0];
      0,
           1,
                0.
                     1,
                          1 ]->[whld, 0];
ſc,
ſc,
                0.
                     1,
     0,
           1.
                          1 ]->[whld, 0];
                     1,
                          1 ]->[idle, 1];
[ c,
      0,
           0,
                0,
[ c,
           0,
                1,
     0,
                     0,
                          1 ]->[idle, 1];
"write cycle /ref
           0,
[c,
     0,
                         1 ]->[idle, 1];
                     0,
                         1 \rightarrow [ras0, 0];
c,
     0,
           1,
                0,
                     1,
ſc,
      1,
           1,
                0,
                     1,
                          1 ]->[cas0, 0];
[c,
      1,
           1,
                0,
                     1,
                         1 ]->[whld, 0];
ſc,
      1,
           1,
                0,
                     1,
                          1 \rightarrow [ref1, 0];
                0,
                         1 \rightarrow [ref2, 0];
[ c,
      1,
           1,
                     1,
[ c,
     1,
           0,
                0,
                    0,
                         1 ]->[ref3, 1];
[ c,
     0,
           0,
                1,
                     0,
                          1 ]->[ref4, 1];
[ c,
           0,
                1,
                     0,
                          1 ]->[idle, 1];
```

end RAMCONTROL

Appendix B6. Module RAMDEC

```
module RAMDEC
title'
                         320C30 SWDS DRAM MODULE
DWG NAME
DWG#
             2554397
             TEXAS INSTRUMENTS INCORPORATED
COMPANY
             TONY COOMES
ENGR
             10/01/88'
DATE
XDUD5
             device
                         'P16R4';
clk
             Pin 1;
                         "clear refresh stat
refclr
             Pin 2:
                         "c30 address 18
             Pin 3;
a18
                         "c30 address 19
a19
              Pin 4;
                         "dram board memory enable
              Pin 5;
memen
              Pin 6;
                         "c30 strobe
strb
                         "address mux
              Pin 7;
mux
                         "pal output enable
              Pin 11;
oe
             Pin 10;
vss
                         "ras select 0
              Pin 17;
ras0
              Pin 16;
                         "ras select 1
ras1
                         "ras select 2
ras2
              Pin 15;
                         "ras select 3
ras3
              Pin 14;
                         "row address select
              Pin 13;
rowsel
              Pin 20:
vcc
c = .C.;
equations
ras0 := !(!refclr # (!a19 & !a18 & !memen & !strb));
ras1 := !(!refclr # (!a19 & a18 & !memen & !strb));
ras2 := !(!refclr # ( a19 & !a18 & !memen & !strb));
ras3 := !(!refclr # ( a19 & a18 & !memen & !strb));
```

rowsel = mux;

```
test_vectors "page mode read, ref, page mode read
([clk,refclr, memen, strb, a19, a18, oe]->[ras0, ras1, ras2, ras3])
          1, 1,
                  0, 0, 0]->[1, 1, 1,
[c, 1,
                                           1];
                  0, 0, 0]->[0,
[c, 1,
          0,
              0,
                                       1,
                                           1];
[ c,
                                          1];
    1,
          0,
              0, 0, 1, 0 ] \rightarrow [1,
                                  0,
                                       1,
[ c,
              0,
                  1, 0, 0]->[1,
                                  1,
    1,
          0,
                                       0,
                                          1];
    1,
                  1, 1, 0]->[1,
[ c,
          0,
              0,
                                  1,
                                       1,
                                          0];
         1,
                 1, 1, 0]->[1,
    1,
              0,
                                 1,
                                       1,
                                          1];
[ c,
          0,
             1,
                  1, 1, 0]->[1,
                                  1,
                                       1,
                                           1];
    1,
[c, 0,
          0,
              1,
                 1, 1, 0]->[0,
                                 0,
                                      0,
                                          0];
[c, 1,
          0,
              1,
                 1, 1, 0]->[1,
                                 1,
                                      1, 1];
                 1, 1, 0]->[0, 0,
[c, 0,
          0,
              0,
                                      0,
                                          0];
                  1, 1, 0]->[1,
[c, 1,
              0,
                                          0];
          0,
                                 1,
                                      1,
test vectors "rowsel
```

(mux -> rowsel)

 $1 \to 1;$ $0 \to 0;$


end RAMDEC


Appendix C


TMS320C30 Application Board Schematics


Appendix	Title
C1	TMS320C30 Software Development Schematics
C	TMS220C30 SWDS DRAM Module Schematics


Appendix C1. TMS320C30 Software Development Schematics
































Appendix C2. TMS320C30 SWDS DRAM Module Schematics

2	ON COLORIONS		DRAMING; DO NOT REVISE HANDALLY LATURE OR DESCRIPTION		TEXAS INSTRUMENTS Data Sugrams Group	ALUMIN MANG SURS DECRESE		3128 РУСН НО БРАЧІТА ПО 2554397 н	SCALE NONE SHEET 1 -4 8
8	SE CRIPTING DESCRIPTION		COMPUTER GENERATED DRAMIN	ARTS LIST	T COLEMAN 07-12-88	COOMES 67	SA DATE DATE	PLSE DATE	0
v	HOTES UNLESS OTHERHISE SPECIFIED: 1 HIL AS ALS IS DEUTOES ARE PREFIXED HITH AN SN74	2 UCC IS APPLIED TO PIN 8 OF ALL 8-PIN IC'S. PIN I A OF ALL 14-PIN IC'S. PIN 16 OF ALL 15-PIN IC'S. PIN 20 OF ALL 28-PIN IC'S. S GROUND IS APPLIED TO PIN 4 OF ALL 8-PIN IC'S. TIN' POINT IC'S. PIN 4 OF ALL 8-PIN IC'S. TIN' POINT IC'S. PIN 8 OF ALL 16-PIN IC'S. DESIGNATIVE OF GAITES ARE SHOWN REFRENCE TO BESIGNATIVE OF GAITES ARE SHOWN AS FOLLOWS. 2 OF AND 3 PIN NUMBERS 1 C AND 3 PIN NUMBERS 1	<u></u>	£		PEULSTON STATUS OF SHEETS	2 2 2 8 8 9 10 8 10 8 10 8 10 8 10 10 10 10 10 10 10 10 10 10 10 10 10	SH 11 12 13 14 16 16 17 18 19 28 Z554375 7119 FEI	32 33 34 35 36 37 38 39

