## TMS320C3x

## User's Guide

# TMS320C3x User's Guide 

2558539-9721 revision J October 1994

## IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

## TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## Preface

## Read This First

## About This Manual

This user's guide serves as a reference book for the TMS320C3x generation of digital signal processors, which includes the TMS320C30, TMS320C30-27, TMS320C30-40, TMS320C31, TMS320C31-27, TMS320C31-40, TMS320C31-50, TMS320LC31, and TMS320C31PQA. Throughout the book, all references to ' C 3 x refer collectively to 'C30 and 'C31, and the TMS320C30 and TMS320C31 refer to all speed variations unless an exception is noted. This document provides information to assist managers and hardware/software engineers in application development.

## How to Use This Book

This revision of the TMS320C3x User's Guide incorporates the following changes:

- Updated reference list of publications
- Improved description of repeat modes and interrupts in Chapter 6
- Description of power management modes in Chapter 6
- Improved description of serial ports and DMA coprocessor in Chapter 8
- Description of power management instructions in Chapter 10
- Description of low-power-mode interrupt interface in Chapter 12
- More detailed information on MPSD emulator interface, signal timings, and connections between emulator and target system
- Current timing specification in Chapter 13
- TMS320C30PPM pinout, mechanical drawing, and timings in Chapter 13
$\square$ Development support description and device/tool part numbers in Appendix B
- Data sheet for current military versions of the 'C3x in Appendix E


## Notational Conventions

This document uses the following conventions:
$\square$ Program listings, program examples, interactive displays, filenames, and symbol names are shown in a special font. Examples use a bold version of the special font for emphasis. Here is a sample program listing:

| 0011 | 0005 | 0001 | .field | 1,2 |
| :--- | :--- | :--- | :--- | :--- |
| 0012 | 0005 | 0003 | .field | 3, |
| 0013 | 0005 | 0006 | .field | 6,3 |
| 0014 | 0006 |  | .even |  |

$\square$ In syntax descriptions, the instruction, command, or directive is in a bold face font and parameters are in italics. Portions of a syntax that are in bold face should be entered as shown; portions of a syntax that are in italics describe the type of information that should be entered. Here is an example of a directive syntax:
.asect "section name", address
.asect is the directive. This directive has two parameters, indicated by section name and address. When you use .asect, the first parameter must be an actual section name, enclosed in double quotes; the second parameter must be an address.
$\square$ Square brackets ([ and ]) identify an optional parameter. If you use an optional parameter, you specify the information within the brackets; you don't enter the brackets themselves. Here's an example of an instruction that has an optional parameter:

LALK 16-bit constant [, shift]
The LALK instruction has two parameters. The first parameter, 16-bit constant, is required. The second parameter, shift, is optional. As this syntax shows, if you use the optional second parameter, you must precede it with a comma.

Square brackets are also used as part of the pathname specification for VMS pathnames; in this case, the brackets are actually part of the pathname (they are not optional).
$\square$ Braces ( \{ and \} ) indicate a list. The symbol | (read as or) separates items within the list. Here's an example of a list:
$\left\{\left.{ }^{*}\right|^{*}+\left.\right|^{*}-\right\}$
This provides three choices: *, *+, or *-.
Unless the list is enclosed in square brackets, you must choose one item from the list.

- Some directives can have a varying number of parameters. For example, the .byte directive can have up to 100 parameters. The syntax for this directive is
.byte value ${ }_{1}\left[, \ldots\right.$, value $\left._{n}\right]$
This syntax shows that .byte must have at least one value parameter, but you have the option of supplying additional value parameters separated by commas.


## Information About Cautions

This book may contain cautions and warnings.

- A caution describes a situation that could potentially cause your system to behave unexpectedly.


The information in a caution is provided for your information. Please read each caution carefully.

## Related Documentation From Texas Instruments

The following books describe the TMS320 floating-point devices and related support tools. To obtain a copy of any of these TI documents, call the Texas Instruments Literature Response Center at (800) 477-8924. When ordering, please identify the book by its title and literature number.
TMS320 Floating-Point DSP Assembly Language Tools User's Guide (literature number SPRU035) describes the assembly language tools (assembler, linker, and other tools used to develop assembly language code), assembler directives, macros, common object file format, and symbolic debugging directives for the 'C3x and 'C4x generations of devices.
TMS320 Floating-Point DSP Optimizing C Compiler User's Guide (literature number SPRU034) describes the TMS320 floating-point C compiler. This C compiler accepts ANSI standard C source code and produces TMS320 assembly language source code for the 'C3x and 'C4x generations of devices.

TMS320C3x C Source Debugger (literature number SPRU053) describes the 'C3x debugger for the emulator, evaluation module, and simulator. This book discusses various aspects of the debugger interface, including window management, command entry, code execution, data management, and breakpoints. It also includes a tutorial that introduces basic debugger functionality.
TMS320 Family Development Support Reference Guide (literature number SPRU011) describes the ' 320 family of digital signal processors and the various products that support it. This includes code-generation tools (compilers, assemblers, linkers, etc.) and system integration and debug tools (simulators, emulators, evaluation modules, etc.). This book also lists related documentation, outlines seminars and the university program, and provides factory repair and exchange information.

TMS320 Third-Party Support Reference Guide (literature number SPRU052) alphabetically lists over 100 third parties who supply various products that serve the family of ' 320 digital signal processors, including software and hardware development tools, speech recognition, image processing, noise cancellation, modems, etc.

## References

The publications in the following reference list contain useful information regarding functions, operations, and applications of digital signal processing (DSP). These books also provide other references to many useful technical papers. The reference list is organized into categories of general DSP, speech, image processing, and digital control theory and is alphabetized by author.

## - General Digital Signal Processing:

Antoniou, Andreas, Digital Filters: Analysis and Design. New York, NY: McGraw-Hill Company, Inc., 1979.
Bateman, A., and Yates, W., Digital Signal Processing Design. Salt Lake City, Utah: W. H. Freeman and Company, 1990.
Brigham, E. Oran, The Fast Fourier Transform. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1974.
Burrus, C.S., and Parks, T.W., DFT/FFT and Convolution Algorithms. New York, NY: John Wiley and Sons, Inc., 1984.
Chassaing, R., and Horning, D., Digital Signal Processing with the TMS320C25. New York, NY: John Wiley and Sons, Inc., 1990.
Digital Signal Processing Applications with the TMS320 Family, Vol. I. Texas Instruments, 1986; Prentice-Hall, Inc., 1987.

Digital Signal Processing Applications with the TMS320 Family, Vol. II. Texas Instruments, 1990; Prentice-Hall, Inc., 1990.
Digital Signal Processing Applications with the TMS320 Family, Vol. III. Texas Instruments, 1990; Prentice-Hall, Inc., 1990.
Gold, Bernard, and Rader, C.M., Digital Processing of Signals. New York, NY: McGraw-Hill Company, Inc., 1969.
Hamming, R.W., Digital Filters. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.

Hutchins, B., and Parks, T., A Digital Signal Processing Laboratory Using the TMS320C25. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1990.
IEEE ASSP DSP Committee (Editor), Programs for Digital Signal Processing. New York, NY: IEEE Press, 1979.
Jackson, Leland B., Digital Filters and Signal Processing. Hingham, MA: Kluwer Academic Publishers, 1986.

Jones, D.L., and Parks, T.W., A Digital Signal Processing Laboratory Using the TMS32010. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.
Lim, Jae, and Oppenheim, Alan V. (Editors), Advanced Topics in Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1988.
Morris, L. Robert, Digital Signal Processing Software. Ottawa, Canada: Carleton University, 1983.
Oppenheim, Alan V. (Editor), Applications of Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.
Oppenheim, Alan V., and Schafer, R.W., Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.
Oppenheim, Alan V., and Schafer, R.W., Discrete-Time Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1989.
Oppenheim, Alan V., and Willsky, A.N., with Young, I.T., Signals and Systems. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1983.
Parks, T.W., and Burrus, C.S., Digital Filter Design. New York, NY: John Wiley and Sons, Inc., 1987.
Rabiner, Lawrence R., and Gold, Bernard, Theory and Application of Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1975.
Treichler, J.R., Johnson, J., C.R., and Larimore, M.G., Theory and Design of Adaptive Filters. New York, NY: John Wiley and Sons, Inc., 1987.

## Speech:

Gray, A.H., and Markel, J.D., Linear Prediction of Speech. New York, NY: Springer-Verlag, 1976.
Jayant, N.S., and Noll, Peter, Digital Coding of Waveforms. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

Papamichalis, Panos, Practical Approaches to Speech Coding. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1987.
Parsons, Thomas., Voice and Speech Processing. New York, NY: McGraw Hill Company, Inc., 1987.
Rabiner, Lawrence R., and Schafer, R.W., Digital Processing of Speech Signals. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1978.
Shaughnessy, Douglas., Speech Communication. Reading, MA: Addison-Wesley, 1987.

## - Image Processing:

Andrews, H.C., and Hunt, B.R., Digital Image Restoration. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1977.
Gonzales, Rafael C., and Wintz, Paul, Digital Image Processing. Reading, MA: Addison-Wesley Publishing Company, Inc., 1977.
Pratt, William K., Digital Image Processing. New York, NY: John Wiley and Sons, 1978.

- Multirate DSP:

Crochiere, R.E., and Rabiner, L.R., Multirate Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1983.
Vaidyanathan, P.P., Multirate Systems and Filter Banks. Englewood Cliffs, NJ : Prentice-Hall, Inc.

- Digital Control Theory:

Dote, Y., Servo Motor and Motion Control Using Digital Signal Processors. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1990.
Jacquot, R., Modern Digital Control Systems. New York, NY: Marcel Dekker, Inc., 1981.
Katz, P., Digital Control Using Microprocessors. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1981.
Kuo, B.C., Digital Control Systems. New York, NY: Holt, Reinholt and Winston, Inc., 1980.
Moroney, P., Issues in the Implementation of Digital Feedback Compensators. Cambridge, MA: The MIT Press, 1983.
Phillips, C., and Nagle, H., Digital Control System Analysis and Design. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1984.

## - Adaptive Signal Processing:

Haykin, S., Adaptive Filter Theory. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1991.
Widrow, B., and Stearns, S.D. Adaptive Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1985.

## - Array Signal Processing:

Haykin, S., Justice, J.H., Owsley, N.L., Yen, J.L., and Kak, A.C. Array Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, Inc., 1985.

Hudson, J.E. Adaptive Array Principles. New York, NY: John Wiley and Sons, 1981.

Monzingo, R.A., and Miller, J.W. Introduction to Adaptive Arrays. New York, NY: John Wiley and Sons, 1980.

## If You Need Assistance. . .

| If you want to. . . | Do this. . . |
| :--- | :--- |
| Order Texas Instruments <br> documentation | Call the TI Literature Response Center: |
| (800) 477-8924 |  |
| Ask questions about product | Call the DSP hotline: |
| operation or report suspected | (713) 274-2320 |
| problems | FAX: (713) 274-2324 |
|  | Electronic Mail: 4389750@mcimall.com. |
|  | European fax line: +33-1-3070-1032 |
| Report mistakes inthis document | Fill out and return the reader response card at |
| or any other TI documentation | the end of this book, or send your comments to: |
|  | Texas Instruments Incorporated |
|  | Technical Publications Manager, MS 702 |
|  | P.O. Box 1443 |
|  | Houston, Texas 77251-1443 |

## Trademarks

ABEL is a registered trademark of Data I/O Corporation.
CodeView, MS, MS-DOS, MS-Windows, and Presentation Manager are trademarks of Microsoft Corp.
DEC, Digital DX, Ultrix, VAX, and VMS and are trademarks of Digital Equipment Corp. HPGL is a registered trademark of Hewlett-Packard Co.
Macintosh and MPW are trademarks of Apple Computer Corp.
Micro Channel, OS/2, PC-DOS, and PGA are trademarks of IBM Corp.
SPARC, Sun 3, Sun 4, Sun Workstation, SunView, and SunWindows are trademarks of Sun Microsystems, Inc.
UNIX is a registered trademark of UNIX Systems Laboratories, Inc.

## Contents

1 Introduction ..... 1-1
A general description of the TMS320C30 and TMS320C31, their key features, and typical applications.
1.1 General Description ..... 1-2
1.2 TMS320C30 Key Features ..... 1-6
1.3 TMS320C31 Key Features ..... 1-8
1.4 Typical Applications ..... 1-10
2 TMS320C3x Architecture ..... 2-1
Functional block diagram, TMS320C3x design description, hardware components, deviceoperation, and instruction set summary.
2.1 Architectural Overview ..... 2-2
2.2 Central Processing Unit (CPU) ..... 2-4
2.2.1 Multiplier ..... 2-6
2.2.2 Arithmetic Logic Unit (ALU) ..... 2-6
2.2.3 Auxiliary Register Arithmetic Units (ARAUs) ..... 2-6
2.2.4 CPU Register File ..... 2-7
2.3 Memory Organization ..... 2-11
2.3.1 RAM, ROM, and Cache ..... 2-11
2.3.2 Memory Maps ..... 2-13
2.3.3 Memory Addressing Modes ..... 2-16
2.4 Instruction Set Summary ..... 2-17
2.5 Internal Bus Operation ..... 2-22
2.6 Parallel Instruction Set Summary ..... 2-23
2.7 External Bus Operation ..... 2-26
2.7.1 External Interrupts ..... 2-26
2.7.2 Interlocked-Instruction Signaling ..... 2-26
2.8 Peripherals ..... 2-27
2.8.1 Timers ..... 2-28
2.8.2 Serial Ports ..... 2-28
2.9 Direct Memory Access (DMA) ..... 2-29
2.10 TMS320C30 and TMS320C31 Differences ..... 2-30
2.10.1 Data/Program Bus Differences ..... 2-30
2.10.2 Serial-Port Differences ..... 2-30
2.10.3 Reserved Memory Locations ..... 2-30
2.10.4 Effects on the IF and IE Interrupt Registers ..... 2-31
2.10.5 User Program/Data ROM ..... 2-31
2.10.6 Development Considerations ..... 2-31
2.11 System Integration ..... 2-32
3 CPU Registers, Memory, and Cache ..... 3-1
Description of the registers in the CPU register file. Includes memory maps and explains instruction cache architecture, algorithm, and control bits.
3.1 CPU Register File ..... 3-2
3.1.1 Extended-Precision Registers (R7-RO) ..... 3-3
3.1.2 Auxiliary Registers (AR7-ARO) ..... 3-3
3.1.3 Data-Page Pointer (DP) ..... 3-4
3.1.4 Index Registers (IRO, IR1) ..... 3-4
3.1.5 Block Size Register (BK) ..... 3-4
3.1.6 System Stack Pointer (SP) ..... 3-4
3.1.7 Status Register (ST) ..... 3-4
3.1.8 CPU/DMA Interrupt Enable Register (IE) ..... 3-7
3.1.9 CPU Interrupt Flag Register (IF) ..... 3-9
3.1.10 $/$ /O Flags Register (IOF) ..... 3-10
3.1.11 Repeat-Count (RC) and Block-Repeat Registers (RS, RE) ..... 3-11
3.1.12 Program Counter (PC) ..... 3-11
3.1.13 Reserved Bits and Compatibility ..... 3-12
3.2 Memory ..... 3-13
3.2.1 TMS320C3x Memory Maps ..... 3-13
3.2.2 TMS320C31 Memory Maps ..... 3-17
3.2.3 Reset/Interrupt/Trap Vector Map ..... 3-17
3.2.4 Peripheral Bus Map ..... 3-20
3.3 Instruction Cache ..... 3-21
3.3.1 Cache Architecture ..... 3-21
3.3.2 Cache Algorithm ..... 3-23
3.3.3 Cache Control Bits ..... 3-24
3.4 Using the TMS320C31 Boot Loader ..... 3-26
3.4.1 Boot-Loader Operations ..... 3-26
3.4.2 Invoking the Boot Loader ..... 3-26
3.4.3 Mode Selection ..... 3-29
3.4.4 External Memory Loading ..... 3-30
3.4.5 Examples of External Memory Loads ..... 3-30
3.4.6 Serial-Port Loading ..... 3-33
3.4.7 Interrupt and Trap-Vector Mapping ..... 3-33
3.4.8 Precautions ..... 3-35
4 Data Formats and Floating-Point Operation ..... 4-1
Description of signed and unsigned integer and floating-point formats. Discussion of floating-point multiplication, addition, subtraction, normalization, rounding, and conversions.
4.1 Integer Formats ..... 4-2
4.1.1 Short-Integer Format ..... 4-2
4.1.2 Single-Precision Integer Format ..... 4-2
4.2 Unsigned-Integer Formats ..... 4-3
4.2.1 Short Unsigned-Integer Format ..... 4-3
4.2.2 Single-Precision Unsigned-Integer Format ..... 4-3
4.3 Floating-Point Formats ..... 4-4
4.3.1 Short Floating-Point Format ..... 4-4
4.3.2 Single-Precision Floating-Point Format ..... 4-6
4.3.3 Extended-Precision Floating-Point Format ..... 4-6
4.3.4 Conversion Between Floating-Point Formats ..... 4-8
4.4 Floating-Point Multiplication ..... 4-10
4.5 Floating-Point Addition and Subtraction ..... 4-14
4.6 Normalization Using the NORM Instruction ..... 4-18
4.7 Rounding: The RND Instruction ..... 4-20
4.8 Floating-Point-to-Integer Conversion ..... 4-22
4.9 Integer-to-Floating-Point Conversion ..... 4-24
5 Addressing ..... 5-1
Operation, encoding, and implementation of addressing modes. Format descriptions. System stack management.
5.1 Types of Addressing ..... 5-2
5.1.1 Register Addressing ..... 5-3
5.1.2 Direct Addressing ..... 5-4
5.1.3 Indirect Addressing ..... 5-5
5.1.4 Short-Immediate Addressing ..... 5-16
5.1.5 Long-Immediate Addressing ..... 5-17
5.1.6 PC-Relative Addressing ..... 5-17
5.2 Groups of Addressing Modes ..... 5-19
5.2.1 General Addressing Modes ..... 5-19
5.2.2 Three-Operand Addressing Modes ..... 5-20
5.2.3 Parallel Addressing Modes ..... 5-21
5.2.4 Conditional-Branch Addressing Modes ..... 5-23
5.3 Circular Addressing ..... 5-24
5.4 Bit-Reversed Addressing ..... 5-29
5.5 System and User Stack Management ..... 5-31
5.5.1 System Stack Pointer ..... 5-31
5.5.2 Stacks ..... 5-32
5.5.3 Queues ..... 5-33
6 Program Flow Control ..... 6-1
Software control of program flow with repeat modes and branching. Interlocked operations. Reset and interrupts.
6.1 Repeat Modes ..... 6-2
6.1.1 Repeat-Mode Control Bits ..... 6-3
6.1.2 Repeat-Mode Operation ..... 6-3
6.1.3 RPTB Instruction ..... 6-4
6.1.4 RPTS Instruction ..... 6-5
6.1.5 Repeat-Mode Restrictions ..... 6-6
6.1.6 RC Register Value After Repeat Mode Completes ..... 6-6
6.1.7 Nested Block Repeats ..... 6-7
6.2 Delayed Branches ..... 6-8
6.3 Calls, Traps, and Returns ..... 6-10
6.4 Interlocked Operations ..... 6-12
6.5 Reset Operation ..... 6-18
6.6 Interrupts ..... 6-23
6.6.1 Interrupt Vector Table ..... 6-23
6.6.2 Interrupt Prioritization ..... 6-25
6.6.3 Interrupt Control Bits ..... 6-26
6.6.4 Interrupt Processing ..... 6-27
6.6.5 CPU Interrupt Latency ..... 6-30
6.6.6 CPU/DMA Interaction ..... 6-30
6.6.7 TMS320C3x Interrupt Considerations ..... 6-31
6.6.8 TMS320C30 Interrupt Considerations ..... 6-32
6.6.9 Prioritization and Control ..... 6-34
6.7 TMS320LC31 Power Management Modes ..... 6-36
6.7.1 IDLE2 ..... 6-36
6.7.2 LOPOWER ..... 6-38
7 External Bus Operation ..... 7-1
Description of primary and expansion interfaces. External interface timing diagrams.Programmable wait-states and bank switching.
7.1 External Interface Control Registers ..... 7-2
7.1.1 Primary-Bus Control Register ..... 7-3
7.1.2 Expansion-Bus Control Register ..... 7-5
7.2 External Interface Timing ..... 7-6
7.2.1 Primary-Bus Cycles ..... 7-6
7.2.2 Expansion-Bus I/O Cycles ..... 7-11
7.3 Programmable Wait States ..... 7-28
7.4 Programmable Bank Switching ..... 7-30
8 Peripherals ..... 8-1
Description of the DMA controller, timers, and serial ports.
8.1 Timers ..... 8-2
8.1.1 Timer Global-Control Register ..... 8-3
8.1.2 Timer Period and Counter Registers ..... 8-8
8.1.3 Timer Pulse Generation ..... 8-8
8.1.4 Timer Operation Modes ..... 8-10
8.1.5 Timer Interrupts ..... 8-11
8.1.6 Timer Initialization/Reconfiguration ..... 8-12
8.2 Serial Ports ..... 8-13
8.2.1 Serial-Port Global-Control Register ..... 8-15
8.2.2 FSX/DX/CLKX Port-Control Register ..... 8-18
8.2.3 FSR/DR/CLKR Port-Control Register ..... 8-20
8.2.4 Receive/Transmit Timer-Control Register ..... 8-21
8.2.5 Receive/Transmit Timer-Counter Register ..... 8-22
8.2.6 Receive/Transmit Timer-Period Register ..... 8-23
8.2.7 Data-Transmit Register ..... 8-23
8.2.8 Data-Receive Register ..... 8-24
8.2.9 Serial-Port Operation Configurations ..... 8-24
8.2.10 Serial-Port Timing ..... 8-26
8.2.11 Serial-Port Interrupt Sources ..... 8-29
8.2.12 Serial-Port Functional Operation ..... 8-30
8.2.13 Serial-Port Initialization/Reconfiguration ..... 8-36
8.2.14 TMS320C3x Serial-Port Interface Examples ..... 8-36
8.3 DMA Controller ..... 8-43
8.3.1 DMA Global-Control Register ..... 8-47
8.3.2 Destination- and Source-Address Registers ..... 8-47
8.3.3 Transfer-Counter Register ..... 8-47
8.3.4 CPU/DMA Interrupt-Enable Register ..... 8-47
8.3.5 DMA Memory Transfer Operation ..... 8-49
8.3.6 Synchronization of DMA Channels ..... 8-54
8.3.7 DMA Interrupts ..... 8-56
8.3.8 DMA Initialization/Reconfiguration ..... 8-57
8.3.9 Hints for DMA Programming ..... 8-57
8.3.10 DMA Programming Examples ..... 8-58
9 Pipeline Operation ..... 9-1Discussion of the pipeline of operations on the TMS320C3x.
9.1 Pipeline Structure ..... 9-2
9.2 Pipeline Conflicts ..... 9-4
9.2.1 Branch Conflicts ..... 9-4
9.2.2 Register Conflicts ..... 9-7
9.2.3 Memory Conflicts ..... 9-10
9.3 Resolving Register Conflicts ..... 9-18
9.4 Resolving Memory Conflicts ..... 9-21
9.5 Clocking of Memory Accesses ..... 9-23
9.5.1 Program Fetches ..... 9-23
9.5.2 Data Loads and Stores ..... 9-24
10 Assembly Language Instructions ..... 10-1
Functional listing of instructions. Condition codes defined. Alphabetized individual instruction descriptions with examples.
10.1 Instruction Set ..... 10-2
10.1.1 Load-and-Store Instructions ..... 10-2
10.1.2 Two-Operand Instructions ..... 10-3
10.1.3 Three-Operand Instructions ..... 10-4
10.1.4 Program-Control Instructions ..... 10-5
10.1.5 Low-Power Control Instructions ..... 10-5
10.1.6 Interlocked-Operations Instructions ..... 10-6
10.1.7 Parallel-Operations Instructions ..... 10-7
10.1.8 Illegal Instructions ..... 10-9
10.2 Condition Codes and Flags ..... 10-10
10.3 Individual Instructions ..... 10-14
10.3.1 Symbols and Abbreviations ..... 10-14
10.3.2 Optional Assembler Syntax ..... 10-16
10.3.3 Individual Instruction Descriptions ..... 10-18
11 Software Applications ..... 11-1Software application examples for the use of various TMS320C3x instruction set features.
11.1 Processor Initialization ..... 11-2
11.2 Program Control ..... 11-6
11.2.1 Subroutines ..... 11-6
11.2.2 Software Stack ..... 11-8
11.2.3 Interrupt Service Routines ..... 11-9
11.2.4 Delayed Branches ..... 11-17
11.2.5 Repeat Modes ..... 11-18
11.2.6 Computed GOTOs ..... 11-22
11.3 Logical and Arithmetic Operations ..... 11-23
11.3.1 Bit Manipulation ..... 11-23
11.3.2 Block Moves ..... 11-25
11.3.3 Bit-Reversed Addressing ..... 11-25
11.3.4 Integer and Floating-Point Division ..... 11-26
11.3.5 Square Root ..... 11-34
11.3.6 Extended-Precision Arithmetic ..... 11-38
11.3.7 IEEE/TMS320C3x Floating-Point Format Conversion ..... 11-42
11.4 Application-Oriented Operations ..... 11-53
11.4.1 Companding ..... 11-53
11.4.2 FIR, IIR, and Adaptive Filters ..... 11-58
11.4.3 Matrix-Vector Multiplication ..... 11-70
11.4.4 Fast Fourier Transforms (FFT) ..... 11-73
11.4.5 Lattice Filters ..... 11-125
11.5 Programming Tips ..... 11-131
11.5.1 C-Callable Routines ..... 11-131
11.5.2 Hints for Assembly Coding ..... 11-131
11.5.3 Low-Power-Mode Wakeup Example ..... 11-133
12 Hardware Applications ..... 12-1
Hardware design techniques and application examples for interfacing to memories, peripherals, or other microcomputers/microprocessors.
12.1 System Configuration Options Overview ..... 12-2
12.1.1 Categories of Interfaces on the TMS320C3x ..... 12-2
12.1.2 Typical System Block Diagram ..... 12-3
12.2 Primary Bus Interface ..... 12-4
12.2.1 Zero-Wait-State Interface to Static RAMs ..... 12-4
12.2.2 Ready Generation ..... 12-9
12.2.3 Bank Switching Techniques ..... 12-13
12.3 Expansion Bus Interface ..... 12-19
12.3.1 A/D Converter Interface ..... 12-19
12.3.2 D/A Converter Interface ..... 12-23
12.4 System Control Functions ..... 12-27
12.4.1 Clock Oscillator Circuitry ..... 12-27
12.4.2 Reset Signal Generation ..... 12-29
12.5 Serial-Port Interface ..... 12-32
12.6 Low-Power-Mode Interrupt Interface ..... 12-36
12.7 XDS Target Design Considerations ..... 12-39
12.7.1 Designing Your MPSD Emulator Connector (12-Pin Header) ..... 12-39
12.7.2 MPSD Emulator Cable Signal Timing ..... 12-40
12.7.3 Connections Between the Emulator and the Target System ..... 12-41
12.7.4 Mechanical Dimensions for the 12-Pin Emulator Connector ..... 12-43
12.7.5 Diagnostic Applications ..... 12-45
13 TMS320C3x Signal Descriptions and Electrical Characteristics ..... 13-1
Pin locations, pin descriptions, dimensions, electrical characteristics, signal timing diagrams,and characteristics.
13.1 Pinout and Pin Assignments ..... 13-2
13.1.1 TMS320C30 Pinouts and Pin Assignments ..... 13-2
13.1.2 TMS320C30 PPM Pinouts and Pin Assignments ..... 13-8
13.1.3 TMS320C31 Pinouts and Pin Assignments ..... 13-12
13.2 Signal Descriptions ..... 13-16
13.2.1 TMS320C30 Signal Descriptions ..... 13-16
13.2.2 TMS320C31 Signal Descriptions ..... 13-22
13.3 Electrical Specifications ..... 13-25
13.4 Signal Transition Levels ..... 13-29
13.4.1 TTL-Level Outputs ..... 13-29
13.4.2 TTL-Level Inputs ..... 13-29
13.5 Timing ..... 13-30
13.5.1 X2/CLKIN, H1, and H3 Timing ..... 13-30
13.5.2 Memory Read/Write Timing ..... 13-32
13.5.3 XF0 and XF1 Timing When Executing LDFI or LDII ..... 13-38
13.5.4 XFO Timing When Executing STFI and STII ..... 13-40
13.5.5 XFO and XF1 Timing When Executing SIGI ..... 13-41
13.5.6 Loading When the XF Pin Is Configured as an Output ..... 13-42
13.5.7 Changing the XF Pin From an Output to an Input ..... 13-43
13.5.8 Changing the XF Pin From an Input to an Output ..... 13-44
13.5.9 Reset Timing ..... 13-45
13.5.10 SHZ Pin Timing ..... 13-51
13.5.11 Interrupt Response Timing ..... 13-52
13.5.12 Interrupt Acknowledge Timing ..... 13-54
13.5.13 Data Rate Timing Modes ..... 13-55
13.5.14 HOLD Timing ..... 13-61
13.5.15 General-Purpose I/O Timing ..... 13-63
13.5.16 Timer Pin Timing ..... 13-66
A Instruction Opcodes ..... A-1
List of the opcode fields for the TMS320C3x instructions.
B Development Support/Part Ordering Information ..... B-1
Lists of the hardware and software available to support the TMS320C3x devices.
B. 1 TMS320C3x Development Support Tools ..... B-2
B.1.1 TMS320 Third Parties ..... B-4
B.1.2 TMS320 Literature ..... B-5
B.1.3 DSP Hotline ..... B-5
B.1.4 Bulletin Board Service (BBS) ..... B-5
B.1.5 Technical Training Organization (TTO) TMS320 Workshop ..... B-6
B. 2 TMS320C3x Part Ordering Information ..... B-7
B.2.1 Device and Development Support Tool Prefix Designators ..... B-8
B.2.2 Device Suffixes ..... B-9
C Quality and Reliability ..... C-1
Discussion of Texas Instruments quality and reliability criteria for evaluating performance.
C. 1 Reliability Stress Tests ..... C-2
C. 2 TMS320C31 PQFP Reflow Soldering Precautions ..... C-7
D Calculation of TMS320C30 Power Dissipation ..... D-1
Discussion of information used to determine the power dissipation and the thermal management requirements for the TMS320C30.
D. 1 Fundamental Power Dissipation Characteristics ..... D-2
D.1.1 Components of Power Supply Current Requirements ..... D-2
D.1.2 Dependencies ..... D-2
D.1.3 Determining Algorithm Partitioning ..... D-4
D.1.4 Test Setup Description ..... D-4
D. 2 Current Requirement for Internal Circuitry ..... D-5
D.2.1 Quiescent ..... D-5
D.2.2 Internal Operations ..... D-5
D.2.3 Internal Bus Operations ..... D-6
D. 3 Current Requirement for Output Driver Circuitry ..... D-9
D.3.1 Primary Bus ..... D-10
D.3.2 Expansion Bus ..... D-13
D.3.3 Data Dependency ..... D-14
D.3.4 Capacitive Load Dependence ..... D-16
D. 4 Calculation of Total Supply Current ..... D-18
D.4.1 Combining Supply Current Due to All Components ..... D-18
D.4.2 Supply Voltage, Operating Frequency, and Temperature Dependencies ..... D-19
D.4.3 Design Equation ..... D-21
D.4.4 Peak Versus Average Current ..... D-22
D.4.5 Thermal Management Considerations ..... D-23
D. 5 Supply Current Calculations ..... D-26
D.5.1 Processing ..... D-26
D.5.2 Data Output ..... D-26
D.5.3 Average Current ..... D-27
D.5.4 Experimental Results ..... D-27
D. 6 Summary ..... D-28
D. 7 Photo of IDD for FFT ..... D-29
D. 8 FFT Assembly Code ..... D-30
E SMJ320C3x Digital Signal Processor Data Sheet ..... E-1
Data sheet for the military version of the digital signal processor, the SMJ320C30.
F Analog Interface Peripherals and Applications ..... F-1
Devices that interface to the TMS320 DSPs.
F. 1 Multimedia Applications ..... F-2
F.1.1 System Design Considerations ..... F-2
F.1.2 Multimedia-Related Devices ..... F-4
F. 2 Telecommunications Applications ..... F-5
F. 3 Dedicated Speech Synthesis Applications ..... F-11
F. 4 Servo Control/Disk Drive Applications ..... F-14
F. 5 Modem Applications ..... F-17
F. 6 Advanced Digital Electronics Applications for Consumers ..... F-20
G Boot Loader Source Code ..... G-1
Source code for the TMS320C3x boot loader.

## Figures

1-1 TMS320 Device Evolution ..... 1-3
1-2 TMS320C3x Block Diagram ..... 1-5
2-1 TMS320C3x Block Diagram ..... 2-3
2-2 Central Processing Unit (CPU) ..... 2-5
2-3 Memory Organization ..... 2-12
2-4 TMS320C30 Memory Maps ..... 2-14
2-5 TMS320C31 Memory Maps ..... 2-15
2-6 Peripheral Modules ..... 2-27
2-7 DMA Controller ..... 2-29
3-1 Extended-Precision Register Floating-Point Format ..... 3-3
3-2 Extended-Precision Register Integer Format ..... 3-3
3-3 Status Register ..... 3-5
3-4 CPU/DMA Interrupt Enable Register (IE) ..... 3-7
3-5 CPU Interrupt-Flag Register (IF) ..... 3-9
3-6 I/O-Flag Register (IOF) ..... 3-10
3-7 TMS320C30 Memory Maps ..... 3-15
3-8 TMS320C31 Memory Maps ..... 3-16
3-9 Reset, Interrupt, and Trap-Vector Locations for the TMS320C30/TMS320C31 Microprocessor Mode ..... 3-18
3-10 Interrupt and Trap Branch Instructions for the TMS320C31 Microcomputer Mode ..... 3-19
3-11 Peripheral Bus Memory Map ..... 3-20
3-12 Instruction Cache Architecture ..... 3-22
3-13 Address Partitioning for Cache Control Algorithm ..... 3-22
3-14 Boot-Loader-Mode Selection Flowchart ..... 3-27
3-15 Boot-Loader Memory-Load Flowchart ..... 3-28
3-16 Boot-Loader Serial-Port Load-Mode Flowchart ..... 3-29
4-1 Short-Integer Format and Sign Extension of Short Integers ..... 4-2
4-2 Single-Precision Integer Format ..... 4-2
4-3 Short Unsigned-Integer Format and Zero Fill ..... 4-3
4-4 Single-Precision Unsigned-Integer Format ..... 4-3
4-5 Generic Floating-Point Format ..... 4-4
4-6 Short Floating-Point Format ..... 4-5
4-7 Single-Precision Floating-Point Format ..... 4-6
4-8 Extended-Precision Floating-Point Format ..... 4-7
4-9 Converting From Short Floating-Point Format to Single-Precision Floating-Point Format ..... 4-8
4-10 Converting From Short Floating-Point Format to Extended-Precision Floating-Point Format ..... 4-8
4-11 Converting From Single-Precision Floating-Point Format to Extended-Precision Floating-Point Format ..... 4-9
4-12 Converting From Extended-Precision Floating-Point Format to Single-Precision Floating-Point Format ..... 4-9
4-13 Flowchart for Floating-Point Multiplication ..... 4-11
4-14 Flowchart for Floating-Point Addition ..... 4-15
4-15 Flowchart for NORM Instruction Operation ..... 4-19
4-16 Flowchart for Floating-Point Rounding by the RND Instruction ..... 4-21
4-17 Flowchart for Floating-Point-to-Integer Conversion by FIX Instructions ..... 4-23
4-18 Flowchart for Integer-to-Floating-Point Conversion by FLOAT Instructions ..... 4-24
5-1 Direct Addressing ..... 5-4
5-2 Instruction Encoding Format ..... 5-7
5-3 Encoding for 24-Bit PC-Relative Addressing Mode ..... 5-18
5-4 Encoding for General Addressing Modes ..... 5-20
5-5 Encoding for Three-Operand Addressing Modes ..... 5-21
5-6 Encoding for Parallel Addressing Modes ..... 5-21
5-7 Encoding for Conditional-Branch Addressing Modes ..... 5-23
5-8 Flowchart for Circular Addressing ..... 5-25
5-9 Circular Buffer Implementation ..... 5-26
5-10 Data Structure for FIR Filters ..... 5-28
5-11 System Stack Configuration ..... 5-31
5-12 Implementations of High-to-Low Memory Stacks ..... 5-32
5-13 Implementations of Low-to-High Memory Stacks ..... 5-33
6-1 CALL Response Timing ..... 6-11
6-2 Multiple TMS320C3xs Sharing Global Memory ..... 6-15
6-3 Zero-Logic Interconnect of TMS320C3xs ..... 6-16
6-4 Interrupt Logic Functional Diagram ..... 6-23
6-5 Interrupt Processing ..... 6-28
6-6 IDLE2 Timing ..... 6-37
6-7 Interrupt Response Timing After IDLE2 Operation ..... 6-37
6-8 LOPOWER Timing ..... 6-38
6-9 MAXSPEED Timing ..... 6-38
7-1 Memory-Mapped External Interface Control Registers ..... 7-2
7-2 Primary-Bus Control Register ..... 7-3
7-3 Expansion-Bus Control Register ..... 7-5
7-4 Read-Read-Write for (M)STRB $=0$ ..... 7-7
7-5 Write-Write-Read for (M)STRB $=0$ ..... 7-8
7-6 Use of Wait States for Read for (M)STRB $=0$ ..... 7-9
7-7 Use of Wait States for Write for (M)STRB $=0$ ..... 7-10
7-8 Read and Write for $\overline{\text { OSTRB }}=0$ ..... 7-11
7-9 Read With One Wait State for $\overline{\text { OSTRB }}=0$ ..... 7-12
7-10 Write With One Wait State for IOSTRB $=0$ ..... 7-13
7-11 Memory Read and I/O Write for Expansion Bus ..... 7-14
7-12 Memory Read and I/O Read for Expansion Bus ..... 7-15
7-13 Memory Write and I/O Write for Expansion Bus ..... 7-16
7-14 Memory Write and I/O Read for Expansion Bus ..... 7-17
7-15 I/O Write and Memory Write for Expansion Bus ..... 7-18
7-16 I/O Write and Memory Read for Expansion Bus ..... 7-19
7-17 I/O Read and Memory Write for Expansion Bus ..... 7-20
7-18 I/O Read and Memory Read for Expansion Bus ..... 7-21
7-19 I/O Write and I/O Read for Expansion Bus ..... 7-22
7-20 I/O Write and I/O Write for Expansion Bus ..... 7-23
7-21 I/O Read and I/O Read for Expansion Bus ..... 7-24
7-22 Inactive Bus States for IOSTRB ..... 7-25
7-23 Inactive Bus States for $\overline{\text { STRB }}$ and $\overline{\text { MSTRB }}$ ..... 7-26
7-24 HOLD and HOLDA Timing ..... 7-27
7-25 BNKCMP Example ..... 7-30
7-26 Bank-Switching Example ..... 7-31
8-1 Timer Block Diagram ..... 8-2
8-2 Memory-Mapped Timer Locations ..... 8-3
8-3 Timer Global-Control Register ..... 8-4
8-4 Timer Modes as Defined by CLKSRC and FUNC ..... 8-6
8-5 Timer Timing ..... 8-7
8-6 Timer Output Generation Examples ..... 8-9
8-7 Timer I/O Port Configurations ..... 8-10
8-8 Serial-Port Block Diagram ..... 8-14
8-9 Memory-Mapped Locations for the Serial Ports ..... 8-15
8-10 Serial-Port Global-Control Register ..... 8-18
8-11 FSX/DX/CLKX Port-Control Register ..... 8-19
8-12 FSR/DR/CLKR Port-Control Register ..... 8-20
8-13 Receive/Transmit Timer-Control Register ..... 8-22
8-14 Receive/Transmit Timer-Counter Register ..... 8-22
8-15 Receive/Transmit Timer-Period Register ..... 8-23
8-16 Transmit Buffer Shift Operation ..... 8-23
8-17 Receive Buffer Shift Operation ..... 8-24
8-18 Serial-Port Clocking in I/O Mode ..... 8-25
8-19 Serial-Port Clocking in Serial-Port Mode ..... 8-26
8-20 Data Word Format in Handshake Mode ..... 8-28
8-21 Single Zero Sent as an Acknowledge Bit ..... 8-28
8-22 Direct Connection Using Handshake Mode ..... 8-29
8-23 Fixed Burst Mode ..... 8-31
8-24 Fixed Continuous Mode With Frame Sync ..... 8-31
8-25 Fixed Continuous Mode Without Frame Sync ..... 8-33
8-26 Exiting Fixed Continuous Mode Without Frame Sync, FSX Internal ..... 8-34
8-27 Variable Burst Mode ..... 8-35
8-28 Variable Continuous Mode With Frame Sync ..... 8-35
8-29 Variable Continuous Mode Without Frame Sync ..... 8-36
8-30 TMS320C3x Zero-Glue-Logic Interface to TLC3204x Example ..... 8-40
8-31 DMA Global-Control Register ..... 8-47
8-32 CPU/DMA Interrupt-Enable Register ..... 8-49
8-33 No DMA Synchronization ..... 8-54
8-34 DMA Source Synchronization ..... 8-55
8-35 DMA Destination Synchronization ..... 8-55
8-36 DMA Source and Destination Synchronization ..... 8-56
9-1 TMS320C3x Pipeline Structure ..... 9-3
9-2 Two-Operand Instruction Word ..... 9-24
9-3 Three-Operand Instruction Word ..... 9-25
9-4 Multiply or CPU Operation With a Parallel Store ..... 9-28
9-5 Two Parallel Stores ..... 9-29
9-6 Parallel Multiplies and Adds ..... 9-29
10-1 Status Register ..... 10-11
11-1 Data Memory Organization for an FIR Filter ..... 11-58
11-2 Data Memory Organization for a Single Biquad ..... 11-60
11-3 Data Memory Organization for $N$ Biquads ..... 11-63
11-4 Data Memory Organization for Matrix-Vector Multiplication ..... 11-71
11-5 Structure of the Inverse Lattice Filter ..... 11-126
11-6 Data Memory Organization for Lattice Filters ..... 11-126
11-7 Structure of the (Forward) Lattice Filter ..... 11-128
12-1 External Interfaces on the TMS320C3x ..... 12-2
12-2 Possible System Configurations ..... 12-3
12-3 TMS320C3x Interface to Cypress Semiconductor CY7C186 CMOS SRAM ..... 12-6
12-4 Read Operations Timing ..... 12-7
12-5 Write Operations Timing ..... 12-8
12-6 Circuit for Generation of Zero, One, or Two Wait States for Multiple Devices ..... 12-12
12-7 Bank Switching for Cypress Semiconductor's CY7C185 ..... 12-15
12-8 Bank Memory Control Logic ..... 12-16
12-9 Timing for Read Operations Using Bank Switching ..... 12-18
12-10 Interface to AD1678 A/D Converter ..... 12-20
12-11 Read Operations Timing Between the TMS320C30 and AD1678 ..... 12-22
12-12 Interface Between the TMS320C30 and the AD565A ..... 12-24
12-13 Write Operation to the D/A Converter Timing Diagram ..... 12-25
12-14 Crystal Oscillator Circuit ..... 12-27
12-15 Magnitude of the Impedance of the Oscillator LC Network ..... 12-28
12-16 Reset Circuit ..... 12-29
12-17 Voltage on the TMS320C30 Reset Pin ..... 12-30
12-18 AIC to TMS320C30 Interface ..... 12-33
12-19 Synchronous Timing of TLC32044 to TMS320C3x ..... 12-35
12-20 Asynchronous Timing of TLC32044 to TMS320C30 ..... 12-35
12-21 Interrupt Generation Circuit for Use With IDLE2 Operation ..... 12-36
12-22 12-Pin Header Signals and Header Dimensions ..... 12-39
12-23 Emulator Cable Pod Interface ..... 12-40
12-24 Emulator Cable Pod Timings ..... 12-41
12-25 Signals Between the Emulator and the 'C3x With No Signals Buffered ..... 12-42
12-26 Signals Between the Emulator and the 'C3x
With Transmission Signals Buffered ..... 12-42
12-27 All Signals Buffered ..... 12-43
12-28 Pod/Connector Dimensions ..... 12-44
12-29 12-Pin Connector Dimensions ..... 12-45
12-30 TBC Emulation Connections for 'C3x Scan Paths ..... 12-46
13-1 TMS320C30 Pinout (Top View) ..... 13-3
13-2 TMS320C30 Pinout (Bottom View) ..... 13-4
13-3 TMS320C30 181-Pin PGA Dimensions-GEL Package ..... 13-5
13-4 TMS320C30 PPM Pinout (Top View) ..... 13-8
13-5 TMS320C30 PPM 208-Pin Plastic Quad Flat Pack-PQL Package ..... 13-9
13-6 TMS320C31 Pinout (Top View) ..... 13-12
13-7 TMS320C31 132-Pin Plastic Quad Flat Pack-PQL Package ..... 13-13
13-8 Test Load Circuit ..... 13-28
13-9 TTL-Level Outputs ..... 13-29
13-10 TTL-Level Inputs ..... 13-29
13-11 Timing for X2/CLKIN ..... 13-31
13-12 Timing for $\mathrm{H}_{1} / \mathrm{H} 3$ ..... 13-31
13-13 Timing for Memory ( $\overline{(M) \text { STRB }}=0$ ) Read ..... 13-34
13-14 Timing for Memory ( $(\bar{M})$ STRB $=0)$ Write ..... 13-35
13-15 Timing for Memory ( $\overline{\text { IOSTRB }}=0$ ) Read ..... 13-36
13-16 Timing for Memory ( IOSTRB $=0$ ) Write ..... 13-37
13-17 Timing for XFO and XF1 When Executing LDFI or LDII ..... 13-39
13-18 Timing for XFO When Executing an STFI or STII ..... 13-40
13-19 Timing for XFO and XF1 When Executing SIGI ..... 13-41
13-20 Timing for Loading XF Register When Configured as an Output Pin ..... 13-42
13-21 Timing for Change of XF From Output to Input Mode ..... 13-43
13-22 Timing for Change of XF From Input to Output Mode ..... 13-44
13-23 Timing for RESET ..... 13-48
13-24 CLKIN to H1/H3 as a Function of Temperature ..... 13-49
13-25 CLKIN to H1/H3 as a Function of Temperature ..... 13-49
13-26 CLKIN to $\mathrm{H} 1 / \mathrm{H} 3$ as a Function of Temperature ..... 13-50
13-27 Timing for SHZ Pin ..... 13-51
13-28 Timing for $\overline{\text { NT3 }}-\overline{\text { NTO }}$ Response ..... 13-53
13-29 Timing for IACK ..... 13-54
13-30 Timing for Fixed Data Rate Mode ..... 13-55
13-31 Timing for Variable Data Rate Mode ..... 13-56
13-32 Timing for HOLD/HOLDA ..... 13-61
13-33 Timing for Peripheral Pin General-Purpose I/O ..... 13-63
13-34 Timing for Change of Peripheral Pin From General-Purpose Output to Input Mode ..... 13-64
13-35 Timing for Change of Peripheral Pin From General-Purpose Input to Output Mode ..... 13-65
13-36 Timing for Timer Pin ..... 13-67
B-1 TMS320 Device Nomenclature ..... B-10
D-1 Current Measurement Test Setup ..... D-4
D-2 Internal Bus Current Versus Transfer Rate ..... D-7
D-3 Internal Bus Current Versus Data Complexity Derating Curve ..... D-7
D-4 Primary Bus Current Versus Transfer Rate and Wait States ..... D-11
D-5 Primary Bus Current Versus Transfer Rate at Zero Wait States ..... D-12
D-6 Expansion Bus Current Versus Transfer Rate and Wait States ..... D-13
D-7 Expansion Bus Current Versus Transfer Rate at Zero Wait States ..... D-14
D-8 Primary Bus Current Versus Data Complexity Derating Curve ..... D-15
D-9 Expansion Bus Current Versus Data Complexity Derating Curve ..... D-16
D-10 Current Versus Output Load Capacitance ..... D-17
D-11 Current Versus Frequency and Supply Voltage ..... D-20
D-12 Current Versus Operating Temperature Change ..... D-20
D-13 Load Currents ..... D-23
F-1 System Block Diagram ..... F-2
F-2 Multimedia Speech Encoding and Modem Communication ..... F-3
F-3 TMS320C25 to TLC32047 Interface ..... F-3
F-4 Typical DSP/Combo Interface ..... F-6
F-5 DSP/Combo Interface Timing ..... F-7
F-6 General Telecom Applications ..... F-9
F-7 Generic Telecom Applications ..... F-10
F-8 Generic Servo Control Loop ..... F-14
F-9 Disk Drive Control System Block Diagram ..... F-15
F-10 TMS320C14-TLC32071 Interface ..... F-16
F-11 High-Speed V. 32 Bis and Multistandard Modem With the TLC320AC01 AIC ..... F-18
F-12 Applications Performance Requirements ..... F-20
F-13 Video Signal Processing Basic System ..... F-21
F-14 Typical Digital Audio Implementation ..... F-21

## Tables

1-1 Typical Applications of the TMS320 Family ..... 1-10
2-1 CPU Registers ..... 2-8
2-2 Instruction Set Summary ..... 2-17
2-3 Parallel Instruction Set Summary ..... 2-24
2-4 Feature Set Comparison ..... 2-30
2-5 TMS320C31 Reserved Memory Locations ..... 2-31
3-1 CPU Registers ..... 3-2
3-2 Status Register Bits Summary ..... 3-6
3-3 IE Register Bits Summary ..... 3-8
3-4 IF Register Bits Summary ..... 3-9
3-5 IOF Register Bits Summary ..... 3-11
3-6 Combined Effect of the CE and CF Bits ..... 3-25
3-7 Loader Mode Selection ..... 3-30
3-8 External Memory Loader Header ..... 3-30
3-9 TMS320C31 Interrupt and Trap Memory Maps ..... 3-34
5-1 CPU Register Address/Assembler Syntax and Function ..... 5-3
5-2 Indirect Addressing ..... 5-6
5-3 Index Steps and Bit-Reversed Addressing ..... 5-30
6-1 Repeat-Mode Registers ..... 6-2
6-2 Interlocked Operations ..... 6-12
6-3 Pin Operation at Reset ..... 6-19
6-4 Reset, Interrupt, and Trap-Vector Locations for the TMS320C30/TMS320C31 Microprocessor Mode ..... 6-24
6-5 Reset, Interrupt, and Trap-Vector Locations for the TMS320C31 Microcomputer Boot Mode ..... 6-25
6-6 Reset and Interrupt Vector Priorities ..... 6-26
6-7 Interrupt Latency ..... 6-29
6-8 Reset and Interrupt Vector Locations ..... 6-35
7-1 Primary-Bus Control Register Bits Summary ..... 7-4
7-2 Expansion-Bus Control Register Bits Summary ..... 7-5
7-3 Wait-State Generation When $S W W=00$ ..... 7-29
7-4 Wait-State Generation When SWW = 01 ..... 7-29
7-5 Wait-State Generation When SWW $=10$ ..... 7-29
7-6 Wait-State Generation When SWW = 11 ..... 7-29
7-7 BNKCMP and Bank Size ..... 7-30
8-1 Timer Global-Control Register Bits Summary ..... 8-4
8-2 Result of a Write of Specified Values of GO and HLD ..... 8-8
8-3 Serial-Port Global-Control Register Bits Summary ..... 8-15
8-4 FSX/DX/CLKX Port-Control Register Bits Summary ..... 8-19
8-5 FSR/DR/CLKR Port-Control Register Bits Summary ..... 8-20
8-6 Receive/Transmit Timer-Control Register ..... 8-21
8-7 Memory-Mapped Locations for a DMA Channel ..... 8-44
8-8 DMA Global-Control Register Bits ..... 8-45
8-9 START Bits and Operation of the DMA (Bits 0-1) ..... 8-46
8-10 STAT Bits and Status of the DMA (Bits 2-3) ..... 8-46
8-11 SYNC Bits and Synchronization of the DMA (Bits 8-9) ..... 8-46
8-12 CPU/DMA Interrupt-Enable Register Bits ..... 8-48
8-13 DMA Timing When Destination Is On-Chip ..... 8-50
8-14 DMA Timing When Destination Is a Primary Bus ..... 8-51
8-15 DMA Timing When Destination Is an Expansion Bus ..... 8-52
8-16 Maximum DMA Transfer Rates When $\mathrm{C}_{\mathrm{r}}=\mathrm{C}_{\mathrm{w}}=0$ ..... 8-53
8-17 Maximum DMA Transfer Rates When $\mathrm{C}_{\mathrm{r}}=1, \mathrm{C}_{\mathrm{w}}=0$ ..... 8-53
8-18 Maximum DMA Transfer Rates When $\mathrm{C}_{\mathrm{r}}=1, \mathrm{C}_{\mathrm{W}}=1$ ..... 8-53
9-1 One Program Fetch and One Data Access for Maximum Performance ..... 9-21
9-2 One Program Fetch and Two Data Accesses for Maximum Performance ..... 9-22
10-1 Load-and-Store Instructions ..... 10-2
10-2 Two-Operand Instructions ..... 10-3
10-3 Three-Operand Instructions ..... 10-4
10-4 Program Control Instructions ..... 10-5
10-5 Low-Power Control Instructions ..... 10-5
10-6 Interlocked Operations Instructions ..... 10-6
10-7 Parallel Instructions ..... 10-7
10-8 Output Value Formats ..... 10-10
10-9 Condition Codes and Flags ..... 10-13
10-10 Instruction Symbols ..... 10-15
10-11 CPU Register Syntax ..... 10-18
11-1 TMS320C3x FFT Timing Benchmarks (Cycles) ..... 11-125
11-2 TMS320C3x FFT Timing Benchmarks (Milliseconds) ..... 11-125
12-1 Bank Switching Interface Timing ..... 12-18
12-2 Key Timing Parameter for D/A Converter Write Operation ..... 12-26
12-3 12-Pin Header Signal Descriptions and Pin Numbers ..... 12-39
12-4 Emulator Cable Pod Timing Parameters ..... 12-41
13-1 TMS320C30-PGA Pin Assignments (Alphabetical) ..... 13-6
13-2 TMS320C30-PGA Pin Assignments (Numerical) ..... 13-7
13-3 TMS320C30-PPM Pin Assignments (Alphabetical) ..... 13-10
13-4 TMS320C30-PPM Pin Assignments (Numerical) ..... 13-11
13-5 TMS320C31 Pin Assignments (Alphabetical) ..... 13-14
13-6 TMS320C31 Pin Assignments (Numerical) ..... 13-15
13-7 TMS320C30 Signal Descriptions ..... 13-17
13-8 TMS320C31 Signal Descriptions ..... 13-22
13-9 Absolute Maximum Ratings Over Specified Temperature Range ..... 13-25
13-10 Recommended Operating Conditions ..... 13-26
13-11 Electrical Characteristics Over Specified Free-Air Temperature Range ..... 13-27
13-12 Timing Parameters for X2/CLKIN, H1, and H3 ..... 13-30
13-13 Timing Parameters for a Memory $((M) S T R B)=0)$ Read/Write ..... 13-33
13-14 Timing Parameters for a Memory ( $\operatorname{IOSTRB}=0$ ) Read ..... 13-35
13-15 Timing Parameters for a Memory ( IOSTRB $=0$ ) Write ..... 13-37
13-16 Timing Parameters for XFO and XF1 When Executing LDFI or LDII ..... 13-39
13-17 Timing Parameters for XFO When Executing STFI or STII ..... 13-40
13-18 Timing Parameters for XFO and XF1 When Executing SIGI ..... 13-41
13-19 Timing Parameters for Loading the XF Register When Configured as an Output Pin ..... 13-42
13-20 Timing Parameters of XF Changing From Output to Input Mode ..... 13-43
13-21 Timing Parameters of XF Changing From Input to Output Mode ..... 13-44
13-22 Timing Parameters for RESET for the TMS320C30 ..... 13-46
13-23 Timing Parameters for RESET for the TMS320C31 ..... 13-47
13-24 Timing Parameters for the SHZ Pin ..... 13-51
13-25 Timing Parameters for $\overline{\text { INT3-INTO }}$ ..... 13-52
13-26 Timing Parameters for IACK ..... 13-54
13-27 Serial-Port Timing Parameters ..... 13-57
13-28 Timing Parameters for HOLD/HOLDA ..... 13-62
13-29 Timing Parameters for Peripheral Pin General-Purpose I/O ..... 13-63
13-30 Timing Parameters for Peripheral Pin Changing From General-Purpose Output to Input Mode ..... 13-64
13-31 Timing Parameters for Peripheral Pin Changing From General-Purpose Input to Output Mode ..... 13-64
13-32 Timing Parameters for Timer Pin ..... 13-66
13-33 Timing Parameters for Timer Pin ..... 13-67
A-1 TMS320C3x Instruction Opcodes ..... A-2
B-1 TMS320C3x Digital Signal Processor Part Numbers ..... B-7
B-2 TMS320C3x Support Tool Part Numbers ..... B-8
C-1 Microprocessor and Microcontroller Tests ..... C-3
C-2 Definitions of Microprocessor Testing Terms ..... C-4
C-3 TMS320C3x Transistors ..... C-6
D-1 Current Equation Symbols ..... D-22
F-1 Data Converter ICs ..... F-4
F-2 Switched-Capacitor Filter ICs ..... F-4
F-3 Telecom Devices ..... F-8
F-4 Switched-Capacitor Filter ICs ..... F-9
F-5 TI Voice Synthesizers ..... F-11
F-6 Speech Memories ..... F-12
F-7 Switched-Capacitor Filter ICs ..... F-12
F-8 Speech Synthesis Development Tools ..... F-13
F-9 Control-Related Devices ..... F-16
F-10 Modem AFE Data Converters ..... F-17
F-11 Audio/Nideo Analog/Digital Interface Devices ..... F-23

## Examples

3-1 Byte-Wide Configured Memory ..... 3-31
3-2 16-Bit-Wide Configured Memory ..... 3-32
3-3 32-Bit-Wide Configured Memory ..... 3-32
4-1 Floating-Point Multiply (Both Mantissas $=-2.0$ ) ..... 4-12
4-2 Floating-Point Multiply (Both Mantissas = 1.5) ..... 4-12
4-3 Floating-Point Multiply (Both Mantissas = 1.0) ..... 4-13
4-4 Floating-Point Multiply Between Positive and Negative Numbers ..... 4-13
4-5 Floating-Point Multiply by 0 ..... 4-13
4-6 Floating-Point Addition ..... 4-16
4-7 Floating-Point Subtraction ..... 4-16
4-8 Floating-Point Addition With a 32-Bit Shift ..... 4-17
4-9 Floating-Point Addition/Subtraction With Floating-Point 0 ..... 4-17
4-10 NORM Instruction ..... 4-18
5-1 Direct Addressing ..... 5-4
5-2 Auxiliary Register Indirect ..... 5-5
5-3 Indirect With Predisplacement Add ..... 5-8
5-4 Indirect With Predisplacement Subtract ..... 5-8
5-5 Indirect With Predisplacement Add and Modify ..... 5-9
5-6 Indirect With Predisplacement Subtract and Modify ..... 5-9
5-7 Indirect With Postdisplacement Add and Modify ..... 5-10
5-8 Indirect With Postdisplacement Subtract and Modify ..... 5-10
5-9 Indirect With Postdisplacement Add and Circular Modify ..... 5-11
5-10 Indirect With Postdisplacement Subtract and Circular Modify ..... 5-11
5-11 Indirect With Preindex Add ..... 5-12
5-12 Indirect With Preindex Subtract ..... 5-12
5-13 Indirect With Preindex Add and Modify ..... 5-13
5-14 Indirect With Preindex Subtract and Modify ..... 5-13
5-15 Indirect With Postindex Add and Modify ..... 5-14
5-16 Indirect With Postindex Subtract and Modify ..... 5-14
5-17 Indirect With Postindex Add and Circular Modify ..... 5-15
5-18 Indirect With Postindex Subtract and Circular Modify ..... 5-15
5-19 Indirect With Postindex Add and Bit-Reversed Modify ..... 5-16
5-20 Short-Immediate Addressing ..... 5-17
5-21 Long-Immediate Addressing ..... 5-17
5-22 PC-Relative Addressing ..... 5-18
5-23 Circular Addressing ..... 5-27
5-24 FIR Filter Code Using Circular Addressing ..... 5-28
5-25 Bit-Reversed Addressing ..... 5-29
6-1 Repeat-Mode Control Algorithm ..... 6-4
6-2 RPTB Operation ..... 6-4
6-3 Incorrectly Placed Standard Branch ..... 6-6
6-4 Incorrectly Placed Delayed Branch ..... 6-6
6-5 Pipeline Conflict in an RPTB Instruction ..... 6-7
6-6 Incorrectly Placed Delayed Branches ..... 6-9
6-7 Busy-Waiting Loop ..... 6-14
6-8 Multiprocessor Counter Manipulation ..... 6-14
6-9 Implementation of $\mathrm{V}(\mathrm{S})$ ..... 6-16
6-10 Implementation of $\mathrm{P}(\mathrm{S})$ ..... 6-16
6-11 Code to Synchronize Two TMS320C3xs at the Software Level ..... 6-17
8-1 Serial-Port Register Setup \#1 ..... 8-38
8-2 Serial-Port Register Setup \#2 ..... 8-38
8-3 CPU Transfer With Serial-Port Transmit Polling Method ..... 8-39
8-4 TMS320C3x Zero-Glue-Logic Interface to Burr Brown A/D and D/A ..... 8-41
8-5 Array Initialization With DMA ..... 8-58
8-6 DMA Transfer With Serial-Port Receive Interrupt ..... 8-59
8-7 DMA Transfer With Serial-Port Transmit Interrupt ..... 8-61
9-1 Standard Branch ..... 9-5
9-2 Delayed Branch ..... 9-6
9-3 Write to an AR Followed by an AR for Address Generation ..... 9-8
9-4 A Read of ARs Followed by ARs for Address Generation ..... 9-9
9-5 Program Wait Until CPU Data Access Completes ..... 9-11
9-6 Program Wait Due to Multicycle Access ..... 9-12
9-7 Multicycle Program Memory Fetches ..... 9-12
9-8 Single Store Followed by Two Reads ..... 9-13
9-9 Parallel Store Followed by Single Read ..... 9-14
9-10 Interlocked Load ..... 9-15
9-11 Busy External Port ..... 9-16
9-12 Multicycle Data Reads ..... 9-17
9-13 Conditional Calls and Traps ..... 9-17
9-14 Address Generation Update of an AR Followed by an AR for Address Generation ..... 9-18
9-15 Write to an AR Followed by an AR for Address Generation Without a Pipeline Conflict ..... 9-19
9-16 Write to DP Followed by a Direct Memory Read Without a Pipeline Conflict ..... 9-20
9-17 Dummy src2 Read ..... 9-26
9-18 Operand Swapping Alternative ..... 9-27
11-1 TMS320C3x Processor Initialization ..... 11-3
11-2 Subroutine Call (Dot Product) ..... 11-7
11-3 Use of Interrupts for Software Polling ..... 11-9
11-4 Context Save for the TMS320C3x ..... 11-12
11-5 Context Restore for the TMS320C3x ..... 11-14
11-6 Interrupt Service Routine ..... 11-16
11-7 Delayed Branch Execution ..... 11-17
11-8 Loop Using Block Repeat ..... 11-19
11-9 Use of Block Repeat to Find a Maximum ..... 11-20
11-10 Loop Using Single Repeat ..... 11-21
11-11 Computed GOTO ..... 11-22
11-12 Use of TSTB for Software-Controlled Interrupt ..... 11-23
11-13 Copy a Bit From One Location to Another ..... 11-24
11-14 Block Move Under Program Control ..... 11-25
11-15 Bit-Reversed Addressing ..... 11-26
11-16 Integer Division ..... 11-29
11-17 Inverse of a Floating-Point Number ..... 11-32
11-18 Square Root of a Floating-Point Number ..... 11-35
11-19 64-Bit Addition ..... 11-39
11-20 64-Bit Subtraction ..... 11-39
11-21 32-Bit-by-32-Bit Multiplication ..... 11-40
11-22 IEEE-to-TMS320C3x Conversion (Fast Version) ..... 11-44
11-23 IEEE-to-TMS320C3x Conversion (Complete Version) ..... 11-46
11-24 TMS320C3x-to-IEEE Conversion (Fast Version) ..... 11-49
11-25 TMS320C3x-to-IEEE Conversion (Complete Version) ..... 11-51
11-26 $\mu$-Law Compression ..... 11-54
11-27 $\mu$-Law Expansion ..... 11-55
11-28 A-Law Compression ..... 11-56
11-29 A-Law Expansion ..... 11-57
11-30 FIR Filter ..... 11-59
11-31 IIR Filter (One Biquad) ..... 11-61
11-32 IIR Filters ( $\mathrm{N}>1$ Biquads) ..... 11-64
11-33 Adaptive FIR Filter (LMS Algorithm) ..... 11-68
11-34 Matrix Times a Vector Multiplication ..... 11-72
11-35 Complex, Radix-2, DIF FFT ..... 11-75
11-36 Table With Twiddle Factors for a 64-Point FFT ..... 11-78
11-37 Complex, Radix-4, DIF FFT ..... 11-81
11-38 Real, Radix-2 FFT ..... 11-88
11-39 Real Inverse, Radix-2 FFT ..... 11-108
11-40 Inverse Lattice Filter ..... 11-127
11-41 Lattice Filter ..... 11-129
11-42 Setup of IDLE2 Power-Down-Mode Wakeup ..... 11-133
12-1 State Machine and Equations for the Interrupt Generation 16R4 PLD ..... $12-37$

## Introduction

The TMS320C3x generation of digital signal processors (DSPs) are high-performance CMOS 32-bit floating-point devices in the TMS320 family of single-chip digital signal processors. Since 1982, when the TMS32010 was introduced, the TMS320 family, with its powerful instruction sets, high-speed number-crunching capabilities, and innovative architectures, has established itself as the industry standard. It is ideal for DSP applications.

The 40-ns cycle time of the TMS320C31-50 allows it to execute operations at a performance rate of up to 60 million floating-point instructions per second (MFLOPS) and 30 million instructions per second (MIPS). This performance was previously available only on a supercomputer. The generation's performance is further enhanced through its large on-chip memories, concurrent direct memory access (DMA) controller, and two external interface ports.

This chapter presents the following major topics:
Topic Page
1.1 General Description ..... 1-2
1.2 TMS320C30 Key Features ..... 1-6
1.3 TMS320C31 Key Features ..... 1-8
1.4 Typlcal Applications ..... 1-10

### 1.1 General Description

The TMS320 family consists of five generations: TMS320C1x, TMS320C2x, TMS320C3x, TMS320C4x, and TMS320C5x (see Figure 1-1). The expansion includes enhancements of earlier generations and more powerful new generations of DSPs.

The TMS320's internal busing and special DSP instruction set have the speed and flexibility to execute at up to 50 MFLOPS. The TMS320 family optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides power previously unavailable on a single chip.

The emphasis on total system cost has resulted in a less expensive processor that can be designed into systems currently using costly bit-slice processors. Also, cost/performance selection is provided by the different processors in the TMS320C3x generation:

- TMS320C30:

60-ns, single-cycle execution-time

- TMS320C30-27:

Lower cost; 74-ns, single-cycle execution time

- TMS320C30-40:

Higher speed; $50-\mathrm{ns}$, single-cycle execution time

- TMS320C30-50:

Highest speed; 40-ns, single-cycle execution time

- TMS320C31:

Low cost; 60-ns, single-cycle execution time

- TMS320C31-27:

Lower cost; 74-ns, single-cycle execution time

- TMS320C31-40:

Low cost; 50 -ns, single-cycle execution time

- TMS320C31PQA:
- TMS320C31-50:
- TMS320LC31

Low cost; extended temperature; 60-ns, single-cycle execution time

Highest speed; 40-ns, single-cycle execution time
Low power; 60-ns, single-cycle execution time, 3.3 -volt operation

All of these processors are described in this user's guide. Essentially, their functionality is the same. However, electrical and timing characteristics vary (as described in Chapter 13); part numbering information is found in Section B. 2 on page B-7. Throughout this book, TMS320C3x is used to refer to the TMS320C30 and TMS320C31 and all speed variations. TMS320C30 and TMS320C31 are used to refer to all speed variants of those processors where appropriate. Special references, such as TMS320C30-40, are used to note specific exceptions.

Figure 1-1. TMS320 Device Evolution



Fixed-Point Generations

Floating-Point Generations

The TMS320C30 and TMS320C31 can perform parallel multiply and arithmetic logic unit (ALU) operations on integer or floating-point data in a single cycle. The processor also possesses a general-purpose register file, a program cache, dedicated auxiliary register arithmetic units (ARAU), internal dual-access memories, one DMA channel supporting concurrent I/O, and a short ma-chine-cycle time. High performance and ease of use are products of those features.

General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, two external interface ports (one on the TMS320C31), two timers, two serial ports (one on the TMS320C31), and multiple interrupt structure. The TMS320C3x supports a wide variety of system applications from host processor to dedicated coprocessor.

High-level language is more easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.

Figure 1-2 is a functional block diagram that shows the interrelationships between the various TMS320C3x key components.

Figure 1-2. TMS320C3x Block Diagram


### 1.2 TMS320C30 Key Features

Some key features of the TMS320C30 are listed below.
$\square$ Performance

- TMS320C30 (33 MHz)
- 60-ns, single-cycle instruction execution time
- 33.3 MFLOPS
- 16.7 MIPS
- TMS320C30-27
- 74-ns, single-cycle instruction execution time
- 27 MFLOPS
- 13.5 MIPS
- TMS320C30-40
- 50-ns, single-cycle instruction execution time
- 40 MFLOPS
- 20 MIPS
- One 4K x 32-bit, single-cycle, dual-access, on-chip, read-only memory (ROM) block
$\square$ Two 1K x 32-bit, single-cycle, dual-access, on-chip, random access memory (RAM) blocks
- 64- $\times$ 32-bit instruction cache
- 32-bit instruction and data words
- 24-bit addresses
$\square$ 40-/32-bit floating-point/integer multiplier and ALU
[ 32-bit barrel shifter
$\square$ Eight extended-precision registers (accumulators)
$\square$ Two address generators with eight auxiliary registers and two auxiliary register arithmetic units
$\square$ On-chip DMA controller for concurrent I/O and CPU operation
$\square$ Integer, floating-point, and logical operations
- Two- and three-operand instructions
$\square$ Parallel ALU and multiplier instructions in a single cycle
$\square$ Block repeat capability
$\square$ Zero-overhead loops with single-cycle branches
$\square$ Conditional calls and returns
$\square$ Interlocked instructions for multiprocessing support
$\square$ Two 32-bit data buses (24- and 13-bit address)
$\square$ Two serial ports to support 8/16/24/32-bit transfers
- Two 32-bit timers
$\square$ Two general-purpose external flags; four external interrupts
- 181-pin grid array (PGA) package; 1- $\mu \mathrm{m}$ CMOS


### 1.3 TMS320C31 Key Features

The TMS320C31 is a low-cost 32-bit DSP that offers the advantages of a floa-ting-point processor and ease of use. The TMS320C31 devices are objectcode compatible with the TMS320C30. Aside from lacking a ROM block and having a single serial port, the TMS320C31 is functionally equivalent to the TMS320C30 but differs in its respective electrical and timing characteristics. Chapter 13 describes these differences in detail.
$\square$ The TMS320C31 ( 33 MHz ) features are identical to those of the TMS320C30 device, except that the TMS320C31 uses a subset of the TMS320C30's standard peripheral and memory interfaces. This maintains the 33-MFLOPS performance of the TMS320C30's core CPU while providing the cost advantages associated with 132-pin plastic quad flat pack (PQFP) packaging.
$\square$ The TMS320C31-27 is the slower speed version of the TMS320C31. The TMS320C31-27 delivers 27 MFLOPS and runs at 27 MHz . The reduced speed allows you to realize an immediate system cost reduction by using slower off-chip memories and a lower-cost processor.
$\square$ The TMS320C31-40 is a high-speed version of the TMS320C31. The $40-\mathrm{MHz}$ TMS320C31-40 runs with 50-ns cycle time and offers up to 40 MFLOPS in performance.
$\square$ The TMS320C31-50 is the highest-speed version of the TMS320C31. The $50-\mathrm{MHz}$ TMS320C31-50 runs with 40-ns cycle time and offers up to 50 MFLOPS in performance.
$\square$ The TMS320C31PQA ( 33 MHz ) offers extended-temperature capabilities to TMS320C31 performance. The TMS320C31PQA will operate at case temperatures ranging from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, making it a lower-cost floa-ting-point solution for industrial and extended-temperature commercial applications.
$\square$ The TMS320LC31 is the low-power version of the TMS320C31. The TMS320LC31 runs with 60-ns cycle time and offers up to 33 MFLOPS in performance at 3.3 -volt operation.

Some key features of the TMS320C31, including those which differentiate it from the TMS320C30, are summarized as follows:

Performance

- TMS320C31 (PQL/PQA)
- 60-ns, single-cycle instruction execution time
- 33.3 MFLOPS
- 16.7 MIPS (million instructions per second)
- TMS320C31-27
- 74-ns, single-cycle instruction execution time
- 27 MFLOPS
- 13.5 MIPS
- TMS320C31-40
- 50-ns, single-cycle instruction execution time
- 40 MFLOPS
- 20 MIPS
- TMS320C31-50
- 40-ns, single-cycle instruction execution time
- 50 MFLOPS
- 25 MIPS
- TMS320LC31
- 60-ns, single-cycle instruction execution time
- 33.3 MFLOPS
- 16.7 MIPS
- Low-power, 3.3 volt operation
- Two power-down nodes; 2-MHz operation and idle
$\square$ Flexible boot program loader
$\square$ One serial port to support 8-/16-/24-/32-bit transfers
$\square$ 132-pin PQFP package, $.8 \mu \mathrm{~m}$ CMOS


### 1.4 Typical Applications

The TMS320 family's versatility, real-time performance, and multiple functions offer flexible design approaches in a variety of applications, which are shown in Table 1-1.

Table 1-1. Typical Applications of the TMS320 Family

| General-Purpose DSP | Graphics/Imaging | Instrumentation |
| :--- | :--- | :--- |
| Digital Filtering | 3-D Transformations Rendering | Spectrum Analysis |
| Convolution | Robot Vision | Function Generation |
| Correlation | Image Transmission/Compression | Pattern Matching |
| Hilbert Transforms | Pattern Recognition | Seismic Processing |
| Fast Fourier Transforms | Image Enhancement | Transient Analysis |
| Adaptive Filtering | Homomorphic Processing | Digital Filtering |
| Windowing | Workstations | Phase-Locked Loops |
| Waveform Generation | Animation/Digital Map |  |
| Voice/Speech | Control | Military |
| Voice Mail | Disk Control | Secure Communications |
| Speech Vocoding | Servo Control | Radar Processing |
| Speech Recognition | Robot Control | Sonar Processing |
| Speaker Verification | Laser Printer Control | Image Processing |
| Speech Enhancement | Engine Control | Navigation |
| Speech Synthesis | Motor Control | Missile Guidance |
| Text-to-Speech | Kalman Filtering | Radio Frequency Modems |
| Neural Networks |  | Sensor Fusion |
| Telecommunications |  | Automotive |
| Echo Cancellation | FAX | Engine Control |
| ADPCM Transcoders | Cellular Telephones | Vibration Analysis |
| Digital PBXs | Speaker Phones | Antiskid Brakes |
| Line Repeaters | Digital Speech | Adaptive Ride Control |
| Channel Multiplexing | Interpolation (DSI) | Global Positioning |
| 1200- to 19200-bps Modems | X.25 Packet Switching | Navigation |
| Adaptive Equalizers | Video Conferencing | Voice Commands |
| DTMF Encoding/Decoding | Spread Spectrum | Digital Radio |
| Data Encryption | Communications | Cellular Telephones |
| Consumer | Industrial | Medical |
| Radar Detectors | Robotics | Hearing Aids |
| Power Tools | Numeric Control | Patient Monitoring |
| Digital Audio/TV | Security Access | Ditrasound Equipment |
| Music Synthesizer | Power Line Monitors | Prosthetics Tools |
| Toys and Games | Visual Inspection | Fetal Monitors |
| Solid-State Answering | Lathe Control | MR Imaging |
| Machines | CAM |  |
|  |  |  |
|  |  |  |

## Chapter 2

## TMS320C3x Architecture

This chapter gives an architectural overview of the TMS320C3x processor.
Major areas of discussion are listed below.
Topic Page
2.1. Architectural Overview ..... 2-2
2.2 Central Processing Unit (CPU) ..... 2-4
2.3 Memory Organization ..... 2-11
2.4. Instruction Sot Summary ..... 2-17
2.5. Internal Bus Operation ..... 2-22
2.6. Parallel Instruction Set Summary ..... 2-23
2.7. External Bus Operation ..... 2-26
2.8 Peripherals ..... 2-27
2.9. Direct Memory Access (DMA) ..... 2-29
2.10 TMS320C30 and TMS320C31 Differences ..... 2-30
2.11 System Integration ..... 2-32

### 2.1 Architectural Overview

The TMS320C3x architecture responds to system demands that are based on sophisticated arithmetic algorithms and that emphasize both hardware and software solutions. High performance is achieved through the precision and wide dynamic range of the floating-point units, large on-chip memory, a high degree of parallelism, and the direct memory access (DMA) controller.

Figure 2-1 is a block diagram of the TMS320C3x architecture.

Figure 2-1. TMS320C3x Block Diagram


### 2.2 Central Processing Unit (CPU)

The TMS320C3x has a register-based central processing unit (CPU) architecture. The CPU consists of the following components:

- Floating-point/integer multiplier
$\square$ Arithmetic logic unit (ALU) for performing floating-point, integer, and log-ical-operations arithmetic
- 32-bit barrel shifter
$\square$ Internal buses (CPU1/CPU2 and REG1/REG2)
$\square$ Auxiliary register arithmetic units (ARAUs)
- CPU register file

Figure 2-2 shows the various CPU components that are discussed in the succeeding subsections.

Figure 2-2. Central Processing Unit (CPU)


[^0]
### 2.2.1 Multiplier

The multiplier performs single-cycle multiplications on 24-bit integer and 32-bit floating-point values. The TMS320C3x implementation of floating-point arithmetic allows for floating-point operations at fixed-point speeds via a 50-ns instruction cycle and a high degree of parallelism. To gain even higher throughput, you can use parallel instructions to perform a multiply and ALU operation in a single cycle.

When the multiplier performs floating-point multiplication, the inputs are 32-bit floating-point numbers, and the result is a 40-bit floating-point number. When the multiplier performs integer multiplication, the input data is 24 bits and yields a 32-bit result. Refer to Chapter 4 for detailed information on data formats and floating-point operation.

### 2.2.2 Arithmetic Logic Unit (ALU)

The ALU performs single-cycle operations on 32-bit integer, 32-bit logical, and 40-bit floating-point data, including single-cycle integer and floating-point conversions. Results of the ALU are always maintained in 32-bit integer or 40-bit floating-point formats. The barrel shifter is used to shift up to 32 bits left or right in a single cycle. Refer to Chapter 4 for detailed information on data formats and floating-point operation.

Internal buses, CPU1/CPU2 and REG1/REG2, carry two operands from memory and two operands from the register file, thus allowing parallel multiplies and adds/subtracts on four integer or floating-point operands in a single cycle.

### 2.2.3 Auxillary Register Arithmetic Units (ARAUs)

Two auxiliary register arithmetic units (ARAU0 and ARAU1) can generate two addresses in a single cycle. The ARAUs operate in parallel with the multiplier and ALU. They support addressing with displacements, index registers (IRO and IR1), and circular and bit-reversed addressing. Refer to Chapter 5 for a description of addressing modes.

### 2.2.4 CPU Register File

The TMS320C3x provides 28 registers in a multiport register file that is tightly coupled to the CPU. All of these registers can be operated upon by the multiplier and ALU and can be used as general-purpose registers. However, the registers also have some special functions. For example, the eight extended-precision registers are especially suited for maintaining extended-precision float-ing-point results. The eight auxiliary registers support a variety of indirect addressing modes and can be used as general-purpose 32-bit integer and logical registers. The remaining registers provide such system functions as addressing, stack management, processor status, interrupts, and block repeat. Refer to Chapter 6 for detailed information and examples of stack management and register usage.

The register names and assigned functions are listed in Table 2-1. Following the table, the function of each register or group of registers is briefly described. Refer to Chapter 3 for detailed information on each of the CPU registers.

## Table 2-1. CPU Registers

| Register <br> Name | Assigned Function |
| :---: | :--- |
| R0 | Extended-precision register 0 |
| R1 | Extended-precision register 1 |
| R2 | Extended-precision register 2 |
| R3 | Extended-precision register 3 |
| R4 | Extended-precision register 4 |
| R5 | Extended-precision register 5 |
| R6 | Extended-precision register 6 |
| R7 | Extended-precision register 7 |
|  | Auxiliary register 0 |
| AR0 | Auxiliary register 1 |
| AR1 | Auxiliary register 2 |
| AR2 | Auxiliary register 3 |
| AR3 | Auxiliary register 4 register 5 |
| AR4 | Auxiliary register 6 |
| AR5 | Auxiliary register 7 |
| AR6 | Data-page pointer |
| AR7 | Index register 0 |
| DP | Index register 1 |
| IR0 | Block size |
| IR1 | System stack pointer |
| BK | Status register |
| SP | CPU/DMA interrupt enable |
| ST | CPU interrupt flags |
| IE | I/O flags |
| IF | Repeat start address |
| IOF | Repeat end address |
| RS | Repeat counter |
| RE |  |

The extended-precision registers (R7-R0) are capable of storing and supporting operations on 32-bit integer and 40-bit floating-point numbers. Any instruction that assumes the operands are floating-point numbers uses bits 39-0. If the operands are either signed or unsigned integers, only bits 31-0 are used; bits 39-32 remain unchanged. This is true for all shift operations. Refer to Chapter 4 for extended-precision register formats for floating-point and integer numbers.

The 32-bit auxiliary registers (AR7-ARO) can be accessed by the CPU and modified by the two ARAUs. The primary function of the auxiliary registers is the generation of 24 -bit addresses. They can also be used as loop counters or as 32 -bit general-purpose registers that can be modified by the multiplier and ALU. Refer to Chapter 5 for detailed information and examples of the use of auxiliary registers in addressing.

The data page pointer (DP) is a 32-bit register. The eight LSBs of the data page pointer are used by the direct addressing mode as a pointer to the page of data being addressed. Data pages are 64K words long, with a total of 256 pages.

The 32-bit index registers (IR0, IR1) contain the value used by the ARAU to compute an indexed address. Refer to Chapter 5 for examples of the use of index registers in addressing.

The ARAU uses the 32-bit block size register (BK) in circular addressing to specify the data block size.

The system stack pointer (SP) is a 32-bit register that contains the address of the top of the system stack. The SP always points to the last element pushed onto the stack. A push performs a preincrement of the system stack pointer; a pop performs a postdecrement. The SP is manipulated by interrupts, traps, calls, returns, and the PUSH and POP instructions. Refer to Section 5.5 for information about system stack management.

The status register (ST) contains global information relating to the state of the CPU. Operations usually set the condition flags of the status register according to whether the result is 0 , negative, etc. This includes register load and store operations as well as arithmetic and logical functions. When the status register is loaded, however, a bit-for-bit replacement is performed with the contents of the source operand, regardless of the state of any bits in the source operand. Therefore, following a load, the contents of the status register are identical to the contents of the source operand. This allows the status register to be easily saved and restored. See Table 3-2 for a list and definitions of the status register bits.

The CPU/DMA interrupt enable register (IE) is a 32-bit register. The CPU interrupt enable bits are in locations 10-0. The DMA interrupt enable bits are in locations 26-16. A 1 in a CPU/DMA interrupt enable register bit enables the corresponding interrupt. A 0 disables the corresponding interrupt. Refer to subsection 3.1.8 for bit definitions.

The CPU interrupt flag register (IF) is also a 32-bit register (see subsection 3.1.9). A 1 in a CPU interrupt flag register bit indicates that the corresponding interrupt is set. A 0 indicates that the corresponding interrupt is not set.

The I/O flags register (IOF) controls the function of the dedicated external pins, XFO and XF1. These pins may be configured for input or output and may also be read from and written to. See subsection 3.1.10 for detailed information.

The repeat counter (RC) is a 32-bit register used to specify the number of times a block of code is to be repeated when performing a block repeat. When the processor is operating in the repeat mode, the 32-bit repeat start address register (RS) contains the starting address of the block of program memory to be repeated, and the 32-bit repeat end address register (RE) contains the ending address of the block to be repeated.

The program counter (PC) is a 32-bit register containing the address of the next instruction to be fetched. Although the PC is not part of the CPU register file, it is a register that can be modified by instructions that modify the program flow.

### 2.3 Memory Organization

The total memory space of the TMS320C3x is 16M (million) 32-bit words. Program, data, and $\mathrm{I} / \mathrm{O}$ space are contained within this 16 M -word address space, thus allowing tables, coefficients, program code, or data to be stored in either RAM or ROM. In this way, memory usage is maximized and memory space allocated as desired.

### 2.3.1 RAM, ROM, and Cache

Figure 2-3 shows how the memory is organized on the TMS320C3x. RAM blocks 0 and 1 are each $1 \mathrm{~K} \times 32$ bits. The ROM block, available only on the TMS320C30, is $4 K \times 32$ bits. Each RAM and ROM block is capable of supporting two CPU accesses in a single cycle. The separate program buses, data buses, and DMA buses allow for parallel program fetches, data reads and writes, and DMA operations. For example: the CPU can access two data values in one RAM block and perform an external program fetch in parallel with the DMA loading another RAM block, all within a single cycle.

Figure 2-3. Memory Organization


A $64 \times 32$-bit instruction cache is provided to store often-repeated sections of code, thus greatly reducing the number of off-chip accesses necessary. This allows for code to be stored off-chip in slower, lower-cost memories. The external buses are also freed for use by the DMA, external memory fetches, or other devices in the system.

Refer to Chapter 3 for detailed information about the memory and instruction cache.

### 2.3.2 Memory Maps

The memory map depends on whether the processor is running in microprocessor mode ( $\mathrm{MC} / \overline{\mathrm{MP}}$ or MCBL/MP $=0$ ) or microcomputer mode (MC/MP or $M C B L \overline{M P}=1$ ). The memory maps for these modes are similar (see Figure 2-4 and Figure 2-5). Locations 800000h-801FFFh are mapped to the expansion bus. When this region, available only on the TMS320C30, is accessed, $\overline{\text { MSTRB }}$ is active. Locations $802000 \mathrm{~h}-803 \mathrm{FFFh}$ are reserved. Locations $804000 \mathrm{~h}-805$ FFFh are mapped to the expansion bus. When this region, available only on the TMS320C30, is accessed, IOSTRB is active. Locations 806000h-807FFFh are reserved. All of the memory-mapped peripheral bus registers are in locations $808000 \mathrm{~h}-8097 \mathrm{FFh}$. In both modes, RAM block 0 is located at addresses $809800 \mathrm{~h}-809 \mathrm{BFFh}$, and RAM block 1 is located at addresses 809C00h-809FFFh. Locations 80A000h-OFFFFFFh are accessed over the external memory port ( $\overline{\text { STRB }}$ active).

In microprocessor mode, the 4K on-chip ROM (TMS320C30) or boot loader (TMS320C31) is not mapped into the TMS320C3x memory map. Locations Oh-OBFh consist of interrupt vector, trap vector, and reserved locations, all of which are accessed over the external memory port (STRB active). Locations OCOh-7FFFFFh are also accessed over the external memory port.

In microcomputer mode, the 4K on-chip ROM (TMS320C30) or boot loader (TMS320C31) is mapped into locations Oh-OFFFh. There are 192 locations (Oh-OBFh) within this block for interrupt vectors, trap vectors, and a reserved space (TMS320C30). Locations 1000h-7FFFFFh are accessed over the external memory port (STRB active).

Section 3.2 on page 3-13 describes the memory maps in greater detail and provides the peripheral bus map and vector locations for reset, interrupts, and traps.


Figure 2-4. TMS320C30 Memory Maps

(a) Microprocessor Mode

(b) Microcomputer Mode

Figure 2-5. TMS320C31 Memory Maps

(a) Microprocessor Mode

### 2.3.3 Memory Addressing Modes

The TMS320C3x supports a base set of general-purpose instructions as well as arithmetic-intensive instructions that are particularly suited for digital signal processing and other numeric-intensive applications. Refer to Chapter 5 for detailed information on addressing.

Five groups of addressing modes are provided on the TMS320C3x. Six types of addressing can be used within the groups, as shown in the following list:
$\square$ General addressing modes:

- Register. The operand is a CPU register.
- Short immediate. The operand is a 16-bit immediate value.
- Direct. The operand is the contents of a 24-bit address.
- Indirect. An auxiliary register indicates the address of the operand.
$\square$ Three-operand addressing modes:
- Register. Same as for general addressing mode.
- Indirect. Same as for general addressing mode.
$\square$ Parallel addressing modes:
- Register. The operand is an extended-precision register.
- Indirect. Same as for general addressing mode.
$\square$ Long-immediate addressing mode.
The Long-immediate operand is a 24-bit immediate value.
$\square$ Conditional branch addressing modes:
- Register. Same as for general addressing mode.
- PC-relative. A signed 16-bit displacement is added to the PC.


### 2.4 Instruction Set Summary

Table 2-2 lists the TMS320C3x instruction set in alphabetical order. Each table entry shows the instruction mnemonic, description, and operation. Refer to Chapter 10 for a functional listing of the instructions and individual instruction descriptions.

## Table 2-2. Instruction Set Summary

| Mnemonic | Description | Operation |
| :---: | :---: | :---: |
| ABSF | Absolute value of a floating-point number | $\|s \mathrm{c}\| \rightarrow \mathrm{Rn}$ |
| ABSI | Absolute value of an integer | $\|s r c\| \rightarrow$ Dreg |
| ADDC | Add integers with carry | $s r c+$ Dreg $+C \rightarrow$ Dreg |
| ADDC3 | Add integers with carry (3 operand) | $s r c 1+s r c 2+C \rightarrow$ Dreg |
| ADDF | Add floating-point values | $s r c+R n \rightarrow R n$ |
| ADDF3 | Add floating-point values (3 operand) | $s r c 1+s r c 2 \rightarrow R n$ |
| ADDI | Add integers | $s r c+$ Dreg $\rightarrow$ Dreg |
| ADDI3 | Add integers (3 operand) | $s \mathrm{sc} 1+\mathrm{src} 2+\rightarrow$ Dreg |
| AND | Bitwise logical AND | Dreg AND src $\rightarrow$ Dreg |
| AND3 | Bitwise logical AND (3 operand) | src1 AND src2 $\rightarrow$ Dreg |
| ANDN | Bitwise logical AND with complement | Dreg AND $\overline{s r c} \rightarrow$ Dreg |
| ANDN3 | Bitwise logical ANDN (3 operand) | src1 AND $\overline{\text { src2 }} \rightarrow$ Dreg |
| ASH | Arithmetic shift | $\begin{aligned} & \text { If count } \geq 0 \text { : } \\ & \text { (Shifted Dreg left by count) } \rightarrow \text { Dreg } \\ & \text { Else: } \\ & \text { (Shifted Dreg right by } \mid \text { count } \mid) \rightarrow \text { Dreg } \end{aligned}$ |
| ASH3 | Arithmetic shift (3 operand) | If count $\geq 0$ : <br> (Shifted src left by count) $\rightarrow$ Dreg Else: <br> (Shifted src right by \|count|) $\rightarrow$ Dreg |
| Bcond | Branch conditionally (standard) | If cond = true: <br> If Csrc is a register, Csrc $\rightarrow \mathrm{PC}$ <br> If Csrc is a value, $\mathrm{Csrc}+\mathrm{PC} \rightarrow \mathrm{PC}$ <br> Else, PC + $1 \rightarrow$ PC |
| BcondD | Branch conditionally (delayed) | ```If cond = true: If Csrc is a register, Csrc }->\textrm{PC If Csrc is a value,Csrc + PC + 3 }->\textrm{PC Else, PC + 1 T PC``` |
| BR | Branch unconditionally (standard) | Value $\rightarrow$ PC |
| BRD | Branch unconditionally (delayed) | Value $\rightarrow$ PC |
| CALL | Call subroutine | $\begin{aligned} & \mathrm{PC}+1 \rightarrow \mathrm{TOS} \\ & \text { Value } \rightarrow \mathrm{PC} \end{aligned}$ |
| Legend: C <br>  cond <br>  Dreg <br>  Rn <br>  $s r c 1$ | carry bit condition code register address (any register) register address (R7-RO) three-operand addressing modes | Csrc conditional-branch addressing modes <br> count shift value (general addressing modes) <br> PC program counter <br> src general addressing modes <br> src2 three-operand addressing modes |

Table 2-2. Instruction Set Summary (Continued)


Table 2-2. Instruction Set Summary (Continued)

| Mnemonic |  | Description | Operation |
| :---: | :---: | :---: | :---: |
| LDII |  | Load integer, interlocked | Signal interlocked operation src $\rightarrow$ Dreg |
| LDM |  | Load floating-point mantissa | src (mantissa) $\rightarrow \mathrm{Rn}$ (mantissa) |
| LSH |  | Logical shift | ```If count }\geq0\mathrm{ : (Dreg left-shifted by count) }->\mathrm{ Dreg Else: (Dreg right-shifted by \|count|) }->\mathrm{ Dreg``` |
| LSH3 |  | Logical shift (3-operand) | ```If count }\geq0\mathrm{ : (src left-shifted by count) }->\mathrm{ Dreg Else: (src right-shifted by \|count|) }->\mathrm{ Dreg``` |
| MPYF |  | Multiply floating-point values | $\boldsymbol{s r c} \times \mathrm{Rn} \rightarrow \mathrm{Rn}$ |
| MPYF3 |  | Multiply floating-point value (3 operand) | $s r a c 1^{\text {s src2 }} \rightarrow \mathrm{Rn}$ |
| MPYI |  | Multiply integers | $s r c \times$ Dreg $\rightarrow$ Dreg |
| MPYI3 |  | Multiply integers (3 operand) | src1 $\times$ src2 $\rightarrow$ Dreg |
| NEGB |  | Negate integer with borrow | $0-s r c-C \rightarrow$ Dreg |
| NEGF |  | Negate floating-point value | $0-s r c \rightarrow$ Rn |
| NEGI |  | Negate integer | $0-s r c \rightarrow$ Dreg |
| NOP |  | No operation | Modify ARn if specified |
| NORM |  | Normalize floating-point value | Normalize (src) $\rightarrow$ Rn |
| NOT |  | Bitwise logical complement | $\overline{s r c} \rightarrow$ Dreg |
| OR |  | Bitwise logical OR | Dreg OR src $\rightarrow$ Dreg |
| OR3 |  | Bitwise logical OR (3 operand) | src1 OR src2 $\rightarrow$ Dreg |
| POP |  | Pop integer from stack | *SP-- Dreg |
| POPF |  | Pop floating-point value from stack | *SP-- $\rightarrow$ Rn |
| PUSH |  | Push integer on stack | Sreg $\rightarrow$ *++ SP |
| PUSHF |  | Push floating-point value on stack | $\mathrm{Rn} \rightarrow{ }^{+}+\mathrm{SP}$ |
| Legend: | ARn C <br> Dreg <br> PC <br> Rn | auxiliary register $n$ (AR7-ARO) carry bit register address (any register) program counter register address (R7-R0) | SP stack pointer <br> Sreg register address (any register) <br> src general addressing modes <br> src1 3-operand addressing modes <br> src2 3-operand addressing modes |

Table 2-2. Instruction Set Summary (Continued)

| Mnemonic |  | Description | Op | ion |
| :---: | :---: | :---: | :---: | :---: |
| RETIcond |  | Return from interrupt conditionally | $\begin{gathered} \text { If cor } \\ * \mathrm{SF} \\ 1- \\ \text { Else, } \end{gathered}$ | $\begin{aligned} & =\text { true or missing: } \\ & \rightarrow \rightarrow \mathrm{PC} \\ & \text { ST (GIE) } \\ & \text { ontinue } \end{aligned}$ |
| RETScond |  | Return from subroutine conditionally |  | $\begin{aligned} & =\text { true or missing: } \\ & \rightarrow \mathrm{PC} \\ & \text { ontinue } \end{aligned}$ |
| RND |  | Round floating-point value |  | $(s r c) \rightarrow \mathrm{Rn}$ |
| ROL |  | Rotate left |  | ated left 1 bit $\rightarrow$ Dreg |
| ROLC |  | Rotate left through carry |  | 隹d left 1 bit through carry $\rightarrow$ Dreg |
| ROR |  | Rotate right |  | ated right 1 bit $\rightarrow$ Dreg |
| RORC |  | Rotate right through carry |  | ated right 1 bit through carry $\rightarrow$ Dreg |
| RPTB |  | Repeat block of instructions | src $1 \rightarrow$ Next | RE <br> (RM) <br> $\rightarrow R S$ |
| RPTS |  | Repeat single instruction | src $1 \rightarrow$ Next Next | $\begin{aligned} & R C \\ & \Gamma(R M) \\ & C \rightarrow R S \\ & C \rightarrow R E \end{aligned}$ |
| SIGI |  | Signal, interlocked |  | interlocked operation interlock acknowledge terlock |
| STF |  | Store floating-point value | Rn | Daddr |
| STFI |  | Store floating-point value, interlocked |  | Daddr <br> and of interlocked operation |
| STI |  | Store integer | Sreg | Daddr |
| STII |  | Store integer, interlocked |  | Daddr <br> end of interlocked operation |
| SUBB |  | Subtract integers with borrow | Dreg | src-C $\rightarrow$ Dreg |
| Legend: $\begin{gathered}\text { C } \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \end{gathered}$ | C <br> cond <br> Daddr <br> Dreg <br> GIE <br> PC <br> RC <br> RE | carry bit condition code destination memory address register address (any register) global interrupt enable register program counter repeat counter register repeat interrupt register | RM <br> RS <br> Rn <br> SP <br> ST <br> Sreg <br> src | repeat mode bit repeat start register register address (R7-R0) stack pointer status register register address (any register) general addressing modes |

## Table 2-2. Instruction Set Summary (Concluded)

| Mnemonic | Description | Operation |
| :---: | :---: | :---: |
| SUBB3 | Subtract integers with borrow (3 operand) | src1-src2-C $\rightarrow$ Dreg |
| SUBC | Subtract integers conditionally | $\begin{aligned} & \text { If Dreg - src } \geq 0 \text { : } \\ & \text { [(Dreg - src) << 1] OR } 1 \rightarrow \text { Dreg } \\ & \text { Else, Dreg } \ll 1 \rightarrow \text { Dreg } \end{aligned}$ |
| SUBF | Subtract floating-point values | Rn - src $\rightarrow$ Rn |
| SUBF3 | Subtract floating-point values (3 operand) | src1 - src2 $\rightarrow$ Rn |
| SUBI | Subtract integers | Dreg -src $\rightarrow$ Dreg |
| SUBI3 | Subtract integers (3 operand) | src1 - src2 $\rightarrow$ Dreg |
| SUBRB | Subtract reverse integer with borrow | src- Dreg - C $\rightarrow$ Dreg |
| SUBRF | Subtract reverse floating-point value | $s r a c h_{-R n} \rightarrow \mathrm{Rn}$ |
| SUBRI | Subtract reverse integer | $s$ sc-Dreg $\rightarrow$ Dreg |
| SWI | Software interrupt | Perform emulator interrupt sequence |
| TRAP cond | drap conditionally | If cond = true or missing: <br> Next PC $\rightarrow$ * ++ SP <br> Trap vector $N \rightarrow$ PC <br> $0 \rightarrow$ ST (GIE) <br> Else, continue |
| TSTB | Test bit fields | Dreg AND src |
| TSTB3 | Test bit fields (3 operand) | src1 AND src2 |
| XOR | Bitwise exclusive OR | Dreg XOR src $\rightarrow$ Dreg |
| XOR3 | Bitwise exclusive OR (3 operand) | src1 XOR src2 $\rightarrow$ Dreg |
|  | C carry bit <br> cond condition code <br> Dreg register address (any register) <br> GIE global interrupt enable register <br> N any trap vector 0-27 <br> PC program counter | Rn register address (R7-RO) <br> SP stack pointer <br> src general addressing modes <br> src1 3-operand addressing modes <br> src2 3-operand addressing modes <br> ST |

### 2.5 Internal Bus Operation

Much of the TMS320C3x's high performance is due to internal busing and parallelism. The separate program buses (PADDR and PDATA), data buses (DADDR1, DADDR2, and DDATA), and DMA buses (DMAADDR and DMADATA) allow for parallel program fetches, data accesses, and DMA accesses. These buses connect all of the physical spaces (on-chip memory, off-chip memory, and on-chip peripherals) supported by the TMS320C30. Figure 2-3 shows these internal buses and their connection to on-chip and offchip memory blocks.

The PC is connected to the 24 -bit program address bus (PADDR). The instruction register (IR) is connected to the 32-bit program data bus (PDATA). These buses can fetch a single instruction word every machine cycle.

The 24-bit data address buses (DADDR1 and DADDR2) and the 32-bit data data bus (DDATA) support two data memory accesses every machine cycle. The DDATA bus carries data to the CPU over the CPU1 and CPU2 buses. The CPU1 and CPU2 buses can carry two data memory operands to the multiplier, ALU, and register file every machine cycle. Also internal to the CPU are register buses REG1 and REG2, which can carry two data values from the register file to the multiplier and ALU every machine cycle. Figure 2-2 shows the buses internal to the CPU section of the processor.

The DMA controller is supported with a 24-bit address bus (DMAADDR) and a 32-bit data bus (DMADATA). These buses allow the DMA to perform memory accesses in parallel with the memory accesses occurring from the data and program buses.

### 2.6 Parallel Instruction Set Summary

Table 2-3 lists the 'C3x instruction set in alphabetical order. Each table entry shows the instruction mnemonic, description, and operation. Refer to Section 10.3 on page 10-14 for a functional listing of the instructions and individual instruction descriptions.

Table 2-3. Parallel Instruction Set Summary


## Table 2-3. Parallel Instruction Set Summary (Continued)

| Mnemonic | Description | Operation |
| :---: | :---: | :---: |
| Parallel Arithmetic With Store Instructions (Concluded) |  |  |
| NEGF <br> \|| STF | Negate floating point | $\begin{aligned} & 0-\operatorname{src2} \rightarrow d s t 1 \\ & \\| \operatorname{src3} \rightarrow d s t 2 \end{aligned}$ |
| NEGI <br> \|| STI | Negate integer | $\begin{aligned} & 0-\text { src2 } \rightarrow d s t 1 \\ & \\| \text { src3 } \rightarrow d s t 2 \end{aligned}$ |
| NOT <br> \|| STI | Complement | $\begin{aligned} & \overline{\operatorname{src1}} \rightarrow d s t 1 \\ & \\| s r c 3 \rightarrow d s t 2 \end{aligned}$ |
| $\begin{aligned} & \text { OR3 } \\ & \text { \|\| STI } \end{aligned}$ | Bitwise logical OR | src1 OR src2 $\rightarrow d s t 1$ $\\|$ src3 $\rightarrow d s t 2$ |
| $\begin{aligned} & \text { STF } \\ & \\| \text { STF } \end{aligned}$ | Store floating point | $\begin{aligned} & s r c 1 \rightarrow d s t 1 \\ & \\| s r c 3 \rightarrow d s t 2 \end{aligned}$ |
| $\begin{aligned} & \text { STI } \\ & \\| \mathrm{STI} \end{aligned}$ | Store integer | $\begin{aligned} & s r c 1 \rightarrow d s t 1 \\ & \\| s r c 3 \rightarrow d s t 2 \end{aligned}$ |
| $\begin{aligned} & \text { SUBF3 } \\ & \text { \|\| STF } \end{aligned}$ | Subtract floating point | $\begin{aligned} & \text { src1 - src2 } \rightarrow d s t 1 \\ & \\| \mid s r c 3 \rightarrow d s t 2 \end{aligned}$ |
| $\begin{aligned} & \text { SUBI3 } \\ & \text { \|\| STI } \end{aligned}$ | Subtract integer | $\begin{aligned} & \text { src1 - src2 } \rightarrow d s t 1 \\ & \\| r c 3 \rightarrow d s t 2 \end{aligned}$ |
| $\begin{aligned} & \text { XOR3 } \\ & \text { \|\| STI } \end{aligned}$ | Bitwise exclusive OR | src1 XOR src2 $\rightarrow d s t 1$ $\\|$ src3 $\rightarrow$ dst2 |
| Parallel Load Instructions |  |  |
| $\begin{aligned} & \text { LDF } \\ & \\| \text { LDF } \end{aligned}$ | Load floating point | $\begin{aligned} & \text { src2 } \rightarrow d s t 1 \\ & \\| s r c 4 \rightarrow d s t 2 \end{aligned}$ |
| \|| LDI | Load integer | $\begin{aligned} & s r c 2 \rightarrow d s t 1 \\ & \\| s r c 4 \rightarrow d s t 2 \end{aligned}$ |
| Parallel Multiply And Add/Subtract Instructions |  |  |
| $\begin{aligned} & \text { MPYF3 } \\ & \text { \|\| ADDF3 } \end{aligned}$ | Multiply and add floating point | $\begin{aligned} & \text { op1 } \times \text { op2 } \rightarrow \text { op3 } \\ & \\| \mathrm{op} 4+\mathrm{op} 5 \rightarrow \text { op6 } \end{aligned}$ |
| MPYF3 <br> \|| SUBF3 | Multiply and subtract floating point | op1 $\times$ op2 $\rightarrow$ op3 \|| op4-op5 $\rightarrow$ op6 |
| MPYI3 <br> \|| ADDI3 | Multiply and add integer | op1 $\times$ op2 $\rightarrow$ op3 \|| op4 + op5 $\rightarrow$ op6 |
| MPY\|3 <br> \|| SUBI3 | Multiply and subtract integer | op1 x op2 $\rightarrow$ op3 \|| op4-op5 $\rightarrow$ op6 |
| Legend: | $d s t 1 \quad$ register addr (R7-RO) <br> $d s t 2 \quad$ indirect addr (disp $=0,1, \mathrm{IRO}, \mathrm{IR} 1$ ) <br> op1, op2, op4, and op5 Any two of these operands must be specified using register addr; the remaining two | op3 register addr (R0 or R1) <br> op6 register addr (R2 or R3) <br> src1 register addr (R7-R0) <br> src2 indirect addr (disp $=0,1$, IRO, IR1) <br> src3 register addr (R7-RO) |

### 2.7 External Bus Operation

The TMS320C30 provides two external interfaces: the primary bus and the expansion bus. The TMS320C31 provides one external interface: the primary bus. Both primary and expansion buses consist of a 32-bit data bus and a set of control signals. The primary bus has a 24 -bit address bus, whereas the expansion bus has a 13 -bit address bus. Both buses can be used to address external program/data memory or I/O space. The buses also have an external RDY signal for wait-state generation. You can insert additional wait states under software control. Refer to Chapter 7 for detailed information on external bus operation.

### 2.7.1 External Interrupts

The TMS320C3x supports four external interrupts ( $\overline{\mathrm{INT3}}-\overline{\mathrm{NTO}}$ ), a number of internal interrupts, and a nonmaskable external RESET signal. These can be used to interrupt either the DMA or the CPU. When the CPU responds to the interrupt, the $\overline{\mathrm{ACK}}$ pin can be used to signal an external interrupt acknowledge. Section 6.5 (beginning on page 6-18) covers RESET and interrupt processing.

### 2.7.2 Interlocked-Instruction Signaling

Two external I/O flags, XFO and XF1, can be configured as input or output pins under software control. These pins are also used by the interlocked operations of the TMS320C3x. The interlocked-operations instruction group supports multiprocessor communication (see Section 6.4 on page 6-12 for examples of the use of interlocked instructions).

### 2.8 Peripherals

All TMS320C3x peripherals are controlled through memory-mapped registers on a dedicated peripheral bus. This peripheral bus is composed of a 32-bit data bus and a 24-bit address bus. This peripheral bus permits straightforward communication to the peripherals. The TMS320C3x peripherals include two timers and two serial ports (only one serial port is available on the TMS320C31). Figure 2-6 shows the peripherals with associated buses and signals. Refer to Chapter 8 for detailed information on the peripherals.

Figure 2-6. Peripheral Modules


Available on TMS320C30

### 2.8.1 Timers

The two timer modules are general-purpose 32-bit timer/event counters with two signaling modes and internal or external clocking. Each timer has an I/O pin that can be used as an input clock to the timer or as an output signal driven by the timer. The pin can also be configured as a general-purpose I/O pin.

### 2.8.2 Serial Ports

The two bidirectional serial ports are totally independent. They are identical to a complementary set of control registers that control each port. Each serial port can be configured to transfer 8,16, 24, or 32 bits of data per word. The clock for each serial port can originate either internally or externally. An internally generated divide-down clock is provided. The serial port pins are configurable as general-purpose $I / O$ pins. The serial ports can also be configured as timers. A special handshake mode allows TMS320C3xs to communicate over their serial ports with guaranteed synchronization.

### 2.9 Direct Memory Access (DMA)

The on-chip DMA controller can read from or write to any location in the memory map without interfering with the operation of the CPU. Therefore, the TMS320C3x can interface to slow external memories and peripherals without reducing throughput to the CPU. The DMA controller contains its own address generators, source and destination registers, and transfer counter. Dedicated DMA address and data buses minimize conflicts between the CPU and the DMA controller. A DMA operation consists of a block or single-word transfer to or from memory. Refer to Section 8.3 on page 8-43 for detailed information on the DMA controller. Figure 2-7 shows the DMA controller with associated buses.

Figure 2-7. DMA Controller


### 2.10 TMS320C30 and TMS320C31 Differences

This section addresses the major memory access differences between the TMS320C31 and the TMS320C30 devices. Observance of these considerations is critical for achieving design goal success.

Table 2-4 shows these differences, which are detailed in the following subsections.

Table 2-4. Feature Set Comparison

| Feature | TMS320C31 | TMS320C30 |
| :--- | :--- | :--- |
| Data/program bus | Primary bus: one bus composed of <br> a 32-bit data and a 24-bit address <br> bus | Two buses: <br> $\bullet$ |
|  |  | Primary bus: a 32-bit data and a <br> 24-bit address <br> Expansion bus: a 32-bit data and <br> a 13-bit address |
| Serial I/O ports | 1 serial port (SPO) | 2 serial ports (SPO, SP1) |
| User program/data ROM | Not available | 4K words/16K bytes |
| Program boot loader | User selectable | Not available |

### 2.10.1 Data/Program Bus Differences

The TMS320C31 uses only the primary bus and reserves the memory space that was previously used for expansion bus operations.


### 2.10.2 Serial-Port Differences

Serial port 1 references in Section 8.2 are not applicable to the TMS320C31. The memory locations identified for the associated control registers and buffers are reserved.

### 2.10.3 Reserved Memory Locations

Table 2-5 identifies TMS320C31 reserved memory locations in addition to those shown in Figure 3-8 on page 3-16.

## Table 2-5. TMS320C31 Reserved Memory Locations

| Feature | TMS320C31 | TMS320C30 |
| :--- | :--- | :--- |
| $0 \times 000000-0 \times 000 F F F$ | Reserved $\dagger$ | Microcomputer program/data ROM mode ${ }^{\dagger}$ |
| $0 \times 800000-0 \times 801$ FFF | Reserved | Expansion bus MSTRB space |
| $0 \times 804000-0 \times 805 F F F$ | Reserved | Expansion bus IOSTRB space |
| $0 \times 808050$ | Reserved | SP1 global-control register |
| $0 \times 808052-0 \times 808056$ | Reserved | SP1 local-control registers |
| $0 \times 808058$ | Reserved | SP1 data-transmit buffer |
| $0 \times 80805 C$ | Reserved | SP1 receive-transmit buffer |
| $0 \times 808060$ | Reserved | Expansion bus control register |

${ }^{7}$ Applies to the MCBL and MC modes only.

### 2.10.4 Effects on the IF and IE Interrupt Registers

The bits associated with serial port 1 in the IE (interrupt enable) register and the IF (interrupt flag) register for the TMS320C30 are not applicable to the TMS320C31. Write only logic 0 data to IE register bits 6, 7, 22, and 23 and to IF register bits 6 and 7 . Writing logic 1s to these bits produces unpredictable results.

### 2.10.5 User Program/Data ROM

The user program/data ROM that is available for the TMS320C30 device does not exist for the TMS320C31. Rather, the memory locations that were allocated to support user program/data ROM operations have been reserved on the TMS320C31 to support microcomputer/boot loader accessing. See Chapter 3 for more information on using the microcomputer/boot loader function.

### 2.10.6 Development Considerations

If you are developing application code using a TMS320C3x simulator, XDS, or ASM/LNK, TI recommends that you modify the .cfm and .cmd files by removing these memory spaces from the tool's configured memory. This ensures that your developed application performs as expected when the TMS320C31 device is used.

### 2.11 System Integration

In summary, the TMS320C3x is a powerful DSP system that integrates an innovative, high-performance CPU, two external interface ports, large memories, and efficient buses to support its speed. A single chip contains this system, along with peripherals such as a DMA controller, two serial ports, and two timers. The TMS320C3x system is truly an affordable single-chip solution.

## Chapter 3

## CPU Registers, Memory, and Cache

The central processing unit (CPU) register file contains 28 registers that can be operated on by the multiplier and arithmetic logic unit (ALU). Included in the register file are the auxiliary registers, extended-precision registers, and index registers. The registers in the CPU register file support addressing, float-ing-point/integer operations, stack management, processor status, block repeats, and interrupts.

The TMS320C3x provides a total memory space of 16M (million) 32-bit words containing program, data, and I/O space. Two RAM blocks of $1 \mathrm{~K} \times 32$ bits each and a ROM block of $4 \mathrm{~K} \times 32$ bits (available only on the TMS320C30) permit two CPU accesses in a single cycle. The memory maps for the microcomputer and microprocessor modes are similar, except that the on-chip ROM is not used in the microprocessor mode.

A 64- $\times 32$-bit instruction cache stores often-repeated sections of code. This greatly reduces the number of off-chip accesses and allows code to be stored off-chip in slower, lower-cost memories. Three bits in the CPU status register control the clear, enable, or freeze of the cache.

This chapter describes in detail each of the CPU registers, the memory maps, and the instruction cache. Major topics are as follows:
Topic

Page
3.1. CPU Register File ..... 3-2
3.2 Memory ..... 3-13
3.3. Instruction Cache ..... 3-21
3.4 Using the TMS320C31 Boot Loader ..... 3-26

### 3.1 CPU Register File

The TMS320C3x provides 28 registers in a multiport register file that is tightly coupled to the CPU. The program counter (PC) is not included in the 28 registers. All of these registers can be operated on by the multiplier and the ALU and can be used as general-purpose 32-bit registers. However, the registers also have some special functions for which they are particularly appropriate. For example, the eight extended-precision registers are especially suited for maintaining extended-precision floating-point results. The eight auxiliary registers support a variety of indirect addressing modes and can be used as gen-eral-purpose 32-bit integer and logical registers. The remaining registers provide system functions, such as addressing, stack management, processor status, interrupts, and block repeat. Refer to Chapter 5 for detailed information and examples of the use of CPU registers in addressing.

Table 3-1 lists the registers names and assigned functions.
Table 3-1. CPU Registers

| Register | Assigned Function Name |
| :---: | :--- |
| R0 | Extended-precision register 0 |
| R1 | Extended-precision register 1 |
| R2 | Extended-precision register 2 |
| R3 | Extended-precision register 3 |
| R4 | Extended-precision register 4 |
| R5 | Extended-precision register 5 |
| R6 | Extended-precision register 6 |
| R7 | Extended-precision register 7 |
| AR0 | Auxiliary register 0 |
| AR1 | Auxiliary register 1 |
| AR2 | Auxiliary register 2 |
| AR3 | Auxiliary register 3 |
| AR4 | Auxiliary register 4 |
| AR5 | Auxiliary register 5 |
| AR6 | Auxiliary register 6 |
| AR7 | Auxiliary register 7 |
| DP | Data-page pointer |
| IR0 | Index register 0 |
| IR1 | Index register 1 |
| BK | Block-size register |
| SP | System stack pointer |
| ST | Status register |
| IE | CPU/DMA interrupt enable |
| IF | CPU interrupt flags |
| IOF | I/O flags |
| RS | Repeat start address |
| RE | Repeat end address |
| RC | Repeat counter |

### 3.1.1 Extended-Precision Registers (R7-R0)

The eight extended-precision registers (R7-R0) are capable of storing and supporting operations on 32-bit integer and 40-bit floating-point numbers. These registers consist of two separate and distinct regions:
$\square$ bits 39-32: dedicated to storage of the exponent (e) of the floating-point number.
$\square$ bits 31-0: store the mantissa of the floating-point number:

- bit 31: sign bit (s)
- bits 30-0: the fraction (f)

Any instruction that assumes the operands are floating-point numbers uses bits 39-0. Figure 3-1 illustrates the storage of 40-bit floating-point numbers in the extended-precision registers.

Figure 3-1. Extended-Precision Register Floating-Point Format


For integer operations, bits 31-0 of the extended-precision registers contain the integer (signed or unsigned). Any instruction that assumes the operands are either signed or unsigned integers uses only bits 31-0. Bits 39-32 remain unchanged. This is true for all shift operations. The storage of 32-bit integers in the extended-precision registers is shown in Figure 3-2.

Figure 3-2. Extended-Precision Register Integer Format

| 39 |  |
| :---: | :---: |
| unchanged | signed or unsigned integer |

### 3.1.2 Auxiliary Registers (AR7-ARO)

The eight 32-bit auxiliary registers (AR7-ARO) can be accessed by the CPU and modified by the two Auxiliary Register Arithmetic Units (ARAUs). The primary function of the auxiliary registers is the generation of 24-bit addresses. However, they can also be used as loop counters in indirect addressing or as 32-bit general-purpose registers that can be modified by the multiplier and ALU. Refer to Chapter 5 for detailed information and examples of the use of auxiliary registers in addressing.

### 3.1.3 Data-Page Pointer (DP)

The data-page pointer (DP) is a 32-bit register that is loaded using the LDP instruction. The eight LSBs of the data-page pointer are used by the direct addressing mode as a pointer to the page of data being addressed. Data pages are 64 K words long, with a total of 256 pages. Bits $31-8$ are reserved; you should always keep these set to 0 (cleared).

### 3.1.4 Index Registers (IRO, IR1)

The 32-bit index registers (IRO and IR1) are used by the ARAU for indexing the address. Refer to Chapter 5 for detailed information and examples of the use of index registers in addressing.

### 3.1.5 Block Size Register (BK)

The 32-bit block size register (BK) is used by the ARAU in circular addressing to specify the data block size (see Section 5.3 on page 5-24).

### 3.1.6 System Stack Pointer (SP)

The system stack pointer (SP) is a 32-bit register that contains the address of the top of the system stack. The SP always points to the last element pushed onto the stack. The SP is manipulated by interrupts, traps, calls, returns, and the PUSH, PUSHF, POP, and POPF instructions. Pushes and pops of the stack perform preincrement and postdecrement, respectively, on all 32 bits of the stack pointer. However, only the 24 LSBs are used as an address. Refer to Section 5.5 on page 5-31 for information about system stack management.

### 3.1.7 Status Register (ST)

The status register (ST) contains global information relating to the state of the CPU. Operations usually set the condition flags of the status register according to whether the result is 0 , negative, etc. This includes register load and store operations as well as arithmetic and logical functions. When the status register is loaded, however, the contents of the source operand replace the current contents bit-for-bit, regardless of the state of any bits in the source operand. Therefore, following a load, the contents of the status register are identically equal to the contents of the source operand. This allows the status register to be saved easily and restored. At system reset, 0 is written to this register.

Figure 3-3 shows the format of the status register. Table 3-2 defines the status register bits, their names, and their functions.

Figure 3-3. Status Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x $x$ | xX | XX | XX | XX | XX | XX | xX | XX | x $\times$ | XX | Xx | x $\times$ | XX | xx | XX |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| xX | XX | GIE | CC | CE | CF | XX | RM | OVM | LUF | LV | UF | N | Z | V | C |
|  |  | W | RW | AW | RW |  | RW | RW | RW | RW | RW | RM | RN | RW | RM |

Notes: 1) $x x=$ reserved bit, read as 0
2) $R=$ read, $W=$ write

## Table 3-2. Status Register Bits Summary

| Bit | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| $0 \dagger$ | C | 0 | Carry flag |
| $1 \dagger$ | V | 0 | Overfiow flag |
| $2{ }^{\dagger}$ | Z | 0 | Zero flag |
| $3{ }^{\dagger}$ | N | 0 | Negative flag |
| $4{ }^{\dagger}$ | UF | 0 | Floating-point underflow flag |
| $5{ }^{\dagger}$ | LV | 0 | Latched overfilow flag |
| $6{ }^{\dagger}$ | LUF | 0 | Latched floating-point underflow flag |
| 7 | OVM | 0 | Overflow mode flag. This flag affects only the integer operations. If OVM $=0$, the overflow mode is turned off; integer results that overflow are treated in no special way. If $\mathrm{OVM}=1$, <br> a) integer results overflowing in the positive direction are set to the most positive 32-bit twos-complement number (7FFFFFFFFh), and <br> b) integer results overflowing in the negative direction are set to the most negative 32 -bit twos-complement number ( 80000000 h ). <br> Note that the function of $V$ and LV is independent of the setting of OVM. |
| 8 | RM | 0 | Repeat mode flag. If $R M=1$, the $P C$ is being modified in either the repeat-block or repeat-single mode. |
| 9 | Reserved | 0 | Read as 0 |
| 10 | CF | 0 | Cache freeze. When CF = 1 , the cache is frozen. If the cache is enabled (CE = 1), fetches from the cache are allowed, but no modification of the state of the cache is performed. This function can be used to save frequently used code resident in the cache. At reset, 0 is written to this bit. Cache clearing $(C C=1)$ is allowed when $C F=0$. |
| 11 | CE | 0 | Cache enable. CE = 1 enables the cache, allowing the cache to be used according to the least recently used (LRU) cache algorithm. CE $=0$ disables the cache; no update or modification of the cache can be performed. No fetches are made from the cache. This function is useful for system debugging. At system reset, 0 is written to this bit. Cache clearing $(C C=1)$ is allowed when $C E=0$. |
| 12 | CC | 0 | Cache clear. CC = 1 invalidates all entries in the cache. This bit is always cleared after it is written to and thus always read as 0 . At reset, 0 is written to this bit. |
| 13 | GIE | 0 | Global interrupt enable. If GIE $=1$, the CPU responds to an enabled interrupt. If $\mathrm{GIE}=0$, the CPU does not respond to an enabled interrupt. |
| 15-14 | Reserved | 0 | Read as 0 |
| 31-16 | Reserved | 0-0 | Value undefined |

[^1]
### 3.1.8 CPU/DMA Interrupt Enable Register (IE)

The CPU/DMA interrupt enable register (IE) is a 32-bit register (see Figure 3-4). The CPU interrupt enable bits are in locations $10-0$. The direct memory access (DMA) interrupt enable bits are in locations 26-16. A 1 in a CPU/DMA IE register bit enables the corresponding interrupt. A 0 disables the corresponding interrupt. At reset, 0 is written to this register. Table 3-3 defines the register bits, the bit names, and the bit functions.

Figure 3-4. CPU/DMA Interrupt Enable Register (IE)

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | x $\times x$ |  | xx | $\begin{aligned} & \text { EDINT } \\ & \text { (DMA) } \end{aligned}$ | $\begin{aligned} & \text { ETINT1 } \\ & \text { (DMA) } \end{aligned}$ | $\begin{aligned} & \hline \text { ETINTO } \\ & \text { (DMA) } \end{aligned}$ | ERINT1 (DMA) | $\begin{aligned} & \text { EXINT1 } \\ & \text { (DMA) } \end{aligned}$ | $\begin{aligned} & \hline \text { ERINTO } \\ & \text { (DMA) } \end{aligned}$ | EXINTO (DMA) | EINT3 (DMA) | EINT2 (DMA) | EINT1 <br> (DMA) | $\begin{array}{\|l\|} \hline \text { EINTO } \\ \text { (DMA) } \end{array}$ |
|  |  |  |  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/ | R/W | R/W | RW | RM |


|  |  |  |  |  | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| xx |  | xx $x$ | $x x \mid x x$ |  | $\begin{aligned} & \text { EDINT } \\ & \text { (CPU) } \end{aligned}$ | $\begin{aligned} & \text { ETINT1 } \\ & \text { (CPU) } \end{aligned}$ | $\begin{aligned} & \text { ETINTO } \\ & \text { (CPU) } \end{aligned}$ | $\begin{aligned} & \text { ERINT1 } \\ & \text { (CPU) } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { EXINT1 } \\ \text { (CPU) } \end{array}$ | $\begin{array}{\|l\|} \hline \text { ERINTO } \\ \text { (CPU) } \end{array}$ | EXINTO (CPU) | $\begin{array}{\|l\|} \hline \text { EINT3 } \\ \text { (CPU) } \\ \hline \end{array}$ | $\begin{aligned} & \text { EINT2 } \\ & \text { (CPU) } \end{aligned}$ | $\begin{aligned} & \text { EINT1 } \\ & \text { (CPU) } \end{aligned}$ | $\begin{aligned} & \text { EINTO } \\ & \text { (CPU) } \end{aligned}$ |
|  |  |  |  |  | w | aw | RW | RN | RN | RN | RN |  |  |  |  |

Notes: 1) $x x=$ reserved bit, read as 0
2) $R=$ read, $W=$ write

## Table 3-3. IE Register Bits Summary

| Blt | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 0 | EINTO | 0 | Enable external interrupt 0 (CPU) |
| 1 | EINT1 | 0 | Enable external interrupt 1 (CPU) |
| 2 | EINT2 | 0 | Enable external interrupt 2 (CPU) |
| 3 | EINT3 | 0 | Enable external interrupt 3 (CPU) |
| 4 | EXINTO | 0 | Enable serial-port 0 transmit interrupt (CPU) |
| 5 | ERINTO | 0 | Enable serial-port 0 receive interrupt (CPU) |
| 6 | EXINT1 | 0 | Enable serial-port 1 transmit interrupt (CPU) |
| 7 | ERINT1 | 0 | Enable serial-port 1 receive interrupt (CPU) |
| 8 | ETINTO | 0 | Enable timer 0 interrupt (CPU) |
| 9 | ETINT1 | 0 | Enable timer 1 interrupt (CPU) |
| 10 | EDINT | 0 | Enable DMA controller interrupt (CPU) |
| 15-11 | Reserved | 0 | Value undefined |
| 16 | EINTO | 0 | Enable external interrupt 0 (DMA) |
| 17 | EINT1 | 0 | Enable external interrupt 1 (DMA) |
| 18 | EINT2 | 0 | Enable external interrupt 2 (DMA) |
| 19 | EINT3 | 0 | Enable external interrupt 3 (DMA) |
| 20 | EXINTO | 0 | Enable serial-port 0 transmit interrupt (DMA) |
| 21 | ERINTO | 0 | Enable serial-port 0 receive interrupt (DMA) |
| 22 | EXINT1 | 0 | Enable serial-port 1 transmit interrupt (DMA) |
| 23 | ERINT1 | 0 | Enable serial-port 1 receive interrupt (DMA) |
| 24 | ETINTO | 0 | Enable timer 0 interrupt (DMA) |
| 25 | ETINT1 | 0 | Enable timer 1 interrupt (DMA) |
| 26 | EDINT | 0 | Enable DMA controller interrupt (DMA) |
| 31-27 | Reserved | 0-0 | Value undefined |

### 3.1.9 CPU Interrupt Flag Register (IF)

Figure 3-5 shows the 32-bit CPU interrupt flag register (IF). A 1 in a CPU IF register bit indicates that the corresponding interrupt is set. The IF bits are set to 1 when an interrupt occurs. They may also be set to 1 through software to cause an interrupt. A 0 indicates that the corresponding interrupt is not set. If a 0 is written to an IF register bit, the corresponding interrupt is cleared. At reset, 0 is written to this register. Table 3-4 lists the bit fields, bit-field names, and bit-field functions of the CPU IF register.

Figure 3-5. CPU Interrupt-Flag Register (IF)

| $31 \quad 29 \quad 27$ | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Xx | XX | xX | XX | XX | XX | XX | XX | XX | XX | XX |


| 15 | 13 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

 1412 R/W R/W R/W R/W R/W R/W R/W R/W RW R/W R/W

Notes: 1) $x X=$ reserved bit, read as 0
2) $R=$ read, $W=$ write

Table 3-4. IF Register Bits Summary

| Bit | Name | Reset Value | Function |
| :---: | :---: | :---: | :--- |
| 0 | INT0 | 0 | External interrupt 0 flag |
| 1 | INT1 | 0 | External interrupt 1 flag |
| 2 | INT2 $^{2}$ | 0 | External interrupt 2 flag |
| 3 | INT3 | 0 | External interrupt 3 flag |
| 4 | XINT0 | 0 | Serial-port 0 transmit interrupt flag |
| 5 | RINT0 | 0 | Serial-port 0 receive interrupt flag |
| 6 | XINT1 $\dagger$ | 0 | Serial-port 1 transmit interrupt flag |
| 7 | RINT1 $\dagger$ | 0 | Serial-port 1 receive interrupt flag |
| 8 | TINT0 | 0 | Timer 0 interrupt flag |
| 9 | TINT1 | 0 | Timer 1 interrupt flag |
| 10 | DINT | 0 | DMA channel interrupt flag |
| $31-11$ | Reserved | $0-0$ | Value undefined |

[^2]
### 3.1.10 I/O Flags Register (IOF)

The I/O flags register (IOF) is shown in Figure 3-6 and controls the function of the dedicated external pins, XF0 and XF1. These pins can be configured for input or output. The pins can also be read from and written to. At reset, 0 is written to this register. Table 3-5 shows the bit fields, bit-field names, and bitfield functions.

Figure 3-6. I/O-Flag Register (IOF)

| 3130292827262524 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | XX | XX | XX | x x | XX | XX | XX | xx |


| 15141312111098 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | INXF1 | OUTXF1 | /OXF1 | xx | INXFO | OUTXFO | I/OXFO |  |
|  | R | R/W | R/W |  | R | R/W | RN |  |

Notes: 1) $x x=$ reserved bit, read as 0
2) $R=$ read, $W=$ write

## Table 3-5. IOF Register Bits Summary

| Blt | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 0 | Reserved | 0 | Read as 0 |
| 1 | İ/OXFO | 0 | If $\overline{\mathrm{I}} / \mathrm{OXFO}=0$, XFO is configured as a general-purpose input pin. <br> If $\bar{I} / O X F O=1, X F O$ is configured as a general-purpose output pin. |
| 2 | OUTXFO | 0 | Data output on XFO |
| 3 | INXFO | 0 | Data input on XFO. A write has no effect. |
| 4 | Reserved | 0 | Read as 0 |
| 5 | İ/OXF1 | 0 | If $\overline{1} / \mathrm{OXF} 1=0, \mathrm{XF} 1$ is configured as a general-purpose input pin. <br> If $\bar{I} / O X F 1=1, X F 1$ is configured as a general-purpose output pin. |
| 6 | OUTXF1 | 0 | Data output on XF1 |
| 7 | INXF1 | 0 | Data input on XF1. A write has no effect. |
| 31-8 | Reserved | 0-0 | Read as 0 |

### 3.1.11 Repeat-Count (RC) and Block-Repeat Registers (RS, RE)

The 32-bit repeat start address register (RS) contains the starting address of the block of program memory to be repeated when the CPU is operating in the repeat mode.

The 32-bit repeat end address register (RE) contains the ending address of the block of program memory to be repeated when the CPU is operating in the repeat mode.

## Note: RE < RS

If RE < RS, the block of program memory will not be repeated, and the code will not loop backwards. However, the ST(RM) bit remains set to 1.

The repeat-count register (RC) is a 32-bit register used to specify the number of times a block of code is to be repeated when a block repeat is performed. If RC contains the number $n$, the loop is executed $n+1$ times.

### 3.1.12 Program Counter (PC)

The PC is a 32-bit register containing the address of the next instruction to be fetched. While the program counter register is not part of the CPU register file, it can be modified by instructions that modify the program flow.

### 3.1.13 Reserved Bits and Compatiblity

To retain compatibility with future members of the TMS320C3x family of microprocessors, reserved bits that are read as 0 must be written as 0 . A reserved bit that has an undefined value must not have its current value modified. In other cases, you should maintain the reserved bits as specified.

### 3.2 Memory

The TMS320C3x's total memory space of 16M (million) 32-bit words contains program, data, and I/O space, allowing tables, coefficients, program code, or data to be stored in either RAM or ROM. In this way, you can maximize memory usage and allocate memory space as desired.

RAM blocks 0 and 1 are each $1 \mathrm{~K} \times 32$ bits. The ROM block is $4 \mathrm{~K} \times 32$ bits. Each on-chip RAM and ROM block is capable of supporting two CPU accesses in a single cycle. The separate program buses, data buses, and DMA buses allow for parallel program fetches, data reads/writes, and DMA operations. Chapter 9 covers this in detail.

### 3.2.1 TMS320C3x Memory Maps

The memory map depends on whether the processor is running in microprocessor mode (MC/MP or MCBL/ $\overline{M P}=0$ ) or microcomputer mode (MC/MP or MCBL/ $\overline{M P}=1$ ). The memory maps for these modes are similar (see Figure 3-7). Locations 800000h through 801FFFh are mapped to the expansion bus. When this region, available only on the TMS320C30, is accessed, $\overline{\text { MSTRB }}$ is active. Locations 802000h through 803FFFh are reserved. Locations 804000h through 805FFFh are mapped to the expansion bus. When this region, available only on the TMS320C30, is accessed, $\overline{\text { IOSTRB }}$ is active. Locations 806000h through 807FFFh are reserved. All of the memory-mapped peripheral registers are in locations 808000h through 8097FFh. In both modes, RAM block 0 is located at addresses 809800h through 809BFFh, and RAM block 1 is located at addresses 809C00h through 809FFFh. Memory locations 80A000h through OFFFFFFh are accessed over the primary external memory port (STRB active).

In microprocessor mode, the 4K on-chip ROM (TMS320C30) or boot loader (TMS320C31) is not mapped into the TMS320C3x memory map. As shown in Figure 3-7, locations Oh through 03Fh consist of interrupt vector, trap vector, and reserved locations, all of which are accessed over the primary external memory port ( $\overline{\mathrm{STRB}}$ active). Interrupt and trap vector locations are shown in Figure 3-9. Locations 040h-7FFFFFh and 80A000L-FFFFFFFh are also accessed over the primary external memory port.

In microcomputer mode, the 4K on-chip ROM (TMS320C30) or boot loader (TMS320C31) is mapped into locations Oh through OFFFh. There are 192 locations (Oh through BFh) within this block for interrupt vectors, trap vectors, and a reserved space. Locations 1000h-7FFFFFh are accessed over the primary external memory port (STRB active).

Reserved Spaces
Do not read and write to reserved portions of the TMS320C8x memory space and reserved perlpheral bus addresses. Doing so might cause the TMS320C3x to halt operation and require a system reset to restart.

Figure 3-7. TMS320C30 Memory Maps

(a) Microprocessor Mode

(b) Microcomputer Mode

Figure 3-8. TMS320C31 Memory Maps

(a) Microprocessor Mode

Boot 1-3 locations are used by the boot-loader function. See Section 3.4 for a complete description. All reserved memory locations are described in Table 2-5 on page 2-31.

### 3.2.2 TMS320C31 Memory Maps

Setting the TMS320C31 MCBL/MP pin determines the mode in which the TMS320C31 can function:

- Microprocessor mode (MCBL/MP $=0$ ), or
- Microcomputer/boot loader mode (MCBL/MP $=1$ )

The major difference between these two modes is their memory maps (see Figure 3-8). The program boot load feature is enabled when the MCBL/MP pin is driven high during reset.

Figure 3-8 shows the memory locations (internal and external) used by the boot loader to load the source program.

### 3.2.3 Reset/Interrupt/Trap Vector Map

The addresses for the reset, interrupt, and trap vectors are 00h-3Fh, as shown in Figure 3-9. The reset vector contains the address of the reset routine.

## Microprocessor and Microcomputer Modes

In the microprocessor mode of the TMS320C30 and TMS320C31 and the microcomputer mode of the TMS320C30, the interrupt and trap vectors stored in locations Oh -3Fh are the addresses of the starts of the respective interrupt and trap routines. For example, at reset, the content of memory location 00h (reset vector) is loaded into the PC, and execution begins from that address. See Figure 3-9.

## Microcomputer/Boot Loader Mode

In the microcomputer/boot loader mode of the TMS320C31, the interrupt and trap vectors stored in locations 809FC1h-809FFFh are branch instructions to the start of the respective interrupt and trap routines. See Figure 3-10.

Figure 3-9. Reset, Interrupt, and Trap-Vector Locations for the TMS320C30/TMS320C31 Microprocessor Mode

| 00h | RESET |
| :---: | :---: |
| 01h | INTO |
| 02h | INT1 |
| 03h | INT2 |
| 04h | INT3 |
| 05h | XINTO |
| 06h | RINTO |
| 07h | XINT1 $\dagger$ |
| 08h | RINT1 $\dagger$ |
| 09h | TINTO |
| OAh | TINT1 |
| 0Bh | DINT |
| $\begin{aligned} & 0 \mathrm{Ch} \\ & \text { 1Fh } \end{aligned}$ | RESERVED |
| 20h | TRAP 0 |
|  | - |
| 3Bh | TRAP 27 |
| 3Ch | TRAP 28 (Reserved) |
| 3Dh | TRAP 29 (Reserved) |
| 3Eh | TRAP 30 (Reserved) |
| 3Fh | TRAP 31 (Reserved) |

$\dagger$ Reserved on TMS320C31
Note: Traps 28-31
Traps 28-31 are reserved; do not use them.

Figure 3-10. Interrupt and Trap Branch Instructions for the TMS320C31 Microcomputer Mode

| 809FC1h | $\overline{\text { INTO }}$ |
| :---: | :---: |
| 809FC2h | $\overline{\text { INT1 }}$ |
| 809FC3h | INT2 |
| 809FC4h | $\overline{\text { INT3 }}$ |
| 809FC5h | XINTO |
| 809FC6h | RINTO |
| 809FC7h | XINT1 |
| 809FC8h | RINT1 |
| 809FC9h | TINTO |
| 809FCAh | TINT1 |
| 809FCBh | DINT |
| $\begin{aligned} & \text { 809FCC- } \\ & \text { 809FDFh } \end{aligned}$ | RESERVED |
| 809FEOh | TRAPO |
| 809FE1h | TRAP1 |
|  | - |
| 809FFBh | TRAP27 |
| 809FFCh | TRAP28 (Reserved) |
| 809FFDh | TRAP29 (Reserved) |
| 809FFEh | TRAP30 (Reserved) |
| 809FFFh | TRAP31 (Reserved) |

## Note: Traps 28-31

Traps 28-31 are reserved; do not use them.

### 3.2.4 Peripheral Bus Map

The memory-mapped peripheral registers are located starting at address 808000h. The peripheral bus memory map is shown in Figure 3-11. Each peripheral occupies a 16-word region of the memory map. Locations 808010h through 80801Fh and locations 808070h through 8097FFh are reserved.

Figure 3-11. Peripheral Bus Memory Map

| 808000h 80800Fh | DMA Controller Registers (16) |
| :---: | :---: |
| $\begin{aligned} & \text { 80800Fh } \\ & \text { 808010h } \end{aligned}$ | Reserved |
| $\begin{aligned} & \text { 80801Fh } \\ & 808020 \mathrm{~h} \end{aligned}$ | (16) |
|  | Timer 0 Registers |
| $\begin{aligned} & \text { 80802Fh } \\ & 808030 \mathrm{~h} \end{aligned}$ | (16) |
|  | Timer 1 Registers |
| $\begin{aligned} & \text { 80803Fh } \\ & \text { 808040h } \end{aligned}$ | (16) |
|  | Serial-Port 0 Registers |
| $\begin{aligned} & \text { 80804Fh } \\ & \text { 808050h } \end{aligned}$ | (16) |
|  | Serial-Port 1 Registers ${ }^{\dagger}$ |
| $\begin{aligned} & \text { 80805Fh } \\ & 808060 \mathrm{~h} \end{aligned}$ | (16) |
|  | Primary and Expansion Port |
| $\begin{aligned} & \text { 80806Fh } \\ & \text { 808070h } \end{aligned}$ | Registers (16) |
|  | Reserved |
| 8097FFh |  |
|  | eserved on TMS320C31 |

### 3.3 Instruction Cache

A $64 \times 32$-bit instruction cache facilitates maximum system performance by storing sections of code that can be fetched when the device repeatedly accesses time-critical code. This reduces the number of off-chip accesses necessary and allows code to be stored off-chip in slower, lower-cost memories. The cache also frees external buses from program fetches so that they can be used by the DMA or other system elements.

The cache can operate automatically, with no user intervention. Subsection 3.3.2 describes a form of the least recently used (LRU) cache update algorithm.

### 3.3.1 Cache Architecture

The instruction cache (see Figure 3-12) contains 64 32-bit words of RAM; it is divided into two 32-word segments. Associated with each segment is a 19-bit segment start address (SSA) register. For each word in the cache, there is a corresponding single bit: present $(P)$ flag.

Figure 3-12. Instruction Cache Architecture


When the CPU requests an instruction word from external memory, the cache algorithm checks to determine whether the word is already contained in the instruction cache. Figure 3-13 shows the partitioning of an instruction address as used by the cache control algorithm. The algorithm uses the 19 most significant bits (MSBs) of the instruction address to select the segment; the five least significant bits (LSBs) define the address of the instruction word within the pertinent segment. The algorithm compares the 19 MSBs of the instruction address with the two SSA registers. If there is a match, the algorithm checks the relevant $P$ flag. The $P$ flag indicates whether a word within a particular segment is already present in cache memory.

Figure 3-13. Address Partitioning for Cache Control Algorithm


If there is no match, one of the segments must be replaced by the new data. The segment replaced in this circumstance is determined by the LRU algorithm. The LRU stack (see Figure 3-12) is maintained for this purpose.

The LRU stack determines which of the two segments qualifies as the least recently used after each access to the cache; therefore, the stack contains either 0,1 or 1,0 . Each time a segment is accessed, its segment number is removed from the LRU stack and pushed onto the top of the LRU stack. Therefore, the number at the top of the stack is the most recently used segment number, and the number at the bottom of the stack is the least recently used segment number.

At system reset, the LRU stack is initialized with 0 at the top and 1 at the bottom. All $P$ flags in the instruction cache are cleared.

When a replacement is necessary, the least recently used segment is selected for replacement. Also, the 32 P flags for the segment to be replaced are set to 0 , and the segment's SSA register is replaced with the 19 MSBs of the instruction address.

### 3.3.2 Cache Algorithm

When the TMS320C3x requests an instruction word from external memory, one of two possible actions occurs: a cache hit or a cache miss.

Cache Hit. The cache contains the requested instruction, and the following actions occur:

1) The instruction word is read from the cache.
2) The number of the segment containing the word is removed from the LRU stack and pushed to the top of the LRU stack, thus moving the other segment number to the bottom of the stack.
$\square$ Cache Miss. The cache does not contain the instruction. Following are the types of cache miss:

- Word miss. The segment address register matches the instruction address, but the relevant $P$ flag is not set. The following actions occur in parallel:
- The instruction word is read from memory and copied into the cache.
- The number of the segment containing the word is removed from the LRU stack and pushed to the top of the LRU stack, thus moving the other segment number to the bottom of the stack.
- The relevant $P$ flag is set.
- Segment miss. Neither of the segment addresses matches the instruction address. The following actions occur in parallel:
- The least recently used segment is selected for replacement. The P flags for all 32 words are cleared.
- The SSA register for the selected segment is loaded with the 19 MSBs of the address of the requested instruction word.
- The instruction word is fetched and copied into the cache. It goes into the appropriate word of the least recently used segment. The P flag for that word is set to 1 .
- The number of the segment containing the instruction word is removed from the LRU stack and pushed to the top of the LRU stack, thus moving the other segment number to the bottom of the stack.

Only instructions may be fetched from the program cache. All reads and writes of data in memory bypass the cache. Program fetches from internal memory do not modify the cache and do not generate cache hits or misses. The program cache is a single-access memory block. Dummy program fetches (i.e., following a branch) are treated by the cache as valid program fetches and can generate cache misses and cache updates.
Take care when using self-modifying code. If an instruction resides in cache and the corresponding location in primary memory is modified, the copy of the instruction in cache is not modified.

You can use the cache more efficiently by aligning program code on 32-word address boundaries. Do this with the ALIGN directive when coding assembly language.

### 3.3.3 Cache Control Bits

Three cache control bits are located in the CPU status register:
$\square$ Cache Clear Bit (CC). Writing a 1 to the cache clear bit (CC) invalidates all entries in the cache. All P flags in the cache are cleared. The CC bit is always cleared after the cache is cleared. It is therefore always read as a 0 . At reset, the cache is cleared and 0 is written to this bit.

- Cache Enable Bit (CE). Writing a 1 to this bit enables the cache. When enabled, the cache is used according to the previously described cache algorithm. Writing a 0 to the cache enable bit disables the cache; no updates or modification of the cache can be performed. Specifically, no SSA register updates are performed, no P flags are modified (unless $\mathrm{CC}=1$ ), and the LRU stack is not modified. Writing a 1 to $C C$ when the cache is disabled clears the cache, and, thus, the P flags. No fetches are made from the cache when the cache is disabled. At reset, 0 is written to this bit.
- Cache Freeze Bit (CF). When CF = 1, the cache is frozen. If, in addition, the cache is enabled, fetches from the cache are allowed, but no modification of the state of the cache is performed. Specifically, no SSA register updates are performed, no $P$ flags are modified (unless CC=1), and the LRU stack is not modified. You can use this function to keep frequently used code resident in the cache. Writing a 1 to CC when the cache is frozen clears the cache, and, thus, the P flags. At reset, 0 is written to this bit.

Table 3-6 defines the effect of the CE and CF bits used in combination.
Table 3-6. Combined Effect of the CE and CF Bits

| CE | CF | Effect |
| :---: | :---: | :--- |
| 0 | 0 | Cache not enabled |
| 0 | 1 | Cache not enabled |
| 1 | 0 | Cache enabled and not frozen |
| 1 | 1 | Cache enabled and frozen |

### 3.4 Using the TMS320C31 Boot Loader

This section describes how to use the TMS320C31 microcomputer/boot loader (MCBL/MP)function. This feature is unique to the TMS320C31 and is not available on the TMS320C30 devices. The source code for the boot loader is supplied in Appendix G.

### 3.4.1 Boot-Loader Operations

The boot loader lets you load and execute programs that are received from a host processor, inexpensive EPROMs, or other standard memory devices. The programs to be loaded either reside in one of three memory mapped areas identified as Boot 1, Boot 2, and Boot 3 (see the shaded areas of Figure 3-8), or they are received by means of the serial port.

User-definable byte, half-word, and word-data formats, as well as 32-bit fixed burst loads from the TMS320C31 serial port, are supported. See Section 8.2 on page 8-13 for a detailed description of the serial-port operation.

### 3.4.2 Invoking the Boot Loader

The boot-loader function is selected by resetting the processor while driving the MCBL/ $\overline{M P}$ pin high. Use interrupt pins $\overline{\mathrm{NT} 3}-\overline{\mathrm{NTO}}$ to set the mode of the boot load operation. Figure 3-14 shows the flow of this operation, which depends on the mode selected (external memory or serial boot). Figure 3-15 shows memory load operations; Figure 3-16 shows serial port load operations.

Figure 3-14. Boot-Loader-Mode Selection Flowchart


Figure 3-15. Boot-Loader Memory-Load Flowchart


Figure 3-16. Boot-Loader Serial-Port Load-Mode Flowchart


### 3.4.3 Mode Selection

After reset, the loader mode is determined by polling the status of the INT3-INTO bits of the IF register. The bits are polled in the order described in the flowchart in Figure 3-14 on page 3-27. Table 3-7 lists the mode options and the interrupt that you can use to set the particular mode. The interrupt can be driven any time after the RESET pin has been deasserted. Unless only one interrupt flag bit is set (INTO, INT1, INT2, or INT3), the boot mode cannot be guaranteed.

Table 3-7. Loader Mode Selection

| Active Interrupt | Loader Mode | Memory Addresses |
| :---: | :--- | :--- |
| $\overline{\mathrm{INTO}}$ | External memory | Boot 1 address 0x001000 |
| $\overline{\mathrm{INT1}}$ | External memory | Boot 2 address 0x400000 |
| $\overline{\mathrm{INT} 2}$ | External memory | Boot 3 address 0xFFF000 |
| $\overline{\mathrm{INT3}}$ | 32-bit serial | Serial port 0 |

### 3.4.4 External Memory Loading

Table 3-8 shows and describes the information that you must specify to define boot memory organization ( 8,16 , or 32 bits), the code block size, the load destination address, and memory access timing control for the boot memory. You must specify this information before a source program can be externally loaded.

This information must be specified in the first four locations of the Boot 1, Boot 2 , or Boot 3 areas. The header is followed by the data or program code that is the block size in length.

Table 3-8. External Memory Loader Header

| Location | Description | Valid Data Entries |
| :---: | :--- | :--- |
| 0 | Boot memory type (8, 16, or 32) | $0 \times 8,0 \times 10$, or 0x20 specified as a 32-bit number |
| 1 | Boot memory configuration <br> (defined \# of wait states, etc.) | See Chapter 7 for valid bus-control register entries. |
| 2 | Program block size (blk) | Any value $0<$ blk <224 |
| 3 | Destination address | Any valid TMS320C31 24-bit address |
| 4 | Program code starts here | Any 32-bit data value or valid TMS320C3x instruction |

The loader fetches 32 bits of data for each specified location, regardless of what memory configuration width is specified. The data values must reside within or be written to memory, beginning with the value of least significance for each 32 bits of information.

### 3.4.5 Examples of External Memory Loads

Example 3-1, Example 3-2, and Example 3-3 show memory images for byte-wide, 16 -bit-wide, and 32-bit-wide configured memory.

These examples assume the following:
$\square$ An INTO signal was detected after reset was deasserted (signifying an external memory load from Boot 1).
$\square$ The loader header resides at memory location 0x1000 and defines the following:

Boot memory type EPROMs that require two wait states and $S W W=11$,

- A loader destination address at the beginning of the TMS320C31's internal RAM Block 1, and
- A single block of memory that is $0 \times 1 F F$ in length.

Example 3-1.Byte-Wide Configured Memory

| Address | Value | Comments |
| :--- | :--- | :--- |
| $0 \times 1000$ | $0 \times 08$ | Memory width $=8$ bits |
| $0 \times 1001$ | $0 \times 00$ |  |
| $0 \times 1002$ | $0 \times 00$ |  |
| $0 \times 1003$ | $0 \times 00$ |  |
| $0 \times 1004$ | $0 \times 58$ | Memory type $=$ SWW $=11$, WCNT $=2$ |
| $0 \times 1005$ | $0 \times 10$ |  |
| $0 \times 1006$ | $0 \times 00$ |  |
| $0 \times 1007$ | $0 \times 00$ |  |
| $0 \times 1008$ | $0 \times F F$ | Program code size $=0 \times 1$ FF |
| $0 \times 1009$ | $0 \times 01$ |  |
| $0 \times 100 \mathrm{~A}$ | $0 \times 00$ |  |
| $0 \times 100 B$ | $0 \times 00$ |  |
| $0 \times 100 \mathrm{C}$ | $0 \times 00$ | Program load starting address $=0 \times 809 C 00$ |
| $0 \times 100 \mathrm{D}$ | $0 \times 9 \mathrm{C}$ |  |
| $0 \times 100 \mathrm{E}$ | $0 \times 80$ |  |
| $0 \times 100 \mathrm{~F}$ | $0 \times 00$ |  |

## Example 3-2.16-Bit-Wide Configured Memory

| Address | Value | Comments |
| :--- | :--- | :--- |
| $0 \times 1000$ | $0 \times 10$ | Memory width $=16$ |
| $0 \times 1001$ | $0 \times 0000$ |  |
| $0 \times 1002$ | $0 \times 1058$ | Memory type $=\mathrm{SWW}=11$, WCNT $=2$ |
| $0 \times 1003$ | $0 \times 0000$ |  |
| $0 \times 1004$ | $0 \times 1 \mathrm{FF}$ | Program code size $=0 \times 1 \mathrm{FF}$ |
| $0 \times 1005$ | $0 \times 0000$ |  |
| $0 \times 1006$ | $0 \times 9 \mathrm{C} 00$ | Program load starting address $=0 \times 809 \mathrm{C} 00$ |
| $0 \times 1007$ | $0 \times 0080$ |  |

## Example 3-3.32-Bit-Wide Configured Memory

| Address | Value | Comments |
| :--- | :--- | :--- |
| $0 \times 1000$ | $0 \times 00000020$ | Memory width $=32$ |
| $0 \times 1001$ | $0 \times 00001058$ | Memory type $=$ SWW $=11$, WCNT $=2$ |
| $0 \times 1002$ | $0 \times 000001 \mathrm{FF}$ | Program code size $=0 \times 1 \mathrm{FF}$ |
| $0 \times 1003$ | $0 \times 00809 \mathrm{C} 00$ | Program load starting address $=0 \times 809 \mathrm{C} 00$ |

After reading the header, the loader transfers blk, 32-bit words beginning at a specified destination address. Code blocks require the same byte and halfword ordering conventions. The loader can also load multiple code blocks at different address destinations.

After loading all code blocks, the boot loader branches to the destination address of the first block loaded and begins program execution. Consequently, the first code block loaded should be a start-up routine to access the other loaded programs.

Each code block has the following header:

```
BLK size
Destination address
```

1st location
2nd location

End the loader function and begin execution of the first code block by appending the value of $0 \times 00000000$ to the last block.

It is assumed that at least one block of code will be loaded when the loader is invoked. Initial loader invocation with a block size of 0x00000000 produces unpredictable results.

### 3.4.6 Serial-Port Loading

Boot loads, by way of the TMS320C31 serial port, are selected by driving the $\overline{\mathrm{NT} 3}$ pin active (low) following reset. The loader automatically configures the serial port for 32 -bit fixed-burst-mode reads. It is interrupt-driven by the frame synchronization receive (FSR) signal. You cannot change this mode for boot loads. Your hardware must externally generate the serial-port clock and FSR.

As in parallel loading, a header must precede the actual program to be loaded. However, you need only apply the block size and destination address because the loader and your hardware have predefined serial-port speed and data format (i.e., skip data words 0 and 1 from Table 3-8).

The transferred data-bit order must begin with the MSB and end with the LSB.

### 3.4.7 Interrupt and Trap-Vector Mapping

Unlike the microprocessor mode, the microcomputer/boot-loader (MCBL) mode uses a dual-vectoring scheme to service interrupt and trap requests. Dual vectoring was implemented to ensure code compatibility with future versions of TMS320C3x devices.

In a dual-vectoring scheme, branch instructions to an address, rather than di-rect-interrupt vectoring, are used. The normal interrupt and trap vectors are defined to vector to the last 63 locations in the on-chip RAM, starting at address 809FC1h. When the loader is invoked, the last 63 locations in RAM Block 1 of the TMS320C31 are assumed to contain branch instructions to the interrupt source routines.

Take care to ensure that these locations are not inadvertently overwritten by loaded program or data values.

Table 3-9 shows the MCBL/ $\overline{M P}$ mode interrupt and trap instruction memory maps.

Table 3-9. TMS320C31 Interrupt and Trap Memory Maps

| Address | Description |
| :--- | :--- |
| 809FC1 | $\overline{\text { INT0 }}$ |
| 809FC2 | $\overline{\text { INT1 }}$ |
| 809FC3 | $\overline{\text { INT2 }}$ |
| 809FC4 | $\overline{\text { INT3 }}$ |
| 809FC5 | $\overline{\text { XINT0 }}$ |
| 809FC6 | $\overline{\text { RINT0 }}$ |
| 809FC7 | Reserved |
| 809FC8 | Reserved |
| 809FC9 | $\overline{\text { TINT0 }}$ |
| 809FCA | $\overline{\text { TINT1 }}$ |
| 809FCB | $\overline{\text { DINT0 }}$ |
| 809FCC-809FDF | Reserved |
| 809FE0 | $\overline{\text { TRAP0 }}$ |
| 809FE1 | $\overline{\text { TRAP1 }}$ |
| $\bullet$ |  |
| • |  |
| • |  |
| 809FFB |  |
| 809FFC-809FFF |  |

### 3.4.8 Precautions

The boot loader builds a one-word-deep stack, starting at location 809801h.

Avold loading code at location 809801 h .

The interrupt flags are not reset by the boot-loader function. If pending interrupts are to be avoided when interrupts are enabled, clear the IF register before enabling interrupts.

The MCBL/MP pin should remain high during the entire boot-loader execution, but it can be changed subsequently at any time. The TMS320C31 does not need to be reset after the MCBL/MP pin is changed. During the change, the TMS320C31 should not access addresses Oh-FFFh.


## Chapter 4

## Data Formats and Floating-Point Operation

In the TMS320C3x architecture, data is organized into three fundamental types: integer, unsigned-integer, and floating-point. The terms integer and signed-integer are considered to be equivalent. The TMS320C3x supports short and single-precision formats for signed and unsigned integers. It also supports short, single-precision, and extended-precision formats for float-ing-point data.

Floating-point operations make fast, trouble-free, accurate, and precise computations. Specifically, the TMS320C3x implementation of floating-point arithmetic facilitates floating-point operations at integer speeds while preventing problems with overflow, operand alignment, and other burdensome tasks common in integer operations.

This chapter discusses in detail the data formats and floating-point operations supported in the TMS320C3x. Major topics in this section are as follows:

## Topic

Page
4.1 Integer Formats ..... 4-2
4.2 Unsigned-Integer Formats ..... 4-3
4.3 Floating-Point Formats ..... 4-4
4.4 Floating-Point Multiplication ..... 4-10
4.5 Floating-Point Addition and Subtraction ..... 4-14
4.6. Normalization Using the NORM Instruction ..... 4-18
4.7 Rounding: The RND Instruction ..... 4-20
4.8 Floating-Point-to-Integer Conversion ..... 4-22
4.9. Integer-to-Floating-Point Conversion ..... 4-24

### 4.1 Integer Formats

The TMS320C3x supports two integer formats: a 16-bit short integer format and a 32-bit single-precision integer format. When extended-precision registers are used as integer operands, only bits 31-0 are used; bits 39-32 remain unchanged and unused.

### 4.1.1 Short-Integer Format

The short integer format is a 16-bit two's complement integer format for immediate integer operands. For those instructions that assume integer operands, this format is sign-extended to 32 bits (see Figure 4-1). The range of an integer si, represented in the short integer format, is $-2^{15} \leq s i \leq 2^{15}-1$. In Figure 4-1, $s=$ signed bit.

Figure 4-1. Short Integer Format and Sign Extension of Short Integers

(a) Short Integer Format

(b) Sign Extension of a Short Integer

### 4.1.2 Single-Precision Integer Format

In the single-precision integer format, the integer is represented in two's complement notation. The range of an integer $s p$, represented in the single-precision integer format, is $-2^{31} \leq s p \leq 2^{31}-1$. Figure 4-2 shows the single-precision integer format.

Figure 4-2. Single-Precision Integer Format


### 4.2 Unsigned-Integer Formats

The TMS320C3x supports two unsigned-integer formats: a 16 -bit short format and a 32 -bit single-precision format. In extended-precision registers, the un-signed-integer operands use only bits $31-0$; bits $39-32$ remain unchanged.

### 4.2.1 Short Unsigned-Integer Format

Figure 4-3 shows the16-bit, short, unsigned-integer format for immediate un-signed-integer operands. For those instructions that assume unsigned-integer operands, this format is zero-filled to 32 bits. In Figure 4-3, $x=$ most significant bit (MSB) (1 or 0).

Figure 4-3. Short Unsigned-Integer Format and Zero Fill

(a) Short Unsigned-Integer Format

(b) Zero Fill of a Short Unsigned Integer

### 4.2.2 Single-Precision Unsigned-Integer Format

In the single-precision unsigned-integer format, the number is represented as a 32-bit value, as shown in Figure 4-4.

Figure 4-4. Single-Precision Unsigned-Integer Format

### 4.3 Floating-Point Formats

All TMS320C3x floating-point formats consist of three fields: an exponent field (e), a single-bit sign field ( s ), and a fraction field ( f ). These are stored as shown in Figure 4-5. The exponent field is a two's complement number. The sign field and fraction field may be considered one unit and referred to as the mantissa field (man). The two's complement fraction is combined with the sign bit and the implied most significant bit to create the mantissa. The mantissa represents a normalized two's complement number. A normalized representation implies a most significant nonsign bit, thus providing additional precision. The value of a floating-point number $x$ as a function of the fields $e, s$, and $f$ is given as
$x=01 . f \times 2^{e} \quad$ if $s=0$, or if the leading 0 is the sign bit and the 1 is the implied most significant nonsign bit
$10 . f \times 2^{e} \quad$ if $s=1$, or if the leading 1 is the sign bit and the 0 is the implied most significant nonsign bit
0 if e = most negative two's complement value of the specified exponent field width

Figure 4-5. Generic Floating-Point Format


Note: $\quad e=$ exponent field
$\mathbf{s}=$ single-bit sign field
$f=$ fraction field

Three floating-point formats are supported on the TMS320C3x. The first is a short floating-point format for immediate floating-point operands, consisting of a 4-bit exponent, a sign bit, and an 11-bit fraction. The second is a single-precision format consisting of an 8 -bit exponent, a sign bit, and a 23 -bit fraction. The third is an extended-precision format consisting of an 8 -bit exponent, a sign bit, and a 31-bit fraction.

### 4.3.1 Short Floating-Point Format

In the short floating-point format, floating-point numbers are represented by a two's complement 4-bit exponent field (e) and a two's complement 12-bit mantissa field (man) with an implied most significant nonsign bit. See Figure 4-6.

Figure 4-6. Short Floating-Point Format


Operations are performed with an implied binary point between bits 11 and 10. When the implied most significant nonsign bit is made explicit, it is located to the immediate left of the binary point. The floating-point two's complement number $x$ in the short floating-point format is given by the following:

$$
\begin{array}{ll}
x=01 . f \times 2^{e} & \text { if } s=0 \\
10 . f \times 2^{e} & \text { if } s=1
\end{array}
$$

0 if $\mathrm{e}=-8$
You must use the following reserved values to represent 0 in the short float-ing-point format:
$\theta=-8$
$\mathrm{s}=0$
$f=0$
The following examples illustrate the range and precision of the short float-ing-point format:

Most Positive: $\quad x=\left(2-2^{-11}\right) \times 2^{7}=2.5594 \times 10^{2}$
Least Positive: $\quad x=1 \times 2^{-7}=7.8125 \times 10^{-3}$
Least Negative: $\quad x=\left(-1-2^{-11}\right) \times 2^{-7}=-7.8163 \times 10^{-3}$
Most Negative: $\quad x=-2 \times 2^{7}=-2.5600 \times 10^{2}$

### 4.3.2 Single-Precision Floating-Point Format

In the single-precision format, the floating-point number is represented by an 8-bit exponent field (e) and a two's complement 24-bit mantissa field (man) with an implied most significant nonsign bit. See Figure 4-7.

Figure 4-7. Single-Precision Floating-Point Format


Operations are performed with an implied binary point between bits 23 and 22. When the implied most significant nonsign bit is made explicit, it is located to the immediate left of the binary point. The floating-point number $x$ is given by the following:

$$
\begin{array}{ll}
x=01 . f \times 2^{e} & \text { if } s=0 \\
10 . f \times 2^{e} & \text { if } s=1 \\
0 & \text { if } e=-8
\end{array}
$$

You must use the following reserved values to represent 0 in the single-precision floating-point format:
$e=-128$
$s=0$
$f=0$
The following examples illustrate the range and precision of the single-precision floating-point format.

Most Positive: $\quad x=\left(2-2^{-23}\right) \times 2^{127}=3.4028234 \times 10^{38}$
Least Positive: $\quad X=1 \times 2^{-127}=5.8774717 \times 10^{-39}$
Least Negative: $\quad x=\left(-1-2^{-23}\right) \times 2^{-127}=-5.8774724 \times 10^{-39}$
Most Negative: $\quad x=-2 \times 2^{127}=-3.4028236 \times 10^{38}$

### 4.3.3 Extended-Precision Floating-Point Format

In the extended-precision format, the floating-point number is represented by an 8-bit exponent field (e) and a 32-bit mantissa field (man) with an implied most significant nonsign bit. See Figure 4-8.

Figure 4-8. Extended-Precision Floating-Point Format


Operations are performed with an implied binary point between bits 31 and 30 . When the implied most significant nonsign bit is made explicit, it is located to the immediate left of the binary point. The floating-point number $x$ is given by the following:

$$
\begin{array}{cl}
x= & 01 . f \times 2^{e} \\
10 . f \times 2^{e} & \text { if } s=0 \\
0 & \text { if } s=1 \\
0 & \text { if }=-128
\end{array}
$$

You must use the following reserved values to represent 0 in the extended-precision floating-point format:
$\theta=-128$
$\mathrm{s}=0$
$\mathrm{f}=0$
The following examples illustrate the range and precision of the extended-precision floating-point format:
Most Positive: $\quad \mathrm{x}=\left(2-2^{-23}\right) \times 2^{127}=3.4028234 \times 10^{38}$
Least Positive: $\quad x=1 \times 2^{-127}=5.8774717541 \times 10^{38}$
Least Negative: $\quad X=\left(-1-2^{-31}\right) \times 2^{-127}=-5.8774717569 \times 10^{-39}$
Most Negative: $\quad x=-2 \times 2^{127}=-3.4028236691 \times 10^{38}$

### 4.3.4 Conversion Between Floating-Point Formats

Floating-point operations assume several different formats for inputs and outputs. These formats often require conversion from one floating-point format to another (e.g., short floating-point format to extended-precision floating-point format). Format conversions occur automatically in hardware, with no overhead, as a part of the floating-point operations. Examples of the four conversions are shown in Figure 4-9, Figure 4-10, Figure 4-11, and Figure 4-12. When a floating-point format 0 is converted to a greater-precision format, it is always converted to a valid representation of 0 in that format. In Figure 4-9, Figure 4-10, Figure 4-11, and Figure 4-12, $s=$ sign bit of the exponent.

Figure 4-9. Converting From Short Floating-Point Format to Single-Precision Floating-Point Format

(a) Short Floating-Point Format

(b) Single-Precision Floating-Point Format

In this format, the exponent field is sign-extended, and the fraction field is filled with 0 s.

Figure 4-10. Converting From Short Floating-Point Format to Extended-Precision Floating-Point Format

(b) Extended-Precision Floating-Point Format

The exponent field in this format is sign-extended, and the fraction field is filled with 0 s.

Figure 4-11. Converting From Single-Precision Floating-Point Format to Extended-Precision Floating-Point Format

(b) Extended-Precision Floating-Point Format

The fraction field is filled with 0 s.
Figure 4-12. Converting From Extended-Precision Floating-Point Format to Single-Precision Floating-Point Format

(a) Extended-Precision Floating-Point Format

(b) Single-Precision Floating-Point Format

The fraction field is truncated.

### 4.4 Floating-Point Multiplication

A floating-point number $\alpha$ can be written in floating-point format as in the following formula:
$\alpha=\alpha($ man $) \times 2^{\alpha(\text { exp })}$
where:
$\alpha($ man $)$ is the mantissa and $\alpha(\exp )$ is the exponent.
The product of $\alpha$ and $b$ is $c$, defined as:
$c=\alpha \times b=\alpha($ man $) \times b($ man $) \times 2(\alpha($ exp $)+b(e x p))$
where:
$c($ man $)=\alpha($ man $) \times b($ man $)$, and
$c(\exp )=\alpha(\exp )+b(\exp )$
During floating-point multiplication, source operands are always assumed to be in the single-precision floating-point format. If the source of the operands is in short floating-point format, it is extended to the single-precision float-ing-point format. If the source of the operands is in extended-precision float-ing-point format, it is truncated to single-precision format. These conversions occur automatically in hardware with no overhead. All results of floating-point multiplications are in the extended-precision format. These multiplications occur in a single cycle.

A flowchart for floating-point multiplication is shown in Figure 4-13. In step 1, the 24 -bit source operand mantissas are multiplied, producing a 50 -bit result $\mathrm{c}(\mathrm{man})$. (Note that input and output data are always represented as normalized numbers.) In step 2, the exponents are added, yielding c(exp). Steps 3 through 6 check for special cases. Step 3 checks for whether $c$ (man) in exten-ded-precision format is equal to 0 . If c(man) is 0 , step 7 sets $\mathrm{c}($ exp) to -128 , thus yielding the representation for 0 .

Steps 4 and 5 normalize the result. If a right shift of 1 is necessary, then in step $8, \mathrm{c}(\mathrm{man})$ is right-shifted 1 bit, thus adding 1 to $\mathrm{c}(\exp )$. If a right shift of 2 is necessary, then in step $9, \mathrm{c}($ man $)$ is right-shifted 2 bits, thus adding 2 to $\mathrm{c}($ exp). Step 6 occurs when the result is normalized.

In step 10, c(man) is set in the extended-precision floating-point format. Steps 11 through 16 check for special cases of c(exp). If c(exp) has overflowed (step 11) in the positive direction, then step $14 \mathrm{sets} \mathrm{c}(\exp )$ to the most positive exten-ded-precision format value. If $\mathrm{c}(\exp )$ has overflowed in the negative direction, then step 14 sets $\mathbf{c}(\exp )$ to the most negative extended-precision format value. If $c$ (exp) has underflowed (step 12), then step 15 sets $c$ to 0 ; that is, $c$ (man) $=0$ and $c(\exp )=-128$.

Figure 4-13. Flowchart for Floating-Point Multiplication


Example 4-1, Example 4-2, Example 4-3, Example 4-4, and Example 4-5 illustrate how floating-point multiplication is performed on the TMS320C3x. For these examples, the implied most significant nonsign bit is made explicit.

## Example 4-1.Floating-Point Multiply (Both Mantissas = -2.0)

Let:
$\alpha=-2.0 \times 2^{\alpha(\exp )}=10.00000000000000000000000 \times 2^{\alpha(\exp )}$
$b=-2.0 \times 2^{b(\exp )}=10.00000000000000000000000 \times 2^{b(\exp )}$
where:
$\alpha$ and $b$ are both represented in binary form according to the normalized sing-le-precision floating-point format.

Then:

```
    10.000000000000000000000000 \times 2\alpha(exp)
\times10.0000000000000000000000000 < 2b(exp)
0100.000000000000000000000000000000000000000000000000\times2(\alpha(exp) +b(exp))
```

To place this number in the proper normalized format, it is necessary to shift the mantissa two places to the right and add 2 to the exponent. This yields:
$10.00000000000000000000000 \times 2^{\alpha(\exp )}$
$\times 10.00000000000000000000000 \times 2^{\text {b(exp) }}$
$01.0000000000000000000000000000000000000000000000 \times 2(\alpha(\exp )+b(\exp )+2)$
In floating-point multiplication, the exponent of the result may overflow. This can occur when the exponents are initially added or when the exponent is modified during normalization.

## Example 4-2.Floating-Point Multiply (Both Mantissas = 1.5)

Let:
$a=1.5 \times 2^{\alpha(\exp )}=01.10000000000000000000000 \times 2^{\alpha(\exp )}$
$b=1.5 \times 2^{b(e x p)}=01.10000000000000000000000 \times 2^{b(\exp )}$
where $a$ and $b$ are both represented in binary form according to the single-precision floating-point format. Then:
$01.10000000000000000000000 \times 2^{\alpha(\exp )}$
$\times 01.10000000000000000000000 \times 2$ (exp)
$0010.0100000000000000000000000000000000000000000000 \times 2(\alpha(\exp )+b(\exp ))$

To place this number in the proper normalized format, it is necessary to shift the mantissa one place to the right and add 1 to the exponent. This yields:

```
    \(01.10000000000000000000000 \times 2^{\alpha(\exp )}\)
\(\times 01.10000000000000000000000 \times 2^{b(e x p)}\)
\(01.00100000000000000000000000000000000000000000000 \times 2(\alpha(\exp )+b(\exp )+1)\)
```


## Example 4-3.Floating-Point Multiply (Both Mantissas = 1.0)

## Let:

$\alpha=1.0 \times 2^{\alpha(\exp )}=01.00000000000000000000000 \times 2^{\alpha(\exp )}$
$b=1.0 \times 2^{b(\exp )}=01.00000000000000000000000 \times 2^{b(\exp )}$
where $a$ and $b$ are both represented in binary form according to the single-precision floating-point format. Then:
$01.00000000000000000000000 \times 2^{\alpha(\exp )}$ $\times 01.00000000000000000000000 \times 2^{\text {b(exp) }}$
$0001.0000000000000000000000000000000000000000000000 \times 2(\alpha($ exp $)+b($ exp $))$
This number is in the proper normalized format. Therefore, no shift of the mantissa or modification of the exponent is necessary.

These examples have shown cases where the product of two normalized numbers can be normalized with a shift of 0 , 1, or 2 . For all normalized inputs with the floating-point format used by the TMS320C3x, a normalized result can be produced by a shift of 0,1 , or 2.

## Example 4-4.Floating-Point Multiply Between Positive and Negative Numbers

Let:
$\alpha=1.0 \times 2^{\alpha(\exp )}=01.00000000000000000000000 \times 2^{\alpha(\exp )}$
$b=-2.0 \times 2^{b(\exp )}=10.00000000000000000000000 \times 2^{b(\exp )}$
Then:

$$
\begin{aligned}
& \begin{array}{c}
01.00000000000000000000000 \times 2^{\alpha(\exp )} \\
\times 10.00000000000000000000000 \times 2^{b(e x p)}
\end{array} \\
& \text { The result is } \quad c=-2.0 \times 2^{(\alpha(\exp )+b(\exp ))}
\end{aligned}
$$

### 4.5 Floating-Point Addition and Subtraction

In floating-point addition and subtraction, two floating-point numbers $\alpha$ and $b$ can be defined as:

$$
\begin{aligned}
& \alpha=\alpha(\text { man }) \times 2 \alpha(\text { (exp }) \\
& b=b(\text { man }) \times 2 b(\text { exp })
\end{aligned}
$$

The sum (or difference) of $\alpha$ and $b$ can be defined as:

$$
\begin{aligned}
c= & \alpha \pm b \\
= & (\alpha(\text { man }) \pm(b(\text { man }) \times 2-(\alpha(\text { exp })-b(\text { exp })))) \times 2 \alpha(\text { exp }), \\
& \text { if } \alpha(\text { exp }) \geq b(\text { exp }) \\
= & ((\alpha(\operatorname{man}) \times 2-(b(\text { (exp })-\alpha(\text { exp }))) \pm b(\text { man })) \times 2 b(\text { exp }), \\
& \text { if } \alpha(\text { exp })<b(\text { exp })
\end{aligned}
$$

The flowchart for floating-point addition is shown in Figure 4-14. Since this flowchart assumes signed data, it is also appropriate for floating-point subtraction. In this figure, it is assumed that $\alpha(\exp ) \leq b(\exp )$. In step 1 , the source exponents are compared, and $c$ (exp) is set equal to the largest of the two source exponents. In step 2, dis set to the difference of the two exponents. In step 3, the mantissa with the smallest exponent, in this case $\alpha($ man $)$, is right-shifted d bits to align the mantissas. After the mantissas have been aligned, they are added (step 4).

Steps 5 through 7 check for a special case of $c(m a n)$. If $c(m a n)$ is 0 (step 5 ), then c(exp) is set to its most negative value (step 8) to yield the correct representation of 0 . If c (man) has overflowed c (step 6), then $\mathrm{c}(\mathrm{man})$ is right-shifted one bit, and 1 is added to c(exp). Otherwise, step 10 normalizes c by left-shifting $\mathrm{c}(\mathrm{man})$ and subtracting $\mathrm{c}(\exp )$ by the number of leading non-significant sign bits (step 7). Steps 11 through 13 check for special cases of c(exp). If c(exp) has overflowed (step 11) in the positive direction, then step 14 sets $\mathrm{c}(\exp )$ to the most positive extended-precision format value. If $\mathrm{c}(\exp )$ has overflowed (step 11) in the negative direction, then step 14 sets $\mathrm{c}(\exp )$ to the most negative extended-precision format value. If c(exp) has underflowed (step 12), then step 15 sets c to 0 ; that is, $\mathrm{c}($ man $)=0$ and $\mathrm{c}(\exp )=-128$.

Figure 4-14. Flowchart for Floating-Point Addition


Example 4-6, Example 4-7, Example 4-8, and Example 4-9 describe the floating-point addition and subtraction operations. It is assumed that the data is in the extended-precision floating-point format.

## Example 4-6.Floating-Point Addition

In the case of two normalized numbers to be summed, let

$$
\begin{aligned}
& \alpha=1.5=01.1000000000000000000000000000000 \times 2^{0} \\
& b=0.5=01.0000000000000000000000000000000 \times 2^{-1}
\end{aligned}
$$

It is necessary to shift $b$ to the right by 1 so that $\alpha$ and $b$ have the same exponent. This yields:
$b=0.5=00.1000000000000000000000000000000 \times 2^{0}$
Then:

$$
\begin{array}{r}
01.10000000000000000000000000000000 \times 2^{0} \\
+00.10000000000000000000000000000000 \times 2^{0} \\
\hline 010.00000000000000000000000000000000 \times 2^{0}
\end{array}
$$

As in the case of multiplication, it is necessary to shift the binary point one place to the left and add 1 to the exponent. This yields:

$$
\begin{array}{r}
01.100000000000000000000000000000 \times 2^{0} \\
\pm 00.1000000000000000000000000000000 \times 2^{0} \\
\hline 01.0000000000000000000000000000000 \times 2^{1}
\end{array}
$$

## Example 4-7.Floating-Point Subtraction

A subtraction is performed in this example. Let

$$
\begin{aligned}
& \alpha=01.0000000000000000000000000000001 \times 2^{0} \\
& b=01.0000000000000000000000000000000 \times 2^{0}
\end{aligned}
$$

The operation to be performed is $\alpha-b$. The mantissas are already aligned because the two numbers have the same exponent. The result is a large cancellation of the upper bits, as shown below.

$$
\begin{array}{r}
01.0000000000000000000000000000001 \times 2^{0} \\
-01.0000000000000000000000000000000 \times 2^{0} \\
\hline 00.0000000000000000000000000000001 \times 2^{0}
\end{array}
$$

The result must be normalized. In this case, a left-shift of 31 is required. The exponent of the result is modified accordingly. The result is:
$01.0000000000000000000000000000001 \times 2^{0}$
$-01.0000000000000000000000000000000 \times 2^{0}$
$01.0000000000000000000000000000000 \times 2^{-31}$

## Example 4-8.Floating-Point Addition With a 32-Bit Shift

This example illustrates a situation where a full 32-bit shift is necessary to normalize the result. Let

$$
\begin{aligned}
& \alpha=01.111111111111111111111111111111111 \times 2^{127} \\
& b=10.0000000000000000000000000000000 \times 2^{127}
\end{aligned}
$$

The operation to be performed is $\alpha+\mathrm{b}$.

$$
\begin{array}{r}
01.1111111111111111111111111111111 \times 2^{127} \\
+10.0000000000000000000000000000000 \times 2^{127} \\
\hline 11.11111111111111111111111111111111 \times 2^{127}
\end{array}
$$

Normalizing the result requires a left-shift of 32 and a subtraction of 32 from the exponent. The result is:
$01.1111111111111111111111111111111 \times 2^{127}$
$+10.0000000000000000000000000000000 \times 2^{127}$
Example 4-9.Floating-Point Addition/Subtraction With Floating-Point 0
When floating-point addition and subtraction are performed with a float-ing-point 0 , the following identities are satisfied:

$$
\begin{aligned}
& \alpha \pm 0=\alpha(\alpha \neq 0) \\
& 0 \pm 0=0 \\
& 0-\alpha=-\alpha(\alpha \neq 0)
\end{aligned}
$$

### 4.6 Normalization Using the NORM Instruction

The NORM instruction normalizes an extended-precision floating-point number that is assumed to be unnormalized. See Example 4-10. Since the number is assumed to be unnormalized, no implied most significant nonsign bit is assumed. The NORM instruction:

1) Locates the most significant nonsign bit of the floating-point number,
2) Left-shifts to normalize the number, and
3) Adjusts the exponent.

## Example 4-10. NORM Instruction

Assume that an extended-precision register contains the value

$$
\operatorname{man}=00000000000000000001000000000001, \exp =0
$$

When the normalization is performed on a number assumed to be unnormalized, the binary point is assumed to be:

$$
\operatorname{man}=0.0000000000000000001000000000001, \exp =0
$$

This number is then sign-extended one bit so that the mantissa contains 33 bits.

$$
\operatorname{man}=00.0000000000000000001000000000001, \exp =0
$$

The intermediate result after the most significant nonsign bit is located and the shift performed is:

$$
\operatorname{man}=01.0000000000010000000000000000000, \exp =-19
$$

The final 32-bit value output after removing the redundant bit is:

$$
\operatorname{man}=00000000000010000000000000000000, \exp =-19
$$

The NORM instruction is useful for counting the number of leading Os or leading $1 s$ in a 32-bit field. If the exponent is initially 0 , the absolute value of the final value of the exponent is the number of leading 1 s or Os . This instruction is also useful for manipulating unnormalized floating-point numbers.

Given the extended-precision floating-point value a to be normalized, the normalization, norm (), is performed as shown in Figure 4-15.

Figure 4-15. Flowchart for NORM Instruction Operation


### 4.7 Rounding: The RND Instruction

The RND instruction rounds a number from the extended-precision float-ing-point format to the single-precision floating-point format. Rounding is similar to floating-point addition. Given the number a to be rounded, the following operation is performed first.

$$
c=\alpha(\text { man }) \times 2^{\alpha(\text { exp })}+\left(1 \times 2^{\alpha(\exp )-24}\right)
$$

Next, a conversion from extended-precision floating-point to single-precision floating-point format is performed. Given the extended-precision floating-point value, the rounding, rnd( ), is performed as shown in Figure 4-16.

Figure 4-16. Flowchart for Floating-Point Rounding by the RND Instruction


### 4.8 Floating-Point-to-Integer Conversion

Floating-point to integer conversion, using the FIX instructions, allows exten-ded-precision floating-point numbers to be converted to single-precision integers in a single cycle. The floating-point to integer conversion of the value $x$ is referred to here as fix $(x)$. The conversion does not overflow if $a$, the number to be converted, is in the range

$$
-2^{31} \leq \alpha \leq 2^{31}-1
$$

First, you must be certain that

$$
\alpha(\exp ) \leq 30
$$

If these bounds are not met, an overflow occurs. If an overflow occurs in the positive direction, the output is the most positive integer. If an overflow occurs in the negative direction, the output is the most negative integer. If $\alpha$ (exp) is within the valid range, then $\alpha(\mathrm{man})$, with implied bit included, is sign-extended and right-shifted (rs) by the amount

$$
\mathrm{rs}=31-\alpha(\exp )
$$

This right-shift (rs) shifts out those bits corresponding to the fractional part of the mantissa. For example:

$$
\begin{aligned}
& \text { If } 0 \leq x<1 \text {, then } \operatorname{fix}(x)=0 \text {. } \\
& \text { If }-1 \leq x<0 \text {, then } \operatorname{fix}(x)=-1 \text {. }
\end{aligned}
$$

The flowchart for the floating-point-to-integer conversion is shown in Figure 4-17.

Figure 4-17. Flowchart for Floating-Point-to-Integer Conversion by FIX Instructions


### 4.9 Integer-to-Floating-Point Conversion

Integer to floating-point conversion, using the FLOAT instruction, allows sing-le-precision integers to be converted to extended-precision floating-point numbers. The flowchart for this conversion is shown in Figure 4-18.

Figure 4-18. Flowchart for Integer-to-Floating-Point Conversion by FLOAT Instructions


## Chapter 5

## Addressing

The TMS320C3x supports five groups of powerful addressing modes. Six types of addressing may be used within the groups, which allow access of data from memory, registers, and the instruction word. This chapter details the operation, encoding, and implementation of the addressing modes. It also discusses the management of system stacks, queues, and dequeues in memory.

These are the major topics in this chapter:
Topic
Page
5.1 Types of Addressing5-2
5.2 Groups of Addressing Modes ..... 5-19
5.3 CIrcular Addressing ..... 5-24
5.4 Blt-Reversed Addressing ..... 5-29
5.5. System and User Stack Management ..... 5-31

### 5.1 Types of Addressing

Six types of addressing allow access of data from memory, registers, and the instruction word:

- Register
- Direct
$\square$ Indirect
- Short-immediate
- Long-immediate
- PC-relative

Some types of addressing are appropriate for some instructions but not others. For this reason, the types of addressing are used in the five groups of addressing modes as follows:

- General addressing modes (G):
- Register
- Direct
- Indirect
- Short-immediate
- Three-operand addressing modes (T):
- Register
- Indirect
$\square$ Parallel addressing modes (P):
- Register
- Indirect
$\square$ Conditional-branch addressing modes (B):
- Register
- PC-relative

The six types of addressing are discussed first, followed by the five groups of addressing modes.

### 5.1.1 Register Addressing

In register addressing, a CPU register contains the operand, as shown in this example:
ABSF
R1
; $R 1=|R 1|$

The syntax for the CPU registers, the assembler syntax, and the assigned function for those registers are listed in Table 5-1.

Table 5-1. CPU Register Address/Assembler Syntax and Function

| CPU Register Address | Assembler Syntax | Assigned Function |
| :---: | :---: | :---: |
| 00h | R0 | Extended-precision register |
| 01h | R1 | Extended-precision register |
| 02h | R2 | Extended-precision register |
| 03h | R3 | Extended-precision register |
| 04h | R4 | Extended-precision register |
| 05h | R5 | Extended-precision register |
| 06h | R6 | Extended-precision register |
| 07h | R7 | Extended-precision register |
| 08h | ARO | Auxiliary register |
| 09h | AR1 | Auxiliary register |
| OAh | AR2 | Auxiliary register |
| OBh | AR3 | Auxiliary register |
| OCh | AR4 | Auxiliary register |
| ODh | AR5 | Auxiliary register |
| OEh | AR6 | Auxiliary register |
| OFH | AR7 | Auxiliary register |
| 10h | DP | Data-page pointer |
| 11h | IRO | Index register 0 |
| 12h | IR1 | Index register 1 |
| 13h | BK | Block-size register |
| 14h | SP | Active stack pointer |
|  |  |  |
| 16h | IE | CPU/DMA interrupt enable |
| 17h | IF | CPU interrupt flags |
| 18h | IOF | I/O flags |
| 19h | RS | Repeat start address |
| 1 Ah | RE | Repeat end address |
| 1Bh | RC | Repeat counter |

### 5.1.2 Direct Addressing

In direct addressing, the data address is formed by the concatenation of the eight least significant bits of the data page pointer (DP) with the 16 least significant bits of the instruction word (expr). This results in 256 pages ( 64 K words per page), giving the programmer a large address space without requiring a change of the page pointer. The syntax and operation for direct addressing are:

Syntax: @expr
Operation: address = DP concatenated with expr
Figure 5-1 shows the formation of the data address. Example 5-1 is an instruction example with data before and after instruction execution.

Figure 5-1. Direct Addressing


Example 5-1.Direct Addressing

ADDI @0BCDEh,R7

## Before Instruction:

$D P=8 \mathrm{Ah}$
R7 = Oh
Data at 8 ABCDEh $=12345678 \mathrm{~h}$
$R 7=12345678 \mathrm{~h}$

## After Instruction:

$D P=8 \mathrm{Ah}$

Data at $8 A B C D E h=12345678 \mathrm{~h}$

### 5.1.3 Indirect Addressing

Indirect addressing is used to specify the address of an operand in memory through the contents of an auxiliary register, optional displacements, and index registers. Only the 24 least significant bits of the auxiliary registers and index registers are used in indirect addressing. This arithmetic is performed by the auxiliary register arithmetic units (ARAUs) on these lower 24 bits and is unsigned. The upper eight bits are unmodified.

The flexibility of indirect addressing is possible because the ARAUs on the TMS320C3x modify auxiliary registers in parallel with operations within the main CPU. Indirect addressing is specified by a five-bit field in the instruction word, referred to as the mod field. A displacement is either an explicit unsigned eight-bit integer contained in the instruction word or an implicit displacement of one. Two index registers, IR0 and IR1, can also be used in indirect addressing. In some cases, an optional addressing scheme using circular or bit-reversed addressing can be used. The mechanism for generating addresses in circular addressing is discussed in Section 5.3 on page 5-24; bit-reversed is discussed in Section 5.4 on page 5-29.

## Note: Auxiliary Register

The auxiliary register (ARn) to be used is encoded in the instruction word according to its binary representation $n$ (for example, AR3 is encoded as 112), not its register machine address (shown in Table 5-1).

## Example 5-2.Auxiliary Register Indirect

An auxiliary register (ARn) contains the address of the operand to be fetched.

| Operation: | operand address $=$ ARn |
| :--- | :--- |
| Assembler Syntax: | *ARn |
| Modification Field: | 11000 |



Table 5-2 lists the various kinds of indirect addressing, along with the value of the modification (mod) field, assembler syntax, operation, and function for each. The succeeding 17 examples show the operation for each kind of indirect addressing. Figure 5-2 shows the format in the instruction encoding.

Table 5-2. Indirect Addressing

| Mod Field | Syntax | Operation | Description |
| :---: | :---: | :---: | :---: |
| Indirect Addressing with Displacement |  |  |  |
| 00000 | *+ARn(disp) | addr $=$ ARn + disp | With predisplacement add |
| 00001 | *-ARn(disp) | addr $=$ ARn - disp | With predisplacement subtract |
| 00010 | *++ARn(disp) | $\begin{aligned} & \text { addr }=A R n+\text { disp } \\ & A R n=A R n+\text { disp } \end{aligned}$ | With predisplacement add and modify |
| 00011 | *--ARn(disp) | $\begin{aligned} & \text { addr }=A R n-\text { disp } \\ & A R n=A R n-\text { disp } \end{aligned}$ | With predisplacement subtract and modify |
| 00100 | *ARn++(disp) | $\begin{aligned} & \text { addr }=A R n \\ & A R n=A R n+d i s p \end{aligned}$ | With postdisplacement add and modify |
| 00101 | *ARn--(disp) | $\begin{aligned} & \text { addr }=A R n \\ & A R n=A R n-\text { disp } \end{aligned}$ | With postdisplacement subtract and modify |
| 00110 | *ARn++(disp)\% | $\begin{aligned} & a d d r=A R n \\ & A R n=\operatorname{circ}(A R n+\operatorname{disp}) \end{aligned}$ | With postdisplacement add and circular modify |
| 00111 | *ARn--(disp)\% | $\begin{aligned} & \text { addr }=A R n \\ & A R n=\operatorname{circ}(A R n-\operatorname{disp}) \end{aligned}$ | With postdisplacement subtract and circular modify |
| Indirect Addressing with Index Register IRO |  |  |  |
| 01000 | * +ARn (IRO) | addr $=$ ARn + IRO | With preindex (IRO) add |
| 01001 | *-ARn(IRO) | addr $=$ ARn - IRO | With preindex (IR0) subtract |
| 01010 | *++ARn(IRO) | $\begin{aligned} & \text { addr }=A R n+I R 0 \\ & A R n=A R n+I R 0 \end{aligned}$ | With preindex (IRO) add and modify |
| 01011 | *--ARn(IRO) | $\begin{aligned} & \text { addr }=A R n-I R 0 \\ & A R n=A R n-I R 0 \end{aligned}$ | With preindex (IRO) subtract and modify |
| 01100 | *ARn++(IRO) | $\begin{aligned} & \text { addr }=A R n \\ & A R n=A R n+I R 0 \end{aligned}$ | With postindex (IRO) add and modify |
| 01101 | *ARn--(IRO) | $\begin{aligned} & \text { addr }=A R n \\ & A R n=A R n-I R 0 \end{aligned}$ | With postindex (IR0) subtract and modify |
| 01110 | *ARn++(IR0)\% | $\begin{aligned} & \text { addr }=A R n \\ & A R n=\operatorname{circ}(A R n+I R 0) \end{aligned}$ | With postindex (IRO) add and circular modify |
| 01111 | *ARn--(IR0)\% | $\begin{aligned} \operatorname{addr} & =A R n \\ A R n & =\operatorname{circ}(A R n)-I R 0 \end{aligned}$ | With postindex (IRO) subtract and circular modify |
| Legend: $\quad$a  <br>   <br>   <br>   <br>  disp <br>   | memory addr auxiliary regis address in cir displacement | S <br> AR0-AR7 <br> lar addressing | ++ add and modify <br> subtract and modify <br> $\%$ where circular addressing is performed |

## Table 5-2. Indirect Addressing (Continued)

| Mod Field | Syntax | Operation |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| Indirect Addressing with Index Register IR1 |  |  |  |  |
| 10000 | * + ARn(IR1) | addr $=\mathbf{A R n}+\mathbf{I R 1}$ |  | With preindex (IR1) add |
| 10001 | *-ARn(IR1) | addr $=$ ARn - IR1 |  | With preindex (IR1) subtract |
| 10010 | *++ARn(IR1) | $\begin{aligned} & \text { addr }=A R n+I R 1 \\ & A R n=A R n+I R 1 \end{aligned}$ |  | With preindex (IR1) add and modity |
| 10011 | *--ARn(IR1) | $\begin{aligned} & \text { addr }=A R n-I R 1 \\ & A R n=A R n-I R 1 \end{aligned}$ |  | With preindex (IR1) subtract and modity |
| 10100 | *ARn ++ (IR1) | $\begin{aligned} & \text { addr }=A R n \\ & A R n=A R n+I R 1 \end{aligned}$ |  | With postindex (IR1) add and modity |
| 10101 | *ARn--(IR1) | $\begin{aligned} & \text { addr }=A R n \\ & A R n=A R n-I R 1 \end{aligned}$ |  | With postindex (IR1) subtract and modify |
| 10110 | *ARn++ (IR1)\% | $\begin{aligned} & \text { addr }=A R n \\ & A R n=\operatorname{circ}(A R n+I R 1) \end{aligned}$ |  | With postindex (IR1) add and circular modify |
| 10111 | *ARn--(IR1)\% | $\begin{aligned} & \text { addr }=A R n \\ & A R n=\operatorname{circ}(A R n-I R 1) \end{aligned}$ |  | With postindex (IR1) subtract and circular modify |
| Indirect Addressing (Special Cases) |  |  |  |  |
| 11000 | *ARn | addr $=$ ARn |  | Indirect |
| 11001 | *ARn++ (IR0)B | $\begin{aligned} & \text { addr }=A R n \\ & A R n=B(A R n+I R 0) \end{aligned}$ |  | With postindex (IRO) add and bit-reversed modify |
| Legend: | addr memory add <br> ARn auxiliary reg <br> B where bit-re | AR0-AR7 <br> ed addressing is performed | $\begin{aligned} & \hline \operatorname{circ}() \\ & ++ \\ & \% \end{aligned}$ | address in circular addressing add and modify where circular addressing is performed |

Example 5-3, Example 5-4, Example 5-5, Example 5-6, Example 5-7, Example 5-8, Example 5-9, Example 5-10, Example 5-11, Example 5-12, Example 5-13, Example 5-14, Example 5-15, Example 5-16, Example 5-17, Example 5-18, and Example 5-19 exemplify indirect addressing in Table 5-2.

Figure 5-2. Instruction Encoding Format


## Example 5-3.Indirect With Predisplacement Add

The address of the operand to be fetched is the sum of an auxiliary register (ARn) and the displacement (disp). The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1.

$$
\begin{array}{ll}
\text { Operation: } & \text { operand address }=\text { ARn }+ \text { disp } \\
\text { Assembler Syntax: } & \text { *+ ARn(disp) } \\
\text { Modification Field: } & 00000
\end{array}
$$



Example 5-4. Indirect With Predisplacement Subtract
The address of the operand to be fetched is the contents of an auxiliary register (ARn) minus the displacement (disp). The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1.
$\begin{array}{ll}\text { Operation: } & \text { operand address }=A R n-\text { disp } \\ \text { Assembler Syntax: } & \text { *- ARn(disp) } \\ \text { Modification Field: } & 00001\end{array}$


## Example 5-5. Indirect With Predisplacement Add and Modify

The address of the operand to be fetched is the sum of an auxiliary register (ARn) and the displacement (disp). The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1. After the data is fetched, the auxiliary register is updated with the address generated.

$$
\begin{array}{ll}
\text { Operation: } & \text { operand address = ARn + disp } \\
& \text { ARn }=\text { ARn + disp } \\
\text { Assembler Syntax: } & \star++ \text { ARn (disp) } \\
\text { Modification Field: } & 00010
\end{array}
$$



## Example 5-6. Indirect With Predisplacement Subtract and Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn) minus the displacement (disp). The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1. After the data is fetched, the auxiliary register is updated with the address generated.

## Operation:

Assembler Syntax:
Modification Field:
operand address $=$ ARn - disp
$A R n=A R n-\operatorname{disp}$
*-_ ARn(disp)
00011


## Example 5-7.Indirect With Postdisplacement Add and Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the displacement (disp) is added to the auxiliary register. The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1.

| Operation: | operand address =ARn |
| :--- | :--- |
|  | ARn $=$ ARn + disp |
| Assembler Syntax: | *ARn ++ (disp) |
| Modification Field: | 00100 |



Example 5-8. Indirect With Postdisplacement Subtract and Modify
The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the displacement (disp) is subtracted from the auxiliary register. The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1.

Operation:
Assembler Syntax:
Modification Field:
operand address $=$ ARn
$A R n=A R n-\operatorname{disp}$
*ARn -- (disp)
00101


## Example 5-9. Indirect With Postdisplacement Add and Circular Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the displacement (disp) is added to the contents of the auxiliary register using circular addressing. This result is used to update the auxiliary register. The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1.

Operation:
Modification Field:

$$
\begin{aligned}
& \text { operand address = ARn } \\
& \text { ARn = circ(ARn + disp) } \\
& \text { *ARn ++ (disp) } \% \\
& 00110
\end{aligned}
$$

Assembler Syntax: *ARn ++ (disp)\%


Example 5-10. Indirect With Postdisplacement Subtract and Circular Modify
The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the displacement (disp) is subtracted from the contents of the auxiliary register using circular addressing. This result is used to update the auxiliary register. The displacement is either an eight-bit unsigned integer contained in the instruction word or an implied value of 1.

Operation:
Assembler Syntax:
Modification Field:
operand address $=$ ARn
$A R n=\operatorname{circ}(A R n-\operatorname{disp})$
*ARn -- (disp)\%
00111


## Example 5-11. Indirect With Preindex Add

The address of the operand to be fetched is the sum of an auxiliary register (ARn) and an index register (IR0 or IR1).

$$
\begin{array}{ll}
\text { Operation: } & \text { operand address }=A R n+\text { IRm } \\
\text { Assembler Syntax: } & \text { * }+ \text { ARn }(I R m)
\end{array}
$$

Modification Field:

$$
\begin{array}{ll}
01000 & \text { if } m=0 \\
10000 & \text { if } m=1
\end{array}
$$



## Example 5-12. Indirect With Preindex Subtract

The address of the operand to be fetched is the difference of an auxiliary register (ARn) and an index register (IR0 or IR1).
$\begin{array}{ll}\text { Operation: } & \text { operand address }=A R n-I R m \\ \text { Assembler Syntax: } & \text { *-ARn(IRm) } \\ \text { Modification Field: } & 01001 \quad \text { if } m=0 \\ & 10001 \quad \text { if } m=1\end{array}$


## Example 5-13. Indirect With Preindex Add and Modify

The address of the operand to be fetched is the sum of an auxiliary register (ARn) and an index register (IRO or IR1). After the data is fetched, the auxiliary register is updated with the address generated.

| Operation: | operand address $=$ |
| :--- | :--- |
|  | ARn $=A R n+I R m$ |
| Assembler Syntax: | ${ }^{*}++A R n(I R m)$ |
| Modification Field: | $01010 \quad$ if $m=0$ |
|  | $10010 \quad$ if $m=1$ |



## Example 5-14. Indirect With Preindex Subtract and Modify

The address of the operand to be fetched is the difference between an auxiliary register (ARn) and an index register (IRO or IR1). The resulting address becomes the new contents of the auxiliary register.

Operation:
Assembler Syntax:
Modification Field:
operand address $=$ ARn - IRm $A R n=A R n-I R m$
*--ARn(IRm)
01011 if $m=0$
10011 if $m=1$


## Example 5-15. Indirect With Postindex Add and Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the index register (IR0 or IR1) is added to the auxiliary register.

| Operation: | operand address $=A R n$ |
| :--- | :--- |
|  | ARn $=A R n+I R m$ |
| Assembler Syntax: | *ARn $++(I R m)$ |
| Modification Field: | $01100 \quad$ if $m=0$ |
|  | $10100 \quad$ if $m=1$ |



## Example 5-16. Indirect With Postindex Subtract and Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the index register (IR0 or IR1) is subtracted from the auxiliary register.

Operation:
Assembler Syntax:
Modification Field:
operand address $=$ ARn
$A R n=A R n-I R m$
*ARn -- (IRm)
01101 if $\mathrm{m}=0$
10101 if $\mathrm{m}=1$


## Example 5-17. Indirect With Postindex Add and Circular Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the index register (IRO or IR1) is added to the auxiliary register. This value is evaluated using circular addressing and replaces the contents of the auxiliary register.

| Operation: | operand address $=A R n$ <br>  <br>  <br>  <br> ARn $=\operatorname{circ}(A R n+I R m)$ |
| :--- | :--- |
| Assembler Syntax: | *ARn $++(I R m) \%$ |
| Modification Field: | $01110 \quad$ if $m=0$ |
|  | $10110 \quad$ if $m=1$ |



## Example 5-18. Indirect With Postindex Subtract and Circular Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the index register (IR0 or IR1) is subtracted from the auxiliary register. This result is evaluated using circular addressing and replaces the contents of the auxiliary register.

| Operation: | operand address $=A R n$ <br>  <br>  <br>  <br> ARn $=\operatorname{circ}(A R n-I R m)$ |
| :--- | :--- |
| Assembler Syntax: | *ARn $--(I R m) \%$ |
| Modification Field: | $01111 \quad$ if $m=0$ |
|  | $10111 \quad$ if $m=1$ |



## Example 5-19. Indirect With Postindex Add and Bit-Reversed Modify

The address of the operand to be fetched is the contents of an auxiliary register (ARn). After the operand is fetched, the index register (IRO) is added to the auxiliary register. This addition is performed with a reverse-carry propagation and can be used to yield a bit-reversed (B) address. This value replaces the contents of the auxiliary register.

| Operation: | operand address $=A R n$ |
| :--- | :--- |
|  | $A R n=B(A R n+$ IRO $)$ |
| Assembler Syntax: | $* A R n++($ IRO $) B$ |
| Modification Field: | 11001 |



### 5.1.4 Short-Immediate Addressing

In short-immediate addressing, the operand is a 16-bit immediate value contained in the 16 least significant bits of the instruction word (expr). Depending on the data types assumed for the instruction, the short-immediate operand can be a two's complement integer, an unsigned integer, or a floating-point number. This is the syntax for this mode:

$$
\text { Syntax: } \quad \text { expr }
$$

Example 5-20 illustrates before- and after-instruction data.

## Example 5-20. Short-Immediate Addressing

SUBI 1,R0
Before Instruction:
After Instruction:
$R 0=0 h$
$R 0=0 F F F F F F F F h$

### 5.1.5 Long-Immediate Addressing

In long-immediate addressing, the operand is a 24 -bit immediate value contained in the 24 least significant bits of the instruction word (expr). This is the syntax for this mode:

Syntax: expr
Example 5-21 illustrates before- and after-instruction data.
Example 5-21. Long-Immediate Addressing
BR 8000h

## Before Instruction:

$P C=0 h$

After Instruction:
$P C=8000 \mathrm{~h}$

### 5.1.6 PC-Relative Addressing

Program counter (PC)-relative addressing is used for branching. It adds the contents of the 16 or 24 least significant bits of the instruction word to the PC register. The assembler takes the src (a label or address) specified by the user and generates a displacement. If the branch is a standard branch, this displacement is equal to [label - (instruction address +1)]. If the branch is a delayed branch, this displacement is equal to [label - (instruction address+3)].

The displacement is stored as a 16-bit or 24-bit signed integer in the least significant bits of the instruction word. The displacement is added to the PC during the pipeline decode phase. Notice that because the PC is incremented by 1 in the fetch phase, the displacement is added to this incremented PC value.

Syntax: expr (src)
Example 5-22 illustrates before- and after-instruction data.

Example 5-22. PC-Relative Addressing
BU NEWPC ; $p=1001 \mathrm{~h}$, NEWPC label $=1005 \mathrm{~h}$, displacement $=3$

Before Instruction decode phase:
$P C=1002 h$

## After Instruction

 execution phase:$P C=1005 h$

The 24-bit addressing mode encodes the program control instructions (for example, BR, BRD, CALL, RPTB, and RPTBD). Depending on the instruction, the new $P C$ value is derived by adding a 24 -bit signed value in the instruction word with the present PC value. Bit 24 determines the type of branch ( $\mathrm{D}=0$ for a standard branch or $\mathrm{D}=1$ for a delayed branch). Some of the instructions are encoded in Figure 5-3.

Figure 5-3. Encoding for 24-Bit PC-Relative Addressing Mode
(a) BR, BRD: unconditional branches (standard and delayed)

(b) CALL: unconditional subroutine call

| 31 | 2423 | 0 |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | displacement |  |

(c) RPTB: repeat block

| 31 | 25 | 2423 | 0 |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |  | displacement |  |

### 5.2 Groups of Addressing Modes

Six types of addressing (covered in Section 5.1, beginning on page 5-2) form these four groups of addressing modes:
$\square$ General addressing modes (G)
Three-operand addressing modes (T)
$\square$ Parallel addressing modes (P)
$\square$ Conditional-branch addressing modes (B)

### 5.2.1 General Addressing Modes

Instructions that use the general addressing modes are general-purpose instructions, such as ADDI, MPYF, and LSH. Such instructions usually have this form:

$$
d s t \text { operation src } \rightarrow d s t
$$

where the destination operand is signified by dst and the source operand by $s r c$; operation defines an operation to be performed on the operands using the general addressing modes. Bits 31-29 are 0, indicating general addressing mode instructions. Bits 22 and 21 specify the general addressing mode (G) field, which defines how bits $15-0$ are to be interpreted for addressing the src operand.

Options for bits 22 and 21 ( $G$ field) are as follows:
00 register (all CPU registers unless specified otherwise)
01 direct
10 indirect
11 immediate
If the src and dstfields contain register specifications, the value in these fields contains the CPU register addresses as defined by Table 5-1 on page 5-3. For the general addressing modes, the following values of ARn are valid:

$$
\text { ARn, } 0 \leq n \leq 7
$$

Figure 5-4 shows the encoding for the general addressing modes. The notation mod indicates the modification field that goes with the ARn field. Refer to Table 5-2 on page 5-6 for further information.

Figure 5-4. Encoding for General Addressing Modes


### 5.2.2 Three-Operand Addressing Modes

Instructions that use the three-operand addressing modes, such as ADDI3, LSH3, CMPF3. or XOR3, usually have this form:

SRC1 operation SRC2 $\rightarrow$ dst
where the destination operand is signified by dst and the source operands by SRC1 and SRC2; operation defines an operation to be performed. Note that the 3 can be omitted from three-operand instructions.

Bits 31-29 are set to the value of 001, indicating three-operand addressing mode instructions. Bits 22 and 21 specify the three-operand addressing mode (T) field, which defines how bits $15-0$ are to be interpreted for addressing the SRC operands. Bits 15-8 define the SRC1 address; bits 7-0 define the SRC2 address. Options for bits 22 and $21(\mathrm{~T})$ are as follows:

| T |  | SRC1 |
| :---: | :---: | :---: |
| 0 | SRC2 |  |
| 0 | 0 | register |
| 0 | 1 | indirect |
| 1 | 0 | register |
| 1 | 1 | register |
| indirect | register |  |
|  | indirect |  |

Figure 5-5 shows the encoding for three-operand addressing. If the SRC1 and SRC2 fields use the same auxiliary register, both addresses are correctly generated. However, only the value created by the SRC1 field is saved in the auxiliary register specified. The assembler issues a warning if you specify this condition.

The following values of ARn and ARm are valid:

$$
\begin{aligned}
& \text { ARn, } 0 \leq n \leq 7 \\
& \text { ARm, } 0 \leq m \leq 7
\end{aligned}
$$

The notation modm or modn indicates that the modification field goes with the ARm or ARn field, respectively. Refer to Table 5-2 on page 5-6 for further information.

In indirect addressing of the three-operand addressing mode, displacements (if used) are allowed to be 0 or 1, and the index registers (IR0 and IR1) can be used. The displacement of 1 is implied and is not explicitly coded in the instruction word.

Figure 5-5. Encoding for Three-Operand Addressing Modes


### 5.2.3 Parallel Addressing Modes

Instructions that use parallel addressing, indicated by || (two vertical bars), allow the most parallelism possible. The destination operands are indicated as d 1 and d2, signifying dst1 and dst2, respectively (see Figure 5-6). The source operands, signified by src1 and src2, use the extended-precision registers. Operation refers to the parallel operation to be performed.

Figure 5-6. Encoding for Parallel Addressing Modes


The parallel addressing mode $(P)$ field specifies how the operands are to be used, that is, whether they are source or destination. The specific relationship between the P field and the operands is detailed in the description of the individual parallel instructions (see Chapter 10). However, the operands are always encoded in the same way. Bits 31 and 30 are set to the value of 10 , indicating parallel addressing mode instructions. Bits 25 and 24 specify the parallel addressing mode ( P ) field, which defines how bits 21-0 are to be interpreted for addressing the src operands. Bits 21-19 define the src1 address, bits 18-16 define the src2 address, bits 15-8 the src3 address, and bits 7-0 the src 4 address. The notations modn and modm indicate which modification field goes with which ARn or ARm (auxiliary register) field, respectively. Following is a list of the parallel addressing operands:

| $\square$ src1 | $0 \leq s r c 1 \leq 7 \quad$ (extended-precision registers R0 |
| :---: | :---: |
| $\square$ src2 | $0 \leq s r C 2 \leq 7 \quad$ (extended-precision registers R0-R7) |
| $\square \mathrm{d} 1$ | If $0, d s t 1$ is R0. If $1, d s t 1$ is R1. |
| $\square \mathrm{d} 2$ | If $0, d s t 2$ is R2. If $1, d s t 2$ is R3. |
| - $P$ | $0 \leq \mathrm{P} \leq 3$ |
| - src3 | indirect (disp $=0,1$, IRO, IR1) |
| - src4 | indirect ( disp $=0,1$, IRO, IR1) |

As in the three-operand addressing mode, indirect addressing in the parallel addressing mode allows for displacements of 0 or 1 and the use of the index registers (IRO and IR1). The displacement of 1 is implied and is not explicitly coded in the instruction word.

In the encoding shown for this mode in Figure 5-6 on page 5-21, if the src3 and src4 fields use the same auxiliary register, both addresses are correctly generated, but only the value created by the src3 field is saved in the auxiliary register specified. The assembler issues a warning if you specify this condition.

### 5.2.4 Conditional-Branch Addressing Modes

Instructions using the conditional-branch addressing modes (Bcond, BcondD, CALLcond, DBcond, and DBcondD) can perform a variety of conditional operations. Bits 31-27 are set to the value of 01101, indicating conditional-branch addressing mode instructions. Bit 26 is set to 0 or $1 ; 0$ selects DBcond, 1 selects Bcond. Selection of bit 25 determines the conditional-branch addressing mode $(B)$. If $B=0$, register addressing is used; if $B=1, P C$-relative addressing is used. Selection of bit 21 sets the type of branch: $\mathrm{D}=0$ for a standard branch or $D=1$ for a delayed branch. The condition field(cond) specifies the condition checked to determine what action to take, that is, whether to branch (see Chapter 10 for a list of condition codes). Figure 5-7 shows the encoding for conditional-branch addressing.

Figure 5-7. Encoding for Conditional-Branch Addressing Modes
DBcond (D):


Bcond (D):


CALLcond:


### 5.3 Circular Addressing

Many algorithms, such as convolution and correlation, require the implementation of a circular buffer in memory. In convolution and correlation, the circular buffer is used to implement a sliding window that contains the most recent data to be processed. As new data is brought in, the new data overwrites the oldest data. Key to the implementation of a circular buffer is the implementation of a circular addressing mode. This section describes the circular addressing mode of the TMS320C3x.

The block size register (BK) specifies the size of the circular buffer. By labeling the most significant 1 of the BK register as bit N , with $\mathrm{N} \leq 15$, you can find the address immediately following the bottom of the circular buffer by concatenating bits 31 through $\mathrm{N}+1$ of a user-selected register (ARn) with bits N through 0 of the BK register. The address of the top of the buffer is referred to as the effective base (EB) and can be found by concatenating bits 31 through $\mathrm{N}+1$ of ARn, with bits N through 0 of EB being 0 .

Figure 5-8 illustrates the relationships between the block size register (BK), the auxiliary registers (ARn), the bottom of the circular buffer, the top of the circular buffer, and the index into the circular buffer.

A circular buffer of size R must start on a K-bit boundary (that is, the K LSBs of the starting address of the circular buffer must be 0 ), where K is an integer that satisfies $2 K>R$. Since the value $R$ must be loaded into the $B K$ register, $\mathrm{K} \geq \mathrm{N}+1$. For example, a 31 -word circular buffer must start at an address whose five LSBs are 0 (that is, $X X X X X X X X X X X X X X X X X X X X X X X X X 00000_{2}$ ), and the value 31 must be loaded into the BK register.

Figure 5-8. Flowchart for Circular Addressing


In circular addressing, index refers to the N LSBs of the auxiliary register selected, and step is the quantity being added to or subtracted from the auxiliary register. Follow these two rules when you use circular addressing:
$\square$ The step used must be less than or equal to the block size. The step size is treated as an unsigned integer.
$\square$ The first time the circular queue is addressed, the auxiliary register must be pointing to an element in the circular queue.

The algorithm for circular addressing is as follows:

$$
\begin{aligned}
& \text { If } 0 \leq \text { index + step }<\text { BK: } \\
& \text { index }=\text { index + step. } \\
& \text { Else if index + step } \geq \text { BK: } \\
& \text { index }=\text { index + step }- \text { BK. } \\
& \text { Else if index + step }<0: \\
& \text { index }=\text { index + step + BK. }
\end{aligned}
$$

Figure 5-9 shows how the circular buffer is implemented and illustrates the relationship of the quantities generated and the elements in the circular buffer.

Figure 5-9. Circular Buffer Implementation

Address Data

Effective Base (EB)

| $31 \quad \mathrm{~N}+1$ | N |
| :--- | :--- |
| $\mathrm{H} \ldots \mathrm{H}$ | $0 \ldots 0$ |


| Top of Circular Buffer |
| :--- |
| Element 0 |
| Element 1 |
|  |
| Element (N LSBs of ARn) |

MSBs of ARn

Example 5-23 shows circular addressing operation. Assuming that all ARs are four bits, let ARO = 0000, and BK = 0110 (block size of 6). Example 5-23 shows a sequence of modifications and the resulting value of ARO. Example 5-23 also shows how the pointer steps through the circular queue with a variety of step sizes (both incrementing and decrementing).

Example 5-23. Circular Addressing

| *ARO++(5)\% | $;$ ARO $=0$ | (Oth value) |  |
| :--- | :--- | :--- | :--- |
| *ARO++(2)\% | $;$ ARO $=5$ | (1st value) |  |
| *ARO--(3)\% | $;$ ARO $=1$ | (2nd value) |  |
| *ARO++(6)\% | $;$ | ARO $=4$ | (3rd value) |
| *ARO--\% | $;$ | ARO $=4$ | (4th value) |
| *ARO | $;$ | ARO $=3$ | (5th value) |


| Value | Data | Address |
| :---: | :---: | :---: |
| Oth2nd | Element 0 | 0 |
|  | Element 1 | 1 |
|  | Element 2 | 2 |
| 5th $\rightarrow$ | Element 3 | 3 |
| 4th, 3rd $\rightarrow$ | Element 4 | 4 |
| 1st $\rightarrow$ | Element 5 (Last Element) | 5 |
|  | Last Element + 1 | 6 |

Circular addressing is especially useful for the implementation of FIR filters. Figure 5-10 shows one possible data structure for FIR filters. Note that the initial value of ARO points to $h(N-1)$, and the initial value of AR1 points to $x(0)$. Circular addressing is used in the TMS320C3x code for the FIR filter shown in Example 5-24.

Figure 5-10. Data Structure for FIR Filters


## Example 5-24. FIR Filter Code Using Circular Addressing

* Initialization
* 

LDI N,BK ; Load block size.
LDI H,ARO ; Load pointer to impulse response.
LDI $X, A R 1$;Load pointer to bottom of input
*
*

| TOP | LDF | IN, R3 |
| :--- | :--- | :--- |
|  | STF | R3,*AR1 $1++\%$ |

;Read input sample.
; Store with other samples, ; and point to top of buffer.
LDF O,R0 initialize RO.
LDF O,R2 initialize R2.
*

* Filter
* 

RPTS $\mathrm{N}-1$;Repeat next instruction.
MPYF3 *ARO ++\%, *AR1++\%, RO
|| ADDF3 R0,R2,R2 ;Multiply and accumulate.
ADDF R0,R2 ;Last product accumulated.
*
STF R2,Y ;Save result.
B TOP ;Repeat.

### 5.4 Bit-Reversed Addressing

Bit-reversed addressing on the TMS320C3x enhances execution speed and program memory for FFT algorithms that use a variety of radices. The base address of bit-reversed addressing must be located on a boundary of the size of the table. For example, if IRO $=2^{n-1}$, the $n$ LSBs of the base address must be 0 . The base address of the data in memory must be on a $2^{n}$ boundary. One auxiliary register points to the physical location of a data value. IR0 specifies one-half the size of the FFT; that is, the value contained in IRO must be equal to $2^{n-1}$, where $n$ is an integer and the FFT size is $2^{n}$. When you add IR0 to the auxiliary register by using bit-reversed addressing, addresses are generated in a bit-reversed fashion.

To illustrate this kind of addressing, assume eight-bit auxiliary registers. Let AR2 contain the value 01100000 (96). This is the base address of the data in memory. Let IRO contain the value 00001000 (8). Example 5-25 shows a sequence of modifications of AR2 and the resulting values of AR2.

## Example 5-25. Bit-Reversed Addressing

```
*AR2++(IRO)B ; AR2 = 0110 0000 (Oth value)
*AR2++(IRO)B ; AR2 = 0110 1000 (1st value)
*AR2++(IRO)B ; AR2 = 0110 0100 (2nd value)
*AR2++(IR0)B ; AR2 = 0110 1100 (3rd value)
*AR2++(IRO)B ; AR2 = 0110 0010 (4th value)
*AR2++(IRO)B ; AR2 = 0110 1010 (5th value)
*AR2++(IRO)B ; AR2 = 0110 0110 (6th value)
*AR2 ; AR2 = 0110 1110 (7th value)
```

Table 5-3 shows the relationship of the index steps and the four LSBs of AR2. You can find the four LSBs by reversing the bit pattern of the steps.

Table 5-3. Index Steps and Bit-Reversed Addressing

| Step | Bit Pattern | Bit-Reversed Pattern | Bit-Reversed Step |
| :---: | :---: | :---: | :---: |
| 0 | 0000 | 0000 | 0 |
| 1 | 0001 | 1000 | 8 |
| 2 | 0010 | 0100 | 4 |
| 3 | 0011 | 1100 | 12 |
| 4 | 0100 | 0010 | 2 |
| 5 | 0101 | 1010 | 10 |
| 6 | 0110 | 0110 | 6 |
| 7 | 0111 | 1110 | 14 |
| 8 | 1000 | 0001 | 1 |
| 9 | 1001 | 1001 | 9 |
| 10 | 1010 | 0101 | 5 |
| 11 | 1011 | 1101 | 13 |
| 12 | 1100 | 0011 | 3 |
| 13 | 1101 | 1011 | 11 |
| 14 | 1110 | 0111 | 7 |
| 15 | 1111 | 1111 | 15 |

### 5.5 System and User Stack Management

The TMS320C3x provides a dedicated system stack pointer (SP) for building stacks in memory. The auxiliary registers can also be used to build a variety of more general linear lists. This section discusses the implementation of the following types of linear lists:
$\square$ Stack
The stack is a linear list for which all insertions and deletions are made at one end of the list.

## $\square$ Queue

The queue is a linear list for which all insertions are made at one end of the list and all deletions are made at the other end.

## - Dequeue

The dequeue is a double-ended queue linear list for which insertions and deletions are made at either end of the list.

### 5.5.1 System Stack Pointer

The system stack pointer (SP) is a 32-bit register that contains the address of the top of the system stack. The system stack fills from low-memory address to high-memory address (see Figure 5-11). The SP always points to the last element pushed onto the stack. A push performs a preincrement, and a pop performs a postdecrement of the system stack pointer.

The program counter is pushed onto the system stack on subroutine calls, traps, and interrupts. It is popped from the system stack on returns. The system stack can be pushed and popped using the PUSH, POP, PUSHF, and POPF instructions.

Figure 5-11. System Stack Configuration

| Low Memory |  |
| :---: | :---: |
| Bottom of Stack |  |
| $\cdot$ |  |
|  | $\cdot$ |
| Top of Stack |  |
| (Free) |  |
| High Memory |  |

### 5.5.2 Stacks

Stacks can be built from low to high memory or high to low memory. Two cases for each type of stack are shown. Stacks can be built using the preincrement/ decrement and postincrement/decrement modes of modifying the auxiliary registers (AR). Stack growth from high-to-low memory can be implemented in two ways:

CASE 1: Stores to memory using *--ARn to push data onto the stack and reads from memory using *ARn++ to pop data off the stack.

CASE 2: Stores to memory using *ARn--to push data onto the stack and reads from memory using * ++ARn to pop data off the stack.

Figure 5-12 illustrates these two cases. The only difference is that in case 1, the AR always points to the top of the stack, and in case 2 , the AR always points to the next free location on the stack.

Figure 5-12. Implementations of High-to-Low Memory Stacks


Stack growth from low-to-high memory can be implemented in two ways:
CASE 3: Stores to memory using *++ARn to push data onto the stack and reads from memory using *ARn--to pop data off the stack.

CASE 4: Stores to memory using *ARn++ to push data onto the stack and reads from memory using *--ARn to pop data off the stack.

Figure 5-13 shows these two cases. In case 3, the AR always points to the top of the stack. In case 4, the AR always points to the next free location on the stack.

Figure 5-13. Implementations of Low-to-High Memory Stacks


### 5.5.3 Queues

A queue is like a FIFO. The implementation of queues is based on the manipulation of auxiliary registers. Two auxiliary registers are used: one to mark the front of the queue from which data is popped (or dequeued) and the other to mark the rear of the queue where data is pushed. With proper management of the auxiliary registers, the queue can also be circular. (A queue is circular when the rear pointer is allowed to point to the beginning of the queue memory after it has pointed to the end of the queue memory.)

## Chapter 6

## Program Flow Control

The TMS320C3x provides a complete set of constructs that facilitate software and hardware control of the program flow. Software control includes repeats, branches, calls, traps, and returns. Hardware control includes operations, reset, and interrupts. Because programming includes a variety of constructs, you can select the one suited for your particular application.

Several interlocked operations instructions provide flexible multiprocessor support and, through the use of external signals, a powerful means of synchronization. They also guarantee the integrity of the communication and result in a high-speed operation.

The TMS320C3x supports a nonmaskable external reset signal and a number of internal and external interrupts. These functions can be programmed for a particular application.

This chapter discusses the following major topics:
Topic Page
6.1 Repeat Modes ..... 6-2
6.2 Delayed Branches ..... 6-8
6.3 Calls, Traps, and Returns ..... 6-10
6.4 Interlocked Operations ..... 6-12
6.5 Reset Operation ..... 6-18
6.6. Interrupts ..... 6-23
6.7. TMS320LC31 Power Management Modes ..... 6-36

### 6.1 Repeat Modes

The repeat modes of the TMS320C3x can implement zero-overhead looping. For many algorithms, most execution time is spent in an inner kernel of code. Using the repeat modes allows these time-critical sections of code to be executed in the shortest possible time.

The TMS320C3x provides two instructions to support zero-overhead looping:

- RPTB (repeat a block of code). RPTB repeats execution of a block of code a specified number of times.
$\square$ RPTS (repeat a single instruction). RPTS fetches a single instruction once and then repeats its execution a number of times. Since the instruction is fetched only once, bus traffic is minimized.

RPTB and RPTS are four-cycle instructions. These four cycles of overhead occur during the initial execution of the loop. All subsequent executions of the loop have no overhead (zero cycle).

Three registers (RS, RE, and RC) are associated with the updating of the program counter (PC) when it is updated in a repeat mode. Table 6-1 describes these registers.

Table 6-1. Repeat-Mode Registers

| Register | Function |
| :---: | :--- |
| RS | Repeat Start Address Register. Holds the address of the first instruc- <br> tion of the block of code to be repeated. |
| RE | Repeat End Address Register. Holds the address of the last instruc- <br> tion of the block of code to be repeated. |
| RC | Repeat Count Register. Contains one less than the number of times <br> the block remains to be repeated. For example, to execute a block <br> N times, load N-1 into RC. |

For correct operation of the repeat modes, you must correctly initialize all of the above-mentioned registers.

### 6.1.1 Repeat-Mode Control Bits

Two bits are important to the operation of RPTB and RPTS:
$\square$ RM bit. The repeat-mode flag (RM) bit in the status register specifies whether the processor is running in the repeat mode.

- RM = 0 indicates standard instruction fetching mode.
- RM = 1 indicates repeat-mode instruction fetches.
$\square S$ bit. The $S$ bit is internal to the processor and cannot be programmed, but this bit is necessary to fully describe the operation of RPTB and RPTS.
- $S=0$ indicates standard instruction fetches.
- $S=1$ and $R M=1$ indicates repeat-single instruction fetches.


### 6.1.2 Repeat-Mode Operation

Information in the repeat-mode registers and associated control bits controls the modification of the PC during repeat-mode fetches. The repeat modes compare the contents of the RE register (repeat end address register) with the PC after the execution of each instruction. If they match and the repeat counter (RC) is nonnegative, the RC is decremented, the PC is loaded with the repeat start address, and the processing continues. The fetches and appropriate status bits are modified as necessary. Note that the RC is never modified when the RM flag is 0 .

The repeat counter should be loaded with a value one less than the number of times to execute the block; for example, an RC value of 4 would execute the block five times. The detailed algorithm for the update of the PC is shown in Example 6-1.

## Note: Maximum Number of Repeats

The maximum number of repeats occurs when $\mathrm{RC}=8000$ 0000h. This results in 80000001 h repetitions. The minimum number of repeats occurs when $R C=0$. This results in one repetition.

RE should be greater than or equal to $R S$ ( $R E \geq R S$ ). Otherwise, the code will not repeat even though the RM bit remains set to 1.

By writing a 0 into the repeat counter or writing 0 into the RM bit of the status register, you can stop the repeating of the loop before completion.

## Example 6-1. Repeat-Mode Control Algorithm

```
if \(R M==1\)
if \(S==1\)
    if first time through
        fetch instruction from memory
    else
        fetch instruction from IR
\(R C-1 \rightarrow R C\)
    if \(R C<0\)
        \(0 \rightarrow S T(R M)\)
        \(0 \rightarrow S\)
        \(\mathrm{PC}+1 \rightarrow \mathrm{PC}\)
        else if \(S==0\)
            fetch instruction from memory
    if \(P C==R E\)
        \(R C-1 \rightarrow R C\)
    if \(R C \geq 0\)
        RS \(\rightarrow\) PC
    else if RC < 0
        \(0 \rightarrow S T(R M)\)
        \(0 \rightarrow S\)
        \(\mathrm{PC}+1 \rightarrow \mathrm{PC}\)
```

```
If in repeat mode (RPTB or RPTS)
If RPTS
If this is the first fetch
Fetch instruction from memory
    If not the first fetch
    Fetch instruction from IR
    Decrement RC
    If RC is negative
    Repeat single mode completed
    Turn off repeat-mode bit
    Clear S
    Increment PC
    If RPTB
    Fetch instruction from memory
    If this is the end of the block
    Decrement RC
    If RC is not negative
    Set PC to start of block
    If RC is negative
    Turn off repeat mode bits
    Clear S
    Increment PC
```


### 6.1.3 RPTB Instruction

The RPTB instruction repeats a block of code a specified number of times.
The number of times to repeat the block is the RC (repeat count) register value plus one. Because the execution of RPTB does not load the RC, you must load this register yourself. The RC register must be loaded before the RPTB instruction is executed. A typical setup of the block repeat operation is shown in Example 6-2.

Example 6-2.RPTB Operation

|  | LDI | $15, R C$ |
| :--- | :--- | :--- |
| RPTB ENDLOOP | ; Load repeat counter with 15 |  |
| STLOOP |  |  |
|  |  | ; Execute the block of code |

ENDLOOP

Using the repeat-block mode of modifying the PC facilitates analysis of what would happen in the case of branches within the block. Assume that the next value of the PC will be either PC + 1 or the contents of the RS register. It is thus apparent that this method of block repeat allows much branching within the repeated block. Execution can go anywhere within the user's code via interrupts, subroutine calls, etc. For proper modification of the loop counter, the last instruction of the loop must be fetched. You can stop the repeating of the loop prior to completion by writing a 0 to the repeat counter or writing a 0 to the RM bit of the status register.

### 6.1.4 RPTS Instruction

An RPTS src instruction repeats the instruction following the RPTS src +1 times. Repeats of a single instruction initiated by RPTS are not interruptible, because the RPTS fetches the instruction word only once and then keeps it in the instruction register for reuse. An interrupt would cause the instruction word to be lost. Refetching the instruction word from the instruction register reduces memory accesses and, in effect, acts as a one-word program cache. If you need a single instruction that is repeatable and interruptible, you can use the RPTB instruction.

When RPTS src is executed, the following sequence of operations occurs:

1) $P C+1 \rightarrow R S$
2) $P C+1 \rightarrow R E$
3) $1 \rightarrow R M$ status register bit
4) $1 \rightarrow S$ bit
5) src $\rightarrow$ RC (repeat count register)

The RPTS instruction loads all registers and mode bits necessary for the operation of the single-instruction repeat mode. Step 1 loads the start address of the block into RS. Step 2 loads the end address into the RE (end address of the block). Since this is a repeat of a single instruction, the start address and the end address are the same. Step 3 sets the status register to indicate the repeat mode of operation. Step 4 indicates that this is the repeat single-instruction mode of operation. Step 5 loads src into RC.

### 6.1.5 Repeat-Mode Restrictions

Since the block repeat modes modify the program counter, other instructions cannot modify the program counter at the same time. There are two restrictions:
$\square$ The last instruction in the block (or the only instruction in a block of size 1) cannot be a Bcond, BR, DBcond, CALL, CALLcond, TRAPcond, RETIcond, RETScond, IDLE, RPTB, or RPTS. Example 6-3 shows an incorrectly placed standard branch.
$\square$ None of the last four instructions from the bottom of the block (or the only instruction in a block of size 1) can be a BcondD, BRD, or DBcondD. Example 6-4 shows an incorrectly placed delayed branch.

## Note: Rule Violation

If either of these rules is violated, the PC will be undefined.

Example 6-3.Incorrectly Placed Standard Branch


## Example 6-4.Incorrectly Placed Delayed Branch

| STLOOP | LDI <br> RPTB | $15, R C$ <br> ENDLOOP | ; | Load repeat counter with 15 Execute block of code from STLOOP to ENDLOOP 16 times |
| :---: | :---: | :---: | :---: | :---: |
|  | - |  |  |  |
|  | - |  |  |  |
|  | BRD | OOPS | ; | This branch violates rule 2 |
|  | ADDF |  |  |  |
|  | MPYF |  |  |  |
| ENDLOOP | SUBF |  |  |  |

### 6.1.6 RC Register Value After Repeat Mode Completes

For the RPTB instruction, the RC register normally decrements to 00000000 h unless the block size is 1 ; in that case, it decrements to FFFF FFFFh. However, if the RPTB instruction using a block size of 1 has a pipeline conflict in the instruction being executed, the RC register decrements to 0000 0000h. Example 6-5 illustrates a pipeline conflict. Refer to Chapter 9 for pipeline information.

RPTS normally decrements the RC register to FFFF FFFFh. However, if the RPTS has a pipeline conflict on the last cycle, the RC register decrements to 00000000 h .

## Note: Number of Repetitions

In any case, the number of repetitions is always RC +1 .

## Example 6-5. Pipeline Conflict in an RPTB Instruction

| EDC . Word40000000h; |  | The program is located in 4000000 Fh |
| :---: | :---: | :---: |
| LDP | EDC |  |
| LDI | QEDC, ARO |  |
| LDI | 15, RC | ; Load repeat counter with 15 |
| RPTB | ENDLOOP | ; Execute block of code |
| ENDLOOPLDI | *AR0,R0 | ; The *ARO read conflicts with |
|  |  | ; the instruction fetching |
|  |  | ; Then RC decrements to 0 |
|  |  | ; If cache is enabled, RC decrements |
|  |  | ; to FFFF FFFFh |

### 6.1.7 Nested Block Repeats

Block repeats (RPTB) can be nested. Since the registers RS, RE, RC, and ST control the repeat-mode status, these registers must be saved and restored in order to nest block repeats. For example, if you write an interrupt service routine that requires the use of RPTB, it is possible that the interrupt associated with the routine may occur during repeated execution of a block. The interrupt service routine can check the RM bit to determine whether the block repeat mode is active. If this RM is set, the interrupt routine should save ST, RS, RE, and RC, in that order. The interrupt routine can then perform a block repeat. Before returning to the interrupted routine, the interrupt routine should restore RC, RE, RS, and ST, in that order. If the RM bit is not set, you don't need to save and restore these registers.

The order in which the registers are saved/restored is important to guarantee correct operation. The ST register should be restored last, after the RC, RE, and RS registers. ST should be restored after restoring RC, because the RM bit cannot be set to 1 if the $R C$ register is 0 or -1 . For this reason, if you execute a POP ST instruction (with ST (RM bit) $=1$ ) while RC $=0$, the POP instruction recovers all the ST register bits but not the RM bit that stays at 0 (repeat mode disabled). Also, RS and RE should be correctly set before you activate the repeat mode.

The RPTS instruction can be used in a block repeat loop if the proper registers are saved.

### 6.2 Delayed Branches

The TMS320C3x offers three main types of branching: standard, delayed, and conditional delayed.
Standard branches empty the pipeline before performing the branch; this guarantees correct management of the program counter and results in a TMS320C3x branch taking four cycles. Included in this class are repeats, calls, returns, and traps.

Delayed branches on the TMS320C3x do not empty the pipeline, but rather guarantee that the next three instructions will execute before the program counter is modified by the branch. The result is a branch that requires only a single cycle, thus making the speed of the delayed branch very close to that of the optimal block repeat modes of the TMS320C3x. However, unlike block repeat modes, delayed branches may be used in situations other than looping. Every delayed branch has a standard branch counterpart that is used when a delayed branch cannot be used. The delayed branches of the TMS320C3x are BcondD, BRD, and DBcondD.

Conditional delayed branches use the conditions that exist at the end of the instruction immediately preceding the delayed branch. They do not depend on the instructions following the delayed branch. The condition flags are set by a previous instruction only when the destination register is one of the exten-ded-precision registers (RO-R7) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed. Delayed branches guarantee that the next three instructions will execute, regardless of other pipeline conflicts.

When a delayed branch is fetched, it remains pending until the three subsequent instructions are executed. None of the three instructions that follow a delayed branch can be any of the following (see Example 6-6):

| Bcond | DBcondD |
| :--- | :--- |
| BcondD | IDLE |
| BR | RETIcond |
| BRD | RETScond |
| CALL | RPTB |
| CALLcond | RPTS |
| DBcond | TRAPcond |

Delayed branches disable interrupts until the three instructions following the delayed branch are completed. This is independent of whether the branch is taken.

## Note: Incorrect Use of Delayed Branches

If delayed branches are used incorrectly, the PC will be undefined.

Example 6-6. Incorrectly Placed Delayed Branches


### 6.3 Calls, Traps, and Returns

Calls and traps provide a means of executing a subroutine or function while providing a return to the calling routine.

The CALL, CALLcond, and TRAPcond instructions store the value of the PC on the stack before changing the PC's contents. The stack thus provides a return using either the RETScond or RETIcond instruction.

- The CALL instruction places the next PC value on the stack and places the src (source) operand into the PC. The src is a 24 -bit immediate value. Figure 6-1 shows CALL response timing.
- The CALLcond instruction is similar to the CALL instruction (above) except for the following:
- It executes only if a specific condition is true (the 20 conditions-including unconditional-are listed in Table 10-9 on page 10-13).
- The src is either a PC-relative displacement or is in register-addressing mode.

The condition flags are set by a previous instruction only when the destination register is one of the extended-precision registers (RO-R7) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

- The TRAPcond instruction also executes only if a specific condition is true (same conditions as for the CALLcond instruction). When executing, the following actions occur:

1) Interrupts are disabled with 0 written to bit GIE of the ST.
2) The next PC value is stored on the stack.
3) A vector is retrieved from one of the addresses 20h to 3Fh and is loaded into the PC.

The particular address is identified by a trap number in the instruction. Using the RETIcond to return re-enables interrupts.

- RETScond returns execution from any of the above three instructions by popping the top of the stack to the PC. To execute, the specified condition must be true. Conditions are the same as for the CALLcond instruction.
- RETIcond returns from traps or calls like the RETScond (above) with the addition that RETIcond also sets the GIE bit of the status register, which enables all interrupts whose enabling bit is set to 1 . Conditions are the same as for the CALLcond instruction.

Calls and traps accomplish the same functional task (that is, a subfunction is called and executed, and control is then returned to the calling function). Traps offer several advantages. Among them are the following:
$\square$ Interrupts are automatically disabled when a trap is executed. This allows critical code to execute without risk of being interrupted. Thus, traps are generally terminated with a RETIcond instruction to re-enable interrupts.
$\square$ You can use traps to indirectly call functions. This is particularly beneficial when a kernel of code contains the basic subfunctions to be used by applications. In this case, the functions in the kernel can be modified and relocated without the need to recompile each application.

Figure 6-1. CALL Response Timing


### 6.4 Interlocked Operations

Among the most common multiprocessing configurations is the sharing of global memory by multiple processors. In order for multiple processors to access this global memory and share data in a coherent manner, some sort of arbitration or handshaking is necessary. This requirement for arbitration is the purpose of the TMS320C3x interlocked operations.

The TMS320C3x provides a flexible means of multiprocessor support with five instructions, referred to as interlocked operations. Through the use of external signals, these instructions provide powerful synchronization mechanisms. They also guarantee the integrity of the communication and result in a highspeed operation. The interlocked-operation instruction group is listed in Table 6-2.

## Table 6-2. Interlocked Operations

| Mnemonic | Description | Operation |
| :---: | :--- | :--- |
| LDFI | Load floating-point value into a register, <br> interlocked | Signal interlocked <br> src $\rightarrow d s t$ |
| LDII | Load integer into a register, interlocked | Signal interlocked <br> src $\rightarrow$ dst |
| SIGI | Signal, interlocked | Signal interlocked |
|  | Clear interlock |  |
| STFI | Store floating-point value to memory, <br> interlocked | src $\rightarrow$ dst <br> Clear interlock |
| STII | Store integer to memory, interlocked | $s r c \rightarrow$ dst <br> Clear interlock |

The interlocked operations use the two external flag pins, XFO and XF1. XFO must be configured as an output pin; XF1 is an input pin. When configured in this manner, XFO signals an interlock operation request, and XF1 acts as an acknowledge signal for the requested interlocked operation. In this mode, XFO and XF1 are treated as active-low signals.

The external timing for the interlocked loads and stores is the same as for standard loads and stores. The interlocked loads and stores may be extended like standard accesses by using the appropriate ready signal ( $\overline{\operatorname{RDY}}{ }_{\text {int }}$ or $\left.\overline{X R D Y}_{\text {int }}\right)$. ( $\overline{\mathrm{RDY}}_{\text {int }}$ and $\overline{\mathrm{XRDY}}_{\text {int }}$ are a combination of external ready input and software wait states. Refer to Chapter 7, External Bus Operation, for more information on ready generation.)

The LDFI and LDII instructions perform the following actions:

1) Simultaneously set XFO to 0 and begin a read cycle. The timing of XFO is similar to that of the address bus during a read cycle.
2) Execute an LDF or LDI instruction and extend the read cycle until XF1 is set to 0 and a ready ( $\overline{\mathrm{RDY}}_{\text {int }}$ or $\overline{\mathrm{XRDY}}_{i n t}$ ) is signaled.
3) Leave XFO set to 0 and end the read cycle.

The read/write operation is identical to any other read/write cycle except for the special use of XFO and XF1. The src operand for LDFI and LDII is always a direct or indirect memory address. XFO is set to 0 only if the src is located off-chip; that is, $\overline{S T R B}, \overline{M S T R B}$, or $\overline{\text { IOSTRB }}$ is active, or the src is one of the on-chip peripherals. If on-chip memory is accessed, then XFO is not asserted, and the operation is as an LDF or LDI from internal memory.

The STFI and STII instructions perform the following operations:

1) Simultaneously set XFO to 1 and begin a write cycle. The timing of XFO is similar to that of the address bus during a write cycle.
2) Execute an STF or STI instruction and extend the write cycle until a ready ( $\overline{R D Y}_{i n t}$ or $\overline{X R D Y}_{i n t}$ ) is signaled.

As in the case for LDFI and LDII, the dst of STFI and STII affects XFO. If dst is located off-chip ( $\overline{\mathrm{STRB}}, \overline{\mathrm{MSTRB}}$, or $\overline{\text { OSTRB }}$ is active) or the dst is one of the on-chip peripherals, XFO is set to 1 . If on-chip memory is accessed, then XFO is not asserted and the operations are as an STF or STI to internal memory.

The SIGI instruction functions as follows:

1) Sets $X F O$ to 0.
2) Idles until XF1 is set to 0 .
3) Sets XFO to 1 and ends the operation.

While the LDFI, LDII, and SIGI instructions are waiting for XF1 to be set to 0 , you can interrupt them. LDFI and LDII require a ready signal ( $\overline{R D Y}_{\text {int }}$ or' $\overline{X R D Y}_{\text {int }}$ ) in order to be interrupted. Because interrupts are taken on bus cycle boundaries (see Section 6.6), an interrupt may be taken any time after a valid ready. This allows you to implement protection mechanisms against deadlock conditions by interrupting an interlocked load that has taken too long. Upon return from the interrupt, the next instruction is executed. The STFI and STII instructions are not interruptible. Since the STFI and STII instructions complete when ready is signaled, the delay until an interrupt can occur is the same as for any other instruction.

Interlocked operations can be used to implement a busy-waiting loop, to manipulate a multiprocessor counter, to implement a simple semaphore mechanism, or to perform synchronization between two TMS320C3xs. The following examples illustrate the usefulness of the interlocked operations instructions.

Example 6-7 shows the implementation of a busy-waiting loop. If location LOCK is the interlock for a critical section of code, and a nonzero means the lock is busy, the algorithm for a busy-waiting loop can be used as shown.

## Example 6-7.Busy-Waiting Loop



Example 6-8 shows how a location COUNT may contain a count of the number of times a particular operation needs to be performed. This operation may be performed by any processor in the system. If the count is 0 , the processor waits until it is nonzero before beginning processing. The example also shows the algorithm for modifying COUNT correctly.

Example 6-8.Multiprocessor Counter Manipulation

| CT: OR | 4,IOF | ; $\mathrm{XFO}=1$ |
| :---: | :---: | :---: |
|  |  | ; Interlocked operation ended |
| LDII | QCOUNT, R1 | ; Interlocked operation begun |
|  |  | ; Contents of COUNT $\rightarrow$ R1 |
| BZ | CT | ; If COUNT $=0$, keep trying |
| SUBI | 1, R1 | ; Decrement R1 (= COUNT) |
| STII | R1, eCOUNT | ; Update COUNT, XFO $=1$ |
|  |  | ; Interlocked operation ended |

Figure 6-2 illustrates multiple TMS320C3xs sharing global memory and using the interlocked instructions as in Example 6-9, Example 6-10, and Example 6-11.

Figure 6-2. Multiple TMS320C3xs Sharing Global Memory


It might sometimes be necessary for several processors to access some shared data or other common resources. The portion of code that must access the shared data is called a critical section.

To ease the programming of critical sections, semaphores may be used. Semaphores are variables that can take only non-negative integer values. Two primitive, indivisible operations are defined on semaphores (with $S$ being a semaphore):

```
V(S): S + 1 
P(S): P: if (S == 0), go to P
    else S - 1 }->\mathrm{ S
```

Indivisibility of $\mathrm{V}(\mathrm{S})$ and $\mathrm{P}(\mathrm{S})$ means that when these processes access and modify the semaphore S , they are the only processes accessing and modifying S.

To enter a critical section, a P operation is performed on a common semaphore, say $S$ ( $S$ is initialized to 1 ). The first processor performing $P(S)$ will be able to enter its critical section. All other processors are blocked because $S$ has become 0 . After leaving its critical section, the processor performs a $\mathrm{V}(\mathrm{S})$, thus allowing another processor to execute $\mathrm{P}(\mathrm{S})$ successfully.

The TMS320C3x code for $V(S)$ is shown in Example 6-9; code for $P(S)$ is shown in Example 6-10. Compare the code in Example 6-10 to the code in Example 6-8.

## Example 6-9.Implementation of $V(S)$



Example 6-10. Implementation of $P(S)$

| P : | OR | 4,IOF | ; End interlock ( $\mathrm{XFO}=1$ ) |
| :---: | :---: | :---: | :---: |
|  | NOP |  | ; Avoid potential pipeline conflicts when |
|  |  |  | ; executing out of cache, on-chip memory |
|  |  |  | ; or zero wait-state memory |
|  | LDII | @S,R0 | ; Interlocked read of $S$ begins |
|  |  |  | ; Contents of $\mathrm{S} \rightarrow \mathrm{RO}$ |
|  | BZ | P | ; If $S=0$, go to $P$ and try again |
|  | SUBI | 1, R0 | ; Decrement R0 (=S) |
|  | STII | R0, @S | ; Update S, end interlock (XFO = 1) |

The SIGI operation can synchronize, at an instruction level, multiple TMS320C3xs. Consider two processors connected as shown in Figure 6-3. The code for the two processors is shown in Example 6-11.

Figure 6-3. Zero-Logic Interconnect of TMS320C3xs

| TMS320C3x \#1 |
| :--- | :--- |
| XF0 |
| XF1 |$\longrightarrow$| TMS320C3x \#2 |
| :--- |
| XF1 |
| XF0 |

Processor \#1 runs until it executes the SIGI. It then waits until processor \#2 executes a SIGI. At this point, the two processors have synchronized and continue execution.

## Example 6-11. Code to Synchronize Two TMS320C3xs at the Software Level

| Time | Code for TMS320C3x \#1 | Code for TMS320C3x \#2 |
| :---: | :---: | :---: |
| 0 | $\bullet$ | - |
| 1 | - | - |
|  | - | - |
|  | SIGI | - |
|  |  | - |
|  | $1$ | - |
|  | $\dagger$ | - |
|  | (WAIT) | $\bullet$ |
|  |  | - |
|  |  | - |
|  | $\dagger$ | $\bullet$ |
|  | $\bullet$ - Synchronization Occurs | $\longrightarrow$ SIGI |
|  | $\bullet$ | - |
| 1 | - | - |
| $\dagger$ | $\bullet$ | $\bullet$ |
| $N$ | - | - |

### 6.5 Reset Operation

The TMS320C3x supports a nonmaskable external reset signal ( $\overline{R E S E T}$ ), which is used to perform system reset. This section discusses the reset operation.

At powerup, the state of the TMS320C3x processor is undefined. You can use the RESET signal to place the processor in a known state. This signal must be asserted low for ten or more H 1 clock cycles to guarantee a system reset. H 1 is an output clock signal generated by the TMS320C3x (see Chapter 13 for more information).

Reset affects the other pins on the device in either a synchronous or asynchronous manner. The synchronous reset is gated by the TMS320C3x's internal clocks. The asynchronous reset directly affects the pins and is faster than the synchronous reset. Table 6-3 shows the state of the TMS320C3x's pins after RESET $=0$. Each pin is described according to whether the pin is reset synchronously or asynchronously.

## Table 6-3. Pin Operation at Reset

| Signal | \# Pins | Operation at Reset |
| :---: | :---: | :---: |
|  |  | Primary Interface (61 Pins) |
| D31-D0 | 32 | Synchronous reset; placed in high-impedance state |
| A23-A0 | 24 | Synchronous reset; placed in high-impedance state |
| $\mathrm{R} / \overline{\mathrm{W}}$ | 1 | Synchronous reset; deasserted by going to a high level |
| STRB | 1 | Synchronous reset; deasserted by going to a high level |
| RDY | 1 | Reset has no effect. |
| HOLD | 1 | Reset has no effect. |
| HOLDA | 1 | Reset has no effect. |
|  |  | Expansion Interface (49 Pins) ${ }^{\dagger}$ |
| XD31-XD0 | 32 | Synchronous reset; placed in high-impedance state |
| XA12-XAO | 13 | Synchronous reset; placed in high-impedance state |
| XR/ $\bar{W}$ | 1 | Synchronous reset; placed in high-impedance state |
| MSTRB | 1 | Synchronous reset; deasserted by going to a high level |
| IOSTRB | 1 | Synchronous reset; deasserted by going to a high level |
| XRDY | 1 | Reset has no effect. <br> Control Signals (9 Pins) |
| RESET | 1 | Reset input pin |
| INT3-INTO | 4 | Reset has no effect. |
| IACK | 1 | Synchronous reset; deasserted by going to a high level |
| $\mathrm{MC} / \overline{\mathrm{MP}}$ or <br> MCBL/MP | 1 | Reset has no effect. |
| XF1-XF0 | 2 | Asynchronous reset; placed in high-impedance state |

[^3]Table 6-3. Pin Operation at Reset (Continued)

| Signal | \# Pins | Operation at Reset |
| :---: | :---: | :---: |
|  |  | Serial Port 0 Signals (6 Pins) |
| CLKXO | 1 | Asynchronous reset; placed in high-impedance state |
| DXO | 1 | Asynchronous reset; placed in high-impedance state |
| FSXO | 1 | Asynchronous reset; placed in high-impedance state |
| CLKRO | 1 | Asynchronous reset; placed in high-impedance state |
| DRO | 1 | Asynchronous reset; placed in high-impedance state |
| FSRO | 1 | Asynchronous reset; placed in high-impedance state |
|  |  | Serial Port 1 Signals (6 Pins) ${ }^{\text {t }}$ |
| CLKX1 | 1 | Asynchronous reset; placed in high-impedance state |
| DX1 | 1 | Asynchronous reset; placed in high-impedance state |
| FSX1 | 1 | Asynchronous reset; placed in high-impedance state |
| CLKR1 | 1 | Asynchronous reset; placed in high-impedance state |
| DR1 | 1 | Asynchronous reset; placed in high-impedance state |
| FSR1 | 1 | Asynchronous reset; placed in high-impedance state |
|  |  | Timer 0 Signal (1 Pin) |
| TCLK0 | 1 | Asynchronous reset; placed in high-impedance state |
|  |  | Timer 1 Signal (1 Pin) |
| TCLK1 | 1 | Asynchronous reset; placed in high-impedance state |
|  |  | Supply and Oscillator Signals (29 Pins) |
| $V_{\text {DD }}(3-0)$ | 4 | Reset has no effect. |
| $I_{\text {IODV }}^{\text {DD }}$ ( 1,0 ) | 2 | Reset has no effect. |
| ADV ${ }_{\text {DD }}(1,0)$ | 2 | Reset has no effect. |
| PDV ${ }_{\text {DD }}$ | 1 | Reset has no effect. |
| DDV ${ }_{\text {DD }}(1,0)$ | 2 | Reset has no effect. |
| MDV ${ }_{\text {DD }}$ | 1 | Reset has no effect. |
| $V_{S S}(3-0)$ | 4 | Reset has no effect. |

[^4]
## Table 6-3. Pin Operation at Reset (Continued)

| Signal | \# Pins | Operation at Reset |
| :---: | :---: | :---: |
| DV ${ }_{\text {SS }}$ (3-0) | 2 | Reset has no effect. |
| $\mathrm{CV}_{\text {SS }}(1,0)$ | 2 | Reset has no effect. |
| $\mathrm{IV}_{\text {SS }}$ | 1 | Reset has no effect. |
| $V_{\text {BBP }}$ | 1 | Reset has no effect. |
| SUBS | 1 | Reset has no effect. |
| X1 | 1 | Reset has no effect. |
| X2/CLKIN | 1 | Reset has no effect. |
| H1 | 1 | Synchronous reset. Will go to its initial state when RESET makes a 1 to 0 transition. See Chapter 13. |
| H3 | 1 | Synchronous reset. Will go to its initial state when RESET makes a 1 to 0 transition. See Chapter 13. <br> Emulation, Test, and Reserved (18 Pins) |
| EMUO | 1 | Undefined |
| EMU1 | 1 | Undefined |
| EMU2 | 1 | Undefined |
| EMU3 | 1 | Undefined |
| EMU4/ $\overline{\text { SHZ }}$ | 1 | Undefined |
| EMU5 ${ }^{\dagger}$ | 1 | Undefined |
| EMU6 ${ }^{\dagger}$ | 1 | Undefined |
| RSVO ${ }^{\dagger}$ | 1 | Undefined |
| RSV1 ${ }^{\dagger}$ | 1 | Undefined |
| RSV2 $\dagger$ | 1 | Undefined |
| RSV3 ${ }^{\dagger}$ | 1 | Undefined |
| RSV4 ${ }^{\dagger}$ | 1 | Undefined |
| RSV5 $\dagger$ | 1 | Undefined |
| RSV6 $\dagger$ | 1 | Undefined |
| RSV7 $\dagger$ | 1 | Undefined |
| RSV8 ${ }^{\dagger}$ | 1 | Undefined |
| RSV9 $\dagger$ | 1 | Undefined |
| RSV10 ${ }^{\dagger}$ | 1 | Undefined |

At system reset, the following additional operations are performed:
$\square$ The peripherals are reset. This is a synchronous operation. The peripheral reset is described in Chapter 8.
$\square$ The external bus control registers are reset. The reset values of the control registers are described in Chapter 7.
$\square$ The following CPU registers are loaded with 0 :

- ST (CPU status register)
- IE (CPU/DMA interrupt enable flags)
- IF (CPU interrupt flags)
- IOF (I/O flags)
$\square$ The reset vector is read from memory location Oh and loaded into the PC. This vector contains the start address of the system reset routine.
$\square$ Execution begins. Refer to Example 11-1 on page 11-3 for an illustration of a processor initialization routine.

Multiple TMS320C3xs driven by the same system clock may be reset and synchronized. When the 1 to 0 transition of RESET occurs, the processor is placed on a well-defined internal phase, and all of the TMS320C3xs will come up on the same internal phase.

Unless otherwise specified, all registers are undefined after reset.

### 6.6 Interrupts

The TMS320C3x supports multiple internal and external interrupts, which can be used for a variety of applications. This section discusses the operation of these interrupts.

A functional diagram of the logic used to implement the external interrupt inputs is shown in Figure 6-4; the logic for internal interrupts is similar. Additional information regarding internal interrupts can be found in Chapter 8.

Figure 6-4. Interrupt Logic Functional Diagram


External interrupts are synchronized internally, as illustrated by the three flipflops clocked by H1 and H3. Once synchronized, the interrupt input will set the corresponding interrupt flag register (IF) bit if the interrupt is active.

External interrupts are latched internally on the falling edge of H 1 (see Chapter 13 for timing information). An external interrupt must be held low for at least one $\mathrm{H} 1 / \mathrm{H} 3$ cycle to be recognized by the TMS320C3x. Interrupts should be held low for only one or two H 1 falling edges. If the interrupt is held low for three or more H 1 falling edges, multiple interrupts may be recognized.

### 6.6.1 Interrupt Vector Table

Table 6-4 and Table 6-5 contain the interrupt vectors. In the microprocessor mode of the TMS320C30 and the TMS320C31 (Table 6-4) and the microcomputer mode of the TMS320C31 (Table 6-5), the interrupt vectors contain the addresses of interrupt service routines that should start executing when an interrupt occurs. On the other hand, in the microcomputer/boot loader mode of the TMS320C31, the interrupt vector contains a branch instruction to the start of the interrupt service routine.

Table 6-4. Reset, Interrupt, and Trap-Vector Locations for the TMS320C30/TMS320C31 Microprocessor Mode

| Address | Routine |
| :---: | :---: |
| OOh | RESET |
| 01h | INTO |
| 02h | INT1 |
| 03h | INT2 |
| 04h | INT3 |
| 05h | XINTO |
| 06h | RINTO |
| 07h | XINT1 ${ }^{\dagger}$ |
| 08h | RINT1 ${ }^{\dagger}$ |
| 09h | TINTO |
| OAh | TINT1 |
| OBh | DINT |
| $\begin{aligned} & \text { OCh } \\ & \text { 1Fh } \end{aligned}$ | Reserved |
| 20h | TRAP 0 |
|  | - |
|  | - |
|  | - |
| 3Bh | TRAP 27 |
| 3Ch | TRAP 28 (Reserved) |
| 3Dh | TRAP 29 (Reserved) |
| 3Eh | TRAP 30 (Reserved) |
| 3Fh | TRAP 31 (Reserved) |

Table 6-5. Reset, Interrupt, and Trap Vector Locations for the TMS320C31 Microcomputer Boot Mode

| Address | Description |
| :---: | :---: |
| 809FC1 | INTO |
| 809FC2 | $\overline{\text { INT1 }}$ |
| 809FC3 | INT2 |
| 809FC4 | INT3 |
| 809FC5 | $\overline{\text { XINTO }}$ |
| 809FC6 | $\overline{\text { RINTO }}$ |
| 809FC7 | Reserved |
| 809FC8 | Reserved |
| 809FC9 | TINTO |
| 809FCA | TINT1 |
| 809FCB | $\overline{\text { DINTO }}$ |
| 809FCC-809FDF | Reserved |
| 809FE0 | TRAPO |
| 809FE1 | TRAP1 |
| - | - |
| - | - |
| - | - |
| 809FFB | $\overline{\text { TRAP27 }}$ |
| 809FFC-809FFF | Reserved |

### 6.6.2 Interrupt Prioritization

When two interrupts occur in the same clock cycle or when two previously received interrupts are waiting to be serviced, one interrupt will be serviced before the other. The CPU handles this prioritization by servicing the interrupt with the least priority. Table 6-6 shows the priorities assigned to the reset and interrupt vectors.

The CPU controls all prioritization of interrupts (see Table 6-6 for reset and interrupt vector locations and priorities).

Table 6-6. Reset and Interrupt Vector Priorities

| Reset or Interrupt | Vector Location | Priority | Function |
| :---: | :---: | :---: | :---: |
| RESET | Oh | 0 | External reset signal input on the RESET pin |
| INTO | 1h | 1 | External interrupt on the INTO pin |
| $\overline{\text { INT1 }}$ | 2h | 2 | External interrupt on the INT1 pin |
| $\overline{\text { INT2 }}$ | 3h | 3 | External interrupt on the INT2 pin |
| INT3 | 4h | 4 | External interrupt on the INT3 pin |
| XINTO | 5h | 5 | Internal interrupt generated when serial-port 0 transmit buffer is empty |
| RINTO | 6h | 6 | Internal interrupt generated when serial-port 0 receive buffer is full |
| XINT1 ${ }^{\dagger}$ | 7h | 7 | Internal interrupt generated when serial-port 1 transmit buffer is empty |
| RINT1 $\dagger$ | 8h | 8 | Internal interrupt generated when serial-port 1 receive buffer is full |
| TINTO | 9h | 9 | Internal interrupt generated by timer 0 |
| TINT1 | OAh | 10 | Internal interrupt generated by timer 1 |
| DINT | OBh | 11 | Internal interrupt generated by DMA controller 0 |

$\dagger$ Reserved on TMS320C31

### 6.6.3 Interrupt Control Blts

Four CPU registers contain bits used to control interrupt operation:
$\square$ Status Register (ST)
The CPU global interrupt enable bit (GIE) located in the CPU status register (ST) controls all maskable CPU interrupts. When this bit is set to 1 , the CPU responds to an enabled interrupt. When this bit is cleared to 0 , all CPU interrupts are disabled. Refer to subsection 3.1.7 on page $3-4$ for more information.

- CPU/DMA Interrupt Enable Register (IE)

This register individually enables/disables CPU and DMA (external, serial port, and timer) interrupts. Refer to subsection 3.1.8 on page 3-7 for more information.
$\square$ CPU Interrupt Flag Register (IF)
This register contains interrupt flag bits that indicate the corresponding interrupt is set. Refer to subsection 3.1.9 on page 3-9 for more information.

## DMA Global Control Register

Interrupts to the DMA are controlled by the synchronization bits of the DMA global control register. DMA interrupts are independent of the ST (GIE) bit.

## Interrupt Flag Register Behavior

When an external interrupt occurs, the corresponding bit of the IF register is set to 1 . When the CPU or DMA controller processes this interrupt, the corresponding interrupt flag bit is cleared by the internal interrupt acknowledge signal. It should be noted, however, that if $\overline{\mathrm{NT}}$ is still low when the interrupt acknowledge signal occurs, the interrupt flag bit will be cleared for only one cycle and then set again because $\overline{\mathrm{INTn}}$ is still low. Accordingly, it is theoretically possible that, depending on when the IF register is read, this bit may be 0 even though $\overline{\mathrm{NTTn}}$ is 0 . When the TMS320C3x is reset, 0 is written to the interrupt flag register, thereby clearing all pending interrupts.

The interrupt flag register bits may be read and written under software control. Writing a 1 to an IF register bit sets the associated interrupt flag to 1 . Similarly, writing a 0 resets the corresponding interrupt flag to 0 . In this way, all interrupts may be triggered and/or cleared through software. Since the interrupt flags may be read, the interrupt pins may be polled in software when an interrupt-driven interface is not required.

Internal interrupts operate in a similar manner. In the IF register, the bit corresponding to an internal interrupt may be read and written through software. Writing a 1 sets the interrupt latch; writing a 0 clears it. All internal interrupts are one $\mathrm{H} 1 / \mathrm{H} 3$ cycle in length.

The CPU global interrupt enable bit (GIE), located in the CPU status register (ST), controls all CPU interrupts. All DMA interrupts are controlled by the DMA global interrupt enable bit, which is not dependent on ST(GIE) and is local to the DMA. The DMA global interrupt enable bit is dependent, in part, on the state of the DMA SYNC bits. It is not directly accessible through software (see Chapter 8). The AND of the interrupt flag bit and the interrupt enables is then connected to the interrupt processor.

### 6.6.4 Interrupt Processing

The 'C3x allows the CPU and DMA coprocessor to respond to and process interrupts in parallel. Figure 6-5 on page 6-28 shows interrupt processing flow; for exact sequence, refer to Table 6-7 on page 6-29.

Figure 6-5. Interrupt Processing


## Note: CPU and DMA Interrupts

CPU and DMA interrupts are acknowledged (responded to by the CPU) on instruction fetch boundaries only. If instruction fetches are halted because of pipeline conflicts or execution of RPTS loops, CPU and DMA interrupts are not acknowledged until instruction fetching continues.

## Table 6-7. Interrupt Latency

| Cycle | Description | Fetch | Decode | Read | Execute |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Recognize interrupt in single-cycle fetched (prog $a+1$ ) instruction. | $\begin{aligned} & \text { prog } \\ & \mathrm{a}+1 \end{aligned}$ | prog a | prog a-1 | prog a-2 |
| 2 | Temporarily disable interrupt until GIE is cleared. | - | interrupt | prog a | prog a-1 |
| 3 | Read the interrupt vector table. | - | - | interrupt | prog a |
| 4 | Clear Interrupt flag; clear GIE bit; store return address to stack. | - | - | - | interrupt |
| 5 | Pipeline begins to fill with ISR instruction. | ist1 | - | - | - |
| 6 | Pipeline continues to fill with ISR instruction. | isr2 | ist 1 | - | - |
| 7 | Pipeline continues to fill with ISR instruction. | isr3 | ist2 | isr1 | - |
| 8 | Execute first instruction of interrupt service routine. | isr4 | isr3 | isr2 | ist1 |

In the CPU interrupt processing cycle (left side of Figure 6-5), the corresponding interrupt flag in the IF register is cleared, and interrupts are globally disabled ( $\mathrm{GIE}=0$ ). The CPU completes all fetched instructions. The current PC is pushed to the top of the stack. The interrupt vector is fetched and loaded into the PC, and the CPU starts executing the first instruction in the interrupt service routine (ISR).

If you wish to make the interrupt service routine interruptible, you can set the GIE bit to 1 after entering the ISR.

The DMA interrupt processing cycle (right side of Figure 6-5) is similar to that of the CPU. After the pertinent interrupt flag is cleared, the DMA coprocessor proceeds according to the status of the SYNC bits in the DMA coprocessor global control register.

The interrupt acknowledge (IACK) instruction can be used to signal externally that an interrupt has been serviced. If external memory is specified in the operand, IACK drives the IACK pin and performs a dummy read. The read is performed from the address specified by the IACK instruction operand. IACK is typically placed in the early portion of an interrupt service routine. However, it may be better suited at the end of the interrupt service routine or be totally unnecessary.

Note the following:

- Interrupts are disabled during an RPTS and during a delayed branch (until the three instructions following a delayed branch are completed). Interrupts are held until after the branch.
$\square$ When an interrupt occurs, instructions currently in the decode and read phases continue regular execution. This is not the case for an instruction in the fetch phase:
- If the interrupt occurs in the first cycle of the fetch of an instruction, the fetched instruction is discarded (not executed), and the address of that instruction is pushed to the top of the system stack.
- If the interrupt occurs after first cycle of the fetch (in the case of a multicycle fetch due to wait states), that instruction is executed, and the address of the next instruction to be fetched is pushed to the top of the system stack.


### 6.6.5 CPU Interrupt Latency

CPU interrupt latency, defined as the time from the acknowledgement of the interrupt to the execution of the first interrupt service routine (ISR) instruction, is at least eight cycles. This is explained in Table 6-7 on page 6-29, where the interrupt is treated as an instruction. It assumed that all of the instructions are single-cycle instructions.

### 6.6.6 CPU/DMA Interaction

If the DMA is not using interrupts for synchronization of transfers, it will not be affected by the processing of the CPU interrupts. Detected interrupts are responded to by the CPU and DMA on instruction fetch boundaries only. Since instruction fetches are halted due to pipeline conflicts or when executing instructions in an RPTS loop, interrupts will not be responded to until instruction fetching continues. It is therefore possible to interrupt the CPU and DMA simultaneously with the same or different interrupts and, in effect, synchronize their activities. For example, it may be necessary to cause a high-priority DMA transfer that avoids bus conflicts with the CPU (that is, that makes the DMA higher priority than the CPU). This may be accomplished by using an interrupt that causes the CPU to trap to an interrupt routine that contains an IDLE instruction. Then if the same interrupt is used to synchronize DMA transfers, the DMA transfer counter can be used to generate an interrupt and thus return control to the CPU following the DMA transfer.

Since the DMA and CPU share the same set of interrupt flags, the DMA may clear an interrupt flag before the CPU can respond to it. For example, if the CPU interrupts are disabled, the DMA can respond to interrupts and thus clear the associated interrupt flags.

### 6.6.7 TMS320C3x Interrupt Considerations

Give careful consideration to TMS320C3x interrupts, especially if you make modifications to the status register when the global interrupt enable (GIE) bit is set. This can result in the GIE bit being erroneously set or reset as described in the following paragraphs.

The GIE bit is set to 0 by an interrupt. This can cause a processing error if any code following within two cycles of the interrupt recognition attempts to read or modify the status register. For example, if the status register is being pushed onto the stack, it will be stored incorrectly if an interrupt was acknowledged two cycles before the store instruction.

When an interrupt signal is recognized, the TMS320C3x continues executing the instructions already in the read and decode phases in the pipeline. However, because the interrupt is acknowledged, the GIE bit is reset to 0 , and the store instruction already in the pipeline will store the wrong status register value.

For example, if the program is like this:

the PUSH ST instruction will save the ST contents in memory, which includes $\mathrm{GIE}=0$. Since the device is expected to have $\mathrm{GIE}=1$, the POP ST instruction will put the wrong status register value into the ST.

A similar situation may occur if the GIE bit = 1 and an instruction executes that is intended to modify the other status bits and leave the GIE bit set. In the above example, this erroneous setting would occur if the interrupt were recognized two cycles before the POP ST instruction. In that case, the interrupt would clear the GIE bit, but the execution of the POP instruction would set the GIE bit. Since the interrupt has been recognized, the interrupt service routine will be entered with interrupts enabled, rather than disabled as expected.

One solution is to use traps. For example, you can use TRAP 0 to reset GIE and use TRAP 1 to set GIE. This is accomplished by making TRAP 0 and TRAP 1 be the instructions RETS and RETI, respectively.

Another alternative incorporates the following code fragment, which protects against modifying or saving of the status register by disabling interrupts through the interrupt enable register:

| PUSH | IE | ; | Save IE register | - Added instructions to |
| :---: | :---: | :---: | :---: | :---: |
| LDI | O, IE | ; | Clear IE register | avoid pipeline problems |
| NOP |  | ; |  | - 2 NOPs or useful instructions |
| NOP |  | ; |  |  |
| AND | ODFFFh, ST | ; | Set GIE $=0$ | - Instruction that reads or |
| POP | IE | ; |  | writes to ST register. |
|  |  | ; |  | Added instruction |
|  |  | ; |  | to avoid pipeline |
|  |  | ; |  | problems. |

### 6.6.8 TMS320C30 Interrupt Considerations

The TMS320C30 has two unique exceptions to the interrupt operation.
The status register global interrupt enable (GIE) bit may be erroneously reset to 0 (disabled setting) if all of the following conditions are true:

- A conditional trap instruction (TRAP cond) has been fetched,
- The condition for the trap is false, and
- A pipeline conflict has occurred, resulting in a delay in the decode or read phases of the instruction.

During the decode phase of a conditional trap, interrupts are temporarily disabled to ensure that the trap will execute before a subsequent interrupt. If a pipeline conflict occurs and causes a delay in execution of the conditional trap, the interrupt disabled condition may become the last known condition of the GIE bit. In the case that the trap condition is false, interrupts will be permanently disabled until the GIE bit is intentionally set. The condition does not present itself when the trap condition is true, because normal operation of the instruction causes the GIE to be reset, and standard coding practice will set the GIE to 1 before the trap routine is exited. Several instruction sequences that can cause pipeline conflicts have been found:

| LDI | mem,SP |
| :--- | :--- |
| TRAPcond | $n$ |
| LDI | mem,SP |
| NOP |  |
| TRAPcond | $n$ |


| STI | SP,mem |
| :---: | :---: |
| TRAPcond | n |
| STI | Rx, *ARy |
| LDI | *ARx, Ry |
| \||LDI | *ARz, Rw |
| TRAPcond | n |

Other similar conditions may also cause a delay in the execution. Therefore, the following solution is recommended to avoid or rectify the problem.

Insert two NOP instructions immediately prior to the TRAP cond instruction. One NOP is insufficient in some cases, as illustrated in the second bulleted item, above. This eliminates the opportunity for any pipeline conflicts in the immediately preceding instructions and enables the conditional trap instruction to execute without delays.
$\square$ Asynchronous accesses to the interrupt flag register (IF) can cause the TMS320C3x to fail to recognize and service an interrupt. This may occur when an interrupt is generated and is ready to be latched into the IF register on the same cycle that the IF is being written to by the CPU. Note that logic operations (AND, OR, XOR) may write to the IF register.

The logic currently gives the CPU write priority; consequently, the asserted interrupt might be lost. This is particularly true if the asserted interrupt has been generated internally (for example, a direct memory access (DMA) interrupt). This situation can arise as a result of a decision to poll certain interrupts or a desire to clear pending interrupts due to a long pulse width. In the case of a long pulse width, the interrupt may be generated after the CPU responds to the interrupt and attempts to automatically clear it by the interrupt vector process.

The recommended solution is not to use the interrupt polling technique but to design the external interrupt inputs to have pulse widths of between 1 and 2 instruction cycles. The alternative to strict polling is to periodically enable and disable the interrupts that would be polled, thereby allowing the normal interrupt vectoring to take place; that automatically clears the interrupt flag without affecting other interrupts. If you need to clear a pending interrupt, it is recommended that you use a memory location to indicate that the interrupt is invalid. Then the interrupt service routine can read that location, clear it (if the pending interrupt is invalid), and return immediately. The following code fragments show how a dummy interrupt due to a long interrupt pulse might be handled:

| ISR_n: | PUSH ST | ; |
| :--- | :--- | :--- |
|  | PUSH DP | ; Save registers |
|  | PUSH RO | ; Clear Data Page Pointer |


| LDI | @DUMMY_INT, RO | ; If DUMMY_INT is 0 or positive, |
| :--- | :--- | :--- |
| BNN | ISR_n_START | ; go to ISR_n_START |
| STI | DP, QDUMMY_INT | ; Set DUMMY_INT $=0$ |
| POP $R O$ | ; |  |
| POP DP | ; Housekeeping, return from interrupt |  |
| POP $S T$ | ; |  |


| ISR_n_START: |  |  |
| :---: | :---: | :---: |
|  | - |  |
|  | - |  |
|  | LDI | INT_Fn, R0 |
|  | AND | IF, RO |
|  | BZ | ISR_n_END |
|  | LDI | 0 , DP |
|  | LDI | OFFFFh, R0 |
|  | STI | RO, @DUMMY_INT |
| ISR_n_END: |  |  |
|  | POP | R0 |
|  | POP | DP |
|  | POP | ST |
|  | RETI |  |

```
Normal interrupt service routine
Code goes here
If ones in IF reg match
INT_Fn, exit ISR
Otherwise clear
DP and set
DUMMY_INT negative & exit
Exit ISR
```


### 6.6.9 Prioritization and Control

The CPU controls all prioritization of interrupts (see Table 6-8 for reset and interrupt vector locations and priorities). If the DMA is not using interrupts for synchronization of transfers, it will not be affected by the processing of the CPU interrupts. Detected interrupts are responded to by the CPU and DMA on instruction fetch boundaries only. If instruction fetches are halted due to pipeline conflicts or when executing instructions in an RPTS loop, interrupts will not be responded to until instruction fetching continues. It is therefore possible to interrupt the CPU and DMA simultaneously with the same or different interrupts and, in effect, synchronize their activities. For example, it may be necessary to cause a high-priority DMA transfer that avoids bus conflicts with the CPU, that is, make the DMA higher priority than the CPU. This may be accomplished by using an interrupt that causes the CPU to trap to an interrupt routine that contains an IDLE instruction. Then if the same interrupt is used to synchronize DMA transfers, the DMA transfer counter can be used to generate an interrupt, thereby returning control to the CPU following the DMA transfer.

Since the DMA and CPU share the same set of interrupt flags, the DMA can clear an interrupt flag before the CPU can respond to it. For example, if the CPU interrupts are disabled, the DMA can respond to interrupts and thus clear the associated interrupt flags.

## Table 6-8. Reset and Interrupt Vector Locations

| Reset or Interrupt | Vector Location | Priority | Function |
| :---: | :---: | :---: | :---: |
| RESET | Oh | 0 | External reset signal input on the $\overline{\text { RESET }}$ pin |
| INTO | 1h | 1 | External interrupt input on the $\overline{\mathrm{NTO}}$ pin |
| INT1 | 2h | 2 | External interrupt input on the $\overline{\mathrm{NT} 1}$ pin |
| INT2 | 3 h | 3 | External interrupt input on the $\overline{\mathrm{NT} 2}$ pin |
| $\overline{\text { INT3 }}$ | 4h | 4 | External interrupt input on the $\overline{\mathrm{NT} 3}$ pin |
| XINTO | 5 h | 5 | Internal interrupt generated when serial-port 0 transmit buffer is empty |
| RINTO | 6 h | 6 | Internal interrupt generated when serial-port 0 receive buffer is full |
| XINT1 ${ }^{\dagger}$ | 7h | 7 | Internal interrupt generated when serial-port 1 transmit buffer is empty |
| RINT1 $\dagger$ | 8h | 8 | Internal interrupt generated when serial-port 1 receive buffer is full |
| TINTO | 9 h | 9 | Internal interrupt generated by timer 0 |
| TINT1 | OAh | 10 | Internal interrupt generated by timer 1 |
| DINT | OBh | 11 | Internal interrupt generated by DMA controller 0 |

† Reserved on TMS320C31

### 6.7 TMS320LC31 Power Management Modes

The TMS320LC31 CPU has been enhanced by the addition of two power management modes:

- IDLE2, and
- LOPOWER.


### 6.7.1 IDLE2

The H 1 instruction clock is held high until one of the four external interrupts is asserted. In IDLE2 mode, the TMS320C31 behaves as follows:

- No instructions are executed.
$\square$ The CPU, peripherals, and internal memory retain their previous states.
- The primary bus output pins are idle:
- The address lines remain in their previous states,
- The data lines are in the high-impedance state, and

■ The output control signals are inactive.

- When the device is in the functional (non-emulation) mode, the clocks stop with H 1 high and H 3 low (see Figure 6-6).

The 'C31 will remain in IDLE2 until one of the four external interrupts (INT3-INTO) is asserted for at least one H 1 cycle. When one of the four interrupts is asserted, the clocks start after a delay of one H 1 cycle. When the clocks restart, they may be in the opposite phase (that is, H 1 may be high if H 3 was high before the clocks were stopped; H 3 may be high if H 1 was previously high). The H 1 and H 3 clocks will remain $180^{\circ}$ out of phase with each other (see Figure 6-7).

- For one of the four external interrupts to be recognized and serviced by the CPU during the IDLE2 operation, the interrupt must be asserted for less than three cycles but more than two cycles.

The instruction following the IDLE2 instruction will not be executed until after the return from interrupt instruction (RETI) is executed.

When the device is in emulation mode, the H 1 and H 3 clocks will continue to run normally and the CPU will operate as if an IDLE instruction had been executed. The clocks continue to run for correct operation of the emulator.

## Delayed Branch

For correct device operation, the three Instructions after a delayed branch should not be IDLE or IDLE2 instructions.

Figure 6-6. IDLE2 Timing


Figure 6-7. Interrupt Response Timing After IDLE2 Operation


### 6.7.2 LOPOWER

In the LOPOWER (low power) mode, the CPU continues to execute instructions, and the DMA can continue to perform transfers, but at a reduced clock rate of $\frac{\text { CLKIN frequency }}{16}$.

A TMS320C31 with a CLKIN frequency of 32 MHz will perform identically to a 2 MHz TMS320C31 with an instruction cycle time of $1,000 \mathrm{~ns}$.

| During the read phase of the $\ldots$ | The TMS320C31 $\ldots$ |
| :--- | :--- |
| LOPOWER instruction (Figure 6-8) | slows to $1 / 16$ of full-speed operation. |
| MAXSPEED instruction (Figure 6-9) | resumes full-speed operation. |

Figure 6-8. LOPOWER Timing


Figure 6-9. MAXSPEED Timing


## Chapter 7

## External Bus Operation

Memories and external peripheral devices are accessible through two external interfaces on the TMS320C30:
the primary bus, and

- the expansion bus.

On the TMS320C31, one bus, the primary bus, is available to access external memories and peripheral devices. You can control wait-state generation, permitting access to slower memories and peripherals, by manipulating memory-mapped control registers associated with the interfaces and by using an external input signal.

Major topics discussed in this chapter are listed below.

## Topic <br> Page

7.1. External Interface Control Register ..... 7-2
7.2 External Interface Timing ..... 7-6
7.3 Programmable Wait States ..... 7-28
7.4 Programmable Bank Switching ..... 7-30

### 7.1 External Interface Control Registers

The TMS320C30 provides two external interfaces: the primary bus and the expansion bus. The TMS320C31 provides one external interface: the primary bus. The primary bus consists of a 32-bit data bus, a 24-bit address bus, and a set of control signals. The expansion bus consists of a 32-bit data bus, a 13-bit address bus, and a set of control signals. Both buses support soft-ware-controlled wait states and an external ready input signal, and both buses are useful for data, program, and I/O accesses.

Access is determined by an active strobe signal ( $\overline{\mathrm{STRB}}, \overline{\mathrm{MSTRB}}$, or $\overline{\text { IOSTRB }}$ ). When a primary bus access is performed, $\overline{\text { STRB }}$ is low. The expansion bus of the TMS320C30 supports two types of accesses:
$\square$ Memory access signalled by $\overline{\text { MSTRB }}$ low. The timing for an $\overline{\text { MSTRB }}$ access is the same as that of the $\overline{\text { STRB }}$ access on the primary bus.
$\square$ External peripheral device access is signaled by $\overline{\text { IOSTRB }}$ low.
Each of the buses (primary and expansion) has an associated control register. These registers are memory-mapped as shown in Figure 7-1.

Figure 7-1. Memory-Mapped External Interface Control Registers

| Register | Peripheral <br> Address <br> Expansion-Bus Control (see subsection 7.1.2) |
| :---: | :---: |
| Reserved | 808060 h |
| 808061 h |  |
| Reserved | 808062 h |
| Reserved | 808063 h |
| 808064 h |  |
| Primary-Bus Control (see subsection 7.1.1) | 808065 h |
| Reserved | 808066 h |
| Reserved | 808067 h |
| Reserved | 808068 h |
| Reserved | 808069 h |
| Reserved | 80806 Ah |
| Reserved | 80806 Bh |
| Reserved | 80806 Ch |
| Reserved | 80806 Dh |
| Reserved | 80806 Eh |
| Reserved | 80806 Fh |
| Reserved |  |

[^5]
### 7.1.1 Primary-Bus Control Register

The primary bus control register is a 32-bit register that contains the control bits for the primary bus (see Figure 7-2). Table 7-1 lists the register bits with the bit names and functions.

Figure 7-2. Primary-Bus Control Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| xx | xx | xx | xx | xx | xx | xx | xx | xx | xx | xx | xx | xx | xx | xx | xx |



NOTE: $\quad x x=$ reserved bit, read as 0 .
$R=$ read, $W=$ write.

## Table 7-1. Primary-Bus Control Register Bits Summary

| Bit | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 0 | HOLDST | $\mathrm{x}^{\dagger}$ | Hold status bit. This bit signals whether the port is being held (HOLDST $=1$ ) or is not being held (HOLDST $=0$ ). This status bit is valid whether the port has been held via hardware or software. |
| 1 | NOHOLD | 0 | Port hold signal. NOHOLD allows or disallows the port to be held by an external HOLD signal. When NOHOLD = 1, the TMS320C3x takes over the external bus and controls it, regardless of serviced or pending requests by external devices. No hold acknowledge (HOLDA) is asserted when a HOLD is received. However, it is asserted if an internal hold is generated (HIZ = 1 ). NOHOLD is set to 0 at reset. |
| 2 | HIZ | 0 | Internal hold. When set (HIZ=1), the port is put in hold mode. This is equivalent to the external HOLD signal. By forcing a high-impedance condition, the TMS320C3x can relinquish the external memory port through software. HOLDA goes low when the port is placed in the high-impedance state. HIZ is set to 0 at reset. |
| 4-3 | SWW | 11 | Software wait mode. In conjunction with WTCNT, this two-bit field defines the mode of wait-state generation. It is set to 11 at reset. |
| 7-5 | WTCNT | 111 | Software wait mode. This three-bit field specifies the number of cycles to use when in software wait mode for the generation of internal wait states. The range is $0(W T C N T=000)$ to $7(W T C N T=111) \mathrm{H} 1 / \mathrm{H} 3$ cycles. It is set to 111 at reset. |
| 12-8 | BNKCMP | 10000 | Bank compare. This five-bit field specifies the number of MSBs of the address to be used to define the bank size. It is set to 10000 at reset. |
| 31-13 | Reserved | 0-0 | Read as 0. |

### 7.1.2 Expansion-Bus Control Register

The expansion-bus control register is a 32-bit register that contains control bits for the expansion bus (see Figure 7-3 and Table 7-2).

Figure 7-3. Expansion-Bus Control Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | WTCNT | SWW | $x x$ | $x x$ | $x x$ |  |  |  |

NOTE: $\quad x x=$ reserved bit, read as 0.
$R=$ read, $W=$ write.

Table 7-2. Expansion-Bus Control Register Bits Summary

| Bit | Name | Reset <br> Value | Function |
| :---: | :---: | :---: | :--- |
| $2-0$ | Reserved | 000 | Read as 0. <br> $4-3$ |
| SWW | 11 | Software wait-state generation. In conjunction with the WTCNT, this <br> two-bit field defines the mode of wait-state generation. It is set to 111 <br> at reset. |  |
| $7-5$ | WTCNT | 111 | Software wait mode. This three-bit field specifies the number of cycles <br> to use when in software wait mode for the generation of internal wait <br> states. The range is 0 (WTCNT $=0000$ ) to $7($ WTCNT $=111$ ) H1/H3 <br> clock cycles. It is set to 111 at reset. |
| $31-8$ | Reserved | $0-0$ | Read as 0. |

### 7.2 External Interface Timing

This section discusses functional timing of operations on the primary bus and the expansion bus, the TMS320C3x's two independent parallel buses. Detailed timing specifications for all TMS320C3x signals are contained in Section 13.6 on page 13-31.

The parallel buses implement three mutually exclusive address spaces distinguished through the use of three separate control signals: $\overline{\text { STRB }}, \overline{M S T R B}$, and $\overline{\text { IOSTRB }}$. The $\overline{\text { STRB }}$ signal controls accesses on the primary bus, and the $\overline{\text { MSTRB }}$ and $\overline{\text { IOSTRB }}$ control accesses on the expansion bus. Since the two buses are independent, you can make two accesses in parallel.

With the exception of bank switching and the external HOLD function (discussed later in this section), timing of primary bus cycles and MSTRB expansion bus cycles are identical and are discussed collectively. The acronym (M)STRB is used in references that pertain equally to STRB and $\overline{\text { MSTRB }}$. Similarly, (X)R/ $\overline{\mathrm{W}},(\mathrm{X}) \mathrm{A},(\mathrm{X}) \mathrm{D}$, and $\overline{\mathrm{X}) R D \mathrm{Y}}$ are used to symbolize the equivalent primary and expansion bus signals. The $\overline{\text { OSTRB }}$ expansion bus cycles are timed differently and are discussed independently.

### 7.2.1 Primary-Bus Cycles

All bus cycles comprise integral numbers of H 1 clock cycles. One H 1 cycle is defined to be from one falling edge of H 1 to the next falling edge of H 1 . For full-speed (zero wait-state) accesses, writes require two H 1 cycles and reads one cycle; however, if the read follows a write, the read requires two cycles. This applies to both the primary bus and the MSTRB expansion bus access. Recall that, internally (from the perspective of the CPU and DMA), writes require only one cycle if no accesses to that interface are in progress. The following discussions pertain to zero wait-state accesses unless otherwise specified.

The (M)STRB signal is low for the active portion of both reads and writes. The active portion lasts one H 1 cycle. Additionally, before and after the active portion ((M)STRB low) of writes only, there is a transition cycle of H 1 . This transition cycle consists of the following sequence:

1) (M)STRB is high.
2) If required, ( X$) \mathrm{R} / \overline{\mathrm{W}}$ changes state on H 1 rising.
3) If required, address changes on H 1 rising if the previous H 1 cycle was the active portion of a write. If the previous H 1 cycle was a read, address changes on H 1 falling.

Figure 7-4 illustrates a read-read-write sequence for $\overline{(M) S T R B}$ active and no wait states. The data is read as late in the cycle as possible to allow maximum access time from address valid. Note that although external writes require two cycles, internally (from the perspective of the CPU and DMA) they require only one cycle if no accesses to that interface are in progress. In the typical timing for all external interfaces, the (X)R/W strobe does not change until ( $\bar{M}$ )STRB or IOSTRB goes inactive.

Figure 7-4. Read-Read-Write for $\overline{(M) S T R B}=0$


## Note: Back-to-Back Read Operations

(M)STRB will remain low during back-to-back read operations.

Figure 7-5 illustrates a write-write-read sequence for (M)STRB active and no wait states. The address and data written are held valid approximately one-half cycle after $(\overline{\mathrm{M}})$ STRB changes.

Figure 7-5. Write-Write-Read for $\overline{(M) S T R B}=0$


Figure 7-6 illustrates a read cycle with one wait state. Since (X)RDY $=1$, the read cycle is extended. ( $\bar{M}$ )STRB, $(X) R \bar{W}$, and (X)A are also extended one cycle. The next time ( $\bar{X})$ RDY is sampled, it is 0 .

Figure 7-6. Use of Wait States for Read for $\overline{(M) S T R B}=0$


Figure 7-7 illustrates a write cycle with one wait state. Since initially $\overline{(X) R D Y}=$ 1 , the write cycle is extended. ( $\bar{M}$ )STRB, (X)R $\bar{W}$, and (X)A are extended one cycle. The next time $\overline{(X) R D Y}$ is sampled, it is 0 .

Figure 7-7. Use of Wait States for Write for $\overline{(M) S T R B}=0$


### 7.2.2 Expansion-Bus I/O Cycles

In contrast to primary bus and $\overline{\mathrm{MSTRB}}$ cycles, $\overline{\text { IOSTRB }}$ reads and writes are both two cycles in duration (with no wait states) and exhibit the same timing. During these cycles, address always changes on the falling edge of H , and $\overline{\text { IOSTRB }}$ is low from the rising edge of the first H 1 cycle to the rising edge of the second H 1 cycle. The OSTRB signal always goes inactive (high) between cycles, and XR/W is high for reads and low for writes.

Figure 7-8 illustrates read and write cycles when $\overline{\text { OSTRB }}$ is active and there are no wait states. For $\overline{\mathrm{OSTRB}}$ accesses, reads and writes require a minimum of two cycles. Some off-chip peripherals might change their status bits when read or written to. Therefore, it is important to maintain valid addresses when communicating with these peripherals. For reads and writes when IOSTRB is active, $\overline{\mathrm{OSTRB}}$ is completely framed by the address.

Figure 7-8. Read and Write for $\overline{I O S T R B}=0$


Figure 7-9 illustrates a read with one wait state when IOSTRB is active, and Figure 7-10 illustrates a write with one wait state when IOSTRB is active. For each wait state added, $\overline{\mathrm{IOSTRB}}, \mathrm{XR} \overline{\mathrm{M}}$, and XA are extended one clock cycle. Writes hold the data on the bus one additional cycle. The sampling of XRDY is repeated each cycle.

Figure 7-9. Read With One Wait State for $\overline{O S T R B}=0$


Figure 7-10. Write With One Wait State for $\overline{\text { IOSTRB }}=0$


Figure 7-11, Figure 7-12, Figure 7-13, Figure 7-14, Figure 7-15, Figure 7-16, Figure 7-17, Figure 7-18, Figure 7-19, Figure 7-20, and Figure 7-21 illustrate the various transitions between memory reads and writes, and I/O writes over the expansion bus.

Figure 7-11. Memory Read and I/O Write for Expansion Bus


Figure 7-12. Memory Read and I/O Read for Expansion Bus


Figure 7-13. Memory Write and I/O Write for Expansion Bus


Figure 7-14. Memory Write and I/O Read for Expansion Bus


Figure 7-15. I/O Write and Memory Write for Expansion Bus


Figure 7-16. I/O Write and Memory Read for Expansion Bus


Figure 7-17. I/O Read and Memory Write for Expansion Bus


Figure 7-18. I/O Read and Memory Read for Expansion Bus


Figure 7-19. I/O Write and I/O Read for Expansion Bus


Figure 7-20. I/O Write and I/O Write for Expansion Bus


Figure 7-21. I/O Read and I/O Read for Expansion Bus


Figure 7-22 and Figure 7-23 illustrate the signal states when a bus is inactive (after an $\overline{\text { OSTRB }}$ or (M)STRB access, respectively). The strobes (STRB, $\overline{\text { MSTRB }}$ and $\overline{\text { OSTRB }}$ ) and ( $(\mathbb{R}) \overline{\mathrm{M}}$ ) go to 1. The address is undefined, and the ready signal ( $\overline{\mathrm{XRDY}}$ or $\overline{\mathrm{RDY}}$ ) is ignored.

Figure 7-22. Inactive Bus States for $\overline{\text { IOSTRB }}$


Figure 7-23. Inactive Bus States for $\overline{S T R B}$ and $\overline{M S T R B}$


Figure 7-24 illustrates the timing for $\overline{\text { HOLD }}$ and $\overline{\text { HOLDA }}$. $\overline{\text { HOLD }}$ is an external asynchronous input. There is a minimum of one cycle delay from the time when the processor recognizes $\overline{\mathrm{HOLD}}=0$ until $\overline{\mathrm{HOLDA}}=0$. When $\overline{\mathrm{HOLDA}}=0$, the address, data buses, and associated strobes are placed in a high-impedance state. All accesses occurring over an interface are complete before a hold is acknowledged.

Figure 7-24. $\overline{H O L D}$ and $\overline{H O L D A}$ Timing


### 7.3 Programmable Wait States

You can control wait-state generation by manipulating memory-mapped control registers associated with both the primary and expansion interfaces. Use the WTCNT field to load an internal timer, and use the SWW field to select one of the following four modes of wait-state generation:

- External RDY
- WTCNT-generated $\overline{\text { RDY whtent }}$

L Logical-AND of $\overline{\mathrm{RDY}}$ and $\overline{\mathrm{RDY}}$ wtent

- Logical-OR of $\overline{\mathrm{RDY}}$ and $\overline{\mathrm{RDY}}$ wtent

The four modes are used to generate the internal ready signal, $\overline{\mathrm{RDY}}_{\text {int }}$, that controls accesses. As long as $\overline{\operatorname{RDY}}_{\text {int }}=1$, the current external access is delayed. When $\overline{R D Y}_{\text {int }}=0$, the current access completes. Since the use of programmable wait states for both external interfaces is identical, only the primary bus interface is described in the following paragraphs.
$\overline{R D Y}_{\text {wtent }}$ is an internally generated ready signal. When an external access is begun, the value in WTCNT is loaded into a counter. WTCNT can be any value from 0 through 7. The counter is decremented every $\mathrm{H} 1 / \mathrm{H} 3$ clock cycle until it becomes 0 . Once the counter is set to 0 , it remains set to 0 until the next access. While the counter is nonzero, $\overline{\operatorname{RDY}}_{\text {wtent }}=1$. While the counter is 0 , $\overline{R D Y}_{\text {wtent }}=0$.

When $S W W=00, \overline{\operatorname{RDY}}_{\text {int }}$ depends only on $\overline{\mathrm{RDY}}^{\text {RDY }}$ wtent is ignored. Table 7-3 is the truth table for this mode.

Table 7-3. Wait-State Generation When SWW $=00$

| RDY | $\overline{\text { RDY }}_{\text {wtent }}$ | $\overline{\mathbf{R D Y}}_{\text {Int }}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

When $S W W=01, \overline{\operatorname{RDY}}_{\text {int }}$ depends only on $\overline{\operatorname{RDY}}_{\text {wtent }} \cdot \overline{\operatorname{RDY}}$ is ignored. Table 7-4 is the truth table for this mode.

Table 7-4. Wait-State Generation When SWW $=01$

| RDY | $\overline{\text { RDY }}_{\text {wtent }}$ | $\overline{\mathbf{R D Y}}_{\text {int }}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

When $S W W=10, \overline{R D Y}_{\text {int }}$ is the logical-OR (electrical-AND, since these signals are low true) of $\overline{\mathrm{RDY}}$ and $\overline{\mathrm{RDY}}_{\text {wtent }}$ (see Table 7-5).

Table 7-5. Wait-State Generation When $S W W=10$

| RDY | $\overline{\text { RDY }}_{\text {wtent }}$ | $\overline{\mathbf{R D Y}}_{\text {int }}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

When SWW = 11, $\overline{\operatorname{RDY}}_{\text {int }}$ is the logical-AND (electrical-OR, since these signals are low true) of $\overline{\mathrm{RDY}}$ and $\mathrm{RDY}_{\text {wtent }}$. The truth table for this mode is Table 7-6.

Table 7-6. Wait-State Generation When SWW $=11$

| RDY | $\overline{\text { RDY }}_{\text {wtent }}$ | $\overline{\text { RDY }}_{\text {int }}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

### 7.4 Programmable Bank Switching

Programmable bank switching allows you to switch between external memory banks without externally inserting wait states due to memories that require several cycles to turn off. Bank switching is implemented on the primary bus and not on the expansion bus.

The size of a bank is determined by the number of bits specified to be examined on the BNKCMP field of the primary bus control register (see Table $7-1$ on page $7-4$ ). For example (see Figure $7-25$ ), if BNKCMP = 16, the 16 MSBs of the address are used to define a bank. Since addresses are 24 bits, the bank size is specified by the eight LSBs, yielding a bank size of 256 words. If BNKCMP $\geq 16$, only the 16 MSBs are compared. Bank sizes from $2^{8}$ $=256$ to $2^{24}=16 \mathrm{M}$ are allowed. Table 7-7 summarizes the relationship between BNKCMP, the address bits used to define a bank, and the resulting bank size.

Figure 7-25. BNKCMP Example


Table 7-7. BNKCMP and Bank Size

| BNKCMP | MSBs Defining a Bank | Bank Size (32-Bit Words) |
| :--- | :--- | :---: |
| 00000 | None | $2^{24}=16 \mathrm{M}$ |
| 00001 | 23 | $2^{23}=8 \mathrm{M}$ |
| 00010 | $23-22$ | $2^{22}=4 \mathrm{M}$ |
| 00011 | $23-21$ | $2^{21}=2 \mathrm{M}$ |
| 00100 | $23-20$ | $2^{20}=1 \mathrm{M}$ |
| 00101 | $23-19$ | $2^{19}=512 \mathrm{~K}$ |
| 00110 | $23-18$ | $2^{18}=256 \mathrm{~K}$ |
| 00111 | $23-17$ | $2^{17}=128 \mathrm{~K}$ |
| 01000 | $23-16$ | $2^{16}=64 \mathrm{~K}$ |
| 01001 | $23-15$ | $2^{15}=32 \mathrm{~K}$ |
| 01010 | $23-14$ | $2^{14}=16 \mathrm{~K}$ |
| 01011 | $23-13$ | $2^{13}=8 \mathrm{~K}$ |
| 01100 | $23-22$ | $2^{12}=4 \mathrm{~K}$ |
| 01101 | $23-11$ | $2^{11}=2 \mathrm{~K}$ |
| 01110 | $23-12$ | $2^{10}=1 \mathrm{~K}$ |
| 01111 | $23-9$ | $2^{9}=512$ |
| 10000 | $23-8$ | $2^{8}=256$ |
| $10000-11111$ | Reserved | Undefined |

The TMS320C3x has an internal register that contains the MSBs (as defined by the BNKCMP field) of the last address used for a read or write over the primary interface. At reset, the register bits are set to 0 . If the MSB s of the address being used for the current primary interface read do not match those contained in this internal register, a read cycle is not asserted for one $\mathrm{H} 1 / \mathrm{H} 3$ clock cycle. During this extra clock cycle, the address bus switches over to the new address, but STRB is inactive (high). The contents of the internal register are replaced with the MSBs being used for the current read of the current address. If the MSBs of the address being used for the current read match the bits in the register, a normal read cycle takes place.

If repeated reads are performed from the same memory bank, no extra cycles are inserted. When a read is performed from a different memory bank, memory conflicts are avoided by the insertion of an extra cycle. This feature can be disabled by setting BNKCMP to 0 . The insertion of the extra cycle occurs only when a read is performed. The changing of the MSBs in the internal register occurs for all reads and writes over the primary interface.

Figure 7-26 illustrates the addition of an inactive cycle when switches between banks of memory occur.

Figure 7-26. Bank-Switching Example


## Chapter 8

## Peripherals

The TMS320C3x features two timers, two serial ports (one on the TMS320C31), and an on-chip direct memory access (DMA) controller. These peripheral modules are controlled through memory-mapped registers located on the dedicated peripheral bus.

The DMA controller is used to perform input/output operations without interfering with the operation of the CPU. Therefore, it is possible to interface the TMS320C3x to slow external memories and peripherals (A/Ds, serial ports, etc.) without reducing the computational throughput of the CPU. The result is improved system performance and decreased system cost.

Major topics discussed in this chapter on peripherals are listed below.
Topic Page
8.1 Timers ..... 8-2
8.2 Serial Ports ..... 8-13
8.3 DMA Controller ..... 8.43

### 8.1 Timers

The TMS320C3x timer modules are general-purpose, 32-bit, timer/event counters, with two signaling modes and internal or external clocking (see Figure 8-1). You can use the timer modules to signal to the TMS320C3x or the external world at specified intervals or to count external events. With an internal clock, you can use the timer to signal an external A/D converter to start a conversion, or it can interrupt the TMS320C3x DMA controller to begin a data transfer. The timer interrupt is one of the internal interrupts. With an external clock, the timer can count external events and interrupt the CPU after a specified number of events. Each timer has an I/O pin that you can use as an input clock to the timer, an output clock signal, or a general-purpose I/O pin.

Figure 8-1. Timer Block Diagram


Three memory-mapped registers are used by each timer:

- Global-Control Register

The global-control register determines the operating mode of the timer, monitors the timer status, and controls the function of the $\mathrm{I} / \mathrm{O}$ pin of the timer.

- Period Register

The period register specifies the timer's signaling frequency.

## - Counter Register

The counter register contains the current value of the incrementing counter. You can increment the timer on the rising edge or the falling edge of the input clock. The counter is zeroed and can cause an internal interrupt whenever its value equals that in the period register. The pulse generator generates two types of external clock signals: pulse or clock. The memory map for the timer modules is shown in Figure 8-2.

Figure 8-2. Memory-Mapped Timer Locations

| Register | Peripheral Address |  |
| :---: | :---: | :---: |
|  | Timer 0 | Timer 1 |
| Timer Global Control (See Table 8-1) | 808020h | 808030h |
| Reserved | 808021h | 808031 h |
| Reserved | 808022h | 808032h |
| Reserved | 808023h | 808033h |
| Timer Counter (See subsection 8.1.2) | 808024h | 808034h |
| Reserved | 808025h | 808035h |
| Reserved | 808026h | 808036h |
| Reserved | 808027h | 808037h |
| Timer Period (See subsection 8.1.2) | 808028h | 808038h |
| Reserved | 808029h | 808039 |
| Reserved | 80802Ah | 80803Ah |
| Reserved | 80802Bh | 80803Bh |
| Reserved | 80802Ch | 80803Ch |
| Reserved | 80802Dh | 80803Dh |
| Reserved | 80802Eh | 80803Eh |
| Reserved | 80802Fh | 80803Fh |

### 8.1.1 Timer Global-Control Register

The timer global control register is a 32-bit register that contains the global and port control bits for the timer module. Table 8-1 defines this register's bits, names, and functions. Bits 3-0 are the port control bits; bits 11-6 are the timer global control bits. Figure 8-3 shows the 32 -bit register. Note that at reset, all bits are set to 0 except for DATIN (which is set to the value read on TCLK).

Figure 8-3. Timer Global-Control Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| xx | xx | x $\times$ | x $x$ | x $\times$ | xx | x $\times$ | x | x $\times$ | xx | xx | xx | xx | x $\times$ | xx | xx |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| xx | xx | x $\times$ | xx | TSTAT | INV | CLKSRC | C/ $/ \bar{P}$ | $\overline{\text { HLD }}$ | GO | xx | xx | DATIN | DATOUT | İ/O | FUNC |
| R R/W R/W R/W RN R/W R R R/W RN RN |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

$R=$ Read, $W=$ Write, $x x=$ reserved bit, read as 0

Table 8-1. Timer Global-Control Register Bits Summary

| Bits | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 0 | FUNC | 0 | FUNC controls the function of TCLK. If FUNC $=0$, TCLK is configured as a general-purpose digital I/O port. If FUNC $=1$, TCLK is configured as a timer pin (see Figure 8-4 for a description of the relationship between FUNC and CLKSRC). |
| 1 | İ/O | 0 | If FUNC $=0$ and CLKSRC $=0$, TCLK is configured as a generalpurpose I/O pin. In this case, if $\bar{I} / O=0$, TCLK is configured as a general-purpose input pin. If $\overline{1} / O=1, T C L K$ is configured as a gen-eral-purpose output pin. |
| 2 | DATOUT | 0 | DATOUT drives TCLK when the TMS320C3x is in I/O port mode. You can use DATOUT as an input to the timer. |
| 3 | DATIN | $x{ }^{\dagger}$ | Data input on TCLK or DATOUT. A write has no effect. |
| 5-4 | Reserved | 0-0 | Read as 0. |
| 6 | GO | 0 | The GO bit resets and starts the timer counter. When GO = 1 and the timer is not held, the counter is zeroed and begins incrementing on the next rising edge of the timer input clock. The GO bit is cleared on the same rising edge. GO $=0$ has no effect on the timer. |
| 7 | $\overline{\text { HLD }}$ | 0 | Counter hold signal. When this bit is 0 , the counter is disabled and held in its current state. If the timer is driving TCLK, the state of TCLK is also held. The internal divide-by-two counter is also held so that the counter can continue where it left off when HLD is set to 1. You can read and modify the timer registers while the timer is being held. RESET has priority over HLD. Table 8-2 shows the effect of writing to GO and HLD. |
| 8 | $C / \bar{P}$ | 0 | Clock/Pulse mode control. When $C / \bar{P}=1$, clock mode is chosen, and the signaling of the TSTAT flag and external output will have a 50 percent duty cycle. When $C / \bar{P}=0$, the status flag and external output will be active for one H 1 cycle during each timer period (see Figure 8-5 on page 8-7). |

$\dagger x=0$ or 1

## Table 8-1. Timer Global-Control Register Bits Summary (Continued)

| Bits | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 9 | CLKSRC | 0 | Specifies the source of the timer clock. When CLKSRC = 1, an internal clock with frequency equal to one-half of the H 1 frequency is used to increment the counter. The INV bit has no effect on the internal clock source. When CLKSRC $=0$, you can use an external signal from the TCLK pin to increment the counter. The external clock is synchronized internally, thus allowing external asynchronous clock sources that do not exceed the specified maximum allowable external clock frequency. This will be less than $f(\mathrm{H} 1) / 2$. (See Figure 8-4 for a description of the relationship between FUNC and CLKSRC). |
| 10 | INV | 0 | Inverter control bit. If an external clock source is used and INV $=1$, the external clock is inverted as it goes into the counter. If the output of the pulse generator is routed to TCLK and INV $=1$, the output is inverted before it goes to TCLK (see Figure 8-1). If INV $=0$, no inversion is performed on the input or output of the timer. The INV bit has no effect, regardless of its value, when TCLK is used in I/O port mode. |
| 11 | TSTAT | 0 | This bit indicates the status of the timer. It tracks the output of the uninverted TCLK pin. This flag sets a CPU interrupt on a transition from 0 to 1. A write has no effect. |
| 31-12 | Reserved | 0-0 | Read as 0. |

Figure 8-4. Timer Modes as Defined by CLKSRC and FUNC


$$
\begin{aligned}
\text { CLKSRC } & =1 \quad \text { (Internal) } \\
\text { FUNC } & =0(1 / O \text { Pin) }
\end{aligned}
$$

(a)

(c)


CLKSRC = 1 (Internal)
FUNC $=1$ (Timer Pin)
(b)


CLKSRC $=0$ (External)
FUNC $=1$ (Timer Pin)
(d)

Figure 8-5. Timer Timing

(a) TSTAT and timer output $(\mathrm{INV}=0)$ when $\mathrm{C} / \overline{\mathrm{P}}=0$ (pulse mode)

(b) TSTAT and timer output $(\mathrm{INV}=0)$ when $\mathrm{C} / \overline{\mathrm{P}}=1$ (clock mode)

The rate of timer signaling is determined by the frequency of the timer input clock and the period register. The following equations are valid with either an internal or an external timer clock:
$f($ pulse mode $)=f($ timer clock $) /$ period register
$f($ clock mode $)=f$ (timer clock) / ( $2 \times$ period register $)$

## Note: Period Register

If the period register equals 0 , refer to Section 8.1.2.

Table 8-2 shows the result of a write using specified values of the GO and $\overline{\mathrm{HLD}}$ bits in the global control register.

## Table 8-2. Result of a Write of Specified Values of GO and $\overline{H L D}$

| GO | $\overline{\text { HLD }}$ | Result |
| :---: | :---: | :--- |
| 0 | 0 | All timer operations are held. No reset is performed. (Reset value) |
| 0 | 1 | Timer proceeds from state before write. |
| 1 | 0 | Alltimer operations are held, including zeroing of the counter. The <br> GO bit is not cleared until the timer is taken out of hold. |
| 1 | 1 | Timer resets and starts. |

### 8.1.2 Timer Period and Counter Registers

The 32-bit timer period register is used to specify the frequency of the timer signaling. The timer counter register is a 32-bit register, which is reset to 0 whenever it increments to the value of the period register. Both registers are set to 0 at reset.

Certain boundary conditions affect timer operation. These conditions are listed below:

- When the period and counter registers are 0 , the operation of the timer is dependent upon the $C / \bar{P}$ mode selected. In pulse mode ( $C / \bar{P}=0$ ), TSTAT is set and remains set. In clock mode ( $C / \bar{P}=1$ ), the width of the cycle is 2/f(H1), and the external clocks are ignored.
- When the counter register is not 0 and the period register $=0$, the counter will count, roll over to 0 , and then behave as described above.

When the counter register is set to a value greater than the period register, the counter may overflow when being incremented. Once the counter reaches its maximum 32-bit value (OFFFFFFFFh), it simply clocks over to 0 and continues.

Writes from the peripheral bus override register updates from the counter and new status updates to the control register.

### 8.1.3 Timer Pulse Generation

The timer pulse generator (see Figure 8-1 on page 8-2) can generate several external signals. You can invert these signals with the INV bit. The two basic modes are pulse mode and clock mode, as shown in Figure 8-5 on page 8-7. In both modes, an internal clock source f (timer clock) has a frequency of $f(H 1) / 2$, and an externally generated clock source $f$ (timer clock) can have a maximum frequency of $f(\mathrm{H} 1) / 2.6$. Refer to timer timing in subsection 13.5.16 on page 13-66. In pulse mode ( $C / \overline{\mathrm{P}}=0$ ), the width of the pulse is $1 / f(\mathrm{H} 1)$.

Figure 8-6 provides some examples of the TCLKx output when the period register is set to various values and clock or pulse mode is selected.

Figure 8-6. Timer Output Generation Examples

(a) $\quad \mathrm{NV}=0, \mathrm{C} / \overline{\mathrm{P}}=0$ (Pulse Mode)

Timer Period $=1$
Also,
INV $=0, C / \bar{P}=1$ (Clock Mode)
Timer Period $=0$

(b) $\quad$ INV $=0, C / \bar{P}=0$ (Pulse Mode) Timer Period $=2$

(c) $\quad \mathrm{NV}=0, \mathrm{C} / \overline{\mathrm{P}}=0$ (Pulse Mode)

Timer Period $=3$

(d) $\operatorname{INV}=0, C / \bar{P}=1$ (Clock Mode)

Timer Period $=1$

(e) $\quad I N V=0, C / \bar{P}=1$ (Clock Mode)

Timer Period $=2$


> (f) $\operatorname{INV}=0, C / \bar{P}=1$ (Clock Mode)
> Timer Period $=3$

### 8.1.4 Timer Operation Modes

The timer can receive its input and send its output in several different modes, depending upon the setting of CLKSRC, FUNC, and IT/O. The four timer modes of operation are defined as follows:

If CLKSRC $=1$ and FUNC $=0$, the timer input comes from the internal clock. The internal clock is not affected by the INV bit. In this mode, TCLK is connected to the I/O port control, and you use TCLK as a general-purpose $I / O$ pin (see Figure 8-7). If $\overline{/} / \mathrm{O}=0, \mathrm{TCLK}$ is configured as a generalpurpose input pin whose state you can read in DATIN. DATOUT has no effect on TCLK or DATIN. If $\overline{/} / \mathrm{O}=1$, TCLK is configured as a general-purpose output pin. DATOUT is placed on TCLK and can be read in DATIN.

Figure 8-7. Timer I/O Port Configurations

(a)

(b)

I If CLKSRC $=1$ and FUNC $=1$, the timer input comes from the internal clock, and the timer output goes to TCLK. This value can be inverted using INV, and you can read in DATIN the value output on TCLK.

I If CLKSRC $=0$ and $\operatorname{FUNC}=0$, the timer is driven according to the status of the $\overline{/} / O$ bit. If $\overline{/} / O=0$, the timer input comes from TCLK. This value can be inverted using INV, and you can read in DATIN the value of TCLK. If $\bar{I} / \mathrm{O}$ $=1$, TCLK is an output pin. Then, TCLK and the timer are both driven by DATOUT. All 0-to-1 transitions of DATOUT increment the counter. INV has no effect on DATOUT. You can read in DATIN the value of DATOUT.

- If CLKSRC $=0$ and $\operatorname{FUNC}=1$, TCLK drives the timer. If INV $=0$, all 0-to-1 transitions of TCLK increment the counter. If INV $=1$, all 1 -to-0 transitions of TCLK increment the counter. You can read in DATIN the value of TCLK.

Figure 8-4 on page 8-6 shows the four timer modes of operation.

### 8.1.5 Timer Interrupts

A timer interrupt is generated whenever the TSTAT bit of the timer control register changes from a 0 to a 1. The frequency of timer interrupts depends on whether the timer is set up in pulse mode or clock mode.
$\square$ In pulse mode, the interrupt frequency is determined by the following equation:

$$
\begin{aligned}
f_{(\text {interrupt })} & =\frac{f_{(\text {timer clock })}}{\text { period register }}, \text { where } \\
f_{\text {(interrupt })} & =\text { timer frequency } \\
f_{(\text {timer clock })} & =\text { interrupt frequency }
\end{aligned}
$$

- In clock mode, the interrupt frequency is determined by the following equation:

$$
\begin{aligned}
f_{\text {(interrupt })} & =\frac{f_{(\text {timer clock })}}{2 \times \text { period register }}, \text { where } \\
f_{\text {(interrupt })} & =\text { timer frequency } \\
f_{\text {(timer clock })} & =\text { interrupt frequency }
\end{aligned}
$$

The timer counter is automatically reset to 0 whenever it is equal to the value in the timer period register. You can use the timer interrupt for either the CPU or the DMA. Interrupt enable control for each timer, for either the CPU or the DMA, is found in the CPU/DMA interrupt enable register. Refer to subsection 3.1.8 on page 3-7 for more information on the CPU/DMA interrupt enable register.

When a timer interrupt occurs, a change in the state of the corresponding TCLK pin will be observed if FUNC $=1$ and CLKSRC $=1$ in the timer globalcontrol register. The exact change in the state depends on the state of the $\mathrm{C} / \overline{\mathrm{P}}$ bit.

### 8.1.6 Timer Initialization/Reconfiguration

The timers are controlled through memory-mapped registers located on the dedicated peripheral bus. Following is the general procedure for initializing and/or reconfiguring the timers:

1) Halt the timer by clearing the GO/ $\overline{H L D}$ bits of the timer global-control register. To do this, write a 0 to the timer global-control register. Note that the timers are halted on RESET.
2) Configure the timer via the timer global-control register (with GO = $\overline{\mathrm{HLD}}$ $=0$ ), the timer counter register, and timer period register, if necessary.
3) Start the timer by setting the GO/HLD bits of the timer global-control register.

### 8.2 Serial Ports

The TMS320C30 has two totally independent bidirectional serial ports. Both serial ports are identical, and there is a complementary set of control registers in each one. Only one serial port is available on the TMS320C31. You can configure each serial port to transfer 8, 16, 24, or 32 bits of data per word simultaneously in both directions. The clock for each serial port can originate either internally, via the serial port timer and period registers, or externally, via a supplied clock. An internally generated clock is a divide-down of the clockout frequency, $\mathrm{f}(\mathrm{H} 1)$. A continuous transfer mode is available, which allows the serial port to transmit and receive any number of words without new synchronization pulses.

Eight memory-mapped registers are provided for each serial port:

- Global-control register
- Two control registers for the six serial I/O pins
- Three receive/transmit timer registers
- Data-transmit register

D Data-receive register
The global-control register controls the global functions of the serial port and determines the serial-port operating mode. Two port control registers control the functions of the six serial port pins. The transmit buffer contains the next complete word to be transmitted. The receive buffer contains the last complete word received. Three additional registers are associated with the transmit/receive sections of the serial-port timer. A serial-port block diagram is shown in Figure 8-8 on page 8-14, and the memory map of the serial ports is shown in Figure 8-9 on page 8-15.

Figure 8-8. Serial-Port Block Diagram


Figure 8-9. Memory-Mapped Locations for the Serial Ports

| Registor | Peripheral Address |  |
| :---: | :---: | :---: |
|  | Serial Port 0 | Serial Port 1 ' |
| Serial-Port Global Control (See Figure 8-10) | 808040h | 808050h |
| Reserved | 808041h | 808051h |
| FSX/DX/CLKX Port Control (See Figure 8-11) | 808042h | 808052h |
| FSR/DR/CLKR Port Control (See Figure 8-12) | 808043h | 808053h |
| R/X Timer Control (See Figure 8-13) | 808044h | 808054h |
| R/X Timer Counter (See Figure 8-14) | 808045h | 808055h |
| R/X Timer Period (See Figure 8-15) | 808046h | 808056h |
| Reserved | 808047h | 808057h |
| Data Transmit (See Figure 8-16) | 808048h | 808058h |
| Reserved | 808049h | 808059h |
| Reserved | 80804Ah | 80805Ah |
| Reserved | 80804Bh | 80805Bh |
| Data Receive (See Figure 8-17) | 80804Ch | 80805Ch |
| Reserved | 80804Dh | 80805Dh |
| Reserved | 80804Eh | 80805Eh |
| Reserved | 80804Fh | 80805Fh |

$\dagger$ Reserved locations on the TMS320C31

### 8.2.1 Serial-Port Global-Control Register

The serial-port global-control register is a 32-bit register that contains the global control bits for the serial port. Table 8-3 defines the register bits, bit names, and bit functions. The register is shown in Figure 8-10.
Table 8-3. Serial-Port Global-Control Register Bits Summary

| Bit | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 0 | RRDY | 0 | If RRDY $=1$, the receive buffer has new data and is ready to be read. $A$ three $\mathrm{H} 1 / \mathrm{H} 3$ cycle delay occurs from the loading of DRR to RRDY $=1$. The rising edge of this signal sets RINT. If RRDY $=0$ at reset, the receive buffer does not have new data since the last read. RRDY $=0$ at reset and after the receive buffer is read. |
| 1 | XRDY | 1 | If XRDY $=1$, the transmit buffer has written the last bit of data to the shifter and is ready for a new word. A three $\mathrm{H} 1 / \mathrm{H} 3$ cycle delay occurs from the loading of the transmit shifter until XRDY is set to 1 . The rising edge of this signal sets XINT. If XRDY $=0$, the transmit buffer has not written the last bit of data to the transmit shifter and is not ready for a new word. XRDY = 1 at reset. |
| 2 | FSXOUT | 0 | This bit configures the FSX pin as an input (FSXOUT = 0) or an output (FSXOUT=1). |

Table 8-3. Serial-Port Global-Control Register Bits Summary (Continued)

| Bit | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 3 | XSREMPTY | 0 | If $\mathrm{XSREMPTY}=0$, the transmit shift register is empty. If $\mathrm{XSREMPTY}=1$, the transmit shift register is not empty. Reset or XRESET causes this bit to $=0$. |
| 4 | RSRFULL | 0 | If RSRFULL = 1 , an overrun of the receiver has occurred. In continuous mode, RSRFULL is set to 1 when both RSR and DRR are full. In noncontinuous mode, RSRFULL is set to 1 when RSR and DRR are full and a new FSR is received. A read causes this bit to be set to 0 . This bit can be set to 0 only by a system reset, a serial-port receive reset (RRESET = 1), or a read. When the receiver tries to set RSRFULL to 1 at the same time that the global register is read, the receiver will dominate, and RSRFULL is set to 1 . If RSRFULL $=0$, no overrun of the receiver has occurred. |
| 5 | HS | 0 | If $\mathrm{HS}=1$, the handshake mode is enabled. If $\mathrm{HS}=0$, the handshake mode is disabled. |
| 6 | XCLKSRCE | 0 | If XCLKSRCE $=1$, the internal transmit clock is used. If XCLKSRCE $=0$, the external transmit clock is used. |
| 7 | RCLKSRCE | 0 | If RCLKSRCE $=1$, the internal receive clock is used. If RCLKSRCE $=0$, the external receive clock is used. |
| 8 | XVAREN | 0 | This bit specifies fixed (XVAREN $=0$ ) or variable (XVAREN =1) data rate signaling when transmitting. With a fixed data rate, FSX is active for at least one XCLK cycle and then goes inactive before transmission begins. With variable data rate, FSX is active while all bits are being transmitted. When you use an external FSX and variable data rate signaling, the DX pin is driven by the transmitter when FSX is held active or when a word is being shifted out. |
| 9 | RVAREN | 0 | This bit specifies fixed (RVAREN $=0$ ) or variable (RVAREN $=1$ ) data rate signaling when receiving. With a fixed data rate, FSR is active for at least one RCLK cycle and then goes inactive before the reception begins. With variable data rate, FSR is active while all bits are being received. |
| 10 | XFSM | 0 | Transmit frame sync mode. Configures the port for continuous mode operation(XFSM =1) or standard mode (XFSM = 0 ). In continuous mode, only the first word of a block generates a sync pulse, and the rest are simply transmitted continuously to the end of the block. In standard mode, each word has an associated sync pulse. |
| 11 | RFSM | 0 | Receive frame sync mode. Configures the port for continuous mode (RFSM =1) or standard mode (RFSM = 0 ) operation. In continuous mode, only the first word of a block generates a sync pulse, and the rest are simply received continuously without expectation of another sync pulse. In standard mode, each word received has an associated sync pulse. |
| 12 | CLKXP | 0 | CLKX polarity. If CLKXP $=0, C L K X$ is active high. If $C L K X P=1, C L K X$ is active low. |

Table 8-3. Serial-Port Global-Control Register Bits Summary (Continued)

| Bit | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 13 | CLKRP | 0 | CLKR polarity. If CLKRP $=0$, CLKR is active (high). If CLKRP $=1$, CLKR is active (low). |
| 14 | DXP | 0 | $D X$ polarity. If $D X P=0, D X$ is active (high). If $D X P=1, D X$ is active (low). |
| 15 | DRP | 0 | $D R$ polarity. If $D R P=0, D R$ is active (high). If $D R P=1, D R$ is active (low). |
| 16 | FSXP | 0 | FSX polarity. If $\operatorname{FSXP}=0$, FSX is active (high). If $F S X P=1, F S X$ is active (low). |
| 17 | FSRP | 0 | FSR polarity. If FSRP $=0$, FSR is active (high). If $\operatorname{FSRP}=1, F S R$ is active (low). |
| 19-18 | XLEN | 00 | These two bits define the word length of serial data transmitted. All data is assumed to be right-justified in the transmit buffer when fewer than 32 bits are specified. $\begin{array}{lllllll} 0 & 0 & --8 & 8 \text { bits } & 1 & 0 & --. \\ 0 & 1 & ---16 & 16 \text { bits bits } \\ & 1 & 1 & -\ldots & 32 & \text { bits } \end{array}$ |
| 21-20 | RLEN | 00 | These two bits define the word length of serial data received. All data is right-justified in the receive buffer. $\begin{array}{lllllll} 0 & 0 & --. & 8 \text { bits } & 1 & 0 & --24 \text { bits } \\ 0 & 1 & -- & 16 \text { bits } & 1 & 1 & --32 \text { bits } \end{array}$ |
| 22 | XTINT | 0 | Transmit timer interrupt enable. If XTINT $=0$, the transmit timer interrupt is disabled. If XTINT $=1$, the transmit timer interrupt is enabled. |
| 23 | XINT | 0 | Transmit interrupt enable. If XINT $=0$, the transmit interrupt is disabled. If XINT $=1$, the transmit interrupt is enabled. Note that the CPU receive flag XINT and the serial port-to-DMA interrupt (EXINTO in the IE register) is the OR of the enabled transmit timer interrupt and the enabled transmit interrupt. |
| 24 | RTINT | 0 | Receive timer interrupt enable. If RTINT $=0$, the receive timer interrupt is disabled. If RTINT $=1$, the receive timer interrupt is enabled. |
| 25 | RINT | 0 | Receive interrupt enable. If RINT $=0$, the receive interrupt is disabled. If RINT = 1, the receive interrupt is enabled. Note that the CPU receive flag RINT and the serial-port-to-DMA interrupt (ERINTO in the IE register) is the OR of the enabled receive timer interrupt and the enabled receive interrupt. |
| 26 | XRESET | 0 | Transmit reset. If XRESET $=0$, the transmit side of the serial port is reset. To take the transmit side of the serial port out of reset, set XRESET to 1. However, do not set XRESET to 1 until at least three cycles after XRESET goes inactive. This applies only to system reset. Setting XRESET to 0 does not change the contents of any of the serial-port control registers. It places the transmitter in a state corresponding to the beginning of a frame of data. Resetting the transmitter generates a transmit interrupt. Reset this bit during the time the mode of the transmitter is set. You can toggle XFSM without resetting the global-control register. |

Table 8-3. Serial-Port Global-Control Register Bits Summary (Concluded)

| Bit | Name | Reset Value | Function |
| :---: | :--- | :---: | :--- |
| 27 | RRESET | 0 | Receive reset. If RRESET = 0, the receive side of the serial port is reset. <br> To take the receive side of the serial port out of reset, set RRESET to 1. <br> Setting RRESET to 0 does not change the contents of any of the serial- <br> port control registers. It places the receiver in a state corresponding to the <br> beginning of a frame of data. Reset this bit at the same time that the mode <br> of the receiver is set. RFSM can be toggled without resetting the global- <br> control register. |
| $31-28$ | Reserved | $0-0$ | Read as 0. |

Figure 8-10. Serial-Port Global-Control Register

| 3130 | $30 \quad 29$ | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 |  | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x $\times$ x | xx xx | x $\times$ R | RRESET | XRESET | RINT | RTINT | XINT | XTINT | RLEN |  |  | XLEN |  | FSRP | FSXP |
|  |  | RW |  | RW | R/W | RW | RW | RW | R/W | R/W |  | RW | R/W | RNW | RW |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DRP | DXP | CLKR | RP CLKXP | P RFSM | XFSM | RVaren | XVAREN | RCLK | $\begin{aligned} & \text { XCLK } \\ & \text { SRCE } \end{aligned}$ | HS | RSR FULL | XSR EMPTY | FSXOUT | XRDY | RRDY |
| R/W | R/W | RW | W RW | RW | RN | RNW | RW | RW | RW | RN | R | R | RNW | R | R |

$R=$ Read, $W=$ Write, $x x=$ reserved bit, read as 0

### 8.2.2 FSX/DX/CLKX Port-Control Register

This 32-bit port control register controls the function of the serial port FSX, DX, and CLKX pins. At reset, all bits are set to 0 . Table 8-4 defines the register bits, bit names, and functions. Figure 8-11 shows this port control register.

Table 8-4. FSX/DX/CLKX Port-Control Register Bits Summary

| Bit | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 0 | CLKXFUNC | 0 | CLKXFUNC controls the function of CLKX. If CLKXFUNC $=0$, CLKX is configured as a general-purpose digital I/O port. If CLKXFUNC $=1$, CLKX is a serial port pin. |
| 1 | CLKXİ/O | 0 | If CLKX $\bar{I} / O=0, C L K X$ is configured as a general-purpose input pin. If CLKX Ī/ $O=1, C L K X$ is configured as a general-purpose output pin. |
| 2 | CLKXDATOUT | 0 | Data output on CLKX. |
| 3 | CLKXDATIN | x | Data input on CLKX. A write has no effect. |
| 4 | DXFUNC | 0 | DXFUNC controls the function of $D X$. If $D X F U N C=0, D X$ is configured as a general-purpose digital I/O port. If DXFUNC =1, DX is a serial port pin. |
| 5 | DX İ/O | 0 | If $D X \bar{I} / O=0, D X$ is configured as a general-purpose input pin. If $D X I / O=1, D X$ is configured as a general-purpose output pin. |
| 6 | DXDATOUT | 0 | Data output on DX. |
| 7 | DXDATIN | $\mathrm{x}^{\dagger}$ | Data input on DX. A write has no effect. |
| 8 | FSXFUNC | 0 | FSXFUNC controls the function of FSX. If FSXFUNC $=0$, FSX is configured as a general-purpose digital I/O port. If $\operatorname{FSXFUNC}=1$, FSX is a serial port pin. |
| 9 | FSX İ/O | 0 | If $F S X I / O=0, F S X$ is configured as a general-purpose input pin. If $F S X I / O=1, F S X$ is configured as a general-purpose output pin. |
| 10 | FSXDATOUT | 0 | Data output on FSX. |
| 11 | FSXDATIN | $\mathrm{x}^{\dagger}$ | Data input on FSX. A write has no effect. |
| 31-12 | Reserved | 0-0 | Read as 0 . |

Figure 8-11. FSX/DX/CLKX Port-Control Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x $\times$ | XX | xX | xX | XX | XX | XX | XX | XX | xX | xX | XX | XX | XX | XX | XX |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XX | XX | XX | XX | $\begin{aligned} & \text { FSX } \\ & \text { DATIN } \end{aligned}$ | FSX DATOUT | $\begin{aligned} & \text { FSX } \\ & \text { I/O } \end{aligned}$ | FSX FUNC | $\begin{gathered} \text { DX } \\ \text { DATIN } \end{gathered}$ | DX <br> DATOUT | $\begin{aligned} & \mathrm{DX} \\ & \mathrm{I} / \mathrm{O} \end{aligned}$ | DX FUNC | $\begin{aligned} & \text { CLKX } \\ & \text { DATIN } \end{aligned}$ | $\begin{aligned} & \text { CLKX } \\ & \text { DATOUT } \end{aligned}$ | $\underset{\text { C/O }}{\text { CLKX }}$ | CLKX <br> FUNC |
|  |  |  |  | R | R/W | RNW | R/W | R | RWW | R/W | R/W | R | R/W | R/W | R/W |

$R=$ Read, $W=$ Write, $x x=$ reserved bit, read as 0

### 8.2.3 FSR/DR/CLKR Port-Control Register

This 32-bit port control register is controlled by the function of the serial port FSR, DR, and CLKR pins. At reset, all bits are set to 0 . Table 8-5 defines the register bits, the bit names, and functions. Figure 8-12 illustrates this port control register.

Table 8-5. FSR/DR/CLKR Port-Control Register Bits Summary

| Bit | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 0 | CLKRFUNC | 0 | CLKRFUNC controls the function of CLKR. If CLKRFUNC $=0$, CLKR is configured as a general-purpose digital I/O port. If CLKRFUNC $=1$, CLKR is a serial port pin. |
| 1 | CLKRİ/O | 0 | If CLKRİ/ $O=0$, CLKR is configured as a general-purpose input pin. If $C L K R I \overline{/} / O=1, C L K R$ is configured as a general-purpose output pin. |
| 2 | CLKRDATOUT | 0 | Data output on CLKR. |
| 3 | CLKRDATIN | x | Data input on CLKR. A write has no effect. |
| 4 | DRFUNC | 0 | DRFUNC controls the function of DR. If DRFUNC $=0$, DR is configured as a general-purpose digital I/O port. If DRFUNC $=1$, DR is a serial port pin. |
| 5 | DR İ/O | 0 | If $D R I / / O=0, D R$ is configured as a general-purpose input pin. If $D R \bar{I} / O=1, D R$ is configured as a general-purpose output pin. |
| 6 | DRDATOUT | 0 | Data output on DR |
| 7 | DRDATIN | $x^{\dagger}$ | Data input on DR. A write has no effect. |
| 8 | FSRFUNC | 0 | FSRFUNC controls the function of FSR. If FSRFUNC $=0$, FSR is configured as a general-purpose digital I/O port. If FSRFUNC $=1$, FSR is a serial port pin. |
| 9 | FSR İ/O | 0 | If $F S R \bar{I} / O=0, F S R$ is configured as a general-purpose input pin. If FSR $\overline{1} / O=1$, FSR is configured as a general-purpose output pin. |
| 10 | FSRDATOUT | 0 | Data output on FSR |
| 11 | FSRDATIN | $x$ | Data input on FSR. A write has no effect. |
| 31-12 | Reserved | 0-0 | Read as 0. |

$\dagger_{x=0}$ or 1
Figure 8-12. FSR/DR/CLKR Port-Control Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| xX | xx | xx | x $\times$ | xX | x $\times$ | x $\times$ | x $X$ | x $\times$ | x x | x $x$ | x $\times$ | x $\times$ | x $\times$ | x $\times$ | x $\times$ |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| XX | XX | XX | xX | $\begin{aligned} & \text { FSR } \\ & \text { DATIN } \end{aligned}$ | FSR DATOUT | $\begin{aligned} & \text { FSR } \\ & \text { I/O } \end{aligned}$ | FSR <br> FUNC | DR DATIN | DR DATOUT | $\begin{aligned} & \mathrm{DR} \\ & \mathrm{I} / \mathrm{O} \end{aligned}$ | DR FUNC | CLKR <br> DATIN | $\begin{gathered} \text { CLKR } \\ \text { DATOUT } \end{gathered}$ | $\begin{gathered} \text { CLKR } \\ \hline \text { L/O } \end{gathered}$ | $\begin{aligned} & \text { CLKR } \\ & \text { FUNC } \end{aligned}$ |
| R |  |  |  |  | R/W | R/W | R/W | R | RW | RW | R/W | R | R/W | R/W | R/W |

$R=$ Read, $W=$ Write, $x x=$ reserved bit, read as 0

### 8.2.4 Receive/Transmit Timer-Control Register

A 32-bit receive/transmit timer control register contains the control bits for the timer module. At reset, all bits are set to 0 . Table $8-6$ lists the register bits, bit names, and functions. Bits 5-0 control the transmitter timer. Bits 11-6 control the receiver timer. Figure 8-13 shows the register. The serial port receive/ transmit timer function is similar to timer module operation. It can be considered a 16-bit-wide timer. Refer to Section 8.1 on page 8-2 for more information on timers.

Table 8-6. Receive/Transmit Timer-Control Register

| Bit | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 0 | XGO | 0 | The XGO bit resets and starts the transmit timer counter. When XGO is set to 1 and the timer is not held, the counter is zeroed and begins incrementing on the next rising edge of the timer input clock. The XGO bit is cleared on the same rising edge. Writing 0 to XGO has no effect on the transmit timer. |
| 1 | $\overline{\text { XHLD }}$ | 0 | Transmit counter hold signal. When this bit is set to 0 , the counter is disabled and held in its current state. The internal divide-by-two counter is also held so that the counter will continue where it left off when XHLD is set to 1 . You can read and modify the timer registers while the timer is being held. $\overline{\text { RESET }}$ has priority over XHLD. |
| 2 | XC// $\bar{P}$ | 0 | XClock/Pulse mode control. When $X C / \bar{P}=1$, the clock mode is chosen. The signaling of the status flag and external output has a 50 percent duty cycle. When XC/ $\bar{P}=0$, the status flag and external output are active for one CLKOUT cycle during each timer period. |
| 3 | XCLKSRC | 0 | This bit specifies the source of the transmit timer clock. When XCLKSRC = 1, an internal clock with frequency equal to one-half the CLKOUT frequency is used to increment the counter. When XCLKSRC $=0$, you can use an external signal from the CLKX pin to increment the counter. The external clock source is synchronized internally, thus allowing for external asynchronous clock sources that do not exceed the specified maximum allowable external clock frequency, that is, less than $\mathrm{f}(\mathrm{H} 1) / 2.6$. |
| 4 | Reserved | 0 | Read as zero. |
| 5 | XTSTAT | 0 | This bit indicates the status of the transmit timer. It tracks what would be the output of the uninverted CLKX pin. This flag sets a CPU interrupt on a transition from 0 to 1 . A write has no effect. |
| 6 | RGO | 0 | The RGO bit resets and starts the receive timer counter. When RGO is set to 1 and the timer is not held, the counter is zeroed and begins incrementing on the next rising edge of the timer input clock. The RGO bit is cleared on the same rising edge. Writing 0 to RGO has no effect on the receive timer. |
| 7 | $\overline{\text { RHLD }}$ | 0 | Receive counter hold signal. When this bit is set to 0 , the counter is disabled and held in its current state. The internal divide-by-two counter is also held so that the counter will continue where it left off when RHLD is set to 1 . You can read and modify the timer registers while the timer is being held. $\overline{\text { RESET }}$ has priority over $\overline{\text { RHLD. }}$ |

Table 8-6. Receive/Transmit Timer-Control Register (Concluded)

| Blt | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 8 | RC/P | 0 | RClock/Pulse mode control. When RC/ $\bar{P}=1$, the clock mode is chosen. The signaling of the status flag and external output has a 50 percent duty cycle. When RC/ $/ \bar{P}=0$, the status flag and external output are active for one CLKOUT cycle during each timer period. |
| 9 | RCLKSRC | 0 | This bit specifies the source of the receive timer clock. When RCLKSRC = 1 , an internal clock with frequency equal to one-half the CLKOUT frequency is used to increment the counter. When RCLKSRC $=0$, you can use an external signal from the CLKR pin to increment the counter. The external clock source is synchronized internally, thus allowing for external asynchronous clock sources that do not exceed the specified maximum allowable external clock frequency, that is, less than $f(H 1) / 2.6$. |
| 10 | Reserved | 0 | Read as zero. |
| 11 | RTSTAT | 0 | This bit indicates the status of the receive timer. It tracks what would be the output of the uninverted CLKR pin. This flag sets a CPU interrupt on a transition from 0 to 1. A write has no effect. |
| 31-12 | Reserved | $0-0$ | Read as 0. |

Figure 8-13. Receive/Transmit Timer-Control Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x x | >x | x | x $\times$ | x $\times$ | x $\times$ | xx | x $\times$ | xx | xa | x $x$ | x $x$ | xx | x $\times$ | x $\times$ | xx |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| xx | XX | XX | xx | RTSTAT | xX | RCLKSRC | RC/ $\bar{P}$ | RHLD | RGO | XTSTAT | XX | XCLKSRC | XC/ $\bar{P}$ | $\overline{\text { XHLD }}$ | XGO |
| R |  |  |  |  |  | RNW |  | R | RW | RW |  | R | RWW | RW | R/W |

$R=$ Read, $W=$ Write, $x x=$ reserved bit, read as 0

### 8.2.5 Receive/Transmit Timer-Counter Register

The receive/transmit timer counter register is a 32-bit register (see Figure 8-14). Bits 15-0 are the transmit timer counter, and bits 31-16 are the receive timer counter. Each counter is cleared to 0 whenever it increments to the value of the period register (see Section 8.2.6). It is also set to 0 at reset.

Figure 8-14. Receive/Transmit Timer Counter Register


NOTE: All bits are read/write.

### 8.2.6 Receive/Transmit Timer-Period Register

The receive/transmit timer period register is a 32-bit register (see Figure 8-15). Bits 15-0 are the timer transmit period, and bits 31-16 are the receive period. Each register is used to specify the period of the timer. It is also cleared to 0 at reset.

Figure 8-15. Receive/Transmit Timer-Period Register
$31 \quad 16$

15 0
Transmit Period
Note: All bits are read/write.

### 8.2.7 Data-Transmit Register

When the data-transmit register (DXR) is loaded, the transmitter loads the word into the transmit shift register (XSR), and the bits are shifted out. The delay from a write to DXR until an FSX occurs (or can be accepted) is two CLKX cycles. The word is not loaded into the shift register until the shifter is empty. When DXR is loaded into XSR, the XRDY bit is set, specifying that the buffer is available to receive the next word. Four tap points within the transmit shift register are used to transmit the word. These tap points correspond to the four data word sizes and are illustrated in Figure 8-16. The shift is a left-shift (LSB to MSB) with the data shifted out of the MSB corresponding to the appropriate tap point.

Figure 8-16. Transmit Buffer Shift Operation


### 8.2.8 Data-Receive Register

When serial data is input, the receiver shifts the bits into the receive shift register (RSR). When the specified number of bits are shifted in, the data-receive register (DRR) is loaded from RSR, and the RRDY status bit is set. The receiver is double-buffered. If the DRR has not been read and the RSR is full, the receiver is frozen. New data coming into the DR pin is ignored. The receive shifter will not write over the DRR. The DRR must be read to allow new data in the RSR to be transferred to the DRR. When a write to DRR occurs at the same time that an RSR to DRR transfer takes place, the RSR to DRR transfer has priority.

Data is shifted to the left (LSB to MSB). Figure 8-17 illustrates what happens when words less than 32 bits are shifted into the serial port. In this figure, it is assumed that an 8-bit word is being received and that the upper three bytes of the receive buffer are originally undefined. In the first portion of the figure, byte a has been shifted in. When byte $b$ is shifted in, byte $a$ is shifted to the left. When the data receive register is read, both bytes $a$ and $b$ are read.

Figure 8-17. Receive Buffer Shift Operation


### 8.2.9 Serial-Port Operation Configurations

Several configurations are provided for the operation of the serial port clocks and timer. The clocks for each serial port can originate either internally or externally. Figure 8-18 shows serial port clocking in the I/O mode (CLKRFUNC = 0 ) when CLKX is either an input or an output. Figure 8-19 shows clocking in the serial-port mode (CLKRFUNC=1). Both figures use a transmit section for an example. The same relationship holds for a receive section.

Figure 8-18. Serial-Port Clocking in I/O Mode


Figure 8-19. Serial-Port Clocking in Serial-Port Mode


$$
\begin{aligned}
& \text { CLKRFUNC }=1 \text { (Serial-Port Mode) } \\
& \text { XCLKSRCE }=1 \text { (Output Serial-Port CLK) } \\
& \text { XCLKSRC }=0 \text { or } 1
\end{aligned}
$$

(a)


CLKRFUNC $=1$ (Serial-Port Mode) XCLKSRCE $=0$ (Input Serial-Port CLK) XCLKSRC $=1$ (Internal CLK for Timer)
(b)

(c)

### 8.2.10 Serial-Port Timing

The formula for calculating the frequency of the serial-port clock with an internally generated clock is dependent upon the operation mode of the serial-port timers, defined as
$f($ pulse mode $)=f($ timer clock $) /$ period register
$f($ clock mode $)=f($ timer clock $) /(2 \times$ period register $)$

An internally generated clock source $f($ timer clock) has a maximum frequency of $f(\mathrm{H} 1) / 2$. An externally generated serial-port clock $f$ (timer clock) (CLKX or CLKR) has a maximum frequency of less than $f(\mathrm{H} 1) / 2.6$. See serial port timing in Table 13-27 on page 13-58. Also, see subsection 8.1.3 on page $8-8$ for information on timer pulse/clock generation.

Transmit data is clocked out on the rising edge of the selected serial-port clock. Receive data is latched into the receive shift register on the falling edge of the serial-port clock. All data is transmitted and loaded MSB first and right-justified. If fewer than 32 bits are transferred, the data are right-justified in the 32-bit transmit and receive buffers. Therefore, the LSBs of the transmit buffer are the bits that are transmitted.

The transmit ready (XRDY) signal specifies that the data-transmit register (DXR) is available to be loaded with new data. XRDY goes active as soon as the data is loaded into the transmit shift register (XSR). The last word may still be shifting out when XRDY goes active. If DXR is loaded before the last word has completed transmission, the data bits transmitted are consecutive; that is, the LSB of the first word immediately precedes the MSB of the second, with all signaling valid as in two separate transmits. XRDY goes inactive when DXR is loaded and remains inactive until the data is loaded into the shifter.

The receive ready (RRDY) signal is active as long as a new word of data is loaded into the data receive register and has not been read. As soon as the data is read, the RRDY bit is turned off.

When FSX is specified as an output, the activity of the signal is determined solely by the internal state of the serial port. If a fixed data rate is specified, FSX goes active when DXR is loaded into XSR to be transmitted out. One serialclock cycle later, FSXturns inactive, and data transmission begins. If a variable data rate is specified, the FSX pin is activated when the data transmission begins and remains active during the entire transmission of the word. Again, the data is transmitted one clock cycle after it is loaded into the data transmit register.

An input FSX in the fixed data rate mode should go active for at least one serial clock cycle and then inactive to initiate the data transfer. The transmitter then sends the number of bits specified by the LEN bits. In the variable data-rate mode, the transmitter begins sending from the time FSX goes active until the number of specified bits has been shifted out. In the variable data-rate mode, when the FSX status changes prior to all the data bits being shifted out, the transmission completes, and the DX pin is placed in a high-impedance state. An FSR input is exactly complementary to the FSX.

When using an external FSX, if DXR and XSR are empty, a write to DXR results in a DXR-to-XSR transfer. This data is held in the XSR until an FSX occurs. When the external FSX is received, the XSR begins shifting the data. If XSR is waiting for the external FSX, a write to DXR will change DXR, but a DXR-toXSR transfer will not occur. XSR begins shifting when the external FSX is received, or when it is reset using XRESET.

## Continuous Transmit and Receive Modes

When continuous mode is chosen, consecutive writes do not generate or expect new sync pulse signaling. Only the first word of a block begins with an active synchronization. Thereafter, data continues to be transmitted as long as new data is loaded into DXR before the last word has been transmitted. As soon as TXRDY is active and all of the data has been transmitted out of the shift register, the DX pin is placed in a high-impedance state, and a subsequent write to DXR initiates a new block and a new FSX.

Similarly with FSR, the receiver continues shifting in new data and loading DRR. If the data-receive buffer is not read before the next word is shifted in, you will lose subsequent incoming data. You can use the RFSM bit to terminate the receive-continuous mode.

## Handshake Mode

The handshake mode (HS = 1) allows for direct connection between processors. In this mode, all data words are transmitted with a leading 1 (see Figure 8-20). For example, if an eight-bit word is to be transmitted, the first bit sent is a 1 , followed by the eight-bit data word.

In this mode, once the serial port transmits a word, it will not transmit another word until it receives a separately transmitted zero bit. Therefore, the 1 bit that precedes every data word is, in effect, a request bit.

Figure 8-20. Data Word Format in Handshake Mode


After a serial port receives a word (with the leading 1) and that word has been read from the DRR, the receiving serial port sends a single 0 to the transmitting serial port. Thus, the single 0 bit acts as an acknowledge bit (see Figure 8-21). This single acknowledge bit is sent every time the DRR is read, even if the DRR does not contain new data.

Figure 8-21. Single Zero Sent as an Acknowledge Bit


When the serial port is placed in the handshake mode, the insertion and deletion of a leading 1 for transmitted data, the sending of a 0 for acknowledgement of received data, and the waiting for this acknowledge bit are all performed automatically. Using this scheme, it is simple to connect processors with no external hardware and to guarantee secure communication. Figure 8-22 is a typical configuration.

In the handshake mode, FSX is automatically configured as an output. Continuous mode is automatically disabled. After a system reset or XRESET, the transmitter is always permitted to transmit. The transmitter and receiver must be reset when entering the handshake mode.

Figure 8-22. Direct Connection Using Handshake Mode


### 8.2.11 Serial-Port Interrupt Sources

A serial port has the following interrupt sources:
$\square$ The transmit timer interrupt: The rising edge of XTSTAT causes a sing-le-cycle interrupt pulse to occur. When XTINT is 0 , this interrupt pulse is disabled.
$\square$ The receive timer interrupt: The rising edge of RTSTAT causes a singlecycle interrupt pulse to occur. When RTINT is 0 , this interrupt pulse is disabled.
$\square$ The transmitter interrupt: Occurs immediately following a DXR-to-XSR transfer. The transmitter interrupt is a single-cycle pulse. When the serial-port global-control register bit XINT is 0 , this interrupt pulse is disabled.
$\square$ The receiver interrupt: Occurs immediately following an RSR to DRR transfer. The receiver interrupt is a single-cycle pulse. When the serial-port global-control register bit RINT is 0 , this interrupt pulse is disabled.

The transmit timer interrupt pulse is ORed with the transmitter interrupt pulse to create the CPU transmit interrupt flag XINT. The receive timer interrupt pulse is ORed with the receiver interrupt pulse to create the CPU receive interrupt flag RINT.

### 8.2.12 Serial-Port Functional Operation

The following paragraphs and figures illustrate the functional timing of the various serial-port modes of operation. The timing descriptions are presented with the assumption that all signal polarities are configured to be positive, that is, CLKXP = CLKRP = DXP = DRP = FSXP = FSRP = 0. Logical timing, in situations where one or more of these polarities are inverted, is the same except with respect to the opposite polarity reference points, that is, rising vs. falling edges, etc.

These discussions pertain to the numerous operating modes and configurations of the serial-port logic. When it is necessary to switch operating modes or change configurations of the serial port, you should do so only when XRESET or RRESET are asserted (low), as appropriate. Therefore, when transmit configurations are modified, XRESET should be low, and when receive configurations are modified, $\overline{R R E S E T}$ should be low. When you use handshake mode, however, since the transmitter and receiver are interrelated, you should make any configuration changes with XRESET and $\overline{\operatorname{RRESET}}$ both low.

All of the serial-port operating configurations can be broadly classified in two categories: fixed data-rate timing and variable data-rate timing. The following paragraphs discuss fixed and variable data-rate operation and all of their variations.

## Fixed Data-Rate Timing Operation

Fixed data-rate serial-port transfers can occur in two varieties: burst mode and continuous mode. In burst mode, transfers of single words are separated by periods of inactivity on the serial port. In continuous mode, there are no gaps between successive word transfers; the first bit of a new word is transferred on the next CLKX/R pulse following the last bit of the previous word. This occurs continuously until the process is terminated.

In burst mode with fixed data-rate timing, FSX/FSR pulses initiate transfers, and each transfer involves a single word. With an internally generated FSX (see Figure 8-23), transmission is initiated by loading DXR. In this mode, there is a delay of approximately 2.5 CLKX cycles (depending on CLKX and $H 1$ frequencies) from the time DXR is loaded until FSX occurs. With an external FSX, the FSX pulse initiates the transfer, and the 2.5-cycie delay effectively becomes a setup requirement for loading DXR with respect to FSX. Therefore, in this case, you must load DXR no later than three CLKX cycles before FSX occurs. Once the XSR is loaded from the DXR, an XINT is generated.

Figure 8-23. Fixed Burst Mode


In receive operations, once a transfer is initiated, FSR is ignored until the last bit. For burst-mode transfers, FSR must be low during the last bit, or another transfer will be initiated. After a full word has been received and transferred to the DRR, an RINT is generated.

In fixed data-rate mode, you can perform continuous transfers even if R/XFSM $=0$, as long as properly timed frame synchronization is provided, or as long as DXR is reloaded each cycle with an internally generated FSX (see Figure 8-24).

Figure 8-24. Fixed Continuous Mode With Frame Sync


For receive operations and with externally generated FSX, once transfers have begun, frame sync pulses are required only during the last bit transferred to initiate another contiguous transfer. Otherwise, frame sync inputs are ignored. Therefore, continuous transfers will occur if frame sync is held high. With an internally generated FSX, there is a delay of approximately 2.5 CLKX cycles from the time DXR is loaded until FSX occurs. This delay occurs each time DXR is loaded; therefore, during continuous transmission, the instruction that loads DXR must be executed by the $N-3$ bit for an $N$-bit transmission. Since delays due to pipelining may vary, you should incorporate a conservative margin of safety in allowing for this delay.

Once the process begins, an XINT and an RINT are generated at the beginning of each transfer. The XINT indicates that the XSR has been loaded from DXR and can be used to cause DXR to be reloaded. To maintain continuous transmission in fixed rate mode with frame sync, especially with an internally generated FSX, DXR must be reloaded early in the ongoing transfer.

The RINT indicates that a full word has been received and transferred into the DRR. RINT is therefore commonly used to indicate an appropriate time to read DRR.

Continuous transfers are terminated by discontinuing frame sync pulses or, in the case of internally generated FSX, not reloading DXR.

You can accomplish continuous serial-port transfers without the use of frame sync pulses if R/XFSM are set to 1 . In this mode, operation of the serial port is similar to continuous operation with frame sync, except that a frame sync pulse is involved only in the first word transferred, and no further frame sync pulses are used. Following the first word transferred (see Figure 8-25), no internal frame sync pulses are generated, and frame sync inputs are ignored. Additionally, you should set R/XFSM prior to or during the first word transferred; you must set R/XFSM no later than the transfer of the $N-1$ bit of the first word, except for transmit operations. For transmit operations in the fixed datarate mode, XFSM must be set no later than the $N-2$ bit. You must clear R/XFSM no later than the $N-1$ bit to be recognized in the current cycle.

Figure 8-25. Fixed Continuous Mode Without Frame Sync


Timing of RINT and XINT and data transfers to and from DXR and DRR, respectively, are the same as in fixed data-rate continuous mode with frame sync. This mode of operation also exhibits the same delay of 2.5 CLKX cycles after DXR is loaded before an internal FSX is generated. As in the case of continuous operation in fixed data-rate mode with frame sync, you must reload DXR no later than transmission of the $\mathrm{N}-3$ bit.

When you use continuous operation in fixed data-rate mode, R/XFSM can be set and cleared as desired, even during active transfers, to enable or disable the use of frame sync pulses as dictated by system requirements. Under most conditions, the effect of changing the state of R/XFSM occurs during the transfer in which the R/XFSM change was made, provided the change was made early enough in the transfer. For transmit operations with internal FSX in fixed data-rate mode, however, a one-word delay occurs before frame sync pulse generation resumes when clearing XFSM to 0 (see Figure 8-26). Therefore, in this case, one additional word is transferred before the next FSX pulse is generated. Also note that, as discussed previously, the clearing of XFSM is recognized during the transmission of the word currently being transmitted as long as XFSM is cleared no later than the $N-1$ bit. The setting of XFSM is recognized as long as XFSM is set no later than the $\mathrm{N}-2$ bit.

Figure 8-26. Exiting Fixed Continuous Mode Without Frame Sync, FSX Internal


## Variable Data-Rate Timing Operation

Variable data-rate timing also supports operation in either burst or continuous mode. Burst-mode operation with variable data-rate timing is similar to burstmode operation with fixed data-rate timing. With variable data-rate timing (see Figure 8-27), however, FSX/R and data timing differ slightly at the beginning and end of transfers. Specifically, there are three major differences between fixed and variable data-rate timing:

- FSX/R pulses typically last for the entire transfer interval, although FSR and external FSX are ignored after the first bit transferred. FSX/R pulses in fixed data-rate mode typically last only one CLKX/R cycle but can last longer.
$\square$ Data transfer begins during the CLKX/R cycle in which FSX/R occurs, rather than the CLKX/R cycle following FSX/R, as is the case with fixed data-rate timing.
$\square$ With variable data-rate timing, frame sync inputs are ignored until the end of the last bit transferred, rather than the beginning of the last bit transferred, as is the case with fixed data-rate timing.

Figure 8-27. Variable Burst Mode


When you transmit continuously in variable data-rate mode with frame sync, timing is the same as for fixed data-rate mode, except for the differences between these two modes as described under Variable Data-Rate Timing Operation. The only other exception is that you must reload DXR no later than the $N-4$ bit to maintain continuous operation of the variable data-rate mode (see Figure 8-28); you must reload DXR no later than the $N-3$ bit to maintain continuous operation of the fixed data-rate mode.

Figure 8-28. Variable Continuous Mode With Frame Sync


Continuous operation in variable data-rate mode without frame sync (see Figure 8-29) is also similar to continuous operation without frame sync in fixed data-rate mode. As with variable data-rate mode continuous operation with frame sync, you must reload DXR no later than the $N-4$ bit to maintain continuous operation. Additionally, when R/XFSM is set or cleared in the variable da-ta-rate mode, you must make the modification no later than the $N-1$ bit for the result to be affected in the current transfer.

Figure 8-29. Variable Continuous Mode Without Frame Sync


### 8.2.13 Serial-Port Initialization/Reconfiguration

The serial ports are controlled through memory-mapped registers on the dedicated peripheral bus. Following is a general procedure for initializing and/or reconfiguring the serial ports.

1) Halt the serial port by clearing the XRESET and/or RRESET bits of the ser-ial-port global-control register. To do this, write a 0 to the serial-port globalcontrol register. Note that the serial ports are halted on RESET.
2) Configure the serial port via the serial-port global-control register (with XRESET = RRESET = 0) and the FSX/DX/CLKX and FSR/DR/CLKR portcontrol registers. If necessary, configure the receive/transmit registers: timer control (with $\overline{\mathrm{XHLD}}=\overline{\mathrm{RHLD}}=0$ ), timer counter, and timer period. Refer to subsection 8.2.14 for more information.
3) Start the serial port operation by setting the XRESET and RRESET bits of the serial-port global-control register and the XHLD and $\overline{\text { RHLD }}$ bits of the serial-port receive/transmit timer-control register, if necessary.

### 8.2.14 TMS320C3x Serial-Port Interface Examples

In addition to the examples presented in this section, DMA/serial port initialization examples can be found in Example 8-6 and Example 8-7 on pages 8-59 and 8-61, respectively.

### 8.2.14.1 Handshake Mode Example

When handshake mode is used, the transmit (FSX/DS/CLKX) and receive (FSR/DR/CLKR) signals transmit and receive data, respectively. In other words, even if the TMS320C3x serial port is receiving data only with handshake mode, the transmit signals are still needed to transmit the acknowledge signal. This is the serial port register setup for the TMS320C3x serial port handshake communication, as shown in Figure 8-22 on page 8-29:

| Global control | $=011 \times 0 \times 0 \times \times x \times 00000000 \times \times 01100100 \mathrm{~b}$ |
| :--- | :--- |
| Transmit port control | $=0111 \mathrm{~h}$ |
| Receive port control | $=0111 \mathrm{~h}$ |
| S_port timer control | $=0$ Fh |
| S_port timer count | $=0 \mathrm{~h}$ |
| S_port timer period | $\geq 01 \mathrm{~h}$ (if two C3xs have the same |
|  | system clock) |

$x=$ user-configurable

Since the FSX is set as an output and continuous mode is disabled when handshake mode is selected, you should set the XFSM and RFSM bits to 0 and the FSXOUT bit to 1 in the global control register. You should set the XRESET, RRESET, and HS bits to 1 in order to start the handshake communication. You should set the polarity of the serial port pins active (high) for simplification. Although the CLKX/CLKR can be set as either input or output, you should set the CLKX as output and the CLKR as input. The rest of the bits are user-configurable as long as both serial ports have consistent setup.

You need the serial port timer only if the CLKX or CLKR is configured as an output. Since only the CLKX is configured as an output, you should set the timer control register to OFh. When the serial port timer is used, you should also set the serial timer register to the proper value for the clock speed. The serial port timer clock speed setup is similar to the TMS320C3x timer. Refer to Section 8.1 on page 8 -2 for detailed information on timer clock generation.

The maximum clock frequency for serial transfers is F(CLKIN)/4 if the internal clock is used and $\mathrm{F}(\mathrm{CLKIN}) / 5.2$ if an external clock is used. Therefore, if two TMS320C3xs have the same system clock, the timer period register should be set equal to or greater than 1 , which makes the clock frequency equal to F(CLKIN)/8.

Example 8-1 and Example 8-2 are serial port register setups for the above case. (Assume two TMS320C3xs have the same system clock.)

## Example 8-1.Serial-Port Register Setup \#1

| Global control | $=0 \mathrm{EBCO} 064 \mathrm{~h} ; 32$ bits, fixed data rate, burst mode, |
| :--- | :--- |
| Transmit port control | $=0111 \mathrm{~h} ; \mathrm{FSX}$ (output), CLKX (output) $=\mathrm{F}(\mathrm{CLKIN}) / 8$ |
| Receive port control | $=0111 \mathrm{~h} ; \mathrm{CLKR}$ (input), handshake mode, transmit |
| S_port timer control | $=0 \mathrm{Fh}$ and receive interrupt is enabled. |
| Sport timer count | $=0 \mathrm{~h}$ |
| S_port timer period | $\geq 01 \mathrm{~h}$ |

## Example 8-2.Serial-Port Register Setup \#2

| Global control | $=0 C 000364 h ; 8$ bits, variable data rate, burst mode, |
| :--- | :--- |
| Transmit port control | $=0111 \mathrm{~h} ; \mathrm{FSX}$ (output), CLKX (output) $=\mathrm{f}(\mathrm{CLKIN}) / 24$ |
| Receive port control | $=0111 \mathrm{~h} ; \mathrm{CLKR}$ (input), handshake mode, transmit |
| S_port timer control | $=0 \mathrm{Fh}$; and receive interrupt is disabled. |
| S_port timer count | $=0 \mathrm{~h}$ |
| S_port timer period | $\geq 01 \mathrm{~h}$ |

Since the data has a leading 1 and the acknowledge signal is a 0 in the handshake mode, the TMS320C3x serial port can distinguish between the data and the acknowledge signal. Therefore, even if the TMS320C3x serial port receives the data before the acknowledge signal, the data will not be misinterpreted as the acknowledge signal and be lost. In addition, the acknowledge signal is not generated until the data is read from the data receive register (DRR). Therefore, the TMS320C3x will not transmit the data and the acknowledge signal simultaneously.

### 8.2.14.2 CPU Transfer With Serial-Port Transmit Polling Method

Example 8-3 sets up the CPU to transfer data ( 128 words) from an array buffer to the serial port 0 output register when the previous value stored in the serial port output register has been sent. Serial port 0 is initialized to transmit 32-bit data words with an internally generated frame sync and a bit-transfer rate of 8H1 cycles/bit.

```
Example 8-3.CPU Transfer With Serial-Port Transmit Polling Method
* TITLE: CPU TRANSFER WITH SERIAL-PORT TRANSMIT POLLING METHOD
*
        .GLOBAL START
        .DATA
SOURCE .WORD _ARRAY
    .BSS _ARRAY,128 ; DATA ARRAY LOCATED IN .BSS SECTION
SPORT .WORD 808040H ; SERIAL-PORT GLOBAL CONTROL REG ADDRESS
SPRESET .WORD 008C0044
SGCCTRL .WORD 048C0044H
SXCTRL .WORD 111H
STCTRL .WORD 00FH
STPERIOD .WORD 00000002h
    .WORD OH
    .TEXT
START LDP RESET
    ANDN 10H,IE ; DISABLE SERIAL-PORT TRANSMIT INTERRUPT TO CPU
* SERIAL PORT INITIALIZATION
    LDI @SPORT,AR1
    LDI @RESET,RO
    LDI 4,IRO
    STI RO,*+AR1(IRO) ; SERIAL-PORT TIMER RESET
    LDI @SPRESET,RO
    STI RO,*AR1 ; SERIAL-PORT RESET
    LDI ESXCTRL,RO ; SERIAL-PORT TX CONTROL REG INITIALIZATON
    STI RO,*+AR1(3)
    LDI @STPERIOD,RO ; SERIAL-PORT TIMER PERIOD INITIALIZATION
    STI RO,*+AR1(6)
    LDI @STCTRL,RO
    STI RO,*+AR1(4)
    LDI @SGCCTRL,RO
    STI RO,*AR1
```

* CPU WRITES THE FIRST WORD

```
LDI @SOURCE,ARO
LDI *ARO++,R1
STI R1,*+AR1(8)
```

* CPU WRITES 127 WORDS TO THE SERIAL PORT OUTPUT REG

```
    LDI 8,IRO
    LDI 2,R0
    LDI 126,RC
    RPTB LOOP
WAIT AND *AR1,R0,R2 ; WAIT UNTIL XRDY BIT = 1
    BZ WAIT
LOOP STI R1,*+AR1(IRO)
    || LDI *++ARO(1),R1
    BU $
    .END
```


### 8.2.14.3 Serial AIC Interface Example

The TLC320C4x analog interface chips (AIC) from Texas Instruments offer a zero-glue-logic interface to the TMS320C3x family of DSPs. The interface is shown in Figure 8-30 as an example of the TMS320C3x serial-port configuration and operation.

Figure 8-30. TMS320C3x Zero-Glue-Logic Interface to TLC3204x Example


The TMS320C3x resets the AIC through the external pin XFO. It also generates the master clock for the AIC through the timer 0 output pin, TCLKO. (Precise selection of a sample rate may require the use of an external oscillator rather than the TCLKO output to drive the AIC MCLK input.) In turn, the AIC generates the CLKRO and CLKXO shift clocks as well as the FSRO and FSXO frame synchronization signals.

A typical use of the AIC requires an $8-\mathrm{kHz}$ sample rate of the analog signal. If the clock input frequency to the TMS320C3x device is 30 MHz , you should load the following values into the serial port and timer registers.

Serial Port:
Port global control register: OE970300h
FSX/DX/CLKX port control register 00000111h
FSR/DR/CLKR port control register 00000111h
Timer:
Timer global control register 000002C1h
Timer period register 00000001h

### 8.2.14.4 Serial $A / D$ and $D / A$ Interface Example

The DSP201/2 and DSP101/2 family of D/As and A/Ds from Burr Brown also offer a zero-glue-logic interface to the TMS320C3x family of DSPs. The interface is shown in Example 8-4. This interface is used as an example of the TMS320C3x serial-port configuration and operation.

## Example 8-4.TMS320C3x Zero-Glue-Logic Interface to Burr Brown A/D and D/A

Burr Brown DSP102 A/D


The DSP102 A/D is interfaced to the TMS320C3x serial port receive side; the DSP202 D/A is interfaced to the transmit side. The A/Ds and D/As are hardwired to run in cascade mode. In this mode, when the TMS320C3x initiates a convert command to the A/D via the TCLKO pin, both analog inputs are converted into two 16 -bit words, which are concatenated to form one 32 -bit word. The A/D signals the TMS320C3x via the A/D's SYNC signal (connected to the TMS320C3x FSRO pin) that serial data is to be transmitted. The 32-bit word is then serially transmitted, MSB first, out the SOUTA serial pin of the DSP102 to the DRO pin of the TMS320C3x serial port. The TMS320C3x is programmed to drive the analog interface bit clock from the CLKXO pin of the TMS320C3x. The bit clock drives both the A/D's and D/A's XCLK input. The TMS320C3x transmit clock also acts as the input clock on the receive side of the TMS320C3x serial port. Since the receive clock is synchronous to the internal clock of the TMS320C3x, the receive clock can run at full speed (that is, $f(H 1) / 2)$.

Similarly, on receiving a convert command, the pipelined D/A converts the last word received from the TMS320C3x and signals the TMS320C3x via the SYNC signal (connected to the TMS320C3x FSXO pin) to begin transmitting a 32-bit word representing the two channels of data to be converted. The data transmitted from the TMS320C3x DXO pin is input to both the SINA and SINB inputs of the $D / A$ as shown in the figure.

The TMS320C3x is set up to transfer bits at the maximum rate of about eight Mbps, with a dual-channel sample rate of about 44.1 kHz . Assuming a $32-\mathrm{MHz}$ CLKIN, you can configure this standard-mode fixed-data-rate signaling interface by setting the registers as described below:

## Serial Port:

Port global-control register: OEBCO040h
FSX/DX/CLKX port-control register 00000111h
FSR/DR/CLKR port-control register 00000111h
Receive/transmit timer-control register 0000000Fh
Timer:
Timer global-control register 000002C1h
Timer period register 000000B5h

### 8.3 DMA Controller

The TMS320C3x has an on-chip direct memory access (DMA) controller that reduces the need for the CPU to perform input/output functions. The DMA controller can perform input/output operations without interfering with the operation of the CPU. Therefore, it is possible to interface the TMS320C3x to slow external memories and peripherals (A/Ds, serial ports, etc.) without reducing the computational throughput of the CPU. The result is improved system performance and decreased system cost.

A DMA transfer consists of two operations: a read from a memory location and a write to a memory location. The DMA controller can read from and write to any location in the TMS320C3x memory map. This includes all memory-mapped peripherals. The operation of the DMA is controlled with the following set of memory-mapped registers:
$\square$ DMA global-control register
$\square$ DMA source-address register
$\square$ DMA destination-address register
$\square$ DMA transfer-counter register
Table 8-7 shows these registers, their memory-mapped addresses, and their functions. Each of these DMA registers is discussed in the succeeding subsections.

Table 8-7. Memory-Mapped Locations for a DMA Channel

| Register | Peripheral <br> Address |
| :--- | :--- |
| DMA Global Control (See Table 8-8) | 808000 h |
| Reserved | 808001 h |
| Reserved | 808002 h |
| Reserved | 808003 h |
| DMA Source Address (see subsection 8.3.2) | 808004 h |
| Reserved | 808005 h |
| DMA Destination Address (see subsection 8.3.2) | 808006 h |
| Reserved | 808007 h |
| DMA Transfer Counter (see subsection 8.3.3) | 808008 h |
| Reserved | 808009 h |
| Reserved | 80800 Ah |
| Reserved | 80800 Bh |
| Reserved | 80800 Ch |
| Reserved | 80800 Dh |
| Reserved | 80800 Eh |
| Reserved | 80800 Fh |

## Table 8-8. DMA Global-Control Register Bits

| Bit | Name | Reset Value | Function |
| :---: | :---: | :---: | :---: |
| 1-0 | START | 0-0 | These bits control the state in which the DMA starts and stops. The DMA may be stopped without any loss of data (see Table 8-9). |
| 3-2 | STAT | 0-0 | These bits indicate the status of the DMA and change every cycle (see Table 8-10). |
| 4 | INCSRC | 0 | If INCSRC $=1$, the source address is incremented after every read. |
| 5 | DECSRC | 0 | If DECSRC $=1$, the source address is decremented after every read. If INCSRC = DECSRC, the source address is not modified after a read. |
| 6 | INCDST | 0 | If INCDST $=1$, the destination address is incremented after every write. |
| 7 | DECDST | 0 | If DECDST $=1$, the destination address is decremented after every write. If INCDST = DECDST, the destination address is not modified after a write. |
| 9-8 | SYNC | 0-0 | The SYNC bits determine the timing synchronization between the events initiating the source and the destination transfers. The interpretation of the SYNC bits is shown in Table 8-11. |
| 10 | TC | 0 | The TC bit affects the operation of the transfer counter. If TC $=0$, transfers are not terminated when the transfer counter becomes 0 . If TC $=1$, transfers are terminated when the transfer counter becomes 0 . |
| 11 | TCINT | 0 | If TCINT $=1$, the DMA interrupt is set when the transfer counter makes a transition to 0 . If TCINT $=0$, the DMA interrupt is not set when the transfer counter makes a transition to 0 . |
| 31-12 | Reserved | 0-0 | Read as 0. |

Note: When the DMA completes a transfer, the START bits remain in 11 (base 2). The DMA starts when the START bits are set to 11 and one of the following conditions applies:The transfer counter is set to a value different from 0x0, orThe TC bit is set to 0 .

## Table 8-9. START Bits and Operation of the DMA (Bits 0-1)

| START | Function |
| :---: | :--- |
| 00 | DMA read or write cycles in progress will be completed; any data read will <br> be ignored. Any pending read or write will be cancelled. The DMA is reset <br> so that when it starts a new transaction begins; that is, a read is per- <br> formed. (Reset value) |
| 01 | If a read or write has begun, it is completed before it stops. If a read or <br> write has not begun, no read or write is started. |
| 10 | If a DMA transfer has begun, the entire transfer is completed (including <br> both read and write operations) before stopping. If a transfer has not be- <br> gun, none is started. |
| 11 | DMA starts from reset or restarts from the previous state. |

Table 8-10. STAT Bits and Status of the DMA (Bits 2-3)

| STAT | Function |
| :---: | :--- |
| 00 | DMA is being held between DMA transfer (between a write and read). <br> This is the value at reset. (Reset value) |
| 01 | DMA is being held in the middle of a DMA transfer, that is, between a read <br> and a write. |
| 10 | Reserved. |
| 11 | DMA busy; that is, DMA is performing a read or write or waiting for a <br> source or destination synchronization interrupt. |

Table 8-11.SYNC Bits and Synchronization of the DMA (Bits 8-9)

| SYNC | Function |
| :---: | :--- |
| 00 | No synchronization. Enabled interrupts are ignored. (Reset value) |
| 01 | Source synchronization. A read is performed when an enabled interrupt <br> occurs. |
| 10 | Destination synchronization. A write is performed when an enabled inter- <br> rupt occurs. |
| 11 | Source and destination synchronization. A read is performed when an <br> enabled interrupt occurs. A write is then performed when the next en- <br> abled interrupt occurs. |

### 8.3.1 DMA Global-Control Register

The global-control register controls the state in which the DMA controller operates. This register also indicates the status of the DMA, which changes every cycle. Source and destination addresses can be incremented, decremented, or synchronized using specified global-control register bits. At system reset, all bits in the DMA control register are cleared to 0 . Table 8-8 on page 8-45 lists the register bits, names, and functions. Figure 8-31 shows the bit configuration of the global-control register.

Figure 8-31. DMA Global-Control Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $x \mid$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ | $x x$ |


$R=$ Read, $W=$ Write, $x x=$ reserved bit, read as 0

### 8.3.2 Destination- and Source-Address Registers

The DMA destination-and-source address registers are 24-bit registers whose contents specify destination and source addresses. As specified by control bits DECSRC, INCSRC, DECDST, and INCDST of the DMA global-control register, these registers are incremented and decremented at the end of the corresponding memory access, that is, the source register for a read and the destination register for a write. On system reset, 0 is written to these registers.

### 8.3.3 Transfer-Counter Register

The transfer-counter register is a 24-bit register, controlled by a 24-bit counter that counts down. The counter decrements at the beginning of a DMA memory write. In this way, it can control the size of a block of data transferred. The transfer counter register is set to 0 at system reset. When the TCINT bit of DMA global-control register is set, the transfer-counter register will cause a DMA interrupt flag to be set upon count down to 0 .

### 8.3.4 CPU/DMA Interrupt-Enable Register

The CPU/DMA interrupt enable register (IE) is a 32-bit register located in the CPU register file. The CPU interrupt enable bits are in locations 10-1. The DMA interrupt-enable bits are in locations 26-16. A 1 in a CPU/DMA interruptenable register bit enables the corresponding interrupt. A 0 disables the corresponding interrupt. At reset, 0 is written to this register.

Table 8-12 lists the bits, names, and functions of the CPU/DMA interrupt enable register. Figure 8-32 shows the IE register. The priority and decoding schemes of CPU and DMA interrupts are identical. Note that when the DMA receives an interrupt, this interrupt is acted upon according to the SYNC field of the DMA control register. Also note that an interrupt can affect the DMA but not the CPU and can affect the CPU but not the DMA. Refer to subsection 3.1.8 on page 3-7 and to Chapter 6.

Table 8-12. CPU/DMA Interrupt-Enable Register Bits

| Bit | Name | Function |
| :---: | :--- | :--- |
| 0 | EINT0 | Enable external interrupt 0 (CPU) |
| 1 | EINT1 | Enable external interrupt 1 (CPU) |
| 2 | EINT2 | Enable external interrupt 2 (CPU) |
| 3 | EINT3 | Enable external interrupt 3 (CPU) |
| 4 | EXINT0 | Enable serial-port 0 transmit interrupt (CPU) |
| 5 | ERINT0 | Enable serial-port 0 receive interrupt (CPU) |
| 6 | EXINT1 | Enable serial-port 1 transmit interrupt (CPU) |
| 7 | ERINT1 | Enable serial-port 1 receive interrupt (CPU) |
| 8 | ETINT0 | Enable timer 0 interrupt (CPU) |
| 9 | ETINT1 | Enable timer 1 interrupt (CPU) |
| 10 | EDINT | Enable DMA controller interrupt (CPU) |
| $15-11$ | Reserved | Read as 0 |
| 16 | EINT0 | Enable external interrupt 0 (DMA) |
| 17 | EINT1 | Enable external interrupt 1 (DMA) |
| 18 | EINT2 | Enable external interrupt 2 (DMA) |
| 19 | EINT3 | Enable external interrupt 3 (DMA) |
| 20 | EXINT0 | Enable serial-port 0 transmit interrupt (DMA) |
| 21 | ERINTO | Enable serial-port 0 receive interrupt (DMA) |
| 22 | EXINT1 | Enable serial-port 1 transmit interrupt (DMA) |
| 23 | ERINT1 | Enable serial-port 1 receive interrupt (DMA) |
| 24 | ETINT0 | Enable timer 0 interrupt (DMA) |
| 25 | ETINT1 | Enable timer 1 interrupt (DMA) |
| 26 | EDINT | Enable DMA controller interrupt (DMA) |
| $31-27$ | Reserved | Read as 0 |

Figure 8-32. CPU/DMA Interrupt-Enable Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| xx | xx | x $x$ | xx | xx | $\begin{aligned} & \text { EDINT } \\ & \text { (DMA) } \end{aligned}$ | $\begin{aligned} & \hline \text { ETINT1 } \\ & \text { (DMA) } \end{aligned}$ | $\begin{aligned} & \text { ETINTO } \\ & \text { (DMA) } \end{aligned}$ | ERINT1 (DMA) | $\begin{aligned} & \text { EXINT1 } \\ & \text { (DMA) } \end{aligned}$ | ERINTO (DMA) | EXINTO <br> (DMA) | $\begin{aligned} & \text { EINT3 } \\ & \text { (DMA) } \end{aligned}$ | $\begin{aligned} & \text { EINT2 } \\ & \text { (DMA) } \end{aligned}$ | $\begin{aligned} & \text { EINT1 } \\ & \text { (DMA) } \end{aligned}$ | $\begin{aligned} & \hline \text { EINTO } \\ & \text { (DMA) } \end{aligned}$ |
| RW |  |  |  |  |  | RW | RW | RWW | RW | RW | RW | RW | RW | RW | RW |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| xx | xx | x $\times$ | xx | xx | $\begin{aligned} & \text { EDINT } \\ & \text { (CPU) } \end{aligned}$ | $\begin{aligned} & \hline \text { ETINT1 } \\ & \text { (CPU) } \\ & \hline \end{aligned}$ | ETINTO (CPU) | $\begin{aligned} & \text { ERINT1 } \\ & \text { (CPU) } \\ & \hline \end{aligned}$ | $\begin{gathered} \text { EXINT1 } \\ \text { (CPU) } \end{gathered}$ | ERINTO (CPU) | EXINTO (CPU) | $\begin{aligned} & \text { EINT3 } \\ & \text { (CPU) } \end{aligned}$ | $\begin{aligned} & \text { EINT2 } \\ & \text { (CPU) } \end{aligned}$ | $\begin{aligned} & \text { EINT1 } \\ & \text { (CPU) } \end{aligned}$ | $\begin{aligned} & \text { EINTO } \\ & \text { (CPU) } \end{aligned}$ |
|  |  |  |  |  | RW | RW | RW | RW | RW | RW | RWW | RW | RW | RW | RW |

Note: $\quad \mathrm{xx}=$ Reserved bit, read as 0
$R$ = read, $W=$ write

### 8.3.5 DMA Memory Transfer Operation

Each DMA memory transfer consists of two parts:
$\square$ Read data from the address specified by the DMA source register
$\square$ Write data that has been read to the address specified by the DMA destination register

A transfer is complete only when the read and write are complete. You can stop a transfer by setting the START bits to the desired value. When the DMA is restarted (START = 1 1), it completes any pending transfer.

At the end of a DMA read, the source address is modified as specified by the SRCINC and SRCDEC bits of the DMA global-control register. At the end of a DMA write, the destination address is modified as specified by the DSTINC and DSTDEC bits of the DMA global control register. At the end of every DMA write, the DMA transfer counter is decremented.

DMA on-chip reads and writes (reads and writes from on-chip memory and peripherals) are single-cycle. DMA off-chip reads are two cycles. The first cycle is the external read, and the second cycle loads the DMA register. The external read cycle is identical to a CPU read cycle. DMA off-chip writes are identical to CPU off-chip writes. If the DMA has been started and is transferring data over either external bus, you should not modify the bus-control register associated with that bus. If you must modify the bus-control register (see Chapter 7), stop the DMA, make the modification, and then restart the DMA. Failure to do this may produce an unexpected zero-wait-state bus access.

Through the 24-bit source and destination registers, the DMA is capable of accessing any memory-mapped location in the TMS320C3x memory map. Table 8-13, Table 8-14, and Table 8-15 show the number of cycles a DMA transfer requires, depending on whether the source and destination are onchip memory and peripherals, the external port, or the I/O port. Trepresents the number of transfers to be performed, $C_{r}$ represents the number of waitstates for the source read, and $C_{W}$ represents the number of wait-states for the destination write. Each entry in the table represents the total cycles required to do the $T$ transfers, assuming that there are no pipeline conflicts.

Accompanying each table is a figure illustrating the timing of the DMA transfer. $|R|$ and $|\mathrm{W}|$ represent single-cycle reads and writes, respectively. |R.R| and $|\mathrm{W} . \mathrm{W}|$ represent multicycle reads and writes. $\left|\mathrm{C}_{\mathrm{r}}\right|$ and $\left|\mathrm{C}_{\mathrm{w}}\right|$ show the number of wait cycles for a read and write.

## Table 8-13.DMA Timing When Destination Is On-Chip

| Cycles (H1) | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 1112 | 13 |  | 15 | 16 | 17 | 18 |  | 19 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Source On-Chip |                <br> $R \mid$ $\|R\|$ $\|R\|$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ <br> $\vdots$ $\vdots$ $\vdots$ $\vdots$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ <br> $\|W\|$ $:$ $:$             <br>  $\|W\|$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$ $:$  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Destination On-Chip |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Source Primary Bus |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Destination On-Chip |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Source Expansion Bus | R.R.R: I\| |R.R.R:I| |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Destination On-Chip |  |  |  |  |  |  |  |  |  |  | : |  |  |  |  |  |  |  |  |


| Source | Destination On-Chip |
| :--- | :--- |
| On-Chip | $(1+1) T$ |
| Primary Bus | $\left(2+C_{\mathrm{r}}+1\right) T$ |
| Expansion Bus | $\left(2+C_{r}+1\right) T$ |

## Legend:

| $T$ | $=$ Number of transfers |
| :--- | :--- |
| $C_{r}$ | $=$ Source-read wait states |
| $C_{w}$ | $=$ Destination-write wait states |
| $\|R\|=$ Single-cycle reads |  |
| $\|W\|=$ Single-cycle writes |  |
| $\|R . R\|=$ Multicycle reads |  |
| $\|W . W\|=$ Multicycle writes |  |
| $\|I\|=$ Internal register cycle |  |

## Table 8-14.DMA Timing When Destination Is a Primary Bus



| Source | Destination Primary Bus |
| :---: | :---: |
| On-Chip | $1+\left(2+c_{w}\right) T$ |
| Primary Bus | $\left(2+c_{r}+2+c_{W}\right) T$ |
| Expansion Bus | $\begin{aligned} & \left(2+c_{\mathrm{r}}+2+c_{\mathrm{w}}\right) \\ & +\left(2+c_{\mathrm{w}}+\max \left(1, c_{\mathrm{r}}-c_{\mathrm{w}}+\right.\right. \\ & \text { 1) })(T-1) \end{aligned}$ |

## Legend:

T $\quad=$ Number of transfers
$\mathrm{C}_{\mathrm{r}} \quad=$ Source-read wait states
$\mathrm{C}_{\mathrm{w}}=$ Destination-write wait states
$|R|=$ Single-cycle reads
$|\mathrm{W}|$ = Single-cycle writes
|R.R| = Multicycle reads
|W.W| = Multicycle writes
|I| = Internal register cycle

## Table 8-15. DMA Timing When Destination Is an Expansion Bus



| Source | Destination Expansion Bus |
| :--- | :--- |
| On-Chip | $1+\left(2+C_{\mathrm{W}}\right) T$ |
| Primary | $\left(2+C_{\mathrm{r}}+2+C_{\mathrm{W}}\right)$ <br> Bus <br>  <br>  <br>  <br> 1) $\left(2+C_{\mathrm{W}}+\max \left(1, C_{\mathrm{r}}-C_{\mathrm{W}}+\right.\right.$ <br> Expansion <br> Bus |

## Legend:

T = Number of transfers
$C_{r} \quad=$ Source-read wait states
$\mathrm{C}_{\mathrm{w}}=$ Destination-write wait states
$|R|=$ Single-cycle reads
$|\mathrm{W}|$ = Single-cycle writes
$\mid$ R.R| $=$ Multicycle reads
$\mid$ W.W| $=$ Multicycle writes
|I| = Internal register cycle

Table 8-16 shows the maximum DMA transfer rates, assuming that there are no wait states $\left(C_{r}=C_{w}=0\right)$. Table 8-17 shows the maximum DMA transfer rates, assuming there is one wait state for the read $\left(C_{r}=1\right)$ and no wait states for the write $\left(C_{w}=0\right)$. Table 8-18 shows the maximum DMA transfer rates, assuming there is one wait state for the read $\left(C_{r}=1\right)$ and one wait state for the write $\left(C_{w}=1\right)$.

In each table, the time for the complete transfer (the read and the write) is considered. Since one bus access is required for the read and another for the write, internal bus transfer rates will be twice the DMA transfer rate. It is also assumed that no conflicts with the CPU exist. Rates are listed in Mwords/sec. A word is 32 bits ( 4 bytes).

Table 8-16. Maximum DMA Transfer Rates When $C_{r}=C_{W}=0$

|  | Destination |  |  |
| :---: | :---: | :---: | :---: |
| Source | Internal | Primary | Expansion |
| Internal | 8.33 Mwords/sec | 8.33 Mwords/sec | 8.33 Mwords/sec |
| Primary | 5.56 Mwords/sec | 4.17 Mwords/sec | 5.56 Mwords/sec |
| Expansion | 5.56 Mwords/sec | 5.56 Mwords/sec | 4.17 Mwords/sec |

Table 8-17. Maximum DMA Transfer Rates When $C_{r}=1, C_{w}=0$

|  | Destination |  |  |
| :---: | :---: | :---: | :---: |
| Source | Internal | Primary | Expansion |
| Internal | 8.33 Mwords/sec | 8.33 Mwords/sec | $8.33 \mathrm{Mwords} / \mathrm{sec}$ |
| Primary | 4.17 Mwords/sec | $3.33 \mathrm{Mwords} / \mathrm{sec}$ | $4.17 \mathrm{Mwords} / \mathrm{sec}$ |
| Expansion | 4.17 Mwords/sec | $4.17 \mathrm{Mwords} / \mathrm{sec}$ | $3.33 \mathrm{Mwords} / \mathrm{sec}$ |

Table 8-18. Maximum DMA Transfer Rates When $C_{r}=1, C_{w}=1$

|  | Destination |  |  |
| :---: | :---: | :---: | :---: |
| Source | Internal | Primary | Expansion |
| Internal | 8.33 Mwords/sec | 5.56 Mwords/sec | 5.56 Mwords/sec |
| Primary | 4.17 Mwords/sec | 2.78 Mwords/sec | $4.17 \mathrm{Mwords} / \mathrm{sec}$ |
| Expansion | 4.17 Mwords/sec | 4.17 Mwords/sec | $2.78 \mathrm{Mwords} / \mathrm{sec}$ |

### 8.3.6 Synchronization of DMA Channels

You can synchronize a DMA channel with interrupts. Refer to Table 8-11 on page 8-46 for the relationship between the SYNC bits of the DMA global control register and the synchronization performed. This section describes the following four synchronization mechanisms:
$\square$ No synchronization (SYNC = 0 0)
$\square$ Source synchronization (SYNC = 0 1)
$\square$ Destination synchronization (SYNC =10)
$\square$ Source and destination synchronization (SYNC =11)

## No Synchronization

When SYNC $=00$, no synchronization is performed. The DMA performs reads and writes whenever there are no conflicts. All interrupts are ignored and therefore are considered to be globally disabled. However, no bits in the DMA interrupt-enable register are changed. Figure 8-33 shows the synchronization mechanism when SYNC $=00$.

Figure 8-33. No DMA Synchronization


## Source Synchronization

When SYNC $=0$ 1, the DMA is synchronized to the source (see Figure 8-34). A read will not be performed until an interrupt is received by the DMA. Then all DMA interrupts are disabled globally. However, no bits in the DMA interrupt enable register are changed.

Figure 8-34. DMA Source Synchronization


## Destination Synchronization

When $S Y N C=10$, the DMA is synchronized to the destination. First, all interrupts are ignored until the read is complete. Though the DMA interrupts are considered globally disabled, no bits in the DMA interrupt-enable register are changed. A write will not be performed until an interrupt is received by the DMA. Figure 8-35 shows the synchronization mechanism when SYNC=10.

Figure 8-35. DMA Destination Synchronization


## Source and Destination Synchronization

When SYNC = 11 , the DMA is synchronized to both the source and destination. A read is performed when an interrupt is received. A write is performed on the following interrupt. Source and destination synchronization when SYNC = 11 is shown in Figure 8-36.

Figure 8-36. DMA Source and Destination Synchronization


### 8.3.7 DMA Interrupts

You can generate a DMA interrupt to the CPU whenever the transfer count reaches 0 , indicating that the last transfer has taken place. The TCINT bit in the DMA global control register determines whether the interrupt will be generated. If TCINT $=1$, the DMA interrupt is generated. If TCINT $=0$, the DMA interrupt is not generated. If the DMA interrupt is generated, the EDINT bit, bit 10 in the interrupt enable register, must also be set to enable the CPU to be interrupted by the DMA.

A second bit in the DMA global control register, the TC bit, is also generally associated with the state of the TCINT bit and the interrupt operation. The TC bit determines whether transfers are terminated when the transfer counter becomes 0 or whether they are allowed to continue. If TC = 1, transfers are terminated when the transfer count becomes 0 . If $\mathrm{TC}=0$, transfers are not terminated when the transfer count becomes 0 .

In general, if TCINT is 0 , TC should also be cleared to 0 . Otherwise, the DMA transfer will terminate, and the CPU will not be notified. If TCINT is 1, TC should also be 1 in most cases. In this case, the CPU will be notified when the transfer completes, and the DMA will be halted and ready to start a new transfer.

### 8.3.8 DMA Initialization/Reconfiguration

You can control the DMA through memory-mapped registers located on the dedicated peripheral bus. Following is the general procedure for initializing and/or reconfiguring the DMA:

1) Halt the DMA by clearing the START bits of the DMA global-control register. You can do this by writing a 0 to the DMA global-control register. Note that the DMA is halted on RESET.
2) Configure the DMA via the DMA global-control register (with START $=00$ ), as well as the DMA source, destination, and transfer-counter registers, if necessary. Refer to subsection 8.3.10 on page 8-58 for more information.
3) Start the DMA by setting the START bits of the DMA global-control register as necessary.

### 8.3.9 Hints for DMA Programming

The following hints help you improve your DMA programming and avoid unexpected results:

- Reset the DMA register before starting it. This clears any previously latched interrupt that may no longer exist.
- In the event of a CPU-DMA access conflict, the CPU always prevails. Carefully allocate the different sections of the program in memory for faster execution. If a CPU program access conflicts with a DMA access, enabling the cache helps if the program is located in external memory. DMA onchip access happens during the H 3 phase. Refer to Chapter 9 for details on CPU accesses.


## Note: Expansion and Peripheral Buses

The expansion and peripheral buses cannot be accessed simultaneously because they are multiplexed into a common port (see Figure 2-1 on page 2-3). This might increase CPU-DMA access conflicts.

- Ensure that each interrupt is received when you use interrupt synchronization; otherwise, the DMA will never complete the block transfer.
- Use read/write synchronization when reading from or writing to serial ports to guarantee data validity.

The following are indications that the DMA has finished a set of transfers:

- The DINT bit in the IIF register is set to 1 (interrupt polling). This requires that the TCINT bit in the DMA control register be set first. This interruptpolling method does not cause any additional CPU-DMA access conflict.
$\square$ The transfer counter has a zero value. However, notice that the transfer counter is decremented after the DMA read operation finishes (not after the write operation). Nevertheless, a transfer counter with a 0 value can be used as an indication of a transfer completion.
$\square$ The STAT bits in the DMA channel control register are set to $\mathrm{OO}_{2}$. You can poll the DMA channel control register for this value. However, because the DMA registers are memory-mapped into the peripheral bus address space, this option can cause further CPU-DMA access conflicts.


### 8.3.10 DMA Programming Examples

Example 8-5, Example 8-6, and Example 8-7 illustrate initialization procedures for the DMA.

When linking the examples, you should allocate section memory addresses carefully to avoid CPU-DMA conflict. In the 'C3x, the CPU always prevails in cases of conflict. In the event of a CPU program-DMA data conflict, the enabling of the cache helps if the .text section is in external memory. For example, when linking the code in Example 8-5, Example 8-6, and Example 8-7, the .text section can be allocated into RAM0, .data into RAM1, and .bss into RAM1, where RAM0 and RAM1 correspond to on-chip RAM block 0 and block 1, respectively.

In Example 8-5, the DMA initializes a 128-element array to 0 . The DMA sends an interrupt to the CPU after the transfer is completed. This program assumes previous initialization of the CPU interrupt vector table (specifically the DMA-to-CPU interrupt). The program initializes the ST and IE registers for interrupt processing.

Example 8-5.Array Initialization With DMA

* TITLE: ARRAY INITIALIZATION WITH DMA
* 

-GLOBAL START
. DATA
DMA .WORD 808000H ; DMA GLOBAL CONTROL REG ADDRESS
RESET .WORD OC4OH ; DMA GLOBAL CONTROL REG RESET VALUE
CONTROL . WORD OC43H ; DMA GLOBAL CONTROL REG INITIALIZATION
SOURCE .WORD ZERO
DESTIN .WORD ARRAY
; DATA SOURCE ADDRESS

COUNT .WORD 128
; DATA DESTINATION ADDRESS

ZERO .FLOAT 0.0
.BSS _ARRAY,128
; NUMBER OF WORDS TO TRANSFER
; ARRAY INITIALIZATION VALUE $0.0=0 \times 80000000$
; DATA ARRAY LOCATED IN .BSS SECTION

```
START LDP DMA ; LOAD DATA PAGE POINTER
LDI @DMA,ARO
LDI @RESET,RO
STI RO,*ARO
LDI @SOURCE,RO
STI RO,*+ARO(4)
LDI @DESTIN,RO
STI RO,*+ARO(6)
LDI @COUNT,RO
STI RO,*+ARO(8)
OR 400H,IE
OR 2000H,ST
LDI @CONTROL,R0
STI RO,*ARO
```

BU \$
.END

Example 8-6 sets up the DMA to transfer data (128 words) from the serial port 0 input register to an array buffer with serial port receive interrupt (RINTO). The DMA sends an interrupt to the CPU when the data transfer completes.

Serial port 0 is initialized to receive 32-bit data words with an internally generated receive-bit clock and a bit-transfer rate of 8 H 1 cycles/bit.

This program assumes previous initialization of the CPU interrupt vector table (specifically the DMA-to-CPU interrupt). The serial port interrupt directly affects only the DMA; therefore, no CPU serial port interrupt vector setting is required.
Example 8-6.DMA Transfer With Serial-Port Receive Interrupt * TITLE DMA TRANSFER WITH SERIAL PORT RECEIVE INTERRUPT *


* DMA INITIALIZATION

| LDI QdMA,ARO | ; POINT TO DMA GLOBAL CONTROL REGISTER |  |
| :---: | :---: | :---: |
| LDI @SPORT,AR1 |  |  |
| LDI @RESET,R0 |  |  |
| STI R0,*+AR1 (4) | ; | RESET SPORT TIMER |
| LDI QRESET1,R0 |  |  |
| STI R0,*AR0 | ; | RESET DMA |
| LDI @SPRESET,R0 |  |  |
| STI R0,*AR1 | ; | RESET SPORT |
| LDI @SOURCE,RO | ; | INITIALIZE DMA SOURCE ADDRESS REGISTER |
| STI RO,*+ARO(4) |  |  |
| LDI @DESTIN,R0 | ; | INITIALIZE DMA DESTINATION ADDRESS REGISTER |
| STI RO,*+ARO(6) |  |  |
| LDI @COUNT,R0 | ; | INITIALIZE DMA TRANSFER COUNTER REGISTER |
| STI RO,*+ARO(8) |  |  |
| OR @IEVAL,IE | ; | ENABLE INTERRUPTS |
| OR 2000H,ST | ; | ENABLE CPU INTERRUPTS GLOBALLY |
| LDI @CONTROL,R0 | ; | INITIALIZE DMA GLOBAL CONTROL REGISTER |
| STI RO,*AR0 | ; | START DMA TRANSFER |
| P PORT INITIALIZATION |  |  |
| LDI @SRCTRL,RO | ; | SERIAL-PORT RECEIVE CONTROL REG INITIALIZATION |
| STI RO,*+AR1 (3) |  |  |
| LDI ©STPERIOD,R0 | ; | SERIAL-PORT TIMER PERIOD INITIALIZATION |
| STI R0,*+AR1 (6) |  |  |
| LDI ESTCTRL,R0 | ; | SERIAL-PORT TIMER CONTROL REG INITIALIZATION |
| STI R0,*+AR1(4) |  |  |
| LDI ESGCCTRL,R0 | ; | SERIAL-PORT GLOBAL CONTROL REG INITIALIZATION |
| STI R0,*AR1 |  |  |
| BU \$ |  |  |
| . END |  |  |

Example 8-7 sets up the DMA to transfer data (128 words) from an array buffer to the serial port 0 output register with serial port transmit interrupt XINTO. The DMA sends an interrupt to the CPU when the data transfer completes.

Serial port 0 is initialized to transmit 32-bit data words with an internally generated frame sync and a bit-transfer rate of 8 H 1 cycles/bit. The receive-bit clock is internally generated and equal in frequency to one-half of the ' $\mathrm{C} 3 \times \mathrm{H} 1$ frequency.

This program assumes previous initialization of the CPU interrupt vector table (specifically the DMA-to-CPU interrupt). The serial port interrupt directly affects only the DMA; therefore, no CPU serial port interrupt vector setting is required.

## Note: Serial Port Transmit Synchronization

The DMA uses serial port transmit interrupt XINTO to synchronize transfers. Because the XINTO is generated when the transmit buffer has written the last bit of data to the shifter, an initial CPU write to the serial port is required to trigger XINTO to enable the first DMA transfer.


## * SERIAL PORT INITIALIZATION

```
LDI @SXCTRL,RO ; SERIAL-PORT TX CONTROL REG INITIALIZATION
STI RO,*+AR1(2)
LDI ESTPERIOD,RO
STI RO,*+AR1(6)
LDI ©STCTRL,RO
STI RO,*+ARI (4)
LDI @SGCCTRL,R0
STI RO,*AR1
```

* CPU WRITES THE FIRST WORD (TRIGGERING EVENT $\longrightarrow$ XINT IS GENERATED)

```
LDI ESOURCE,ARO
LDI *-ARO (1) ,RO
STI RO,*+AR1(8)
BU $
.END
```

Other examples are as follows:
$\square$ Transfer a 256-word block of data from off-chip memory to on-chip memory and generate an interrupt on completion. The order of memory is to be maintained.

$$
\begin{array}{ll}
\text { DMA source address: } & 800000 \mathrm{~h} \\
\text { DMA destination address: } & 809800 \mathrm{~h} \\
\text { DMA transfer counter: } & 00000100 \mathrm{~h} \\
\text { DMA global control: } & 00000 \mathrm{C} 53 \mathrm{~h} \\
\text { CPU/DMA interrupt enable (IE): } 00000400 \mathrm{~h}
\end{array}
$$

$\square$ Transfer a 128-word block of data from on-chip memory to off-chip memory and generate an interrupt on completion. The order of memory is to be inverted; that is, the highest addressed member of the block is to become the lowest addressed member.

DMA source address: 809800h
DMA destination address: 800000h
DMA transfer counter: 00000080h
DMA global control: 00000C93h
CPU/DMA interrupt enable (IE): 00000400h
$\square$ Transfer a 200-word block of data from the serial-port-0 receive register to on-chip memory and generate an interrupt on completion. The transfer is to be synchronized with the serial-port-0 receive interrupt.

DMA source address: 80804Ch
DMA destination address: 809C00h
DMA transfer counter: 000000C8h
DMA global control: 00000D43h
CPU/DMA interrupt enable (IE): 00200400h

- Transfer a 200-word block of data from off-chip memory to the serial-port-0 transmit register and generate an interrupt on completion. The transfer is to be synchronized with the serial-port-0 transmit interrupt.

DMA source address: 809C00h
DMA destination address: 808048h
DMA transfer counter: 000000C8h
DMA global control: 00000E13h
CPU/DMA interrupt enable (IE): 00400400h
$\square$ Transfer data continuously between the serial-port-0 receive register and the serial-port-0 transmit register to create a digital loop back. The transfer is to be synchronized with the serial-port-0 receive and transmit interrupts.

DMA source address: 80804Ch
DMA destination address: 808048h
DMA transfer counter: 00000000h
DMA global control: 00000303h
CPU/DMA interrupt enable (IE): 00300000h

## Chapter 9

## Pipeline Operation

Two characteristics of the TMS320C3x that contribute to its high performance are:

- Pipelining, and
- Concurrent I/O and CPU operation.

Five functional units control TMS320C3x operation:
[ Fetch

- Decode
- Read
- Execute
- Direct memory access (DMA)

Pipelining is the overlapping or parallel operations of the fetch, decode, read, and execute levels of a basic instruction.

By performing input/output operations, the DMA controller reduces the need for the CPU to do so, thereby decreasing pipeline interference and enhancing the CPU's computational throughput.

Major topics discussed in this chapter are as follows:

## Topic

Page
9.1 Pipeline Structure ..... 9-2
9.2 Pipeline Conflicts ..... $9-4$
9.3. Resolving Reglster Conflicts ..... $9-18$
9.4. Resolving Memory Conflicts ..... 9-21
9.5. Clocking of Memory Accesses ..... 9-23

### 9.1 Pipeline Structure

The five major units of the TMS320C3x pipeline structure and their functions are as follows:

## $\square$ Fetch Unit (F)

This unit fetches the instruction words from memory and updates the program counter (PC).
$\square$ Decode Unit (D)
This unit decodes the instruction word and performs address generation. The unit also controls any modifications to the auxiliary registers and the stack pointer.
$\square$ Read Unit (R)
This unit, if required, reads the operands from memory.

## $\square$ Execute Unit (E)

This unit, if required, reads the operands from the register file, performs any necessary operation, and writes results to the register file. If required, the unit writes results of previous operations to memory.

- DMA Channel (DMA)

The DMA channel reads and writes to memory.
A basic instruction has four levels:
$\square$ Fetch

- Decode
$\square$ Read
$\square$ Execute
Figure 9-1 illustrates these four levels of the pipeline structure. The levels are indexed according to instruction and execution cycle. The perfect overlap in the pipeline, where all four units operate in parallel, occurs at cycle ( $m$ ). Those levels about to be executed are at $m+1$, and those just executed are at $m-1$. The TMS320C3x pipeline control allows a high-speed execution rate of one execution per cycle. It also manages pipeline conflicts so that they are transparent to the user. You do not need to take any special precautions to guarantee correct operation.

Figure 9-1. TMS320C3x Pipeline Structure

| CYCLE | F | D | R | E |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $m-3$ | W | - | - | - |  |
| $m-2$ | $x$ | W | - | - |  |
| $m-1$ | $X$ | $x$ | w | - |  |
| $m$ | $z$ | $y$ | $x$ | w | Perfect overlap |
| $m+1$ | - | $z$ | $Y$ | $x$ |  |
| $m+2$ | - | - | $z$ | $Y$ |  |
| $m+3$ | - | - | - | $z$ |  |

$D=$ Decode, $E=$ Execute, $F=$ Fetch, $R=$ Read; $W, X, Y, Z=$ Instruction Representations

Priorities from highest to lowest have been assigned to each of the functional units as follows:

1) Execute (highest)
2) Read
3) Decode
4) Fetch
5) DMA (lowest)

When the processing of an instruction is ready to pass to the next higher pipeline level, but that level is not ready to accept a new input, a pipeline conflict occurs. In this case, the lower-priority unit waits until the higher-priority unit completes its currently executing function.

Despite the DMA controller's low priority, you can minimize or even eliminate conflicts with the CPU through suitable data structuring because the DMA controller has its own data and address buses.

### 9.2 Pipeline Conflicts

The pipeline conflicts of the TMS320C3x can be grouped into the following categories:

- Branch Conflicts

Branch conflicts involve most of those instructions or operations that read and/or modify the PC.

## - Register Conflicts

Register conflicts involve delays that can occur when reading from or writing to registers that are used for address generation.

## - Memory Conflicts

Memory conflicts occur when the internal units of the TMS320C3x compete for memory resources.

Each of these three categories is discussed in the following sections. Examples are included. Note that in these examples, when data is refetched or an operation is repeated, the symbol representing the stage of the pipeline is appended with a number. For example, if a fetch is performed again, the instruction mnemonic is repeated. When an access is detained for multiple cycles because of not ready, the symbols $\overline{\text { RDY }}$ and RDY are used to indicate not ready and ready, respectively.

### 9.2.1 Branch Conflicts

The first class of pipeline conflicts occurs with standard (nondelayed) branches, that is, BR, Bcond, DBcond, CALL, IDLE, RPTB, RPTS, RETIcond, RETScond, interrupts, and reset. Conflicts arise with these instructions and operations because during their execution, the pipeline is used only for the completion of the operation; other information fetched into the pipeline is discarded or refetched, or the pipeline is inactive. This is referred to as flushing the pipeline. Flushing the pipeline is necessary in these cases to guarantee that portions of succeeding instructions do not inadvertently get partially executed. TRAPcond and CALLcond are classified differently from the other types of branches and are considered later.

Example 9-1 shows the code and pipeline operation for a standard branch.

## Note: Dummy Fetch

One dummy fetch (an MPYF instruction) is performed, which affects the cache. After the branch address is available, a new fetch (an OR instruction) is performed.

## Example 9-1.Standard Branch



RPTS and RPTB both flush the pipeline, allowing the RS, RE, and RC registers to be loaded at the proper time relative to the flow of the pipeline. If these registers are loaded without the use of RPTS or RPTB, no flushing of the pipeline occurs. If you are not using any of the repeat modes, then you can use RS, RE, and RC as general-purpose 32 -bit registers and not cause any pipeline conflicts. In cases such as the nesting of RPTB due to nested interrupts, it might be necessary to load and store these registers directly while using the repeat modes. Since up to four instructions can be fetched before entering the repeat mode, you should follow loads by a branch to flush the pipeline. If the RC is changing when an instruction is loading it, the direct load takes priority over the modification made by the repeat mode logic.

Delayed branches are implemented to guarantee the fetching of the next three instructions. The delayed branches include BRD, BcondD, and DBcondD. Example 9-2 shows the code and pipeline operation for a delayed branch.

## Example 9-2.Delayed Branch

| BRD THREE | ; Unconditional delayed branch |
| :--- | :--- |
| MPYF | ; Executed |
| ADD | ; Executed |
| SUBF | ; Not executed |
| AND |  |
| - |  |
| - |  |
| - |  |

THREE MPYF ; Fetched after SUBF is fetched

## PIPELINE OPERATION


$D=$ Decode $E=$ Execute, $F=$ Fetch, $R=$ Read, $P C=$ Program Counter

### 9.2.2 Register Conflicts

Register conflicts involve reading or writing registers used for addressing. These conflicts occur when the pertinent register is not ready to be used. Some conditions under which you can avoid register conflicts are discussed in Section 9.3 on page 9-18.

The registers comprise the following three functional groups:

## $\square$ Group 1

This group includes auxiliary registers (AR0-AR7), index registers (IR0, IR1), and block size register (BK).

## $\square$ Group 2

This group includes the data page pointer (DP).

## $\square$ Group 3

This group includes the system stack pointer (SP).
If an instruction writes to one of these three groups, the decode unit cannot use any register within that particular group until the write is complete, that is, instruction execution is completed. In Example 9-3, an auxiliary register is loaded, and a different auxiliary register is used on the next instruction. Since the decode stage needs the result of the write to the auxiliary register, the decode of this second instruction is delayed two cycles. Every time the decode is delayed, a refetch of the program word is performed; that is, the ADDF is fetched three times. Since these are actual refetches, they can cause not only conflicts with the DMA controller but also cache hits and misses.

## Example 9-3. Write to an AR Followed by an AR for Address Generation

NEXT | LDI | 7,AR1 | $; 7 \rightarrow$ AR1 |
| :--- | :--- | :--- |
| MPYF *AR2,R0 | ; Decode delayed 2 cycles |  |
| ADDF |  |  |
|  |  |  |
| FLOAT |  |  |

PIPELINE OPERATION

| PC | F | D | R | E |
| :---: | :---: | :---: | :---: | :---: |
| $n$ | LDI | - | - | - |
| n+1 | MPYF | LDI | - | - |
| $\mathrm{n}+2$ | ADDF | MPYF | LDI | - |
| n+2 | ADDF | MPYF | (nop) | LDI 7,AR1 |
| $\mathrm{n}+2$ | ADDF | MPYF | (nop) | (nop) |
| $\mathbf{n + 3}$ | FLOAT | ADDF | MPYF | (nop) |

The case for reads of these groups is similar to the case for writes. If an instruction must read a member of one of these groups, the use of that particular group by the decode for the following instruction is delayed until the read is complete. The registers are read at the start of the execute cycle and therefore require only a one-cycle delay of the following decode. For four registers (IR0, IR1, BK, or DP), there is no delay. For all other registers, including the SP, the delay occurs.

In Example 9-4, two auxiliary registers are added together, with the result going to an extended-precision register. The next instruction uses a different auxiliary register as an address register.

## Example 9-4.A Read of ARs Followed by ARs for Address Generation

| NEXT | ADDI | AR0, AR1, R1 | ; | AR0 + AR1 $\rightarrow$ R1 |
| :---: | :---: | :---: | :---: | :---: |
|  | MPYF | *++AR2,R0 | ; | Decode delayed one cycle |
|  | ADDF |  |  |  |
|  | FLOAT |  |  |  |

## PIPELINE OPERATION



Loop counter auxiliary registers for the decrement and branch (DBR)) instruction are regarded in the same way as they are for addressing. Therefore, the operation shown in Example 9-3 and Example 9-4 can also occur for this instruction.

### 9.2.3 Memory Conflicts

Memory conflicts can occur when the memory bandwidth of a physical memory space is exceeded. For example, RAM blocks 0 and 1 and the ROM block can support only two accesses per cycle. The external interface can support only one access per cycle. Section 9.4 on page 9-21 contains some conditions under which you can avoid memory conflicts.

Memory pipeline conflicts consist of the following four types:

## - Program wait

A program fetch is prevented from beginning.

## - Program fetch Incomplete

A program fetch has begun but is not yet complete.

## - Execute only

An instruction sequence requires three CPU data accesses in a single cycle.

## - Hold everything

A primary or expansion bus operation must complete before another one can proceed.

These four types of memory conflicts are illustrated in examples and discussed in the paragraphs that follow.

## Program Wait

Two conditions can prevent the program fetch from beginning:

- The start of a CPU data access when:
- Two CPU data accesses are made to an internal RAM or ROM block, and a program fetch from the same block is necessary.
- One of the external ports is starting a CPU data access, and a program fetch from the same port is necessary.
- A multicycle CPU data access or DMA data access over the external bus is needed.

Example 9-5 illustrates a program wait until a CPU data access completes. In this case, *AR0 and *AR1 are both pointing to data in RAM block 0 , and the MPYF instruction will be fetched from RAM block 0 . This results in the conflict shown in Example 9-5. Since no more than two accesses can be made to RAM block 0 in a single cycle, the program fetch cannot begin and must wait until the CPU data accesses are complete.

## Example 9-5.Program Wait Until CPU Data Access Completes

```
ADDF3 *ARO,*AR1,R0
FIX
MPYF
ADDF3
NEGB
```


## PIPELINE OPERATION

| PC | F | D | $\mathbf{R}$ | $E$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| n | ADDF3 | - | - | - |  |
| $\mathrm{n}+1$ | FIX | ADDF3 | - | - |  |
| n + 2 | (WAIT) | FIX | ADDF3 | - |  |
| n + 2 | MPYF | (nop) | FIX | ADDF3 | *ARO, AR1, R0 |
| n+3 | ADDF3 | MPYF | (nop) | FIX |  |
| n + 4 | NEGB | ADDF3 | MPYF | (nop) |  |
| $D=$ De | Execut | $F=F e$ | h, $R=$ | ead, PC | Program Coun |

Example 9-6 shows a program wait due to a multicycle data-data access or a multicycle DMA access. The ADDF, MPYF, and SUBF are fetched from a portion of memory other than the external port that the DMA requires. The DMA begins a multicycle access. The program fetch corresponding to the CALL is made to the same external port that the DMA is using.

Either of two cases may produce this situation:
$\square$ One of the following two memory boundaries is crossed:

- From 7F FFFFh to 800000 h , or
- From 80 9FFFh to 80 A000h.
$\square$ Code that has been cached is executed, and the instruction prior to the ADDF is one of the following (conditional or unconditional):
- a delayed branch instruction, or
- a delayed decrement and branch instruction.

Even though the DMA has the lowest priority, multicycle access cannot be aborted. The program fetch must therefore wait until the DMA access completes.

## Example 9-6.Program Wait Due to Multicycle Access

PIPELINE OPERATION

| PC | F | D | R | $E$ |
| :---: | :---: | :---: | :---: | :---: |
| n | ADDF | - | - | - |
| $n+1$ | MPYF | ADDF | - | - |
| $\mathrm{n}+2$ | SUBF | MPYF | ADDF | - |
| n + 3 | (WAIT) | SUBF | MPYF | ADDF |
| $\mathbf{n + 3}$ | CALL | (nop) | SUBF | MPYF |
| $\mathrm{n}+4$ | - | CALL | (nop) | SUBF |
| $D=$ Decode,$E=$ Execute, $F=$ Fetch,$R=$ Read, $P C=$ Program Counter |  |  |  |  |

Program Fetch Incomplete
A program fetch incomplete occurs when a program fetch requires more than one cycle to complete due to wait states. In Example 9-7, the MPYF and ADDF are fetched from memory that supports single-cycle accesses. The SUBF is fetched from memory, which requires one wait state. One example that demonstrates this conflict is a fetch across a bank boundary on the primary port. See Section 7.4 on page 7-30.

Example 9-7. Multicycle Program Memory Fetches

## PIPELINE OPERATION

| PC | F | D | R | $E$ |
| :---: | :---: | :---: | :---: | :---: |
| n | MPYF | - | - | - |
| n+1 | ADDF | MPYF | - | - |
| $n+2 \overline{R D Y}$ | SUBF | ADDF | MPYF | - |
| n + 2 RDY | SUBF | (nop) | ADDF | MPYF |
| $\mathbf{n + 3}$ | ADDI | SUBF | ( nop) | ADDF |

## Execute Only

The execute only type of memory pipeline conflict occurs when performing an interlocked load or when a sequence of instructions requires three CPU data accesses in a single cycle. There are three cases in which this occurs:

An instruction performs a store and is followed by an instruction that does two memory reads.

An instruction performs two stores and is followed by an instruction that performs at least one memory read.

- An interlocked load (LDII or LDFI) instruction is performed, and XF1=1.

The first case is shown in Example 9-8. Since this sequence requires three data memory accesses and only two are available, only the execute phase of the pipeline is allowed to proceed. The dual reads required by the LDF || LDF are delayed one cycle. Note that a refetch of the next instruction can occur.

## Example 9-8.Single Store Followed by Two Reads

$\|$| LDF | *AR2,R1 | : *AR2 $\rightarrow R 1$ in parallel with |
| :--- | :--- | :--- |

PIPELINE OPERATION

| PC | $F$ | D | R | $E$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| n | STF | - | - | - |  |
| n+1 | LDF \|| LDF | $\mathbf{S T F}$ | - | - |  |
| n + 2 | W | LDF \|| LDF | STF | - |  |
| n + 3 | x | W | LDF \|| LDF | STF |  |
| n+4 | X | W | LDF \|| LDF | (nop) |  |
| $n+4$ | $\mathbf{Y}$ | $\mathbf{x}$ | w | LDF \|| LDF | *AR2,R1 and *AR3,R2 |

$D=$ Decode,$E=$ Execute $F=$ Fetch,$R=$ Read, $P C=$ Program Counter, $W, X, Y=$ Instruction Representations

Example 9-9 shows a parallel store followed by a single load or read. Since the two parallel stores are required, the next CPU data memory read must wait a cycle before beginning. One program memory refetch can occur.

## Example 9-9.Parallel Store Followed by Single Read



PIPELINE OPERATION

| PC | F | D | R | $E$ |
| :---: | :---: | :---: | :---: | :---: |
| n | STF \\| STF | - | - | - |
| $\mathrm{n}+1$ | ADDF | $\mathbf{S T F} \\| \mathbf{S T F}$ | - | - |
| n+2 | IACK | ADDF | STF \\| $\\|$ STF | - |
| $\mathbf{n + 3}$ | ASH | IACK | ADDF | STF \\| STF |
| $\mathbf{n + 4}$ | ASH | IACK | ADDF | (nop) |
| $\mathrm{n}+4$ | - | ASH | IACK | ADDF |

The final case involves an interlocked load (LDII or LDFI) instruction and XF1 $=1$. Since the interlocked loads use the XF1 pin as an acknowledge that the read can complete, the loads might need to extend the read cycle, as shown in Example 9-10. Note that a program refetch can occur.

Example 9-10. Interlocked Load

| NOT | R1,R0 |
| :--- | :--- |
| LDII | $300 \mathrm{~h}, \mathrm{AR} 2$ |
| ADDI | $* A R 2, R 2$ |
| CMPI | R0,R2 |

PIPELINE OPERATION

| PC | F | D | R | E |
| :--- | :---: | :---: | :---: | :---: |
| $\mathbf{n}$ | NOT | - | - | - |
| $\mathbf{n + 1}$ | LDII | NOT | - | - |
| $\mathbf{n + 2}$ | ADDI | LDII | NOT | - |
| $\mathbf{n + 3}$ | CMPI | ADDI | LDII | NOT |
| $\mathbf{n + 3}$ | - | CMPI | ADDI | LDII |
| $\mathbf{n + 4}$ | - | CMPI | ADDI | LDII |
| D = Decode, $E=$ Execute, $F=$ Fetch, $R=$ Read, PC = Program Counter |  |  |  |  |

## Hold Everything

Three situations result in hold-everything memory pipeline conflicts:

- A CPU data load or store cannot be performed because an external port is busy.
$\square$ An external load takes more than one cycle.
- Conditional calls and traps are processed.

The first type of hold everything conflict occurs when one of the external ports is busy due to an access that has started but is not complete. In Example 9-11, the first store is a two-cycle store. The CPU writes the data to an external port. The port control then takes two cycles to complete the data-data write. The LDF is a read over the same external port. Since the store is not complete, the CPU continues to attempt LDF until the port is available.

Example 9-11. Busy External Port

| STF | RO, QDMA1 |
| :--- | :--- |
| LDF | QDMA2,RO |

## PIPELINE OPERATION

| PC | $F$ | $D$ | $R$ | $E$ |
| :--- | :---: | :---: | :---: | :---: |
| $n$ | $S T F$ | - | - | - |
| $n+1$ | $L D F$ | $S T F$ | - | - |
| $n+2$ | $W$ | $L D F$ | $S T F$ | - |
| $n+2$ | $W$ | $L D F$ | (nop) | $S T F$ |
| $n+2$ | $W$ | $L D F$ | (nOp) | (nop) |
| $n+3$ | $X$ | $W$ | LDF | (nop) |
| $n+4$ | $Y$ | $x$ | $W$ | $L D F$ |

$D=$ Decode, $E=$ Execute, $F=$ Fetch, $R=$ Read, $P C=$ Program Counter, $W, X, Y=$ Instruction Representations

The second type of hold everything conflict involves multicycle data reads. The read has begun and continues until completed. In Example 9-12, the LDF is performed from an external memory that requires several cycles to complete.

## Example 9-12. Multicycle Data Reads

LDF EDMA,RO

## PIPELINE OPERATION

| PC | $F$ | $D$ | $R$ | $E$ |
| :--- | :---: | :---: | :---: | :---: |
| $n$ | LDF | - | - | - |
| $n+1$ | $I$ | $L D F$ | - | - |
| $n+2$ | $J$ | $I$ | LDF | - |
| $n+3$ | $K,($ dummy $)$ | $I$ | LDF | - |
| $n+3$ | $K_{2}$ | $J$ | $I$ | LDF |

$D=$ Decode $E=$ Execute, $F=$ Fetch, $R=$ Read, $P C=$ Program Counter, $I, J, K=$ Instruction Representations
The final type of hold everything conflict involves conditional calls and traps, which are different from the other branch instructions. Whereas the other branch instructions are conditional loads, the conditional calls and traps are conditional stores, which require one cycle more than a conditional branch (see Example 9-13). The added cycle is used to push the return address after the call condition is evaluated.

Example 9-13. Conditional Calls and Traps

## PIPELINE OPERATION

| PC | $F$ | $D$ | $R$ | $E$ |
| :--- | :---: | :---: | :---: | :---: |
| $n 9$ | CALLcond | - | - | - |
| $n+1$ | $I$ | CALLcond | - | - |
| $n+1$ | (nop) | (nop) | CALLcond | - |
| $n+1$ | (nop) | (nop) | (nop) | CALLcond |
| $n+1$ | (nop) | (nop) | (nop) | CALLcond |
| $n+2 / C A L L a d d r$ | $I$ | (nop) | (nop) | (nop) |

$D=$ Decode, $E=$ Execute, $F=$ Fetch, $R=$ Read, $P C=$ Program Counter, $I,=$ Instruction Representation

### 9.3 Resolving Register Conflicts

If the auxiliary registers (AR7-AR0), the index registers (IR1-IR0), data page pointer (DP), or stack pointer (SP) are accessed for any reason other than address generation, pipeline conflicts associated with the next memory access can occur. The pipeline conflicts and delays are presented in subsection 9.2 on page 9-4.

Example 9-14, Example 9-15, and Example 9-16 demonstrate either some common uses of these registers that do not produce a conflict or ways that you can avoid the conflict.

Example 9-14. Address Generation Update of an AR Followed by an AR for Address Generation

| LDF | $7.0, R 0$ |
| :--- | :--- |
| MPYF | *+ + ARO(IR1) $7.0 \rightarrow R 0$ |
| ADDF | *AR2,R0 |
| FIX |  |
| MPYF |  |
| ADDF |  |

## PIPELINE OPERATION

| PC | F | D | R | E |
| :--- | :---: | :---: | :---: | :---: |
| $\mathbf{n}$ | LDF | - | - | - |
| $\mathbf{n + 1}$ | MPYF | LDF | - | - |
| $\mathbf{n + 2}$ | ADDF | MPYF | LDF | - |
| $\mathbf{n + 3}$ | FIX | ADDF | MPYF | LDF |
| $\mathbf{n + 4}$ | MPYF | FIX | ADDF | MPYF |
| $\mathbf{n + 5}$ | ADDF | MPYF | FIX | ADDF |

$D=$ Decode,$E=$ Execute, $F=$ Fetch, $R=$ Read, $P C=$ Program Counter, $W, X, Y, Z=$ Instruction Representations

Example 9-15. Write to an AR Followed by an AR for Address Generation Without a Pipeline Conflict

```
LDI ETABLE,AR2
MPYF EVALUE,R1
ADDF R2,R1
MPYF *AR2++,R1
SUBF
STF
```

PIPELINE OPERATION

| PC | $F$ | D | R | $E$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| n | LDI | - | - | - |  |
| n+1 | MPYF | LDI | - | - |  |
| $\mathbf{n + 2}$ | ADDF | MPYF | LDI | - |  |
| $\mathbf{n + 3}$ | MPYF | ADDF | MPYF | LDI | $\begin{gathered} 7, \\ \text { AR2 } \end{gathered}$ |
| n + 4 | SUBF | MPYF | ADDF | MPYF |  |
| $\mathbf{n + 5}$ | STF | SUBF | MPYF | ADDF |  |

## Example 9-16. Write to DP Followed by a Direct Memory Read Without a Pipeline Conflict

| LDP | TABLE_ADDR |
| :--- | :--- |
| POP | R0 |
| LDF | *-AR3(2), R1 |
| LDI | eTABLE_ADDR, AR0 |
| PUSHE | R6 |
| PUSH | R4 |

## PIPELINE OPERATION

| PC | F | D | R | $E$ |
| :---: | :---: | :---: | :---: | :---: |
| n | LDP | - | - | - |
| n+1 | POP | LDP | - | - |
| $\mathrm{n}+2$ | LDF | POP | LDP | - |
| n+3 | LDI | LDF | POP | LDP |
| $n+4$ | PUSHF | LDI | LDF | POP |
| $\mathbf{n + 5}$ | PUSH | PUSHF | LDI | LDF |

### 9.4 Resolving Memory Conflicts

If program fetches and data accesses are performed in such a manner that the resources being used cannot provide the necessary bandwidth, the program fetch is delayed until the data access is complete. Certain configurations of program fetch and data accesses yield conditions under which the TMS320C3x can achieve maximum throughput.

Table 9-1 shows how many accesses can be performed from the different memory spaces when it is necessary to do a program fetch and a single data access and still achieve maximum performance (one cycle). As shown in Table 9-1, four cases achieve one-cycle maximization.

Table 9-1. One Program Fetch and One Data Access for Maximum Performance

| Case \# | Primary Bus <br> Accesses | Accesses From <br> Dual-Access <br> Internal Memory | Expansion Bus ${ }^{\dagger}$ <br> Or Peripheral <br> Accesses |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | - |
| 2 | 1 | - | 1 |
| 3 | - | 2 from any <br> combination <br> of internal memory | - |
| 4 | - | 1 | 1 |

${ }^{\dagger}$ The expansion bus is available only on the TMS320C30.

Table 9-2 shows how many accesses can be performed from the different memory spaces when it is necessary to do a program fetch and two data accesses and still achieve maximum performance (one cycle). Six conditions achieve this maximization.

Table 9-2. One Program Fetch and Two Data Accesses for Maximum Performance

| Case \# | Primary Bus Accesses | Accesses From <br> Dual-Access <br> Internal Memory | Expansiont Or Peripheral Bus Accesses |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 2 from any combination of internal memory | - |
| $2 \dagger$ | 1 Program | 1 Data | 1 Data |
| $3{ }^{\dagger}$ | 1 Data | 1 Data | 1 Program |
| 4 | - | 2 from same internal memory block and 1 from a different internal memory block | - |
| 5 | - | 3 from different internal memory blocks | - |
| 6 | - | 2 from any combination of internal memory | 1 |

$\dagger$ The expansion bus is available only on the TMS320C30.

### 9.5 Clocking of Memory Accesses

This section uses the relationships between internal clock phases (H1 and H3) to memory accesses to illustrate how the TMS320C3x handles multiple memory accesses. Whereas the previous section discusses the interaction between sequences of instructions, this section discusses the flow of data on an individual instruction basis.

Each major clock period of 60 ns is composed of two minor clock periods of 30 ns , labeled H 3 and H 1 . The active clock period for H 3 and H 1 is the time when that signal is high.


The precise operation of memory reads and writes can be defined according to these minor clock periods. The types of memory operations that can occur are program fetches, data loads and stores, and DMA accesses.

### 9.5.1 Program Fetches

Internal program fetches are always performed during H3 unless a single data store must occur at the same time due to another instruction in the pipeline. In this case, the program fetch occurs during H 1 , and the data store during H 3 .

External program fetches always start at the beginning of H 3 , with the address being presented on the external bus. At the end of H 1 , they are completed with the latching of the instruction word.

### 9.5.2 Data Loads and Stores

Four types of instructions perform loads, memory reads, and stores:
$\square$ Two-operand instructions,

- Three-operand instructions,
$\square$ Multiplier/ALU operation with store instructions, and
$\square$ Parallel multiply and add instructions.
See Chapter 5 for detailed information on addressing modes.
As discussed in Chapter 7, the number of bus cycles for external memory accesses differs in some cases from the number of CPU execution cycles. For external reads, the number of bus cycles and CPU execution cycles is identical. For external writes, there are always at least two bus cycles, but unless there is a port access conflict, there is only one CPU execution cycle. In the following examples, any difference in the number of bus cycles and CPU cycles is noted.


## Two-Operand Instruction Memory Accesses

Two-operand instructions include all instructions whose bits 31-29 are 000 or 010 (see Figure 9-2). In the case of a data read, bits 15-0 represent the src operand. Internal data reads are always performed during H1. External data reads always start at the beginning of H 3 , with the address being presented on the external bus; they complete with the latching of the data word at the end of H .

Figure 9-2. Two-Operand Instruction Word

| 31 | 2423 |  | 1615 | 87 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 0$ | Operation | G | $d s t(s r c)$ | $\operatorname{src}(d s t)$ |  |

In the case of a data store, bits $15-0$ represent the dst operand. Internal data stores are performed during H3. External data stores always start at the beginning of H 3 , with the address and data being presented on the external bus.

## Three-Operand Instruction Memory Reads

Three-operand instructions include all instructions whose bits 31-29 are 001 (see Figure 9-3). The source operands, src1 and src2, come from either registers or memory. When one or more of the source operands are from memory, these instructions are always memory reads.

Figure 9-3. Three-Operand Instruction Word


If only one of the source operands is from memory (either src1 or src2) and is located in internal memory, the data is read during H 1 . If the single memory source operand is in external memory, the read starts at the beginning of H 3 , with the address being presented on the external bus, and completes with the latching of the data word at the end of H 1 .

If both source operands are to be fetched from memory, several cases occur. If both operands are located in internal memory, the src1 read is performed during H 3 and the src2 read during H 1 , thus completing two memory reads in a single cycle.

If src1 is in internal memory and src2 is in external memory, the src2 access begins at the start of H 3 and latches at the end of H 1 . At the same time, the src1 access to internal memory is performed during H3. Again, two memory reads are completed in a single cycle.

If src1 is in external memory and src2 is in internal memory, two cycles are necessary to complete the two reads. In the first cycle, both operands are addressed. Since src1 takes an entire cycle to be read and latched from external memory, the internal operation on src2 cannot be completed until the second cycle. Ordering the operands so that src1 is located internally is necessary to achieve single-cycle execution.

If src1 and src2 are both from external memory, two cycles are required to complete the two reads. In the first cycle, the src1 access is performed and loaded on the next H 3 ; in the second cycle, the src2 access is performed and loaded on that cycle's H 1 .

If $s r c 2$ is in external memory and src1 is in on-chip or external memory and is immediately preceded by a single store instruction to external memory, a dummy src2 read can occur between the execution of the store instruction and the src2 read, regardless of which memory space is accessed (STRE, $\overline{\text { MSTRB, }}$ or $\overline{\text { IOSTRB }}$ ). The dummy read can cause an externally interfaced FIFO address pointer to be incremented prematurely, thereby causing the loss of FIFO data. Example 9-17 illustrates how the dummy read can occur. Example 9-18 offers an alternative code segment that suppresses the dummy read. In the alternative code segment, the dummy read is eliminated by swapping the order of the source operands.

Example 9-17. Dummy src2 Read

| STI | R0,*AR6 | ; AR6 points to MSTRB space |
| :--- | :--- | :--- |
| ADDI3 | *AR3,*AR1,R0 | ; AR3 points to $\overline{\text { On-chip RAM }}$ |
|  |  | ; AR1 points to MSTRB space |

H1
H3


| PIPELINE OPERATION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PC | F | D | R | $E$ |  |
| n | STI |  |  |  |  |
| $\mathrm{n}+1$ | ADDI3 | STI |  |  |  |
| $\mathrm{n}+2$ |  | ADDI3 | STI |  |  |
| $\mathbf{n + 3}$ |  |  | - | STI | R0, *AR6 |
| $\mathrm{n}+4$ |  |  | - | - | The read of src2 cannot start until the store is complete. |
| $\mathrm{n}+5$ |  |  | ADDI3 | - | dummy load of src2 |
| $\mathrm{n}+6$ |  |  | - | - | second cycle of dummy load |
| $\mathrm{n}+7$ |  |  | ADDI3 | - | actual read of src2 and src1 |
| $\mathrm{n}+8$ |  |  |  | ADDI3 | *AR3, *AR1, R0 |

$D=$ Decode,$E=$ Execute, $F=$ Fetch, $R=$ Read, $P C=$ Program Counter
Two cycles are required for the $\overline{\mathrm{MSTRB}}$ store. Two other cycles are required for the dummy $\overline{\text { MSTRB }}$ read of *AR3 (because the read follows a write). One cycle is required for an actual MSTRB read of *AR3.

## Example 9-18. Operand Swapping Alternative

Switch the operands of the three-operand instruction so that the internal read is performed first.

$$
\begin{array}{lll}
\text { STI } & \text { R0,*AR6 } & \text {;AR6 points to } \overline{M S T R B} \text { space } \\
\text { ADDI3 } & \text { *AR1,*AR3,R0 } & \text {;AR3 points to on-chip RAM } \\
& & \text {;AR1 points to } \overline{M S T R B} \text { space }
\end{array}
$$

H1
H3



## Operations with Parallel Stores

The next class of instructions includes every instruction that has a store in parallel with another instruction. Bits 31 and 30 for these instructions are equal to 11.

The instruction word format for those operations that perform a multiply or ALU operation in parallel with a store is shown in Figure 9-4. If the store operation to dst2 is external or internal, it is performed during H3. Two bus cycles are required for external stores, but only one CPU cycle is necessary to complete the write.

If the memory read operation is external, it starts at the beginning of H 3 and latches at the end of H1. If the memory read operation is internal, it is per-
formed during H 1 . Note that memory reads are performed by the CPU during the read (R) phase of the pipeline, and stores are performed during the execute (E) phase.

Figure 9-4. Multiply or CPU Operation With a Parallel Store


The instruction word format for those instructions that have parallel stores to memory is shown in Figure 9-5. If both destination operands, dst1 and dst2, are located in internal memory, dst1 is stored during H 3 and dst2 during H 1 , thus completing two memory stores in a single cycle.

If dst1 is in external memory and dst2 is in internal memory, the dst1 store begins at the start of H 3 . The dst2 store to internal memory is performed during H1. Two bus cycles are required for the external store, but only one CPU cycle is necessary to complete the write. Again, two memory stores are completed in a single cycle.

If dst1 is in internal memory and dst2 is in external memory, an additional bus cycle is necessary to complete the dst2 store. Only one CPU cycle is necessary to complete the write, but the port access requires three bus cycles. In the first cycle, the internal dst1 store is performed during H3, and dst2 is written to the port during H 1 . During the next cycle, the dst2 store is performed on the external bus, beginning in H 3 , and executes as normal through the following cycle.

If dst1 and dst2 are both written to external memory, a single CPU cycle is still all that is necessary to complete the stores. In this case, four bus cycles are required.

1) In the first cycle, both dst1 and dst2are written to the port, and the external bus access for dst1 begins.
2) The store for dst1 is completed on the second cycle, and the store for dst2 begins on the third external bus cycle.
3) Finally, the store for dst2 is completed on the fourth external bus cycle.

Figure 9-5. Two Parallel Stores


## Parallel Multiplies and Adds

Memory addressing for parallel multiplies and adds is similar to that for threeoperand instructions. The parallel multiplies and adds include all instructions whose bits $31-30=10$ (see Figure 9-6).

For these operations, src3 and src4 are both located in memory. If both operands are located in internal memory, src3 is performed during H3, and src4 is performed during H 1 , thus completing two memory reads in a single cycle.

If src3 is in internal memory and src4 is in external memory, the src4 access begins at the start of H 3 and latches at the end of H 1 . At the same time, the src3 access to internal memory is performed during H3. Again, two memory reads are completed in one cycle.

If src3 is in external memory and src4 is in internal memory, two cycles are necessary to complete the two reads. In the first cycle, the internal src4 access is performed. During the H3 of the next cycle, the src3 access is performed.

If src3 and src4 are both from external memory, two cycles are necessary to complete the two reads. In the first cycle, the src3 access is performed; in the second cycle, the src4 access is performed.

Figure 9-6. Parallel Multiplies and Adds


## Assembly Language Instructions

The TMS320C3x assembly language instruction set supports numeric-intensive, signal-processing, and general-purpose applications. The instructions are organized into major groups consisting of load-and-store, two- or three-operand arithmetic/logical, parallel, program-control, and interlocked operations instructions. The addressing modes used with the instructions are described in Chapter 5.

The TMS320C3x instruction set can also use one of 20 condition codes with any of the 10 conditional instructions, such as LDFcond. This chapter defines the condition codes and flags.

The assembler allows optional syntax forms to simplify the assembly language for special-case instructions. These optional forms are listed and explained.

Each of the individual instructions is described and listed in alphabetical order (see subsection 10.3.2 on page 10-16). Example instructions demonstrate the special format and explain its content.

This chapter discusses the following major topics:
Topic Page
10.1 Instruction Sat ..... 10-2
10.2 Condition Codes and Flags ..... 10-10
10.3 Individual Instructions ..... 10-14

### 10.1 Instruction Set

All of the instructions in the TMS320C3x instruction set are one machine word long. Most require one cycle to execute. All instructions are a single machine word long, and most instructions require one cycle to execute. In addition to multiply and accumulate instructions, the TMS320C3x possesses a full complement of general-purpose instructions.

The instruction set contains 113 instructions organized into the following functional groups:
[ Load-and-store

- Two-operand arithmetic/logical
- Three-operand arithmetic/logical
- Program control
- Interlocked operations
- Parallel operations

Each of these groups is discussed in the succeeding subsections.

### 10.1.1 Load-and-Store Instructions

The TMS320C3x supports 12 load-and-store instructions (see Table 10-1). These instructions can:

- Load a word from memory into a register,
- Store a word from a register into memory, or
- Manipulate data on the system stack.

Two of these instructions can load data conditionally. This is useful for locating the maximum or minimum value in a data set. See Section 10.2 on page 10-10 for detailed information on condition codes.

Table 10-1. Load-and-Store Instructions

| Instruction | Description | Instruction | Description |
| :--- | :--- | :--- | :--- |
| LDE | Load floating-point exponent | POP | Pop integer from stack |
| LDF | Load floating-point value | POPF | Pop floating-point value from stack |
| LDFcond | Load floating-point value <br> conditionally | PUSH | Push integer on stack |
| LDI | Load integer | PUSHF | Push floating-point value on stack |
| LDIcond | Load integer conditionally | STF | Store floating-point value |
| LDM | Load floating-point mantissa | STI | Store integer |
| LDP | Load data page pointer |  |  |

### 10.1.2 Two-Operand Instructions

The TMS320C3x supports 35 two-operand arithmetic and logical instructions. The two operands are the source and destination. The source operand can be a memory word, a register, or a part of the instruction word. The destination operand is always a register.

As shown in Table 10-2, these instructions provide integer, floating-point, or logical operations, and multiprecision arithmetic.

Table 10-2. Two-Operand Instructions

| Instruction | Description | Instruction | Description |
| :---: | :---: | :---: | :---: |
| ABSF | Absolute value of a floatingpoint number | NORM | Normalize floating-point value |
| ABSI | Absolute value of an integer | NOT | Bitwise logical-complement |
| ADDC $\dagger$ | Add integers with carry | OR ${ }^{\dagger}$ | Bitwise logical-OR |
| ADDF $\dagger$ | Add floating-point values | RND | Round floating-point value |
| ADDI ${ }^{+}$ | Add integers | ROL | Rotate left |
| AND ${ }^{\dagger}$ | Bitwise logical-AND | ROLC | Rotate left through carry |
| ANDN ${ }^{\dagger}$ | Bitwise logical-AND with complement | ROR | Rotate right |
| ASH ${ }^{\dagger}$ | Arithmetic shift | RORC | Rotate right through carry |
| CMPF $\dagger$ | Compare floating-point values | SUBB ${ }^{\dagger}$ | Subtract integers with borrow |
| CMPI ${ }^{\dagger}$ | Compare integers | SUBC | Subtract integers conditionally |
| FIX | Convert floating-point value to integer | SUBF | Subtract floating-point values |
| FLOAT | Convert integer to floating-point value | SUBI | Subtract integer |
| LSH ${ }^{\dagger}$ | Logical shift | SUBRB | Subtract reverse integer with borrow |
| MPYF $\dagger$ | Multiply floating-point values | SUBRF | Subtract reverse floating-point value |
| MPYI ${ }^{\dagger}$ | Multiply integers | SUBRI | Subtract reverse integer |
| NEGB | Negate integer with borrow | TSTB ${ }^{\dagger}$ | Test bit fields |
| NEGF | Negate floating-point value | XOR ${ }^{\dagger}$ | Bitwise exclusive-OR |
| NEGI | Negate integer |  |  |

[^6]
### 10.1.3 Three-Operand Instructions

Most instructions have only two operands; however, some arithmetic and logical instructions have three-operand versions. The 17 three-operand instructions allow the TMS320C3x to read two operands from memory or the CPU register file in a single cycle and store the results in a register. The following factors differentiate the two- and three-operand instructions:
$\square$ Two-operand instructions have a single source operand (or shift count) and a destination operand.
$\square$ Three-operand instructions can have two source operands (or one source operand and a count operand) and a destination operand. A source operand can be a memory word or a register. The destination of a three-operand instruction is always a register.

Table 10-3 lists the instructions that have three-operand versions. Note that you can omit the 3 in the mnemonic from three-operand instructions (see subsection 10.3.2 on page 10-16).

Table 10-3. Three-Operand Instructions

| Instruction | Description | Instruction | Description |
| :--- | :--- | :--- | :--- |
| ADDC3 | Add with carry | MPYF3 | Multiply floating-point values |
| ADDF3 | Add floating-point values | MPYI3 | Multiply integers |
| ADDI3 | Add integers | OR3 | Bitwise logical-OR |
| AND3 | Bitwise logical-AND | SUBB3 | Subtract integers with borrow |
| ANDN3 | Bitwise logical-AND with complement | SUBF3 | Subtract floating-point values |
| ASH3 | Arithmetic shift | SUBI3 | Subtract integers |
| CMPF3 | Compare floating-point values | TSTB3 | Test bit fields |
| CMPI3 | Compare integers | XOR3 | Bitwise exclusive-OR |
| LSH3 | Logical shift |  |  |

### 10.1.4 Program-Control Instructions

The program-control instruction group consists of all of those instructions (17) that affect program flow. The repeat mode allows repetition of a block of code (RPTB) or of a single line of code (RPTS). Both standard and delayed (single-cycle) branching are supported. Several of the program control instructions are capable of conditional operations (see Section 11.2 on page 11-6 for detailed information on condition codes). Table 10-4 lists the program control instructions.

Table 10-4. Program Control Instructions

| Instruction | Description | Instruction | Description |
| :--- | :--- | :--- | :--- |
| Bcond | Branch conditionally (standard) | IDLE | Idle until interrupt |
| BcondD | Branch conditionally (delayed) | NOP | No operation |
| BR | Branch unconditionally (standard) | RETIcond | Return from interrupt conditionally |
| BRD | Branch unconditionally (delayed) | RETScond | Return from subroutine <br> conditionally |
| CALL | Call subroutine | RPTB | Repeat block of instructions |
| CALLcond | Call subroutine conditionally | RPTS | Repeat single instruction |
| DBcond | Decrement and branch <br> conditionally (standard) | SWI | Software interrupt |
| DBcondD | Decrement and branch <br> conditionally (delayed) | TRAPcond | Trap conditionally |
| IACK | Interrupt acknowledge |  |  |

### 10.1.5 Low-Power Control Instructions

The low-power control instruction group consists of three instructions that affect the low-power modes. The low-power idle (IDLE2) instruction allows extremely low-power mode. The divide-clock-by-16 (LOPOWER) instruction reduces the rate of the input clock frequency. The restore-clock-to-regularspeed (MAXSPEED) instruction causes the resumption of full-speed operation. Table 10-5 lists the low-power control instructions.

Table 10-5.Low-Power Control Instructions

| Instruction | Description | Instruction | Description |
| :--- | :--- | :--- | :--- |
| IDLE2 | Low-power idle | MAXSPEED | Restore clock to regular speed |
| LOPOWER | Divide clock by 16 |  |  |

### 10.1.6 Interlocked-Operations Instructions

The interlocked operations instructions (Table 10-6) support multiprocessor communication and the use of external signals to allow for powerful synchronization mechanisms. The instructions also guarantee the integrity of the communication and result in a high-speed operation. Refer to Chapter 6 for examples of the use of interlocked instructions.

Table 10-6. Interlocked Operations Instructions

| Instruction | Description | Instruction | Description |
| :--- | :--- | :--- | :--- |
| LDFI | Load floating-point value, interlocked | STFI | Store floating-point value, inter- <br> locked |
| LDII | Load integer, interlocked | STII | Store integer, interlocked |
| SIGI | Signal, interlocked |  |  |

### 10.1.7 Parallel-Operations Instructions

The parallel-operations instructions group makes a high degree of parallelism possible. Some of the TMS320C3x instructions can occur in pairs that will be executed in parallel. These instructions offer the following features:
$\square$ Parallel loading of registers,
$\square$ Parallel arithmetic operations, or
$\square$ Arithmetic/logical instructions used in parallel with a store instruction.

Each instruction in a pair is entered as a separate source statement. The second instruction in the pair must be preceded by two vertical bars (\|). Table 10-7 lists the valid instruction pairs.

## Table 10-7. Parallel Instructions

| Mnemonic | Description |
| :---: | :---: |
|  | Parallel Arithmetic with Store Instructions |
| ABSF \|| STF | Absolute value of a floating-point number and store floating-point value |
| $\begin{aligned} & \text { ABSI } \\ & \text { \|\| STI } \end{aligned}$ | Absolute value of an integer and store integer |
| $\begin{aligned} & \text { ADDF3 } \\ & \text { \|\| STF } \end{aligned}$ | Add floating-point values and store floating-point value |
| $\begin{aligned} & \text { ADDI3 } \\ & \text { \|\| STI } \end{aligned}$ | Add integers and store integer |
| $\begin{aligned} & \text { AND3 } \\ & \text { \|\| STI } \end{aligned}$ | Bitwise logical-AND and store integer |
| $\begin{aligned} & \text { ASH3 } \\ & \text { \|\| STI } \end{aligned}$ | Arithmetic shift and store integer |
| $\begin{aligned} & \text { FIX } \\ & \\| S T I \end{aligned}$ | Convert floating-point to integer and store integer |
| $\begin{aligned} & \text { FLOAT } \\ & \text { \|\| STF } \end{aligned}$ | Convert integer to floating-point value and store floating-point value |
| $\begin{aligned} & \text { LDF } \\ & \\| \text { STF } \end{aligned}$ | Load floating-point value and store floating-point value |
| LDI | Load integer and store integer |
| $\begin{aligned} & \text { LSH3 } \\ & \text { \|\| STI } \end{aligned}$ | Logical shift and store integer |
| MPYF3 <br> \|| STF | Multiply floating-point values and store floating-point value |
| MPYI3 \|| STI | Multiply integer and store integer |

Table 10-7. Parallel Instructions (Continued)

| Mnemonic | Description |
| :---: | :---: |
|  | Parallel Arithmetic with Store Instructions (Concluded) |
| $\begin{aligned} & \text { NEGF } \\ & \\| \text { STF } \end{aligned}$ | Negate floating-point value and store floating-point value |
| NEGI <br> \|| STI | Negate integer and store integer |
| $\begin{aligned} & \text { NOT } \\ & \text { \|\| STI } \end{aligned}$ | Complement value and store integer |
| $\begin{aligned} & \text { OR3 } \\ & \text { \\| STI } \end{aligned}$ | Bitwise logical-OR value and store integer |
| $\begin{aligned} & \text { STF } \\ & \\| \text { STF } \end{aligned}$ | Store floating-point values |
| $\begin{aligned} & \text { STI } \\ & \text { \|\| STI } \end{aligned}$ | Store integers |
| $\begin{aligned} & \text { SUBF3 } \\ & \text { \\|STF } \end{aligned}$ | Subtract floating-point value and store floating-point value |
| $\begin{aligned} & \text { SUBI3 } \\ & \text { \|\| STI } \end{aligned}$ | Subtract integer and store integer |
| $\begin{aligned} & \text { XOR3 } \\ & \text { \|\| STI } \end{aligned}$ | Bitwise exclusive-OR values and store integer |
|  | Parallel Load Instructions |
| LDF <br> \|| LDF | Load floating-point |
| $\begin{aligned} & \text { LDI } \\ & \\| \mathrm{LD} \end{aligned}$ | Load integer |
|  | Parallel Multiply and Add/Subtract Instructions |
| MPYF3 <br> \|| ADDF3 | Multiply and add floating-point |
| MPYF3 \|| SUBF3 | Multiply and subtract floating-point |
| $\begin{aligned} & \text { MPY\|3 } \\ & \text { \|\| ADDI3 } \end{aligned}$ | Multiply and add integer |
| MPYI3 <br> \|| SUBI3 | Multiply and subtract integer |

### 10.1.8 Illegal Instructions

The TMS320C3x has no illegal instruction-detection mechanism. Fetching an illegal (undefined) opcode can cause the execution of an undefined operation. Proper use of the TI TMS320 floating-point software tools will not generate an illegal opcode. Only the following can cause the generation of an illegal opcode:
$\square$ Misuse of the tools

- An error in the ROM code
D. Defective RAM


### 10.2 Condition Codes and Flags

The TMS320C3x provides 20 condition codes (00000-10100, excluding 01011) that you can place in the condfield of any of the conditional instructions, such as RETScond or LDFcond. The conditions include signed and unsigned comparisons, comparisons to 0 , and comparisons based on the status of individual condition flags. Note that all conditional instructions can accept the suffix $U$ to indicate unconditional operation.

Seven condition flags provide information about properties of the result of arithmetic and logical instructions. The condition flags are stored in the status register (ST) and are affected by an instruction only when either of the following two cases occurs:
$\square$ The destination register is one of the extended-precision registers (R7-R0). (This allows for modification of the registers used for addressing but does not affect the condition flags during computation.)
$\square$ The instruction is one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3). (This makes it possible to set the condition flags according to the contents of any of the CPU registers.)

The condition flags can be modified by most instructions when either of the preceding conditions is established and either of the following two cases occurs:
$\square$ A result is generated when the specified operation is performed to infinite precision. This is appropriate for compare and test instructions that do not store results in a register. It is also appropriate for arithmetic instructions that produce underflow or overflow.
$\square$ The output is written to the destination register, as shown in Table 10-8. This is appropriate for other instructions that modify the condition flags.

## Table 10-8. Output Value Formats

| Type Of Operation | Output Format |
| :--- | :--- |
| Floating-point | 8-bit exponent, one sign bit, 31-bit fraction |
| Integer | 32-bit integer |
| Logical | 32-bit unsigned integer |

Figure 10-1 on page 10-11 shows the condition flags in the low-order bits of the status register. Following the figure is a list of status register condition flags and descriptions of how the flags are set by most instructions. For specific details of the effect of a particular instruction on the condition flags, see the description of that instruction in subsection 10.3.3 on page 10-18.

Figure 10-1. Status Register

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| xX | xX | x $\times$ | xX | 20 | x $\times$ | xx | xX | xx | x $\times$ | x $\times$ | xX | xX | xx | x $\times$ | x $\times$ |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x $\times$ | x $\times$ | GIE | CC | CE | CF | xx | RM | OVM | び\% | 4** | UF\% | 1 | 2 | V\% | \% |
|  |  | AW | AW | W RW |  | 2W |  | RWW |  | RWW RWW |  | RWW RWW |  | RW RWW |  |

NOTE: $\quad x x=$ reserved bit
$R=$ read, $W=$ write

LUF Latched Floating-Point Underflow Condition Flag
LUF is set whenever UF (floating-point underflow flag) is set. LUF can be cleared only by a processor reset or by modifying it in the status register (ST).

LV Latched Overflow Condition Flag
LV is set whenever V (overflow condition flag) is set. Otherwise, it is unchanged. LV can be cleared only by a processor reset or by modifying it in the status register (ST).

## UF Floating-Point Underflow Condition Flag

A floating-point underflow occurs whenever the exponent of the result is less than or equal to -128 . If a floating-point underflow occurs, UF is set, and the output value is set to 0 . UF is cleared if a floating-point underflow does not occur.

N

## Negative Condition Flag

Logical operations assign $N$ the state of the MSB of the output value. For integer and floating-point operations, $\mathbf{N}$ is set if the result is negative, and cleared otherwise. Zero is positive.

## Z Zero Condition Flag

For logical, integer, and floating-point operations, $Z$ is set if the output is 0 and cleared otherwise.

## V <br> Overflow Condition Flag

For integer operations, V is set if the result does not fit into the format specified for the destination (that is, $-232 \leq$ result $\leq 2^{32}-1$ ). Otherwise, V is cleared. For floating-point operations, V is set if the exponent of the result is greater than 127; otherwise, V is cleared. Logical operations always clear V .

## C Carry Flag

When an integer addition is performed, C is set if a carry occurs out of the bit corresponding to the MSB of the output. When an integer subtraction is performed, C is set if a borrow occurs into the bit corresponding to the MSB of the output. Otherwise, for integer operations, C is cleared. The carry flag is unaffected by floating-point and logical operations. For shift instructions, this flag is set to the final value shifted out; for a 0 shift count, this is set to 0 .

Table 10-9 lists the condition mnemonic, code, description, and flag for each of the 20 condition codes.

## Table 10-9. Condition Codes and Flags

| Condition | Code | Description | Flagt |
| :---: | :---: | :---: | :---: |
|  |  | Unconditional Compares |  |
| U | 00000 | Unconditional | Don't care |
|  |  | Unsigned Compares |  |
| LO | 00001 | Lower than | C |
| LS | 00010 | Lower than or same as | C OR Z |
| H | 00011 | Higher than | $\sim \mathrm{C}$ AND ~Z |
| HS | 00100 | Higher than or same as | $\sim$ |
| EQ | 00101 | Equal to | Z |
| NE | 00110 | Not equal to | $\sim Z$ |
|  |  | Signed Compares |  |
| LT | 00111 | Less than | N |
| LE | 01000 | Less than or equal to | N OR Z |
| GT | 01001 | Greater than | ~N AND ~Z |
| GE | 01010 | Greater than or equal to | $\sim N$ |
| EQ | 00101 | Equal to | Z |
| NE | 00110 | Not equal to | ~Z |
|  |  | Compare to Zero |  |
| Z | 00101 | Zero | Z |
| NZ | 00110 | Not zero | $\sim Z$ |
| P | 01001 | Positive | ~N AND ~Z |
| N | 00111 | Negative | N |
| NN | 01010 | Nonnegative | $\sim \mathrm{N}$ |
|  |  | Compare to Condition Flags |  |
| NN | 01010 | Nonnegative | $\sim N$ |
| N | 00111 | Negative | N |
| NZ | 00110 | Nonzero | ~Z |
| Z | 00101 | Zero | Z |
| NV | 01100 | No overflow | $\sim \mathrm{V}$ |
| V | 01101 | Overflow | V |
| NUF | 01110 | No underflow | ~UF |
| UF | 01111 | Underflow | UF |
| NC | 00100 | No carry | $\sim$ C |
| C | 00001 | Carry | C |
| NLV | 10000 | No latched overflow | $\sim L V$ |
| LV | 10001 | Latched overflow | LV |
| NLUF | 10010 | No latched floating-point underflow | $\sim$ LUF |
| LUF | 10011 | Latched floating-point underflow | LUF |
| ZUF | 10100 | Zero or floating-point underflow | Z OR UF |

[^7]
### 10.3 Individual Instructions

This section contains the individual assembly language instructions for the TMS320C3x. The instructions are listed in alphabetical order. Information for each instruction includes assembler syntax, operation, operands, encoding, description, cycles, status bits, mode bit, and examples.

Definitions of the symbols and abbreviations, as well as optional syntax forms allowed by the assembler, precede the individual instruction description section. Also, an example instruction shows the special format used and explains its content.

A functional grouping of the instructions, as well as a complete instruction set summary, can be found in Section 10.1 on page 10-2. Appendix $A$ lists the opcodes for all of the instructions. Refer to Chapter 5 for information on memory addressing. Code examples using many of the instructions are provided in Chapter 11.

### 10.3.1 Symbols and Abbreviations

Table 10-10 lists the symbols and abbreviations used in the individual instruction descriptions.

Table 10-10. Instruction Symbols

| Symbol | Meaning |
| :---: | :---: |
| SrC | Source operand |
| src1 | Source operand 1 |
| src2 | Source operand 2 |
| src3 | Source operand 3 |
| src4 | Source operand 4 |
| dst | Destination operand |
| dst1 | Destination operand 1 |
| $d s t 2$ | Destination operand 2 |
| disp | Displacement |
| cond | Condition |
| count | Shift count |
| G | General addressing modes |
| T | Three-operand addressing modes |
| P | Parallel addressing modes |
| B | Conditional-branch addressing modes |
| $\|x\|$ | Absolute value of $x$ |
| $x \rightarrow y$ | Assign the value of $x$ to destination $y$ |
| $x$ (man) | Mantissa field (sign + fraction) of $x$ |
| $x(\exp )$ | Exponent field of $x$ |
| op1 |  |
| \|| op2 | Operation 1 performed in parallel with operation 2 |
| $x$ AND y | Bitwise logical-AND of $x$ and $y$ |
| $x$ OR y | Bitwise logical-OR of $x$ and $y$ |
| $x$ XOR y | Bitwise logical-XOR of $x$ and $y$ |
| $\sim$ | Bitwise logical-complement of $x$ |
| $x \ll y$ | Shift $x$ to the left y bits |
| $x \gg y$ | Shift $x$ to the right $y$ bits |
| *++SP | Increment SP and use incremented SP as address |
| *SP-- | Use SP as address and decrement SP |
| ARn | Auxiliary register $n$ |
| IRn | Index register n |
| Rn | Register address n |
| RC | Repeat count register |
| RE | Repeat end address register |
| RS | Repeat start address register |
| ST | Status register |
| C | Carry bit |
| GIE | Global interrupt enable bit |
| N | Trap vector |
| PC | Program counter |
| RM | Repeat mode flag |
| SP | System stack pointer |

### 10.3.2 Optional Assembler Syntax

The assembler allows a relaxed syntax form for some instructions. These optional forms simplify the assembly language so that special-case syntax can be ignored. Following is a list of these optional syntax forms.

- You can omit the destination register on unary arithmetic and logical operations when the same register is used as a source. For example, ABSI RO,RO can be written as ABSI RO. Instructions affected: ABSI, ABSF, FIX, FLOAT, NEGB, NEGF, NEGI, NORM, NOT, RND
- You can write all three-operand instructions without the 3. For example, ADD13 R0,R1,R2 can be written as ADDI R0,R1,R2. Instructions affected: ADDC3, ADDF3, ADDI3, AND3, ANDN3, ASH3, LSH3, MPYF3, MPYI3, OR3, SUBB3, SUBF3, SUBI3, XOR3

This also applies to all of the pertinent parallel instructions.
Y You can write all three-operand comparison instructions without the 3. For example,
CMPI3 RO,*ARO can be written as CMPI RO,*ARO.
Instructions affected: CMPI3, CMPF3, TSTB3
Indirect operands with an explicit 0 displacement are allowed. In three-operand or parallel instructions, operands with 0 displacement are automatically converted to no-displacement mode. For example:
LDI *+ARO(0),R1 is legal.
Also
ADDI3 *+AR0(0),R1,R2 is equivalent to ADDI3 *AR0,R1,R2.

- You can write indirect operands with no displacement, in which case a displacement of 1 is assumed. For example,
LDI *ARO++(1),RO can be written as LDI *ARO++,RO.
- All conditional instructions accept the suffix $U$ to indicate unconditional operation. Also, you can omit the $U$ from unconditional short branch instructions. For example:
BU label can be written as B label.
- You can write labels with or without a trailing colon. For example:
labelo: NOP
label1 NOP
label2: (Label assembles to next source line.)
- Empty expressions are not allowed for the displacement in indirect mode: LDI *+AROO,RO is not legal.
- You can precede long immediate mode operands (destination of BR and CALL) with an @ sign:
BR label can be written as BR @label.
- You can use the LDP pseudo-op to load a register (usually DP) with the eight MSBs of a relocatable address:
LDP addr,REG or LDP @addr,REG
The @ sign is optional.
If the destination REG is the DP, you can omit the DP in the operand. LDP generates an LDI instruction with an immediate operand and a special relocation type.
- You can write parallel instructions in either order. For example:

| ADDI can be written as |  |
| :--- | :--- | :--- |
| \|| STI | STI |

- You can write the parallel bars indicating part 2 of a parallel instruction anywhere on the line from column 0 to the mnemonic. For example:

| ADDI | can be written as | ADDI |
| :--- | :--- | :--- |
| \|| STI |  | \|| STI. |

- If the second operand of a parallel instruction is the same as the third (destination register) operand, you can omit the third operand. This allows you to write three-operand parallel instructions that look like normal two-operand instructions. For example,

| ADDI | *AR0,R2,R2 | can be written as | 2 |
| :---: | :---: | :---: | :---: |
|  | *AR1,R0,Ro |  |  |

Instructions (applies to all parallel instructions that have a register second operand) affected: ADDI, ADDF, AND, MPYI, MPYF, OR, SUBI, SUBF, and XOR.

- You can write all commutative operations in parallel instructions in either order. For example, you can write the ADDI part of a parallel instruction in either of two ways:
ADDI *AR0,R1,R2 or ADDI R1,*ARO,R2.
Instructions affected: parallel instructions containing any of ADDI, ADDF, MPYI, MPYF, AND, OR, and XOR.
- Use the syntax in Table 10-11 to designate CPU registers in operands. Note the alternate notation $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$, which is used to designate any CPU register.

Table 10-11. CPU Register Syntax

| Assemblers <br> Syntax | Alternate <br> Register Syntax | Assigned Function |
| :---: | :---: | :--- |
| R0 | R0 | Extended-precision register |
| R1 | R1 | Extended-precision register |
| R2 | R2 | Extended-precision register |
| R3 | R3 | Extended-precision register |
| R4 | R4 | Extended-precision register |
| R5 | R5 | Extended-precision register |
| R6 | R6 | Extended-precision register |
| R7 | R7 | Extended-precision register |
|  |  |  |
| AR0 | R8 | Auxiliary register |
| AR1 | R9 | Auxiliary register |
| AR2 | R10 | Auxiliary register |
| AR3 | R11 | Auxiliary register |
| AR4 | R12 | Auxiliary register |
| AR5 | R13 | auxiliary register |
| AR6 | R14 | Auxiliary register |
| AR7 | R15 | Auxiliary register |
| DP | R16 | Data-page pointer |
| IR0 | R17 | Index register 0 |
| IR1 | R18 | Index register |
| BK | R19 | Block-size register |
| SP | R20 | Active stack pointer |
|  | R21 | Status register |
| ST | R22 | CPU/DMA interrupt enable |
| IE | R23 | CPU interrupt flags |
| IF | R24 | I/O flags |
| IOF | R25 | Repeat start address |
| RS | R26 | Repeat end address |
| RE | R27 | Repeat counter |
| RC |  |  |

### 10.3.3 Individual Instruction Descriptions

Each assembly language instruction for the TMS320C3x is described in this section in alphabetical order. The description includes the assembler syntax, operation, operands, encoding, description, cycles, status bits, mode bit, and examples.

## Syntax

Operation

Operands

INST src, dst

## or

INST1 src2, dst1
|| INST2 src3, dst2
Each instruction begins with an assembler syntax expression. You can place labels either before the command (instruction mnemonic) on the same line or on the preceding line in the first column. The optional comment field that concludes the syntax is not included in the syntax expression. Space(s) are required between each field (label, command, operand, and comment fields).

The syntax examples illustrate the common one-line syntax and the two-line syntax used in parallel addressing. Note that the two vertical bars || that indicate a parallel addressing pair can be placed anywhere before the mnemonic on the second line. The first instruction in the pair can have a label, but the second instruction cannot have a label.

$$
|s r c| \rightarrow d s t
$$

or

$$
|s r c 2| \rightarrow d s t 1
$$

$$
\| \operatorname{src} 3 \rightarrow d s t 2
$$

The instruction operation sequence describes the processing that occurs when the instruction is executed. For parallel instructions, the operation sequence is performed in parallel. Conditional effects of status register specified modes are listed for such conditional instructions as Bcond.
src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )
01 direct
10 indirect
11 immediate
dst register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )
or
src2 indirect (disp $=0,1$, IRO, IR1)
dst1 register (Rn1, $0 \leq \mathrm{n} 1 \leq 7$ )
src3 register ( $\mathrm{Rn} 2,0 \leq \mathrm{n} 2 \leq 7$ )
dst2 indirect (disp $=0,1$, IRO, IR1)
Operands are defined according to the addressing mode and/or the type of addressing used. Note that indirect addressing uses displacements and the index registers. Refer to Chapter 5 for detailed information on addressing.

## Encoding


or


Encoding examples are shown using general addressing and parallel addressing. The instruction pair for the parallel addressing example consists of INST1 and INST2.

## Description

## Cycles

## Status Bits

Stus

Instruction execution and its effect on the rest of the processor or memory contents is described. Any constraints on the operands imposed by the processor or the assembler are discussed. The description parallels and supplements the information given by the operation block.

1
The digit specifies the number of cycles required to execute the instruction.
LUF Latched Floating-Point Underflow Condition Flag. 1 if a floating-point underflow occurs; unchanged otherwise.
LV Latched Overflow Condition Flag. 1 if an integer or floating-point overflow occurs; unchanged otherwise.

UF Floating-Point Underflow Condition Flag. 1 if a floating-point underflow occurs; 0 otherwise.
N Negative Condition Flag. 1 if a negative result is generated; 0 otherwise. In some instructions, this flag is the MSB of the output.
Z Zero Condition Flag. 1 if a 0 result is generated; 0 otherwise. For logical and shift instructions, 1 if a 0 output is generated; 0 otherwise.
V Overflow Condition Flag. 1 if an integer or floating-point overflow occurs; 0 otherwise.
C Carry Flag. 1 if a carry or borrow occurs; 0 otherwise. For shift instructions, this flag is set to the value of the last bit shifted out; 0 for a shift count of 0 .

The seven condition flags stored in the status register (ST) are modified by the majority of instructions only if the destination register is R7-RO. The flags provide information about the properties of the result or the output of arithmetic or logical operations.

OVM Overflow Mode Flag. In general, integer operations are affected by the OVM bit value (described in Table 3-2 on page 3-6).

Example
INST @98AEh,R5

## Before Instruction:

$D P=80 h$
R $5=0766900000 \mathrm{~h}=2.30562500 \mathrm{e}+02$
Memory at 8098AEh $=5 C D F h=1.00001107 e+00$
LUF LV UF N Z V C = 0000000

## After Instruction:

$$
\begin{aligned}
& \mathrm{DP}=80 \mathrm{~h} \\
& \mathrm{R} 5=0066900000 \mathrm{~h}=1.80126953 \mathrm{e}+00 \\
& \text { Memory at } 8098 \mathrm{AEh}=5 \mathrm{CDFh}=1.00001107 \mathrm{e}+00 \\
& \text { LUF LV UF N Z V C=0 0 0 0 0 0 0 0 0 0 }
\end{aligned}
$$

The sample code presented in the above format shows the effect of the code on system pointers (for example, DP or SP), registers (for example, R1 or R5), memory at specific locations, and the seven status bits. The values given for the registers include the leading 0 s to show the exponent in floating-point operations. Decimal conversions are provided for all register and memory locations. The seven status bits are listed in the order in which they appear in the assembler and simulator (see Section 10.2 on page 10-10 and Table 10-9 on page 10-13 for further information on these seven status bits).


Syntax

Operation

Operands

$$
\begin{array}{lll} 
& \begin{array}{ll}
\text { ABSF } & \text { src2, dst1 } \\
\text { STF } & \text { src3, dst2 }
\end{array} \\
& \begin{array}{l}
|s r c 2| \rightarrow d s t 1 \\
\text { src3 } \rightarrow d s t 2
\end{array}
\end{array}
$$

$$
\text { src2 indirect (disp }=0,1, \text { IR0, IR1) }
$$

dst1 register (Rn1, $0 \leq \mathrm{n} 1 \leq 7$ )
src3 register (Rn2, $0 \leq \mathrm{n} 2 \leq 7$ )
dst2 indirect (disp $=0,1$, IRO, IR1)

## Encoding



Description

Cycles
Status Bits

Mode Bit
Example

A floating-point absolute value and a floating-point store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STF) reads from a register and the operation being performed in parallel (ABSF) writes to the same register, STF accepts as input the contents of the register before it is modified by the ABSF.

If src2 and dst2 point to the same location, src2 is read before the write to dst2. If src3 and dst1 point to the same register, src3is read before the write to dst1.

An overflow occurs if $\operatorname{src}($ man $)=80000000 \mathrm{~h}$ and $\operatorname{src}(\exp )=7 F h$. The result is $d s t($ man $)=7 F F F F F F F h$ and $d s t(\exp )=7 F h$.

1

| LUF | Unaffected |
| :--- | :--- |
| LV | 1 if a floating-point overflow occurs; unchanged otherwise |
| UF | 0 |
| $\mathbf{N}$ | 0 |
| $\mathbf{Z}$ | 1 if a 0 result is generated; 0 otherwise |
| $\mathbf{V}$ | 1 if a floating-point overflow occurs; 0 otherwise |
| $\mathbf{C}$ | Unaffected |

OVM Operation is not affected by OVM bit value.

```
    ABSF *++AR3(IR1) ,R4
| STF R4,*-AR7(1)
```


## Before Instruction:

$$
\begin{aligned}
& \text { AR3 }=809800 \mathrm{~h} \\
& \text { IR1 }=0 \mathrm{AFh} \\
& \text { R4 }=733 \mathrm{C} 00000 \mathrm{~h}=1.79750 \mathrm{e}+02 \\
& \text { AR7 }=8098 \mathrm{C} 5 \mathrm{~h} \\
& \text { Data at } 8098 \mathrm{AFh}=58 \mathrm{~B} 4000 \mathrm{~h}=-6.118750 \mathrm{e}+01 \\
& \text { Data at 8098C4h }=0 \mathrm{~h} \\
& \text { LUF LV UF N Z V C }=0 \text { 0 } 0000 l l l l l
\end{aligned}
$$

## After Instruction:

AR3 $=8098 \mathrm{AFh}$
$\mathrm{IR} 1=0 \mathrm{AFh}$
$R 4=574 \mathrm{C} 00000 \mathrm{~h}=6.118750 \mathrm{e}+01$
AR7 $=8098 \mathrm{C} 5 \mathrm{~h}$
Data at 8098 AFh $=58 \mathrm{B4000}=-6.118750 \mathrm{e}+01$
Data at $8098 \mathrm{C} 4 \mathrm{~h}=733 \mathrm{C} 000 \mathrm{~h}=1.79750 \mathrm{e}+02$
LUF LV UF N Z V C=0 0 0 0 0 0

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | ABSI src, dst |
| :--- | :--- |
| Operation | $\|s r c\| \rightarrow d s t$ |
| Operands | src general addressing modes (G): |
|  | 00 any CPU register |
|  | 01 direct |
|  | 100 indirect |
| 11 | immediate |
|  | $d s t$ any CPU register |

Encoding


## Description

## Cycles

## Status Bits

Mode Bit
Example 1

The absolute value of the src operand is loaded into the dst register. The src and dst operands are assumed to be signed integers.

An overflow occurs if src $=80000000 \mathrm{~h}$. If $\mathrm{ST}(\mathrm{OVM})=1$, the result is $d s t=7 F F F F F F F h$. If $S T(O V M)=0$, the result is $d s t=80000000 \mathrm{~h}$.

1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N 0
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C Unaffected
OVM Operation is affected by OVM bit value.
ABSI RO,RO
or
ABSI R0
Before Instruction:
$R 0=0 F F F F F F C B h=-53$
After Instruction:
$R 0=035 h=53$

## Example 2 <br> ABSI *AR1,R3

Before Instruction:
$A R 1=20 h$
R3 $=0 \mathrm{~h}$
Data at $20 \mathrm{~h}=0$ FFFFFFFBh $=-53$
After Instruction:
$A R 1=20 \mathrm{~h}$
R3 $=35 \mathrm{~h}=53$
Data at $20 \mathrm{~h}=0$ FFFFFFCBh $=-53$

| Syntax | ABSI src2, dst1 |  |
| :---: | :---: | :---: |
|  | \|| STI | src3, dst2 |
| Operation | \|| src3 | $\begin{aligned} & 2 \mid \rightarrow d s t 1 \\ & 3 \rightarrow d s t 2 \end{aligned}$ |
| Operands | src2 <br> dst1 <br> src3 <br> dst2 | $\begin{aligned} & \text { indirect (disp }=0,1 \text {, IRO, IR1) } \\ & \text { register (Rn1, } 0 \leq 1 \leq 7 \text { ) } \\ & \text { register (Rn2, } 0 \leq n 2 \leq 7 \text { ) } \\ & \text { indirect (disp }=0,1, \text { IR0, IR1) } \end{aligned}$ |

Encoding


## Description

Cycles ..... 1
Status Bits These condition flags are modified only if the destination register is R7-R0.
Mode Bit
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0N 0
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwiseC Unaffected
OVM Operation is affected by OVM bit value.

## Example

$$
\begin{array}{ll}
\text { ABSI } & *-A R 5(1), R 5 \\
\text { STI } & R 1, * A R 2--(I R 1)
\end{array}
$$

## Before Instruction:

$$
\text { AR5 }=8099 E 2 h
$$

$$
\mathrm{R} 5=0 \mathrm{~h}
$$

$$
\mathrm{R} 1=42 \mathrm{~h}=66
$$

$$
\mathrm{AR} 2=8098 \mathrm{FFh}
$$

$$
\mathrm{IR1}=0 \mathrm{Fh}
$$

$$
\text { Data at } 8099 E 1 \mathrm{~h}=0 \mathrm{FFFFFFCBh}=-53
$$

$$
\text { Data at } 8098 F F h=2 h=2
$$

$$
\text { LUF LV UF N Z V C = } 00000
$$

After Instruction:
AR5 $=8099 E 2 h$
$R 5=35 \mathrm{~h}=53$
$\mathrm{R} 1=42 \mathrm{~h}=66$
AR2 $=8098 F 0 h$
$\mathrm{IR} 1=0 \mathrm{Fh}$
Data at 8099E1h $=0$ FFFFFFFCBh $=-53$
Data at $8098 \mathrm{FFh}=42 \mathrm{~h}=66$
LUF LV UF N Z V C = 0000000000

Note: Cycle Count
See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

Syntax
ADDC src, dst
Operation
$d s t+s r c+C \rightarrow d s t$
Operands src general addressing modes (G):
00 any CPU register
01 direct
10 indirect
11 immediate
dst any CPU register

## Encoding



## Description

## Cycles

Status Bits

Mode Bit
Example

The sum of the dst and src operands and the carry (C) flag is loaded into the $d s t$ register. The dst and src operands are assumed to be signed integers.

1
These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV 1 if an integer overfiow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C $\quad 1$ if a carry occurs; 0 otherwise
OVM Operation is affected by OVM bit value.
ADDC R1,R5
Before Instruction:
R1 $=00 F F F F 5 C 25 \mathrm{~h}=-41,947$
R5 $=00$ FFFF019Eh $=-65,122$
LUF LV UF N Z V C = 0 0 0 0 0 0
After Instruction:
R1 $=00 F F F F 5 C 25 h=-41,947$
R5 $=00$ FFFE5DC4h $=-107,068$
LUF LV UF N ZVC=0 000000

| Syntax | ADDC3 src2, src1, dst |
| :---: | :---: |
| Operation | $s r c 1+s r c 2+C \rightarrow d s t$ |
| Operands | src1 three-operand addressing modes (T): |
|  | 00 any CPU register |
|  | 01 indirect (disp = 0, 1, IR0, IR1) |
|  | 10 any CPU register |
|  | 11 indirect (disp $=0,1$, IR0, IR1) |
|  | $s r c 2$ three-operand addressing modes (T): |
|  | 00 any CPU register |
|  | 01 any CPU register |
|  | 10 indirect (disp $=0,1$, IR0, IR1) |
|  | 11 indirect (disp $=0,1,\|R 0\| R$,1 ) |
|  | $d s t$ any CPU register |

## Encoding



Description

Cycles
Status Bits

Mode Bit

The sum of the src1 and src2 operands and the carry (C) flag is loaded into the dst register. The src1, src2, and dst operands are assumed to be signed integers.

These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
U 0
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C 1 if a carry occurs; 0 otherwise
OVM Operation is affected by OVM bit value.

## Example 1

## Example 2

```
ADDC3 *AR5++(IR0),R5,R2
    or
ADDC3 R5,*AR5++(IR0),R2
```


## Before Instruction:

AR5 $=809908 \mathrm{~h}$
IRO = 10h
$R 5=066 \mathrm{~h}=102$
R2 = Oh
Data at $809908 \mathrm{~h}=0$ FFFFFFCBh $=-53$
LUF LV UF N Z V C = 0000000001
After Instruction:
AR5 $=809918 \mathrm{~h}$
IRO = 10h
$R 5=066 \mathrm{~h}=102$
R2 $=032 \mathrm{~h}=50$
Data at $809908 \mathrm{~h}=0$ FFFFFFCBh $=-53$
LUF LV UF N Z V C = 0000000001
ADDC3 R2, R7, R0
Before Instruction:
$R 2=02 B C h=700$
R7 $=0 \mathrm{~F} 82 \mathrm{~h}=3970$
RO = Oh
LUF LV UF N Z V C = 00000000
After Instruction:
$R 2=02 B C h=700$
R7 $=0$ F82h $=3970$
$R 0=0123 F h=4671$
LUF LV UF N Z V C = 0000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

Syntax ADDF3 src2, src1, dst
Operation

$s r c 1+s r c 2 \rightarrow d s t$

## Operands

src1 three-operand addressing modes (T):
00 register (Rn1, 0 $\mathbf{n 1} \leq 7$ )
01 indirect (disp $=0,1$, IR0, IR1)
10 register (Rn1, 0 $\mathrm{n} 1 \leq 7$ )
11 indirect (disp $=0,1, \mid R 0, I R 1$ )
src2 three-operand addressing modes ( T ):
00 register (Rn2, $0 \leq \mathrm{n} 2 \leq 7$ )
01 register (Rn2, $0 \leq n 2 \leq 7$ )
10 indirect (disp $=0,1$, IR0, IR1)
11 indirect (disp $=0,1$, IR0, IR1)
$d s t$ register (Rn, $0 \leq n \leq 7)$

## Encoding



## Description

Cycles
Status Bits

Mode Bit
Example 1

The sum of the src1 and src2operands is loaded into the dstregister. The src1, src2, and dst operands are assumed to be floating-point numbers.

1
These condition flags are modified only if the destination register is R7-R0.
LUF 1 if a floating-point underflow occurs; unchanged otherwise
LV 1 if a floating-point overflow occurs; unchanged otherwise
UF $\quad 1$ if a floating-point underflow occurs; 0 otherwise
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.
ADDF3 R6,R5,R1
or
ADDF3 R5,R6,R1
Before Instruction:
$R 6=086 \mathrm{~B} 280000 \mathrm{~h}=4.7031250 \mathrm{e}+02$
$R 5=0579800000 \mathrm{~h}=6.23750 \mathrm{e}+01$
R1 = Oh
LUF LV UF $N \quad Z \quad C=0 \begin{array}{llllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

## After Instruction:

$$
\begin{aligned}
& \mathrm{R} 6=086 \mathrm{~B} 280000 \mathrm{~h}=4.7031250 \mathrm{e}+02 \\
& \mathrm{R} 5=0579800000 \mathrm{~h}=6.23750 \mathrm{e}+01 \\
& \mathrm{R} 1=09052 \mathrm{C} 0000 \mathrm{~h}=5.3268750 \mathrm{e}+02 \\
& \text { LUF LV UF N Z V C }=0000000
\end{aligned}
$$

Example 2 ADDF3 *+AR1(1),*AR7++(IRO),R4

## Before Instruction:

$A R 1=809820 \mathrm{~h}$
AR7 $=8099$ FOh
IRO = 8h
R4 = Oh
Data at $809821 \mathrm{~h}=700 \mathrm{~F} 000 \mathrm{~h}=1.28940 \mathrm{e}+02$
Data at $8099 F 0 h=34 \mathrm{C} 2000 \mathrm{~h}=1.27590 \mathrm{e}+01$
LUF LV UF N Z V C = $0 \begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$A R 1=809820 \mathrm{~h}$
AR7 $=8099$ F8h
IRO = 8h
$R 4=070 D B 20000 \mathrm{~h}=1.41695313 \mathrm{e}+02$
Data at $809821 \mathrm{~h}=700 \mathrm{~F} 000 \mathrm{~h}=1.28940 \mathrm{e}+02$
Data at $8099 F 0 \mathrm{~h}=34 \mathrm{C} 2000 \mathrm{~h}=1.27590 \mathrm{e}+01$
LUF LV UF N Z V C = 0000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.


## Encoding



## Description

## Cycles

## Status Bits

A floating-point addition and a floating-point store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STF) reads from a register and the operation being performed in parallel (ADDF3) writes to the same register, STF accepts as input the contents of the register before it is modified by the ADDF3.

If $s r c 2$ and dst2 point to the same location, src2 is read before the write to dst2.
1
These condition flags are modified only if the destination register is R7-R0.
LUF 1 if a floating-point underflow occurs; unchanged otherwise
LV 1 if a floating-point overflow occurs; unchanged otherwise
UF $\quad 1$ if a floating-point underflow occurs; 0 otherwise
$\mathbf{N} \quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected

Mode Bit

## Example

OVM Operation is not affected by OVM bit value.
ADDF3 *+AR3(IR1),R2,R5

$$
\text { STF } \quad \text { R4,*AR2 }
$$

## Before Instruction:

$$
\begin{aligned}
& \text { AR3 }=809800 \mathrm{~h} \\
& \mathrm{IR} 1=0 \mathrm{~A} 5 \mathrm{~h} \\
& \mathrm{R} 2=070 \mathrm{C} 800000 \mathrm{~h}=1.4050 \mathrm{e}+02 \\
& \mathrm{R} 5=0 \mathrm{~h} \\
& \mathrm{R} 4=057 \mathrm{~B} 400000 \mathrm{~h}=6.281250 \mathrm{e}+01 \\
& \mathrm{AR} 2=8098 \mathrm{~F} 3 \mathrm{~h} \\
& \text { Data at } 8098 \mathrm{~A} 5 \mathrm{~h}=733 \mathrm{C} 000 \mathrm{~h}=1.79750 \mathrm{e}+02 \\
& \text { Data at } 8098 \mathrm{~F} 3 \mathrm{~h}=0 \mathrm{~h} \\
& \text { LUF LV UF N Z V C }=0000000
\end{aligned}
$$

After Instruction:
AR3 $=809800 \mathrm{~h}$
$\mathrm{IR} 1=0 \mathrm{~A} 5 \mathrm{~h}$
$R 2=070 C 800000 \mathrm{~h}=1.4050 \mathrm{e}+02$
$R 5=0820200000 \mathrm{~h}=3.20250 \mathrm{e}+02$
$R 4=057 \mathrm{~B} 400000 \mathrm{~h}=6.281250 \mathrm{e}+01$
AR2 $=8098 \mathrm{~F} 3 \mathrm{~h}$
Data at $8098 \mathrm{~A} 5 \mathrm{~h}=733 \mathrm{C} 000 \mathrm{~h}=1.79750 \mathrm{e}+02$
Data at $8098 \mathrm{~F} 3 \mathrm{~h}=57 \mathrm{~B} 4000 \mathrm{~h}=6.28125 \mathrm{e}+01$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | ADDI src, dst |
| :--- | :--- |
| Operation | $d s t+s r c \rightarrow d s t$ |
| Operands | src general addressing modes (G): |
|  | 00 any CPU register |
|  | 01 direct |
| 10 | indirect |
| 11 | immediate |
|  | dst any CPU register |

Encoding


## Description

Cycles
Status Bits

Mode Bit
Example

The sum of the dst and src operands is loaded into the the dst register. The $d s t$ and src operands are assumed to be signed integers.

1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C $\quad 1$ if a carry occurs; 0 otherwise
OVM Operation is affected by OVM bit value.
ADDI R3,R7
Before Instruction:
R3 $=0$ FFFFFFFCBh $=-53$
R7 $=35 \mathrm{~h}=53$
LUF LV UF N Z V C = 000000000
After Instruction:
R3 $=0$ FFFFFFFCBh $=-53$
R7 = Oh
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
Syntax ADDI3 <src2 >,<src1 >,<dst >

Operation
scc $1+\operatorname{src} 2 \rightarrow d s t$
Operands
src1 three-operand addressing modes ( T :
00 any CPU register
01 indirect (disp $=0,1$, IRO, IR1)
10 any CPU register
11 indirect (disp $=0,1$, IRO, IR1)
src2 three-operand addressing modes ( T ):
00 any CPU register
01 any CPU register
10 indirect (disp $=0,1$, IR0, IR1)
11 indirect (disp $=0,1$, IRO, IR1)
dst any CPU register

## Encoding



Description

Cycles
Status Bits

Mode Bit

## Example 1

The sum of the src1 and src2operands is loaded into the dstregister. The src1, src2, and dst operands are assumed to be signed integers.

1
These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C 1 if a carry occurs; 0 otherwise
OVM Operation is affected by OVM bit value.
ADDI3 R4,R7,R5

## Before Instruction:

$R 4=0 D C h=220$
$R 7=0 A O h=160$
$R 5=10 \mathrm{~h}=16$
LUF LV UF N Z V C = 00000000

## After Instruction:

$R 4=0 D C h=220$
$R 7=0 A O h=160$
$R 5=017 \mathrm{Ch}=380$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
Example 2
ADDI3 *-AR3(1),*AR6--(IR0),R2

## Before Instruction:

AR3 $=809802 \mathrm{~h}$
AR6 $=809930 \mathrm{~h}$
IRO = 18h
$R 2=10 h=16$
Data at $809801 \mathrm{~h}=2 \mathrm{AF} 8 \mathrm{~h}=11,000$
Data at $809930 \mathrm{~h}=3 \mathrm{~A} 98 \mathrm{~h}=15,000$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
AR3 $=809802 \mathrm{~h}$
AR6 $=809918 \mathrm{~h}$
IRO = 18h
$R 2=06598 \mathrm{~h}=26,000$
Data at $809801 \mathrm{~h}=2$ AF8h $=11,000$
Data at $809930 \mathrm{~h}=3 \mathrm{~A} 98 \mathrm{~h}=15,000$
LUF LV UF $N$ Z $V C=0 \begin{array}{llllll}0 & 0 & 0 & 0 & 0\end{array}$

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.


## Encoding



## Description

## Cycles

Status Bits

Mode Bit

An integer addition and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (ADDI3) writes to the same register, STI accepts as input the contents of the register before it is modified by the ADDI3.

If $s r c 2$ and dst2 point to the same location, src2 is read before the write to dst2.
1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C 1 if a carry occurs; 0 otherwise

OVM Operation is affected by OVM bit value.

## Example

## ADDI3 *ARO--(IR0),R5,R0

|| STI R3,*AR7

## Before Instruction:

ARO $=80992 \mathrm{Ch}$
IRO = OCh
R5 = ODCh = 220
RO = Oh
R3 $=35 \mathrm{~h}=53$
AR7 $=80983 \mathrm{Bh}$
Data at $80992 \mathrm{Ch}=12 \mathrm{Ch}=300$
Data at $80983 \mathrm{Bh}=0 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
ARO $=809920 \mathrm{~h}$
IRO = OCh
$R 5=0 D C h=220$
$R 0=208 \mathrm{~h}=520$
R3 $=35 \mathrm{~h}=53$
AR7 $=80983 \mathrm{Bh}$
Data at $80992 \mathrm{Ch}=12 \mathrm{Ch}=300$
Data at $80983 B h=35 \mathrm{~h}=53$
LUF LV UF N Z V C = 0000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.


## Syntax

AND3 src2, src1, dst
Operation
src1 AND src2 $\rightarrow$ dst
Operands src1 three-operand addressing modes ( T ):
00 any CPU register
01 indirect (disp $=0,1$, IRO, IR1)
10 any CPU register
11 indirect (disp $=0,1$, IRO, IR1)
src2 three-operand addressing modes ( T ):
00 any CPU register
01 any CPU register
10 indirect (disp $=0,1$, IRO, IR1)
11 indirect (disp $=0,1$, IRO, IR1)
$d s t$ any CPU register

## Encoding



| Description | The bitwise logical-AND between the src1 and src2 operands is loaded into the destination register. The src1, src2, and dst operands are assumed to be unsigned integers. |
| :---: | :---: |
| Cycles | 1 |
| Status Bits | These condition flags are modified only if the destination register is R7-R0. |
|  | LUF Unaffected |
|  | LV Unaffected |
|  | UF 0 |
|  | N MSB of the output. |
|  | Z 1 if a 0 result is generated; 0 otherwise |
|  | $V 0$ |
|  | C Unaffected |
| Mode Bit | OVM Operation is not affected by OVM bit value. |

## Example 1 AND3 *ARO--(IRO),*+AR1,R4

## Before Instruction:

$A R O=8098 F 4 h$
IRO = 50h
$A R 1=809951 \mathrm{~h}$
R4 = Oh
Data at 8098F4h $=30 \mathrm{~h}$
Data at $809952 \mathrm{~h}=123 \mathrm{~h}$
LUF LV UF N Z V C = 0000000000
After Instruction:
$A R 0=8098 A 4 h$
IRO = 50h
$A R 1=809951 \mathrm{~h}$
$R 4=020 h$
Data at $8098 \mathrm{~F} 4 \mathrm{~h}=30 \mathrm{~h}$
Data at $809952 \mathrm{~h}=123 \mathrm{~h}$
LUF LV UF N Z V C = 0000000000

## Example 2

AND3 *-AR5,R7,R4

## Before Instruction:

AR5 $=80985 \mathrm{Ch}$
R7 $=2 \mathrm{~h}$
$R 4=0 h$
Data at $80985 \mathrm{Bh}=0 \mathrm{AFFh}$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
AR5 $=80985 \mathrm{Ch}$
R7 $=2 h$
$R 4=2 h$
Data at 80985Bh $=0 \mathrm{AFFh}$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

Note: Cycle Count
See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | AND3 src2, src1, dst1 |
| :--- | :--- | :--- |
|  | $\\|$ STI src3, dst2 |

## Encoding



## Description

## Cycles

Status Bits

Mode Bit

A bitwise logical-AND and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (AND3) writes to the same register, STI accepts as input the contents of the register before it is modified by the AND3.

If $s r c 2$ and dst2 point to the same location, src2 is read before the write to dst2.

These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output.
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example

$$
\begin{array}{ll}
\text { AND3 } & \text { *+AR1 (IR0),R4,R7 } \\
\text { || STI R3,*AR2 }
\end{array}
$$

Before Instruction:
$A R 1=8099 F 1$ h
IRO $=8 \mathrm{~h}$
$R 4=0 A 323 h$
R7 $=0 \mathrm{~h}$
R3 $=35 \mathrm{~h}=53$
AR2 $=80983 \mathrm{Fh}$
Data at 8099F9h $=5 \mathrm{C} 53 \mathrm{~h}$
Data at 80983Fh $=0 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$A R 1=8099 F 1 \mathrm{~h}$
$R 0=8 h$
$R 4=0 A 323 h$
$R 7=03 h$
$R 3=35 \mathrm{~h}=53$
AR2 $=80983 \mathrm{Fh}$
Data at 8099F9h $=5 \mathrm{C} 53 \mathrm{~h}$
Data at $80983 \mathrm{Fh}=35 \mathrm{~h}=53$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

Syntax
Operation
Operands

ANDN src, dst
$d s t$ AND ~src $\rightarrow d s t$
src general addressing modes (G):
00 any CPU register
01 direct
10 indirect
11 immediate (not sign-extended)
dst any CPU register

## Encoding

Description The bitwise logical-AND between the dst operand and the bitwise logical complement ( $\sim$ ) of the src operand is loaded into the dst register. The dst and src operands are assumed to be unsigned integers.

## Cycles

Status Bits

Mode Bit

## Example

1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output.
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.
ANDN @980Ch,R2

```
Before Instruction:
DP \(=80 h\)
R2 \(=0 \mathrm{C} 2 \mathrm{Fh}\)
Data at 80980Ch \(=0 \mathrm{~A} 02 \mathrm{~h}\)
LUF LV UF N Z V C = \(\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}\)
After Instruction:
\(D P=80 h\)
R2 \(=042 \mathrm{Dh}\)
Data at \(80980 \mathrm{Ch}=0 \mathrm{~A} 02 \mathrm{~h}\)
LUF LV UF N Z V C = \(\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}\)
```

| Syntax | ANDN3 src2, src1, dst |
| :---: | :---: |
| Operation | src1 AND ~src2 $\rightarrow$ dst |
| Operands | src1 three-operand addressing modes (T): <br> 00 any CPU register <br> 01 indirect (disp $=0,1$, IR0, IR1) <br> 10 any CPU register <br> 11 indirect (disp $=0,1$, IRO, IR1) |
|  | src2 three-operand addressing modes (T) <br> 00 any CPU register <br> 01 any CPU register <br> 10 indirect (disp $=0,1$, IR0, IR1) <br> 11 indirect (disp $=0,1, I O 0$, IR1) |
|  | $d s t$ register (Rn, $0 \leq n \leq 27)$ |

## Encoding



Description

Cycles
Status Blts

Mode Bit
Example 1

The bitwise logical-AND between the src1 operand and the bitwise logical complement ( $\sim$ ) of the src2 operand is loaded into the dst register. The src1, src2, and dst operands are assumed to be unsigned integers.1

These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output.
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.
ANDN3 R5,R3,R7
Before Instruction:
$R 5=0 A 02 h$
R3 = 0C2Fh
R7 $=0 \mathrm{~h}$
LUF LV UF N Z V C = 0000000000

## After Instruction:

$R 5=0 A 02 h$
R3 $=0 \mathrm{C} 2 \mathrm{Fh}$
R7 = 042Dh
LUF LV UF N Z V C = 0000000000

## Example 2

ANDN3 R1,*AR5++(IRO),R0

## Before Instruction:

$R 1=0 C F h$
AR5 $=809825 \mathrm{~h}$
IRO = 5h
RO = Oh
Data at $809825 \mathrm{~h}=0 \mathrm{FFFh}$
LUF LV UF N Z V C = 000000000
After Instruction:
R1 = 0CFh
AR5 $=80982 A h$
IRO = 5 h
R0 $=0 \mathrm{~F} 30 \mathrm{~h}$
Data at $809825 \mathrm{~h}=0 \mathrm{FFFh}$
LUF LV UF N Z V C = 000000000

Note: Cycle Count
See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

## Syntax

Operation

Operands

ASH count, dst
If (count $\geq 0$ ): $d s t \ll$ count $\rightarrow d s t$

Else:
$d s t \gg \mid$ count $\mid \rightarrow d s t$
count general addressing modes (G):
00 any CPU register
01 direct
10 indirect
11 immediate
$d s t$ any CPU register

## Encoding



## Description

Arithmetic left-shift:

$$
\mathrm{C} \leftarrow d s t \leftarrow 0
$$

If the count operand is less than 0 , the dst operand is right-shifted by the absolute value of the countoperand. The high-order bits of the dstoperand are signextended as it is right-shifted. Low-order bits are shifted out through the C bit.

Arithmetic right-shift:
sign of $d s t \rightarrow d s t \rightarrow C$
If the count operand is 0 , no shift is performed, and the C bit is set to 0 . The count and dst operands are assumed to be signed integers.

## Cycles

The seven least significant bits of the count operand are used to generate the two's complement shift count of up to 32 bits.

If the count operand is greater than 0 , the dst operand is left-shifted by the value of the count operand. Low-order bits shifted in are 0 -filled, and high-order bits are shifted out through the carry (C) bit.
Status Bits These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N MSB of the output.
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C Set to the value of the last bit shifted out. 0 for a shift count of 0.
Mode Bit
Example 1
Example 2
ASH ©98C3h,R5
Before Instruction:
$D P=80 h$
R5 = OAEC00001h
Data at 8098C3h $=0$ FFE8 $=-24$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$D P=80 h$
R5 = 0FFFFFFFAEh
Data at $8098 \mathrm{C} 3 \mathrm{~h}=0$ FFE8 $=-24$
LUF LV UF N Z V C = 0000010001

$$
\begin{array}{ll}
\text { Syntax } & \text { ASH3 count, src, dst } \\
\text { Operation } & \text { If }(\text { count } \geq 0): \\
& s r c \ll \text { count } \rightarrow d s t
\end{array}
$$

Else:
src >> |count $\mid \rightarrow d s t$
Operands
count three-operand addressing modes ( T ):
00 register ( $\mathrm{Rn} 2,0 \leq \mathrm{n} 2 \leq 27$ )
01 register ( $\mathrm{Rn} 2,0 \leq \mathrm{n} 2 \leq 27$ )
10 indirect (disp $=0,1$, IR0, IR1)
11 indirect (disp $=0,1$, IR0, IR1)
src three-operand addressing modes ( T ):
00 register ( $\mathrm{Rn} 1,0 \leq \mathrm{n} 1 \leq 27$ )
01 indirect (disp $=0,1$, IR0, IR1)
10 register ( $\mathrm{Rn} 1,0 \leq \mathrm{n} 1 \leq 27$ )
11 indirect (disp = 0, 1, IR0, IR1)
$d s t$ register (Rn, $0 \leq \mathrm{n} \leq 27$ )

## Encoding



## Description

The seven least significant bits of the count operand are used to generate the two's complement shift count of up to 32 bits.

If the count operand is greater than 0 , the src operand is left-shifted by the value of the count operand. Low-order bits shifted in are 0-filled, and high-order bits are shifted out through the status register's $C$ bit.

Arithmetic left-shift:

$$
\mathrm{C} \leftarrow s r c \leftarrow 0
$$

If the count operand is less than 0 , the src operand is right-shifted by the absolute value of the countoperand. The high-order bits of the srcoperand are signextended as they are right-shifted. Low-order bits are shifted out through the C (carry) bit.

Arithmetic right-shift:

$$
\text { sign of src } \rightarrow \text { src } \rightarrow C
$$

If the count operand is 0 , no shift is performed, and the $C$ bit is set to 0 . The count, src, and dst operands are assumed to be signed integers.
Cycles ..... 1

1
Mode Bit
Example
Status Blts

These condition flags are modified only if the destination register is R7-R0. LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise UF 0
N MSB of the output.
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C Set to the value of the last bit shifted out. 0 for a shift count of 0.
OVM Operation is not affected by OVM bit value.
ASH3 *AR3-(1),R5,R0
Before Instruction:
AR3 $=809921 \mathrm{~h}$
$R 5=02 B 0 h$
$R 0=0 h$
Data at $809921 \mathrm{~h}=10 \mathrm{~h}=16$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
AR3 $=809920 \mathrm{~h}$
R5 $=000002 \mathrm{BOh}$
R0 $=02 \mathrm{~B} 00000 \mathrm{~h}$
Data at $809921 \mathrm{~h}=10 \mathrm{~h}=16$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
Example ASH3 R1,R3,R5
Before Instruction:
R1 $=0$ FFFFFFFF8h $=-8$
R3 = OFFFFCBOOh
R5 $=0 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
R1 $=0$ FFFFFFFF8h $=-8$
R3 = OFFFFCBOOh
R5 = 0FFFFFFFCBh
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 1 & 0 & 0 & 0\end{array}$
Note: Cycle Count
See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | ASH3 count, src2, dst1 <br> STI src3, dst2 |
| :--- | :--- |
| Operation | If (count $\geq 0):$ |
| $s r c 2 \ll$ count $\rightarrow d s t 1$ |  |

## Encoding

| 31 |  | 2423 |  |  |  | 87 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | $\begin{array}{lllll}0 & 1 & 0 & 0 & 1\end{array}$ | dst1 | count | $1 T$ | $d s t 2$ |  | src2 |  |

## Description

The seven least significant bits of the count operand register are used to generate the two's complement shift count of up to 32 bits.

If the count operand is greater than 0 , the src2 operand is left-shifted by the value of the count operand. Low-order bits shifted in are 0-filled, and high-order bits are shifted out through the $C$ bit.

Arithmetic left-shift:

$$
\mathrm{C} \leftarrow \operatorname{src} 2 \leftarrow 0
$$

If the count operand is less than 0 , the src2 operand is right-shifted by the absolute value of the count operand. The high-order bits of the src2 operand are sign-extended as it is right-shifted. Low-order bits are shifted out through the C bit.

Arithmetic right-shift:

$$
\text { sign of src2 } \rightarrow \text { src2 } \rightarrow C
$$

If the count operand is 0 , no shift is performed, and the C bit is set to 0 . The count and dst operands are assumed to be signed integers.

All registers are read at the beginning and loaded at the end of the execute cycle. This means that, if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (ASH3) writes to the same register, STI accepts as input the contents of the register before it is modified by the ASH3.

If $s r c 2$ and dst2 point to the same location, src2 is read before the write to dst2.

## Cycles <br> 1

Status Bits

Mode Bit
Example

These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N MSB of the output
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C Set to the value of the last bit shifted out. 0 for a shift count of 0.
OVM Operation is not affected by OVM bit value.
ASH3 R1,*AR6++(IR1),R0
|| STI R5,*AR2

## Before Instruction:

AR6 = 809900h
$\mid R 1=8 C h$
R1 $=0$ FFE8h $=-24$
$R 0=0 h$
$R 5=35 \mathrm{~h}=53$
AR2 $=8098$ A2h
Data at 809900h $=0 \mathrm{AE} 000000 \mathrm{~h}$
Data at 8098A2h $=0 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
AR6 = 80998Ch
$\mid R 1=8 C h$
R1 $=0$ FFE8h $=-24$
R0 = OFFFFFFFAEh
$R 5=35 \mathrm{~h}=53$
AR2 = 8098A2h
Data at $809900 \mathrm{~h}=0 \mathrm{AE} 00000 \mathrm{~h}$
Data at 8098A2h $=35 \mathrm{~h}=53$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 1 & 0 & 0 & 0\end{array}$

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

Syntax
Operation

Operands

0 register
1 PC-relative
Encoding


## Description

Bcondsignifies a standard branch that executes in four cycles. A branch is performed if the condition is true (since a pipeline flush also occurs on a true condition; see Section 9.2 on page 9-4). If the src operand is expressed in register addressing mode, the contents of the specified register are loaded into the PC. If the src operand is expressed in PC-relative mode, the assembler generates a displacement: displacement $=$ label $-($ PC of branch instruction +1 ). This displacement is stored as a 16 -bit signed integer in the 16 least significant bits of the branch instruction word. This displacement is added to the PC of the branch instruction plus 1 to generate the new PC.

The TMS320C3x provides 20 condition codes that you can use with this instruction (see Table 10-9 on page -13 for a list of condition mnemonics, condition codes and flags). Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7RO) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

Cycles 4
Status Bits LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
v Unaffected
C Unaffected
Mode Bit OVM Operation is not affected by OVM bit value.

Example
BZ RO

## Before Instruction:

$P C=2 B 00 h$
R0 = 0003FF00h
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$\mathrm{PC}=3 \mathrm{FFOOh}$
R0 $=0003 F F 00 h$
LUF LV UF $N$ Z $V C=0 \begin{array}{llllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

Note:
If a BZ instruction is executed immediately following a RND instruction with a 0 operand, the branch is not performed, because the 0 flag is not set. To circumvent this problem, execute a BZUF instead of a BZ instruction.

| Syntax | Bcond D src |
| :---: | :---: |
| Operation | If cond is true: <br> If $s r c$ is in register-addressing mode ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ ), src $\rightarrow$ PC. <br> If $s r c$ is in PC-relative mode (label or address), displacement $+\mathrm{PC}+3 \rightarrow \mathrm{PC}$. <br> Else, continue. |
| Operands | src conditional-branch addressing modes (B): <br> 0 register <br> 1 PC-relative |

Encoding


## Description

## Cycles

Status Bits

Mode Bit
OVM Operation is not affected by OVM bit value.

## Example

BNZD $36(36=24 h)$
Before Instruction:
$P C=50 \mathrm{~h}$
LUF LV UF N Z V C = $0 \begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:

$$
\begin{aligned}
& P C=77 h \\
& \text { LUF LV UF N Z V C = } \begin{array}{llllllll}
0 & 0 & 0 & 0 & 0 & 0
\end{array}
\end{aligned}
$$

## Syntax

 BR srcOperation

$$
s r c \rightarrow P C \text { or } P C+\text { disp } \rightarrow P C, \text { where disp }=s r c-(P C+1)
$$

Operands
src long-immediate addressing mode

## Encoding



Description

BR performs a PC-relative branch that executes in four cycles, since a pipeline flush also occurs upon execution of the branch; see Section 9.2 on page 9-4. An unconditional branch is performed. The src operand is assumed to be a 24 -bit unsigned integer. Note that bit $24=0$ for a standard branch.

4
Status Bits LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
v Unaffected
C Unaffected
Mode Bit OVM Operation is not affected by OVM bit value.
Example BR 805Ch
Before Instruction:
$\mathrm{PC}=80 \mathrm{~h}$
LUF LV UF N ZVC=0 000000
After Instruction:
$\mathrm{PC}=805 \mathrm{Ch}$
LUF LV UF N Z V C = 0000000

## Syntax <br> BRD src

Operation $\quad s r c \rightarrow P C$
Operands src long-immediate addressing mode
Encoding


| Description | BRD signifies a delayed branch that allows the three instructions after the delayed branch to be fetched before the PC is modified. The effect is a single-cycle branch. |
| :---: | :---: |

An unconditional branch is performed. The src operand is assumed to be a 24-bit unsigned integer. Note that bit $24=1$ for a delayed branch.

## Cycles <br> 1

## Status Bits

Mode Bit
LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
V Unaffected
C Unaffected

| Mode Bit | OVM Operation is not affected by OVM bit value. |
| :--- | :--- |
| Example | BRD 2 Ch |

## Before Instruction:

$P C=1 B h$
LUF LV UF N Z V C = 0000000000
After Instruction:
$P C=2 C h$
LUF LV UF N Z V C = 0000000000

Syntax
Operation

Operands src long-immediate addressing mode

CALL src
Next PC $\rightarrow{ }^{*}++$ SP $s r c \rightarrow P C$

## Encoding



Description

Status Bits

Mode Bit
Example

## Cycles

A call is performed. The next PC value is pushed onto the system stack. The src operand is loaded into the PC. The src operand is assumed to be a 24-bit unsigned immediate operand.

4
LUF Unaffected
LV Unaffected
UF Unaffected
$N$ Unaffected
Z Unaffected
V Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.
CALL 123456h

Before Instruction:
$P C=5 h$
$S P=809801 \mathrm{~h}$
LUF LV UF N Z V C = 0000000000
After Instruction:
$P C=123456 \mathrm{~h}$
SP = 809802h
Data at $809802 \mathrm{~h}=6 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

| Syntax | CALLcond src |
| :---: | :---: |
| Operation | If cond is true: |
|  | Next PC $\rightarrow$ *++SP |
|  | If $s r c$ is in register addressing mode ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ ), $s r c \rightarrow P C$. |
|  | If $s r c$ is in PC-relative mode (label or address), displacement +PC + $1 \rightarrow \mathrm{PC}$. |
|  | Else, continue. |
| Operands | src conditional-branch addressing modes (B): |
|  | 0 register |
|  | 1 PC-relative |

## Encoding



## Description

A call is performed if the condition is true. If the condition is true, the next PC value is pushed onto the system stack. If the src operand is expressed in register addressing mode, the contents of the specified register are loaded into the PC. If the srcoperand is expressed in PC-relative mode, the assembler generates a displacement: displacement = label - (PC of call instruction + 1). This displacement is stored as a 16-bit signed integer in the 16 least significant bits of the call instruction word. This displacement is added to the PC of the call instruction plus 1 to generate the new PC.

The TMS320C3x provides 20 condition codes that can be used with this instruction (see Table 10-9 on page -13 for a list of condition mnemonics, condition codes, and flags). Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7RO) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

Cycles

| Status Bits | LUF | Unaffected |
| :--- | :--- | :--- |
|  | LV | Unaffected |
|  | UF | Unaffected |
|  | N | Unaffected |
| Z | Unaffected |  |
|  | V | Unaffected |
|  | C | Unaffected |

Mode Bit
OVM Operation is not affected by OVM bit value.

## Before Instruction:

$P C=123 \mathrm{~h}$
SP $=809835 \mathrm{~h}$
R5 = 789h
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$\mathrm{PC}=789 \mathrm{~h}$
SP = 809836h
$R 5=789 h$
Data at $809836 \mathrm{~h}=124 \mathrm{~h}$
LUF LV UF N Z V C = 0000000000
Syntax CMPF src, dst

Operation
Operands

$$
d s t-s r c
$$

src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )
01 direct
10 indirect
11 immediate
$d s t$ register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )

## Encoding



## Description

## Cycles

Status Bits

Mode Bit

The src operand is subtracted from the dst operand. The result is not loaded into any register, thus allowing for nondestructive compares. The dst and src operands are assumed to be floating-point numbers.

## 1

These condition flags are modified for all destination registers (R27-RO).
LUF 1 if a floating-point underflow occurs; unchanged otherwise
LV 1 if a floating-point overflow occurs; unchanged otherwise
UF 1 if a floating-point underflow occurs; 0 otherwise
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.
CMPF *+AR4,R6
Before Instruction:
AR4 $=8098$ F2h
R6 $=070 \mathrm{C} 800000 \mathrm{~h}=1.4050 \mathrm{e}+02$
Data at $8098 \mathrm{~F} 3 \mathrm{~h}=070 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
LUF LV UF N Z V C = 0000000

## After Instruction:

AR4 $=8098 \mathrm{~F} 2 \mathrm{~h}$
$R 6=070 \mathrm{C} 800000 \mathrm{~h}=1.4050 \mathrm{e}+02$
Data at $8098 \mathrm{~F} 3 \mathrm{~h}=070 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
LUF LV UF N Z V C = 00000100

## Syntax <br> CMPF3 src2, src1

| Operation | src1 - src2 |  |
| :---: | :---: | :---: |
| Operands | src1 three-operand addressing modes ( T : |  |
|  | 00 | register (Rn1, $0 \leq n 1 \leq 7)$ |
|  | 01 | indirect (disp $=0,1$, IRO, IR1) |
|  | 10 | register (Rn1, $0 \leq n 1 \leq 7)$ |
|  | 11 | indirect (disp $=0,1$, IRO, IR1) |
|  | src2 three-operand addressing modes (T): |  |
|  | 00 | register (Rn2, $0 \leq n 2 \leq 7)$ |
|  | 01 | register (Rn2, $0 \leq n 2 \leq 7)$ |
|  | 10 | indirect (disp $=0,1$, IRO, IR1) |
|  | 11 | indirect (disp $=0,1$, IR0, IR1) |

## Encoding



| Description | The src2 operand is subtracted from the src1 operand. The result is not loaded <br> into any register, thus allowing for nondestructive compares. The src1 and <br> $s r c 2$ operands are assumed to be floating-point numbers. Although this in <br> struction has only two operands, it is designated as a three-operand instruc <br> tion because operands are specified in the three-operand format. |
| :--- | :--- |
| Cycles | 1 |
| Status Bits | These condition flags are modified for all destination registers (R27-R0). |
| LUF 1 if a floating-point underflow occurs; unchanged otherwise |  |

## Example

CMPF3 *AR2,*AR3--(1)

## Before Instruction:

AR2 $=809831 \mathrm{~h}$
AR3 $=809852 \mathrm{~h}$
Data at $809831 \mathrm{~h}=77 \mathrm{~A} 7000 \mathrm{~h}=2.5044 \mathrm{e}+02$
Data at $809852 \mathrm{~h}=57 \mathrm{~A} 2000 \mathrm{~h}=6.253125 \mathrm{e}+01$
LUF LV UF N Z V C = $0 \begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
AR2 $=809831 \mathrm{~h}$
AR3 $=809851 \mathrm{~h}$
Data at $809831 \mathrm{~h}=77 \mathrm{~A} 7000 \mathrm{~h}=2.5044 \mathrm{e}+02$
Data at $809852 \mathrm{~h}=57 \mathrm{~A} 2000 \mathrm{~h}=6.253125 \mathrm{e}+01$
LUF LV UF N Z V C = 0000010000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

Syntax
CMPI src, dst
Operation
$d s t-s r c$
Operands
src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )
01 direct
10 indirect
11 immediate
$d s t$ register ( $\mathrm{Rn}, \mathrm{O} \leq \mathrm{n} \leq 27$ )
Encoding

| 31 | 2423 |  |  | 1615 | 87 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | $\begin{array}{llllll}0 & 0 & 1 & 0 & 0 & 1\end{array}$ | G | dst |  | src |  |

Description

Cycles
Status Bits

Mode Bit
Example

The src operand is subtracted from the dst operand. The result is not loaded into any register, thus allowing for nondestructive compares. The dst and src operands are assumed to be signed integers.

These condition flags are modified for all destination registers (R27-RO).
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N 1 if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C $\quad 1$ if a borrow occurs; 0 otherwise
OVM Operation is not affected by OVM bit value.
CMPI R3,R7
Before Instruction:
$\mathrm{R} 3=898 \mathrm{~h}=2200$
R7 $=3 \mathrm{E} 8 \mathrm{~h}=1000$
LUF LV UF N Z V C = 00000000
After Instruction:
$\mathrm{R} 3=898 \mathrm{~h}=2200$
R7 $=3 \mathrm{E} 8 \mathrm{~h}=1000$
LUF LV UF N Z V C = 00001001

## Syntax <br> CMP13 src2, src1

Operation
src1 - src2
Operands src1 three-operand addressing modes (T):
00 register (Rn1, $0 \leq n 1 \leq 27$ )
01 indirect (disp $=0,1$, IR0, IR1)
10 register (Rn1, $0 \leq n 1 \leq 27$ )
11 indirect (disp $=0,1$, IR0, IR1)
src2 three-operand addressing modes (T):
00 register ( $\mathrm{Rn} 2,0 \leq \mathrm{n} 2 \leq 27$ )
01 register (Rn2, $0 \leq n 2 \leq 27$ )
10 indirect (disp = 0, 1, IR0, IR1)
11 indirect (disp $=0,1$, IR0, IR1)

## Encoding



## Description

Cycles
Status Bits

Mode Bit

The src2 operand is subtracted from the src1 operand. The result is not loaded into any register, thus allowing for nondestructive compares. The src1 and src2 operands are assumed to be signed integers. Although this instruction has only two operands, it is designated as a three-operand instruction because operands are specified in the three-operand format.

## 1

These condition flags are modified for all destination registers (R27-R0).
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C $\quad 1$ if a borrow occurs; 0 otherwise

OVM Operation is not affected by OVM bit value.

## Example <br> CMPI3 R7,R4 <br> Before Instruction:

$$
\text { R7 = 03E8h = } 1000
$$

$$
R 4=0898 h=2200
$$

LUF LV UF N Z V C = 0000000000
After Instruction:

$$
R 7=03 E 8 h=1000
$$

$$
R 4=0898 h=2200
$$

$$
\text { LUF LV UF N Z V C = } 00000
$$

Note: Cycle Count
See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

## Syntax

Operation

Operands
src conditional-branch addressing modes (B):
0 register
$1 \quad$ PC-relative
ARn register $(0 \leq n \leq 7)$

## Encoding

DBcond ARn, src
ARn-1 $\rightarrow$ ARn
If cond is true and $A R n \geq 0$ :
If $s r c$ is in register addressing mode ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ ), src $\rightarrow \mathrm{PC}$.
If $s r c$ is in PC-relative mode (label or address), displacement + PC + $1 \rightarrow \mathrm{PC}$.
Else, continue.


## Description

 pipeline must be flushed if cond is true. The specified auxiliary register is decremented and a branch is performed if the condition is true and the specified auxiliary register is greater than or equal to 0 . The condition flags are those set by the last previous instruction that affects the status bits.The auxiliary register is treated as a 24 -bit signed integer. The most significant eight bits are unmodified by the decrement operation. The comparison of the auxiliary register uses only the 24 least significant bits of the auxiliary register. Note that the branch condition does not depend on the auxiliary register decrement.

If the src operand is expressed in register addressing mode, the contents of the specified register are loaded into the PC. If the src operand is expressed in PC-relative addressing mode, the assembler generates a displacement: displacement $=$ label - (PC of branch instruction +1 ). This integer is stored as a 16 -bit signed integer in the 16 least significant bits of the branch instruction word. This displacement is added to the PC of the branch instruction plus 1 to generate the new PC.

The TMS320C3x provides 20 condition codes that can be used with this instruction (see Table 10-9 on page -13 for a list of condition mnemonics, condition codes, and flags). Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (RO-R7) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.
CyclesStatus Bits LUF UnaffectedLV UnaffectedUF UnaffectedN Unaffected
Z Unaffected
V Unaffected
C Unaffected
Mode Bit OVM Operation is not affected by OVM bit value.
Example
CMPI 200,R3DBLT AR3,R2
Before Instruction:
$P C=5 F h$

$$
A R 3=12 h
$$

$$
\mathrm{R} 2=9 \mathrm{Fh}
$$

$$
\mathrm{R} 3=80 \mathrm{~h}
$$

$$
\text { LUF LV UF N Z V C = } 0
$$

After Instruction:
$P C=9 F h$

$$
A R 3=11 \mathrm{~h}
$$

$$
\mathrm{R} 2=9 \mathrm{Fh}
$$

R3 = 80h

$$
\text { LUF LV UF } N \text { Z } V C=0 \begin{array}{lllllll}
0 & 0 & 1 & 0 & 0 & 0
\end{array}
$$

## Syntax DBcondD ARn, src

Operation
ARn-1 $\rightarrow$ ARn
If cond is true and ARN $\geq 0$ :
If $s r c$ is in register addressing mode ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )
src $\rightarrow$ PC
If $s r c$ is in PC-relative mode (label or address) displacement $+\mathrm{PC}+3 \rightarrow \mathrm{PC}$.

Else, continue.

## Operands

src conditional-branch addressing modes (B):
0 register
$1 \quad \mathrm{PC}$-relative
ARn register $(0 \leq n \leq 7)$

## Encoding



## Description

DBcond D signifies a delayed branch that allows the three instructions after the delayed branch to be fetched before the PC is modified. The effect is a single-cycle branch. The specified auxiliary register is decremented, and a branch is performed if the condition is true and the specified auxiliary register is greater than or equal to 0 . The condition flags are those set by the last previous instruction that affects the status bits. The three instructions following the DBcondD do not affect the cond.

The auxiliary register is treated as a 24-bit signed integer. The most significant eight bits are unmodified by the decrement operation. The comparison of the auxiliary register uses only the 24 least significant bits of the auxiliary register. Note that the branch condition does not depend on the auxiliary register decrement.

If the src operand is expressed in register-addressing mode, the contents of the specified register are loaded into the PC. If the src is expressed in PC-relative addressing, the assembler generates a displacement: displacement = label - (PC of branch instruction +3 ). This displacement is added to the PC of the branch instruction plus 3 to generate the new PC. Note that bit $21=1$ for a delayed branch.

The TMS320C3x provides 20 condition codes that you can use with this instruction (see Table 10-9 on page 10-13 for a list of condition mnemonics, condition codes, and flags). Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7-R0) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

## Cycles

Status Bits

Mode Bit
Example

## 1

LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
V Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.
CMPI 26h,R2
DBZD AR5, $\$+110 \mathrm{~h}$

## Before Instruction:

$$
P C=100 \mathrm{~h}
$$

$$
\mathrm{R} 2=26 \mathrm{~h}
$$

$$
\text { AR5 }=67 \mathrm{~h}
$$

$$
\text { LUF LV UF N Z V C = } 00000000
$$

After Instruction:

$$
P C=210 \mathrm{~h}
$$

$$
\mathrm{R} 2=26 \mathrm{~h}
$$

$$
\text { AR5 }=66 \mathrm{~h}
$$

$$
\text { LUF LV UF N Z V C = } 0000001100
$$

Syntax
Operation $\quad \mathrm{fix}(s r c) \rightarrow d s t$
Operands
FIX src, dst
src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )
01 direct
10 indirect
11 immediate
dst any CPU register

## Encoding

| 31 | 2423 |  |  | 1615 | 87 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \quad 0 \quad 0$ | $\begin{array}{llllll}0 & 0 & 1 & 0 & 1 & 0\end{array}$ | G | dst |  | src |  |

## Description

## Cycles

Status Bits

Mode Bit

The floating-point operand src is converted to the nearest integer less than or equal to it in value, and the result is loaded into the dst register. The src operand is assumed to be a floating-point number and the dst operand a signed integer.

The exponent field of the result register (if it has one) is not modified.
Integer overflow occurs when the floating-point number is too large to be represented as a 32-bit two's complement integer. In the case of integer overflow, the result will be saturated in the direction of overflow.

1

These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example <br> FIX R1,R2

Before Instruction:
$R 1=0 A 28200000 \mathrm{~h}=1.3454 \mathrm{e}+3$
R2 = Oh
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:

```
\(R 1=0 A 28200000 h=13454 e+3\)
\(R 2=541 \mathrm{~h}=1345\)
LUF LV UF N Z V C = 000000000
```

```
Syntax
Operation
    FIX src2, dst1
    || STI src3, dst2
    fix(src2) }->\mathrm{ dst1
    || src3 }->\mathrm{ dst2
Operands
src2 indirect (disp = 0, 1, IR0, IR1)
dst1 register (Rn1, 0\leqn1 \leq 7)
src3 register (Rn2, 0\leqn2 < 7)
dst2 indirect (disp = 0, 1, IR0, IR1)
```


## Encoding



## Description

## Cycles

A floating-point to integer conversion is performed. All registers are read at the beginning and loaded at the end of the execute cycle. This means that, if one of the parallel operations (STI) reads from a register, and the operation being performed in parallel (FIX) writes to the same register, STI accepts as input the contents of the register before it is modified by FIX.

If $s r c 2$ and dst2 point to the same location, src2is read before the write to dst2.
Integer overflow occurs when the floating-point number is too large to be represented as a 32-bit two's complement integer. In the case of integer overflow, the result will be saturated in the direction of overflow.

Status Bits

Mode Bit

1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV $\quad 1$ if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example

$$
\begin{array}{ll}
\text { FIX } & *++A R 4(1), R 1 \\
\text { STI } & R 0, * A R 2
\end{array}
$$

## Before Instruction:

AR4 $=8098 \mathrm{~A} 2 \mathrm{~h}$
R1 $=0 \mathrm{~h}$
$R 0=0 D C h=220$
AR2 $=80983 \mathrm{Ch}$
Data at $8098 \mathrm{~A} 3 \mathrm{~h}=733 \mathrm{C} 000 \mathrm{~h}=1.7950 \mathrm{e}+02$
Data at 80983Ch $=0 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
AR4 $=8098 \mathrm{~A} 3 \mathrm{~h}$
$R 1=0 B 3 h=179$
$R 0=0 D C h=220$
AR2 $=80983 \mathrm{Ch}$
Data at $8098 \mathrm{~A} 3 \mathrm{~h}=733 \mathrm{C} 000 \mathrm{~h}=1.79750 \mathrm{e}+02$
Data at $80983 C h=0 D C h=220$
LUF LV UF N Z V C = 000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | FLOAT $s r c, d s t$ |
| :--- | :--- |
| Operation | float $(s r c) \rightarrow d s t$ |
| Operands | $s r c$ general addressing modes (G): |
|  | 00 register $(R n, 0 \leq n \leq 27)$ |
| 01 direct |  |
|  | 10 indirect |
| 11 immediate |  |
|  | dst register $(R n, 0 \leq n \leq 7)$ |

Encoding


Description

Cycles
Status Bits

Mode Bit
Example

The integer operand src is converted to the floating-point value equal to it, and the result loaded into the dst register. The src operand is assumed to be a signed integer, and the dst operand a floating-point number.

1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV Unaffected
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.
FLOAT *++AR2(2),R5
Before Instruction:
AR2 $=809800 \mathrm{~h}$
$R 5=034 \mathrm{C} 2000 \mathrm{~h}=1.27578125 \mathrm{e}+01$
Data at $809802 \mathrm{~h}=0 \mathrm{AEh}=174$
LUF LV UF N Z V C = 000000000
After Instruction:
AR2 $=809802 \mathrm{~h}$
$R 5=072 \mathrm{E} 00000 \mathrm{~h}=1.74 \mathrm{e}+02$
Data at $809802 \mathrm{~h}=0 \mathrm{AEh}=174$
LUF LV UF N Z V C = 0000000000

| Syntax | \|| $\begin{array}{ll}\text { FLOAT } & s r c 2, d s t 1 \\ \text { STF } & s r c 3, d s t 2\end{array}$ |
| :---: | :---: |
| Operation | $\begin{aligned} & \text { float(src2) } \rightarrow d s t 1 \\ & \text { frc3 } \rightarrow d s t 2 \end{aligned}$ |
| Operands | $\begin{array}{ll}\text { src2 } & \text { indirect (disp }=0,1, \text { IR0, IR1) } \\ \text { dst1 } & \text { register (Rn1, } 0 \leq n 1 \leq 7) \\ \text { src3 } & \text { register (Rn2, } 0 \leq n 237) \\ \text { dst2 } & \text { register (disp }=0,1, \text { IR0, IR1) }\end{array}$ |

Encoding


Description An integer to floating-point conversion is performed. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STF) reads from a register and the operation being performed in parallel (FLOAT) writes to the same register, then STF accepts as input the contents of the register before it is modified by FLOAT.

If $s r c 2$ and $d s t 2$ point to the same location, src2 is read before the write to $d s t 2$.

## Cycles <br> 1

Status Bits

Mode Bit

These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV Unaffected
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is affected by OVM bit value.

## Example

> FLOAT *+AR2(IR0),R6
> STF R7,*AR1

## Before Instruction:

AR2 $=8098 \mathrm{C} 5 \mathrm{~h}$
IRO = 8h
R6 $=0 \mathrm{~h}$
$R 7=034 C 200000 \mathrm{~h}=1.27578125 \mathrm{e}+01$
AR1 = 809933h
Data at $8098 \mathrm{CDh}=0 \mathrm{AEh}=174$
Data at $809933 \mathrm{~h}=0 \mathrm{~h}$
LUF LV UF N Z V C = 000000000
After Instruction:
AR2 $=8098 \mathrm{C} 5 \mathrm{~h}$
IRO = 8h
R6 $=072 \mathrm{E} 000000 \mathrm{~h}=1.740 \mathrm{e}+02$
$R 7=034 \mathrm{C} 200000 \mathrm{~h}=1.27578125 \mathrm{e}+01$
AR1 $=809933 \mathrm{~h}$
Data at $8098 \mathrm{CDh}=0 \mathrm{AEh}=174$
Data at $809933 \mathrm{~h}=034 \mathrm{C} 2000 \mathrm{~h}=1.27578125 \mathrm{e}+01$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

Note: Cycle Count
See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.



| Syntax | IDLE2 $\quad$ (TMS320LC31 Only) |
| :--- | :--- |
| Operation | $1 \rightarrow$ ST(GIE) |
|  |  |
|  | Next PC $\rightarrow$ PC |
|  | Idle until interrupt. |
| Operands | None |

## Encoding



## Description

The IDLE2 instruction serves the same function as IDLE, except that it removes the functional clock input from the internal device. This allows for extremely low power mode. The PC is incremented once, and the device remains in an idle state until one of the external interrupts (INTO-3) is asserted.
In IDLE2 mode, the 'C31 will behave as follows:

- The CPU, peripherals, and memory will retain their previous states.
- When the device is in the functional (nonemulation) mode, the clocks will stop with H 1 high and H 3 low.
- The 'LC31 will remain in IDLE2 until one of the four external interrupts ( $\overline{\mathrm{NT} 3}-\overline{\mathrm{NTO}}$ ) is asserted for at least two H 1 cycles. When one of the four interrupts is asserted, the clocks start after a delay of one H 1 cycle. The clocks can start up in the phase opposite that in which they were stopped (that is, H 1 might start high when H 3 was high before stopping, and H 3 might start high when H 1 was high before stopping.) However, the H 1 and H3 clocks remain $180^{\circ}$ out of phase with each other.
- During IDLE2 operation, for one of the four external interrupts to be recognized by the CPU and serviced, it must be asserted for at least two H1 cycles. For the processor to recognize only one interrupt when it restarts operation, the interrupt must be asserted for less than three cycles.
When the 'LC31 is in emulation mode, the H 1 and H 3 clocks will continue to run normally, and the CPU will operate as if an IDLE instruction had been executed. The clocks continue to run for correct operation of the emulator.


## Delayed Branch

For correct device operation, the three instructions after a delayed branch should not be IDLE or IDLE2 instructions.

| Cycles | 1 |  |
| :--- | :--- | :--- |
| Status Bits | LUF | Unaffected |
|  | LV | Unaffected |
|  | UF | Unaffected |
|  | N | Unaffected |
|  | Z | Unaffected |
|  | V | Unaffected |
| Code Bit | OVM | Unaffected |
| Moperation is not affected by OVM bit value. |  |  |
| Example | IDLE2 | ; The processor idles until a reset |
|  |  | i or unmasked interrupt occurs. |

Syntax LDE src, dst
Operation
src(exp) $\rightarrow$ dst(exp)
Operands
src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )
01 direct
10 indirect
11 immediate
dst register (Rn, $0 \leq n \leq 7)$
Encoding


Description

## Cycles

Status Bits

Mode Bit
Example

The exponent field of the src operand is loaded into the exponent field of the $d s t$ register. No modification of the dst register mantissa field is made unless the value of the exponent loaded is the reserved value of the exponent for 0 as determined by the precision of the src operand. Then the mantissa field of the dst register is set to 0 . The src and dst operands are assumed to be float-ing-point numbers. Immediate values are evaluated in the short floating-point format.

1
LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
$V$ Unaffected
C Unaffected

```
Syntax
LDF src, dst
Operation
src}->ds
Operands
src general addressing modes (G):
        00 register (Rn, 0\leqn\leq7)
        01 direct
        10 indirect
        11 immediate
dst register (Rn, 0\leqn\leq7)
Encoding
```



## Description

## Cycles

Status Bits

Mode Bit
Example

The src operand is loaded into the dst register. The dst and src operands are assumed to be floating-point numbers.

1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV Unaffected
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.
LDF @9800h,R2

## Before Instruction:

$D P=80 h$
R2 $=0 \mathrm{~h}$
Data at $809800 \mathrm{~h}=10 \mathrm{C} 52 \mathrm{~A} 00 \mathrm{~h}=2.19254303 \mathrm{e}+00$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$D P=80 h$
$R 2=010 C 52 A 00 \mathrm{~h}=2.19254303 \mathrm{e}+00$
Data at $809800 \mathrm{~h}=10 \mathrm{C} 52 \mathrm{~A} 00 \mathrm{~h}=2.19254303 \mathrm{e}+00$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

Syntax LDFcond src, dst
Operation If cond is true:
$s r c \rightarrow d s t$.

## Else:

$d s t$ is unchanged.
Operands
src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )
01 direct
10 indirect
11 immediate
dst register (Rn, $0 \leq \mathrm{n} \leq 7$ )

## Encoding



Description

## Cycles

Status Bits

Mode Bit

If the condition is true, the srcoperand is loaded into the dstregister. otherwise, the $d s t$ register is unchanged. The dst and src operands are assumed to be floating-point numbers.

The TMS320C3x provides 20 condition codes that can be used with this instruction (see Table 10-9 on page 10-13 for a list of condition mnemonics, condition codes, and flags). Note that an LDFU (load floating-point unconditionally) instruction is useful for loading R7-R0 without affecting condition flags. Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7-RO) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

## 1

LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
V Unaffected
C Unaffected
Example

LDFZ R3,R5

## Before Instruction:

R3 $=2$ CFF2CD500h $=1.77055560 \mathrm{e}+13$
$R 5=5 F 0000003 E h=3.96140824 \mathrm{e}+28$
LUF LV UF N Z V C = 00000010
After Instruction:

$$
\begin{aligned}
& \text { R3 }=2 C F F 2 C D 500 \mathrm{~h}=1.77055560 \mathrm{e}+13 \\
& \text { R5 }=2 C F F 2 C D 500 \mathrm{~h}=1.77055560 \mathrm{e}+13 \\
& \text { LUF LV UF N Z V C = 0 0 0 0 1 } 0 \text { 1 } 0 \text { 0 }
\end{aligned}
$$

Syntax LDFI src, dst
Operation Signal interlocked operation
$s r c \rightarrow d s t$
src general addressing modes (G):
01 direct10 indirect
$d s t$ register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )
Encoding

Description
Cycles
Status Bits
Mode Bit
Example

The src operand is loaded into the dstregister. An interlocked operation is signaled over XF0 and XF1. The src and dstoperands are assumed to be floatingpoint numbers. Note that only direct and indirect modes are allowed. Refer to Section 6.4 on page 6-12 for detailed description.

1 if XF1 = 0 (See Section 6.4 on page 6-12)
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV Unaffected
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.
LDFI *+AR2,R7

## Before Instruction:

AR2 $=8098 \mathrm{~F} 1 \mathrm{~h}$
R7 = Oh
Data at $8098 \mathrm{~F} 2 \mathrm{~h}=584 \mathrm{C} 000 \mathrm{~h}=-6.28125 \mathrm{e}+01$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
AR2 $=8098 \mathrm{~F} 1 \mathrm{~h}$
R7 $=0584 \mathrm{C} 00000 \mathrm{~h}=-6.28125 \mathrm{e}+01$
Data at $8098 \mathrm{~F} 2 \mathrm{~h}=584 \mathrm{C} 000 \mathrm{~h}=-6.28125 \mathrm{e}+01$
LUF LV UF N Z V C = 0000000001

| Syntax | LDF src2, dst2 <br> LDF src1, dst1 |
| :--- | :--- |
| Operation | $\\|$src2 $\rightarrow d s t 2$ |
|  | $\\| s r c 1 \rightarrow d s t 1$ |

## Encoding



Description

## Cycles

Status Bits

Mode Bit

Two floating-point loads are performed in parallel. If the LDFs load the same register, the assembler issues a warning. The result is that of LDF src2, dst2.

1

LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
$V$ Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example

> LDF *--AR1(IR0),R7
> |LDF *AR7++(1),R3

## Before Instruction:

$$
\begin{aligned}
& A R 1=80985 \mathrm{Fh} \\
& I R 0=8 \mathrm{~h} \\
& \mathrm{R} 7=0 \mathrm{~h} \\
& \mathrm{AR7}=80988 \mathrm{Ah} \\
& \mathrm{R} 3=0 \mathrm{~h} \\
& \text { Data at } 809857 \mathrm{~h}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02 \\
& \text { Data at } 80988 \mathrm{Ah}=57 \mathrm{~B} 4000 \mathrm{~h}=6.281250 e+01 \\
& \text { LUF LV UF N Z V C }=0000000
\end{aligned}
$$

## After Instruction:

$$
\begin{aligned}
& A R 1=809857 \mathrm{~h} \\
& R 0=8 \mathrm{~h} \\
& R 7=070 \mathrm{C} 800000 \mathrm{~h}=1.4050 \mathrm{e}+02 \\
& A R 7=80988 \mathrm{Bh} \\
& R 3=057 \mathrm{~B} 400000 \mathrm{~h}=6.281250 \mathrm{e}+01 \\
& \text { Data at } 809857 \mathrm{~h}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02 \\
& \text { Data at } 80988 \mathrm{~h}=57 \mathrm{~B} 4000 \mathrm{~h}=6.281250 \mathrm{e}+01 \\
& \text { LUF LV UF N Z V C = 0 0 0 0 0 0 0 0 0 0 0 } 0
\end{aligned}
$$

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | LDF src2, dst1 |
| :---: | :---: |
|  | $1 \mid$ STF src3, dst2 |
| Operation | src2 $\rightarrow$ dst1 |
|  | \|| stc3 $\rightarrow$ dst2 |
| Operands | src2 indirect ( disp $=0,1, \mathrm{IRO}, \mathrm{IR1}$ ) |
|  | dst1 register ( $\mathrm{Rn1}, 0 \leq \mathrm{n} 1 \leq 7$ ) |
|  | src3 register ( $\mathrm{Rn2}, 0 \leq \mathrm{n} 2 \leq 7$ ) |
|  | $d s t 2$ indirect ( $\mathrm{disp}=0,1, \mathrm{IRO}, \mathrm{IR1}$ ) |

Encoding


| Description | A |
| :--- | :--- |
| Cycles | If |
| Cr | 1 |

Status Bits

Mode Bit

A floating-point load and a floating-point store are performed in parallel.
If src2 and dst2 point to the same location, src2 is read before the write to dst2.
1
LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
V Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example

```
LDF *AR2--(1),R1
STF R3,*AR4++(IR1)
```


## Before Instruction:

AR2 $=8098 \mathrm{E} 7 \mathrm{~h}$
R1 $=0 h$
R3 $=057 \mathrm{~B} 400000 \mathrm{~h}=6.28125 \mathrm{e}+01$
AR4 $=809900 \mathrm{~h}$
IR1 = 10h
Data at $8098 \mathrm{E} 7 \mathrm{~h}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
Data at $809900 \mathrm{~h}=0 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
AR2 $=8098 \mathrm{E} 6 \mathrm{~h}$
$R 1=070 C 800000 \mathrm{~h}=1.4050 \mathrm{e}+02$
$R 3=057 B 400000 \mathrm{~h}=6.28125 \mathrm{e}+01$
AR4 $=809910 \mathrm{~h}$
IR1 = 10h
Data at $8098 \mathrm{E} 7 \mathrm{~h}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
Data at $809900 \mathrm{~h}=57 \mathrm{~B} 4000 \mathrm{~h}=6.28125 \mathrm{e}+01$
LUF LV UF N Z V C = 0000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | LDI src, dst |
| :--- | :--- |
| Operation | $s r c \rightarrow d s t$ |
| Operands | src general addressing modes (G): |
|  | 00 any CPU register |
|  | 01 direct |
|  | 10 |
|  | 11 indirect immediate |
|  | dst any CPU register |

## Encoding



## Description

## Cycles

Status Bits

Mode Bit
Example

The src operand is loaded into the dst register. The dst and src operands are assumed to be signed integers. An alternate form of LDI, LDP, is used to load the data page pointer register (DP). See the LDP instruction and subsection 10.3.2 on page 10-16.

1
These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV Unaffected
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.

LDI *-AR1 (IR0), R5
Before Instruction:
$A R 1=2 C h$
IRO $=5 \mathrm{~h}$
R5 $=3 \mathrm{C} 5 \mathrm{~h}=965$
Data at $27 \mathrm{~h}=26 \mathrm{~h}=38$
LUF LV UF N Z V C=0 0 0 0 0 0

## After Instruction:

$A R 1=2 C h$
IR0 = 5h
$R 5=26 \mathrm{~h}=38$
Data at $27 \mathrm{~h}=26 \mathrm{~h}=38$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

| Syntax | LDIcond src, dst |
| :---: | :---: |
| Operation | If cond is true: $s r c \rightarrow d s t,$ |
|  | Else: $d s t$ is unchanged. |
| Operands | src general addressing modes (G): |
|  | 00 any CPU register 01 direct |
|  | 10 indirect |
|  | 11 immediate |
|  | $d s t$ any CPU register |

Encoding


## Description

Cycles
Status Bits

Mode Bit

If the condition is true, the srcoperand is loaded into the dstregister. otherwise, the dst register is unchanged. Regardless of the condition, the read of the src takes place. The dst and src operands are assumed to be signed integers.

The TMS320C3x provides 20 condition codes that can be used with this instruction (see Table 10-9 on page 10-13 for a list of condition mnemonics, condition codes, and flags). Note that an LDIU (load integer unconditionally) instruction is useful for loading R7-R0 without affecting the condition flags. Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7-RO) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.1

LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
V Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example <br> LDIZ *ARO++,R6

## Before Instruction:

$$
\text { ARO }=8098 \mathrm{FO}
$$

$$
\text { Data at } 8098 F O h=027 \mathrm{Ch}=636
$$

$$
\mathrm{R} 6=\mathrm{OFE} 2 \mathrm{~h}=4,066
$$

$$
\text { LUF LV UF N Z V C = } 0000000
$$

After Instruction:

$$
\mathrm{ARO}=8098 \mathrm{~F} 1 \mathrm{~h}
$$

$$
\text { Data at } 8098 \mathrm{FOh}=027 \mathrm{Ch}=636
$$

$$
\mathrm{R} 6=0 \mathrm{FE} 2 \mathrm{~h}=4,066
$$

$$
\text { LUF LV UF N Z V C = } 0
$$

## Note: Auxiliary Register Arithmetic

The test condition does not affect the auxiliary register arithmetic. (AR modification will always occur.)

| Syntax | LDII src, dst |
| :--- | :--- |
| Operation | Signal interlocked operation <br> $s r c \rightarrow d s t$ |
| Operands | src general addressing modes (G): |
|  | 01 direct |
| 100 indirect |  |
|  | dst any CPU register |

## Encoding



Description The src operand is loaded into the dst register. An interlocked operation is signaled over XF0 and XF1. The src and dst operands are assumed to be signed integers. Note that only the direct and indirect modes are allowed. Refer to Section 6.4 on page 6-12 for detailed description.

## Cycles

Status Bits

Mode Bit
Example
1 if XF $=0$ (See Section 6.4 on page 6-12)
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV Unaffected
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.
LDII @985Fh,R3

Before Instruction:
$D P=80$
$R 3=0 h$
Data at $80985 \mathrm{Fh}=0 \mathrm{DCh}$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$D P=80$
R3 $=0 \mathrm{DCH}$
Data at 80985Fh $=0 \mathrm{DCh}$
LUF LV UF N Z V C = 0000000000

| Syntax | LDI scr2, dst2 |
| :---: | :---: |
|  | \\|| LDI src1, dst1 |
| Operation | src2 $\rightarrow$ dst2 |
|  | \|| src1 $\rightarrow$ dst1 |
| Operands | src1 indirect ( disp $=0,1$, IRO, IR1) |
|  | dst1 register (Rn1, $0 \leq n 1 \leq 7)$ |
|  | src2 indirect ( ( isp $=0,1, \mathrm{IRO}, \mathrm{IR} 1$ ) |
|  | $d s t 2$ register ( $\mathrm{Rn} 2,0 \leq \mathrm{n} 2 \leq 7)$ |

## Encoding



| Description | T |
| :--- | :--- |
| Cycles | 1 |

Status Bits LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
$V$ Unaffected
C Unaffected
Mode Bit OVM Operation is not affected by OVM bit value.

## Example

```
LDI *-AR1(1),R7
LDI *AR7++(IRO),R1
```


## Before Instruction:

$A R 1=809826 \mathrm{~h}$
R7 = Oh
AR7 $=8098 \mathrm{C} 8 \mathrm{~h}$
$\mathrm{IRO}=10 \mathrm{~h}$
R1 = Oh
Data at $809825 \mathrm{~h}=0 \mathrm{FAh}=250$
Data at $8098 \mathrm{C} 8 \mathrm{~h}=2 \mathrm{EEh}=750$
LUF LV UF N Z V C = 0000000000
After Instruction:
AR1 $=809826 \mathrm{~h}$
R7 = $0 F A h=250$
AR7 $=8098 \mathrm{D} 8 \mathrm{~h}$
IRO = 10h
R1 $=02 E E h=750$
Data at $809825 \mathrm{~h}=0 \mathrm{FAh}=250$
Data at $8098 \mathrm{C} 8 \mathrm{~h}=2 \mathrm{EEh}=750$
LUF LV UF N Z V C = 000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | I\|LDI src2, dst1 <br> STI src3, dst2 |
| :--- | :--- | :--- |

## Operation

src2 $\rightarrow$ dst1
|| src3 $\rightarrow$ dst2
Operands $\quad$ src2 indirect (disp $=0,1, I R 0, \mid R 1$ )
dst1 register (Rn1, $0 \leq n 1 \leq 7$ )
src3 register (Rn2, $0 \leq n 2 \leq 7$ )
dst2 indirect (disp $=0,1$, IR0, IR1)
Encoding


## Description

An integer load and an integer store are performed in parallel. If src2 and dst2 point to the same location, src2 is read before the write to dst2.

Cycles
Status Bits

Mode Bit
1
LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
v Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example

$$
\begin{aligned}
& \text { LDI *-AR1 (1),R2 } \\
& \text { STI R7,*AR5++(IR0) }
\end{aligned}
$$

Before Instruction:
AR1 $=8098 E 7 \mathrm{~h}$
R2 = Oh
$R 7=35 \mathrm{~h}=53$
AR5 $=80982 \mathrm{Ch}$
IRO = 8h
Data at 8098E6h $=0 \mathrm{DCh}=220$
Data at $80982 \mathrm{Ch}=0 \mathrm{~h}$
LUF LV UF N Z V C = 0000000000
After Instruction:
AR1 $=8098 \mathrm{E} 7 \mathrm{~h}$
$R 2=0 D C h=220$
R7 $=35 \mathrm{~h}=53$
AR5 $=809834 \mathrm{~h}$
IRO = 8h
Data at $8098 E 6 \mathrm{~h}=0 \mathrm{DCh}=220$
Data at $80982 \mathrm{Ch}=35 \mathrm{~h}=53$
LUF LV UF N Z V C = 000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | LDM src, dst |
| :---: | :---: |
| Operation |  |
| Operands | src general addressing modes (G): |
|  | 00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ ) |
|  | 01 direct |
|  | 10 indirect |
|  | 11 immediate |
|  | $d s t$ register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ ) |

## Encoding


The mantissa field of the src operand is loaded into the mantissa field of the
$d s t$ register. The dst exponent field is not modified. The src and dst operands
are assumed to be floating-point numbers. If the src operand is from memory,
the entire memory contents are loaded as the mantissa. If immediate address-
ing mode is used, bits 15-12 of the instruction word are forced to 0 by the as-
sembler.
Cycles ..... 1
Status Bits LUF UnaffectedLV UnaffectedUF UnaffectedN UnaffectedZ UnaffectedV UnaffectedC Unaffected

Mode Bit
Example

OVM Operation is not affected by OVM bit value.
LDM 156.75,R2 (156.75 = 071CC00000h)

## Before Instruction:

R2 $=0 h$
LUF LV UF N Z V C = 0000000
After Instruction:

```
R2 \(=001 C C 00000 \mathrm{~h}=1.22460938 \mathrm{e}+00\)
LUF LV UF N Z V C = 0000000
```



## Description

## Cycles

Status Bits

Mode Bit
Example

This pseudo-op is an alternate form of the LDUI instruction, except that LDP is always in the immediate addressing mode. The src operand field contains the eight MSBs of the absolute 24-bit src address (essentially, only bits 23-16 of src are used). These eight bits are loaded into the eight LSBs of the data page pointer.

The eight LSBs of the pointer are used in direct addressing as a pointer to the page of data being addressed. There is a total of 256 pages, each page 64K words long. Bits 31-8 of the pointer are reserved and should be kept set to 0.
$-1$

LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
V Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.
LDP $8809900 \mathrm{~h}, \mathrm{DP}$
or
LDP 8809900h
Before Instruction:
$D P=65 h$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
DP = 80h
LUF LV UF N Z V C = 000000000

| Syntax | LOPOWER | (TMS320LC31 Only) |
| :--- | :--- | :--- |
| Operation | $H 1 / 16 \rightarrow \mathrm{H} 1$ |  |
| Operands | None |  |

## Encoding



## Description

Cycles
Status Bits

Mode Bit
Example

Device continues to execute instructions, but at the reduced rate of the CLKIN frequency divided by 16 (that is, in LOPOWER mode, an 'LC31 with a CLKIN frequency of 32 MHz will perform in the same way as a $2-\mathrm{MHz}$ 'LC31, which has an instruction cycle time of 1000 ns$)$. This allows for low-power operation.

The 'LC31 CPU slows down during the read phase of the LOPOWER instruction. To exit the LOPOWER power-down mode, invoke the MAXSPEED instruction (opcode $=10800000 \mathrm{~h}$ ). The 'LC31 resumes full-speed operation during the read phase of the MAXSPEED instruction.

Delayed Branch
Do not run the IDLE2 Instruction in the LOPOWER mode.

1
LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
$V$ Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.
LOPOWER ; The processor slows down operation to ; 1/16th of the H1 clock.

Syntax LSH count, dst

## Operation

If count $\geq 0$ :

$$
d s t \ll \text { count } \rightarrow d s t
$$

$$
\begin{aligned}
& \text { Else: } \\
& \quad d s t \gg \mid \text { count } \mid \rightarrow d s t
\end{aligned}
$$

## Operands

count general addressing modes (G):
00 any CPU register
01 direct
10 indirect
11 immediate
dst any CPU register

## Encoding

| 31 | 2423 |  | 1615 |
| :---: | :---: | :---: | :---: |
| $\begin{array}{lll} 1 & 1 \\ 0 & 0 & 0 \end{array}$ |  | G | dst |
|  |  |  |  |

## Description

The seven least significant bits of the count operand are used to generate the two's complement shift count. If the count operand is greater than 0 , the dst operand is left-shifted by the value of the countoperand. Low-order bits shifted in are 0 -filled, and high-order bits are shifted out through the carry (C) bit.

Logical left-shift:

$$
\mathrm{C} \leftarrow d s t \leftarrow 0
$$

If the count operand is less than 0 , the $d s t$ is right-shifted by the absolute value of the countoperand. The high-order bits of the dstoperand are 0 -filled as they are shifted to the right. Low-order bits are shifted out through the C bit.

Logical right-shift:

$$
0 \rightarrow d s t \rightarrow \mathrm{C}
$$

If the count operand is 0 , no shift is performed, and the $C$ bit is set to 0 . The count operand is assumed to be a signed integer, and the dst operand is assumed to be an unsigned integer.
Cycles ..... 1
Status Bits
Mode Bit
Example 1
LSH R4,R7
Before Instruction:

```
\(R 4=018 \mathrm{~h}=24\)
R7 = 02ACh
LUF LV UF N Z V C = \(\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}\)
```


## After Instruction:

$$
R 4=018 h=24
$$

$$
R 7=0 A C 000000 \mathrm{~h}
$$

$$
\text { LUF LV UF N Z } V \text { C }=0 \begin{array}{lllllll}
0 & 0 & 0 & 1 & 0 & 1 & 0
\end{array}
$$

## Example 2

LSH *-AR5(IR1),R5

## Before Instruction:

AR5 $=809908 \mathrm{~h}$
IRO = 4h
R5 $=0012 \mathrm{C} 00000 \mathrm{~h}$
Data at $809904 \mathrm{~h}=0$ FFFFFFFF4h $=-12$
LUF LV UF N Z V C = 000000000
After Instruction:
AR5 $=809908 \mathrm{~h}$
IRO = 4h
R5 $=0000012 \mathrm{COOh}$
Data at $809904 \mathrm{~h}=0$ FFFFFFFF4h $=-12$
LUF LV UF N Z V C = 0000000000

Syntax
Operation

Operands

LSH3 count, src, dst
If count $\geq 0$ :
src << count $\rightarrow$ dst
Else:
src >> |count $\mid \rightarrow d s t$
src three-operand addressing modes ( T ):
00 any CPU register
01 indirect (disp $=0,1$, IRO, IR1)
10 any CPU register
11 indirect (disp $=0,1$, IRO, IR1)
count three-operand addressing modes ( T ):
00 any CPU register
01 any CPU register
10 indirect (disp $=0,1$, IRO, IR1)
11 indirect (disp $=0,1$, IRO, IR1)
$d s t$ register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )

## Encoding



Description

The seven least significant bits of the count operand are used to generate the two's complement shift count.

If the count operand is greater than 0 , a copy of the src operand is left-shifted by the value of the count operand, and the result is written to the $d s t$. (The src is not changed.) Low-order bits shifted in are 0 -filled, and high-order bits are shifted out through the C (carry) bit.

Logical left-shift:

$$
C \leftarrow s r c \leftarrow 0
$$

If the count operand is less than 0 , the src operand is right-shifted by the absolute value of the count operand. The high-order bits of the dst operand are 0 filled as they are shifted to the right. Low-order bits are shifted out through the Cbit.

Logical right-shift:

$$
0 \rightarrow s r c \rightarrow C
$$

If the count operand is 0 , no shift is performed, and the $C$ bit is set to 0 . The count operand is assumed to be a signed integer. The src and dst operands are assumed to be unsigned integers.
Cycles ..... 1
Status Bits
Mode Bit OVM Operation is not affected by OVM bit value.
Example 1 LSH3 R4,R7,R2Before Instruction:
$R 4=018 \mathrm{~h}=24$
R7 = 02ACh

$$
\text { R2 }=0 \mathrm{~h}
$$

$$
\text { LUF LV UF N Z V C = } 00000
$$

After Instruction:

$$
R 4=018 h=24
$$

R7 = 02ACh

$$
R 2=0 A C 000000 \mathrm{~h}
$$

$$
\text { LUF LV UF N Z V C = } 0
$$

## Example 2

LSH3 *-AR4(IR1),R5,R3
Before Instruction:
AR4 $=809908 \mathrm{~h}$
IR1 = 4h
R5 $=012 \mathrm{C} 00000 \mathrm{~h}$
R3 $=0 h$
Data at $809904 \mathrm{~h}=0$ FFFFFFFF4h $=-12$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

## After Instruction:

AR4 $=809908 \mathrm{~h}$
$\mathrm{IR} 1=4 \mathrm{~h}$
R5 $=012 \mathrm{C} 00000 \mathrm{~h}$
R3 $=0000012 \mathrm{COOh}$
Data at $809904 \mathrm{~h}=0$ FFFFFFFF4h $=-12$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | LSH3 count, src2, dst1 \|| STI src3, dst2 |
| :---: | :---: |
| Operation | ```If count }\geq0\mathrm{ : src2 << count }->\mathrm{ dst1 Else: src2 >> \|count | }->\mathrm{ dst1 | src3 }->\mathrm{ dst2``` |
| Operands | $\begin{aligned} & \text { count register (Rn1, } 0 \leq n 1 \leq 7 \text { ) } \\ & \text { src1 } \\ & \text { indirect (disp }=0,1, \text { IR0, IR1) } \\ & d s t 1 \end{aligned} \text { register (Rn3, } 0 \leq n 3 \leq 7 \text { ) }$ |

## Encoding



## Description

The seven least significant bits of the count operand are used to generate the two's complement shift count.

If the count operand is greater than 0 , a copy of the src2 operand is left-shifted by the value of the count operand, and the result is written to the dst1. (The src2 is not changed.) Low-order bits shifted in are 0 -filled, and high-order bits are shifted out through the C (carry) bit.

Logical left-shift:

$$
C \leftarrow s r c 2 \leftarrow 0
$$

If the count operand is less than 0 , the src2 operand is right-shifted by the absolute value of the count operand. The high-order bits of the dst operand are 0 -filled as they are shifted to the right. Low-order bits are shifted out through the $C$ (carry bit).

Logical right-shift:

$$
0 \rightarrow \operatorname{src} 2 \rightarrow C
$$

If the count operand is 0 , no shift is performed, and the carry bit is set to 0 .
The count operand is assumed to be a seven-bit signed integer, and the src2 and dst1 operands are assumed to be unsigned integers. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (LSH3) writes to the same register, STI accepts as input the contents of the register before it is modified by the LSH3.

If src2 and dst2 point to the same location, src2 is read before the write to dst2.
Cycles ..... 1
Status Bits
Mode BitThese condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output.
Z $\quad 1$ if a 0 output is generated; 0 otherwise
V 0C Set to the value of the last bit shifted out. 0 for a shift count of 0.
OVM Operation is affected by OVM bit value.
Example 1
LSH3 R2,*++AR3(1),R0
STI R4,*-AR5
Before Instruction:
$\mathrm{R} 2=18 \mathrm{~h}=24$
AR3 $=8098 \mathrm{C} 2 \mathrm{~h}$
RO $=0 \mathrm{~h}$
R4 $=0 \mathrm{DCh}=220$
AR5 = 8098A3h
Data at 8098C3h $=0 \mathrm{ACh}$
Data at 8098A2h $=0 \mathrm{~h}$
LUF LV UF N Z V C = 0000000000
After Instruction:
$R 2=18 \mathrm{~h}=24$
AR3 $=8098 \mathrm{C} 3 \mathrm{~h}$
R0 = OAC000000h
R4 $=0 \mathrm{DCh}=220$
AR5 = 8098A3h
Data at 8098C3h $=0 A C h$
Data at $8098 A 2 h=0 D C h=220$
LUF LV UF N Z V C = 0000010010

## Example 2

$$
\begin{array}{ll}
\text { LSH3 } & \text { R7, *AR2-- (1), R2 } \\
\text { STI } & \text { R0, *+AR0 (1) }
\end{array}
$$

Before Instruction:
R7 $=0$ FFFFFFFF4h $=-12$
AR2 $=809863 \mathrm{~h}$
R2 $=0 \mathrm{~h}$
$R 0=12 C h=300$
ARO = 8098B7h
Data at $809863 \mathrm{~h}=2 \mathrm{C} 000000 \mathrm{~h}$
Data at 8098B8h $=0 \mathrm{~h}$
LUF LV UF N Z V C = 000000000
After Instruction:
R7 = 0FFFFFFFF4h $=-12$
AR2 $=809862 \mathrm{~h}$
R2 $=2 \mathrm{COOOh}$
$R 0=12 C h=300$
AR0 $=8098 \mathrm{~B} 7 \mathrm{~h}$
Data at $809863 \mathrm{~h}=2 \mathrm{C} 000000 \mathrm{~h}$
Data at $8098 \mathrm{B8h}=12 \mathrm{Ch}=300$
LUF LV UF N Z V C = 0000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

## Syntax MAXSPEED

## Operation <br> H1/16 $\rightarrow$ H1

Operands
None

## Encoding



## Description

Status Bits

Mode Bit
Example

Exits LOPOWER power-down mode (invoked by LOPOWER instruction with opcode 10800001h). The 'LC31 resumes full-speed operation during the read phase of the MAXSPEED instruction.

## Cycles <br> 1

| LUF | Unaffected |
| :--- | :--- |
| LV | Unaffected |
| UF | Unaffected |
| $\mathbf{N}$ | Unaffected |
| $\mathbf{Z}$ | Unaffected |
| $\mathbf{V}$ | Unaffected |
| $\mathbf{C}$ | Unaffected |

OVM Operation is not affected by OVM bit value.
MAXSPEED ; The processor resumes full-speed operation.

| Syntax | MPYF $s r c, d s t$ |  |
| :--- | :--- | :---: |
| Operation | $d s t \times s r c \rightarrow d s t$ |  |
| Operands | $s r c$ general addressing modes (G): |  |
|  | $00 \quad$ register $(R n, 0 \leq n \leq 7)$ |  |
|  | $01 \quad$ direct |  |
|  | 10 indirect |  |
|  | $11 \quad$ immediate |  |
|  | dst register $(R n, 0 \leq n \leq 7)$ |  |

## Encoding



Description

Cycles
Status Bits

Mode Bit
Example

The product of the $d s t$ and src operands is loaded into the dst register. The src operand is assumed to be a single-precision floating-point number, and the dst operand is an extended-precision floating-point number.

These condition flags are modified only if the destination register is R7-R0.
LUF 1 if a floating-point underflow occurs; unchanged otherwise
LV 1 if a floating-point overflow occurs; unchanged otherwise
UF $\quad 1$ if a floating-point underflow occurs; 0 otherwise
$\mathbf{N} \quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.
MPYF RO,R2
Before Instruction:
$R 0=070 \mathrm{C} 800000 \mathrm{~h}=1.4050 \mathrm{e}+02$
$R 2=034 \mathrm{C} 200000 \mathrm{~h}=1.27578125 \mathrm{e}+01$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$R 0=070 \mathrm{C} 800000 \mathrm{~h}=1.4050 \mathrm{e}+02$
$R 2=0 A 600 F 2000 \mathrm{~h}=1.79247266 \mathrm{e}+03$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$

Syntax
Operation
Operands
src1 three-operand addressing modes (T):
00 register (Rn1, $0 \leq n 1 \leq 7)$
01 indirect (disp $=0,1$, IRO, IR1)
10 register (Rn1, $0 \leq n 1 \leq 7$ )
11 indirect (disp $=0,1$, IR0, IR1)
src2 three-operand addressing modes ( T ):
00 register (Rn2, $0 \leq \mathrm{n} 2 \leq 7)$
01 register (Rn2, $0 \leq n 2 \leq 7$ )
10 indirect (disp $=0,1$, IR0, IR1)
11 indirect (disp $=0,1$, IR0, IR1)
$d s t$ register $(R n, 0 \leq n \leq 7)$

## Encoding



Description

Cycles
Status Bits

Mode Bit

The product of the src1 and src2 operands is loaded into the dst register. The src1 and src2 operands are assumed to be single-precision floating-point numbers, and the dstoperand is an extended-precision floating-point number.

## 1

These condition flags are modified only if the destination register is R7-R0.
LUF 1 if a floating-point underflow occurs; unchanged otherwise
LV $\quad 1$ if a floating-point overflow occurs; unchanged otherwise
UF $\quad 1$ if a floating-point underflow occurs; 0 otherwise
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example 1

Example 2

MPYF3 R0,R7,R1

## Before Instruction:

$R 0=057 \mathrm{~B} 400000 \mathrm{~h}=6.281250 \mathrm{e}+01$
$R 7=0733 C 00000 \mathrm{~h}=1.79750 \mathrm{e}+02$
R1 $=0 \mathrm{~h}$
LUF LV UF N Z V C = $0 \begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

## After Instruction:

$R 0=057 \mathrm{~B} 400000 \mathrm{~h}=6.281250 \mathrm{e}+01$
$R 7=0733 \mathrm{C} 00000 \mathrm{~h}=1.79750 \mathrm{e}+02$
$R 1=0 D 306 A 3000 \mathrm{~h}=1.12905469 \mathrm{e}+04$
LUF LV UF N Z V C $=0 \begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
MPYF3 *+AR2 (IRO) , R7, R2
or
MPYF3 R7,*+AR2(IR0),R2

## Before Instruction:

AR2 $=809800 \mathrm{~h}$
IRO = 12Ah
$R 7=057 B 400000 \mathrm{~h}=6.281250 \mathrm{e}+01$
$\mathrm{R} 2=0 \mathrm{~h}$
Data at $80992 \mathrm{Ah}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
LUF LV UF N Z V C = $0 \begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$A R 2=809800 \mathrm{~h}$
$\mathrm{IRO}=12 \mathrm{Ah}$
R7 $=057 \mathrm{~B} 400000 \mathrm{~h}=6.281250 \mathrm{e}+01$
$\mathrm{R} 2=0 \mathrm{D} 09 \mathrm{E} 4 \mathrm{~A} 000 \mathrm{~h}=8.82515625 \mathrm{e}+03$
Data at $80992 \mathrm{Ah}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
LUF LV UF N Z V C = 000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

Syntax

Operation

Operands
sccA srcB
srcC srcD
dst1 register (d1): $0=$ RO $1=$ R1
$d s t 2$ register (d2): 0 = R2 $1=\mathrm{R} 3$
src1 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7)$
src2 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )
src3 indirect (disp $=0,1$, IRO, IR1)
src4 indirect (disp $=0,1, \mathrm{IRO}, \mathrm{IR} 1)$
$P \quad$ parallel addressing modes $(0 \leq P \leq 3)$
Operation (P Field)
$00 \quad \operatorname{src} 3 \times \operatorname{src} 4, \operatorname{src} 1+\operatorname{src} 2$
$01 \quad \operatorname{src} 3 \times \operatorname{src} 1, \operatorname{src} 4+\operatorname{src} 2$
$10 \operatorname{src} 1 \times \operatorname{src} 2, \operatorname{src} 3+\operatorname{src} 4$
$11 \operatorname{src} 3 \times \operatorname{src} 1, \operatorname{src} 2+\operatorname{src} 4$
Encoding


A floating-point multiplication and a floating-point addition are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (MPYF3) reads from a register and the operation being performed in parallel (ADDF3) writes to the same register, then MPYF3 accepts as input the contents of the register before it is modified by the ADDF3.

Any combination of addressing modes can be coded for the four possible source operands as long as two are coded as indirect and two are register. The assignment of the source operands srcA - srcD to the src1-src4 fields varies, depending on the combination of addressing modes used, and the $P$ field is encoded accordingly.

If $s r c 2$ and dst2 point to the same location, src2 is read before the write to dst2.

## Cycles

Status Bits

Mode Bit
Example

1

These condition flags are modified only if the destination register is R7-R0.
LUF 1 if a floating-point underflow occurs; unchanged otherwise
LV 1 if a floating-point overflow occurs; unchanged otherwise
UF $\quad 1$ if a floating-point underflow occurs; 0 otherwise
N 0
Z 0
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.
|| ADDF3 R5,R7,R3
Before Instruction:
AR5 $=8098 \mathrm{C} 5 \mathrm{~h}$
$A R 1=8098 A 8 \mathrm{~h}$
$I R 0=4 h$
$R 0=0 h$
$R 5=0733 C 00000 \mathrm{~h}=1.79750 \mathrm{e}+02$
$R 7=070 C 800000 \mathrm{~h}=1.4050 \mathrm{e}+02$
R3 $=0 \mathrm{~h}$
Data at $8098 \mathrm{C} 5 \mathrm{~h}=34 \mathrm{C} 0000 \mathrm{~h}=1.2750 \mathrm{e}+01$
Data at $8098 A 4 h=1110000 \mathrm{~h}=2.265625 e+00$
LUF LV UF N Z V C = 000000000
Note: Cycle Count
See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

## After Instruction:

$$
\begin{aligned}
& A R 5=8098 C 6 h \\
& A R 1=8098 A 4 \mathrm{~h} \\
& I R 0=4 \mathrm{~h} \\
& R 0=0467180000 \mathrm{~h}=2.88867188 \mathrm{e}+01 \\
& R 5=0733 C 00000 \mathrm{~h}=1.79750 \mathrm{e}+02 \\
& \mathrm{R} 7=070 \mathrm{C} 800000 \mathrm{~h}=1.4050 \mathrm{e}+02 \\
& R 3=0820200000 \mathrm{~h}=3.20250 \mathrm{e}+02 \\
& \text { Data at } 8098 C 5 \mathrm{~h}=34 \mathrm{C} 0000 \mathrm{~h}=1.2750 \mathrm{e}+01 \\
& \text { Data at } 8098 A 4 \mathrm{~h}=1110000 \mathrm{~h}=2.265625 \mathrm{e}+00 \\
& \text { LUF LV UF N Z V C }=000000000
\end{aligned}
$$

| Syntax |  | MPYF3 src2, src1, dst STF src3, dst2 |
| :---: | :---: | :---: |
| Operation |  | $\begin{aligned} & \operatorname{src1} \times \operatorname{src2} \rightarrow d s t 1 \\ & \text { src3 } \rightarrow d s t 2 \end{aligned}$ |
| Operands | src1 | register ( $\mathrm{Rn} 1,0 \leq n 1 \leq 7$ ) |
|  | src2 | indirect (disp $=0,1$, IR0, IR1) |
|  | dst1 | register (Rn3, $0 \leq n 3 \leq 7$ ) |
|  | src3 | register (Rn4, $0 \leq n 4 \leq 7)$ |
|  | dst2 | indirect (disp $=0,1$, IR $0, ~ I R 1)$ |

Encoding


## Cycles <br> 1

## Description

Status Bits

Mode Bit

A floating-point multiplication and a floating-point store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (MPYF3) writes to a register and the operation being performed in parallel (STF) reads from the same register, the STF accepts as input the contents of the register before it is modified by the MPYF3.

If $s r c 2$ and dst2 point to the same location, $s r c 2$ is read before the write to $d s t 2$.

These condition flags are modified only if the destination register is R7-R0.
LUF 1 if a floating-point underflow occurs; 0 unchanged otherwise
LV 1 if a floating-point overflow occurs; unchanged otherwise
UF $\quad 1$ if a floating-point underflow occurs; 0 otherwise
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example

```
    MPYF3 *-AR2(1),R7,R0
    STF R3,*ARO-- (IRO)
```


## Before Instruction:

AR2 $=80982 \mathrm{Bh}$
$R 7=057 \mathrm{~B} 400000 \mathrm{~h}=6.281250 \mathrm{e}+01$
R0 $=0 h$
$R 3=086 B 280000 \mathrm{~h}=4.7031250 \mathrm{e}+02$
ARO = 809860h
IRO = 8h
Data at $80982 A h=70 C 8000 h=1.4050 e+02$
Data at $809860 \mathrm{~h}=0 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

## After Instruction:

$A R 2=80982 \mathrm{Bh}$
$\mathrm{R7}=057 \mathrm{~B} 400000 \mathrm{~h}=6.281250 \mathrm{e}+01$
$R 0=0 D 09 E 4 A 000 \mathrm{~h}=8.82515625 \mathrm{e}+03$
$R 3=086 B 280000 \mathrm{~h}=4.7031250 \mathrm{e}+02$
ARO $=809858 \mathrm{~h}$
IRO = 8h
Data at $80982 A h=70 C 8000 h=1.4050 e+02$
Data at $809860 \mathrm{~h}=86 \mathrm{~B} 280000 \mathrm{~h}=4.7031250 \mathrm{e}+02$
LUF LV UF N Z V C = 000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

Syntax $\quad \|$| MPYF3 | $\operatorname{srcA}, \operatorname{srcB}, d s t 1$ |
| :--- | :--- | :--- |
| SUBF3 | $s r c C, s r c D, d s t 2$ |

Operation

Operands
|| SUBF3 srcC, srcD, dst2

$$
\begin{aligned}
& \operatorname{srcA} \times \operatorname{srcB} \rightarrow d s t 1 \\
& \| \\
& \operatorname{src} D-\operatorname{src} C \rightarrow d s t 2
\end{aligned}
$$

dst1 register (d1):
$0=R 0$
$1=\mathrm{R} 1$
$d s t 2$ register (d2):
0 = R2
$1=\mathrm{R} 3$
src1 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7)$
src2 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )
src3 indirect (disp $=0,1, \mathrm{IRO}, \mathrm{IR} 1)$
src4 indirect (disp $=0,1, \mathrm{IRO}, \mathrm{IR} 1)$
$\mathrm{P} \quad$ parallel addressing modes $(0 \leq \mathrm{P} \leq 3)$
Operation (P Field)

| 00 | $s r c 3 \times s r c 4, s r c 1-s r c 2$ |
| :--- | :--- |
| 01 | $s r c 3 \times s r c 1, s r c 4-s r c 2$ |
| 10 | $s r c 1 \times s r c 2, s r c 3-s r c 4$ |
| 11 | $s r c 3 \times s r c 1, s r c 2-s r c 4$ |

Encoding


Description
A floating-point multiplication and a floating-point subtraction are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (MPYF3) reads from a register and the operation being performed in parallel (SUBF3) writes to the same register, MPYF3 accepts as input the contents of the register before it is modified by the SUBF3.

Any combination of addressing modes can be coded for the four possible source operands as long as two are coded as indirect and two are coded register. The assignment of the source operands srcA - srcD to the src1-src4 fields varies, depending on the combination of addressing modes used, and the $P$ field is encoded accordingly.

## Cycles

Status Bits

Mode Bit
Example

1
These condition flags are modified only if the destination register is R7-R0.
LUF 1 if a floating-point underflow occurs; unchanged otherwise
LV 1 if a floating-point overflow occurs; unchanged otherwise
UF 1 if a floating-point underflow occurs; 0 otherwise
N 0
Z 0
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.

```
    MPYF3 R5,*++AR7(IR1),R0
    || SUBF3 R7,*AR3--(1),R2
or
    MPYF3 *++AR7(IR1), R5,R0
    SUBF3 R7,*AR3--(1),R2
```

Before Instruction:
$R 5=034 \mathrm{C} 000000 \mathrm{~h}=1.2750 \mathrm{e}+01$
AR7 $=809904 \mathrm{~h}$
$\mathrm{IR1}=8 \mathrm{~h}$
R0 $=0 \mathrm{~h}$
$R 7=0733 C 00000 \mathrm{~h}=1.79750 \mathrm{e}+02$
AR3 $=8098 \mathrm{~B} 2 \mathrm{~h}$
R2 $=0 \mathrm{~h}$
Data at $80990 \mathrm{Ch}=1110000 \mathrm{~h}=2.250 \mathrm{e}+00$
Data at $8098 \mathrm{~B} 2 \mathrm{~h}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
LUF LV UF N Z V C = 0000000000

## After Instruction:

$$
\begin{aligned}
& \mathrm{R} 5=034 \mathrm{C} 000000 \mathrm{~h}=1.2750 \mathrm{e}+01 \\
& \mathrm{AR} 7=80990 \mathrm{Ch} \\
& \mathrm{IR} 1=8 \mathrm{~h} \\
& \mathrm{R} 0=0467180000 \mathrm{~h}=2.88867188 \mathrm{e}+01 \\
& \mathrm{R} 7=0733 \mathrm{C} 00000 \mathrm{~h}=1.79750 \mathrm{e}+02 \\
& \mathrm{AR} 3=8098 \mathrm{~B} 1 \mathrm{~h} \\
& \mathrm{R} 2=05 \mathrm{E} 3000000 \mathrm{~h}=-3.9250 \mathrm{e}+01 \\
& \text { Data at } 80990 \mathrm{Ch}=1110000 \mathrm{~h}=2.250 \mathrm{e}+00 \\
& \text { Data at } 8098 B 2 \mathrm{~h}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02 \\
& \text { LUF LV UF N Z V C }=00000000
\end{aligned}
$$

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

Syntax
Operation
Operands

MPYI src, dst
$d s t \times s r c \rightarrow d s t$
src general addressing modes (G):
00 any CPU register
01 direct
10 indirect
11 immediate
dst any CPU register

## Encoding



Description

Status Bits

Mode Bit
Example

## Cycles

The product of the dst and src operands is loaded into the dst register. The src and dst operands, when read, are assumed to be 24-bit signed integers. The result is assumed to be a 48-bit signed integer. The output to the dst register is the 32 least significant bits of the result.

Integer overflow occurs when any of the most significant 16 bits of the 48-bit result differs from the most significant bit of the 32-bit output value.

1

These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C Unaffected
OVM Operation is affected by OVM bit value.
MPYI R1,R5

## Before Instruction:

$R 1=000033 C 251 \mathrm{~h}=3,392,081$
R5 $=000078 \mathrm{~B} 600 \mathrm{~h}=7,910,912$
LUF LV UF N Z V C = 0000000000
After Instruction:
$R 1=000033 \mathrm{C} 251 \mathrm{~h}=3,392,081$
$R 5=00 E 21 D 9600 h=-501,377,536$
LUF LV UF N Z V C = $0 \begin{array}{llllll}0 & 0 & 1 & 0 & 1 & 0\end{array}$

| Syntax | MPYI3 src2, src1, dst |
| :--- | :--- |
| Operation | src1 $\times$ src2 $\rightarrow$ dst |
| Operands | src1 three-operand addressing modes (T): |
| 00 any CPU register |  |
| 01 indirect (disp $=0,1$, IRO, IR1) |  |
| 10 any CPU register |  |
| 11 indirect (disp $=0,1$, IR0, IR1) |  |
|  | src2 three-operand addressing modes (T): |
| 00 any CPU register |  |
| 01 any CPU register |  |
| 10 indirect (disp $=0,1$, IR0, IR1) |  |
|  | 11 indirect (disp $=0,1$, IRO, IR1) |
|  | dst register (Rn, $0 \leq n \leq 27)$ |

## Encoding



| Description | The product of the src1 and src2 operands is loaded into the dst register. The src1 and src2 operands are assumed to be 24-bit signed integers. The result is assumed to be a signed 48 -bit integer. The output to the dst register is the 32 least significant bits of the result. <br> Integer overflow occurs when any of the most significant 16 bits of the 48-bit result differs from the most significant bit of the 32-bit output value. |
| :---: | :---: |
| Cycles | 1 |
| Status Bits | These condition flags are modified only if the destination register is R7-R0. |
|  | LUF Unaffected |
|  | LV 1 if an integer overflow occurs; unchanged otherwise |
|  | UF 0 |
|  | N $\quad 1$ if a negative result is generated; 0 otherwise |
|  | Z $\quad 1$ if a 0 result is generated; 0 otherwise |
|  | $V 11$ if an integer overflow occurs; 0 otherwise |
|  | C Unaffected |
| Mode Bit | OVM Operation is affected by OVM bit value. |

## Example 1

Example 2 MPYI3 *--AR4 (IR0),R2,R7

## Before Instruction:

AR4 $=8099$ F8h
IRO = 8h
$R 2=0 C 8 h=200$
R7 = Oh
Data at $8099 F 0 \mathrm{~h}=32 \mathrm{~h}=50$
LUF LV UF N Z V C = 000000000
After Instruction:
AR4 $=8099$ FOh
IRO = 8h
$\mathrm{R} 2=0 \mathrm{C} 8 \mathrm{~h}=200$
$R 7=02710 \mathrm{~h}=10,000$
Data at $8099 F 0 \mathrm{~h}=32 \mathrm{~h}=50$
LUF LV UF N Z V C = 0000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

## Syntax

Operation
MPYI3 srcA, srcB, dst1
|| ADDI3 srcC, srcD, dst2

Operands

$$
\begin{aligned}
& \operatorname{srcA} \times \operatorname{src} B \rightarrow d s t 1 \\
& \| \\
& \operatorname{src} D+\operatorname{src} C \rightarrow d s t 2
\end{aligned}
$$

```
srcA
srcB Any two indirect (disp = 0,1,IR0,IR1)
srcC Any two register (0\leqRn\leq7)
srcD
dst1 register (d1):
O=RO
1=R1
```

dst2 register (d2):
$0=$ R2
1 = R3
src1 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )
src2 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )
src3 indirect (disp $=0,1, \mid R 0, I R 1)$
src4 indirect (disp $=0,1$, IRO, IR1)
$P \quad$ parallel addressing modes ( $0 \leq P \leq 3$ )
Operation (P Field)

| 00 | $s r c 3 \times s r c 4, s r c 1+s r c 2$ |
| :--- | :--- |
| 01 | $s r c 3 \times s r c 1, s r c 4+s r c 2$ |
| 10 | $s r c 1 \times s r c 2, s r c 3+s r c 4$ |
| 11 | $s r c 3 \times s r c 1, s r c 2+s r c 4$ |

Encoding


Description
An integer multiplication and an integer addition are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (MPYI3) reads from a register and the operation being performed in parallel (ADDI3) writes to the same register, then MPY|3 accepts as input the contents of the register before it is modified by the ADDI3.

Any combination of addressing modes can be coded for the four possible source operands as long as two are coded as indirect and two are coded as register. The assignment of the source operands srcA-srcD to the src1 - src4 fields varies, depending on the combination of addressing modes used, and the $P$ field is encoded accordingly. To simplify processing when the order is not significant, the assembler may change the order of operands in commutative operations.

## Cycles <br> 1

## Status Bits These condition flags are modified only if the destination register is R7-R0. <br> LUF Unaffected <br> LV 1 if an integer overflow occurs; unchanged otherwise <br> UF 0 <br> N 0 <br> Z 0 <br> V 1 if an integer overflow occurs; 0 otherwise <br> C Unaffected <br> Mode Bit <br> OVM Operation is affected by OVM bit value. <br> Example <br> ```MPYI3 R7,R4,R0 \\ || ADDI3 *-AR3,*AR5--(1),R3```

## Before Instruction:

$R 7=14 h=20$
$R 4=64 h=100$
RO $=0 h$
AR3 $=80981 \mathrm{Fh}$
AR5 $=80996 \mathrm{Eh}$
R3 $=0 h$
Data at 80981Eh $=0$ FFFFFFCBh $=-53$
Data at 80996Eh $=35 \mathrm{~h}=53$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$

## After Instruction:

$$
R 7=14 h=20
$$

$$
R 4=64 h=100
$$

$$
\mathrm{RO}=07 \mathrm{DOh}=2000
$$

$$
\text { AR3 }=80981 \mathrm{Fh}
$$

$$
\text { AR5 }=80996 \mathrm{Dh}
$$

R3 = Oh

$$
\text { Data at } 80981 \text { Eh }=0 \text { FFFFFFCBh }=-53
$$

Data at $80996 \mathrm{Eh}=35 \mathrm{~h}=53$

```
LUF LV UF N Z V C = 0 0 0 0 0 0 0
```


## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.


## Example

```
MPYI3 *++ARO(1),R5,R7
    STI R2,*-AR3(1)
```


## Before Instruction:

ARO $=80995 \mathrm{Ah}$
$\mathrm{R} 5=32 \mathrm{~h}=50$
R7 = Oh
R2 $=0 \mathrm{DCh}=220$
AR3 $=80982 \mathrm{Fh}$
Data at $80995 \mathrm{Bh}=0 \mathrm{C} 8 \mathrm{~h}=200$
Data at 80982Eh $=0 \mathrm{~h}$
LUF LV UF N Z V C $=0 \begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$A R 0=80995 B h$
$\mathrm{R} 5=32 \mathrm{~h}=50$
$R 7=2710 \mathrm{~h}=10000$
R2 $=0 \mathrm{DCh}=220$
AR3 $=80982 \mathrm{Fh}$
Data at $80995 \mathrm{Bh}=0 \mathrm{C} 8 \mathrm{~h}=200$
Data at 80982Eh $=0 \mathrm{DCh}=220$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

## Syntax

Operation

Operands

MPYI3 srcA, srcB, dst1
|| SUBI3 srcC, srcD, dst2
$\operatorname{src} A \times \operatorname{src} B \rightarrow d s t 1$
|| srcD-srcC $\rightarrow d s t 2$
srcA srcB srcC srcD
dst1 register (d1):

$$
0=R 0
$$

$$
1=\mathrm{R} 1
$$

dst2 register (d2):
0 = R2
$1=$ R3

| src1 | register | $(R n, 0 \leq n \leq 7)$ |
| :---: | :---: | :--- |
| src2 | register | $(R n, 0 \leq n \leq 7)$ |
| src3 | indirect | $($ disp $=0,1$, IRO, IR1) |
| src4 | indirect | (disp $=0,1$, IRO, IR1) |

$\mathrm{P} \quad$ parallel addressing modes $(0 \leq \mathrm{P} \leq 3)$
Operation (P Field)

$$
\begin{array}{ll}
00 & s r c 3 \times s r c 4, s r c 1-s r c 2 \\
01 & s r c 3 \times s r c 1, s r c 4-s r c 2 \\
10 & s r c 1 \times s r c 2, s r c 3-s r c 4 \\
11 & s r c 3 \times s r c 1, s r c 2-s r c 4
\end{array}
$$

## Encoding



An integer multiplication and an integer subtraction are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (MPYI3) reads from a register and the operation being performed in parallel (SUBI3) writes to the same register, MPYI3 accepts as input the contents of the register before it is modified by the SUBI3.

Any combination of addressing modes can be coded for the four possible source operands as long as two are coded as indirect and two are coded as register. The assignment of the source operands srcA - srcD to the src1-src4 fields varies, depending on the combination of addressing modes used, and the P field is encoded accordingly. To simplify processing when the order is not significant, the assembler may change the order of operands in commutative operations.

Integer overflow occurs when any of the most significant 16 bits of the 48 -bit result differs from the most significant bit of the 32-bit output value.

## Cycles

Status Bits

Mode Bit
Example

1
These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 1 if an integer underflow occurs; 0 otherwise
N 0
Z 0
V 1 if an integer overflow occurs; 0 otherwise
C Unaffected
OVM Operation is affected by OVM bit value.

```
    MPYI3 R2,*++ARO(1),R0
    ||SUBI3 *AR5--(IR1),R4,R2
or
```

        MPYI3 *++ARO(1),R2,RO
    | SUBI3 *AR5--(IR1),R4,R2
    
## Before Instruction:

$\mathrm{R} 2=32 \mathrm{~h}=50$
$A R O=8098 E 3 h$
RO = Oh
AR5 $=8099$ FCh
$\mathrm{IR} 1=0 \mathrm{Ch}$
R4 $=07 \mathrm{DOh}=2000$
Data at $8098 \mathrm{E} 4 \mathrm{~h}=62 \mathrm{~h}=98$
Data at $8099 \mathrm{FCh}=4 \mathrm{BOh}=1200$
LUF LV UF N Z V C = 0 0 0 0 0 0

After Instruction:
$\mathrm{R} 2=320 \mathrm{~h}=800$
$A R O=8098 E 4 h$
$R 0=01324 \mathrm{~h}=4900$
AR5 $=8099$ FOh
lR1 = 0Ch
R4 $=07 \mathrm{DOh}=2000$
Data at $8098 \mathrm{E} 4 \mathrm{~h}=62 \mathrm{~h}=98$
Data at $8099 F C h=4 B 0 h=1200$
LUF LV UF N Z V C = 0000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.
Syntax NEGB $s r c, d s t$
Operation

$$
0-s r c-C \rightarrow d s t
$$

Operands src general addressing modes (G):
00 any CPU register
01 direct
10 indirect
11 immediate
dst any CPU register
Encoding

Description
Cycles

## 1

Status BitsMode BitExample
The difference of the $0, s r c$, and C operands is loaded into the dstregister. The $d s t$ and $s r c$ are assumed to be signed integers.
These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N 1 if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C 1 if a borrow occurs; 0 otherwise
OVM Operation is affected by OVM bit value.
NEGB R5,R7
Before Instruction:
R5 $=0$ FFFFFFCBh $=-53$
R7 $=0 \mathrm{~h}$
LUF LV UF N Z V C = 0 0 0 0 0 0
After Instruction:
R5 $=0$ FFFFFFFCBh $=-53$
R7 $=34 \mathrm{~h}=52$
LUF LV UF N Z V C = 00000001
Syntax NEGF src, dst
Operation

$$
0-s r c \rightarrow d s t
$$

Operands
src general addressing modes (G):
00 register (Rn, $0 \leq \mathrm{n} \leq 7$ )
01 direct
10 indirect
11 immediate
$d s t$ register (Rn, $0 \leq \mathrm{n} \leq 7)$
Encoding

Description
CyclesStatus BitsMode BitExample

The difference of the 0 and src operands is loaded into the dst register. The $d s t$ and src operands are assumed to be floating-point numbers.

1
These condition flags are modified only if the destination register is R7-R0.
LUF 1 if a floating-point underflow occurs; unchanged otherwise
LV 1 if a floating-point overflow occurs; unchanged otherwise
UF $\quad 1$ if a floating-point underflow occurs; 0 otherwise
$\mathbf{N} \quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected

OVM Operation is affected by OVM bit value.
NEGF *++AR3(2),R1
Before Instruction:
AR3 $=809800 \mathrm{~h}$
$R 1=057 \mathrm{~B} 400025 \mathrm{~h}=6.28125006 \mathrm{e}+01$
Data at $809802 \mathrm{~h}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
AR3 $=809802 \mathrm{~h}$
R1 $=07 \mathrm{~F} 3800000 \mathrm{~h}=-1.4050 \mathrm{e}+02$
Data at $809802 \mathrm{~h}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
LUF LV UF N Z V C = 000000000
SyntaxNEGF src2, dst1|| STF src3, dst2
Operation
$0-\operatorname{src} 2 \rightarrow d s t 1$

$$
\| \quad \text { src3 } \rightarrow d s t 2
$$Operandssrc2 indirect (disp $=0,1$, IR0, IR1)dst1 register (Rn1, $0 \leq n 1 \leq 7$ )src3 register (Rn2, $0 \leq n 2 \leq 7$ )

$$
\text { dst2 indirect (disp }=0,1, \text { IR0, IR1) }
$$

Encoding


Description

## Cycles

Status Bits

Mode Bit

A floating-point negation and a floating-point store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STF) reads from a register and the operation being performed in parallel (NEGF) writes to the same register, STF accepts as input the contents of the register before it is modified by the NEGF.

If $s r c 2$ and $d s t 2$ point to the same location, src2 is read before the write to $d s t 2$. 1

These condition flags are modified only if the destination register is R7-RO.
LUF 1 if a floating-point underflow occurs; 0 unchanged otherwise
LV 1 if a floating-point overflow occurs; unchanged otherwise
UF 1 if a floating-point underflow occurs; 0 otherwise
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example

|  | NEGF |
| ---: | :--- |
| $\|\mid$ | *AR4-- (1), R7 |
| STF | R2, *++AR5 (1) |

## Before Instruction:

AR4 $=8098 \mathrm{E} 1 \mathrm{~h}$
R7 = Oh
$R 2=0733 C 00000 \mathrm{~h}=1.79750 \mathrm{e}+02$
AR5 $=809803 \mathrm{~h}$
Data at $8098 \mathrm{E} 1 \mathrm{~h}=57 \mathrm{~B} 400000 \mathrm{~h}=6.281250 \mathrm{e}+01$
Data at $809804 \mathrm{~h}=0 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
AR4 $=8098 \mathrm{EOh}$
R7 $=0584 \mathrm{C} 00000 \mathrm{~h}=-6.281250 e+01$
$R 2=0733 C 00000 \mathrm{~h}=1.79750 \mathrm{e}+02$
AR5 = 809804h
Data at $8098 \mathrm{E} 1 \mathrm{~h}=57 \mathrm{~B} 4000 \mathrm{~h}=6.281250 \mathrm{e}+01$
Data at $809804 \mathrm{~h}=733 \mathrm{C} 000 \mathrm{~h}=1.79750 \mathrm{e}+02$
LUF LV UF N Z V C = $0 \begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | NEGI src, dst |
| :--- | :--- |
| Operation | $0-s r c \rightarrow d s t$ |
| Operands | $s r c$ general addressing modes (G): |
|  | 00 any CPU register |
|  | 01 direct |
|  | 100 indirect |
| 11 | immediate |
|  | dst any CPU register |

Encoding


Description

Cycles
Status Bits

Mode Bit
Example

The difference of the 0 and src operands is loaded into the dst register. The dst and src operands are assumed to be signed integers.

1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C $\quad 1$ if a borrow occurs; 0 otherwise
OVM Operation is affected by OVM bit value.
NEGI 174,R5 (174 = OAEh)

## Before Instruction:

```
R5 = ODCh = 220
LUF LV UF N Z V C = \(0 \begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}\)
```

After Instruction:
R5 $=0$ FFFFFFF52 $=-174$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 1 & 0 & 0 & 1\end{array}$

| Syntax |  | NEGI STI | src2, dst1 <br> src3, dst2 |
| :---: | :---: | :---: | :---: |
| Operation |  | $\begin{aligned} & 0-s r c \\ & \text { src3 } \rightarrow \end{aligned}$ | $\begin{aligned} & 2 \rightarrow d s t 1 \\ & d s t 2 \end{aligned}$ |
| Operands | src2 <br> dst1 <br> src3 <br> dst2 |  | ect (disp = <br> ter (Rn1, <br> ter (Rn2, <br> ect (disp $=$ |

## Encoding



## Description

## Cycles

Status Bits

Mode Bit

An integer negation and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (NEGI) writes to the same register, then STI accepts as input the contents of the register before it is modified by the NEGI.

If src2 and dst2 point to the same location, src2 is read before the write to dst2. 1

These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C $\quad 1$ if a borrow occurs; 0 otherwise
OVM Operation is affected by OVM bit value.

## Example

|  | NEGI |
| :--- | :--- |
| \|| | *TI AR3, R2 |
| ST2,*AR1++ |  |

## Before Instruction:

AR3 $=80982$ Fh
R2 $=19 \mathrm{~h}=25$
$A R 1=8098 A 5 h$
Data at $80982 \mathrm{Eh}=\mathrm{ODCh}=220$
Data at $8098 A 5 h=0 h$
LUF LV UF N Z V C = 0000000
After Instruction:
AR3 $=80982$ Fh
R2 $=0$ FFFFFF24h $=-220$
AR1 $=8098$ A6h
Data at $80982 \mathrm{Eh}=0 \mathrm{DCh}=220$
Data at $8098 A 5 h=19 \mathrm{~h}=25$
LUF LV UF N Z V C = 0001001

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.


Syntax NORM src, dst
Operation
norm (src) $\rightarrow d s t$
Operands
src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )
01 direct
10 indirect
11 immediate
Encoding


## Description

## Cycles

Status Bits

Mode Bit

The src operand is assumed to be an unnormalized floating-point number; that is, the implied bit is set equal to the sign bit. The dst is set equal to the normalized src operand with the implied bit removed. The dst operand exponent is set to the src operand exponent minus the size of the left-shift necessary to normalize the src. The dst operand is assumed to be a normalized floatingpoint number.

If $s r c(\exp )=-128$ and $s r c$ (man) $=0$, then $d s t=0, Z=1$, and $U F=0$. If src (exp) $=-128$ and $\operatorname{src}(\operatorname{man})=0$, then $d s t=0, Z=0$, and $\mathrm{UF}=1$. For all other cases of the src, if a floating-point underflow occurs, then dst (man) is forced to 0 and $d s t(\exp )=-128$. If $s r c(\operatorname{man})=0$, then $d s t(\operatorname{man})=0$ and dst $(e x p)=-128$. Refer to Section 4.6 on page 4-18 for more information.

1
These condition flags are modified only if the destination register is R7-RO.
LUF 1 if a floating-point underflow occurs; unchanged otherwise
LV Unaffected
UF 1 if a floating-point underflow occurs; 0 otherwise
N 1 if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected

OVM Operation is not affected by OVM bit value.

## Example <br> NORM R1,R2

## Before Instruction:

R1 $=0400003 A F 5 h$
R2 $=070 \mathrm{C} 800000 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
R1 $=0400003 A F 5 h$
$R 2=F 26 B D 40000 \mathrm{~h}=1.12451613 \mathrm{e}-04$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$

Syntax
NOT src, dst
Operation
$\sim s r c \rightarrow d s t$
Operands
src general addressing modes (G):
00 any CPU register
01 direct
10 indirect
11 immediate
$d s t$ any CPU register


Description

Cycles
Status Bits

Mode Bit
Example

The bitwise logical-complement of the srcoperand is loaded into the dst register. The complement is formed by a logical-NOT of each bit of the src operand. The dst and src operands are assumed to be unsigned integers.

## 1

These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output
Z 1 if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is affected by OVM bit value.
NOT $8982 \mathrm{Ch}, \mathrm{R4}$

## Before Instruction:

DP $=80 \mathrm{~h}$
R4 $=0 h$
Data at $80982 \mathrm{Ch}=5 \mathrm{E} 2 \mathrm{Fh}$
LUF LV UF N Z V C=0 000000
After Instruction:
DP $=80 \mathrm{~h}$
R4 = OFFFFA1DOh
Data at 80982Ch $=5 \mathrm{E} 2 \mathrm{Fh}$
LUF LV UF N Z V C = 00001000

Syntax

Operation

$$
\text { NOT } \quad \text { src2, dst1 }
$$

|| STI src3, dst2

$$
\begin{gathered}
-s r c 2 \rightarrow d s t 1 \\
\| \\
\text { src3 } \rightarrow d s t 2
\end{gathered}
$$

Operands

$$
\text { src2 indirect (disp }=0,1, \text { IR0, IR1) }
$$

dst1 register (Rn1, $0 \leq n 1 \leq 7$ )
src3 register (Rn2, $0 \leq n 2 \leq 7$ )
dst2 indirect (disp $=0,1$, IR0, IR1)

## Encoding



## Description

## Cycles

Status Bits

Mode Bit

A bitwise logical-NOT and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (NOT) writes to the same register, STI accepts as input the contents of the register before it is modified by the NOT.

If src2 and dst2 point to the same location, src2 is read before the write to dst2.

1
These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.

| Example | NOT | *+AR2,R3 |  |
| :--- | :--- | :--- | :--- |
|  | $\\|$ | STI | R7,*-AR4 |
| (IR1) |  |  |  |

## Before Instruction:

$A R 2=8099 \mathrm{CBh}$
R3 $=0 \mathrm{~h}$
R7 = ODCh $=220$
AR4 $=809850 \mathrm{~h}$
IR1 = 10 h
Data at 8099CCh $=0 \mathrm{C} 2 \mathrm{Fh}$
Data at $809840 \mathrm{~h}=0 \mathrm{~h}$
LUF LV UF N Z V C = 0000000000
After Instruction:
AR2 $=8099 \mathrm{CBh}$
R3 = 0FFFFFF3DOh
R7 $=0 \mathrm{DCh}=220$
AR4 $=809840 \mathrm{~h}$
$\mid R 1=10 h$
Data at 8099CCh $=0 \mathrm{C} 2 \mathrm{Fh}$
Data at $809840 \mathrm{~h}=0 \mathrm{CCh}=220$
LUF LV UF N Z V C = 0000010

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | OR src, dst |
| :--- | :--- |
| Operation | dst OR src $\rightarrow$ dst |
| Operands | src general addressing modes (G): |
|  | $00 \quad$ any CPU register |
|  | 01 direct |
| 10 indirect |  |
|  | $11 \quad$ immediate (not sign-extended) |
|  | dst any CPU register |

## Encoding

| 31 | 2423 |  | 1615 | 87 |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 |  |  | 1 |
| 000 | 100000 | G | $d s t$ | src |

## Description

## Cycles

Status Bits

Mode Bit
Example

The bitwise logical OR between the src and dst operands is loaded into the dst register. The dst and src operands are assumed to be unsigned integers.

These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.
OR *++AR1(IR1),R2
Before Instruction:
$A R 1=809800 \mathrm{~h}$
IR1 $=4 \mathrm{~h}$
$R 2=012560000 \mathrm{~h}$
Data at $809804 \mathrm{~h}=2 \mathrm{BCDh}$
LUF LV UF N Z V C = 0000000000
After Instruction:
AR1 $=809804 \mathrm{~h}$
IR1 $=4 \mathrm{~h}$
R2 $=012562 B C D h$
Data at $809804 \mathrm{~h}=2 \mathrm{BCDh}$
LUF LV UF N Z V C = 0000000000

| Syntax | OR3 src2, src1, dst |
| :---: | :---: |
| Operation | src1 OR src2 $\rightarrow$ dst |
| Operands | src1 three-operand addressing modes (T): |
|  | 00 register (Rn1, $0 \mathrm{n} 1 \leq 27)$ |
|  | 01 indirect (disp $=0,1$, IRO, IR1) |
|  | 10 register (Rn1, $0 \leq n 1 \leq 27$ ) |
|  | 11 indirect (disp $=0,1$, IR0, IR1) |
|  | $s r c 2$ three-operand addressing modes (T): |
|  | 00 register (Rn2, $0 \leq n 2 \leq 27)$ |
|  | 01 register (Rn2, $0 \leq n 2 \leq 27)$ |
|  | 10 indirect (disp $=0,1$, IR0, IR1) |
|  | 11 indirect (disp $=0,1$, IR0, IR1) |
|  | $d s t$ register (Rn, $0 \leq n \leq 27)$ |

## Encoding



## Description

## Cycles

Status Bits

Mode Bit

The bitwise logical-OR between the src1 and src2 operands is loaded into the dst register. The src1, src2, and dst operands are assumed to be unsigned integers.

These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example

OR3 *++AR1(IR1),R2,R7
Before Instruction:
$A R 1=809800 \mathrm{~h}$
$\mid R 1=4 h$
$R 2=012560000 \mathrm{~h}$
R7 = Oh
Data at $809804 \mathrm{~h}=2 \mathrm{BCDh}$
LUF LV UF N Z V C = 00000000
After Instruction:
$A R 1=809804 \mathrm{~h}$
IR1 $=4 \mathrm{~h}$
$R 2=012560000 h$
R7 $=012562 B C D h$
Data at $809804 \mathrm{~h}=2 \mathrm{BCDh}$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
Note: Cycle Count
See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | $\begin{array}{lll}  & \text { OR3 } & \text { src2, src1, dst1 } \\ \\| & \text { STI } & \text { src3, dst2 } \end{array}$ |
| :---: | :---: |
| Operation | $\begin{aligned} & \text { src1 OR src2 } \rightarrow d s t 1 \\ & \operatorname{src3} \rightarrow d s t 2 \end{aligned}$ |
| Operands | src1 register ( $\mathrm{Rn} 1,0 \leq n 1 \leq 7$ ) <br> src2 indirect (disp $=0,1$, IRO, IR1) <br> $d s t 1$ register ( $\mathrm{Rn} 2,0 \leq \mathrm{n} 2 \leq 7$ ) <br> src3 register (Rn3, $0 \leq n 3 \leq 7$ ) <br> $d s t 2$ indirect (disp $=0,1$, IRO, IR1) |

Encoding


A bitwise logical-OR and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (OR3) writes to the same register, then STI accepts as input the contents of the register before it is modified by the OR3.

If $s r c 2$ and dst2 point to the same location, src2 is read before the write to dst2.

## Cycles <br> 1

Status Bits

Mode Bit

These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output
Z 1 if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example

$$
\begin{array}{ll} 
& \text { OR3 } \\
\mid & \text { *++AR2,R5,R2 } \\
\text { STI } & R 6, * A R 1--
\end{array}
$$

## Before Instruction:

AR2 $=809830 \mathrm{~h}$
R5 $=800000 \mathrm{~h}$
R2 $=0 \mathrm{~h}$
$R 6=0 D C h=220$
AR1 $=809883 \mathrm{~h}$
Data at $809831 \mathrm{~h}=9800 \mathrm{~h}$
Data at $809883 \mathrm{~h}=0 \mathrm{~h}$
LUF LV UF N Z V C = 000000000
After Instruction:
$A R 2=809831 \mathrm{~h}$
R5 $=800000 \mathrm{~h}$
R2 $=809800 \mathrm{~h}$
$R 6=0 D C h=220$
AR1 $=809882 \mathrm{~h}$
Data at $809831 \mathrm{~h}=9800 \mathrm{~h}$
Data at $809883 \mathrm{~h}=0 \mathrm{DCh}=220$
LUF LV UF $N$ Z $V C=0 \begin{array}{llllll}0 & 0 & 0 & 0 & 0\end{array}$
Note: Cycle Count
See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.


| Description | T |
| :--- | :--- |
|  |  |
|  | is |
|  | an |
| Cycles | 1 |

Status Bits

Mode Bit
Example

The top of the current system stack is popped and loaded into the dst register ( 32 LSBs). The top of the stack is assumed to be a signed integer. The POP is performed with a postdecrement of the stack pointer. The exponent bits of an extended precision register (R7-R0) are left unmodified.

## 1

These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV Unaffected
UF 0
N 1 if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.
POP R3
Before Instruction:
SP $=809856 \mathrm{~h}$
$R 3=012 D A h=4,826$
Data at $809856 \mathrm{~h}=$ FFFFODA4h $=-62,044$
LUF LV UF N Z V C=0 000000
After Instruction:
SP = 809855h
R3 $=0$ FFFFODA4h $=-62,044$
Data at $809856 \mathrm{~h}=$ FFFFODA4h $=-62,044$
LUF LV UF N Z V C = 00001000

## Syntax <br> POPF dst

Operation
*SP-- $\rightarrow$ dst1
Operands
$d s t$ register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )

## Encoding



| Description | T |
| :--- | :--- |
|  |  |
|  | (32 |
|  | of |
| Cycles | 1 |

Status Bits

Mode Bit
Example

The top of the current system stack is popped and loaded into the dst register ( 32 MSBs ). The top of the stack is assumed to be a floating-point number. The POP is performed with a postdecrement of the stack pointer. The eight LSBs of an extended precision register (R7-R0) are 0 filled.

1
These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
UF 0
LV Unaffected
N 1 if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.
POPF R4

## Before Instruction:

$S P=80984 \mathrm{Ah}$
R4 $=025 \mathrm{D} 2 \mathrm{E} 0123 \mathrm{~h}=6.91186578 \mathrm{e}+00$
Data at $80984 \mathrm{Ah}=5 \mathrm{~F} 2 \mathrm{C} 1302 \mathrm{~h}=5.32544007 \mathrm{e}+28$
LUF LV UF N Z V C = 0 0 0 0 0 0
After Instruction:
SP = 809849h
R4 $=5$ F2C130200h $=5.32544007 \mathrm{e}+28$
Data at $80984 \mathrm{Ah}=5 \mathrm{~F} 2 \mathrm{C} 1302 \mathrm{~h}=5.32544007 \mathrm{e}+28$
LUF LV UF N Z V C = 0 0 0 0 0 0

Syntax
Operation
Operands

PUSH src
src $\rightarrow{ }^{*}++$ SP
src register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )

## Encoding



## Description

Status Bits LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
$V$ Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.

The contents of the src register (32 LSBs) are pushed on the current system stack. The src is assumed to be a signed integer. The PUSH is performed with a preincrement of the stack pointer. The integer or mantissa portion of an extended precision register (R7-R0) is saved with this instruction.

Cycles

Mode Bit
Example

1

PUSH R6

Before Instruction:
SP = 8098AEh
$R 6=025 C 128081 \mathrm{~h}=633,415,688$
Data at 8098AFh $=0 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$S P=8098 A F h$
$R 6=025 C 128081 \mathrm{~h}=633,415,688$
Data at 8098AFh $=5 \mathrm{C} 128081 \mathrm{~h}=1,544,716,417$
LUF LV UF N Z V C $=0 \begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

## Syntax <br> PUSHF src

Operation
$s r c \rightarrow{ }^{*}++S P$
Operands
src register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )

## Encoding



## Description

## Cycles

Status Bits

Mode Bit
Example

The contents of the src register ( 32 MSBs ) are pushed on the current system stack. The src is assumed to be a floating-point number. The PUSH is performed with a preincrement of the stack pointer. The eight LSBs of the mantissa are not saved. (Note the difference in R2 and the value on the stack in the example below.)

1
LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
V Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.
PUSHF R2

## Before Instruction:

$S P=809801 \mathrm{~h}$
$R 2=025 \mathrm{C} 128081 \mathrm{~h}=6.87725854 \mathrm{e}+00$
Data at $809802 \mathrm{~h}=0 \mathrm{~h}$
LUF LV UF N Z V C = 0000000000
After Instruction:
$S P=809802 h$
$R 2=025 \mathrm{C} 128081 \mathrm{~h}=6.87725854 \mathrm{e}+00$
Data at $809802 \mathrm{~h}=025 \mathrm{C} 1280 \mathrm{~h}=6.87725830 \mathrm{e}+00$
LUF LV UF N Z V C = 0000000000

## Syntax

Operation
If cond is true:
*SP-- $\rightarrow$ PC
$1 \rightarrow$ ST (GIE).
Else, continue.
Operands
None

## Encoding



## Cycles

Status Bits

Modie Bit OVM Operation is not affected by OVM bit value.

## Example <br> RETINZ

## Before instruction:

$P C=456 h$
SP = 809830h
$\mathrm{ST}=0 \mathrm{~h}$
Data at $809830 \mathrm{~h}=123 \mathrm{~h}$
LUF LV UF N Z V C = 0000000

## After Instruction:

$P C=123 \mathrm{~h}$
SP $=80982 \mathrm{Fh}$
$S T=2000 \mathrm{~h}$
Data at $809830 \mathrm{~h}=123 \mathrm{~h}$
LUF LV UF N Z V C = 000000000

## Syntax RETScond

Operation If cond is true:
$* S P-\rightarrow P C$.
Else, continue.
Operands
None

## Encoding



Description

## Cycles

Status Bits

Mode Bit

## Example

A conditional return is performed. If the condition is true, the top of the stack is popped to the PC .

The TMS320C3x provides 20 condition codes that you can use with this instruction (see Table 10-9 on page - 13 for a list of condition mnemonics, condition codes, and flags). Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7RO) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

4

LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
V Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.

## RETSGE

## Before Instruction:

$P C=123 \mathrm{~h}$
SP = 80983Ch
Data at $80983 \mathrm{Ch}=456 \mathrm{~h}$
LUF LV UF N Z V C = 0000000
After Instruction:
$\mathrm{PC}=456 \mathrm{~h}$
SP = 80983Bh
Data at 80983Ch $=456 \mathrm{~h}$
LUF LV UF N Z V C = 00000000

Syntax RND src, dst

$$
\text { Operation } \quad \operatorname{rnd}(s r c) \rightarrow d s t
$$

Operands src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )
01 direct
10 indirect
11 immediate
$d s t$ register $(R n, 0 \leq n \leq 7)$

## Encoding



## Description

The result of rounding the src operand is loaded into the dst register. The src operand is rounded to the nearest single-precision floating-point value. If the src operand is exactly half-way between two single-precision values, it is rounded to the most positive value.

## Cycles

1

## Status Bits

Mode Bit
OVM Operation is affected by OVM bit value.

## Example RND R5,R2

## Before Instruction:

$R 5=0733 C 16 E E F h=1.79755599 e+02$
R2 $=0 \mathrm{~h}$
LUF LV UF N Z V C = 0000000000

## After Instruction:

$$
\begin{aligned}
& \text { R5 }=0733 C 16 E E F h=1.79755599 e+02 \\
& \text { R2 }=0733 C 16 F 00 h=1.79755600 e+02 \\
& \text { LUF LV UF N Z V C =0 0 0 0 0 0 0 0 0 }
\end{aligned}
$$

## Note: BZUF Instruction

If a BZ instruction is executed immediately following an RND instruction with a 0 operand, the branch is not performed because the zero flag is not set. To circumvent this problem, execute a BZUF instruction instead of a BZ instruction.

## Syntax

Operation
Operands
ROL dst

## Encoding



## Description

The contents of the dst operand are left-rotated one bit and loaded into the dst register. This is a circular rotation, with the MSB transferred into the LSB.

Rotate left:


## Cycles

1

Status Bits

Mode Bit
Example

These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output
Z $\quad 1$ if a 0 output is generated; 0 otherwise
V 0
C Set to the value of the bit rotated out of the high-order bit. Unaffected if $d s t$ is not R7-R0.

OVM Operation is not affected by OVM bit value.
ROL R3
Before Instruction:
R3 $=80025 C D 4 h$
LUF LV UF N Z V C = 0000000
After Instruction:
R3 $=0004$ B9A9
LUF LV UF N Z V C = 0000001


## Description

## Cycles

Status Bits

Mode Bit
Example 1

The contents of the dst operand are left-rotated one bit through the carry bit and loaded into the dstregister. The MSB is rotated to the carry bit at the same time the carry bit is transferred to the LSB.

Rotate left through carry bit:


1
These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output
Z $\quad 1$ if a 0 output is generated; 0 otherwise
V 0
C Set to the value of the bit rotated out of the high-order bit. If dst is not R7-RO, then C is shifted into the dst but not changed.
OVM Operation is not affected by OVM bit value.
ROLC R3

## Before Instruction:

R3 $=00000420 \mathrm{~h}$
LUF LV UF N Z V C = 0000001
After Instruction:
R3 $=000000841 \mathrm{~h}$
LUF LV UF N Z V C = 00000000
Example 2 ROLC R3
Before Instruction:
$R 3=80004281 \mathrm{~h}$
LUF LV UF N Z V C = 0000000000
After Instruction:
R3 $=00008502 \mathrm{~h}$
LUF LV UF N Z V C = 0000000001

| Syntax | ROR dst |
| :--- | :--- |
| Operation | dst right-rotated one bit through carry bit $\rightarrow$ dst |
| Operands | $d s t$ register $(R n, 0 \leq n \leq 27)$ |

## Encoding



Description

The contents of the dst operand are right-rotated one bit and loaded into the dst register. The LSB is rotated into the carry bit and also transferred into the MSB.

Rotate right:


1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output
Z $\quad 1$ if a 0 output is generated; 0 otherwise
V 0
C Set to the value of the bit rotated out of the high-order bit. Unaffected if dst is not R7-R0.

Mode Bit OVM Operation is not affected by OVM bit value.
Example
ROR R7

## Before Instruction:

R7 = 00000421h
LUF LV UF N Z V C = 000000000
After Instruction:
$R 7=80000210 \mathrm{~h}$
LUF LV UF N Z V C = 0000110001

Syntax RORC dst
Operation
$d s t$ right-rotated one bit through carry bit $\rightarrow d s t$
Operands
$d s t$ register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )

## Encoding



## Description

The contents of the dst operand are right-rotated one bit through the status register's carry bit. This could be viewed as a 33-bit shift. The carry bit value is rotated into the MSB of the dst, while at the same time the dst LSB is rotated into the carry bit.

Rotate right through carry bit:


## Cycles

Status Bits

Mode Bit
Example

1

These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output
$\mathbf{Z} \quad 1$ if a 0 output is generated; 0 otherwise
V 0
C Set to the value of the bit rotated out of the high-order bit. If dst is not R7 - R0, then C is shifted in but not changed.

OVM Operation is not affected by OVM bit value.
RORC R4
Before Instruction:
$R 4=80000081 \mathrm{~h}$
LUF LV UF N Z V C = 000001000
After Instruction:
$R 4=40000040 \mathrm{~h}$
LUF LV UF N Z V C = 0000000001

SyntaxRPTS src
Operation
src $\rightarrow$ RC

$$
1 \rightarrow \text { ST (RM) }
$$

$$
1 \rightarrow S
$$

$$
\text { Next PC } \rightarrow \text { RS }
$$

$$
\text { Next PC } \rightarrow \text { RE }
$$

Operands
src general addressing modes (G):
00 register
01 direct
10 indirect
11 immediate

Encoding


## Description

## Cycles

Status Bits

Mode Bit

The RPTS instruction allows you to repeat a single instruction a number of times without any penalty for looping. Fetches can also be made from the instruction register (IR), thus avoiding repeated memory access.

The src operand is loaded into the repeat counter (RC). A 1 is written into the repeat mode bit of the status register ST (RM). A 1 is also written into the repeat single bit ( S ). This indicates that the program fetches are to be performed only from the instruction register. The next PC is loaded into the repeat end address (RE) register and the repeat start address (RS) register.

For the immediate mode, the src operand is assumed to be an unsigned integer and is not sign-extended.

Unaffected
UF Unaffected
N Unaffected
Z Unaffected
V Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example <br> RPTS AR5

## Before Instruction:

```
\(P C=123 \mathrm{~h}\)
ST \(=0 h\)
RS \(=0 h\)
\(R E=0 h\)
\(R C=O h\)
AR5 = OFFh
LUF LV UF N Z V C = 0000000
```

After Instruction:
$P C=124 h$
$S T=100 \mathrm{~h}$
$R S=124 h$
$R E=124 \mathrm{~h}$
$\mathrm{RC}=0 \mathrm{FFh}$
AR5 $=0$ FFh
LUF LV UF N Z V C = 0000000

## Syntax

Operation

Operands

## SIGI

Signal interlocked operation. Wait for interlock acknowledge.
Clear interlock.
None

## Encoding

## Description

Cycles

| Status Bits | LUF | Unaffected |
| :--- | :--- | :--- |
|  | LV | Unaffected |
|  | UF | Unaffected |
|  | $\mathbf{N}$ | Unaffected |
| Z | Unaffected |  |
|  | V | Unaffected |
|  | C | Unaffected |

Mode Bit
Example tion.

1
LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected

C Unaffected

An interlocked operation is signaled over XFO and XF1. After the interiocked operation is acknowledged, the interlocked operation ends. SIGl ignores the external ready signals. Refer to Section 6.4 on page 6-12 for detailed informa-

OVM Operation is not affected by OVM bit value.
SIGI ; The processor sets XFO to 0 , idles ; until XF1 is set to 0 , and then ; sets XFO to 1.


## Description <br> Cycles <br> Status Bits LUF Unaffected <br> LV Unaffected <br> UF Unaffected <br> N Unaffected <br> Z Unaffected <br> V Unaffected <br> C Unaffected <br> Mode Bit <br> OVM Operation is not affected by OVM bit value. <br> Example $\quad$ STF R2, ©98A1h

Before Instruction:
DP $=80 \mathrm{~h}$
$R 2=052 \mathrm{C} 501900 \mathrm{~h}=4.30782204 \mathrm{e}+01$
Data at 8098A1h $=0 \mathrm{~h}$
LUF LV UF N Z V C = 0000000000
After Instruction:
$D P=80 h$
$R 2=052 \mathrm{C} 501900 \mathrm{~h}=4.30782204 \mathrm{e}+01$
Data at 8098A1h $=52 \mathrm{C} 5019 \mathrm{~h}=4.30782204 \mathrm{e}+01$
LUF LV UF N Z V C = 000000000

| Syntax | STFI src, dst |
| :--- | :--- |
| Operation | src $\rightarrow$ dst |
| Signal end of interlocked operation. |  |
| Operands | src register $(R n, 0 \leq n \leq 7)$ |
|  | dst general addressing modes (G): |
|  | 01 direct |
|  | 10 indirect |

## Encoding



Description The src register is loaded into the dst memory location. An interlocked operation is signaled over pins XF0 and XF1. The src and dstoperands are assumed to be floating-point numbers. Refer to Section 6.4 on page 6-12 for detailed information.

## Cycles

| Status Bits | LUF | Unaffected |
| :--- | :--- | :--- |
|  | LV | Unaffected |
|  | UF | Unaffected |
|  | N | Unaffected |
|  | Z | Unaffected |
|  | V | Unaffected |
|  | C | Unaffected |

Mode Bit
OVM Operation is not affected by OVM bit value.
Example
STFI R3,*-AR4
Before Instruction:
$R 3=0733 \mathrm{C} 00000 \mathrm{~h}=1.79750 \mathrm{e}+02$
AR4 $=80993 \mathrm{Ch}$
Data at $80993 \mathrm{Bh}=0 \mathrm{~h}$
LUF LV UF N Z V C = 000000000
After Instruction:
$R 3=0733 \mathrm{C} 00000 \mathrm{~h}=1.79750 \mathrm{e}+02$
AR4 $=80993 \mathrm{Ch}$
Data at $80993 \mathrm{Bh}=733 \mathrm{COOOh}=1.79750 \mathrm{e}+02$
LUF LV UF N Z V C = $0 \begin{array}{llllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

| Syntax | $\begin{aligned} & \text { \\|TF } \\ & \text { STF } \end{aligned}$ | src2, dst2 <br> src1, dst1 |
| :---: | :---: | :---: |
| Operation | $\begin{gathered} s r c 2- \\ \text { \|\| } \\ s r c 1 \end{gathered}$ | $\begin{aligned} & \rightarrow d s t 2 \\ & \rightarrow d s t 1 \end{aligned}$ |
| Operands | src1 re dst1 in src2 re dst2 in | ister (Rn1, $0 \leq n 1 \leq 7$ ) <br> irect (disp $=0,1$, IR0, IR1) <br> ister (Rn2, $0 \leq n 2 \leq 7)$ <br> irect (disp $=0,1$, IRO, IR1) |

## Encoding



## Description

## Cycies

Status Bits

Mode Bit

## Example

Two STF instructions are executed in parallel. Both src1 and src2 are assumed to be floating-point numbers.

1
LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
$V$ Unaffected
C Unaffected

OVM Operation is not affected by OVM bit value.

|  | STF |
| ---: | :--- |
| $\|\mid S 4, * A R 3--$ |  |
| STF | $R 3, *++A R 5$ |

## Before Instruction:

$R 4=070 C 800000 \mathrm{~h}=1.4050 \mathrm{e}+02$
AR3 $=809835 \mathrm{~h}$
$\mathrm{R} 3=0733 \mathrm{C} 00000 \mathrm{~h}=1.79750 \mathrm{e}+02$
AR5 $=8099 \mathrm{D} 2 \mathrm{~h}$
Data at $809835 \mathrm{~h}=0 \mathrm{~h}$
Data at 8099D3h $=0 \mathrm{~h}$
LUF LV UF N Z V C = 00000000

## After Instruction:

$$
R 4=070 C 800000 \mathrm{~h}=1.4050 \mathrm{e}+02
$$

$$
A R 3=809834 \mathrm{~h}
$$

$$
R 3=0733 C 00000 \mathrm{~h}=1.79750 \mathrm{e}+02
$$

AR5 = 8099D3h

Data at $809835 \mathrm{~h}=070 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
Data at 8099D3h $=0733 C 000 \mathrm{~h}=1.79750 \mathrm{e}+02$
LUF LV UF N Z V C = 000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

Syntax
STI src, dst
Operation
$s r c \rightarrow d s t$
Operands $\quad s r c$ register $(R n, 0 \leq n \leq 27)$
dst general addressing modes (G):
01 direct
10 indirect
Encoding


Description

Cycles
Status Blts

Mode Bit
Example

The src register is loaded into the dst memory location. The src and dst operands are assumed to be signed integers.

## 1

LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
V Unaffected
C Unaffected
OVM Operation is not affected by OVM bit value.
STI R4, ©982Bh
Before Instruction:
$D P=80 h$
$R 4=42 B D 7 \mathrm{~h}=273,367$
Data at $80982 \mathrm{Bh}=0 \mathrm{E} 5 \mathrm{FCh}=58,876$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$D P=80 h$
$R 4=42 B D 7 \mathrm{~h}=273,367$
Data at $80982 B h=42 B D 7 h=273,367$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$

## Syntax

STII src, dst
Operation
$s r c \rightarrow d s t$
Signal end of interlocked operation
Operands
src register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )
dst general addressing modes (G):
01 direct
10 indirect

## Encoding



Description The src register is loaded into the dst memory location. An interlocked operation is signaled over pins XF0 and XF1. The src and dstoperands are assumed to be signed integers. Refer to Section 6.4 on page 6-12 for detailed information.

## Cycles

Status Bits
1
LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
$V$ Unaffected
C Unaffected

```
Mode Bit
Example
Example
OVM Operation is not affected by OVM bit value.
STII R1,098AEh
Before Instruction:
\(D P=80 h\)
\(R 1=78 \mathrm{Dh}\)
Data at 8098AEh \(=25 \mathrm{Ch}\)
After Instruction:
\(D P=80 h\)
R1 \(=78 \mathrm{Dh}\)
Data at 8098AEh \(=78 \mathrm{Dh}\)
```

| Syntax | STI src2, dst2 <br> \|| STI src1,dst1 |
| :---: | :---: |
| Operation | $\begin{aligned} & \operatorname{src2} \end{aligned} \rightarrow d s t 2$ |
| Operands | src1 register (Rn1, $0 \leq n 1 \leq 7$ ) <br> dst1 indirect (disp $=0,1$, IRO, IR1) <br> src2 register (Rn2, $0 \leq n 2 \leq 7$ ) <br> $d s t 2$ indirect (disp $=0,1$, IRO, IR1) |

## Encoding



Description Two integer stores are performed in parallel. If both stores are executed to the same address, the value written is that of STI src2, dst2.

## Cycles

Status Bits

Mode Bit
1
LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
$V$ Unaffected
C Unaffected

Example
OVM Operation is not affected by OVM bit value.
STI RO,*++AR2(IRO)
STI R5,*ARO
Before Instruction:
$R 0=0 D C h=220$
$A R 2=809830 \mathrm{~h}$
IRO = 8h
$R 5=35 \mathrm{~h}=53$
ARO = 8098D3h
Data at $809838 \mathrm{~h}=0 \mathrm{~h}$
Data at 8098D3h $=0 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

## After Instruction:

$R 0=0 D C h=220$
$A R 2=809838 \mathrm{~h}$
IRO = 8h
$R 5=35 \mathrm{~h}=53$
ARO = 8098D3h
Data at $809838 \mathrm{~h}=0 \mathrm{DCh}=220$
Data at $8098 \mathrm{D} 3 \mathrm{~h}=35 \mathrm{~h}=53$
LUF LV UF N Z V C = 000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

Syntax SUBB src, dst
Operation
$d s t-s r c-C \rightarrow d s t$
Operands
src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )
01 direct
10 indirect
11 immediate
$d s t$ register (Rn, $0 \leq \mathrm{n} \leq 27$ )

## Encoding



Description

Cycles
Status Bits

Mode Bit
Example

The difference of the $d s t$, src, and C operands is loaded into the dst register. The dst and src operands are assumed to be signed integers.

These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV $\quad 1$ if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V $\quad 1$ if an integer overflow occurs; 0 otherwise
C $\quad 1$ if a borrow occurs; 0 otherwise
OVM Operation is affected by OVM bit value.
SUBB *AR5++(4),R5
Before Instruction:
AR5 $=809800 \mathrm{~h}$
$\mathrm{R} 5=0 \mathrm{FAh}=250$
Data at $809800 \mathrm{~h}=0 \mathrm{C} 7 \mathrm{~h}=199$
LUF LV UF N Z V C=0 000001
After Instruction:
AR5 $=809804 \mathrm{~h}$
R5 $=032 \mathrm{~h}=50$
Data at $809800 \mathrm{~h}=0 \mathrm{C} 7 \mathrm{~h}=199$
LUF LV UF N ZVC=0 000000

Syntax
SUBB3 src2, src1, dst
Operation
Operands
src1 - src2 - C $\rightarrow d s t$
src1 three-operand addressing modes ( T ):
00 register ( $\mathrm{Rn} 1,0 \leq \mathrm{n} 1 \leq 27$ )
01 indirect (disp $=0,1$, IR0, IR1)
10 register (Rn1, 0 $\leq \mathrm{n} 1 \leq 27$ )
11 indirect (disp $=0,1$, IRO, IR1)
src2 three-operand addressing modes ( T ):
00 register (Rn2, $0 \leq \mathrm{n} 2 \leq 27$ )
01 register ( $\mathrm{Rn} 2,0 \leq \mathrm{n} 2 \leq 27$ )
10 indirect (disp $=0,1$, IR0, IR1)
11 indirect (disp $=0,1$, IRO, IR1)
dst register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )

## Encoding



## Description

## Cycles

Status Bits

Mode Blt

The difference of the src1 and src2 operands and the C flag is loaded into the dst register. The src1, src2, and dst operands are assumed to be signed integers.

1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C $\quad 1$ if a borrow occurs; 0 otherwise

## Example <br> SUBB3 R5,*AR5++(IR0),R0

Before Instruction:
AR5 $=809800 \mathrm{~h}$
IRO = 4h
$R 5=0 C 7 h=199$
R0 = Oh
Data at $809800 \mathrm{~h}=0 \mathrm{FAh}=250$
LUF LV UF N Z V C = 0000000001
After Instruction:
AR5 $=809804 \mathrm{~h}$
IRO $=4 \mathrm{~h}$
$R 5=0 C 7 h=199$
R0 $=32 \mathrm{~h}=50$
Data at $809800 \mathrm{~h}=0 \mathrm{FAh}=250$
LUF LV UF N Z V C = 000000000

Note: Cycle Count
See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.
Syntax SUBC src, dst
Operation If (ast $-\operatorname{src} \geq 0$ ):
( $d s t-s r c \ll 1$ ) OR $1 \rightarrow d s t$
Else:
$d s t \ll 1 \rightarrow d s t$

## Operands

src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )
01 direct
10 indirect
11 immediate
dst register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )

## Encoding



Description

## Cycles

| Status Bits | LUF | Unaffected |
| :--- | :--- | :--- |
|  | LV | Unaffected |
|  | UF | Unaffected |
|  | $\mathbf{N}$ | Unaffected |
|  | $\mathbf{Z}$ | Unaffected |
|  | $\mathbf{V}$ | Unaffected |
|  | $\mathbf{C}$ | Unaffected |

Mode Bit

The srcoperand is subtracted from the dstoperand. The astoperand is ioaded with a value dependent on the result of the subtraction. If (ast-src) is greater than or equal to 0 , then ( $d s t-s r c$ ) is left-shitted orie bit, the least significant bit is set to 1 , and the result is loaded into the dst register. If (ast - src) is less than 0 , dst is left-shifted one bit and loaded into the dst register. The ast and src operands are assumed to be unsigned integers.

You can use SUBC to perform a single step of a multibit integer division. See subsection 11.3.4 on page 11-26 for a detailed description.

OVM Operation is not affected by OVM bit value.

## Example 1 <br> SUBC 898C5h,R1

## Before Instruction:

$$
D P=80 \mathrm{~h}
$$

$$
R 1=04 F 6 \mathrm{~h}=1270
$$

Data at $8098 C 5 h=492 h=1170$
LUF LV UF N Z V C = 00000000
After Instruction:
DP $=80 \mathrm{~h}$
R1 $=0 C 9 \mathrm{~h}=201$
Data at $8098 \mathrm{C} 5 \mathrm{~h}=492 \mathrm{~h}=1170$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
Example 2
SUBC 3000,RO (3000 = OBB8h)
Before Instruction:
R0 = 07DOh = 2000
LUF LV UF N Z V C = $0 \begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$R O=0 F A O h=4000$
LUF LV UF N Z V C = 0000000000
Syntax SUBF src, dst
Operation
$d s t-s r c \rightarrow d s t$
Operands
src general addressing modes (G):
00 register (Rn, $0 \leq \mathrm{n} \leq 7$ )
01 direct
10 indirect
11 immediate
$d s t$ register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )

## Encoding


Description The difference of the dst operand minus the src operand is loaded into the dst register. The dst and src operands are assumed to be floating-point numbers.

## Cycles <br> 1

Status Bits
Mode Bit
These condition flags are modified only if the destination register is R7-RO.
LUF 1 if a floating-point underflow occurs; unchanged otherwise
LV 1 if a floating-point overflow occurs; unchanged otherwise
UF $\quad 1$ if a floating-point underflow occurs; 0 otherwise
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.
Example
SUBF *ARO--(IR0),R5
Before Instruction:
ARO $=809888 \mathrm{~h}$
IRO = 80h
$R 5=0733 C 00000 \mathrm{~h}=1.79750000 \mathrm{e}+02$
Data at $809888 \mathrm{~h}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
LUF LV UF N Z V C = 000000
After Instruction:
ARO $=809808 \mathrm{~h}$
IR0 = 80h
$R 5=051 D 000000 \mathrm{~h}=3.9250 \mathrm{e}+01$
Data at $809888 \mathrm{~h}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
LUF LV UF N Z V C = 0000000000

## Eyritax SUBF3 src2, src1, dst

Operation $\quad$ src1 $-\operatorname{src} 2 \rightarrow d s t$
Operands src1 three-operand addressing modes ( $T$ ):
00 register (Rn1, $\leq \mathrm{n} 1 \leq 7$ )
01 indirect (disp $=0,1$, IR0, IR1)
10 register (Rn1, $\leq \mathrm{n} 1 \leq 7$ )
11 indirect (disp = 0, 1, IR0, IR1)
src2 three-operand addressing modes (T):
00 register (Rn2, $\leq \mathrm{n} 2 \leq 7$ )
01 register (Rn2, $\leq \mathrm{n} 2 \leq 7$ )
10 indirect (disp $=0,1$, IR0, IR1)
11 indirect (disp $=0,1$, IR0, IR1)
$d s t$ register (Rn, $0 \leq n \leq 7)$

## Encoding



Description

Cycies

Stakus Bits
mode Bit

The difference of the src1 and src2 operands is loaded into the dst register. The src1, src2, and dst operands are assumed to be floating-point numbers.

1

These condition flags are modified only if the destination register is R7-R0.
LUF 1 if a floating-point underflow occurs; unchanged otherwise
LV 1 if a floating-point overflow occurs; unchanged otherwise
UF $\quad 1$ if a floating-point underflow occurs; 0 otherwise
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example 1

SUBF3 *AR0--(IRO),*AR1,R4

## Before Instruction:

$$
A R O=809888 \mathrm{~h}
$$

IRO = 80h
AR1 $=809851 \mathrm{~h}$
R4 $=0 \mathrm{~h}$
Data at $809888 \mathrm{~h}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
Data at $809851 \mathrm{~h}=733 \mathrm{C} 000 \mathrm{~h}=1.79750 \mathrm{e}+02$
LUF LV UF N Z V C = $0 \begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

## After Instruction:

$A R 0=809808 \mathrm{~h}$
IRO = 80h
AR1 $=809851 \mathrm{~h}$
$R 4=51 \mathrm{D} 000000 \mathrm{~h}=3.9250 \mathrm{e}+01$
Data at $809888 \mathrm{~h}=70 \mathrm{C} 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
Data at $809851 \mathrm{~h}=733 \mathrm{C} 000 \mathrm{~h}=1.79750 \mathrm{e}+02$
LUF LV UF N Z V C = 000000000

## Example 2

SUBF3 R7,R0,R6

## Before Instruction:

$R 7=57 B 400000 \mathrm{~h}=6.281250 \mathrm{e}+01$
$R 0=34 C 200000 \mathrm{~h}=1.27578125 \mathrm{e}+01$
R6 = Oh
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:

$$
R 7=57 B 400000 \mathrm{~h}=6.281250 \mathrm{e}+01
$$

$R 0=34 \mathrm{C} 200000 \mathrm{~h}=1.27578125 \mathrm{e}+01$
$R 6=5 B 7 C 80000 \mathrm{~h}=-5.00546875 \mathrm{e}+01$
LUF LV UF N Z V C = 0000001100

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.


## Example

```
SUBF3 R1,*-AR4(IR1),R0
STF R7,*+AR5(IR0)
```


## Before Instruction:

$\mathrm{R} 1=057 \mathrm{~B} 400000 \mathrm{~h}=6.28125 \mathrm{e}+01$
AR4 $=8098 \mathrm{~B} 8 \mathrm{~h}$
IR1 $=8 \mathrm{~h}$
R0 $=0 \mathrm{~h}$
$R 7=0733 C 00000 \mathrm{~h}=1.79750 \mathrm{e}+02$
AR5 $=809850 \mathrm{~h}$
IRO = 10h
Data at $8098 B 0 h=70 C 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
Data at $809860 \mathrm{~h}=0 \mathrm{~h}$
LUF LV UF N Z V C = 000000000
After Instruction:
$R 1=057 \mathrm{~B} 400000 \mathrm{~h}=6.28125 \mathrm{e}+01$
AR4 $=8098 \mathrm{~B} 8 \mathrm{~h}$
IR1 = 8h
$R 0=061 \mathrm{~B} 600000 \mathrm{~h}=7.768750 \mathrm{e}+01$
$R 7=0733 C 00000 \mathrm{~h}=1.79750 \mathrm{e}+02$
AR5 $=809850 \mathrm{~h}$
IRO = 10h
Data at $8098 B 0 h=70 C 8000 \mathrm{~h}=1.4050 \mathrm{e}+02$
Data at $809860 \mathrm{~h}=733 \mathrm{C} 000 \mathrm{~h}=1.79750 \mathrm{e}+02$
LUF LV UF N Z V C = 000000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

| Syntax | SUBI $s r c, d s t$ |
| :--- | :--- |
| Operation | $d s t-s r c \rightarrow d s t$ |
| Operands | $s r c$ general addressing modes (G): |
|  | $00 \quad$ register (Rn, $0 \leq \mathrm{n} \leq 27)$ |
|  | 01 direct |
| 10 indirect |  |
| 11 | immediate |
|  |  |
|  | $d s t$ register $(R n, 0 \leq \mathrm{n} \leq 27)$ |

## Encoding



## Description

## Cycles

Status Bits

Mode Bit
Example

The difference of the dst operand minus the src operand is loaded into the dst register. The dst and src operands are assumed to be signed integers.

## 1

These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C $\quad 1$ if a borrow occurs; 0 otherwise
OVM Operation is affected by OVM bit value.
SUBI 220,R7
Before Instruction:
R7 $=226 \mathrm{~h}=550$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
$R 7=14 \mathrm{Ah}=330$
LUF LV UF N Z V C = 000000000
Syntax SUB13 src2, src1, dst
Operation

$$
s r c 1-s r c 2 \rightarrow d s t
$$

Operands
src1 three-operand addressing modes (T):
00 register ( $\mathrm{Rn} 1,0 \leq \mathrm{n} 1 \leq 27$ )
01 indirect (disp = 0, 1, IR0, IR1)
10 register (Rn1, $0 \leq n 1 \leq 27$ )
11 indirect (disp $=0,1$, IR0, IR1)
src2 three-operand addressing modes (T):
00 register (Rn2, $0 \leq \mathrm{n} 2 \leq 27$ )
01 register (Rn2, $0 \leq n 2 \leq 27$ )
10 indirect (disp = 0, 1, IR0, IR1)
11 indirect (disp $=0,1$, IR0, IR1)
$d s t$ register (Rn, $0 \leq \mathrm{n} \leq 27$ )

## Encoding



## Description

## Cycles

Status Bits

Mode Bit

The difference of the src1 operand minus the src2 operand is loaded into the dst register. The src1, src2, and dst operands are assumed to be signed integers.

## 1

These condition flags are modified only if the destination register is R7-RO. LUF Unaffected
LV $\quad 1$ if an integer overflow occurs; unchanged otherwise UF 0
N 1 if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C 1 if a borrow occurs; 0 otherwise
OVM Operation is affected by OVM bit value.
Example 1 SUBI3 R7,R2,R0
Before Instruction:
$\mathrm{R} 2=0866 \mathrm{~h}=2150$

$$
R 7=0834 h=2100
$$

$$
\mathrm{RO}=\mathrm{Oh}
$$

$$
\text { LUF LV UF N Z V C = } 00000
$$

After Instruction:
$R 2=0866 \mathrm{~h}=2150$

$$
\mathrm{R7}=0834 \mathrm{~h}=2100
$$

$$
R 0=032 h=50
$$

$$
\text { LUF LV UF } N \text { Z } V C=0 \begin{array}{llllll}
0 & 0 & 1 & 0 & 0 & 0
\end{array}
$$

## Example 2

SUBI3 *-AR2(1),R4,R3
Before Instruction:
AR2 $=80985 \mathrm{Eh}$
$R 4=0226 \mathrm{~h}=550$
R3 $=0 h$
Data at $80985 \mathrm{Dh}=0 \mathrm{DCh}=220$
LUF LV UF N Z V C = 0000000000
After Instruction:
AR2 $=80985 \mathrm{Eh}$
$R 4=0226 \mathrm{~h}=550$
$R 3=014 A h=330$
Data at 80985Dh $=0 D C h=220$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

Syntax

## Operation

Operands

SUBI3 src1, src2, dst1
|| STI src3, dst2
src2 - src1 $\rightarrow$ dst1
|| src3 $\rightarrow$ dst2
src1 register (Rn1, $0 \leq n 1 \leq 7$ )
src2 indirect (disp $=0,1$, IR0, IR1)
dst1 register (Rn2, $0 \leq n 2 \leq 7$ )
src3 register (Rn3, $0 \leq n 3 \leq 7$ )
dst2 indirect (disp $=0,1$, IRO, IR1)

Encoding


Description

Status Bits

Mode Bit

## Cycles

An integer subtraction and an integer store are performed in parallel. All registers are read at the beginning and loaded at the end of the execute cycle. This means that if one of the parallel operations (STI) reads from a register and the operation being performed in parallel (SUBI3) writes to the same register, STI accepts as input the contents of the register before it is modified by the SUBI3.

If src3 and dst1 point to the same location, src3is read before the write to dst1.

1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C 1 if a borrow occurs; 0 otherwise
OVM Operation is affected by OVM bit value.

```
SUBI3 R7,*+AR2(IR0),R1
STI R3,*++AR7
```


## Before Instruction:

$$
R 7=14 h=20
$$

$$
\mathrm{AR} 2=80982 \mathrm{Fh}
$$

$$
I R 0=10 h
$$

$$
\mathrm{R} 1=0 h
$$

$$
R 3=35 h=53
$$

$$
\mathrm{AR7}=80983 \mathrm{Bh}
$$

$$
\text { Data at } 80983 F \mathrm{Fh}=0 \mathrm{DCh}=220
$$

$$
\text { Data at } 80983 \mathrm{Ch}=0 \mathrm{~h}
$$

$$
\text { LUF LV UF N Z } V=C=0 \begin{array}{lllllll}
0 & 0 & 0 & 0 & 0 & 0 & 0
\end{array}
$$

## After Instruction:

$$
R 7=14 h=20
$$

$$
\mathrm{AR} 2=80982 \mathrm{Fh}
$$

$$
I R O=10 h
$$

$$
R 1=0 C 8 h=200
$$

$$
R 3=35 h=53
$$

$$
\mathrm{AR7}=80983 \mathrm{Ch}
$$

$$
\text { Data at } 80983 F h=0 D C h=220
$$

$$
\text { Data at } 80983 \mathrm{Ch}=35 \mathrm{~h}=53
$$

$$
\text { LUF LV UF N Z } V \text { C }=000001000
$$

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

Syntax
Operation
Operands

SUBRB src, dst
$s r c-d s t-C \rightarrow d s t$
src general addressing modes (G):
00 register ( $R n, 0 \leq n \leq 27$ )
01 direct
10 indirect
11 immediate
dst register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )

## Encoding



## Description <br> The difference of the src, dst, and C operands is loaded into the dst register. The dst and src operands are assumed to be signed integers.

Cycles

Status Bits

Mode Bit
Example

1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C 1 if a borrow occurs; 0 otherwise
OVM Operation is affected by OVM bit value.
SUBRB R4,R6
Before Instruction:
$R 4=03 C B h=971$
$R 6=0258 \mathrm{~h}=600$
LUF LV UF N Z V C = 00000000001
After Instruction:
$R 4=03 C B h=971$
R6 $=0172 \mathrm{~h}=370$
LUF LV UF N Z V C = 000000000

Syntax
SUBRF src, dst
Operation
$s r c-d s t \rightarrow d s t$
Operands
src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 7$ )
01 direct
10 indirect
11 immediate
$d s t$ register $(R n, 0 \leq n \leq 7)$

## Encoding



## Description

## Cycles

Status Bits

Mode Bit
Example

The difference of the src operand minus the dst operand is loaded into the dst register. The dst and src operands are assumed to be floating-point numbers.

1
These condition flags are modified only if the destination register is R7-RO.
LUF 1 if a floating-point underflow occurs; unchanged otherwise
LV 1 if a floating-point overflow occurs; unchanged otherwise
UF $\quad 1$ if a floating-point underflow occurs; 0 otherwise
N $\quad 1$ if a negative result is generated; 0 otherwise
$\mathbf{Z} \quad 1$ if a 0 result is generated; 0 otherwise
V 1 if a floating-point overflow occurs; 0 otherwise
C Unaffected
OVM Operation is not affected by OVM bit value.
SUBRF @9905h,R5
Before Instruction:
$D P=80 h$
$R 5=057 \mathrm{~B} 400000 \mathrm{~h}=6.281250 \mathrm{e}+01$
Data at $809905 \mathrm{~h}=733 \mathrm{C} 000 \mathrm{~h}=1.79750 \mathrm{e}+02$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

## After Instruction:

$D P=80 h$
$R 5=0669 E 00000 \mathrm{~h}=1.16937500 \mathrm{e}+02$
Data at $809905 \mathrm{~h}=733 \mathrm{C} 000 \mathrm{~h}=1.79750 \mathrm{e}+02$
LUF LV UF N Z V C = $\begin{array}{lllllll}0 & 0 & 0 & 0 & 0 & 0\end{array}$

Syntax
SUBRI src, dst
Operation
$s r c-d s t \rightarrow d s t$
Operands
src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )
01 direct
10 indirect
11 immediate
$d s t$ register $(R n, 0 \leq n \leq 27)$

## Encoding



## Description

Status Bits

Mode Bit
Example

The difference of the src operand minus the dst operand is loaded into the dst register. The dst and src operands are assumed to be signed integers.

## Cycles

1
These condition flags are modified only if the destination register is R7-R0.
LUF Unaffected
LV 1 if an integer overflow occurs; unchanged otherwise
UF 0
N $\quad 1$ if a negative result is generated; 0 otherwise
Z $\quad 1$ if a 0 result is generated; 0 otherwise
V 1 if an integer overflow occurs; 0 otherwise
C $\quad 1$ if a borrow occurs; 0 otherwise
OVM Operation is affected by OVM bit value.
SUBRI *AR5++(IRO),R3

Before Instruction:
AR5 $=809900 \mathrm{~h}$
IRO = 8h
R3 $=0 D C h=220$
Data at $809900 \mathrm{~h}=226 \mathrm{~h}=550$
LUF LV UF N Z V C = 000000000
After Instruction:
AR5 $=809908 \mathrm{~h}$
IRO = 8h
$R 3=014 A h=330$
Data at $809900 \mathrm{~h}=226 \mathrm{~h}=550$
LUF LV UF N Z V C = 000000000

| Syntax | SWI |  |  |
| :---: | :---: | :---: | :---: |
| Operation | Performs an emulation interrupt |  |  |
| Operands | None |  |  |
| Encoding |  |  |  |
|  |  | $\frac{2423}{1} \begin{array}{llll} 1 & 1 \\ 0 & 0 & 0 & 0 \end{array}$ |  |
| Description |  | The SWl instruction performs an emulator interrupt. This is a reserved instruction and should not be used in normal programming. |  |
| Cycles |  | 4 |  |
| Status Bits | LUF | Unaffected |  |
|  | LV | Unaffected |  |
|  | UF | Unaffected |  |
|  | N | Unaffected |  |
|  | Z | Unaffected |  |
|  | V | Unaffected |  |
|  | C | Unaffected |  |
| Mode Bit | OVM | Operation is | is not affected by OVM bit value. |

## Syntax

Operation

TRAPcond N
$0 \rightarrow$ ST(GIE)
If cond is true:
Next PC $\rightarrow{ }^{*}++S P$,
Trap vector $\mathrm{N} \rightarrow \mathrm{PC}$.

## Else:

Set ST(GIE) to original state.
Continue.
Operands $\quad N(0 \leq N \leq 31)$

## Encoding



## Description

## Cycles

Status Bits

Interrupts are disabled globally when 0 is written to ST (GIE). If the condition is true, the contents of the PC are pushed onto the system stack, and the PC is loaded with the contents of the specified trap vector ( N ). If the condition is not true, $\mathrm{ST}(\mathrm{GIE})$ is set to its value before the TRAP cond instruction changes it.

The TMS320C3x provides 20 condition codes that can be used with this instruction (see Table 10-9 on page 10-13 for a list of condition mnemonics, condition codes, and flags). Condition flags are set on a previous instruction only when the destination register is one of the extended-precision registers (R7-R0) or when one of the compare instructions (CMPF, CMPF3, CMPI, CMPI3, TSTB, or TSTB3) is executed.

Mode Bit

## 5

LUF Unaffected
LV Unaffected
UF Unaffected
N Unaffected
Z Unaffected
V Unaffected
C Unaffected

OVM Operation is not affected by OVM bit value.

## Example <br> TRAPZ 16

## Before Instruction:

```
\(P C=123 h\)
SP \(=809870 \mathrm{~h}\)
ST \(=0 \mathrm{~h}\)
Trap Vector \(16=10 \mathrm{~h}\)
LUF LV UF N Z V C = 0000000
```

After Instruction:
$P C=10 h$
SP = 809871h
Data at $809871 \mathrm{~h}=124 \mathrm{~h}$
ST $=0 \mathrm{~h}$
LUF LV UF N Z V C = 0000000
Syntax TSTB src, dst

Operation
Operands
dst AND src
src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )
01 direct
10 indirect
11 immediate
dst register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )

Encoding


## Description

## Cycles

Status Bits

Mode Bit
Example

The bitwise logical-AND of the dst and src operands is formed, but the result is not loaded in any register. This aliows for nondestructive compares. The dst and src operands are assumed to be unsigned integers.

1

These condition flags are modified for all destination registers (R27-R0).
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output
Z $\quad 1$ if a 0 output is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.
TSTB *-AR4(1),R5
Before Instruction:
AR4 $=8099 \mathrm{C} 5 \mathrm{~h}$
R5 = 898h = 2200
Data at $8099 \mathrm{C} 4 \mathrm{~h}=767 \mathrm{~h}=1895$
LUF LV UF N Z V C = 0000000000
After Instruction:
AR4 $=8099 \mathrm{C} 5 \mathrm{~h}$
$R 5=898 \mathrm{~h}=2200$
Data at $8099 \mathrm{C} 4 \mathrm{~h}=767 \mathrm{~h}=1895$
LUF LV UF N Z V C = 000000
Syntax TSTB3 src2, src 1
Operation src1 AND src2
Operands src1 three-operand addressing modes ( T ):
00 register (Rn1, $0 \leq n 1 \leq 27$ )
01 indirect (disp $=0,1$, IRO, IR1)
10 register (Rn1, $0 \leq n 1 \leq 27$ )
11 indirect (disp $=0,1$, IRO, IR1)
src2 three-operand addressing modes ( T ):
00 register (Rn2, $0 \leq \mathrm{n} 2 \leq 27$ )
01 register (Rn2, $0 \leq \mathrm{n} 2 \leq 127$ )
10 indirect (disp $=0,1$, IRO, IR1)
11 indirect (disp $=0,1$, IR0, IR1)

## Encoding



## Description

Status Bits

Mode Bit

## Cycles

The bitwise logical-AND between the src1 and src2 operands is formed but is not loaded into any register. This allows for nondestructive compares. The src1 and src2 operands are assumed to be unsigned integers. Although this instruction has only two operands, it is designated as a three-operand instruction because operands are specified in the three-operand format.

1
These condition flags are modified for all destination registers (R27-RO).
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output
Z $\quad 1$ if a 0 output is generated; 0 otherwise
V 0
C Unaffected
OVM Operation is not affected by OVM bit value.

## Example 1

## Example 2

TSTB3 *AR5--(IRO),*+ARO (1)

## Before Instruction:

$$
\begin{aligned}
& \text { AR5 }=809885 \mathrm{~h} \\
& \text { IR0 }=80 \mathrm{~h} \\
& \text { ARO }=80992 \mathrm{Ch} \\
& \text { Data at } 809885 \mathrm{~h}=898 \mathrm{~h}=2200 \\
& \text { Data at } 80992 \mathrm{~h}=767 \mathrm{~h}=1895 \\
& \text { LUF LV UF N ZV C }=000000000
\end{aligned}
$$

## After Instruction:

$$
A R 5=809805 \mathrm{~h}
$$

IRO = 80h

$$
A R 0=80992 C h
$$

$$
\text { Data at } 809885 \mathrm{~h}=898 \mathrm{~h}=2200
$$

$$
\text { Data at 80992Dh }=767 \mathrm{~h}=1895
$$

$$
\text { LUF LV UF N Z V C = } 00000
$$

```
TSTB3 R4,*AR6--(IR0)
```


## Before Instruction:

$R 4=0 F B C 4 h$
AR6 $=8099$ F8h
IRO = 8h
Data at $8099 F 8 \mathrm{~h}=1568 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$

## After Instruction:

$R 4=0 F B C 4 h$
AR6 $=8099$ FOh
IRO = 8h
Data at $8099 F 8 \mathrm{~h}=1568 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$

Note: Cycle Count
See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.
Syntax XOR src, dst
Operation

$d s t$ XOR $s r c \rightarrow d s t$
Operands src general addressing modes (G):
00 register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )
01 direct
10 indirect
11 immediate
$d s t$ register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )
Encoding


| Description | T |
| :--- | :--- |
|  |  |
| Cycles | 1 |

Status Bits These condition flags are modified only if the destination register is R7-RO.
LUF Unaffected
LV Unaffected
UF 0
N MSB of the output
Z $\quad 1$ if a 0 output is generated; 0 otherwise
V 0
C Unaffected
Mode Bit
OVM Operation is not affected by OVM bit value.
Example
XOR R1,R2
Before Instruction:
R1 $=0$ FFA32h
R2 $=0$ FF5C1h
LUF LV UF N Z V C = 0000000
After Instruction:
R1 $=0$ FF412h
R2 $=000 \mathrm{FF} 3 \mathrm{~h}$
LUF LV UF N Z V C $=00000000$

## Syntax <br> XOR3 src2, src1, dst

## Operation

src1 XOR src2 $\rightarrow d s t$
Operands
src1 three-operand addressing modes ( T :
00 register ( $\mathrm{Rn} 1,0 \leq \mathrm{n} 1 \leq 27$ )
01 indirect (disp $=0,1$, IR0, IR1)
10 register (Rn1, 0 $\mathrm{n} 1 \leq 27$ )
11 indirect (disp =0,1, |R0, IR1)
src2 three-operand addressing modes (T):
00 register (Rn2, $0 \leq n 2 \leq 27$ )
01 register (Rn2, $0 \leq \mathrm{n} 2 \leq 27$ )
10 indirect (disp $=0,1$, IRO, IR1)
11 indirect (disp $=0,1$, IR0, IR1)
dst register ( $\mathrm{Rn}, 0 \leq \mathrm{n} \leq 27$ )

## Encoding



| Description | The bitwise exclusive-OR between the src1 and src2 operands is loaded into the dstregister. The src1, src2, and dstoperands are assumed to be unsigned integers. |
| :---: | :---: |
| Cycles | 1 |
| Status Bits | These condition flags are modified only if the destination register is R7-R0. |
|  | LUF Unaffected |
|  | LV Unaffected |
|  | UF 0 |
|  | N MSB of the output |
|  | $\mathbf{Z} \quad 1$ if a 0 output is generated; 0 otherwise |
|  | $V \quad 0$ |
|  | C Unaffected |
| Mode Bit | OVM Operation is not affected by OVM bit value. |

## Example 1 <br> XOR3 *AR3++(IR0),R7,R4

## Before Instruction:

AR3 $=809800 \mathrm{~h}$
IRO = 10h
R7 = 0FFFFh
R4 $=0 \mathrm{~h}$
Data at $809800 \mathrm{~h}=5 \mathrm{AC} 3 \mathrm{~h}$
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
AR3 $=809810 \mathrm{~h}$
IRO = 10h
R7 = 0FFFFh
R4 $=0 A 53 C h$
Data at $809800 \mathrm{~h}=5 \mathrm{AC} 3 \mathrm{~h}$
LUF LV UF N Z V C = 00000000
Example 2 XOR3 R5,*-AR1(1),R1
Before Instruction:
R5 $=0 F F A 32 h$
$A R 1=809826 \mathrm{~h}$
R1 = Oh
Data at 809825h $=0$ FF5C1h
LUF LV UF N Z V C = $\begin{array}{llllllll}0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
After Instruction:
R5 = 0FFA32h
AR1 $=809826 \mathrm{~h}$
R1 $=000$ F33h
Data at 809825h $=0$ FF5C1h
LUF LV UF N Z V C = 00000000

## Note: Cycle Count

See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.


## Encoding



Description

Cycles
Status Bits

Mode Bit OVM Operation is not affected by OVM bit value.

## Example

$$
\begin{aligned}
& \text { XOR3 *AR1++,R3,R3 } \\
& \text { STI R6,*-AR2(IRO) } \\
& \text { AR1 }=80987 \text { Eh } \\
& \text { R3 }=85 \mathrm{~h} \\
& R 6=0 D C h=220 \\
& A R 2=8098 B 4 h \\
& \text { IRO = 8h } \\
& \text { Data at 80987Eh }=85 \mathrm{~h} \\
& \text { Data at 8098ACh }=0 \mathrm{~h} \\
& \text { LUF LV UF N Z V C = } 000000000 \\
& \text { After Instruction: } \\
& A R 1=80987 \mathrm{Fh} \\
& \text { R3 }=0 \mathrm{~h} \\
& R 6=0 D C h=220 \\
& \text { AR2 }=8098 \mathrm{~B} 4 \mathrm{~h} \\
& \text { IRO = 8h } \\
& \text { Data at 80987Eh }=85 \mathrm{~h} \\
& \text { Data at 8098ACh }=0 D C h=220 \\
& \text { LUF LV UF N Z V C = } \begin{array}{lllllll}
0 & 0 & 0 & 0 & 0 & 0
\end{array}
\end{aligned}
$$

Note: Cycle Count
See subsection 9.5.2 on page 9-24 for operand ordering effects on cycle count.

## Chapter 11

## Software Applications

The TMS320C3x is a powerful digital signal processor with an architecture and instruction set designed to find simple solutions to DSP problems. There are instructions specifically designed for efficient implementation of DSP algorithms as well as general-purpose instructions that make the device suitable for more general tasks, like any microprocessor. The floating-point and integer arithmetic supported by the device let you concentrate on the algorithm and pay less attention to scaling, dynamic range, and overflows.

The purpose of this chapter is to explain how to use the instruction set, the architecture, and the interface of the TMS320C3x processor. It presents coding examples for frequently used applications and discusses more involved examples and applications. This chapter defines the principles involved in the applications and provides the corresponding assembly-language code for instructional purposes and for immediate use. Whenever the detailed explanation of the underlying theory is too extensive to be included in this manual, appropriate references are given for further information.

Major topics discussed in this chapter are listed below.

> Topic Page
11.1 Processor Initialization ..... 11-2
11.2 Program Control ..... 11-6
11.3 Logical and Arithmetic Operations ..... 11-23
11.4 Application-Oriented Operations ..... 11-53
11.5 Programming Tips ..... 11-131

### 11.1 Processor Initialization

Before you execute a digital signal processing algorithm, you must initialize the processor. Initialization usually occurs any time the processor is reset.

You can reset the processor by applying a low level to the RESET input for several cycles. At this time, the TMS320C3x terminates execution and puts the reset vector (that is, the contents of memory location 0 ) in the program counter. The reset vector normally contains the address of the system-initialization routine. The hardware reset also initializes various registers and status bits.

After reset, you can further initialize the processor by executing instructions that set up operational modes, memory pointers, interrupts, and the remaining functions needed to meet system requirements.

To configure the processor at reset, you should initialize the following internal functions:
$\square$ Memory-mapped registers
$\square$ Interrupt structure
In addition to the initialization performed during the hardware reset (for conditions after hardware reset, see Chapter 12), Example 11-1 shows coding for initializing the TMS320C3x to the following machine state:
$\square$ All interrupts are enabled.
$\square$ The overflow mode is disabled.
$\square$ The data memory page pointer is set to 0 .
$\square$ The internal memory is filled with Os.
Note that all constants larger than 16 bits should be placed in memory and accessed through direct or indirect addressing.

## Example 11-1. TMS320C3x Processor Initialization

* 
* TITLE PROCESSOR INITIALIZATION
* 

.global RESET,INIT,BEGIN
-global INT0,INT1,INT2,INT3
.global ISR0,ISR1,ISR2,ISR3
-global DINT,DMA
.global TINT0,TINT1,XINT0,RINT0,XINT1,RINT1
.global TIMEO,TIME1,XMTO,RCV0,XMT1,RCV1
.global TRAP0,TRAP1,TRAP2,TRP0,TRP1,TRP2
*

* PROCESSOR INITIALIZATION FOR THE TMS320C3x
* 
* RESET AND INTERRUPT VECTOR SPECIFICATION. THIS
* ARRANGEMENT ASSUMES THAT DURING LINKING, THE FOLLOWING
* TEXT SEGMENT WILL BE PLACED TO START AT MEMORY
* LOCATION 0 .
* 

.sect "init"
RESET .word INIT

INT0 .word ISRO
INT1 .word ISR1
INT2 .word ISR2
INT3 .word ISR3
*

* XINTO .word XMTO
* RINTO .word RCVO
* XINT1 .word XMT1
* RINT1 .word RCV1

TINTO .word TIMEO
TINT1 . Word TIME1
DINT .word DMA
. space 20
TRAPO .word TRPO
TRAP1 .word TRP1
TRAP2 .word TRP2
. space 29
Named section
RS- load address INIT to PC
INT0- loads address ISRO to PC
INT1- loads address ISR1 to PC
INT2- loads address ISR2 to PC
INT3- loads address ISR3 to PC
; Serial port 0 transmit interrupt processing
; Serial port 0 receive interrupt processing
; Serial port 1 transmit interrupt processing
; Serial port 1 receive interrupt processing
Timer 0 interrupt processing
Timer 1 interrupt processing
DMA interrupt processing
Reserved space
Trap 0 vector processing begins
Trap 1 vector processing begins Trap 2 vector processing begins Leave space for the other 29 traps

* IN THE FOLLOWING SECTION, CONSTANTS THAT CANNOT BE REPRESENTED
* IN THE SHORT FORMAT ARE INITIALIZED. THE NUMBERS IN PARENTHESIS
* AT THE END OF THE COMMENTS REPRESENT THE OFFSET OF A
* PARTICULAR CONTROL REGISTER FROM
* CTRL (808000H)

* 
* THE ADDRESS AT MEMORY LOCATION 0 DIRECTS EXECUTION TO BEGIN HERE * FOR RESET PROCESSING THAT INITIALIZES THE PROCESSOR. WHEN RESET * IS APPLIED, THE FOLLOWING REGISTERS ARE INITIALIZED TO 0:

ST -- CPU STATUS REGISTER
IE - CPU/DMA INTERRUPT ENABLE FLAGS
IF -- CPU INTERRUPT FLAGS
IOF- I/O FLAGS
THE STATUS REGISTER HAS THE FOLLOWING ARRANGEMENT:


FUNCTION: RESRV GIE CC CE CF RESRV RM OVM LUF LV UF N $\mathbf{Z}$ V C

| INIT | LDP | $0, D P$ | Point the DP register to page 0 |
| :--- | :--- | :--- | :--- | :--- |
|  | LDI | $1800 \mathrm{H}, \mathrm{ST}$ | ; Clear and enable cache, and disable OVM |
|  | LDI | QMASK,IE $;$ Unmask all interrupts |  |

INTERNAL DATA MEMORY INITIALIZATION TO FLOATING POINT 0


* THE PROCESSOR IS INITIALIZED. THE REMAINING APPLICATION-
* DEPENDENT PART OF THE SYSTEM (BOTH ON- AND OFF-CHIP) SHOULD NOW BE INITIALIZED.
* FIRST, INITIALIZE THE CONTROL REGISTERS. IN THIS EXAMPLE,
* EVERYTHING IS INITIALIZED TO O, SINCE THE ACTUAL INITIALIZATION IS
* APPLICATION-DEPENDENT.

LDI ECTRL,ARO ; Load in ARO the pointer to control
LDI ©DMACTL, RO
STIRO,*+ARO(0) ; Init DMA control

LDI RTIMOCTL, RO
STI RO, *+ARO (32)
LDI ETIM1CTL,RO
STI RO , *+ARO (48)
LDI ESERGLOB0,RO
STI RO, *+ARO (64)
LDI ESERPRTXO,RO
STI RO, *+ARO (66)
LDI ESERPRTRO,RO
STI RO , * +ARO (67)
LDI ESERTIMO,RO
STI RO , *+ARO (68)
LDI ESERGLOB1,RO
STI RO, *+ARO (80)
LDI ESERPRTX1,RO
STI RO, *+ARO (82)
LDI QSERPRTR1,R0
STI RO, *+ARO (83)
LDI ©SERTIM1,R0
STI RO, * +ARO (84)
LDI ©PARINT,RO
STI RO, *+ARO (100)
LDI QIOINT,RO
STI RO, *+ARO(96)
*
LDI ESTCK,SP
OR 2000H,ST
BR BEGIN ; Branch to the beginning of application
. end

### 11.2 Program Control

One group of TMS320C3x instructions provides program control and facilitates all types of high-speed processing. These instructions directly handle:

- subroutine calls
- software stack
- interrupts
[ zero-overhead branches
single- and multiple-instruction loops without any overhead


### 11.2.1 Subroutines

The TMS320C3x has a 24 -bit program counter (PC) and a practically unlimited software stack. The CALL and CALLcond subroutine calls cause the stack pointer to increment and store the contents of the next value of the PC counter on the stack. At the end of the subroutine, RETScond performs a conditional return.

Example 11-2 illustrates the use of a subroutine to determine the dot product between two vectors. Given two vectors of length N , represented by the arrays $\mathrm{a}[0], \mathrm{a}[1], \ldots, \mathrm{a}[\mathrm{N}-1]$ and $\mathrm{b}[0], \mathrm{b}[1], \ldots, \mathrm{b}[\mathrm{N}-1]$, the dot product is computed from the expression
$d=a[0] b[0]+a[1] b[1]+\ldots+a[N-1] b[N-1]$
Processing proceeds in the main routine to the point where the dot product is to be computed. It is assumed that the arguments of the subroutine have been appropriately initialized. At this point, a CALL is made to the subroutine, transferring control to that section of the program memory for execution, then returning to the calling routine via the RETS instruction when execution has completed. Note that for this particular example, it would suffice to save the register R2. However, a larger number of registers are saved for demonstration purposes. The saved registers are stored on the system stack. This stack should be large enough to accommodate the maximum anticipated storage requirements. You could use other methods of saving registers equally well.

## Example 11-2. Subroutine Call (Dot Product)

```
TITLE SUBROUTINE CALL (DOT PRODUCT)
MAIN ROUTINE THAT CALLS THE SUBROUTINE 'DOT' TO COMPUTE THE
DOT PRODUCT OF TWO VECTORS
```

    LDI eblk0,AR0 ; ARO points to vector a
    LDI @blk1,AR1 ; AR1 points to vector \(b\)
    LDI \(N, R C\); RC contains the number of elements
    CALL DOT
    SUBROUTINE DOT
    EQUATION: \(\mathrm{d}=\mathrm{a}(0) * \mathrm{~b}(0)+\mathrm{a}(1) * \mathrm{~b}(1)+\ldots+\mathrm{a}(\mathrm{N}-1) * \mathrm{~b}(\mathrm{~N}-1)\)
    THE DOT PRODUCT OF a AND b IS PLACED IN REGISTER RO. N MUST
    BE GREATER THAN OR EQUAL TO 2.
    ARGUMENT ASSIGNMENTS:
    | ARGUMENT | FUNCTION |
| :--- | :--- |
| ARO | ADDRESS OF a(0) |
| AR1 | ADDRESS OF b(O) |
| RC | LENGTH OF VECTORS (N) |

    REGISTERS USED AS INPUT: ARO, AR1, RC
    REGISTER MODIFIED: RO
    REGISTER CONTAINING RESULT: RO
        .global DOT
    DOT

| PUSH | ST | ; | Save status register |
| :--- | :--- | :--- | :--- | :--- |
| PUSH | R2 | ; Use the stack to save R2's |  |
| PUSHF | R2 | ; Lower 32 and upper 32 bits |  |
| PUSH | AR0 | i Save AR0 |  |
| PUSH | AR1 | i | Save AR1 |
| PUSH | RC | ; Save RC |  |

```
* ; Initialize R0:
    MPYF3 *AR0,*AR1,R0 ; a(0) * b(0) -> R0
    LDF 0.0,R2
    SUBI 2,RC
Initialize R2
Set RC = N-2
* DOT PRODUCT (1 <= i < N)
*
```



```
* RETURN SEQUENCE
*
\begin{tabular}{llll} 
POP & RC & ; Restore RC \\
POP & AR1 & R & Restore AR1 \\
POP & AR0 & Restore AR0 \\
POPF & R2 & Restore top 32 bits of R2 \\
POPR2 & & Restore bottom 32 bits of R2 \\
POPST & & Restore ST \\
RETS & & Return
\end{tabular}
*
* end
*
.end
```


### 11.2.2 Software Stack

The TMS320C3x has a software stack whose location is determined by the contents of the stack pointer register (SP). The stack pointer increments from low to high values, and provisions should be made to accommodate the anticipated storage requirements. The stack can be used not only during the subroutines CALL and RETS, but also inside the subroutine as a place of temporary storage of the registers, as shown in Example 11-2. SP always points to the last value pushed on the stack.

The CALL and CALLcond instructions and the interrupt routines push the value of the PC onto the stack. RETScond and RETIcond then pop the stack and place the value in the program counter. You can also use the PUSH and POP instructions to maneuver the integer value of any register onto and off the stack, respectively. There are two additional instructions, PUSHF and POPF, for floating point numbers. You can push and pop floating point numbers to registers R7-R0. This feature makes it easy to save all 40 bits of the extended precision registers (see Example 11-2). Using PUSH and PUSHF on the same register saves the lower 32 and upper 32 bits. PUSH saves the lower 32; PUSHF, the upper 32. POPF, followed by POP, will recover this extended precision number. It is important to perform the integer and floating-point PUSH and POP in the order given above. POPF forces the least significant eight bits of the extended-precision registers to 0 and therefore must be performed first.

You can easily read and write to the SP to create multiple stacks for different program segments. SP is not initialized by the hardware during reset. It is therefore important to remember to initialize its value so that $S P$ points to a predetermined memory location. This avoids the problem of SP attempting to write into ROM or otherwise write over useful data.

### 11.2.3 Interrupt Service Routines

Interrupts on the TMS320C3x are prioritized and vectored. When an interrupt occurs, the corresponding flag is set in the interrupt flag register IF. If the corresponding bit in the interrupt enable register (IE) is set, and interrupts are enabled by having the GIE bit in the status register set to 1, interrupt processing begins. You can also write to the interrupt flag register, allowing you to force an interrupt by software or to clear interrupts without processing them.

Even when the interrupt is disabled, you can read the interrupt flag register (IF) and take appropriate action, depending on whether the interrupt has occurred. This is true even when the interrupt is disabled. This can be useful when an interrupt-driven interface is not implemented. Example 11-3 shows the case in which a subroutine is called when interrupt 1 has not occurred.

Example 11-3. Use of Interrupts for Software Polling

```
* TITLE INTERRUPT POLLING
```


## -

TSTB 2,IF ; Test if interrupt 1 has occurred
CALLZ SUBROUTINE ; If not, call subroutine

When interrupt processing begins, the PC is pushed onto the stack, and the interrupt vector is loaded in the PC. Interrupts are then disabled by setting the $\mathrm{GIE}=0$, and the program continues from the address loaded in the PC. Since all interrupts are disabled, interrupt processing can proceed without further interruption, unless the interrupt service routine re-enables interrupts.

Except for very simple interrupt service routines, it is important to ensure that the processor context is saved during execution of this routine. You must save the context before you execute the routine itself and restore it after the routine is finished. The procedure is called context switching. Context switching is also useful for subroutine calls, especially during extensive use of the auxiliary and the extended precision registers. This section contains code examples of context switching and an interrupt service routine.

### 11.2.3.1 Context Switching

Context switching is commonly required during the processing of subroutine calls or interrupts. It might be quite extensive or it might be simple, depending on system requirements. On the TMS320C3x, the program counter is automatically pushed onto the stack. Important information in other TMS320C3x registers, such as the status, auxiliary, or extended-precision registers, must be saved by special commands. In order to preserve the state of the status register, you should push it first and pop it last. This keeps the restoration of the extended precision registers from affecting the status register.

Example 11-4 and Example 11-5 show saving and restoring of the TMS320C3x state. In both examples, the stack is used for saving the registers, and it expands towards higher addresses. If you don't want to use the stack pointed at by SP, you can create a separate stack by using an auxiliary register as the stack pointer. Registers saved in these examples are:

- Extended-precision registers R7 through R0
- Auxiliary registers AR7 through AR0
- Data-page pointer DP
$\square$ Index registers IR0 and IR1
- Block-size register BK
$\square$ Status register ST
- Interrupt-related registers IE and IF
$\square$ I/O flag IOF
- Repeat-related registers RS, RE, and RC

Example 11-4. Context Save for the TMS320C3x

```
* TITLE CONTEXT SAVE FOR THE TMS320C3x
*
*
        .global
                                SAVE
*
* CONTEXT SAVE ON SUBROUTINE CALL OR INTERRUPT
*
SAVE :
    PUSH ST ; Save status register
*
* SAVE THE EXTENDED PRECISION REGISTERS
*
```

| PUSH | R0 | ; Save the lower 32 bits |  |
| :--- | :--- | :--- | :---: |
| PUSHF | RO | ; | and the upper 32 bits of R0 |

PUSH R1 ; Save the lower 32 bits
PUSHF R1 ; and the upper 32 bits of R1
PUSH R2 ; Save the lower 32 bits
PUSHF R2 ; and the upper 32 bits of R2
PUSH R3 ; Save the lower 32 bits
PUSHF R3 ; and the upper 32 bits of R3
PUSH R4 ; Save the lower 32 bits
PUSHF R4 ; and the upper 32 bits of R4
PUSH R5 ; Save the lower 32 bits
PUSHF R5 ; and the upper 32 bits of R5
PUSH R6 ; Save the lower 32 bits
PUSHF R6 ; and the upper 32 bits of R6
PUSH R7 ; Save the lower 32 bits
PUSHF R7 ; and the upper 32 bits of R7
*

* SAVE THE AUXILIARY REGISTERS
* 

| PUSH | AR0 | ; | Save AR0 |
| :--- | :--- | :--- | :--- |
| PUSH | AR1 | ; | Save AR1 |
| PUSH | AR2 | ; | Save AR2 |
| PUSH | AR3 | ; | Save AR3 |
| PUSH | AR4 | i | Save AR4 |
| PUSH | AR5 | i | Save AR5 |
| PUSH | AR6 | i | Save AR6 |
| PUSH | AR7 | i | Save AR7 |

* 

```
* SAVE THE REST REGISTERS FROM THE REGISTER FILE
*
```

PUSH DP ; Save data page pointer
PUSH IRO ; Save index register IRO
PUSH IR1 ; Save index register IR1
PUSH BK ; Save block-size register
PUSH IE ; Save interrupt enable register
PUSH IF ; Save interrupt flag register
PUSH IOF ; Save I/O flag register
PUSH RS ; Save repeat start address
PUSH RE ; Save repeat end address
PUSH RC ; Save repeat counter

* SAVE IS COMPLETE


## Example 11-5. Context Restore for the TMS320C3x

```
*
* TITLE CONTEXT RESTORE FOR THE TMS320C3x
*
    .global RESTR
* CONTEXT RESTORE AT THE END OF A SUBROUTINE CALL OR INTERRUPT
*
RESTR:
*
* RESTORE THE REST REGISTERS FROM THE REGISTER FILE
*
        POP RC ; Restore repeat counter
        POPRE ; Restore repeat end address
        PORRS ; Restore repeat start address
        POP IOF ; Restore I/O flag register
        POP IF ; Restore interrupt flag register
        POPIE ; Restore interrupt enable register
        POP BK ; Restore block-size register
        POP IR1 ; Restore index register IR1
        POPIRO ; Restore index register IR0
        POPDP ; Restore data page pointer
*
* RESTORE THE AUXILIARY REGISTERS
*
        POPAR7 ; Restore AR7
        POPAR6 ; Restore AR6
        POPAR5 ; Restore AR5
        POPAR4 ; Restore AR4
        POPAR3 ; Restore AR3
        POPAR2 ; Restore AR2
        POPAR1 ; Restore AR1
        POPARO ; Restore AR0
    * RESTORE THE EXTENDED PRECISION REGISTERS
*
```

```
    POPF R7
    POP R7
    POPF R6
    POP R6
    POPF R5
    POP R5
    POPF R4
    POP R4
    POPF R3
    POP R3
    POPF R2
    POP R2
    POPF R1
    POP R1
    POPF R0
    POP R0
    POP ST
    RESTORE IS COMPLETE
```


### 11.2.3.2 Interrupt Priority

Interrupts on the TMS320C3x are automatically prioritized. This allows interrupts that occur simultaneously to be serviced in a predefined order. Infrequent but lengthy interrupt service routines might need to be interrupted by more frequently occurring interrupts. In Example 11-6, the interrupt service routine for INT2 temporarily modifies the IE to permit interrupt processing when an interrupt to INTO (but no other interrupt) occurs. When the routine has finished processing, the IE register is restored to its original state. Notice that the RETIcondinstruction not only pops the next program counter address from the stack, but also sets the GIE bit of the status register. This enables all interrupts that have their interrupt enable bit set.

Example 11-6. Interrupt Service Routine

```
* TITLE INTERRURT SERVICE ROUTINE
* .global ISR2
ENABLE.set 2000h
MASK .set 1
*
* INTERRUPT PROCESSING FOR EXTERNAL INTERRUPT INT2-
*
ISR2:
```



PUSH DP
PUSH IE ; Save interrupt enable register
PUSH RO ; Save lower 32 bits and PUSHF RO ; upper 32 bits of RO PUSH R1 PUSHF R1 LDI MASK, IE OR ENABLE,ST

```
Save status register
```

Save status register
Save data page pointer
Save data page pointer
Save interrupt enable register
Save interrupt enable register
upper 32 bits of RO
upper 32 bits of RO
Save lower 32 bits and
Save lower 32 bits and
upper 32 bits of R1
upper 32 bits of R1
Unmask only INTO
Unmask only INTO
Enable all interrupts
Enable all interrupts

* MAIN PROCESSING SECTION FOR ISR2

```
-
-XOR ENABLE,ST ; Disable all interrupts POPF R1 ; Restore upper 32 bits and POPR1 ; lower 32 bits of R1 POPF RO ; Restore upper 32 bits and POP R0 ; lower 32 bits of R0 POP IE ; Restore interrupt enable register POP DP ; Restore data page register POPST ; Restore status register

RETI ; Return and enable interrupts

\subsection*{11.2.4 Delayed Branches}

The TMS320C3x uses delayed branches to create single-cycle branching. The delayed branches operate like regular branches but do not flush the pipeline. Instead, the three instructions following a delayed branch are also executed. As discussed in Chapter 6, the only limitations are that none of the three instructions following a delayed branch can be a:
\(\square\) Branch (standard or delayed)
\(\square\) Call to a subroutine
- Return from a subroutine
- Return from an interrupt
- Repeat instruction
- TRAP instruction
- IDLE instruction

Conditional delayed branches use the conditions that exist at the end of the instruction immediately preceding the delayed branch. Sometimes a branch is necessary in the flow of a program, but fewer than three instructions can be placed after a delayed branch. For faster execution, it is still advantageous to use a delayed branch. This is shown in Example 11-7, with NOPs taking the place of the unused instructions. The trade-off is more instruction words for less execution time.

Example 11-7. Delayed Branch Execution
* TITLE DELAYED BRANCH EXECUTION
\begin{tabular}{|c|c|c|c|c|}
\hline & LDF & * +AR1 (5) , R2 & ; & Load contents of memory to R2 \\
\hline & BGED & SKIP & ; & If loaded number > \(=0\), branch (delayed) \\
\hline & LDFN & R2,R1 & ; & If loaded number \(<0\), load it to R1 \\
\hline & SUBF & 3.0,R1 & ; & Subtract 3 from R1 \\
\hline * & NOP & & ; & Dummy operation to complete delayed branch \\
\hline & MPYF & 1.5, R1 & ; & Continue here if loaded number <0 \\
\hline SKIP & LDF R1 & & ; & Continue here if loaded number \(>=0\) \\
\hline
\end{tabular}

\subsection*{11.2.5 Repeat Modes}

The TMS320C3x supports looping without any overhead. For that purpose, there are two instructions: RPTB repeats a block of code, and RPTS repeats a single instruction. There are three control registers: repeat start address (RS), (repeat end address (RE), and repeat counter (RC). These contain the parameters that specify loop execution (refer to Section 6.1 on page 6-2 for a complete description of RPTB and RPTS). RS and RE are automatically set from the code, while you must set RC, as shown in the examples below.

\subsection*{11.2.5.1 Block Repeat}

Example 11-8 shows an application of the block repeat construct. In this example, an array of 64 elements is flipped over by exchanging the elements that are equidistant from the end of the array. In other words, if the original array is
\(a(1), a(2), \ldots, a(31), a(32), \ldots, a(64) ;\)
the final array after the rearrangement will be
\(a(64), a(63), \ldots, a(32), a(31), \ldots, a(1)\).
Because the exchange operation is done on two elements at the same time, it requires 32 operations. The repeat counter RC is initialized to 31 . In general, if RC contains the number \(N\), the loop will be executed \(N+1\) times. The loop is defined by the RPTB instruction and the EXCH label.

\section*{Example 11-8. Loop Using Block Repeat}
```

* TITLE LOOP USING BLOCK REPEAT
* 
* THIS CODE SEGMENT EXCHANGES THE VALUES OF ARRAY ELEMENTS THAT ARE
* SYMMETRIC AROUND THE MIDDLE OF THE ARRAY.
* 

```


Subsection 6.1.2 on page 6-3 specifies restrictions in the block-repeat construct. Because the program counter is modified at the end of the loop according to the contents of the registers RS, RE, and RC, no operation should attempt to modify the repeat counter or the program counter at the end of the loop in a different way.

In principle, it is possible to nest repeat blocks. However, there is only one set of control registers: RS, RE, and RC. It is therefore necessary to save these registers before entering an inside loop. It might be more practical to implement a nested loop by the more traditional method of using a register as a counter and then using a delayed branch rather than using the nested repeat block approach.

Example 11-9 shows another example of using the block repeat to find a maximum of 147 numbers.

\section*{Example 11-9. Use of Block Repeat to Find a Maximum}
```

* 
* 
* TITLE USE OF BLOCK REPEAT TO FIND A MAXIMUM
* 
* THIS ROUTINE FINDS THE MAXIMUM OF N = 147 NUMBERS.
* •
LDI 146,RC ; Initialize repeat counter to 147-1
LDI @ADDR,ARO ; ARO points to beginning of array
LD *ARO++(1),RO ; Initialize MAX to the first value
RPTB LOOP
CMPF *ARO++(1),R0 ; Compare number to the maximum
LOOP LDFLT *-ARO(1),RO ; If greater, this is a new maximum

```

\subsection*{11.2.5.2 Single-Instruction Repeat}

The single-instruction repeat uses the control registers RS, RE, and RC in the same way as the block repeat. The advantage over the block repeat is that the instruction is fetched only once, and then the buses are available for moving operands. Note that the single-instruction repeat construct is not interruptible, while block repeat is interruptible.

Example 11-10 shows an application of the single-repeat construct. In this example, the sum of the products of two arrays is computed. The arrays are not necessarily different. If the arrays are \(a(i)\) and \(b(i)\), each of length \(N=512\), register R0 will contain, after computation, this quantity:
\(a(1) b(1)+a(2) b(2)+\ldots+a(N) b(N)\).
The value of the RC is specified to be 511 in the instruction. If RC contains the number N , the loop will be executed \(\mathrm{N}+1\) times.

\section*{Example 11-10. Loop Using Single Repeat}
* TITLE LOOP USING SINGLE REPEAT
*
* THIS CODE SEGMENT COMPUTES SUM[a(i)b(i)] FOR \(i=1\) to N .
*
*


\subsection*{11.2.6 Computed GOTOs}

It is occasionally convenient to select during run time (and not during assembly) the subroutine to be executed. The TMS320C3x's computed GOTO supports this selection. The computed GOTO is implemented using the CALLcond instruction in the register-addressing mode. This instruction uses the contents of the register as the address of the call. Example 11-11 shows a computed GOTO for a task controller.

\section*{Example 11-11. Computed GOTO}
* TITLE COMPUTED GOTO
*
* TASK CONTROLLER
*
* THIS MAIN ROUTINE CONTROLS THE ORDER OF TASK EXECUTION (6 TASKS
* IN THE PRESENT EXAMPLE). TASKO THROUGH TASK5 ARE THE NAMES OF
* SUBROUTINES TO BE CALLED. THEY ARE EXECUTED IN ORDER, TASKO,
* TASK1, . . .TASK5. WHEN AN INTERRUPT OCCURS, THE INTERRUPT
* SERVICE ROUTINE IS EXECUTED, AND THE PROCESSOR CONTINUES
* WITH THE INSTRUCTION FOLLOWING THE IDLE INSTRUCTION. THIS
* ROUTINE SELECTS THE TASK APPROPRIATE FOR THE CURRENT CYCLE,
* CALLS THE TASK AS A SUBROUTINE, AND BRANCHES BACK TO THE IDLE
* TO WAIT FOR THE NEXT SAMPLE INTERRUPT WHEN THE SCHEDULED TASK
* HAS COMPLETED EXECUTION. RO HOLDS THE OFFSET FROM THE BASE
* ADDRESS OF THE TASK TO BE EXECUTED.
*
*
\begin{tabular}{|c|c|c|c|c|}
\hline & LDI & 5,R0 & ; & Initialize R0 \\
\hline & LDI & QADDR, AR1 & ; & AR1 holds base address of the table \\
\hline WAIT & IDLE & & ; & Wait for the next interrupt \\
\hline & ADDI3 & *AR1, R0, AR2 & ; & Add the base address to the table \\
\hline * & & & ; & Entry number \\
\hline & SUBI & 1,R0 & ; & Decrement R0 \\
\hline & LDILT & 5,R0 & ; & If R0<0, reinitialize it to 5 \\
\hline & LDI & *AR2,R1 & : & Load the task address \\
\hline & CALLU & R1 & ; & Execute appropriate task \\
\hline & BR & WAIT & & \\
\hline * & & & & \\
\hline TSKSEQ & . word & TASK5 & ; & Address of TASK5 \\
\hline & .word & TASK4 & ; & Address of TASK4 \\
\hline & .word & TASK3 & ; & Address of TASK3 \\
\hline & . word & TASK2 & ; & Address of TASK2 \\
\hline & .word & TASK1 & ; & Address of TASK1 \\
\hline & .word & TASK0 & ; & Address of TASKO \\
\hline ADDR & . word & TSKSEQ & & \\
\hline
\end{tabular}

\subsection*{11.3 Logical and Arithmetic Operations}

The TMS320C3x instruction set supports both integer and floating-point arithmetic and logical operations. The basic functions of such instructions can be combined to form more complex operations. This section examines examples of these operations:
\(\square\) Bit manipulation
\(\square\) Block moves
\(\square\) Bit-reversed addressing
\(\square\) Integer and floating-point division
\(\square\) Square root
\(\square\) Extended-precision arithmetic
\(\square\) Floating-point format conversion between IEEE and TMS320C3x formats

\subsection*{11.3.1 Bit Manipulation}

Instructions for logical operations, such as AND, OR, NOT, ANDN, and XOR can be used together with the shift instructions for bit manipulation. A special instruction, TSTB, tests bits. TSTB performs the same operation as AND, but the result of the logical AND is only used to set the condition flags and is not written anywhere. Example 11-12 and Example 11-13 demonstrate the use of the several instructions for bit manipulation and testing.

\section*{Example 11-12. Use of TSTB for Software-Controlled Interrupt}
* TITLE USE OF TSTB FOR SOFTWARE-CONTROLLED INTERRUPT
*
* IN THIS EXAMPLE, ALL INTERRUPTS HAVE BEEN DISABLED BY
* RESETTING THE GIE BIT OF THE STATUS REGISTER. WHEN AN
* INTERRUPT ARRIVES, IT IS STORED IN THE IF REGISTER. THE
* PRESENT EXAMPLE ACTIVATES THE INTERRUPT SERVICE ROUTINE INTR
* WHEN IT DETECTS THAT INT2- HAS OCCURRED.
-
TSTB \(0100 \mathrm{~b}, \mathrm{IF}\); Check if bit 2 of IF is set, CALLNZ INTR ; and, if so, call subroutine INTR

Example 11-13. Copy a Bit From One Location to Another


\subsection*{11.3.2 Block Moves}

Since the TMS320C3x directly addresses a large amount of memory, blocks of data or program code can be stored off-chip in slow memories and then loaded on-chip for faster execution. Data can also be moved from on-chip to off-chip memory for storage or for multiprocessor data transfers.

You can use direct memory access (DMA) in parallel with CPU operations to accomplish such data transfers. The DMA operation is explained in detail in subsection 8.3 on page 8-43. An alternative to DMA is to perform data transfers under program control using load and store instructions in a repeat mode. Example 11-14 shows the transfer of a block of 512 floating-point numbers from external memory to block 1 of the on-chip RAM.

\section*{Example 11-14. Block Move Under Program Control}
* TITLE BLOCK MOVE UNDER PROGRAM CONTROL
*
extern .word 01000 H
block1 .word 0809 COOH
-
-
LDI eextern,ARO ; Source address
LDI @block1,AR1 ; Destination address
LDF *ARO++,R0 ; Load the first number
RPTS 510 ; Repeat following instruction 511 times
LDF \(\quad\) ARO \(0+\), RO ; Load the next number, and...
|| STF RO,*AR1++ ; store the previous one
STF R0,*AR1 ; Store the last number

\subsection*{11.3.3 Bit-Reversed Addressing}

The TMS320C3x can implement fast Fourier transforms (FFT) with bit-reversed addressing. If the data to be transformed is in the correct order, the final result of the FFT is scrambled in bit-reversed order. To recover the frequencydomain data in the correct order, you must swap certain memory locations. The bit-reversed addressing mode makes swapping unnecessary. The next time data needs to be accessed, the access is performed in a bit-reversed manner rather than sequentially. The base address of bit-reversed addressing must be located on a boundary of the size of the table. For example, if IRO = \(2^{n-1}\), the \(n\) LSBs of the base address must be 0 .

In bit-reversed addressing, IRO holds a value equal to one-half the size of the FFT, if real and imaginary data are stored in separate arrays. During accessing, the auxiliary register is indexed by IR0, but with reverse carry propagation. Example 11-15 illustrates a 512-point complex FFT being moved from the place of computation (pointed at by ARO) to a location pointed at by AR1. In this example, real and imaginary parts \(X R(i)\) and \(X I(i)\) of the data are not stored in separate arrays, but they are interleaved \(\mathrm{XR}(0), \mathrm{XI}(0), \mathrm{XR}(1), \mathrm{XI}(1), \ldots\), \(\mathrm{XR}(\mathrm{N}-1), \mathrm{XI}(\mathrm{N}-1)\). Because of this arrangement, the length of the array is 2 N instead of N, and IRO is set to 512 instead of 256.

Example 11-15. Bit-Reversed Addressing
```

* 
* TITLE BIT-REVERSED ADDRESSING
* 
* THIS EXAMPLE MOVES THE RESULT OF THE 512-POINT FFT
* COMPUTATION POTNTED AT BY ARO TO A LOCATION POINTED AT
* BY ARI. REAL AND IMAGINARY POINTS ARE ALTERNATING.

|  | LDI | 512,IR0 |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | LDI | 2,IR1 |  |  |
|  | LDI | 511,RC | ; | Repeat 511+1 times |
|  | LDF | * +AR0 (1) , R1 | ; | Load first imaginary point |
|  | RPTB | LOOP |  |  |
|  | LDF | *AR0++(IRO)B,R0 | ; | Load real value (and point |
| \|| | STF | R1, *+AR1 (1) | : | to next location) and store |
|  |  |  | ; | the imaginary value |
| LOOP | LDF | *+AR0 (1) , R1 | ; | Load next imaginary point and store |
| \|| | STF | R0, *AR1++(IR1) | ; | previous real value |
|  | - |  |  |  |
|  | - |  |  |  |
|  | - |  |  |  |

```

\subsection*{11.3.4 Integer and Floating-Point Division}

Although division is not implemented as a single instruction in the TMS320C3x, the instruction set has the capacity to perform an efficient division routine. Integer and floating-point division are examined separately because different algorithms are used.

\subsection*{11.3.4.1 Integer Division}

Division is implemented on the TMS320C3x by repeated subtractions using SUBC, a special conditional subtract instruction. Consider the case of a 32-bit positive dividend with i significant bits (and 32 - i sign bits) and a 32-bit positive divisor with \(j\) significant bits (and \(32-j\) sign bits). The repetition of the SUBC command \(\mathbf{i}-j+1\) times produces a 32-bit result in which the lower \(i-j+\) 1 bits are the quotient and the upper \(31-i+j\) bits are the remainder of the division.

SUBC implements binary division in the same manner that long division implements it. The divisor which is assumed to be smaller than the dividend) is shifted left \(i\) - \(j\) times to be aligned with the dividend. Then, using SUBC, the shifted divisor is subtracted from the dividend. For each subtraction that does not produce a negative answer, the dividend is replaced by the difference. It is then shifted to the left, and a 1 is put in the LSB. If the difference is negative, the dividend is simply shifted left by 1 . This operation is repeated \(i-j+1\) times.

As an example, consider the division of 33 by 5 , using both long division and the SUBC method. In this case, \(i=6, j=3\), and the SUBC operation is repeated \(6-3+1=4\) times.

Long Division:
\begin{tabular}{c|c}
00000000000000000000000000000101 & 00000000000000000000000000000110 \\
\cline { 2 - 3 } & \begin{tabular}{c}
00000000000000000000000000100001
\end{tabular} \\
\hline\(\frac{-101}{1101}\) & \\
\(\frac{-101}{11}\) & Ruotient \\
Remainder
\end{tabular}

SUBC Method:


When the SUBC command is used, both the dividend and the divisor must be positive. Example 11-16 shows an example of a realization of the integer division in which the sign of the quotient is properly handled. The last instruction before returning modifies the condition flag in case subsequent operations depend on the sign of the result.

\section*{Example 11-16. Integer Division}
```

* TITLE INTEGER DIVISION
* SUBROUTINE DIVI
* 
* 
* INPUTS: SIGNED INTEGER DIVIDEND IN RO,
* SIGNED INTEGER DIVISOR IN R1
* 
* OUTPUT: R0/R1 into R0
* 
* REGISTERS USED: R0-R3, IR0, IR1
* OPERATION: 1. NORMALIZE DIVISOR WITH DIVIDEND
* 2. REPEAT SUBC
* 3. QUOTIENT IS IN LSBs OF RESULT
* CYCLES: 31-62 (DEPENDS ON AMOUNT OF NORMALIZATION)
* 

|  | .globl | DIVI |
| :--- | :--- | :--- |
|  |  |  |
| SIGN | .set | R2 |
| TEMPF | .set | R3 |
| TEMP | .set | IR0 |
| COUNT | .set | IR1 |

* DIVI - SIGNED DIVISION

```
DIVI:
*
* DETERMINE SIGN OF RESULT. GET ABSOLUTE VALUE OF OPERANDS.
*
    XOR RO,R1,SIGN ; Get the sign
        ABSI RO
        ABSI R1
        CMPI RO,R1 ; Divisor > dividend ?
        BGTD ZERO ; If so, return 0
* NORMALIZE OPERANDS. USE DIFFERENCE IN EXPONENTS AS SHIFT COUNT
* FOR DIVISOR AND AS REPEAT COUNT FOR 'SUBC'.
*
\begin{tabular}{ll} 
FLOAT & RO,TEMPF \\
PUSHF TEMPF & ; Normalize dividend \\
POP COUNT & ; PUSH as float \\
LSH -24, COUNT & ; Get as int \\
\end{tabular}
```

    FLOAT R1,TEMPF ; Normalize divisor
    PUSHF TEMPF ; PUSH as float
    POP TEMP ; POP as int
    LSH -24,TEMP ; Get divisor exponent
    SUBI TEMP,COUNT ; Get difference in exponents
    LSH COUNT,R1 ; Align divisor with dividend
    * DO COUNT+1 SUBTRACT \& SHIFTS.
RPTS COUNT
SUBC R1,R0
* MASK OFF THE LOWER COUNT+1 BITS OF RO.
* SUBRI 31,COUNT ; Shift count is (32 - (COUNT+1))
LSH COUNT,RO ; Shift left
NEGI COUNT
LSH COUNT,R0 ; Shift right to get result
* CHECK SIGN AND NEGATE RESULT IF NECESSARY.
* NEGI R0,R1 ; Negate result
ASH -31,SIGN ; Check sign
LDINZ R1,R0 ; If set, use negative result
CMPI 0,R0 ; Set status from result
RETS
    * RETURN 0.
* 

0:
LDI $0, R 0$
RETS
.end

```

If the dividend is less than the divisor and you want fractional division, you can perform a division after you determine the desired accuracy of the quotient in bits. If the desired accuracy is \(k\) bits, start by shifting the dividend left by \(k\) positions. Then apply the algorithm described above, with \(i\) replaced by \(i+k\). It is assumed that \(\mathrm{i}+\mathrm{k}\) is less than 32.

\subsection*{11.3.4.2 Computation of Floating-Point Inverse and Division}

This section presents a method of implementing floating-point division on the TMS320C3x. Since the algorithm outlined here computes the inverse of a number v , to perform \(\mathrm{y} / \mathrm{v}\), multiply y by the inverse of v .

The computation of \(1 / v\) is based on the following iterative algorithm. At the ith iteration, the estimate \(\times[i]\) of \(1 / v\) is computed from \(v\) and the previous estimate \(\times[i-1]\) according to the following formula:
\(x[i]=x[i-1]\) * \((2.0-v * x[i-1])\)
To start the operation, an initial estimate \(\times[0]\) is needed. If \(v=a * \mathbf{2 e}^{e}\), a good initial estimate is
\(x[0]=1.0 * 2-e-1\)
Example 11-17 shows the implementation of this algorithm on the TMS320C3x, where the iteration has been applied five times. Both accuracy and speed are affected by the number of iterations. The accuracy offered by the single-precision floating-point format is \(2^{-23}=1.192 \mathrm{E}-7\). If you want more accuracy, use more iterations. If you want less accuracy, reduce the number of iterations to increase the execution speed.

This algorithm properly treats the boundary conditions when the input number either is 0 or has a very large value. When the input is 0 , the exponent \(e=-128\). Then the calculation of \(x[0]\) yields an exponent equal to \(-(-128)-1=127\), and the algorithm will overflow and saturate. On the other hand, in the case of a very large number, \(e=127\), the exponent of \(x[0]\) will be \(-127-1=-128\). This will cause the algorithm to yield 0 , which is a reasonable handling of that boundary condition.

\section*{Example 11-17. Inverse of a Floating-Point Number}
```

* 
* TITLE INVERSE OF A FLOATING-POINT NUMBER
* 
* 
* SUBROUTINE INVF
* 
* 
* THE FLOATING-POINT NUMBER v IS STORED IN RO. AFTER THE
* COMPUTATION IS COMPLETED, 1/v IS ALSO STORED IN RO.
* TYPICAI CAILING SEQUENCE:
* LDFv, RO
* CAL工 INVF
* 

ARGUMENT ASSIGNMENTS:
ARGUMENT | FUNCTION
RO V = NUMBER TO FIND THE RECIPROCAL OF (UPON THE CALL)
R0 1/v (UPON THE RETURN)
REGISTER USED AS INPUT: RO
REGISTERS MODIFIED: R0, R1, R2, R3

* REGISTER CONTAINING RESULT: RO
* 
* CYCLES: 35 WORDS: 32
* 
* 
* 

INVF: LDFRO,R3 ; v is saved for later
ABSF RO ; The algorithm uses v = |v|
*

* EXTRACT THE EXPONENT OF v.
PUSHF RO
POP R1
ASH -24,R1 ; The 8 LSBs of R1 contain the exponent
; Of v
* 
* x[0] FORMATION IS GIVEN THE EXPONENT OF v.

```

NEGI R1
SUBI 1,R1 ; Now we have -e-1, the exponent of \(x[0]\)
ASH 24,R1
PUSH R1
POPF R1 ; NOW R1 \(=x[0]=1.0 * 2 * *(-e-1)\)
* NOW THE ITERATIONS BEGIN.
* FOR THE LAST ITERATION WE USE THE FORMULATION:
* \(x[5]=(x[4] *(1.0-(v * x[4]))+x[4]\)

MPYF R1,R0,R2 ; R2 \(=v * x[4]=1.0 \ldots 01 \ldots \Rightarrow 1\)
SUBRF 1.0,R2 ; R2 \(=1.0-v * \times[4]=0.0 \ldots 01 \ldots \Rightarrow 0\)
MPYF R1,R2 \(\quad \mathrm{R} 2=\mathrm{x}[4] *(1.0-\mathrm{v} * \mathrm{x}[4])\)
ADDF R2,R1 \(; R 2=x[5]=\left(x[4] *\left(1.0-\left(v^{*} x[4]\right)\right)+x[4]\right.\)
RNDR1,R0 ; Round since this is followed by a MPYF NOW THE CASE OF \(v<0\) IS HANDLED.

NEGF R0,R2
LDF R3,R3 ; This sets condition flags
LDFN R2,R0 ; If \(v<0\), then \(R 0=-R 0\)

RETS
*
* END
.end

\subsection*{11.3.5 Square Root}

An iterative algorithm computes square root on the TMS320C3x and is similar to the one used for the computation of the inverse. This algorithm computes the inverse of the square root of a number \(v, 1\) / SQRT(v). To derive SQRT(v), multiply this result by v . Since in many applications, division by the square root of a number is desirable, the output of the algorithm saves the effort to compute the inverse of the square root.

At the ith iteration, the estimate \(x[i]\) of \(1 /\) SQRT \((v)\) is computed from \(v\) and the previous estimate \(\times[i-1]\) according to this formula:
\(x[i]=x[i-1] *(1.5-(v / 2) * x[i-1] * x[i-1])\)
To start the operation, an initial estimate \(\times[0]\) is needed. If \(v=a{ }^{*} 2^{\ominus}\), a good initial estimate is
\(x[0]=1.0 * 2^{-e / 2}\)
Example 11-18 shows the implementation of this algorithm on the TMS320C3x, where the iteration has been applied five times. Both accuracy and speed are affected by the number of iterations. If you want more accuracy, use more iterations. If you want less accuracy, reduce the number of iterations to increase the execution speed.

\section*{Example 11-18. Square Root of a Floating-Point Number}
```

* 
* TITLE SQUARE ROOT OF A FLOATING-POINT NUMBER
* 
* 
* SUBROUTINE SQRT
* 
* THE FLOATING POINT NUMBER v IS STORED IN RO. AFTER THE
* COMPUTATION IS COMPLETED, SQRT(v) IS ALSO STORED IN RO. NOTE
* THAT THE ALGORITHM ACTUALLY COMPUTES 1/SQRT(v).
* 
* 
* TYPICAL CALLING SEQUENCE:
* 
* LDF v, RO
* CALL SQRT
* ARGUMENT ASSIGNMENTS :
* ARGUMENT | FUNCTION
* 
* RO | v NUMBER TO FIND THE SQUARE ROOT OF
(UPON THE CALL)
* R0 | SQRT(v) (UPON THE RETURN)
* REGISTER USED AS INPUT: RO
* REGISTERS MODIFIED: R0, R1, R2, R3
* REGISTER CONTAINING RESULT: RO
* 
* CYCLES: 50 WORDS: }3
* .global SQRT
* 
* EXTRACT THE EXPONENT OF V.
* 

```
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{7}{*}{SQRT:} & LDF R0 & R3 & ; & Save v \\
\hline & \multicolumn{2}{|l|}{RETSLE} & \multirow[t]{2}{*}{} & Return if number is non-positive \\
\hline & PUSHF & R0 & & \\
\hline & \multicolumn{4}{|l|}{POP R1} \\
\hline & \multicolumn{2}{|l|}{ASH - \(24, \mathrm{R1}\)} & ; & The 8 LSBs of R1 contain exponent of \(v\) \\
\hline & ADDI & 1, R1 & ; & Add a rounding bit in the exponent \\
\hline & ASH & -1, R1 & ; & e/2 \\
\hline \multicolumn{5}{|c|}{] formation given the exponent of v.} \\
\hline \multicolumn{5}{|l|}{NEGI R1} \\
\hline \multicolumn{5}{|c|}{ASH 24,R1} \\
\hline \multicolumn{2}{|r|}{PUSH} & R1 & & \\
\hline & POPF & R1 & ; & Now R1 \(=\mathrm{x}[0]=1.0\) * 2**(-e/2) \\
\hline \multicolumn{5}{|l|}{* GEnErate v/2.} \\
\hline \multicolumn{2}{|r|}{MPYF} & 0.5,R0 & \multicolumn{2}{|l|}{; V/2 and take rounding bit out} \\
\hline \multicolumn{5}{|l|}{* NOW the iterations begin.} \\
\hline \multicolumn{5}{|l|}{* MPYF R1,R1,R2 ; \(\mathrm{R} 2=\mathrm{x}[0] * \times[0]\)} \\
\hline & MPYF & R0,R2 & ; & \(\mathrm{R} 2=(\mathrm{v} / 2) * \mathrm{x}[0] * x[0]\) \\
\hline & SUBRF & 1.5,R2 & ; & \(\mathrm{R} 2=1.5-(\mathrm{v} / 2) * \mathrm{x}[0] * \mathrm{x}[0]\) \\
\hline & MPYF & R2,R1 & ; & \(\mathrm{R} 1=\mathrm{x}[1]=\mathrm{x}[0] *\) \\
\hline \multirow[t]{6}{*}{*} & & & ; & (1.5-(v/2)*x[0]*x[0]) \\
\hline & RND & R1 & & \\
\hline & MPYF & R1,R1,R2 & ; & \(\mathrm{R} 2=\mathrm{x}[1]\) * \(\mathrm{x}[1]\) \\
\hline & MPYF & R0,R2 & ; & \(\mathrm{R} 2=(\mathrm{v} / 2)\) * \(\mathrm{x}[1]\) * \(\mathrm{x}[1]\) \\
\hline & SUBRF & 1.5,R2 & ; & \(\mathrm{R} 2=1.5-(\mathrm{v} / 2) * \times[1]\) * \(\mathrm{x}[1]\) \\
\hline & MPYF & R2, R1 & , & \(\mathrm{R} 1=\mathrm{x}[2]=\mathrm{x}[1] * *\) \\
\hline \multirow[t]{2}{*}{*} & & & ; & (1.5-(v/2)*x[1]*x[1]) \\
\hline & RND & R1 & & \\
\hline & MPYF & R1,R1,R2 & ; & \(\mathrm{R} 2=\mathrm{x}[2]\) * x [2] \\
\hline & MPYF & R0,R2 & ; & \(\mathrm{R} 2=(\mathrm{v} / 2) * \mathrm{x}[2]\) * \(\mathrm{x}[2]\) \\
\hline & SUBRF & 1.5, R2 & , & \(\mathrm{R} 2=1.5-(\mathrm{v} / 2) * \mathrm{x}[2]\) * \(\mathrm{x}[2]\) \\
\hline & MPYF & R2, R1 & ; & \(\mathrm{R1}=\mathrm{x}[3]=\mathrm{x}[2]\) \\
\hline \multirow[t]{2}{*}{*} & & & ; & *(1.5-(v/2)*x[2]*x[2]) \\
\hline & RND & R1 & & \\
\hline
\end{tabular}
```

    MPYF R1,R1,R2 ; R2 = x[3] * x[3]
    MPYF RO,R2 ; R2 = (v/2) * x[3] * x[3]
    SUBRF 1.5,R2 ; R2 = 1.5 - (v/2) * x[3] * x[3]
    MPYF R2,R1 ; R1 = x[4] = x[3] 
    RND R1
    MPYF R1,R1,R2 ; R2 = x[4] * x[4]
    MPYF R0,R2 ; R2 = (v/2) * x[4] * x[4]
    SUBRF 1.5,R2 ; R2 = 1.5 - (v/2) * x[4] * x[4]
    MPYF R2,R1 ; R1 = x[5] = x[4]
        * (1.5 - (v/2) * x[4] * x[4])
    RND R1,R0 ; Round
    MPYF R3,R0 ; Sqrt(v) from sqrt(v**(-1))
    RETS
    end
    ```
        .end

\subsection*{11.3.6 Extended-Precision Arithmetic}

The TMS320C3x offers 32 bits of precision for integer arithmetic and 24 bits of precision in the mantissa for floating-point arithmetic. For higher precision in floating-point operations, the eight extended-precision registers R7 to R0 contain eight additional bits of accuracy. Since no comparable extension is available for fixed-point arithmetic, this section shows how you can achieve fixed-point double precision by using the capabilities of the processor. The technique consists of performing the arithmetic by parts (which is similar to performing longhand arithmetic).

In the instruction set, operations ADDC (add with carry) and SUBB (subtract with borrow) use the status carry bit for extended-precision arithmetic. The carry bit is affected by the arithmetic operations of the ALU and by the rotate and shift instructions. It can also be manipulated directly by setting the status register to certain values. For proper operation, the overflow mode bit should be reset ( \(O V M=0\) ) so that the accumulator results are not loaded with the saturation values. Example 11-19 and Example 11-20 show 64-bit addition and 64 -bit subtraction. The first operand is stored in the registers RO (low word) and R1 (high word). The second operand is stored in R2 and R3. The result is stored in RO and R1.

\section*{Example 11-19. 64-Bit Addition}
```

* TITLE 64-BIT ADDITION
* 
* TWO 64-BIT NUMBERS ARE ADDED TO EACH OTHER, PRODUCING
* A 64-BIT RESULT. THE NUMBERS X (R1,R0) AND Y (R3,R2) ARE
* ADDED, RESULTING IN W (R1,RO).
* 
* R1 R0
*     + R3 R2
*     +         + R3
* R1 R0
*       ADDI R2,R0
      ADDC R3,R1
    
```

Example 11-20. 64-Bit Subtraction
* TITLE 64-BIT SUBTRACTION
* PRODUCING A 64-BIT RESULT. THE NUMBERS X (R1,R0) AND
* \(Y\) ( \(\mathrm{R} 3, \mathrm{R} 2\) ) ARE SUBTRACTED, RESULTING IN \(W\) (R1,R0).
*
* R1 R0
* \(\quad\) R3 R2


R1 R0

SUBI R2,R0
SUBB R3,R1
When two 32 -bit numbers are multiplied, a 64 -bit product results. The procedure for multiplication is to split the 32-bit magnitude values of the multiplicand X and the multiplier Y into two parts ( \(\mathrm{X} 1, \mathrm{X} 0\) ) and ( \(\mathrm{X} 3, \mathrm{X} 2\) ), respectively, with 16 bits each. The operation is done on unsigned numbers, and the product is adjusted for the sign bit. Example 11-21 shows the implementation of a 32-bit by 32-bit multiplication.

\section*{Example 11-21. 32-Bit-by-32-Bit Multiplication}
```

TITLE 32 BIT X 32 BIT MULTIPLICATION

```
SUBROUTINE EXTMPY
FUNCTION: TWO 32-BIT NUMBERS ARE MULTIPLIED, PRODUCING A 64-BIT
RESULT. THE TWO NUMBERS ( X and \(Y\) ) ARE EACH SEPARATED INTO TWO
PARTS (X1 X0) AND (Y1 Y0), WHERE X0, X1, Y0, AND Y1 ARE 16 BITS.
THE TOP BIT IN X1 AND Y1 IS THE SIGN BIT. THE PRODUCT IS
IN TWO WORDS (WO AND W1). THE MULTIPLICATION IS PERFORMED ON
POSITIVE NUMBERS, AND THE SIGN IS DETERMINED AT THE END.
*
*
*
*
*
*
*
*
*
*
*
* ARGUMENT ASSIGNMENTS :
* ARGUMENT | FUNCTION
*
*
*
*
* REGISTERS USED AS INPUT: R0, R1
* REGISTERS MODIFIED: R0, R1, R2, R3, R4, AR0, AR1
* REGISTER CONTAINING RESULT: RO,R1
```

* CYCLES: 28 (WORST CASE) WORDS: 25
* .global EXTMPY
* 

$\begin{array}{llll}\text { EXTMPY } & \text { XOR3 } & R 0, R 1, A R 0 ; & \text { Store sign } \\ & \text { ABSI } & \text { R0 } & \text { Absolute values of } X \\ & \text { ABSI } & R 1 & \text { and } Y\end{array}$
*

* SEPARATE MULTIPLIER AND MULTIPLICAND INTO TWO PARTS
* LDI -16, AR1
LSH3 AR1,R0,R2 ; R2 $=\mathrm{X} 1=$ upper 16 bits of X
AND OFFFFH,RO ; RO $=\mathrm{XO}=$ lower 16 bits of X
LSH3 AR1,R1,R3 ; R3 = Y1 = upper 16 bits of $Y$
AND OFFFFH,R1 ; R1 = Y0 = lower 16 bits of $Y$
* 
* CARRY OUT THE MULTIPLICATION
*       MPYI3 R0,R1,R4 ; X0*Y0 = P1
      MPYI R3,R0 ; X0*Y1 = P2
      MPYI R2,R1 ; X1*Y0 = P3
      ADDI R0,R1 ; P2+P3
      MPYI R2,R3 ; X1*Y1 = P4
      LDI R1,R2
      LSH 16,R2 ; Lower 16 bits of P2+P3
      CMPI \(0, A R O\); Check the sign of the product
      BGED DONE ; If \(>0\), multiplication complete
          (delayed)
      LSH -16, R1 \(\quad\) Upper 16 bits of P2+P3
      ADDI3 R4,R2,R0 ; W0 \(=\) R0 \(=\) lower word of the product
      ADDC3 R1,R3,R1 ; W1 = R1 = upper word of the product
    * 
* NEGATE THE PRODUCT IF THE NUMBERS ARE OF OPPOSITE SIGNS
* NOT RO
ADDI 1,R0
NOT R1
ADDC $0, R 1$
* 

DONE RETS
. end

```

\subsection*{11.3.7 IEEE/TMS320C3x Floating-Point Format Conversion}

The fast version of the IEEE-to-TMS320C3x conversion routine was originally developed by Keith Henry of Apollo Computer, Inc. The other routines were based on this initial input.

In fixed-point arithmetic, the binary point that separates the integer from the fractional part of the number is fixed at a certain location. For example, if a 32-bit number has the binary point after the most significant bit (which is also the sign bit), only fractional numbers (numbers with absolute values less than 1), can be represented. In other words, there is a number called a Q31 number, which is a number with 31 fractional bits. All operations assume that the binary point is fixed at this location. The fixed-point system, although simple to implement in hardware, imposes limitations in the dynamic range of the represented number, which causes scaling problems in many applications. You can avoid this difficuity by using fioating-point numbers.

A floating-point number consists of a mantissa m multiplied by base \(b\) raised to an exponent e:
\[
m^{*} b^{e}
\]

In current hardware implementations, the mantissa is typically a normalized number with an absolute value between 1 and 2 , and the base is \(b=2\). Although the mantissa is represented as a fixed-point number, the actual value of the overall number floats the binary point because of the multiplication by \(\mathrm{b}^{\mathrm{e}}\). The exponent e is an integer whose value determines the position of the binary point in the number. IEEE has established a standard format for the representation of floating-point numbers.

To achieve higher efficiency in hardware implementation, the TMS320C3x uses a floating-point format that differs from the IEEE standard. This section briefly describes the two formats and presents software routines to convert between them.

TMS320C3x floating-point format:
\begin{tabular}{|l|l|l|}
\hline 8 & \multicolumn{2}{c}{1} \\
\hline\(e\) & \(s\) & \(f\) \\
\hline
\end{tabular}

In a 32-bit word representing a floating-point number, the first eight bits correspond to the exponent expressed in two's-complement format. There is one bit for sign and 23 bits for the mantissa. The mantissa is expressed in two'scomplement form, with the binary point after the most significant nonsign bit. Since this bit is the complement of the sign bit s, it is suppressed. In other words, the mantissa actually has 24 bits. A special case occurs when \(e=-128\). In this case, the number is interpreted as 0 , independently of the values of \(s\) and \(f\) (which are set to 0 by default). To summarize, the values of the represented numbers in the TMS320C3x floating-point format are as follows:
\begin{tabular}{ll}
\(2^{e} *(01 . f)\) & if \(s=0\) \\
\(2^{e} *(10 . f)\) & if \(s=1\) \\
0 & if \(e=-128\)
\end{tabular}

IEEE floating-point format:
\begin{tabular}{|l|l|l|}
\multicolumn{1}{c|}{8} & 23 \\
\hline\(s\) & \(e\) & \(f\) \\
\hline
\end{tabular}

The IEEE floating-point format uses sign-magnitude notation for the mantissa, and the exponent is biased by 127. In a 32-bit word representing a floating-point number, the first bit is the sign bit. The next eight bits correspond to the exponent, which is expressed in an offset-by-127 format (the actual exponent is e-127). The following 23 bits represent the absolute value of the mantissa with the most significant 1 implied. The binary point is after this most significant 1. In other words, the mantissa actually has 24 bits. There are several special cases, summarized below.

These are the values of the represented numbers in the IEEE floating-point format:
\[
(-1)^{s} * 2^{e-127 *}(01 . f) \quad \text { if } 0<e<255
\]

Special cases:
\[
\begin{aligned}
& (-1)^{s} * 0.0 \\
& (-1)^{s} * 2-126 *(0 . f) \\
& (-1)^{s} * \text { infinity } \\
& \mathrm{NaN} \text { (not a number) }
\end{aligned}
\]
\[
\text { if } e=0 \text { and } f=0 \text { (zero) }
\]
if \(e=0\) and \(f<>0\) (denormalized)
if \(e=255\) and \(f=0\) (infinity)
if \(e=255\) and \(f<>0\)

Based on these definitions of the formats, two versions of the conversion routines were developed. One version handles the complete definition of the formats. The other ignores some of the special cases (typically the ones that are rarely used), but it has the benefit of executing faster than the complete conversion. For this discussion, the two versions are referred to as the complete version and the fast version, respectively.

\subsection*{11.3.7.1 IEEE-to-TMS320C3x Floating-Point Format Conversion}

Example 11-22 shows the fast conversion from IEEE to TMS320C3x floatingpoint format. It properly handles the general case when \(0<e<255\), and also handles 0 s (that is, \(\mathrm{e}=0\) and \(\mathrm{f}=0\) ). The other special cases (denormalized, infinity, and NaN ) are not treated and, if present, will give erroneous results.

Example 11-22. IEEE-to-TMS320C3x Conversion (Fast Version)
* TITLE IEEE TO TMS320C3x CONVERSION (FAST VERSION)
*
*
* SUBROUTINE FMIEEE
* FUNCTION: CONVERSION BETWEEN THE IEEE FORMAT AND THE
* TMS 320 C 3 x FLOATING-POINT FORMAT. THE NUMBER TO
* BE CONVERTED IS IN THE LOWER 32 BITS OF RO.
* THE RESULT IS STORED IN THE UPPER 32 BITS OF RO.
* UPON ENTERING THE ROUTINE, AR1 POINTS TO THE
* FOLLOWING TABLE:
*
* (0) 0xFF800000 <-- AR1
* (1) 0xFF000000
* (2) \(0 \times 7 \mathrm{~F} 000000\)
* (3) \(0 \times 80000000\)
* (4) \(0 \times 81000000\)
* ARGUMENT ASSIGNMENTS :
* ARGUMENT | FUNCTION
* REGISTERS USED AS INPUT: RO, AR1
* REGISTERS MODIFIED: R0, R1
* REGISTER CONTAINING RESULT: RO
* NOTE: SINCE THE STACK POINTER SP IS USED, MAKE SURE TO
* INITIALIZE IT IN THE CALLING PROGRAM.


Example 11-23 shows the complete conversion between the IEEE and TMS320C3x formats. In addition to the general case and the 0s, it handles the special cases as follows:

If \(\mathrm{NaN}(\mathrm{e}=255, \mathrm{f}<>0\) ), the number is returned intact.
- If infinity ( \(e=255, f=0\) ), the output is saturated to the most positive or negative number, respectively.
- If denormalized \((e=0, f<>0)\), two cases are considered. If the MSB of \(f\) is 1 , the number is converted to TMS320C3x format. Otherwise, an underflow occurs, and the number is set to 0 .

\section*{Example 11-23. IEEE-to-TMS320C3x Conversion (Complete Version)}
```

* TITLE IEEE TO TMS320C3x CONVERSION (COMPLETE VERSION)
* 
* 
* SUBROUTINE FMIEEE1
* 
* FUNCTION: CONVERSION BETWEEN THE IEEE FORMAT AND THE TMS320C3x
* FLOATING-POINT FORMAT. THE NUMBER TO BE CONVERTED
* IS IN THE LOWER 32 BITS OF RO. THE RESULT IS STORED
* IN THE UPPER 32 BITS OF RO.
* 
* 
* UPON ENTERING THE ROUTINE, AR1 POINTS TO THE FOLLOWING TABLE:
* 
* (0) 0xFF800000 <-- AR1
* (1) 0xFF000000
* (2) 0x7F000000
* (3) 0x80000000
* (4) 0x81000000
* (5) 0x7F800000
* (6) 0x00400000
* (7) 0x007FFFFF
* (8) 0x7F7FFFFF
* 
* ARGUMENT ASSIGNMENTS:
* ARGUMENT | FUNCTION
* 
* RO NUMBER TO BE CONVERTED
* AR1 |OINTER TO TABLE WITH CONSTANTS
* 
* REGISTERS USED AS INPUT: R0, AR1
* REGISTERS MODIFIED: R0, R1
* REGISTER CONTAINING RESULT: RO

```
```

* NOTE: SINCE THE STACK POINTER SP IS USED, MAKE SURE TO
* INITIALIZE IT IN THE CALLING PROGRAM.
* 
* 
* CYCLES: 23 (WORST CASE) WORDS: 34
* .global FMIEEE1
* 

FMIEEE1 LDI R0,R1
AND *+AR1(5),R1
BZ UNNORM ; If e = 0, number is either 0 or

* ; denormalized
XOR *+AR1(5),R1
BNZ NORMAL ; If e< < 255, use regular routine

```
* HANDLE NaN AND INFINITY
\begin{tabular}{|c|c|c|c|}
\hline TSTB & * + AR1 ( 7 ) , R0 & & \\
\hline RETSNZ & & ; & Return if NaN \\
\hline LDI & R0,R0 & & \\
\hline LDFGT & * + AR1 ( 8) , R0 & ; & If positive, infinity = \\
\hline & & ; & most positive number \\
\hline LDFN & * + AR1 ( 5 ) , R0 & ; & If negative, infinity = \\
\hline RETS & & ; & most negative number \\
\hline
\end{tabular}
* HANDLE Os AND UNNORMALIZED NUMBERS
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{11}{*}{UNNORM} & TSTB & * +AR1 ( 6 ) , R0 & ; & Is the MSB of \(f\) equal to 1 ? \\
\hline & LDFZ & *+AR1 (3), R0 & ; & If not, force the number to 0 \\
\hline & RETSZ & & ; & and return \\
\hline & XOR & * + AR1 ( 6 ) , R0 & ; & If MSB of \(f=1\), make it 0 \\
\hline & BND & NEG1 & & \\
\hline & LSH & 1,R0 & ; & Eliminate sign bit \\
\hline & & & ; & \& line up mantissa \\
\hline & SUBI & * + AR1 ( 2 ) , R0 & ; & Make e \(=-127\) \\
\hline & PUSH & R0 & & \\
\hline & POPF & R0 & ; & Put number in floating point format \\
\hline & RETS & & & \\
\hline \multirow[t]{3}{*}{NEG1} & POPF & R0 & & \\
\hline & NEGF & RO, R0 & ; & If negative, negate R0 \\
\hline & RETS & & & \\
\hline
\end{tabular}
* handle the regular cases
*
NORMAL AND3 RO,*AR1,R1 ; Replace fraction with 0
BND NEG ADDI R0,R1
; Test sign
; Shift sign and exponent inserting 0 SUBI *+AR1(2),R1 PUSH R1
POPF RO ; Load this as a flt. pt. number RETS

NEG
\begin{tabular}{ll} 
POPF & RO \\
NEGF & RO,RO
\end{tabular}
; Load this as a flt. pt. number ; Negate if original sign negative

\subsection*{11.3.7.2 TMS320C3x-to-IEEE Floating-Point Format Conversion}

The vast majority of the numbers represented by the TMS320C3x floating-point format are covered by the general IEEE format and the representation of Os. The only special case is \(e=-127\) in the TMS320C3x format; this corresponds to a denormalized number in IEEE format. It is ignored in the fast version, while it is treated properly in the complete version. Example 11-24 shows the fast version, and Example 11-25 shows the complete version of the TMS320C3x-to-IEEE conversion.

Example 11-24. TMS320C3x-to-IEEE Conversion (Fast Version)
```

* 
* TITLE TMS320C3x TO IEEE CONVERSION (FAST VERSION)
* 
* 
* SUBROUTINE TOIEEE
* 
* FUNCTION: CONVERSION BETWEEN THE TMS320C3x FORMAT AND THE IEEE
* FLOATING-POINT FORMAT. THE NUMBER TO BE CONVERTED
* IS IN THE UPPER 32 BITS OF RO. THE RESULT WILL BE IN
* the lower 32 bits of ro.
* 
* UPON ENTERING THE ROUTINE, AR1 POINTS TO THE FOLLOWING TABLE:
* 
* (0) 0xFF800000 <-- AR1
* (1) 0xFF000000
* (2) 0x7F000000
* (3) 0x80000000
* (4) 0x81000000
* 
* ARGUMENT ASSIGNMENTS:
* ARGUMENT | FUNCTION
* -_+_
* RO | NUMBER TO BE CONVERTED
* AR1 | POINTER TO tABLE WITH CONSTANTS
* 
* REGISTERS USED AS INPUT: R0, AR1
* REGISTERS MODIFIED: R0
* REGISTER CONTAINING RESULT: RO
* 
* NOTE: SINCE THE STACK POINTER 'SP' IS USED, MAKE SURE TO
* INITIALIZE IT IN THE CALLING PROGRAM.

| -global |  | TOIEEE | WORDS: 15 |  |
| :---: | :---: | :---: | :---: | :---: |
| TOIEEE | LDF | R0, R0 | ; | Determine the sign of the number |
|  | LDFZ | *+AR1 (4) , R0 | ; | If 0, load appropriate number |
|  | BND | NEG | ; | Branch to NEG if negative (delayed) |
|  | ABSF | R0 | ; | Take the absolute value of the number |
|  | LSH | 1,R0 | ; | Eliminate the sign bit in R0 |
|  | PUSHF | R0 |  |  |
|  | POP | R0 | ; | Place number in lower 32 bits of R0 |
|  | ADDI | * + AR1 ( 2 ), R0 | ; | Add exponent bias (127) |
|  | LSH | -1, R0 | \% | Add the positive sign |
|  | RETS |  |  |  |
| NEG | POP | R0 | ; | Place number in lower 32 bits |
|  |  |  | ; | of RO |
|  | ADDI | * +AR1 ( 2 ) , R0 | ; | Add exponent bias (127) |
|  | LSH | -1,R0 | ; | Make space for the sign |
|  | ADDI | *+AR1 (3) , R0 | ; | Add the negative sign |
|  | RETS |  |  |  |

## Example 11-25. TMS320C3x-to-IEEE Conversion (Complete Version)

```
*
* TITLE TMS320C3x TO IEEE CONVERSION (COMPLETE VERSION)
*
*
* SUBROUTINE TOIEEEI
*
*
* FUNCTION: CONVERSION BETWEEN THE TMS320C3x FORMAT AND THE IEEE
* FLOATING-POINT FORMAT. THE NUMBER TO BE CONVERTED
* IS IN THE UPPER 32 BITS OF RO. THE RESULT WILL BE
* IN THE LOWER 32 BITS OF RO.
*
*
* UPON ENTERING THE ROUTINE, AR1 POINTS TO THE FOLLOWING TABLE:
*
* (0) 0xFF800000 <-- AR1
* (1) 0xFF000000
* (2) 0x7F000000
* (3) 0x80000000
* (4) 0x81000000
* (5) 0x7F800000
* (6) 0x00400000
* (7) 0x007FFFFF
* (8) 0x7F7FFFFF
*
* ARGUMENT ASSIGNMENTS:
* ARGUMENT | FUNCTION
*
* RO NUMBER TO BE CONVERTED
* AR1 |OINTER TO TABLE WITH CONSTANTS
*
* REGISTERS USED AS INPUT: R0, AR1
* REGISTERS MODIFIED: RO
* REGISTER CONTAINING RESULT: RO
* NOTE: SINCE THE STACK POINTER 'SP' IS USED, MAKE SURE TO
* INITIALIZE IT IN THE CALLING PROGRAM.
*
*
* CYCLES: 31 (WORST CASE) WORDS: 25
*
    .global TOIEEE1
```

| TOIEEE1 | LDF | R0, R0 | ; | Determine the sign of the number |
| :---: | :---: | :---: | :---: | :---: |
|  | LDFZ | * +AR1 ( 4 ) , R0 | ; | If 0, load appropriate number |
|  | BND | NEG | ; | Branch to NEG if negative (delayed) |
|  | ABSF | RO | ; | Take the absolute value |
|  |  |  | : | of the number |
|  | LSH | 1,R0 | ; | Eliminate the sign bit in R0 |
|  | PUSHF | R0 |  |  |
|  | POP | R0 | ; | Place number in lower 32 bits of R0 |
|  | ADDI | * +AR1 ( 2 ) , R0 | ; | Add exponent bias (127) |
|  | LSH | -1,R0 | ; | Add the positive sign |
| CONT | TSTB | * +AR1 (5) , R0 |  |  |
|  | RETSNZ |  | ; | If e $>0$, return |
|  | TSTB | *+AR1 ( 7 ) , R0 |  |  |
|  | RETSZ |  | ; | If $e=0 \& f=0$, return |
|  | PUSH | R0 |  |  |
|  | POPF | R0 |  |  |
|  | LSH | -1,R0 | ; | Shift f right by one bit |
|  | PUSHF | R0 |  |  |
|  | POP | RO |  |  |
|  | ADDI | * + AR1 ( 6 ) , R0 | ; | Add 1 to the MSB of f |
|  | RETS |  |  |  |
| NEG | POP | R0 | ; | Place number in lower 32 bits of R0 |
|  | BRD | CONT |  |  |
|  | ADDI | * + ARI ( 2 ), RO | ; | Add exponent bias (127) |
|  | LSH | -1,R0 | ; | Make space for the sign |
|  | ADDI | * +AR1 ( 3 ), R0 | ; | Add the negative sign |
|  | RETS |  |  |  |

### 11.4 Application-Oriented Operations

Certain features of the TMS320C3x architecture and instruction set facilitate the solution of numerically intensive problems. This section presents exampies of applications using these features, such as companding, fillering, FFTs, and matrix arithmetic.

### 11.4.1 Companding

In telecommunications, conserving channel bandwidth while preserving speech quality is a primary concern. This is achieved this by quantizing the speech samples logarithmically. An 8 -bit logarithmic quantizer produces speech quality equivalent to a 13 -bit uniform quantizer. The logarithmic quantization is achieved by companding (COMpress/exPANDing). Two international standards have been established for companding: the $\mu$-law standard (used in the United States and Japan), and the A-law standard (used in Europe). Detailed descriptions of $\mu$ law and $A$ law companding are presented in an application report on companding routines included in the book Digital Signal Processing Applications with the TMS320 Family (literature number SPRA012A).

During transmission, logarithmically compressed data in sign-magnitude form is transmitted along the communications channel. If any processing is necessary, you should expand this data to a 14-bit (for $\mu$ law) or 13-bit (for A law) linear format. This operation is performed when the data is received at the digital signal processor. After processing, the result is compressed back to 8 -bit format and transmitted through the channel to continue transmission.

Example 11-26 and Example 11-27 show $\mu$-law compression and expansion (that is, linear to $\mu$-law and $\mu$-law to linear conversion), while Example 11-28 and Example 11-29 show A-law compression and expansion. For expansion, using a look-up table is an alternative approach. A look-up table trades memory space for speed of execution. Since the compressed data is eight bits long, you can construct a table with 256 entries containing the expanded data. If the compressed data is stored in the register ARO, the following two instructions will put the expanded data in register RO:

| ADDI ${ }^{\text {@TABL }, A R O} ;$ | @TABL = BASE ADDRESS OF TABLE |
| :--- | :--- |
| LDI *ARO,RO | ; PUT EXPANDED NUMBER IN RO |

You could use the same look-up table approach for compression, but the required table length would then be 16,384 words for $\mu$-law or 8,192 words for A-law. If this memory size is not acceptable, use the subroutines presented in Example 11-26 or Example 11-28.

## Example 11-26. $\mu$-Law Compression

```
*
* TITLE U-LAW COMPRESSION
*
*
* SUBROUTINE MUCMPR
*
*
* ARGUMENT ASSIGNMENTS:
* ARGUMENT | FUNCTION
* _-+__+_
* RO | NUMBER TO BE CONVERTED
*
* REGISTERS USED AS INPUT: RO
* REGISTERS MODIFIED: R0, R1, R2, SP
* REGISTER CONTAINING RESULT: RO
*
* NOTE: SINCE THE STACK POINTER 'SP' IS USED IN THE COMPRESSION
* ROUTINE 'MUCMPR', MAKE SURE TO INITIALIZE IT IN THE
* CALLING PROGRAM.
*
* CYCLES: 20 WORDS: 17
*
*
        .global MUCMPR
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{17}{*}{MUCMPR} & LDI & R0, R1 & ; & Save sign of number \\
\hline & ABSI & RO,R0 & & \\
\hline & CMPI & 1FDEH, R0 & ; & If R \(0>0 \times 1 \mathrm{FDE}\), \\
\hline & LDIGT & 1FDEH,R0 & ; & saturate the result \\
\hline & ADDI & 33,R0 & ; & Add bias \\
\hline & FLOAT & R0 & ; & Normalize: (seg+5) OWXYZx...x \\
\hline & MPYF & 0.03125, R0 & ; & Adjust segment number by \(2 * *(-5)\) \\
\hline & LSH & 1,R0 & ; & (seg)WXYZx...x \\
\hline & PUSHF & R0 & & \\
\hline & POP & R0 & ; & Treat number as integer \\
\hline & LSH & -20,R0 & ; & Right-justify \\
\hline & LDI & 0, R2 & & \\
\hline & LDI & R1, R1 & ; & If number is negative, \\
\hline & LDILT & 80H,R2 & ; & set sign bit \\
\hline & ADDI & R2,R0 & ; & R0 = compressed number \\
\hline & NOT & R0 & ; & Reverse all bits for transmission \\
\hline & RETS & & & \\
\hline
\end{tabular}
```


## Example 11-27. $\mu$-Law Expansion

```
*
* TITLE U-LAW EXPANSION
*
*
* SUBROUTINE MUXPND
*
*
* ARGUMENT ASSIGNMENTS:
* ARGUMENT | FUNCTION
* RO + NUMBER TO BE CONVERTED
*
* REGISTERS USED AS INPUT: RO
* REGISTERS MODIFIED: R0, R1, R2, SP
* REGISTER CONTAINING RESULT: RO
*
*
* CYCLES: }20\mathrm{ (WORST CASE) WORDS: 14
*
*
    .global MUXPND
*
MUXPND NOT RO,RO ; Complement bits
    LDI RO,R1
    AND OFH,R1 ; Isolate quantization bin
    LSH 1,R1
    ADDI 33,R1 ; Add bias to introduce 1xxxx1
    LDI RO,R2 ; Store for sign bit
    LSH -4,RO
    AND 7,RO ; Isolate segment code
    LSH3 R0,R1,R0 ; Shift and put result in R0
    SUBI 33,RO ; Subtract bias
    TSTB 80H,R2 ; Test sign bit
    RETSZ RO ; Negate if a negative number
    NEGI RO ; Negate if a negative number
    RETS
```


## Example 11-28. A-Law Compression

* TITLE A-LAW COMPRESSION
* 
* 
* SUBROUTINE ACMPR
* 
* 
* ARGUMENT ASSIGNMENTS:
* ARGUMENT | FUNCTION
* RO $\mid$ NUMBER TO BE CONVERTED
* 
* REGISTERS USED AS INPUT: RO
* REGISTERS MODIFIED: R0, R1, R2, SP
* REGISTER CONTAINING RESULT: RO
* 
* NOTE: SINCE THE STACK POINTER 'SP' IS USED IN THE COMPRESSION
* ROUTINE 'ACMPR', MAKE SURE TO INITIALIZE IT IN THE
* CALLING PROGRAM.
* 
* 
* CYCLES:22 WORDS: 1
* 

. global ACMPR
*
ACMPR LDI RO,R1
ABSI RO,RO
CMPI 1FH,RO
BLED END
CMPI OFFFH,R0
LDIGT OFFFH,R0
LSH -1,R0
; Save sign of number
If $\mathrm{R} 0<0 \times 20$,
do linear coding
If $R 0>0 x F F F$,
saturate the result
Eliminate rightmost bit

| FLOAT | RO | ; Normalize: (seg+3)OWXYZx...x |
| :--- | :--- | :--- | :--- |
| MPYF | $0.125, R O$ | ; Adjust segment number by 2**(-3) |
| LSH | $1, R 0$ | ; (seg)WXYZx...x |
| PUSHF | RO |  |
| POP | RO |  |
| LSH | $-20, R O$ | ; Treat number as integer |

END

| LDI | $0, R 2$ |  |
| :--- | :--- | :--- | :---: |
| LDI | R1,R1 | If number is negative, |
| LDILT | $80 H, R 2$ | ; $\quad$ set sign bit |
| ADDI | R2,R0 | RO = compressed number |
| XOR | OD5H,R0 | Invert even bits |
|  |  | for transmission |

## Example 11-29. A-Law Expansion

```
* tITLE A-LAW EXPANSION
*
*
* SUBROUTINE AXPND
*
*
* ARGUMENT ASSIGNMENTS:
* ARGUMENT | | FUNCTION 
*
* REGISTERS USED AS INPUT: RO
* REGISTERS MODIFIED: R0, R1, R2, SP
* REGISTER CONTAINING RESULT: RO
*
*
* CYCLES: 25 (WORST CASE) WORDS: 16
*
*
    .global AXPND
*
AXPND XOR D5H,R0 ; Invert even bits
    LDI R0,R1
    AND OFH,R1 ; Isolate quantization bin
    LSH 1,R1
    LDI RO,R2 ; Store for bit sign
        LSH -4,RO
        AND 7,RO ; Isolate segment code
        BZ SKIP1
        SUBI 1,R0
        ADDI 32,R1 ; Create 1xxxx1
SKIP1 ADDI 1,R1 ; OR 0xxxx1
        LSH3 R0,R1,R0 ; Shift and put result in R0
        TSTB 80H,R2 ; Test sign bit
        RETSZ
        NEGI RO ; Negate if a negative number
        RETS
```


### 11.4.2 FIR, IIR, and Adaptive Filters

Digital filters are a common requirement for digital signal processing systems. There are two types of digital filters: finite impulse response (FIR) and infinite impulse response (IIR). Each of these types can have either fixed or adaptable coefficients. This section presents the fixed-coefficient filters first, followed by the adaptive filters.

### 11.4.2.1 FIR Filters

If the FIR filter has an impulse response $h[0], \mathrm{h}[1], \ldots, \mathrm{h}[\mathrm{N}-1]$, and $\mathrm{x}[\mathrm{n}]$ represents the input of the filter at time $n$, the output $y[n]$ at time $n$ is given by this equation:
$y[n]=h[0] \times[n]+h[1] \times[n-1]+\ldots+h[N-1] \times[n-(N-1)]$
Two features of the TMS320C3x that facilitate the implementation of the FIR filters are parallel multiply/add operations and circular addressing. The former permits the performance of a multiplication and an addition in a single machine cycle, while the latter makes a finite buffer of length N sufficient for the data x .

Figure 11-1 shows the arrangement of the memory locations necessary to implement circular addressing, while Example 11-30 presents the TMS320C3x assembly code for an FIR filter.

Figure 11-1. Data Memory Organization for an FIR Filter


To set up circular addressing, initialize the block-size register BK to block length N . Also, the locations for signal x should start from a memory location whose address is a multiple of the smallest power of 2 that is greater than N . For instance, if $\mathrm{N}=24$, the first address for x should be a multiple of 32 (the lowest five bits of the beginning address should be 0 ). See Section 5.3 on page 5-24 for more information.

In Example 11-30, the pointer to the input sequence $x$ is incremented and is assumed to be moving from an older input to a newer input. At the end of the subroutine, AR1 will be pointing to the position for the next input sample.

Example 11-30. FIR Filter

```
*
SUBROUTINE FIR
LOAD ARO
LOAD AR1
LOAD RC
LOAD BK
CALL FIR
```

TITLE FIR FILTER
EQUATION: $y(n)=h(0) * x(n)+h(1) * x(n-1)+$
$\ldots+h(N-1) * x(n-(N-1))$
TYPICAL CALLING SEQUENCE:
ARGUMENT ASSIGNMENTS:
ARGUMENT | FUNCTION

* ARO +
- ARO ADDRESS OF $\mathrm{h}(\mathrm{N}-1)$
AR1 ADDRESS OF $x(n-(N-1))$
RC $\quad$ LENGTH OF FILTER - 2 (N-2)
BK $\quad$ LENGTH OF FILTER (N)
REGISTERS USED AS INPUT: ARO, AR1, RC, BK
REGISTERS MODIFIED: R0, R2, AR0, AR1, RC
REGISTER CONTAINING RESULT: RO
CYCLES: $11+(N-1)$ WORDS: 6
. global FIR
FIR MPYF3 *ARO $++(1), * A R 1++(1) \%, R 0$ Initialize R0:
FIR MPYF3 *ARO++(1),*AR1++(1)\%,R0
LDF $0.0, R 2$; Initialize R2
FILTER ( $1<=\mathrm{i}<\mathrm{N}$ )
RPTS RC ; Set up the repeat cycle
MPYF3 *AR0 + ( 1 ), *AR1++(1) \%,R0; $h(N-1-i) * x(n-(N-1-i)) \rightarrow R 0$
ADDF3 RO,R2,R2 ; Multiply and add operation

```
    ADDF R0,R2,R0 ; Add last product
* RETURN SEQUENCE
*
    RETS
*
* end
*
    .end
```


### 11.4.2.2 IIR Filters

The transfer function of the IIR filters has both poles and Os. Its output depends on both the input and the past output. As a rule, the filters need less computation than an FIR with similar frequency response, but the filters have the drawback of being sensitive to coefficient quantization. Most often, the IIP filters are implemented as a cascade of second-order sections, called biquads. Example 11-31 and Example 11-32 show the implementation for one biquad and for any number of biquads, respectively.

This is the equation for a single biquad:
$y[n]=a 1 y[n-1]+a 2 y[n-2]+b 0 x[n]+b 1 x[n-1]+b 2 x[n-2]$
However, the following two equations are more convenient and have smaller storage requirements:
$d[n]=a 2 d[n-2]+a 1 d[n-1]+x[n]$
$y[n]=b 2 d[n-2]+b 1 d[n-1]+b 0 d[n]$
Figure 11-2 shows the memory organization for this two-equation approach, and Example 11-31 is an implementation of a single biquad on the TMS320C3x.

Figure 11-2. Data Memory Organization for a Single Biquad

| Low <br> Address | Filter Coefficients | Newest Delay <br> Oldest Delay | Newest Delay Node Values | Newest Delay Node Values | $\square$ <br> Circular Queue $\square$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | a2 |  | $\mathrm{d}(\mathrm{n})$ | $\mathrm{d}(\mathrm{n}-1)$ |  |
|  | b2 |  | $\mathrm{d}(\mathrm{n}-1)$ | $\mathrm{d}(\mathrm{n}-2)$ |  |
|  | a1 |  | $d(n-2)$ | $\mathrm{d}(\mathrm{n})$ |  |
|  | b1 |  |  |  |  |
| High Address | b0 |  |  |  |  |

As in the case of FIR filters, the address for the start of the values $d$ must be a multiple of 4 ; that is, the last two bits of the beginning address must be 0 . The block-size register BK must be initialized to 3 .

Example 11-31. IIR Filter (One Biquad)

```
TITLE IIR FILTER
SUBROUTINE IIR 1
IIR1 == IIR FILTER (ONE BIQUAD)
EQUATIONS: d(n)=a2*d(n-2) + a1 * d(n-1) + x(n)
    y(n) = b2 * d(n-2) + b1 * d(n-1) + b0 * d(n)
OR Y(n) =al*y(n-1) +a2*Y(n-2) + b0*x(n)
                +b1*x(n-1) + b2*x(n-2)
TYPICAL CALLING SEQUENCE:
        load R2
        load ARO
        load AR1
        load BK
        CALL IIR1
    ARGUMENT ASSIGNMENTS:
ARGUMENT | FUNCTION 
REGISTERS USED AS INPUT: R2, AR0, AR1, BK
REGISTERS MODIFIED: R0, R1, R2, AR0, AR1
REGISTER CONTAINING RESULT: RO
CYCLES: 11 WORDS: }
FILTER
```

```
.global IIR1
*
IIR1 MPYF3 *AR0,*AR1,R0
* ; a2 * d(n-2) -> R0
* i b2 * d(n-2) > R1
*
|
*
|
*
ADDF R0,R2
ADDF R1,R2,R0
b1*d(n-1)+b0*d(n) -> R2
b2*d(n-2)+b1*d(n-1)
+b0*d(n) -> R0
*
* RETURN SEQUENCE
RETS ; Return
* end
    .end
```

In the more general case, the IIR filter contains $N>1$ biquads. The equations for its implementation are given by the following pseudo-C language code:

$$
\begin{aligned}
& y[0, n]=x[n] \\
& \text { for }(i=0 ; i<N ; i++)\{ \\
& \quad d[i, n]=a 2[i] d[i, n-2]+a 1[i] d[i, n-1]+y[i-1, n] \\
& \quad y[i, n]=b 2[i] d[i-2]+b 1[i] d[i, n-1]+b 0[i] d[i, n] \\
& y[n]=y[N-1, n]
\end{aligned}
$$

Figure 11-3 shows the corresponding memory organization, while Example 11-32 shows the TMS320C3x assembly-language code.

Figure 11-3. Data Memory Organization for $N$ Biquads


You should initialize the block register BK to 3 ; the beginning of each set of $d$ values (that is, $d[i, n], i=0 \ldots . . N-1$ ) should be at an address that is a multiple of 4 (where the last two bits are 0 ).

Example 11-32. IIR Filters ( $\mathrm{N}>1$ Biquads)

```
*
* TITLE IIR FILTERS (N > 1 BIQUADS)
*
*
* SUBROUTINE IIR2
*
*
*
* EQUATIONS: y(0,n) = x(n)
*
* FOR (i = 0; i < N; i++)
* {
*
* y(n) = y(N-1,n)
*
* ARGUMENT ASSIGNMENT :
\begin{tabular}{|c|c|}
\hline ARgument & FUNCTION \\
\hline R2 & INPUT SAMPLE \(\mathrm{x}(\mathrm{n})\) \\
\hline ARO & ADDRESS OF FILTER COEFFICIENTS (a2(0)) \\
\hline AR1 & AdDRESS OF delay node values ( \(\mathrm{d}(0, \mathrm{n}-2)\) ) \\
\hline BK & \(\mathrm{BK}=3\) \\
\hline IR0 & IRO \(=4\) \\
\hline IR1 & IR1 \(=4 * N-4\) \\
\hline RC & NUMBER OF BIQUADS ( N ) -2 \\
\hline
\end{tabular}
* R2 INPUT SAMPLE x(n)
* ARO ADDRESS OF FILTER COEFFICIENTS (a2(0))
* AR1 ADDRESS OF DELAY NODE VALUES (d(0,n-2))
* BK
* IRO
* IR1
* RC
load ARO
load AR1
load IR0
load IR1
load BK
load RC
CALL IIR2
* REGISTERS USED AS INPUT; R2, ARO, AR1, IRO, IR1, BK, RC
* REGISTERS MODIFIED; RO, R1, R2, ARO, AR1, RC
* REGISTERS CONTAINING RESULT: RO
```

```
* CYCLES: 17 + 6N WORDS: 17
.global IIR2
IIR2 MPYF3 *ARO, *AR1, RO
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{*} & & & & \\
\hline & MPYF3 & *AR0++(1), *AR1--(1)\%, R1 & & \\
\hline * & & & & \\
\hline
\end{tabular}
        MPYF3 *++ARO(1),*AR1,R0 ; al(0) * D(0,n-1) > R0
|| ADDF R0, R2, R2
    MPYF3 *++AR0(1),*AR1--(1)%,R0
|| ADDF3 R0, R2, R2
        MPYF3 *++AR0(1),R2,R2
|| STF R2, *AR1--(1)%
*
    RPTB LOOP
    MPYF3 *++AR0(1),*++AR1(IR0),R0
|| ADDF3 R0,R2,R2
        MPYF3 *++AR0(1),*AR1-- (1)%R1
        ADDF3 R1,R2,R2
        MPYF3 *++AR0(1),*AR1,R0
|| ADDF3 R0,R2,R2
    MPYF3 *++AR0(1),*AR1--(1)%,R0
|| ADDF3 R0,R2,R2
    STF R2, *AR1--(1)%
*
LOOP MPYF3 *++ARO(1), R2,R2
```

```
*
* FINAL SUMMATION
ADDF R0,R2
    ADDF3 R1,R2,R0
    NOP *AR1--(IR1)
        NOP *AR1--(1)%
*
* RETURN SEQUENCE
RETS
    ; Return
* end
*
    - end
```


### 11.4.2.3 Adaptive Filters (LMS Algorithm)

In some applications in digital signal processing, you must adapt a filter over time to keep track of changing conditions. The book Theory and Design of Adaptive Filters by Treichler, Johnson, and Larimore (Wiley-Interscience, 1987) presents the theory of adaptive filters. Although in theory, both FIR and IIR structures can be used as adaptive filters, the stability problems and the local optimum points that the IIR filters exhibit make them less attractive for such an application. Hence, until further research makes IIR filters a better choice, only the FIR filters are used in adaptive algorithms of practical applications.

In an adaptive FIR filter, the filtering equation takes this form:

$$
y[n]=h[n, 0] x[n]+h[n, 1] x[n-1]+\ldots+h[n, N-1] x[n-(N-1)]
$$

The filter coefficients are time-dependent. In a least-mean-squares (LMS) algorithm, the coefficients are updated by an equation in this form:
$h[n+1, i]=h[n, i]+\beta x[n-i], i=0,1, \ldots, N-1$
$\beta$ is a constant for the computation. You can interleave the updating of the filter coefficients with the computation of the filter output so that it takes three cycles per filter tap to do both. The updated coefficients are written over the old filter coefficients. Example 11-33 shows the implementation of an adaptive FIR filter on the TMS320C3x. The memory organization and the positioning of the data in memory should follow the same rules that apply to the FIR filter described in subsection 11.4.2.1 on page 11-58.

## Example 11-33. Adaptive FIR Filter (LMS Algorithm)

* TITLE ADAPTIVE FIR FILTER (LMS ALGORITHM)
* 
* SUBROUTINE LMS
* LMS == LMS ADAPTIVE FILTER
* 
* 
* 
* EQUATIONS: $Y(n)=h(n, 0) * x(n)+h(n, 1) * x(n-1)+\ldots$
* $\quad+h(n, N-1) * x(n-(N-1))$ FOR (i = 0 ; $i<N ; i++$ ) $h(n+1, i)=h(n, i)+t m u e r r * x(n-i)$
* 
* TYPICAL CALLING SEQUENCE:
* 
* load R4
* load AR0
* load AR1
* load RC
* load BK
* CALL LMS
* 
* 
* ARGUMENT ASSIGNMENTS:
* ARGUMENT | FUNCTION
* -+
* R4
* ARO

SCALE FACTOR (2 * mu * err)
SS OF $h(n, N-1)$

* AR1 1 ADDRESS OF $\times(n-(N-1))$
* RC | LENGTH OF FILTER - 2 (N-2)
* BK | LENGTH OF FILTER (N)

```
    * REGISTERS USED AS INPUT: R4, AR0, AR1, RC, BK
    * REGISTERS MODIFIED: R0, R1, R2, AR0, AR1, RC
    * REGISTER CONTAINING RESULT: RO
*
* PROGRAM SIZE: 10 words
*
* EXECUTION CYCLES: 14 + 3(N-1)
*
*
* SETUP (i = 0)
    .global LMS
    *
    LMS MPYF3 *ARO, *AR1, R0
    LDF 0.0,R2
*
*
    MPYF3 *AR1++(1)%, R4, R1
    ADDF3 *AR0++(1), R1, R1
*
    *
*
    * FILTER AND UPDATE (1 <= I < N)
*
    RPTB LOOP
    *
    *
| ADDF3 RO,R2,R2
    MPYF3 *AR1++(1)%,R4,R1
|| STF R1,*ARO++(1)
*
LOOP ADDF3 *AR0++(1), R1, R1
    ADDF3 R0,R2,R0
    STF R1,*-ARO(1)
* RETURN SEQUENCE
```

```
*
    RETS ; Return
* end
*
    .end
```

11.4.3 Matrix-Vector Multiplication

In matrix-vector multiplication, a $K \times N$ matrix of elements $m(i, j)$ having $K$ rows and $N$ columns is multiplied by an $N \times 1$ vector to produce a $K \times 1$ result. The multiplier vector has elements $\mathrm{v}(\mathrm{j})$, and the product vector has elements $\mathrm{p}(\mathrm{i})$. Each one of the product-vector elements is computed by the following expression:
$p(i)=m(i, 0) \vee(0)+m(i, 1) \vee(1)+\ldots+m(i, N-1) \vee(N-1) i=0,1, \ldots, K-1$
This is essentially a dot product, and the matrix-vector multiplication contains, as a special case, the dot product presented in Example 11-2 on page 11-7. In pseudo-C format, the computation of the matrix multiplication is expressed by

```
for \((i=0 ; i<K ; i++)\{\)
    \(\mathrm{p}(\mathrm{i})=0\)
    for \((j=0 ; j<N ; j++)\)
        \(p(i)=p(i)+m(i, j) * v(j)\)
\}
```

Figure 11-4 shows the data memory organization for matrix-vector multiplication, and Example 11-34 shows the TMS320C3x assembly code that implements it. Note that in Example 11-34, K (number of rows) should be greater than 0 , and $N$ (number of columns) should be greater than 1.

Figure 11-4. Data Memory Organization for Matrix-Vector Multiplication

| Address | Matrix Storage | input Vector Storage | Result Vector Storage |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{m}(0,0)$ | v (0) | $\mathrm{p}(0)$ |
|  | $\mathrm{m}(0,1)$ | v (1) | p(1) |
|  | $\bullet$ | $\bullet$ | $\bullet$ |
|  | $\bullet$ | $\bullet$ | - |
|  | $\bullet$ | - | - |
| High <br> Address | $\mathrm{m}(0, \mathrm{~N}-1)$ | $v(N-1)$ | $p(K-1)$ |
|  | $\mathrm{m}(1,0)$ |  |  |
|  | $\mathrm{m}(1,1)$ |  |  |
|  | $\bullet$ |  |  |
|  | $\bullet$ |  |  |
|  | $\bullet$ |  |  |

## Example 11-34. Matrix Times a Vector Multiplication

* 
* TITLE MATRIX TIMES A VECTOR MULTIPLICATION
* 

$$
\star
$$

* SUBROUTINE MAT
* 
* MAT $==$ MATRIX TIMES A VECTOR OPERATION
* 
* 
* TYPICAL CALLING SEQUENCE: *
* load ARO
* load AR1
* load AR2
* load AR3
* load R1
* CALL MAT
* 
* 
* ARGUMENT ASSIGNMENTS :

* REGISTERS USED AS INPUT: ARO, AR1, AR2, AR3, R1
* REGISTERS MODIFIED: R0, R2, AR0, AR1, AR2, AR3, IRO,
* RC, RSA, REA
* 
* 
* PROGRAM SIZE: 11
* 
* EXECUTION CYCLES: $6+10 * K+K *(N-1)$
* 
* 
* 

. global MAT
*

* SETUP
* 

| MAT | LDI 1, IRO | Number of columns $-2 \rightarrow$ IRO |
| :--- | :--- | :--- | :--- |
|  | ADDI 2, IRO | IRO $=N$ |

```
        * FOR ( \(i=0\); \(i<k\); \(i++\) ) LOOP OVER THE ROWS
        *
        ROWS LDF 0.0,R2 ; Initialize R2
        MPYF3 *AR0++(1),*AR1++(1),R0
        ; \(m(i, 0) * v(0) \rightarrow R 0\)
*
* FOR (j = 1; \(\quad<\mathrm{N} ; ~ j++\) ) DO DOT PRODUCT OVER COLUMNS
        RPTS R1 ; Multiply a row by a column
        MPYF3 *AR0++(1),*AR1++(1),R0 \(\quad m(i, j) * v(j) \rightarrow R 0\)
        ADDF3 R0,R2,R2 \(\quad\) m \(m(i, j-1) * v(j-1)+R 2 \rightarrow R 2\)
        DBD AR3,ROWS ; Counts the no. of rows left
        ADDF R0,R2 ; Last accumulate
        STF R2,*AR2++(1) ; Result \(\rightarrow\) p(i)
        NOP *--AR1 (IR0) ; Set AR1 to point to \(v(0)\)
        * !!! DELAYED BRANCH HAPPENS HERE !!!
        *
        * RETURN SEQUENCE
        *
    RETS
        ; Return
    * end
*
    . end
```


### 11.4.4 Fast Fourier Transforms (FFT)

Fourier transforms are an important tool often used in digital signal processing systems. The purpose of the transform is to convert information from the time domain to the frequency domain. The inverse Fourier transform converts information back to the time domain from the frequency domain. Implementation of Fourier transforms that are computationally efficient are known as fast Fourier transforms (FFTs). The theory of FFTs can be found in books such as DFT/ FFT and Convolution Algorithms by C.S. Burrus and T.W. Parks (John Wiley, 1985) and Digital Signal Processing Applications with the TMS320 Family by Texas Instruments (literature number SPRA012A).

Fast Fourier transform is a label for a collection of algorithms that implement efficient conversion from time to frequency domain. There are several types of FFTs:

Radix-2 or radix-4 algorithms (depending on the size of the FFT butterfly) D Decimation in time or frequency (DIT or DIF)

- Complex or real FFTs
- FFTs of different lengths, etc.

Certain TMS320C3x features that increase efficient implementation of numerically intensive algorithms are particularly well-suited for FFTs. The high speed of the device ( 33 -ns cycle time) makes implementation of real-time algorithms easier, while floating-point capability eliminates the problems associated with dynamic range. The powerful indirect-addressing indexing scheme facilitates the access of FFT butterfly legs with different spans. The repeat block implemented by the RPTB instruction reduces the looping overhead in algorithms neavily dependent on loops (such as the FFTs). This construct provides the efficiency of in-line coding in loop form. The FFT will reverse the bit order of the output; therefore, the output must be reordered. This reordering does not require extra cycles, because the device has a special mode of indirect addressing (bit-reversed addressing) for accessing the FFT output in the original order.

The examples in this subsection were based on programs contained in the Burrus and Parks book and in the paper Real-Valued Fast Fourier Transform Algorithms by H.V. Sorensen, et al (IEEE Transform on ASSP, June 1987).

Example 11-35 and Example 11-36 show the implementation of a complex radix-2, DIF FFT on the TMS320C3x. Example 11-35 contains the generic code of the FFT, which can be used with a number of any length. However, for the complete implementation of an FFT, you need a table of twiddle factors (sines/cosines); the length of the table depends on the size of the transform. To retain the generic form of Example 11-35, the table with the twiddle factors (containing $1-1 / 4$ complete cycles of a sine) is presented separately in Example 11-36 for the case of a 64-point FFT. A full cycle of a sine should have a number of points equal to the FFT size. Example 11-36 uses two variables: $N$, which is the FFT length, and $M$, which is the logorithm of $N$ to a base equal to the radix. In other words, $M$ is the number of stages of the FFT. For example, in a 64 -point $F F T, M=6$ when using a radix-2 algorithm, and $M=3$ when using a radix- 4 algorithm. If the table with the twiddle factors and the FFT code are kept in separate files, they should be connected at link time.

## Example 11-35. Complex, Radix-2, DIF FFT

```
*
*
*
*
*
```

* TITLE COMPLEX, RADIX-2, DIF FFT
* TITLE
* GENERIC PROGRAM FOR LOOPED-CODE RADIX-2 FFT COMPUTATION IN TMS320C3x
* THE PROGRAM IS TAKEN FROM THE BURRUS AND PARKS BOOK, P. 111.
* THE (COMPLEX) DATA RESIDE IN INTERNAL MEMORY. THE COMPUTATION
* IS DONE IN PLACE, BUT THE RESULT IS MOVED TO ANOTHER MEMORY
* SECTION TO DEMONSTRATE THE BIT-REVERSED ADDRESSING.
* THE TWIDDLE FACTORS ARE SUPPLIED IN A TABLE THAT IS PUT IN A .DATA
* SECTION. THIS DATA IS INCLUDED IN A SEPARATE FILE TO PRESERVE THE
* GENERIC NATURE OF THE PROGRAM. FOR THE SAME PURPOSE, THE SIZE OF
* THE FFTN AND LOG2 (N) ARE DEFINED IN A .GLOBL DIRECTIVE AND SPECIFIED
* DURING LINKING.

|  | . globl <br> . globl <br> -globl <br> .globl | FFT <br> N <br> M <br> SINE | ; | Entry point for execution <br> FFT size <br> LOG2 (N) <br> Address of sine table |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { INP } \\ & \text {.BSS } \end{aligned}$ | - usect | ", 1024 | ; | Memory with input data |
|  | OUTP,10 |  | ; | Memory with output data |
|  | .text |  |  |  |

```
FFTSIZ .word N
LOGFFT .word M
SINTAB .word SINE
INPUT .WOrd INP
OUTPUT .word OUTP
```

| FFT: | LDP FFTSIZ | Command to load data page pointer |
| :---: | :---: | :---: |
| LDI | @FFTSIZ,IR1 |  |
| LSH | -2,IR1 | ; IR1 $=$ N/4, pointer for SIN/COS table |
| LDI | 0,AR6 | ; AR6 holds the current stage number |
| LDI | @FFTSIZ,IRO |  |
| LSH | 1, IR0 | ; IRO $=2 * N 1$ (because of real/imag) |
| LDI | @FFTSIZ,R7 | ; R7 = N2 |
| LDI | 1, AR7 | ; Initialize repeat counter <br> ; of first loop |
| LDI | 1, AR5 | ; Initialize IE index (AR5 = IE) |

* OUTER LOOP

```
LOOP: NOP *++AR6(1) ; Current FFT stage
    LDI @INPUT,ARO ; ARO points to X(I)
    ADDI R7,AR0,AR2 ; AR2 points to X(L)
    LDI AR7,RC
    SUBI 1,RC ; RC should be one less than desired
```

* FIRST LOOP

* IF THIS IS THE LAST STAGE, YOU ARE DONE

| CMPI | @LOGFFT,AR6 |
| :--- | :--- |
| BZD | END |

* MAIN INNER LOOP

INLOP:

| LDI | 2,AR1 | ; | Init loop counter for inner loop |
| :---: | :---: | :---: | :---: |
| LDI | @SINTAB, AR4 | ; | Initialize IA index ( $A R 4=1 A)$ |
| ADDI | AR5, AR4 | ; | IA $=$ IA +IE; AR4 points to |
|  |  | 0 | cosine |
| LDI | AR1, AR0 |  |  |
| ADDI | 2,AR1 | ; | Increment inner loop counter |
| ADDI | @INPUT, AR0 | ; | (X(I),Y(I)) pointer |
| ADDI | R7, AR0, AR2 | ; | $(X(L), Y(L))$ pointer |
| LDI | AR7,RC |  |  |
| SUBI | 1, RC | ; | RC should be 1 less than |
|  |  | ; | desired \# |
| LDF | *AR4, R6 | ; | R6 = SIN |

* SECOND LOOP


* STORE RESULT OUT USING BIT-REVERSED ADDRESSING

| END: | LDI | QFFTSIZ,RC |  | $\mathrm{RC}=\mathrm{N}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | SUBI | 1,RC |  | RC should be one less than desired \# |
|  | LDI | @FFTSIZ,IR0 |  | IRO $=$ size of FFT $=\mathrm{N}$ |
|  | LDI | 2,IR1 |  |  |
|  | LDI | QINPUT, ARO |  |  |
|  | LDI | @OUTPUT,AR1 |  |  |
|  | RPTB | BITRV |  |  |
|  | LDF | * + AR0 (1), R0 |  |  |
| \|| | LDF | *AR0++(IR0) B, R1 |  |  |
| BITRV | STF | R0, *+AR1 (1) |  |  |
| \|| | STF | R1, *AR1++(IR1) |  |  |
| SELF | BR <br> .end | SELF | ; | Branch to itself at the end |

## Example 11-36. Table With Twiddle Factors for a 64-Point FFT

* 

*TITLE TABLE WITH TWIDDLE FACTORS FOR A 64-POINT FFT
*

* FILE TO BE LINKED WITH THE SOURCE CODE FOR A 64-POINT, RADIX-2 FFT
* 

> .globl SINE .globl N .globl M
N .set 64

M .set 6
.data

SINE

| .float | 0.000000 |
| :--- | :--- |
| .float | 0.098017 |
| .float | 0.195090 |
| .float | 0.290285 |
| .float | 0.382683 |
| .float | 0.471397 |
| .float | 0.555570 |
| .float | 0.634393 |
| .float | 0.707107 |
| .float | 0.773010 |
| .float | 0.831470 |
| .float | 0.881921 |
| .float | 0.923880 |
| .float | 0.956940 |
| .float | 0.980785 |
| .float | 0.995185 |

COSINE

| .float | 1.000000 |
| :--- | :--- |
| .float | 0.995185 |
| .float | 0.980785 |
| .float | 0.956940 |
| .float | 0.923880 |
| .float | 0.881921 |
| .float | 0.831470 |
| .float | 0.773010 |
| .float | 0.707107 |
| .float | 0.634393 |
| .float | 0.555570 |
| .float | 0.471397 |
| .float | 0.382683 |
| .float | 0.290285 |
| .float | 0.195090 |


| .float | 0.098017 |
| :--- | :--- |
| .float | 0.000000 |
| .float - | 0.098017 |
| .float - | 0.195090 |
| .float - | 0.290285 |
| .float - | 0.382683 |
| .float - | 0.471397 |
| .float | -0.555570 |
| .float - | 0.634393 |
| .float - | 0.707107 |
| .float - | 0.773010 |
| .float - | 0.831470 |
| .float - | 0.881921 |
| .float - | 0.923880 |
| .float - | 0.956940 |
| .float - | 0.980785 |
| .float - | 0.995185 |
| .float | -1.000000 |
| .float - | 0.995185 |
| .float - | 0.980785 |
| .float - | 0.956940 |
| .float - | 0.923880 |
| .float - | 0.881921 |
| .float - | 0.831470 |
| .float - | 0.773010 |
| .float - | 0.707107 |
| .float - | 0.634393 |
| .float - | 0.555570 |
| .float - | 0.471397 |
| .float - | 0.382683 |
| .float - | 0.290285 |
| .float - | 0.195090 |
| .floa |  |
| .float - | 0.098017 |


| .float | 0.000000 |
| :--- | ---: |
| .float | 0.098017 |
| .float | 0.195090 |
| .float | 0.290285 |
| .float | 0.382683 |
| .float | 0.471397 |
| .float | 0.555570 |
| .float | 0.634393 |
| .float | 0.707107 |
| .float | 0.773010 |
| .float | 0.831470 |
| .float | 0.881921 |
| .float | 0.923880 |
| .float | 0.956940 |
| .float | 0.980785 |
| .float | 0.995185 |

The radix-2 algorithm has tutorial value, because the functioning of the FFT algorithm is relatively easy to understand. However, radix-4 implementation can increase execution speed by reducing the amount of arithmetic required. Example 11-37 shows the generic implementation of a complex, DIF FFT in radix-4. A companion table, such as the one in Example 11-36, should have a value of $M$ equal to the $\log N$, where the base of the logarithm is 4 .

## Example 11-37. Complex, Radix-4, DIF FFT

* 
* TITLE COMPLEX, RADIX-4, DIF FFT
* 
* GENERIC PROGRAM TO PERFORM A LOOPED-CODE RADIX-4 FFT COMPUTATION
* IN THE TMS320C3x
* 
* THE PROGRAM IS TAKEN FROM THE BURRUS AND PARKS BOOK, P. 117.
* THE (COMPLEX) DATA RESIDE IN INTERNAL MEMORY, AND THE COMPUTATION
* IS DONE IN PLACE.
* 
* THE TWIDDLE FACTORS ARE SUPPLIED IN A TABLE THAT IS PUT IN A .DATA
* SECTION. THIS DATA IS INCLUDED IN A SEPARATE FILE TO PRESERVE THE
* GENERIC NATURE OF THE PROGRAM. FOR THE SAME PURPOSE, THE SIZE OF
* THE FFT N AND LOG4(N) ARE DEFINED IN A .GLOBL DIRECTIVE AND
* SPECIFIED DURING LINKING.
* 
* IN ORDER TO HAVE THE FINAL RESULT IN BIT-REVERSED ORDER, THE TWO
* MIDDLE BRANCHES OF THE RADIX-4 BUTTERFLY ARE INTERCHANGED DURING * STORAGE. NOTE THIS DIFFERENCE WHEN COMPARING WITH THE PROGRAM IN
* P. 117 OF THE BURRUS AND PARKS BOOK.
* 
* 

| .globl | FFT | ; Entry point for execution |
| :--- | :--- | :--- | :--- |
| .globl | N | ; FFT size |
| .globl | M | ; LOG4(N) |
| .globl | SINE | ; Address of sine table |
| .usect | "IN",1024 $;$ | Memory with input data |
| .text |  |  |

* INITIALIZE

| TEMP | . word | \$+2 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| STORE | . word | FFTSIZ | ; | Beginning of temp storage area |
|  | . word | N |  |  |
|  | . word | M |  |  |
|  | .word | SINE |  |  |
|  | .word | INP |  |  |
|  | . BSS | FFTSIZ, 1 | ; | FFT size |
|  | . BSS | LOGFFT, 1 | ; | LOG4 (FFTSIZ) |
|  | . BSS | SINTAB, 1 | ; | Sine/cosine table base |
|  | . BSS | INPUT, 1 | ; | Area with input data to process |
|  | . BSS | STAGE, 1 | ; | FFT stage \# |
|  | . BSS | RPTCNT, 1 | ; | Repeat counter |
|  | . BSS | IEINDX, 1 | ; | IE index for sine/cosine |

```
.BSS LPCNT,1 ; Second-loop count
.BSS JT,1 ; JT counter in program, P. 117
.BSS IA1,1 ; IA1 index in program, P. 117
```

FFT:

* INITIALIZE DATA LOCATIONS

```
\begin{tabular}{|c|c|c|c|}
\hline LDP & TEMP & ; & Command to load data page counter \\
\hline LDI & QTEMP, ARO & & \\
\hline LDI & QSTORE, AR1 & & \\
\hline LDI & *AR0++, R0 & ; & Xfer data from one memory to the other \\
\hline STI & R0, *AR1++ & & \\
\hline LDI & *AR0++,R0 & & \\
\hline STI & RO, *AR1++ & & \\
\hline LDI & *AR0++, R0 & & \\
\hline STI & RO, *AR1++ & & \\
\hline LDI & *AR0,R0 & & \\
\hline STI & R0,*AR1 & & \\
\hline
\end{tabular}
LDP FFTSIZ
LDI @FFTSIZ,RO
LDI @FFTSIZ,IRO
LDI QFFTSIZ,IR1
LDI 0,AR7
STI AR7,@STAGE
LSH 1,IRO
LSH -2,IR1
; IRO = 2*N1 (because of real/imag)
LDI 1,AR7
STI AR7,@RPTCNT
STI AR7,@IEINDX
LSH -2,RO
ADDI 2,RO
STI RO,@JT
SUBI 2,RO
LSH 1,RO ; RO = N2
* OUTER LOOP
LOOP:
    LDI EINPUT,ARO ; ARO points to X(I)
    ADDI R0,AR0,AR1 ; AR1 points to X(I1)
    ADDI R0,AR1,AR2 ; AR2 points to X(I2)
    ADDI R0,AR2,AR3
    ; AR3 points to X(I3)
    LDI @RPTCNT,RC
    SUBI 1,RC
    ; RC should be one less than desired #
* FIRST LOOP
    RPTB BLK1
    ADDF *+AR0,*+AR2,R1
```



* IF THIS IS THE LAST STAGE, YOU ARE DONE

```
LDI @STAGE,AR7
ADDI 1,AR7
CMPI @LOGFFT,AR7
BZD END
STI AR7,@STAGE ; Current FFT stage
```

* MAIN INNER LOOP

| LDI | 1, AR7 |  |  |
| :---: | :---: | :---: | :---: |
| STI | AR7, ©IA1 | ; | Init IA1 index |
| LDI | 2,AR7 |  |  |
| STI | AR7, @LPCNT | ; | Init loop counter for inner loop |
|  |  | ; | INLOP: |
| LDI | 2, AR6 | ; | Increment inner loop counter |
| ADDI | @LPCNT, AR6 |  |  |
| LDI | @LPCNT, ARO |  |  |
| LDI | QIA1,AR7 |  |  |
| ADDI | @IEINDX, AR7 | ; | $I A 1=I A 1+I E$ |
| ADDI | QINPUT,AR0 | ; | $(X(I), Y(I))$ pointer |
| STI | AR7, @IA1 |  |  |


| ADDI | R0, AR0, AR1 | ; | (X(I1),Y(I1)) pointer |
| :---: | :---: | :---: | :---: |
| STI | AR6, QLPCNT |  |  |
| ADDI | R0, AR1, AR2 | ; | (X(I2),Y(I2)) pointer |
| ADDI | R0, AR2, AR3 | ; | (X(I3),Y(I3)) pointer |
| LDI | QRPTCNT, RC |  |  |
| SUBI | 1, RC | ; | RC should be one less than desired \# |
| CMPI | @JT,AR6 | ; | If LPCNT = JT, go to |
| BZD | SPCL | ; | special butterfly |
| LDI | QIA1, AR 7 |  |  |
| LDI | @IA1, AR4 |  |  |
| ADDI | CSINTAB, AR4 | ; | Create cosine index AR4 |
| SUBI | 1, AR4 | ; | Adjust sine table pointer |
| ADDI | AR4, AR7, AR5 |  |  |
| SUBI | 1, AR5 | ; | $I A 2=I A 1+I A 1-1$ |
| ADDI | AR7, AR5, AR6 |  |  |
| SUBI | 1,AR6 | ; | IA3 $=$ IA $2+I A 1-1$ |

* SECOND LOOP


* SPECIAL BUTTERFLY FOR $W=J$


## SPCL LDI IR1,AR4

LSH-1,AR4 ; Point to SIN(45)
ADDI ESINTAB,AR4 ; Create cosine index AR4 = CO21

RPTB BLK3
ADDF *AR2,*AR0,R1 ; R1 = $\mathrm{X}(\mathrm{I})+\mathrm{X}(\mathrm{I} 2)$
SUBF *AR2,*AR0,R2 ; R2 $=\mathrm{X}(\mathrm{I})-\mathrm{X}(\mathrm{I} 2)$
ADDF * + AR2,*+AR0,R3
SUBF * +AR2,*+AR0,R4

* ADDF *AR3,*AR1,R5 ;
; R4 $=\mathrm{Y}(\mathrm{I})-\mathrm{Y}(\mathrm{I} 2)$
R5 $=\mathrm{X}(\mathrm{I} 1)+\mathrm{X}(\mathrm{I} 3)$
SUBF R1,R5,R6 ; R6 = R5-R1
ADDF R5,R1; R1 = R1+R5
ADDF * +AR3,*+AR1,R5
* 

SUBF R5,R3,R7 ; R7 = R3-R5
ADDF R5,R3 ; R3 = R3+R5
STF R3,*+AR0 ; $Y(I)=R 3+R 5$
STF $R 1, * A R 0++(I R 0) ; \quad X(I)=R 1+R 5$
SUBF *AR3,*AR1,R1 ; R1 = X(I1)-X(I3)
SUBF * +AR3,*+AR1,R3
; $\quad$ R3 $=Y(I 1)-Y(I 3)$
STF R6,*+AR1 ; $Y(I 1)=R 5-R 1$

| 11 | STF | R7,*AR1++(IR0) | ; | $\mathrm{X}(\mathrm{I} 1)=\mathrm{R} 3-\mathrm{R} 5$ |
| :---: | :---: | :---: | :---: | :---: |
|  | ADDF | R3, R2, R5 | ; | R5 $=$ R2+R3 |
|  | SUBF | R2,R3,R2 | ; | $\mathrm{R} 2=-\mathrm{R} 2+\mathrm{R} 3$ |
|  | SUBF | R1,R4,R3 | ; | $\mathrm{R} 3=\mathrm{R} 4-\mathrm{R} 1$ |
|  | ADDF | R1,R4 | ; | R4 $=$ R4+R1 |
|  | SUBF | R5,R3,R1 | ; | R1 $=$ R3-R5 |
|  | MPYF | *AR4, R1 | ; | $\mathrm{R1}=\mathrm{R} 1 * \mathrm{CO} 21$ |
|  | ADDF | R5,R3 | ; | $\mathrm{R} 3=\mathrm{R} 3+\mathrm{R} 5$ |
|  | MPYF | *AR4, R3 | ; | $\mathrm{R} 3=\mathrm{R} 3 * \mathrm{CO} 21$ |
| 11 | STF | R1,*+AR2 | ; | $\mathrm{Y}(\mathrm{I} 2)=(\mathrm{R} 3-\mathrm{R} 5) * \mathrm{CO} 21$ |
|  | SUBF | R4,R2,R1 | ; | $\mathrm{R} 1=\mathrm{R} 2-\mathrm{R} 4$ |
|  | MPYF | *AR4, R1 | ; | $\mathrm{R} 1=\mathrm{R} 1 * \mathrm{CO} 21$ |
| 11 | STF | R3,*AR2++(IR0) | ; | $\mathrm{X}(\mathrm{I} 2)=(\mathrm{R} 3+\mathrm{R}) * \mathrm{CO21}$ |
|  | ADDF | R4,R2 | ; | $\mathrm{R} 2=\mathrm{R} 2+\mathrm{R} 4$ |
|  | MPYF | *AR4, R2 | ; | R2 $=$ R2*CO21 |
| BLK3 | STF | R1,*+AR3 | ; | $\mathrm{Y}(\mathrm{I} 3)=-(\mathrm{R} 4-\mathrm{R} 2) * \mathrm{CO21}$ |
| \|| | STF R2 | *AR3++(IRO) | ; | $\mathrm{X}(\mathrm{I} 3)=(\mathrm{R} 4+\mathrm{R} 2) * \mathrm{CO} 21$ |
|  | CMPI | @LPCNT,R0 |  |  |
|  | BPD | INLOP | ; | Loop back to the inner loop |
| CONT | LDI | @RPTCNT, AR7 |  |  |
|  | LDI | @IEINDX,AR6 |  |  |
| * | LSH | 2,AR7 | ; | Increment repeat counter for next time |
|  | STI | AR7, ©RPTCNT |  |  |
|  | LSH | 2,AR6 | ; | $I E=4 * I E$ |
|  | STI | AR6, ©IEINDX |  |  |
|  | LDI | R0, IRO | ; | $\mathrm{N} 1=\mathrm{N} 2$ |
|  | LSH | -3,R0 |  |  |
|  | ADDI | 2,R0 |  |  |
|  | STI | R0, ©JT | ; | $\mathrm{JT}=\mathrm{N} 2 / 2+2$ |
|  | SUBI | 2,R0 |  |  |
|  | LSH | 1,R0 | ; | $\mathrm{N} 2=\mathrm{N} 2 / 4$ |
|  | BR | LOOP | \% | Next FFT stage |

```
END: LDI EFFTSIZ,RC ; RC = N
    SUBI 1,RC ; RC should be one less than desired #
    LDI QFFTSIZ,IRO ; IRO = size of FFT =N
    LDI 2,IR1
    LDI QINPUT,ARO
    LDP STORE
    LDI ESTORE,AR1
    RPTB BITRV
    LDF *+ARO(1),R0
|| LDF *AR0++(IR0)B,R1
BITRV STF RO,*+AR1(1)
|| STF R1,*AR1++(IR1)
SELF BR SELF ; Branch to itself at the end
    .end
```

The data to be transformed is usually a sequence of real numbers. In this case, the FFT demonstrates certain symmetries that permit the reduction of the computational load even further. Example 11-38 shows the generic implementation of a real-valued, radix-2 FFT. For such an FFT, the total storage required for a length N transform is only N locations; in a complex FFT, 2 N are necessary. Recovery of the rest of the points is based on the symmetry conditions.

Example 11-39 shows the implementation of a radix-2 real inverse FFT. The inverse transformation assumes that the input data is given in the order presented at the output of the forward transformation and produces a time signal in the proper order (that is, bit reversing takes place at the end of the program).

## Example 11-38. Real, Radix-2 FFT

*****************************************************************************

```
```

```
FILENAME : ffft_rl.asm
```

```
FILENAME : ffft_rl.asm
WRITTEN BY : Alex Tessarolo
WRITTEN BY : Alex Tessarolo
    Texas Instruments, Australia
    Texas Instruments, Australia
DATE : 23rd July 1991
DATE : 23rd July 1991
VERSION : 2.0
VERSION : 2.0
*
*
```

* 

```
*
*
```

* 

```
*
VER DATE
-
1.0 18th July 91
\(\div 2.0 \quad 23 x a\) July 91
*
*
*
\(*\)
*
*
*
SYNOPSIS: int ffft_rl( FFT_SIZE, LOG_SIZE, SOURCE_ADDR, DEST_ADDR,
    SINE_TABLE, BIT_REVERSE);
    int \(\quad\) FFT_SIZE \(\quad\) 64, 128, 256, 512, 1024, ...
    int LOG_SIZE \(\quad 6,7,10\) 9, 10 , ..
    float *SOURCE_ADDR ; Points to location of source data.
    float *DEST_ADDR ; Points to where data will be
        ; operated on and stored.
    float *SINE_TABLE ; Points to the SIN/COS table.
    int BIT_REVERSE \(;=0\), bit reversing is disabled.
    ; <> 0, bit reversing is enabled.
NOTE: 1) If SOURCE_ADDR = DEST_ADDR, then in-place bit
    reversing is performed, if enabled (more
    processor intensive).
2) FFT_SIZE must be \(>=64\) (this is not checked).
```

* DESCRIPTION: Generic function to do a radix-2 FFT computation on the C30.
The data array is FFT_SIZE-long with only real data. The out-
put is stored in the same locations with real and imaginary
points R and I as follows:
DEST_ADDR[0] }\quad->\textrm{R}(0
R(1)
R(2)
R(3)
R(FFT_SIZE/2)
I(FFT_SIZE/2 - 1)
I(2)
DEST_ADDR[FFT_SIZE - 1] }->I(1
The program is based on the FORTRAN program in the
paper by Sorensen et al., June 1987 issue of Trans.
on ASSP.
Bit reversal is optionally implemented at the beginning of the function.
The sine/cosine table for the twiddle factors is expected to be supplied in the following format:
SINE_TABLE[0]
$\sin (0 * 2 * \mathrm{pi} / \mathrm{FFT}$ SIZE)
$\sin \left(1 * 2 * p i / F F T \_S I Z E\right)$
sin((FFT_SIZE/2-2)*2*pi/FFT_SIZE)
SINE_TABLE[FFT_SIZE/2-1] $\sin \left(\left(F F T \_S I Z E / 2-1\right) * 2 * p i / F F T \_S I Z E\right)$
NOTE: The table is the first half period of a sine wave.
Stack structure upon call:

|  |  |
| :--- | :--- |
| $-F P(7)$ | BIT_REVERSE |
| -FP(6) | SINE_TABLE |
| -FP(5) | DEST_ADDR |
| -FP(4) | SOURCE_ADDR |
| -FP(3) | LOG_SIZE |
| -FP(2) | FFT_SIZE |
| -FPP(1) | returne |
| -FP(0) | oldr FP |
|  |  |

```
```

REGISTERS USED: R0, R1, R2, R3, R4, R5, R6, R7
AR0, AR1, AR2, AR3, AR4, AR5, AR6, AR7
IR0, IR1
RC, RS, RE
DP
MEMORY REQUIREMENTS: Program = 405 Words (approximately)
Data = 7 Words
Stack = 12 Words
BENCHMARKS: Assumptions - Program in RAMO
- Reserved data in RAMO
- Stack on primary/expansion bus RAM
- Sine/cosine tables in RAMO
- Processing and data destination in RAM1.
- Primary/expansion bus RAM, O wait state.
FFT Size
1024
Note: This number does not include the C callable overheads.
Add 57 cycles for these overheads.

```
FP .set AR3
\begin{tabular}{lll} 
FFT_SIZE: & .usect ".fftdata",1 & ; Reserve memory for arguments. \\
LOG_SIZE: & .usect ".fftdata",1 \\
SOURCE_ADDR: & .usect ".fftdata",1 & \\
DEST_ADDR: & .usect ".fftdata",1 \\
SINE_TABLE: & .usect ".fftdata",1 & \\
BIT_REVERSE: & .usect ".fftdata",1 \\
SEPARATION: & .usect ".fftdata",1
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline & & \[
\begin{aligned}
& \text { i } \\
& \text { i }
\end{aligned}
\] & Initialize \(C\) function. \\
\hline & & .sect " & ".ffttext" \\
\hline \multirow[t]{26}{*}{_ffft_rl:} & PUSH & FP ; & ; Preserve C environment. \\
\hline & LDI & SP, FP & \\
\hline & PUSH & R4 & \\
\hline & PUSH & R5 & \\
\hline & PUSH & R6 & \\
\hline & PUSHF & R6 & \\
\hline & PUSH & R7 & \\
\hline & PUSHF & R7 & \\
\hline & PUSH & AR4 & \\
\hline & PUSH & AR5 & \\
\hline & PUSH & AR6 & \\
\hline & PUSH & AR7 & \\
\hline & PUSH & DP & \\
\hline & LDP & FFT_SIZE ; & ; Init. DP pointer. \\
\hline & LDI & *-FP ( 2 ), RO ; & ; Move arguments from stack. \\
\hline & STI & RO, ©FFT_SIZE & \\
\hline & LDI & *-FP ( 3 ), R0 & \\
\hline & STI & RO, ©LOG_SIZE & \\
\hline & LDI & *-FP(4),R0 & \\
\hline & STI & R0, @SOURCE_ADDR & \\
\hline & LDI & *-FP(5),R0 & \\
\hline & STI & R0, @DEST_ADDR & \\
\hline & LDI & *-FP ( 6 ), \(\overline{\mathrm{R}} 0\) & \\
\hline & STI & RO,@SINE_TABLE & \\
\hline & LDI & *-FP (7), R 0 & \\
\hline & \multirow[t]{8}{*}{STI} & RO, @BIT_REVERSE & \\
\hline & & & ; \\
\hline & & & ; Check bit reversing mode (on or off). \\
\hline & & & ; \\
\hline & & & ; BIT_REVERSING \(=0\), then OFF \\
\hline & & & ; (no bit reversing). \\
\hline & & & ; BIT_REVERSING <> 0, Then ON. \\
\hline & & ; & ; \\
\hline & LDI & @BIT_REVERSE,R0 & \\
\hline & CMPI & O,RO & \\
\hline & \multirow[t]{8}{*}{BZ} & MOVE_DATA & \\
\hline & & & ; \\
\hline & & & ; Check bit reversing type. \\
\hline & & & ; \\
\hline & & & ```
; If SourceAddr = DestAddr, then in place
    bit reversing.
``` \\
\hline & & & ; If SourceAddr <> DestAddr, then \\
\hline & & & : standard bit reversing. \\
\hline & & & ; \\
\hline
\end{tabular}
```

    LDI ESOURCE_ADDR,RO
    CMPI @DEST_ADDR,RO
    BEQ IN_PLACE
                            i
                    ; Bit reversing Type 1 (from source to
                    ; destination).
                            ;
                            ; NOTE: abs(SOURCE_ADDR - DEST_ADDR)
                    ; must be > FFT_SIZE, this is not
                    ; checked.
                    ;
    LDI eFFT_SIZE,RO
    SUBI 2,RO
    LDI @FFT_SIZE,IRO
    LSH -1,IRO ; IRO = half FFT size.
    LDI ESOURCE_ADDR,ARO
    LDI @DEST_ADDR,AR1
    LDF *AR0++,R1
    RPTS RO
    LDF *AR0++,R1
        | STF R1,*AR1++(IR0)B
    STF R1,*AR1++(IRO)B
BR START
;
; In-place bit reversing.
;
; Bit reversing on even locations,
; 1st half only.
IN_PLACE: LDI QFFT_SIZE,IRO
LSH -2,IROO ; IRO = quarter FFT size.
LDI 2,IR1
LDI EFFT_SIZE,RC
LSH -2,RC
SUBI 3,RC
LDI @DEST_ADDR,ARO
LDI AR0,AR1
LDI ARO,AR2
NOP *AR1++(IRO)B
NOP *AR2++(IR0)B
LDF *++AR0(IR1),R0
LDF *AR1,R1
CMPI AR1,AR0 ; Xchange locs only if AR0<AR1.
LDFGT RO,R1
LDFGT *AR1++(IRO)B,R1

```
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & RPTB & \multicolumn{2}{|l|}{BITRV1} \\
\hline & LDF & \multicolumn{2}{|l|}{*++AR0 (IR1) , R0} \\
\hline & | 1 & STF & R0, *AR0 \\
\hline & LDF & *AR1, R1 & \\
\hline & 11 & STF & R1, *AR2++(IR0) B \\
\hline & CMPI & AR1, AR0 & \\
\hline & LDFGT & R0,R1 & \\
\hline BITRV1: & LDFGT & \multicolumn{2}{|l|}{*AR1++(IR0) B, R0} \\
\hline & STF & R0, *AR0 & \\
\hline & STF & R1, *AR2 & \\
\hline
\end{tabular}
: Perform bit reversing on odd
; locations, 2nd half only.

LDI eFFT_SIZE,RC
LSH \(\quad-1, R C\)
LDI eDEST_ADDR,AR0
ADDI RC,ARO
ADDI 1,AR0
LDI ARO,AR1
LDI AR0,AR2
LSH -1,RC
SUBI 3,RC
NOP *AR1++(IRO)B
NOP *AR2++(IRO)B
LDF \(\quad *++A R 0(I R 1), R 0\)
LDF *AR1,R1
CMPI AR1,AR0 ; Xchange locs only if ARO<AR1.
LDFGT RO,R1
LDFGT *AR1++(IRO)B,R1
RPTB BITRV2
LDF *++ARO(IR1),R0
STF R0,*AR0
LDF *AR1,R1
STF R1,*AR2++(IRO)B
CMPI AR1,ARO
LDFGT RO,R1
BITRV2: LDFGT *AR1++(IRO)B,RO
STF RO,*ARO
STF R1,*AR2
; Perform bit reversing on odd ; locations, 1st half only.

LDI @FFT_SIZE,RC
LSH -1,RC
LDI RC,IRO
LDI eDEST_ADDR,ARO
LDI ARO,AR1
ADDI 1,ARO
```

            ADDI IRO,AR1
            LSH -1,RC
            LDI RC,IRO
            SUBI 2,RC
            LDF *ARO,R0
            LDF *++ARO(IR1),R0
                    STF RO,*AR1++(IRO)B
    BITRV3: LDF *AR1,R1
STF R1,*-AR0(IR1)
STF RO,*AR1
STF R1,*ARO
BR START

```
```

                                    ; Check data source locations.
    ```
                                    ; Check data source locations.
                                    ;
                                    ;
                                    ; If SourceAddr = DestAddr, then
                                    ; If SourceAddr = DestAddr, then
                                    ; do nothing.
                                    ; do nothing.
                                    ; If SourceAddr <> DestAddr, then move
                                    ; If SourceAddr <> DestAddr, then move
                                    data.
                                    data.
MOVE_DATA: LDI 
MOVE_DATA: LDI 
                    BEQ START
                    BEQ START
                    LDI EFFT_SIZE,RO
                    LDI EFFT_SIZE,RO
                    SUBI 2,RO
                    SUBI 2,RO
                    LDI ESOURCE_ADDR,ARO
                    LDI ESOURCE_ADDR,ARO
                    LDI eDEST_ADDR,ARI
                    LDI eDEST_ADDR,ARI
                    LDF *ARO++,R1
                    LDF *ARO++,R1
                    RPTS RO
                    RPTS RO
                    LDF *ARO++,R1
                    LDF *ARO++,R1
        || STF R1,*AR1++
        || STF R1,*AR1++
    STF R1,*AR1
```

    STF R1,*AR1
    ```


Part B:
\(\left[\begin{array}{ll|l|} \\ A R 0 & \rightarrow & I 1 \\ A R 1 & \rightarrow & I 2 \\ \hline \text { AR2 } & \rightarrow & I 3 \\ \hline A R 3 \rightarrow & I 4 \\ \hline A R 0 & \rightarrow & \\ \hline\end{array}\right.\)
1 & X[I1] + [X(I3)*COS+ X(I4)*COS]
1 & X[I1] + [X(I3)*COS+ X(I4)*COS]
4 X[I1] - [X(I3)*COS+ X(I4)*COS]
4 X[I1] - [X(I3)*COS+ X(I4)*COS]
4-X[I2] - [X(I3)*COS- X(I4)*COS]
4-X[I2] - [X(I3)*COS- X(I4)*COS]
4 X[I2] - [X(I3)*COS- X(I4)*COS]
4 X[I2] - [X(I3)*COS- X(I4)*COS]
    NOTE: COS(2*pi/8)= SIN(2*pi/8)
    NOTE: COS(2*pi/8)= SIN(2*pi/8)
\begin{tabular}{|c|c|c|}
\hline LDI & QFFT_SIZE,RC & \\
\hline LSH & -3,RC & \\
\hline LDI & RC, IR1 & \\
\hline SUBI & 3,RC & \\
\hline LDI & 8,IR0 & \\
\hline LDI & QDEST_ADDR,ARO & \\
\hline LDI & AR0, AR1 & \\
\hline LDI & AR0, AR2 & \\
\hline LDI & AR0, AR3 & \\
\hline ADDI & 1, AR0 & \\
\hline ADDI & 3,AR1 & \\
\hline ADDI & 5, AR2 & \\
\hline ADDI & 7, AR3 & \\
\hline LDI & ESINE_TABLE,AR7 & ; Initialize table pointers. \\
\hline LDF & *++AR7 (IR1), R7 & ; R7 \(=\operatorname{COS}(2 * \mathrm{pi} / 8)\) \\
\hline & & ; *AR7 \(=\operatorname{COS}(2 * \mathrm{pi} / 8)\) \\
\hline MPYF3 & *AR7, *AR2, R0 & ; RO \(=\mathrm{X}(\mathrm{I} 3) * \operatorname{COS}\) \\
\hline MPYF3 & *AR3,R7,R1 & ; R5 \(=\mathrm{X}(\mathrm{I} 4) *\) COS \\
\hline ADDF3 & R0,R1, R2 & ; R2 \(=\) [X(I3)*COS \(+\mathrm{X}(\mathrm{I} 4) * \mathrm{COS}]\) \\
\hline
\end{tabular}
|| SUBF3 RO,R1,R3
SUBF3 *AR1,R3,R4
ADDF3 *AR1,R3,R4
|| STF
SUBF3 R2,*ARO,R4
|| STF R4,*AR3++(IRO)
ADDF3 *AR0,R2,R4
|| STF
RPTB LOOP3_B
MPYF3
|| STF
ADDF3
MPYF3 *AR7,*+AR2(IRO),R0
; Initialize table pointers.
; *AR7 \(=\cos (2 * \operatorname{Di} / 8)\)
; RO \(=X(I 3) * C O S\)
; \(\mathrm{R} 2=[\mathrm{X}(\mathrm{I} 3) * \operatorname{COS}+\mathrm{X}(\mathrm{I} 4) * \operatorname{COS}]\)

\begin{tabular}{|c|c|}
\hline SUBF3 & R0,R1, R3 \\
\hline SUBF3 & *AR1, R3, R4 \\
\hline ADDF3 & *AR1, R3, R4 \\
\hline STF & R4,*AR2++(IR0) \\
\hline SUBF3 & R2,*AR0, R4 \\
\hline STF & R4,*AR3++(IR0) \\
\hline ADDF3 & *AR0,R2,R4 \\
\hline STF & R4,*AR1++(IR0) \\
\hline MPYF3 & *AR3,R7,R1 \\
\hline STF & R4,*AR0++(IR0) \\
\hline ADDF3 & R0,R1,R2 \\
\hline SUBF3 & R0,R1, R3 \\
\hline SUBF3 & *AR1,R3,R4 \\
\hline ADDF3 & *AR1, R3, R4 \\
\hline STF & R4, *AR2 \\
\hline SUBF3 & R2,*AR0,R4 \\
\hline STF & R4, *AR3 \\
\hline ADDF3 & *ARO, R2, R 4 \\
\hline STF & R4, *AR1 \\
\hline STF & R4,*AR0 \\
\hline
\end{tabular}
; Perform fourth FFT loop.
;
Part A:



\begin{tabular}{|c|c|c|}
\hline LDI & @FFT_SIZE,RC & \\
\hline LSH & -4, RC & \\
\hline LDI & RC,IR1 & \\
\hline LDI & 2,IR0 & \\
\hline SUBI & 3,RC & \\
\hline LDI & QDEST_ADDR,ARO & \\
\hline LDI & ARO, AR1 & \\
\hline LDI & ARO, AR2 & \\
\hline LDI & ARO, AR3 & \\
\hline LDI & AR0, AR4 & \\
\hline ADDI & 1, ARO & \\
\hline ADDI & 7,AR1 & \\
\hline ADDI & 9, AR2 & \\
\hline ADDI & 15, AR3 & \\
\hline ADDI & 11, AR4 & \\
\hline LDI & @SINE_TABLE, AR7 & \\
\hline LDF & *++AR7 (IR1), R7 & ; R7 \(=\) SIN(1*[2*pi/16]) \\
\hline & & ; *AR7 \(=\operatorname{COS}(3 *[2 *\) pi/16]) \\
\hline LDI & AR7, AR6 & \\
\hline LDF & *++AR6(IR1),R6 & ; R6 \(=\) SIN(2*[2*pi/16]) \\
\hline & & ; *AR6 \(=\operatorname{COS}(2 *[2 *\) pi/16]) \\
\hline LDI & AR6, AR5 & \\
\hline LDF & *++AR5 (IR1), R5 & ; R5 \(=\) SIN(3*[2*pi/16]) \\
\hline & & ; *AR5 \(=\operatorname{COS}(1 *[2 * \mathrm{pi} / 16])\) \\
\hline LDI & 16,IR1 & \\
\hline
\end{tabular}

MPYF 3
MPYF3 MPYF3 MPYF3
|| ADDF3 MPYF3
|| SUBF3 SUBF3 ADDF3 STF SUBF3 STF ADDF3 STF

MPYF3
|| STF ADDF3 MPYF3
|| SUBF3 SUBF 3 ADDF3
|| STF SUBF3
|| STF STF

MPYF3
|| STF MPYF3
|| MPYF3
ADDF3
MPYF3
|| SUBF3
SUBF3 *++AR1,R3,R4
ADDF3 *AR1,R3,R4
STF R4,*AR2++(IR1)
SUBF3 R2,*--AR0,R4
|| STF R4,*AR3++(IR1)
ADDF3 *AR0,R2,R4
|| STF
RPTB LOOP4_B
MPYF3 *++AR2 (IR0) ,R5,R4
|| STF MPYF3 MPYF3
```

                            MPYF3 *AR6,*-AR4,R0
    || SUBF3 R4,R0,R3
SUBF3 *--AR1 (IR0),R3,R4
ADDF3 *AR1,R3,R4

```
; RO \(=X(I 3) * \operatorname{COS}(3)\)
R4 \(=X(I 3) * S I N(3)\)
; R1 \(=X(I 4) * \operatorname{SIN}(3)\)
; R0 \(=X(I 4) * \cos (3)\)
; R2 \(=[\mathrm{X}(\mathrm{I} 3) * \operatorname{COS}+\mathrm{X}(\mathrm{I} 4) *\) SIN \(]\)
; R3 \(=-[\mathrm{X}(\mathrm{I} 3) *\) SIN \(-\mathrm{X}(\mathrm{I} 4) * \operatorname{COS}]\)
; R4 \(=-X(I 2)+R 3\)
; R4 \(=X(I 2)+R 3\)
X(I3)
\()^{4}\)
; \(\mathrm{R} 4=\mathrm{X}(\mathrm{I} 1)-\mathrm{R} 2-\)
X(I4)
; \(\mathrm{R} 4=\mathrm{X}(\mathrm{I} 1)+\mathrm{R} 2\)
X(I2)
;
;
X(II)

\begin{tabular}{|c|c|}
\hline MPYF3 & *++AR3,R6,R1 \\
\hline STF & R4, *AR0 \\
\hline ADDF3 & R0,R1, R2 \\
\hline MPYF3 & *AR5, *-AR4 ( IR0) , R0 \\
\hline SUBF 3 & R0,R1,R3 \\
\hline SUBF3 & *++AR1, R3, R4 \\
\hline ADDF3 & *AR1, R3, R4 \\
\hline STF & R4, *AR2 \\
\hline SUBF3 & R2, *--AR0, R4 \\
\hline STF & R4, *AR3 \\
\hline ADDF3 & *AR0,R2,R4 \\
\hline STF & R4, *AR1 \\
\hline MPYF3 & *--AR2, R7, R4 \\
\hline STF & R4, *AR0 \\
\hline MPYF3 & *++AR3, R7, R1 \\
\hline MPYF3 & *AR5, *AR3, R0 \\
\hline ADDF3 & R0,R1,R2 \\
\hline SUBF3 & R4,R0,R3 \\
\hline SUBF3 & *++AR1, R3, R4 \\
\hline ADDF3 & *AR1, R3, R4 \\
\hline STF & R4, *AR2 \\
\hline SUBF3 & R2,*--AR0,R4 \\
\hline STF & R4, *AR3 \\
\hline ADDF3 & *AR0,R2,R4 \\
\hline STF & R4,*AR1 \\
\hline STF & R4, *AR0 \\
\hline
\end{tabular}

ADDI R7,AR1 ; AR1 points at A.
LDI AR1,AR2
ADDI 2,AR2
ADDI R6,AR4
SUBI R7,AR4
LDI AR4,AR3
SUBI 2,AR3
INLOP :

IN_BLK:

```

LDF *-AR0(IR1),R3
MPYF3 *AR4,R3,R4
|| STF R4,*AR1++
MPYF3 *AR3,R3,R1
MPYF3 *AR0,*AR3,R0
| SUBF3 R1,R0,R3
LDI R6,IR1
ADDF3 R0,R4,R2
SUBF3 *AR2,R3,R4
ADDF3 *AR2,R3,R4
| STF R4,*AR3++(IR1)
SUBF3 R2,*AR1,R4
| STF R4,*AR4++(IR1)
ADDF3 *AR1,R2,R4
| STF R4,*AR2++(IR1)
STF R4,*AR1++(IR1)
SUBI3 AR5,AR1,R0
CMPI @FFT_SIZE,RO
BLTD INLOP ; LOOP BACK TO THE
INNER LOOP
LDI @SINE_TABLE,ARO ; ARO POINTS TO
SIN/COS TABLE
LDI R7,IR1
LDI R7,RC
ADDI 1,R5
CMPI QLOG_SIZE,R5
BLED LOOP
LDI @DEST_ADDR,AR1
LSH -1,IRO
LSH 1,R7

```
;
; Return to C environment. ;
POP DP
POP AR7
POP AR6
POP AR5
POP AR4 POPF R7 POP R7 POPF R6 POP R6 POP R5 POP R4 POP FP RETS .end
*
* No more.
*

\section*{Example 11-39. Real Inverse, Radix-2 FFT}
```

* Real Inverse FFT
* 

FILENAME : ifft_rl.asm
*

* WRITTEN BY : Daniel Mazzocco
* Texas Instruments, Houston
* 
* DATE : 18th Feb }199
* 
* VERSION : 1.0
* 

```
**************************************************************************

* VER DATE COMMENTS
*
* \(1.0 \quad 18\) th Feb 92
*
*
***************************************************************************
*
* SYNOPSIS: int ifft_rl( FFT_SIZE, LOG_SIZE, SOURCE_ADDR, \(\quad\) DEST_ADDR, SINE_TABLE, BIT_REVERSE );
* int FFT_SIZE ; 64, 128, 256, 512, 1024, ...
*
*
float *SOURCE_ADDR ; Points to where data is originated ; and operated on.
float *DEST_ADDR ; Points to where data will be stored. float *SINE_TABLE ; Points to the SIN/COS table. int BIT_REVERSE \(;=0\), bit reversing is disabled. ; <> 0, bit reversing is enabled.
1) If SOURCE_ADDR = DEST_ADDR, then in place bit reversing is performed, if enabled (more processor intensive).
2) FFT_SIZE must be \(>=64\) (this is not checked).
```

DESCRIPTION: Generic function to do an inverse radix-2 FFT computation
on the C30.
The data array is FFT_SIZE long with real and imaginary
points R and I as follows:
SOURCE_ADDR[0] }\quad->\textrm{R}(0
R(1)
R(2)
R(3)
-
\bullet
R(FFT_SIZE/2)
I(FFT_SIZE/2 - 1)
。
-
I(2)
SOURCE_ADDR[FFT_SIZE-1] }->\mathrm{ I(1)
The output data array will contain only real values.
Bit reversal is optionally implemented at the end
of the function.
The sine/cosine table for the twiddle factors is expected
to be supplied in the following format:
SINE_TABLE[0]
sin(0*2*pi/FFT_SIZE)
sin(1*2*pi/FFT_SIZE)
•
sin((FFT_SIZE/2-2)*2*pi/FFT_SIZE)
SINE_TABLE[FFT_SIZE/2-1] }->\mathrm{ sin((FFT_SIZE/2-1)*2*pi/FFT_SIZE)
NOTE: The table is the first half period of a sine wave.
Stack structure upon call:

| -FP(7) | BIT_REVERSE |
| :--- | :--- |
| -FP(6) | SINE_TABLE |
| -FP(5) | DEST_ADDR |
| -FP(4) | SOURCE_ADDR |
| -FP(3) | LOG_SIZE |
| -FP(2) | FFT_SIZE |
| -FP(1) | returne |
| -FP(0) | addr |
| old FP |  |

```

\begin{tabular}{|c|c|c|c|}
\hline FP & . set & AR3 & \\
\hline & .global & _ifft_rl & ; Entry execution point. \\
\hline FFT_SIZE: & - usect & ".ifftdata", 1 & ; Reserve memory for arguments. \\
\hline LOG_SIZE: & . usect & ".ifftdata",1 & \\
\hline SOURCE_ADDR: & . usect & ".ifftdata",1 & \\
\hline DEST_ADDR: & . usect & ".ifftdata",1 & \\
\hline SINE_TABLE: & . usect & ".ifftdata", 1 & \\
\hline BIT_REVERSE: & . usect & ".ifftdata", 1 & \\
\hline SEPARATION: & .usect & ".ifftdata",1 & \\
\hline
\end{tabular}

LOOP:
```

Perform last FFT loops first (loop 2 onwards).

```

\begin{tabular}{|c|c|c|}
\hline LDI & 1,IR0 & ; Step between two consecutive sines \\
\hline LDI & 4,R5 & ; Stage number from 4 to M. \\
\hline LDI & @FFT_SIEE,R7 & \\
\hline LSH & -2,R7 & ; R7 is FFT_SIZE/4-1 (ie 15 for 64 pts) \\
\hline SUBI & 1,R7 & ; and will be used to point at A \& D. \\
\hline LDI & QFFT_SIZE,R6 & ; R6 will be used to point at D. \\
\hline LSH & 1,R6 & \\
\hline LDI & @SOURCE_ADDR, & AR5 \\
\hline LDI & @SOURCE_ADDR, & AR1 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline LSH & -1, R6 \\
\hline LDI & AR1, AR 4 \\
\hline ADDI & R7,AR1 \\
\hline
\end{tabular}

INLOP:

\begin{tabular}{|c|c|c|c|c|}
\hline & & SUBF3 & *AR2,*AR1, R3 & ; R3 \(=\mathrm{X}(\mathrm{I} 1)-\mathrm{X}(\mathrm{I} 2)\) \\
\hline & & ADDF3 & *AR1,*AR2,R2 & ; R2 \(=\mathrm{X}(\mathrm{I} 1)+\mathrm{X}(\mathrm{I} 2)\) \\
\hline & & MPYF3 & R3,*++AR0 (IRO), & R1; R1 \(=\) R3*SIN \\
\hline & 11 & STF & R4,*AR3++ & ; \(\mathrm{X}(\mathrm{I} 3)\) \\
\hline & & LDF & *AR4, R4 & ; R4 \(=\mathrm{X}(\mathrm{I} 4)\) \\
\hline & & MPYF3 & R3,*++AR0(IR1), & R0; R0 \(=\) R3*COS \\
\hline & || & SUBF3 & *AR3,R4,R3 & ; R3 \(=\mathrm{X}(\mathrm{I} 4)-\mathrm{X}(\mathrm{I} 3)\) \\
\hline & & ADDF3 & R4, *AR3, R2 & ; R2 \(=\mathrm{X}(\mathrm{I} 3)+\mathrm{X}(\mathrm{I} 4)\) \\
\hline & 11 & STF & R2,*AR1++ & ; X(I1) \\
\hline & & MPYF3 & R2,*AR0--(IR1) & R4; R4 \(=\) R2*COS \\
\hline & 11 & STF & R3,*AR2-- & ; X X (2) \\
\hline & & ADDF3 & R4,R1,R3 & ; R3 \(=\) R3*SIN + R2*COS \\
\hline & & MPYF3 & R2,*AR0,R1 & ; R1 = R2*SIN \\
\hline & 11 & STF & R3,*AR4-- & ; \(\mathrm{X}(\mathrm{I} 4)\) ¢ \\
\hline IN_BLK: & & SUBF3 & R1,R0,R4 & ; R4 \(=\) R3*COS - R2*SIN \\
\hline & & SUBF3 & *AR2, *AR1, R3 & ; R3 \(=\mathrm{X}(\mathrm{I} 1)-\mathrm{X}(\mathrm{I} 2)\) \\
\hline & & ADDF3 & *AR1,*AR2,R2 & ; R2 \(=\mathrm{X}(\mathrm{I} 1)+\mathrm{X}(\mathrm{I} 2)\) \\
\hline & & MPYF3 & R3,*++AR0 (IR0), & R1; R1 \(=\) R3*SIN \\
\hline & 11 & STF & R4,*AR3++ & ; \(\mathrm{X}(\mathrm{I} 3)\) \\
\hline & & LDF & *AR4, R4 & ; R4 \(=\mathrm{X}(\mathrm{I} 4)\) \\
\hline & & MPYF3 & R3,*++AR0(IR1), & R0; R0 \(=\) R3*COS \\
\hline & 11 & SUBF3 & *AR3,R4,R3 & ; R3 \(=\mathrm{X}(\mathrm{I} 4)-\mathrm{X}(\mathrm{I} 3)\) \\
\hline & & ADDF3 & R4,*AR3,R2 & ; R2 \(=\mathrm{X}(\mathrm{I} 3)+\mathrm{X}(\mathrm{I} 4)\) \\
\hline & 11 & STF & R2,*AR1 & ; \(\mathrm{X}(\mathrm{IT}) \stackrel{\text { l }}{ }\) \\
\hline & & MPYF3 & R2,*AR0--(IR1), & R4; R4 \(=\) R2*COS \\
\hline & 11 & STF & R3, *AR2 & ; \(\mathrm{X}(\mathrm{I} 2)\) ¢ \\
\hline & & LDI & R6, IR1 & ; Get prepared for the next \\
\hline & & ADDF3 & R4,R1,R3 & ; R3 \(=\) R3*SIN + R2*COS \\
\hline & & MPYF3 & R2,*AR0,R1 & ; R1 \(=\) R2*SIN \\
\hline & 11 & STF & R3,*AR4++(IR1) & ; \(\mathrm{X}(\mathrm{I} 4)\) ) \\
\hline & & SUBF3 & R1,R0,R4 & ; R4 \(=\mathrm{R} 3 * \mathrm{COS}-\mathrm{R} 2 * \mathrm{SIN}\) \\
\hline & & NEGF & *AR1++(IR1),R2 & ; Dummy \\
\hline & 11 & STF & R4,*AR3++(IR1) & ; \(\mathrm{X}(\mathrm{I} 3)\) \\
\hline & & SUBI3 & AR5, AR1,R0 & \\
\hline & & CMPI & efrt_SIZE,R0 & \\
\hline & & BLTD & INLOP & ; Loop back to the inner loop \\
\hline & & NOP & *AR2++(IR1) & ; Dummy \\
\hline & & LDI & R7,IR1 & \\
\hline & & LDI & R7,RC & \\
\hline & & ADDI & 1,R5 & \\
\hline & & CMPI & QLOG_SIZE,R5 & ; Next stage if any left \\
\hline & & BLED & LOOP & \\
\hline & & LDI & @SOURCE_ADDR,AR1 & \\
\hline & & LSH & 1, IR0 & ; Double step in sinus table \\
\hline & & LSH & -1,R7 & \\
\hline
\end{tabular}
;
; Perform third FFT loop.


LOOP3_A:



```

Perform first and second FFT loops.

```

\begin{tabular}{ll} 
LDI & @SOURCE_ADDR,AR1 \\
LDI & AR1,AR2 \\
LDI & AR1,AR3 \\
LDI & AR1,AR4 \\
ADDI & \(1, A R 2\) \\
ADDI & \(2, A R 3\) \\
ADDI & \(3, A R 4\) \\
LDI & \(4, I R 0\) \\
LDI & @FFT_SIZE,RC \\
LSH & \(-2, R C\) \\
SUBI & \(2, R C\)
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline & & LDF & *AR4, R6 & ; R6 = \(\mathrm{X}(\mathrm{I} 4)\) \\
\hline & & LDF & *AR2,R7 & ; R7 \(=\mathrm{X}(\mathrm{I} 2)\) \\
\hline & 11 & LDF & *AR1, R1 & ; R1 = X (I1) \\
\hline & & MPYF & 2.0,R6 & ; R6 = 2 * \(\mathrm{X}(\mathrm{I} 4)\) \\
\hline & & MPYF & 2.0,R7 & ; R7 = 2 * \(\mathrm{X}(\mathrm{I} 2)\) \\
\hline & & SUBF3 & R6,*AR3,R5 & ; R5 = X(I3) - 2*X(I4) \\
\hline & & SUBF3 & R5,R1,R4 & ; R4 \(=\mathrm{X}(\mathrm{I} 1)-\mathrm{X}(\mathrm{I} 3)+2 \mathrm{X}(\mathrm{I} 4)\) \\
\hline & & SUBF3 & R7,*AR3,R5 & ; R5 = X(I3) - 2*X(I2) \\
\hline & 11 & STF & R4,*AR4++(IR0) & ; \(\mathrm{X}(\mathrm{I4}) 4\) \\
\hline & & ADDF3 & R5,R1,R3 & ; R3 \(=\mathrm{X}(\mathrm{I} 1)+\mathrm{X}(\mathrm{I} 3)-2 \mathrm{X}(\mathrm{I} 2)\) \\
\hline & & ADDF3 & R6, *AR3,R4 & ; R4 \(=\mathrm{X}(\mathrm{I} 3)+2 * \mathrm{X}(\mathrm{I} 4)\) \\
\hline & 11 & STF & R3,*AR2++(IR0) & ; \(\mathrm{X}(\mathrm{I} 2)\) \\
\hline & & SUBF3 & R4, R1, R4 & ; R4 \(=\mathrm{X}(\mathrm{I} 1)-\mathrm{X}(\mathrm{I} 3)-2 \mathrm{X}(\mathrm{I} 4)\) \\
\hline & & ADDF3 & R7,*AR3,R0 & ; \(\mathrm{RO}=\mathrm{X}(\mathrm{I} 3)+2 * \mathrm{X}(\mathrm{I} 2)\) \\
\hline & 11 & STF & R4,*AR3++(IR0) & ; \(\mathrm{X}(\mathrm{I} 3)\) \\
\hline & & ADDF3 & R0,R1,R0 & ; R0 = X X (1) \(+\mathrm{X}(\mathrm{I} 3)+2 \mathrm{X}(\mathrm{I} 2)\) \\
\hline & & RPTB & LOOP1_2 & ; \\
\hline & & LDF & *AR4,R6 & ; R6 = \(\mathrm{X}(\mathrm{I} 4)\) \\
\hline & 11 & STF & R0,*AR1++(IR0) & ; \(\mathrm{X}(\mathrm{Il}) 4\) \\
\hline & & MPYF & 2.0,R6 & ; R6 = 2 * \(\mathrm{X}(\mathrm{I} 4)\) \\
\hline & & LDF & *AR2,R7 & ; R7 = X \({ }^{\text {(I2) }}\) \\
\hline & 11 & LDF & *AR1, R1 & ; R1 = X I 1 ) \\
\hline & & MPYF & 2.0,R7 & ; R7 = 2 * \(\mathrm{X}(\mathrm{I} 2)\) \\
\hline & & SUBF3 & R6, *AR3, R5 & ; R5 \(=\mathrm{X}(\mathrm{I} 3)-2 * \mathrm{X}(\mathrm{I} 4)\) \\
\hline & & SUBF3 & R5,R1,R4 & ; R4 \(=\mathrm{X}(\mathrm{I} 1)-\mathrm{X}(\mathrm{I} 3)+2 \mathrm{X}(\mathrm{I} 4)\) \\
\hline & & SUBF3 & R7, *AR3, R5 & ; R5 = X (I3) - 2*X(I2) \\
\hline & 11 & STF & R4,*AR4++(IR0) & ; \(\mathrm{X}(\mathrm{I} 4)\) \\
\hline & & ADDF3 & R5,R1,R3 & ; R3 \(=\mathrm{X}(\mathrm{I} 1)+\mathrm{X}(\mathrm{I} 3)-2 \mathrm{X}(\mathrm{I} 2)\) \\
\hline & & ADDF3 & R6, *AR3, R4 & ; R4 \(=\mathrm{X}(\mathrm{I} 3)+2 * X(I 4)\) \\
\hline & 11 & STF & R3,*AR2++(IRO) & ; \(\mathrm{X}(\mathrm{I} 2) 4\) \\
\hline & & SUBF3 & R4, R1, R4 & ; R4 \(=\mathrm{X}(\mathrm{I} 1)-\mathrm{X}(\mathrm{I} 3)-2 \mathrm{X}(\mathrm{I} 4)\) \\
\hline & & ADDF3 & R7, *AR3, R0 & ; RO \(=\mathrm{X}(\mathrm{I} 3)+2 * \mathrm{X}(\mathrm{I} 2)\) \\
\hline & 11 & STF & R4,*AR3++(IRO) & ; \(\mathrm{X}(\mathrm{I} 3) 4\) \\
\hline LOOP1_2 & & ADDF3 & R0,R1,R0 & ; RO \(=\mathrm{X}(\mathrm{I} 1)+\mathrm{X}(\mathrm{I} 3)+2 \mathrm{X}(\mathrm{I} 2)\) \\
\hline & & & & ; \\
\hline & & STF & R0, *AR1 & ; LAST X \({ }^{\text {(I1) }}\) \\
\hline
\end{tabular}
```

;
; Check bit reversing mode (on or off).
;
; BIT_REVERSING = 0, then OFF (no bit reversing).
; BIT_REVERSING <> 0, then ON.
;

| LDI | @BIT_REVERSE,RO |
| :--- | :--- |
| CMPI | $0, R 0$ |
| BZ | MOVE_DATA |

;
; Check bit reversing type.
;
; If SourceAddr = DestAddr, then in place bit reversing.
; If SourceAddr <> DestAddr, then standard bit reversing.
;
LDI eSOURCE_ADDR,RO
CMPI @DEST_ADDR,RO
BEQ IN_PLACE
;
; Bit reversing type 1 (from source to destination).
;
; NOTE: abs(SOURCE_ADDR - DEST_ADDR) must be > FFT_SIZE, this is not checked.
;

```

\begin{tabular}{|c|c|c|c|}
\hline & &  & \begin{tabular}{l}
In-place bit reversing. \\
Bit reversing on even locations, lst half only.
\end{tabular} \\
\hline \multirow[t]{18}{*}{IN_PLACE :} & LDI & @FFT_SIZE,IRO & \\
\hline & LSH & -2,IRO ; & ; IRO = quarter FFT size. \\
\hline & LDI & 2,IR1 & \\
\hline & LDI & QFFT_SIZE,RC & \\
\hline & LSH & -2,RC & \\
\hline & SUBI & 3,RC & \\
\hline & LDI & @DEST_ADDR, AR0 & \\
\hline & LDI & ARO, AR1 & \\
\hline & LDI & AR0, AR2 & \\
\hline & NOP & *AR1++(IR0) B & \\
\hline & NOP & *AR2++(IR0) B & \\
\hline & LDF & *++AR0 (IR1) , R0 & \\
\hline & LDF & *AR1,R1 & \\
\hline & CMPI & AR1,AR0 ; & ; Xchange locations only if ARO<AR1. \\
\hline & LDFGT & R0,R1 & \\
\hline & LDFGT & *AR1++(IR0) B, R1 & \\
\hline & RPTB & BITRV1 & \\
\hline & LDF & *++AR0 (IR1) , R0 & \\
\hline \multirow[t]{2}{*}{11} & STF & RO, *ARO & \\
\hline & LDF & *AR1, R1 & \\
\hline \multirow[t]{3}{*}{11} & STF & R1, *AR2++(IRO) B & \\
\hline & CMPI & AR1, AR0 & \\
\hline & LDFGT & R0,R1 & \\
\hline \multirow[t]{16}{*}{BITRV1:} & LDFGT & *AR1++(IR0) B, R0 & \\
\hline & STF & RO, *AR0 & \\
\hline & STF & R1, *AR2 & \\
\hline & &  & ; Perform bit reversing on odd locations, ; 2nd half only. \\
\hline & LDI & @FFT_SIZE,RC & \\
\hline & LSH & \(-1, R \bar{C}\) & \\
\hline & LDI & @DEST_ADDR,AR0 & \\
\hline & ADDI & RC, ARO & \\
\hline & ADDI & 1, ARO & \\
\hline & LDI & AR0, AR1 & \\
\hline & LDI & AR0, AR2 & \\
\hline & LSH & -1, RC & \\
\hline & SUBI & 3,RC & \\
\hline & NOP & *AR1++(IR0) B & \\
\hline & NOP & *AR2++(IR0) B & \\
\hline & LDF & *++ARO(IR1) , R0 & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline & LDF & *AR1,R1 & \\
\hline & CMPI & AR1,ARO ; & ; Xchange locations only if AR0<AR1. \\
\hline & LDFGT & R0,R1 & \\
\hline & LDFGT & *AR1++(IR0) B, R1 & \\
\hline & RPTB & BITRV2 & \\
\hline & LDF & *++AR0(IR1),R0 & \\
\hline 11 & STF & R0,*AR0 & \\
\hline & LDF & *AR1, R1 & \\
\hline 11 & STF & R1,*AR2++(IRO) B & \\
\hline & CMPI & AR1, AR0 & \\
\hline & LDFGT & R0,R1 & \\
\hline BITRV2: & LDFGT & *AR1++(IRO) B,R0 & \\
\hline & STF & R0,*ARO & \\
\hline & STF & R1,*AR2 & \\
\hline & & & Perform bit reversing on odd locations, ist haif oniy. \\
\hline & LDI & @FFT_SIZE,RC & \\
\hline & LSH & -1,RC & \\
\hline & LDI & RC,IRO & \\
\hline & LDI & @DEST_ADDR,ARO & \\
\hline & LDI & AR0, AR1 & \\
\hline & ADDI & 1, ARO & \\
\hline & ADDI & IR0, AR1 & \\
\hline & LSH & -1,RC & \\
\hline & LDI & RC, IRO & \\
\hline & SUBI & 2,RC & \\
\hline & LDF & *ARO,RO & \\
\hline & LDF & *AR1, R1 & \\
\hline & RPTB & BITRV3 & \\
\hline & LDF & *++AR0(IR1),R0 & \\
\hline 11 & STF & R0,*AR1++(IR0) B & \\
\hline BITRV3: & LDF & *AR1, R1 & \\
\hline || & STF & R1,*-AR0(IR1) & \\
\hline & STF & R0,*AR1 & \\
\hline & STF & R1,*AR0 & \\
\hline & BR & DIVISION & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline & & & \begin{tabular}{l}
Check data source locations. \\
If SourceAddr = DestAddr, then do nothing. \\
If SourceAddr <> DestAddr, then move data.
\end{tabular} \\
\hline & & ; & \\
\hline MOVE_DATA: & LDI & QSOURCE_ADDR,R0 & \\
\hline & CMPI & @DEST_ADDR,R0 & \\
\hline & BEQ & DIVISION & \\
\hline & LDI & QFFT_SIZE,R0 & \\
\hline & SUBI & 2,R0 & \\
\hline & LDI & @SOURCE_ADDR,ARO & \\
\hline & LDI & @DEST_ADDR,AR1 & \\
\hline & LDF & *AR0++, R1 & \\
\hline & RPTS & R0 & \\
\hline & LDF & *AR0++, R1 & \\
\hline 11 & STF & R1,*AR1++ & \\
\hline & STF & R1, *AR1 & \\
\hline DIVISION: & LDI & 2,IRO & \\
\hline & LDI & QFFT_SIZE,R0 & \\
\hline & float & R0 & ; exp = LOG_SIZE \\
\hline & PUSHF & R0 & ; 32 MSB 'S saved \\
\hline & POP & R0 & \\
\hline & NEGI & R0 & ; Neg exponent \\
\hline & PUSH & R0 & \\
\hline & POPF & R0 & ; \(\mathrm{RO}=1 / \mathrm{FFT}\) _SIZE \\
\hline & LDI & @DEST_ADDR, AR1 & \\
\hline & LDI & @DEST_ADDR, AR2 & \\
\hline & NOP & *AR2++ & \\
\hline & LDI & QFFT_SILE,RC & \\
\hline & LSH & -1, RC & \\
\hline & SUBI & \[
2, \mathrm{RC}
\] & \\
\hline & MPYF3 & R0, *AR1, R1 & ; 1st location \\
\hline & RPTB & LAST_LOOP & \\
\hline & MPYF3 & \[
\mathrm{R} 0, * \operatorname{AR} 2, \mathrm{R} 2
\] & ; 2nd,4th,6th,... location \\
\hline 11 & STF & R1,*AR1++(IR0) & \\
\hline LAST_LOOP: & MPYF3 & RO,*AR1,R1 & ; 3rd,5th,7th,... location \\
\hline - || & STF & R2,*AR2++(IR0) & \\
\hline & MPYF3 & R0, *AR2,R2 & ; Last location \\
\hline 11 & STF & \[
\mathrm{R} 1, * \mathrm{AR} 1
\] & \\
\hline & STF & R2,*AR2 & \\
\hline
\end{tabular}
```

                                    ; Return to C environment.
                                    ;
                POP DP ; Restore C environment variables.
                POP AR7
                POP AR6
                POP AR5
                POP AR4
                    POPF R7
                    POP R7
                    POPF R6
                    POP R6
                    POP R5
                    POP R4
                    POP FP
                RETS
                    .end
                    *
    * No more.
* 
* 

```

The TMS320C3x quickly executes FFT lengths up to 1024 points (complex) or 2048 (real), covering most applications, because it can do so almost entirely in on-chip memory. Table 11-1 and Table 11-2 summarize the number of CPU clock cycles and the execution time required for FFT lengths between 64 and 1024 points for the four algorithms.

Table 11-1. TMS320C3x FFT Timing Benchmarks (Cycles)
\begin{tabular}{rrrrr}
\hline & \multicolumn{4}{c}{ FFT Timing in Cycles } \\
\cline { 2 - 5 } \begin{tabular}{r} 
Number of \\
Points
\end{tabular} & \begin{tabular}{r} 
RADIX-2 \\
(Complex)
\end{tabular} & \begin{tabular}{r} 
RADIX-4 \\
(Complex)
\end{tabular} & \begin{tabular}{r} 
RADIX-2 \\
(Real)
\end{tabular} & \begin{tabular}{r} 
RADIX-2 \\
(Real Inverse)
\end{tabular} \\
\hline 64 & 2770 & 2050 & 810 & 1070 \\
128 & 6170 & - & 1760 & 2370 \\
256 & 13600 & 10400 & 3940 & 5290 \\
512 & 29740 & - & 8860 & 11740 \\
1024 & 64570 & 39500 & 50670 & 19820 \\
\(1024 \dagger\) & & & 25900 \\
\hline
\end{tabular}
\(\dagger\) This benchmark is based on the Meyer and Schwarz program found in Digital Signal Processing Applications With the TMS32O Family, Volume 3.

Table 11-2. TMS320C3x FFT Timing Benchmarks (Milliseconds)
\begin{tabular}{rrrrrr}
\hline & \multicolumn{4}{c}{ FFT Timing in Milliseconds } \\
\cline { 2 - 5 } \begin{tabular}{r} 
Number of \\
Points
\end{tabular} & \begin{tabular}{r} 
RADIX-2 \\
(Complex)
\end{tabular} & \begin{tabular}{r} 
RADIX-4 \\
(Complex)
\end{tabular} & \begin{tabular}{r} 
RADIX-2 \\
(Real)
\end{tabular} & \begin{tabular}{r} 
RADIX-2 \\
(Real Inverse)
\end{tabular} \\
\hline 64 & 0.139 & 0.103 & 0.041 & 0.054 \\
128 & 0.309 & - & 0.088 & 0.119 \\
256 & 0.680 & 0.520 & 0.197 & 0.265 \\
512 & 1.487 & - & 0.443 & 0.587 \\
1024 & 3.229 & 2.534 & 0.991 & 1.295 \\
\(1024 \dagger\) & 1.975 & & & \\
\hline
\end{tabular}
\(\dagger\) This benchmark is based on the Meyer and Schwarz program found in Digital Signal Processing Applications With the TMS320 Family, Volume 3.

\subsection*{11.4.5 Lattice Filters}

The lattice form is an alternative way of implementing digital filters; it has found applications in speech processing, spectral estimation, and other areas. In this discussion, the notation and terminology from speech processing applications are used.

If \(\mathrm{H}(\mathrm{z})\) is the transfer function of a digital filter that has only poles, \(\mathrm{A}(\mathrm{z})=1 / \mathrm{H}(\mathrm{z})\) will be a filter having only \(0 s\), and it will be called the inverse filter. The inverse lattice filter is shown in Figure 11-5. These equations describe the filter in mathematical terms:
\[
\begin{aligned}
& f(i, n)=f(i-1, n)+k(i) b(i-1, n-1) \\
& b(i, n)=b(i-1, n-1)+k(i) f(i-1, n)
\end{aligned}
\]

Initial conditions:
\(f(0, n)=b(0, n)=x(n)\)
Final conditions:
\(y(n)=f(p, n)\)
In the above equation, \(f(i, n)\) is the forward error, \(b(i, n)\) is the backward error, \(k(i)\) is the \(i\)-th reflection coefficient, \(x(n)\) is the input, and \(y(n)\) is the output signal. The order of the filter (that is, the number of stages) is \(p\). In the linear predictive coding (LPC) method of speech processing, the inverse lattice filter is used during analysis, and the (forward) lattice filter during speech synthesis.

Figure 11-5. Structure of the Inverse Lattice Filter


Figure 11-6 shows the data memory organization of the inverse lattice-filter on the TMS320C3x.

Figure 11-6. Data Memory Organization for Lattice Filters


Example 11-40 shows the implementation of an inverse lattice filter.

Example 11-40. Inverse Lattice Filter
* titile inverse lattice filter
* SUBROUTINE LATINV
* LATINV \(==\) LATTICE FILTER (LPC INVERSE FILTER - ANALYSIS)
*
*
* TYPICAL CALLING SEQUENCE:
*
* load R2
* load ARO
* load AR1
* load RC
* CALl LATINV
*
*
* ARGUMENT ASSIGNMENTS:
\begin{tabular}{ll|l} 
* & ARGUMENT & FUNCTION \\
\hline * & R2 & \(f(0, n)=x(n)\) \\
* & ARO & ADDRESS OF FILTER COEFFICIENTS \((k(1))\) \\
* & AR1 & ADDRESS OF BACKWARD PROPAGATION \\
* & & VALUES \((b(0, n-1))\) \\
\(*\) & RC & RC \(=p-2\)
\end{tabular}
*
* REGISTERS USED AS INPUT: R2, AR0, AR1, RC
* REGISTERS MODIFIED: R0, R1, R2, R3, RS, RE, RC, AR0, AR1
* REGISTER CONTAINING RESULT: R2 ( \(\mathrm{f}(\mathrm{p}, \mathrm{n})\) )
*
*
* PROGRAM SIZE: 10 WORDS
*
* EXECUTION CYCLES: \(13+3\) * ( \(\mathrm{p}-1\) )
*
*
.global LATINV
*
* \(i=1\)

LATINV MPYF3 *ARO, *AR1, RO
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{4}{*}{*} & & & ; & \(\mathrm{k}(1)\) * \(\mathrm{b}(0, \mathrm{n}-1) \rightarrow \mathrm{R} 0\) \\
\hline & & & ; & Assume \(\mathrm{f}(0, \mathrm{n}) \rightarrow \mathrm{R} 2\). \\
\hline & LDF & R2, R3 & ; & Put \(b(0, n)=f(0, n) \rightarrow\) R3. \\
\hline & MPYF3 & *AR0++(1) , R2, R1 & & \\
\hline * & & & ; & \(k(1) * f(0, n) \rightarrow R 1\) \\
\hline \multicolumn{5}{|l|}{*} \\
\hline \multicolumn{5}{|l|}{* \(2<=i<=p\)} \\
\hline \multicolumn{5}{|l|}{*} \\
\hline & RPTB & LOOP & & \\
\hline & MPYF3 & *AR0,*++AR1 (1) , R0 & ; & \(\mathrm{k}(\mathrm{i})\) * b(i-1, \(\mathrm{n}-1) \rightarrow \mathrm{R} 0\) \\
\hline 11 & ADDF3 & R2, R0, R2 & ; & \(\mathrm{f}(\mathrm{i}-1-1, \mathrm{n})+\mathrm{k}(\mathrm{i}-1)\) \\
\hline * & & & ; & *b(i-1-1, \(\mathrm{n}-1\) ) \\
\hline * & & & ; & \(=\mathrm{f}(\mathrm{i}-1, \mathrm{n}) \rightarrow \mathrm{R} 2\) \\
\hline \multicolumn{5}{|l|}{*} \\
\hline \multirow[t]{2}{*}{*} & & & ; & \(b(i-1-1, b-1)+\mathrm{k}(\mathrm{i}-1) * \mathrm{f}(\mathrm{i}-1-1, n)\) \\
\hline & ADDF3 & *-AR1(1), R1, R3 & ; & \[
=b(i-1, n) \rightarrow R 3
\] \\
\hline |1 & STFR3, & *-AR1 (1) & ; & \(b(i-1-1, n) \rightarrow b(i-1-1, n-1)\) \\
\hline LOOP & P MPYF3 & *AR0++(1) , R2, R1 & & \\
\hline \multirow[t]{2}{*}{*} & & & ; & \(k(i) * f(i-1, n) \rightarrow R 1\) \\
\hline & & & & \\
\hline \multirow[t]{2}{*}{*} & \(\mathrm{I}=\mathrm{P}+1\) & 1 (CLEANUP) & & \\
\hline & ADDF 3 & R2,R0, R2 & ; & \(f(p-1, n)+k(p) * b(p-1, n-1)\) \\
\hline * & & & ; & \(=\mathrm{f}(\mathrm{p}, \mathrm{n}) \rightarrow \mathrm{R} 2\) \\
\hline \multicolumn{5}{|l|}{*} \\
\hline \multirow[t]{4}{*}{*} & & & ; & \(b(p-1, n-1)+k(p) * f(p-1, n)\) \\
\hline & ADDF3 & *AR1, R1, R3 & ; & \(=b(p, n) \rightarrow\) R3 \\
\hline & STF & R3, *AR1 & ; & \(b(p-1, n) \rightarrow b(p-1, n-1)\) \\
\hline & & & & \\
\hline \multicolumn{5}{|l|}{* RETURN SEQUENCE} \\
\hline * & RETS & & ; & RETURN \\
\hline &  & & & \\
\hline & * end & & & \\
\hline & . end & & & \\
\hline
\end{tabular}

The forward lattice filter is similar in structure to the inverse filter, as shown in Figure 11-7.

Figure 11-7. Structure of the (Forward) Lattice Filter


These corresponding equations describe the lattice filter:
\(f(i-1, n)=f(i, n)-k(i) b(i-1, n-1)\)
\(b(i, n)=b(i-1, n-1)+k(i) f(i-1, n)\)
Initial conditions:
\(f(p, n)=x(n), b(i, n-1)=0 \quad\) for \(i=1, \ldots, p\)
Final conditions:
\(y(n)=f(0, n)\)
The data memory organization is identical to that of the inverse filter, as shown in Figure 11-6 on page 11-126. Example 11-41 shows the implementation of the lattice filter on the TMS320C3x.

\section*{Example 11-41. Lattice Filter}
```

* TITLE LATTICE FILTER
* 
* 
* SUBROUTINE LATICE
* 
* LOAD ARO
* LOAD AR1
* LOAD RC
* CALL LATICE
* 
* 
* ARGUMENT ASSIGNMENTS :
* ARGUMENT | FUNCTION
*     + 
* R2 | F(P,N)=E(N)=EXCITATION
* ARO | ADDRESS OF FILTER COEFFICIENTS (K(P))
* AR1 | ADDRESS OF BACKWARD PROPAGATION VALUES (B(P-1,N-1))
IRO 3
* RC | RC = P - 3
* 
* REGISTERS USED AS INPUT: R2, ARO, AR1, RC
* REGISTERS MODIFIED: R0, R1, R2, R3, RS, RE, RC, ARO, AR1
* REGISTER CONTAINING RESULT: R2 (f(0,n))
* 
* STACK USAGE: NONE
* 
* PROGRAM SIZE: 12 WORDS
* EXECUTION CYCLES: 15 + 3 * (P-2)

```
.global LATICE
*
*
LATICE MPYF3 *AR0,*AR1,R0
; \(K(P) * B(P-1, N-1) \rightarrow R 0\)
; Assume \(F(P, N) \rightarrow R 2\)
SUBF3 R0,R2,R2
\(F(P, N)-K(P) * B(P-1, N-1)\)
\(=F(P-1, N) \rightarrow R 2\)
|| MPYF3 *--ARO(1),*--AR1 (1),R0
; \(K(P-1)\) * \(B(P-2, N-1) \rightarrow R 0\)
SUBF3 R0,R2,R2 ; \(\mathrm{F}(\mathrm{P}-1, \mathrm{~N})-\mathrm{K}(\mathrm{P}-1) * \mathrm{~B}(\mathrm{P}-2, \mathrm{~N}-1)\)
; \(\quad=\mathrm{F}(\mathrm{P}-2, \mathrm{~N}) \rightarrow \mathrm{R} 2\)
|| MPYF3 *--ARO(1),*--AR1(1),R0
; \(\mathrm{K}(\mathrm{P}-2)\) * \(\mathrm{B}(\mathrm{P}-3, \mathrm{~N}-1) \rightarrow \mathrm{RO}\)
MPYF3 R2,*+ARO(1),R1 ; \(F(P-2, N) * K(P-1) \rightarrow R 1\)
ADDF3 R1,*+AR1(1),R3 ; \(F(P-2, N) * K(P-1)+B(P-2, N-1)\)
\(=\mathrm{B}(\mathrm{P}-1 ; \mathrm{N}) \rightarrow \mathrm{R} 3\)
\(1<=1<=P-2\)

RPTB LOOP
SUBF3 RO,R2,R2 ; \(F(I, N)-K(I) * B(I-1, N-1)\)
; \(\quad=\mathrm{F}(\mathrm{I}-1, \mathrm{~N}) \rightarrow \mathrm{R} 2\)
|| MPYF3 *--ARO(1),*--AR1 (1),R0

STFR3,*+AR1 (IR0) \(\quad\); \(B(I+1, N) \rightarrow B(I+1, N-1)\)
|| MPYF3 R2,*+ARO(1),R1 i F(I-1,N) *K(I) \(\rightarrow\) R1
LOOP ADDF3 R1,*+AR1(1),R3; \(\quad\) (I-1,N) * \(K(I)+B(I-1, N-1)\)
\(=B(I, N) \rightarrow R 3\)
STF R3,*+AR1(2) ; \(B(1, N) \rightarrow B(1, N-1)\)
STF R2,*+AR1(1) ; \(F(0, N) \rightarrow B(0, N-1)\)
* RETURN SEQUENCE

RETS
*
* END
*
. end

\subsection*{11.5 Programming Tips}

Programming style reflects personal preference. The purpose of this section is not to impose any particular style; rather, it is to highlight features of the TMS320C3x that can help to produce faster and/or shorter programs. The tips cover the C compiler, assembly language programming, and low-power-mode wakeup.

\subsection*{11.5.1 C-Callable Routines}

The TMS320C3x was designed with a large register file, software stack, and large memory space to implement a high-level language (HLL) compiler easily. The first such implementation supplied is a C compiler. Use of the C compiler increases the transportability of applications that have been tested on large, general-purpose computers, and it decreases their porting time.

For best use of the compiler, complete the following steps:
1) Write the application in the high-level language.
2) Debug the program.
3) Determine whether it runs in real-time.
4) If it doesn't, identify the places where most of the execution time is spent.
5) Optimize these areas by writing assembly language routines that implement the functions.
6) Call the routines from the C program as C functions.

When writing a C program, you can increase the execution speed by maximizing the use of register variables. For more information, refer to the TMS320C3x C Compiler Reference Guide.

You must observe certain conventions when writing a C-callable routine. These conventions are outlined in the Runtime Environment chapter of the TMS320C3x C Compiler Reference Guide. Certain registers are saved by the calling function, and others need to be saved by the called function. The C compiler manual helps achieve a clean interface. The end result is the readability and natural flow of a high-level language combined with the efficiency and special-feature use of assembly language.

\subsection*{11.5.2 Hints for Assembly Coding}

Each program has particular requirements. Not all possible optimizations will make sense in every case. You can use the suggestions presented in this section as a checklist of available software tools.
\(\square\) Use delayed branches. Delayed branches execute in a single cycle; regular branches execute in four cycles. The following three instructions are also executed whether the branch is taken or not. If fewer than three instructions can be used, use the delayed branch and append NOPs. Machine cycles (time) are still being saved.
\(\square\) Apply the repeat single/block construct. In this way, loops are achieved with no overhead. Nesting such constructs will not normally increase efficiency, so try to use the feature on the most often performed loop. Note that RPTS is not interruptible, and the executed instruction is not refetched for execution. This frees the buses for operands.
\(\square\) Use parallel instructions. It is possible to have a multiply in parallel with an add (or subtract) and to have stores in parallel with any multiply or ALU operation. This increases the number of operations executed in a single cycle, For maximum efficiency, observe the addressing modes used in parallel instructions and arrange the data appropriately.
\(\square\) Maximize the use of registers. The registers are an efficient way to access scratch-pad memory. Extensive use of the register file facilitates the use of parallel instructions and helps avoid pipeline conflicts when you use the registers in addressing modes.
\(\square\) Use the cache. This is especially important in conjunction with external slow memory. The cache is transparent to the user, so make sure that it is enabled.

Use internal memory instead of external memory. The internal memory ( \(2 \mathrm{~K} \times 32\) bits RAM and \(4 \mathrm{~K} \times 32\) bits ROM) is considerably faster to access. In a single cycle, two operands can be brought from internal memory. You can maximize performance if you use the DMA in parallel with the CPU to transfer data to internal memory before you operate on it.
\(\square\) Avoid pipeline conflicts. If there is no problem with program speed, ignore this suggestion. For time-critical operations, make sure you do not miss any cycles because of conflicts. To identify conflicts, run the trace function on the development tools (simulator, emulators) with the program tracing option enabled. The tracing immediately identifies the pipeline conflicts. Consult the appropriate section of this user's guide for an explanation of the reason for the conflict. You can then take steps to correct the problem.

The above checklist is not exhaustive, and it does not address the more detailed features outlined in other sections of this manual. To learn how to exploit the full power of the TMS320C3x, study the architecture, hardware configuration, and instruction set of the device. These subjects are described in earlier chapters.

\subsection*{11.5.3 Low-Power-Mode Wakeup Example}

There are two instructions by which the TMS320C31 is placed in the low power consumption mode:


The LOPOWER instruction will slow down the \(\mathrm{H} 1 / \mathrm{H} 3\) clock by a factor of 16 during the read phase of the instruction. The MAXSPEED instruction will wake the device from the low-power mode and return it to full frequency during MAXSPEED's read cycle. However, the \(\mathrm{H} 1 / \mathrm{H} 3\) clock may resume with the phase opposite from before the clocks were shut down.

The IDLE2 instruction has the same functions that the IDLE instruction has, except that the clock is stopped during the execute phase of the IDLE2 instruction. The clock pin will stop with H 1 high and H 3 low. The status of all of the signals will remain the same as in the execute phase of the IDLE2 instruction. In emulation mode, however, the clocks will continue to run, and IDLE2 will operate identically to IDLE. The external interrupts INT(0-3) are the only signals that start the processor up from the mode the device was in. Therefore, you must enable the external interrupt before going to IDLE2 power-down mode. (See Example 11-42.) If the proper external interrupt is not set up before executing IDLE2 to power down, the only way to wake up the processor is with a device RESET.

\section*{Example 11-42. Setup of IDLE2 Power-Down-Mode Wakeup}
```

* 
* tITLE IDLE2 POWER-DOWN MODE WAKEUP ROUTINE SETUP
* 
* THIS EXAMPLE SETS UP THE EXTERNAL INTERRUPT 0, INTO, BEFORE
* EXECUTING THE IDLE2 INSTRUCTION. WHEN THE INTO SIGNAL IS RECEIVED
* LAtER, the processOR WILL RESUME FROM ITS PREVIOUS
* STATE. NOTE: THE "INTRPT" SECTION IS MAPPED FROM THE
* ADDRESS O FROM tHE RESET AND INTERRUPT VECTORS.
* 

```
\begin{tabular}{|c|c|c|c|c|}
\hline - & sect & "INTRPT" & & \\
\hline RESET & .word & START & ; & Reset vector \\
\hline INTO & .word & INTO_ISR & ; & INTO interrupt vector \\
\hline INT1 & .word & INT1_ISR & ; & INT1 interrupt vector \\
\hline INT2 & . word & INT2_ISR & ; & INT2 interrupt vector \\
\hline INT3 & . word & INT3_ISR & ; & INT3 interrupt vector \\
\hline & : : & & & \\
\hline & : : & & & \\
\hline & .text & & & \\
\hline & : : & & & \\
\hline
\end{tabular}
```

    : :
    IDP ESP_ADR
    IDI ESP_ADR,SP ; Set up stack pointer
    OR 01h, IE ; Enable INT0
    IDLE2
        : &
        & :
        : :
        : :
    INTO_ISR RETI ; Return to instruction after IDLE2

```

There will be one cycle of delay while waking up the processor from the IDLE2 power-down mode before the clocks start up. This adds one extra cycle from the time the interrupt pad goes low until the interrupt is taken. The interrupt pad needs to be low for at least two cycles. The clocks may start up in the phase opposite from before the clocks were stopped.

\section*{Hardware Applications}

The TMS320C3x's advanced interface design can implement many system configurations. Its two external buses and DMA capability provide a parallel 32-bit interface to external devices, while the interrupt interface, dual serial ports, and general-purpose digital I/O provide communication with many peripherals.

This chapter describes how to use the TMS320C3x's interfaces to connect to various external devices. Specific discussions include implementation of parallel interface to devices with and without wait states, use of general-purpose I/O, and system control functions. All interfaces shown in this chapter have been built and tested to verify proper operation and apply to the TMS320C30. Comparable designs for the other TMS320C3x devices can be implemented with appropriate logic.

Major topics discussed in this chapter are as follows:
Topic Page
12.1 System Configuration Options Overview ..... 12-2
12.2 Primary Bus Interface ..... 12-4
12.3 Expansion Bus Interface ..... 12-19
12.4 System Control Functions ..... 12-27
12.5 Serial-Port Interface ..... 12-32
12.6 Low-Power-Mode Interrupt Interface ..... 12-36
12.7 XDS Target Design Considerations ..... 12-39

\subsection*{12.1 System Configuration Options Overview}

The various TMS320C3x interfaces connect to many different device types. Each of these interfaces is tailored to a particular family of devices.

\subsection*{12.1.1 Categories of Interfaces on the TMS320C3x}

The TMS320C3x interface types fall into several categories, depending on the devices to which they are intended to be connected. Each interface comprises one or more signal lines that transfer information and control its operation. Figure 12-1 shows the signal line groupings for each of these various interfaces.

Figure 12-1. External Interfaces on the TMS320C3x


All of the interfaces are independent of one another, and you can perform different operations simultaneously on each interface.
The primary and expansion buses implement the memory-mapped interface to the device. The external direct memory access (DMA) interface allows external devices to cause the processor to relinquish the primary bus and allow direct memory access.

\subsection*{12.1.2 Typical System Block Diagram}

The devices that can be interfaced to the TMS320C3x include memory, DMA devices, and numerous parallel and serial peripherals and I/O devices. Figure 12-2 illustrates a typical configuration of a TMS320C3x system with different types of external devices and the interfaces to which they are connected.

Figure 12-2. Possible System Configurations


This block diagram constitutes essentially a fully expanded system. In an actual design, you can use any subset of the illustrated configuration as appropriate.

\subsection*{12.2 Primary Bus Interface}

The TMS320C3x uses the primary bus to access the majority of its memory-mapped locations. Therefore, typically, when a large amount of external memory is required in a system, it is interfaced to the primary bus. The expansion bus (discussed in Section 12.3 on page 12-19) actually comprises two mutually exclusive interfaces, controlled by the \(\overline{\text { MSTRB }}\) and IOSTRB signals, respectively. Cycles on the expansion bus controlled by the \(\overline{\text { MSTRB }}\) signal are essentially equivalent to cycles on the primary bus, except that bank switching is not implemented on the expansion bus. Accordingly, the discussion of primary bus cycles in this section applies equally to \(\overline{M S T R B}\) cycles on the expansion bus.

Although you can use both the primary bus and the expansion bus to interface to a wide variety of devices, the devices most commonly interfaced to these buses are memories. Therefore, this section presents detailed examples of memory interface.

\subsection*{12.2.1 Zero-Wait-State Interface to Static RAMs}

Zero-wait-state read access time for the TMS320C3x is determined by the difference between the cycle time (specification 10 in Table 13-12 on page 13-31) and the sum of the times for H 1 low to address valid (specification 14.1 in Table 13-13 on page 13-34) and data setup before next H1 low (specification 15.1 in Table 13-13 on page 13-34):
\[
t_{c(H)}-\left[t_{d(H 1 L-A)}+t_{s u(D) R}\right]
\]

For example, for full-speed, zero-wait-state interface to any device, the 60 -ns TMS320C3x requires a read access time of 30 ns from address stable to data valid. Because for most memories access time from chip select is the same as access time from address, it is theoretically possible to use 30 -ns memories at full speed with the TMS320C3x-33. This requires that there be no delays between the processor and the memories. However, because of interconnection delays and because some gating is normally required for chipselect generation, this is usually not the case. Therefore, slightly faster memories are required in most systems.

Among currently available RAMs, there are two distinct categories of devices with different interface characteristics:RAMs without output enable control lines ( \(\overline{\mathrm{OE}}\) ), which include the one-bitwide organized RAMs and most of the four-bit wide RAMs
- RAMs with \(\overline{O E}\) controls, which include the byte-wide RAMs and a few of the four-bit wide RAMs

Many of the fastest RAMs do not provide \(\overline{\mathrm{OE}}\) control; they use chip-select ( \(\overline{\mathrm{CS}})\) controlled write cycles to ensure that data outputs do not turn on for write operations. In \(\overline{\mathrm{CS}}\)-controlled write cycles, the write control line ( \(\overline{\mathrm{WE}}\) ) goes low before \(\overline{\mathrm{CS}}\) goes low, and internal logic holds the outputs disabled until the cycle is completed. Using \(\overline{\mathrm{CS}}\)-controlled write cycles is an efficient way to interface fast RAMs without \(\overline{O E}\) controls to the TMS320C30 at full speed.

In the case of RAMs with \(\overline{O E}\) controls, using this signal can add flexibility to many systems. Additionally, many of these devices can be interfaced by using \(\overline{\mathrm{CS}}\)-controlled write cycles with \(\overline{\mathrm{OE}}\) tied low in the same manner as with RAMs without \(\overline{\mathrm{OE}}\) controls. There are, however, two requirements for interfacing to \(\overline{\mathrm{OE}}\) RAMs in this manner. First, the RAM's \(\overline{\mathrm{OE}}\) input must be gated with chip select and \(\overline{W E}\) internally so that the device's outputs do not turn on unless a read is being performed. Second, the RAM must allow its address inputs to change while \(\overline{W E}\) is low; some RAMs specifically prohibit this.

Figure 12-3 shows the TMS320C3x interfaced to Cypress Semiconductor's CY7C186 25-ns 8Kx 8-bit CMOS static RAM with the \(\overline{O E}\) control input tied low and using a \(\overline{\mathrm{CS}}\)-controlled write cycle.

Figure 12-3. TMS320C3x Interface to Cypress Semiconductor CY7C186 CMOS SRAM


In this circuit, the two chip selects on the RAM are driven by \(\overline{\text { STRB }}\) and \(\overline{\text { A23 }}\), which are ANDed together internally. \(\overline{\text { A23 }}\) locates the RAM at addresses 00000h through 03FFFh in external memory, and STRB establishes the CScontrolled write cycle. The \(\overline{\mathrm{WE}}\) control input is then driven by the TMS320C3x \(\mathrm{R} \overline{\mathrm{N}}\) signal, and the \(\overline{\mathrm{OE}}\) input is not used and is therefore connected to ground.

The timing of read operations, shown in Figure 12-4, is very straightforward because the two chip-select inputs are driven directly. The read access time of the circuit is therefore the inverter propagation delay added to the RAM's chip-select access time, or \(\mathrm{t}_{1}+\mathrm{t}_{2}=5+25=30 \mathrm{~ns}\). This access time therefore meets the TMS320C3x-33's specified 30-ns read access time requirement.

Figure 12-4. Read Operations Timing


During write operations, as shown in Figure 12-5, the RAM's outputs do not turn on at all, because of the use of the chip-select controlled write cycles. The chip-select controlled write cycles are generated because \(\mathrm{R} \bar{W}\) goes active (low) before the \(\overline{\text { STRB }}\) term of the chip-select input. Because the RAM's output drivers are disabled whenever the WE input is low (regardless of the state of the \(\overline{O E}\) input), bus conflicts with the TMS320C3x are automatically avoided with this interface. The circuit's data setup and hold times ( \(\mathrm{t}_{1}\) and \(\mathrm{t}_{2}\) in the timing diagram) of approximately 50 and 20 ns , respectively, also easily meet the RAM's timing requirements of 10 and 0 ns .

Figure 12-5. Write Operations Timing


If you require more complex chip-select decode than can be accomplished in time to meet zero-wait-state timing, you should use wait states (see subsection 12.2.2) or bank-switching techniques (see subsection 12.2.3).

Note that the CY7C186's \(\overline{\mathrm{OE}}\) control is gated internally with \(\overline{\mathrm{CS}}\); therefore, the RAM's outputs are not enabled unless the device is selected. This is critical if there are any other devices connected to the same bus; if there are no other devices connected to the bus, \(\overline{O E}\) need not be gated internally with chip select.

You can easily interface RAMs without \(\overline{O E}\) controls to the TMS320C3x by using an approach similar to that used with RAMs with \(\overline{\text { OE }}\) controls. If only one bank of memory is implemented and no other devices are present on the bus, the memories' CS input can usually be connected to STRB directly. If several devices must be selected, however, a gate is generally required to AND the device select and STRB to drive the \(\overline{\mathrm{CS}}\) input to generate the chip-select controlled write cycles. In either case, the \(\overline{\mathrm{WE}}\) input is driven by the TMS320C3x \(\mathrm{R} \bar{W}\) signal. Provided sufficiently fast gating is used, 25 -ns RAMs can still be used.

As with the case of RAMs with \(\overline{\mathrm{OE}}\) control lines, this approach works well if only a few banks of memory are implemented where the chip-select decode can be accomplished with only one level of gating. If many banks are required to implement very large memory spaces, bank switching can be used to provide for multiple bank select generation while still maintaining full-speed accesses within each bank. Bank switching is discussed in detail in subsection 12.2.3.

\subsection*{12.2.2 Ready Generation}

The use of wait states can greatly increase system flexibility and reduce hardware requirements over systems without wait-state capability. The TMS320C3x has the capability of generating wait states on either the primary bus or the expansion bus; both buses have independent sets of ready control logic.This subsection discusses ready generation from the perspective of the primary bus interface; however, wait-state operation on the expansion bus is similar to that on the primary bus. Therefore, these discussions also pertain to expansion bus operation. Accordingly, ready generation is not included in the specific discussions of the expansion bus interface.

Wait states are generated on the basis of:
- the internal wait-state generator,
- the external ready input ( \(\overline{\mathrm{RDY}}\) ), or
- the logical AND or OR of the two.

When enabled, internally generated wait states affect all external cycles, regardless of the address accessed. If different numbers of wait states are required for various external devices, the external \(\overline{\mathrm{RDY}}\) input may be used to tailor wait-state generation to specific system requirements.

If the logical AND (electrical OR) of the wait count and external ready signals is selected, the later of the two signals will control the internal ready signal, and both signals must occur. Accordingly, external ready control must be implemented for each wait-state device, and the wait count ready signal must be enabled.

If the logical OR (or electrical AND, since the signals are low true) of the external and internal wait-count ready signals is selected, the earlier of the two signals will generate a ready condition and allow the cycle to be completed. Both signals need not be present.

\section*{ORing of the Ready Signals}

The OR of the two ready signals can implement wait states for devices that require a greater number of wait states than are implemented with external logic (up to seven). This feature is useful, for example, if a system contains some fast and some slow devices. In this case, fast devices can generate a ready signal externally with a minimum of logic, and slow devices can use the internal wait counter for larger numbers of wait states. Thus, when fast devices are accessed, the external hardware responds promptly with a ready signal that terminates the cycle. When slow devices are accessed, the external hardware does not respond, and the cycle is appropriately terminated after the internal wait count.

You can use the OR of the two ready signals if conditions occur that require termination of bus cycles prior to the number of wait states implemented with external logic. In this case, a shorter wait count is specified internally than the number of wait states implemented with the external ready logic, and the bus cycle is terminated after the wait count. This feature can also be a safeguard against inadvertent accesses to nonexistent memory that would never respond with ready and would therefore lock up the TMS320C3x.

If the OR of the two ready signals is used, however, and the internal wait-state count is less than the number of wait states implemented externally, the external ready generation logic must have the ability to reset its sequencing to allow a new cycle to begin immediately following the end of the internal wait count. This requires that, under these conditions, consecutive cycles be from independently decoded areas of memory and that the external ready generation logic be capable of restarting its sequence as soon as a new cycle begins. Otherwise, the external ready generation iogic might iose synchronization with bus cycles and therefore generate improperly timed wait states.

\section*{ANDing of the Ready Signals}

The AND of the two ready signals can be used to implement wait states for devices that are equipped to provide a ready signal but cannot respond quickly enough to meet the TMS320C3x's timing requirements. In particular, if these devices normally indicate a ready condition and, when accessed, respond with a wait until they become ready, the logical AND of the two ready signals can be used to save hardware in the system. In this case, the internal wait counter can provide wait states initially and become ready after the external device has had time to send a not ready indication. The internal wait counter then remains ready until the external device also becomes ready, which terminates the cycle.

Additionally, the AND of the two ready signals can extend the number of wait states for devices that already have external ready logic implemented but require additional wait states under certain unique circumstances.

\section*{External Ready Generation}

In the implementation of external ready generation hardware, the particular technique employed depends heavily on the specific characteristics of the system. The optimum approach to ready generation varies, depending on the relative number of wait-state and non-wait-state devices in the system and on the maximum number of wait states required for any one device. The approaches discussed here are intended to be general enough for most applications and are easily modifiable to comprehend many different system configurations.

In general, ready generation involves the following three functions:
- Segmentating the address space in some fashion to distinguish fast and slow devices
- Generating properly timed ready indications
- Logically ORing all of the separate ready timing signals together to connect to the physical ready input

Segmentation of the address space is required to obtain a unique indication of each particular area within the address space that requires wait states. This segmentation is commonly implemented in a system in the form of chip-select generation. In many cases, you can use chip-select signals to initiate wait states; however chip-select decoding considerations might occasionally provide signals that will not allow ready input timing requirements to be met. In this case, you could make coarse address space segmentation on the basis of a small number of address lines, where simpler gating allows signals to be generated more quickly. In either case, the signal indicating that a particular area of memory is being addressed is normally used to initiate a ready or wait-state indication.

Once the region of address space being accessed has been established, a timing circuit of some sort is normally used to provide a ready indication to the processor at the appropriate point in the cycle to satisfy each device's unique requirements.

Finally, since indications of ready status from multiple devices are typically present, the signals are logically ORed by using a single gate to drive the \(\overline{\text { RDY }}\) input.

\section*{Ready Control Logic}

You can take one of two basic approaches in the implementation of ready control logic, depending on the state of the ready input between accesses. If \(\overline{\text { RDY }}\) is low between accesses, the processor is always ready unless a wait state is required; if \(\overline{\mathrm{RDY}}\) is high between accesses, the processor will always enter a wait state unless a ready indication is generated.

If \(\overline{R D Y}\) is low between accesses, control of full-speed devices is straightforward; no action is necessary because ready is always active unless otherwise required. Devices requiring wait states, however, must drive ready high fast enough to meet the input timing requirements. Then, after an appropriate delay, a ready indication must be generated. This can be quite difficult in many circumstances because wait-state devices are inherently slow and often require complex select decoding.

If \(\overline{R D Y}\) is high between accesses, zero-wait-state devices, which tend to be inherently fast, can usually respond immediately with a ready indication. Waitstate devices might delay their select signals appropriately to generate a ready. Typically, this approach results in the most efficient implementation of ready control logic. Figure 12-6 shows a circuit of this type, which can be used to generate zero, one, or two wait states for multiple devices in a system.

Figure 12-6. Circuit for Generation of Zero, One, or Two Wait States for Multiple Devices


\section*{Example CIrcuit}

In this circuit, full-speed devices drive ready directly through the '74AS21, and the two flip-flops delay wait-state devices' select signals one or two H 1 cycles to provide one or two wait states.

Considering the TMS320C3x-33's ready delay time of eight ns following address, zero-wait-state devices must use ungated address lines directly to drive the input of the '74AS21, since this gate contributes a maximum propagation delay of six ns to the \(\overline{\mathrm{RDY}}\) signal. Thus, zero-wait-state devices should be grouped together within a coarse segmentation of address space if other devices in the system require wait states.

With this circuit, devices requiring wait states might take up to 36 ns from a valid address on the TMS320C3x to provide inputs to the '74AS20's inputs. This usually allows sufficient time for any decoding required in generating select signals for slower devices in the system. For example, the 74ALS138, driven by address and \(\overline{\text { STRB }}\), can generate select decodes in 22 ns , which easily meets the TMS320C3x-33's timing requirements.

With this circuit, unused inputs to either the 74AS20s or the 74AS21 should be tied to a logic high level to prevent noise from generating spurious wait states.

If more than two wait states are required by devices within a system, other approaches can be employed for ready generation. If between three and seven wait states are required, additional flip-flops can be included in the same manner shown in Figure 12-6, or internally generated wait states can be used in conjunction with external hardware. If more than seven wait states are required, an external circuit using a counter may be used to supplement the capabilities of the internal wait-state generators.

\subsection*{12.2.3 Bank Switching Techniques}

The TMS320C3x's programmable bank switching feature can greatly ease system design when large amounts of memory are required. Because, in general, devices take longer to release the bus than they take to drive the bus, bank switching is used to provide a period of time for disabling all device selects that would not be present otherwise (refer to Section 7.4 on page 7-30 for further information regarding bank switching). During this interval, slow devices are allowed time to turn off before other devices have the opportunity to drive the data bus, thus avoiding bus contention.

When bank switching is enabled, any time a portion of the high order address lines changes, as defined by the contents of the BNKCMPR register, STRB goes high for one full H1 cycle. Provided STRB is included in chip-select decodes, this causes all devices to be disabled during this period. The next bank of devices is not enabled until STRB goes low again.

In general, bank switching is not required during writes, because these cycles always exhibit an inherent one-half H 1 cycle setup of address information before STRB goes low. Thus, when you use bank switching for read/write devices, a minimum of half of one H 1 cycle of address setup is provided for all accesses. Therefore, large amounts of memory can be implemented without wait states or extra hardware required for isolation between banks. Also, note that access time for cycles during bank switching is the same as that for cycles without bank switching, and, accordingly, full-speed accesses can still be accomplished within each bank.

When you use bank switching to implement large multiple-bank memory systems, an important consideration is address line fanout. Besides parametric specifications for which account must be made, AC characteristics are also crucial in memory system design. With large memory arrays, which commonly require large numbers of address line inputs to be driven in parallel, capacitive loading of address outputs is often quite large. Because all TMS320C3xtiming specifications are guaranteed up to a capacitive load of 80 pF , driving greater loads will invalidate guaranteed AC characteristics. Therefore, it is often necessary to provide buffering for address lines when driving large memory arrays. AC timings for buffer performance can then be derated according to manufacturer specifications to accommodate a wide variety of memory array sizes.

The circuit shown in Figure 12-7 illustrates the use of bank switching with Cy press Semiconductor's CY7C185 25 -ns \(8 \mathrm{~K} \times 8\) CMOS static RAM. This circuit implements 32 K 32 -bit words of memory with one-wait-state accesses within each bank.

A wait state is required with this implementation of bank memory because of the added propagation delay presented by the address bus buffers used in the circuit. The wait state is not a function of the memory organization of multiple banks or the use of bank switching. When bank switching is used, memory access speeds are the same as without bank switching, once bank boundaries are crossed. Therefore, no speed penalty is paid when bank switching is used, except for the occasional extra cycle inserted when bank boundaries are crossed. Note, however, that if the extra cycle inserted when bank boundaries are crossed does impact software performance significantly, you can often restructure code to minimize bank boundary crossings, thereby reducing the effect of these boundary crossings on software performance.

The wait state for this bank memory is generated by using the wait-state generator circuit presented in the previous section. Because A23 is the signal that enables the entire bank memory system, the inverted version of this signal is ANDed with STRB to derive a one-wait-state device select. This signal is then connected in the circuit along with the other one-wait-state device selects. Thus, any time a bank memory access is made, one wait state is generated.

Each of the four banks in this circuit is selected by using a decode of A15-A13 generated by the 74AS138 (see Figure 12-8). With the BNKCMPR register set to OBh, the banks will be selected on even 8 K -word boundaries starting at location 080A000h in external memory space.

Figure 12-7. Bank Switching for Cypress Semiconductor's CY7C185


Figure 12-8. Bank Memory Control Logic


The 74ALS2541 buffers used on the address lines are necessary in this design because the total capacitive load presented to each address line is a maximum of \(16 \times 10 \mathrm{pF}\) or 160 pF (bank memory plus zero-wait-state static RAM), which exceeds the TMS320C3x rated capacitive loading of 80 pF . Using the manufacturer's derating curves for these devices at a load of 80 pF (the load presented by the bank memory) predicts propagation delays at the output of the buffers of a maximum of 16 ns . The access time of a read cycle within a bank of the memory is therefore the sum of the memory access time and the maximum buffer propagation delay, or \(25+16=41 \mathrm{~ns}\), which, since it falls between 30 and 90 ns , requires one wait state on the TMS320C3x-33.

The 74ALS2541 buffers offer one additional system-performance enhancement in that they include 25-ohm resistors in series with each individual buffer output. These resistors greatly improve the transient response characteristics of the buffers, especially when driving CMOS loads such as the memories used here. The effect of these resistors is to reduce overshoot and ringing, which is common when driving predominantly capacitive loads such as CMOS. The result is reduced noise and increased immunity to latch-up in the circuit, which in turn results in a more reliable memory system. Having these resistors included in the buffers eliminates the need to put discrete resistors in the system, which is often required in high-speed memory systems.

This circuit cannot be implemented without bank switching because data output's turn-on and turn-off delays cause bus conflicts. Here, the propagation delay of the 74AS138 is involved only during bank switches, when there is sufficient time between cycles to allow new chip selects to be decoded.

The timing of this circuit for read operations using bank switching is shown in Figure 12-9. With the BNKCMPR register set to OBh, when a bank switch occurs, the bank address on address lines A23-A13 is updated during the extra H 1 cycle while \(\overline{\text { STRB }}\) is high. Then, after chip-select decodes have stabilized and the previously selected bank has disabled its outputs, \(\overline{\text { STRB }}\) goes low for the next read cycle. Further accesses occur at normal bus timings with one wait state, as long as another bank switch is not necessary. Write cycles do not require bank switching due to the inherent address setup provided in their timings.

Figure 12-9. Timing for Read Operations Using Bank Switching


This timing is summarized in Table 12-1.
Table 12-1. Bank Switching Interface Timing
\begin{tabular}{lll}
\hline Timer Interval & Event & Time Period \\
\hline t1 & H1 falling to address valid/STRB rising & 14 ns \\
t2 & Address valid to select delay & 10 ns \\
t3 & Memory disable from STRB & 10 ns \\
t4 & H1 falling to STRB & 10 ns \\
t5 & STRB to select delay & 4.5 ns \\
t6 & Memory output enable delay & 3 ns \\
\hline\(\dagger\) Timing for the TMS320C3x-33 &
\end{tabular}

\subsection*{12.3 Expansion Bus Interface}

The TMS320C30's expansion bus interface provides a second complete parallel bus, which can be used to implement data transfers concurrently with (and independently of) operations on the primary bus. The expansion bus comprises two mutually exclusive interfaces controlled by the MSTRB and \(\overline{\text { IOSTRB }}\) signals, respectively. This subsection discusses interface to the expansion bus using \(\overline{\text { IOSTRB }}\) cycles; \(\overline{\text { MSTRB }}\) cycles are essentially equivalent in timing to primary bus cycles and are discussed in Section 12.2, beginning on page 12-4. This section applies to TMS320C30 devices.

Unlike the primary bus, both read and write cycles on the I/O portion of the expansion bus are two H 1 cycles in duration and exhibit the same timing. The XR \(\bar{W}\) signal is high for reads and low for writes. Since I/O accesses take two cycles, many peripherals that require wait states if interfaced either to the primary bus or by using \(\overline{M S T R B}\) can be used in a system without the need for wait states. Specifically, in cases where there is only one device on the expansion bus, devices with address access times greater than the 30 ns required by the primary bus, but less than 59 ns , can be interfaced to the I/O bus of the TMS320C30-33 without wait states.

\subsection*{12.3.1 A/D Converter Interface}

A/D and D/A converters are commonly required in DSP systems and interface efficiently to the I/O expansion bus. These devices are available in many speed ranges and with a variety of features. While some might require one or more wait states on the I/O bus, others can be used at full speed.

Figure 12-10 illustrates a TMS320C30 interface to an Analog Devices AD1678 analog-to-digital converter. The AD1678 is a 12 -bit, 5 - \(\mu \mathrm{s}\) converter that allows sample rates up to 200 kHz and has an input voltage range of 10 volts, bipolar or unipolar. The converter is connected according to manufacturer's specifications to provide 0 - to +10 -volt operation. This interface illustrates a common approach to connecting devices such as this to the TMS320C30. Note that the interface requires only a minimum amount of control logic.

Figure 12-10. Interface to AD1678 A/D Converter


The AD1678 is a very flexible converter and is configurable in a number of different operating modes. These operating modes include byte or word data format, continuous or noncontinuous conversions, enabled or disabled chip-select function, and programmable end-of-conversion indication. This interface utilizes 12 -bit word data format, rather than byte format, to be compatible with the TMS320C3x. Noncontinuous conversions are selected so that variable sample rates can be used; continuous conversions occur only at a rate of 200 kHz . With noncontinuous conversions, the host processor determines the conversion rate by initiating conversions through write operations to the converter.

The chip-select function is enabled, so the chip-select input is required to be active when accessing the device. Enabling the chip select function is necessary to allow a mechanism for the AD1678 to be isolated from other peripheral devices connected to the expansion bus. To establish the desired operating modes, the SYNC and \(12 / \overline{8}\) inputs to the converter are pulled high and EOCEN is grounded, as specified in the AD1678 data sheet.

In this application, the converter's chip select is driven by XA12, which maps this device at 804000 h in I/O address space. Conversions are initiated by writing any data value to the device, and the conversion results are obtained by reading from the device after the conversion is completed. To generate the device's start conversion (SC) and output enable ( \(\overline{\mathrm{OE}}\) ) inputs, \(\overline{\mathrm{IOSTRB}}\) is ANDed with \(X R \bar{W}\). Therefore, the converter is selected whenever XA12 is low; \(\overline{O E}\) is driven when reads are performed, while SC is driven when writes are performed.

As with many A/D converters, at the end of a read cycle the AD1678 data output lines enter a high-impedance state. This occurs after the output enable \((\overline{O E})\) or read control line goes inactive. Also common with these types of devices is that the data output buffers often require a substantial amount of time to actually attain a full high-impedance state. When used with the TMS320C30-33, devices must have their outputs fully disabled no later than 65 ns following the rising edge of \(\overline{\text { IOSTRB }}\) because the TMS320C30 will begin driving the data bus at this point if the next cycle is a write. If this timing is not met, bus conflicts between the TMS320C30 and the AD1678 might occur, potentially causing degraded system performance and even failure due to damaged data bus drivers. The actual disable time for the AD1678 can be as long as 80 ns ; therefore, buffers are required to isolate the converter outputs from the TMS320C30. The buffers used here are 74LS244s that are enabled when the AD1678 is read and turned off 30.8 ns following \(\overline{\text { IOSTRB }}\) going high. Therefore, the TMS320C30-33 requirement of 65 ns is met.

When data is read following a conversion, the AD1678 takes 100 ns after its \(\overline{\mathrm{OE}}\) control line is asserted to provide valid data at its outputs. Thus, including the propagation delay of the 74LS244 buffers, the total access time for reading the converter is 118 ns . This requires two wait states on the TMS320C30-33 expansion I/O bus.

The two wait states required in this case are implemented using software wait states; however, depending on the overall system configuration, it might be necessary to implement a separate wait-state generator for the expansion bus (refer to subsection 12.2.2 on page 12-9). This would be the case if multiple devices that required different numbers of wait states were connected to the expansion bus.

Figure 12-11 shows the timing for read operations between the TMS320C30-33 and the AD1678. At the beginning of the cycle, the address and \(X R \bar{W}\) lines become valid \(t_{1}=10 \mathrm{~ns}\) following the falling edge of \(\mathrm{H}_{1}\). Then, after \(t_{2}=10 \mathrm{~ns}\) from the next rising edge of \(\mathrm{H}_{1}\), IOSTRB goes low, beginning the active portion of the read cycle. After \(\mathrm{t}_{3}=5.8 \mathrm{~ns}\) (the control logic propagation delay), the \(\overline{\overline{O R}}\) signal goes low, asserting the \(\overline{\mathrm{OE}}\) input to the AD1678. The '74LS244 buffers take \(\mathrm{t}_{4}=30 \mathrm{~ns}\) to enable their outputs, and then, following the converters access delay and the buffer propagation delay ( \(\mathrm{t}_{5}=100+18\) \(=118 \mathrm{~ns}\) ), data is provided to the TMS320C30. This provides approximately 46 ns of data setup before the rising edge of IOSTRB. Therefore, this design easily satisfies the TMS320C30-33's requirement of 15 ns of data setup time for reads.

Figure 12-11.Read Operations Timing Between the TMS320C30 and AD1678


Unlike the primary bus, read and write cycles on the I/O expansion bus are timed the same with the exception that XR \(\bar{W}\) is high for reads and low for writes and that the data bus is driven by the TMS320C30 during writes. When writing to the AD1678, the '74LS244 buffers do not turn on and no data is transferred. The purpose of writing to the converter is only to generate a pulse on the converter's \(\overline{\mathrm{SC}}\) input, which initiates a conversion cycle. When a conversion cycle is completed, the AD1678's EOC output is used to generate an interrupt on the TMS320C30 to indicate that the converted data can be read.

It should be noted that for different applications, use of TLC1225 or TLC1550 A/D converters from Texas Instruments can be beneficial. The TLC1225 is a self-calibrating 12 -bit-plus-sign bipolar or unipolar converter, which features \(10-\mu \mathrm{s}\) conversion times. The TLC1550 is a \(10-\) bit, \(6-\mu \mathrm{s}\) converter with a highspeed DSP interface. Both converters are parallel-interface devices.

\subsection*{12.3.2 D/A Converter Interface}

In many DSP systems, the requirement for generating an analog output signal is a natural consequence of sampling an analog waveform with an ADD converter and then processing the signal digitally internally. Interfacing D/A converters to the TMS320C30 on the expansion I/O bus is also quite straightforward.

As with A/D converters, D/A converters are also available in a number of varieties. One of the major distinctions between various types of D/A converters is whether or not the converter includes both latches to store the digital value to be converted to an analog quantity, and the interface to control those latches. With latches and control logic included with the converter, interface design is often simplified; however, internal latches are often included only in slower D/A converters.

Because slower converters limit signal bandwidths, the converter used in this design was selected to allow a reasonably wide range of signal frequencies to be processed, and to illustrate the technique of interfacing to a converter that uses external data latches.

Figure 12-12 shows an interface to an Analog Devices AD565A digital-toanalog converter. This device is a 12 -bit, 250 -ns current output DAC with an on-chip 10 -volt reference. Using an offchip current-to-voltage conversion circuit connected according to manufacturers specifications, the converter exhibits output signal ranges of 0 to +10 volts, which is compatible with the conversion range of the ADD converter discussed in the previous section.

Figure 12-12. Interface Between the TMS320C30 and the AD565A


Because this DAC essentially performs continuous conversions based on the digital value provided at its inputs, periodic sampling is maintained by periodically updating the value stored in the external latches. Therefore, between sample updates, the digital value is stored and maintained at the latch outputs that provide the input to the DAC. This results in the analog output remaining stable until the next sample update is performed.

The external data latches used in this interface are '74LS377 devices that have both clock and enable inputs. These latches serve as a convenient interface with the TMS320C30; the enable inputs provide a device select function, and the clock inputs latch the data. Therefore, with the enable input driven by inverted XA12 and the clock input by \(\overline{\mathrm{OWW}}\), which is the AND of \(\overline{\text { IOSTRB }}\) and \(X R / \bar{W}\), data will be stored in the latches when a write is performed to I/O address 805000 h . Reading this address has no effect on the circuit.

Figure 12-13 shows a timing diagram of a write operation to the D/A converter latches.

Figure 12-13. Write Operation to the D/A Converter Timing Diagram


Because the write is actually being performed to the latches, the key timings for this operation are the timing requirements for these devices. For proper operation, these latches require simply a minimal setup and hold time of data and control signals with respect to the rising edge of the clock input. Specifically, the latches require a data setup time of 20 ns , enable setup of 25 ns , disable setup of 10 ns , and data and enable hold times of 5 ns . This design provides approximately 60 ns of enable setup, 30 ns of data setup, and 7.2 ns of data hold time. Therefore, the setup and hold times provided by this design are well in excess of those required by the latches. The key timing parameters for this interface are summarized in Table 12-2.

\section*{Table 12-2. Key Timing Parameter for D/A Converter Write Operation}
\begin{tabular}{|c|c|c|}
\hline Time Interval & Event & Tlme Perlodt \\
\hline \(t_{1}\) & H1 falling to address valid & 10 ns \\
\hline \(t_{2}\) & XA12 to \(\overline{\text { XA12 }}\) delay & 5 ns \\
\hline \(t_{3}\) & \(\mathrm{H1}\) rising to \(\overline{\text { OSTRB }}\) falling & 10 ns \\
\hline \(t_{4}\) & \(\overline{\text { OSTRB }}\) to \(\overline{\text { IOW }}\) delay & 5.8 ns \\
\hline \(t_{5}\) & Data setup to \(\overline{\text { IOW }}\) & 30 ns \\
\hline \(t_{6}\) & Data hold from \(\overline{\text { OWW }}\) & 7.2 ns \\
\hline
\end{tabular}

\subsection*{12.4 System Control Functions}

Several aspects of TMS320C3x system hardware design are critical to overall system operation. These include such functions as clock and reset signal generation and interrupt control.

\subsection*{12.4.1 Clock Oscillator Circuitry}

You can provide an input clock to the TMS320C3x either from an external clock input or by using the onboard oscillator. Unless special clock requirements exist, the onboard oscillator is generally a convenient method for clock generation. This method requires few external components and can provide stable, reliable clock generation for the device.
Figure 12-14 shows the external clock generator circuit designed to operate the TMS320C3x at 33.33 MHz . Since crystals with fundamental oscillation frequencies of 30 MHz and above are not readily available, a parallel-resonant third-overtone crystal is used with crystal frequency of 13 MHz .

Figure 12-14. Crystal Oscillator Circuit


In a third-overtone oscillator, the crystal fundamental frequency must be attenuated so that oscillation is at the third harmonic. This is achieved with an LC circuit that filters out the fundamental, thus allowing oscillation at the third harmonic. The impedance of the LC circuit must be inductive at the crystal fundamental and capacitive at the third harmonic. The impedance of the LC circuit is represented by
\[
\begin{equation*}
z(\omega)=j \omega L+\frac{1}{j \omega C} \tag{3}
\end{equation*}
\]

Therefore, the LC circuit has a 0 at
\[
\begin{equation*}
\omega_{P}=\frac{1}{\sqrt{L C}} \tag{4}
\end{equation*}
\]

At frequencies significantly lower than \(\omega_{p}\), the \(1 /(\omega C\) ) term in (3) becomes the dominating term, while \(\omega \mathrm{L}\) can be neglected. This is expressed as
\(z(\omega)=\frac{1}{j \omega C} \quad\) for \(\omega<\omega_{P}\)

In (5), the LC circuit appears conductive at frequencies lower than \(\omega_{p}\). On the other hand, at frequencies much higher than \(\omega_{p}\), the \(\omega \mathrm{L}\) term is the dominant term in (3), and \(1 /(\omega \mathrm{C}\) ) can be neglected. This is expressed as
\[
\begin{equation*}
z(\omega)=j \omega L \quad \text { for } \omega<\omega_{p} \tag{3}
\end{equation*}
\]

The LC circuit in (6) appears increasingiy inductive as tine frequency increases above \(\omega_{p}\). This is shown in Figure 12-15, which is a plot of the magnitude of the impedance of the LC circuit of Figure 12-14 versus frequency.

Figure 12-15. Magnitude of the Impedance of the Oscillator LC Network


Based on the discussion above, the design of the LC circuit proceeds as follows:
1) Choose the pole frequency \(\omega_{p}\) slightly above the crystal fundamental.
2) The circuit now appears inductive at the fundamental frequency and capacitive at the third harmonic.

In the oscillator of Figure 12-14 on page 12-27, choose \(f_{P}=13 \mathrm{MHz}\), which is slightly above the fundamental frequency of the crystal. Choose \(\mathrm{C}=15 \mathrm{pF}\). Then, using equation (4), \(L=10 \mu \mathrm{H}\).

\subsection*{12.4.2 Reset Signal Generation}

The reset input controls initialization of internal TMS320C3x logic and also causes execution of the system initialization software. For proper system initialization, the reset signal must be applied for at least ten H 1 cycles, i.e., 600 ns for a TMS320C3x operating at 33.33 MHz . Upon power-up, however, it can take 20 ms or more before the system oscillator reaches a stable operating state. Therefore, the power-up reset circuit should generate a low pulse on the reset line for 100 to 200 ms . Once a proper reset pulse has been applied, the processor fetches the reset vector from location 0 , which contains the address of the system initialization routine. Figure 12-16 shows a circuit that will generate an appropriate power-up reset circuit.

Figure 12-16. Reset Circuit


The voltage on the reset pin ( \(\overline{\operatorname{RESET}}\) ) is controlled by the \(\mathrm{R}_{1} \mathrm{C}_{1}\) network. After a reset, this voltage rises exponentially according to the time constant \(\mathrm{R}_{1} \mathrm{C}_{1}\), as shown in Figure 12-17.

Figure 12-17. Voltage on the TMS320C30 Reset Pin


The duration of the low pulse on the reset pin is approximately \(t_{1}\), which is the time it takes for the capacitor \(\mathrm{C}_{1}\) to be charged to 1.5 V . This is approximately the voltage at which the reset input switches from a logic 0 to a logic 1. The capacitor voltage is expressed as
\[
\begin{equation*}
V=V_{C C}\left[1-e^{-\frac{t}{\tau}}\right] \tag{7}
\end{equation*}
\]
where \(\tau=R_{1} C_{1}\) is the reset circuit time constant. Solving equation (7) for \(t r e-\) sults in
\[
\begin{equation*}
t=-R_{1} C_{1} \ln \left[1-\frac{V}{V_{C C}}\right] \tag{8}
\end{equation*}
\]

Setting the following:
\[
\begin{aligned}
& \mathrm{R}_{1}=100 \mathrm{~K} \Omega \\
& \mathrm{C}_{1}=4.7 \mu \mathrm{~F} \\
& \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\
& \mathrm{~V}=\mathrm{V}_{1}=1.5 \mathrm{~V}
\end{aligned}
\]
results in t = 167 ms . Therefore, the reset circuit of Figure 12-16 provides a low pulse of long enough duration to ensure the stabilization of the system oscillator.

Note that if synchronization of multiple TMS320C3xs is required, all processors should be provided with the same input clock and the same reset signal. After power-up, when the clock has stabilized, all processors can be synchronized by generating a falling edge on the common reset signal. Because it is the falling edge of reset that establishes synchronization, reset must be high for at least ten H 1 cycles initially. Following the falling edge, reset should remain low for at least ten H 1 cycles and then be driven high. This sequencing of reset can be accomplished using additional circuitry based on either RC time delays or counters.

\subsection*{12.5 Serial-Port Interface}

For applications such as modems, speech, control, instrumentation, and analog interface for DSPs, a complete analog-to-digital (A/D) and digital-to-analog (D/A) input/output system on a single chip might be appropriate. The TLC32044 analog interface circuit (AIC) integrates a bandpass, switched-capacitor, antialiasing input filter, 14-bit resolution A/D and D/A converters, and a low-pass, switched-capacitor, output-reconstruction filter, all on a single monolithic CMOS chip. The TLC32044 offers numerous combinations of master clock input frequencies and conversion/sampling rates, which can be changed via digital signal processor control.

Four serial port modes on the TLC32044 allow direct interface to TMS320C3x processors. When the transmit and receive sections of the AIC are operating synchronously, it can interface to two SN54299 or SN74299 serial-to-parallel shift registers. These shift registers can then interiace in paraliel to the TMS320C30, to other TMS320 digital processors, or to external FIFO circuitry. Output data pulses inform the processor that data transmission is complete or allow the DSP to differentiate between two transmitted bytes. A lexible control scheme is provided so that the functions of the AIC can be selected and adjusted coincidentally with signal processing via software control. Refer to the TLC32044 data sheet for detailed information.

When you interface the AIC to the TMS320C3x via one of the serial ports, no additional logic is required. This interface is shown in Figure 12-18. The serial data, control, and clock signals connect directly between the two devices, and the AIC's master clock input is driven from TCLKO, one of the TMS320C3x's internal timer outputs. The AIC's WORD/ \(\overline{\text { BYTE }}\) input is pulled high, selecting 16-bit serial port transfers to optimize serial port data transfer rate. The TMS320C3x's XF0 pin, configured as an output, is connected to the AIC's reset ( \(\overline{\mathrm{RST}})\) input to allow the AIC to be reset by the TMS320C3x under program control. This allows the TMS320C3x timer and serial port to be initialized before beginning conversions on the AIC.

Figure 12-18. AIC to TMS320C30 Interface


To provide the master clock input for the AIC, the TCLKO timer is configured to generate a clock signal with a \(50 \%\) duty cycle at a frequency of \(f(\mathrm{H} 1) / 4\) or 4.167 MHz. To accomplish this, the global control register for timer 0 is set to the value 3C1h, which establishes the desired operating modes. The period register for timer 0 is set to 1 , which sets the required division ratio for the H 1 clock.

To properly communicate with the AIC, the TMS320C30 serial port must be configured appropriately by initializing several TMS320C30 registers and memory locations. First, reset the serial port by setting the serial port global control register to 2170300h. (The AIC should also be reset at this time. See description below of resetting the AIC via XFO.) This resets the serial port logic, configures the serial port operating modes, including data transfer lengths, and enables the serial port interrupts. This also configures another important aspect of serial port operation: polarity of serial port signals. Because active polarity of all serial port signals is programmable, it is critical to set appropriately the bits in the serial port global control register that control the polarity. In this application, all polarities are set to positive except FSX and FSR, which are driven by the AIC and are true low.

The serial port transmit and receive control registers must also be initialized for proper serial port operation. In this application, both of these registers are set to 111 h , which configures all of the serial port pins in the serial port mode, rather than the general-purpose digital I/O mode.

When the operations described above are completed, interrupts are enabled, and, provided that the serial port interrupt vector(s) are properly loaded, serial port transfers can begin after the serial port is taken out of reset. You can do this by loading E170300h into the serial port global control register.

To begin conversion operations on the AIC and subsequent transfers of data on the serial port, first reset the AIC by setting XFO to 0 at the beginning of the TMS320C3x initialization routine. Set XFO to 0 by setting the TMS320C3x IOF register to 2. This sets the AIC to a default configuration and halts serial port transfers and conversion operations until reset is set high. Once the TMS320C3x serial port and timer have been initialized as described above, set XFO high by setting the IOF register to 6. This allows the AIC to begin operating in its default configuration, which in this application is the desired mode. In this mode, all internal filtering is enabled, sample rate is set at approximately 6.4 kHz , and the transmit and receive sections of the device are configured to operate synchronously. This mode of operation is appropriate for a variety of applications; if a \(5.184-\mathrm{MHz}\) master clock input is used, the default configuration results in an \(8-\mathrm{kHz}\) sample rate, which makes this device ideal for speech and telecommunications applications.

In addition to the benefit of a convenient default operating configuration, the AIC can also be programmed for a wide variety of other operating configurations. Sample rates and filter characteristics can be varied, and numerous connections in the device can be configured to establish different internal architectures by enabling or disabling various functional blocks.

To configure the AIC in a fashion different from the default state, you must first send the device a serial data word with the two LSBs set to 1. The two LSBs of a transmitted data word are not part of the transferred data information and are not set to 1 during normal operation. This condition indicates that the next serial transmission will contain secondary control information, not data. This information is then used to load various internal registers and specify internal configuration options. Four different types of secondary control words are distinguished by the state of the two LSBs of the transferred control information. Note that each transferred secondary control word must be preceded by a data word with the two LSBs set to 1.

The TMS320C3x can communicate with the AIC either synchronously or asynchronously, depending on the information in the control register. The operating sequence for synchronous communication with the TMS320C30 shown in Figure 12-19 is as follows:
1) The \(\overline{F S X}\) or \(\overline{F S R}\) pin is brought low.
2) One 16-bit word is transmitted, or one 16-bit word is received.
3) The \(\overline{\mathrm{FSX}}\) or \(\overline{\mathrm{FSR}}\) pin is brought high.
4) The EODX or EODR pin emits a low-going pulse.

Figure 12-19. Synchronous Timing of TLC32044 to TMS320C3x


For asynchronous communication, the operating sequence is similar, but \(\overline{\mathrm{FSX}}\) and \(\overline{\text { FSR }}\) do not occur at the same time (see Figure 12-20). After each receive and transmit operation, the TMS320C30 asserts an internal receive (RINT) and transmit (XINT) interrupt, which can be used to control program execution.

Figure 12-20. Asynchronous Timing of TLC32044 to TMS320C30


\subsection*{12.6 Low-Power-Mode Interrupt Interface}

This section explains how to generate interrupts when the IDLE2 power-down mode is used.

The execution of the IDLE2 instruction causes the H 1 and H 3 processor clocks to be held at a constant level until the occurrence of an external interrupt. To use the TMS320C31 IDEL2 power management feature effectively, interrupts must be generated with or without the presence of the H 1 clock. For normal (non-IDLE2) operation, however, the interrupt inputs must be synchronized with the falling edge of the H 1 clock. An interrupt must satisfy the following conditions:

It must meet the setup time on the falling edge of H 1 , and - It must be at least one cycle and less than two cycles in duration.

For an interrupt to be recognized during IDLE2 operation and turn the clocks back on, it must first be held low for one H 1 cycle. The logic in Figure 12-21 can be used to generate an interrupt signal to the TMS320C31 with the correct timing during non-IDLE2 and IDLE2 operation. Figure 12-21 shows the interrupt circuit, which uses a 16R4 PLD to generate the appropriate interrupt signal.

Figure 12-21. Interrupt Generation Circuit for Use With IDLE2 Operation


Example 12-1 shows the PLD equations for the 16R4 using the ABEL \({ }^{\text {™ }}\) language. This implementation makes the following assumptions regarding the interrupt source:

The interrupt source is at least one H 1 cycle in duration. One H 1 cycle is required to turn the H 1 clock on again.

The interrupt source is a low-going pulse or a falling edge. If the interrupt source stays active for more than one H 1 cycle, it is regarded as the same interrupt request and not a new one.

Notice that the interrupt is driven active as soon as the interrupt source goes active. It goes inactive again on detection of two H 3 rising edges. These two rising edges ensure that the interrupt is recognized during normal operation and after the end of IDLE2 operation (when the clocks turn on again). The interrupt goes inactive after the two H 3 clocks are counted and does not go inactive again until after the interrupt source again goes inactive and returns to active.

Example 12-1. State Machine and Equations for the Interrupt Generation 16R4 PLD
```

MODULE INTERRUPT_GENERATION
TITLE' INTERRUPT_GENERATION FOR IDLE2 AND NON-IDLE2 TMS320C31A
TMS320C31'
c3xu5 device 'P16R4';
"inputs
h3 Pin 1;
intsrc_ Pin 2; "Interrupt source
"output
intx_ Pin 12; "Interrupt input signal to the TMS320C31
sync_src_Pin 14; "Internal signal used to synchronize the
"input to the H1 clock
same_ Pin 15; "Keeps track if the new interrupt source
"has occurred. If active, no new interrupt
"has occurred.
"This logic makes the following assumptions:
"The duration of the interrupt source is at least one H1
"cycle in duration. It takes one H1 cycle to turn the H1
"clock on again.
"The interrupt source is pulse- or level-triggered. If the
"source stays active after being asserted, it is regarded
"as the same interrupt request and not a new one.

```
```

"Name Substitutions for Test Vectors and Equations
C,H,L,X = .C.,,1,0,.X.;
source = !intsrc_;
sync = !sync_src_;
samesrc = !same_;
c3xint = !intx_;
"state bits
outstate = [samesrc,sync];
idle = ^b00;
sync_st = ^b01; "synchronize state
wait = ^b10; "wait for interrupt source to go inactive

```


\subsection*{12.7 XDS Target Design Considerations}

\subsection*{12.7.1 Designing Your MPSD Emulator Connector (12-Pin Header)}

The 'C3x uses a modular port scan device (MPSD) technology to allow complete emulation via a serial scan path of the 'C3x. To communicate with the emulator, your target system must have a 12-pin header (2 rows of 6 pins) with the connections that are shown in Figure 12-22. To use the target cable, supply the signals shown in Table 12-3 to a 12-pin header with pin 8 cut out to provide keying. For the latest information, refer to the JTAG/MPSD Emulation Technical Reference (literature number SPDU079).

Figure 12-22. 12-Pin Header Signals and Header Dimensions
\begin{tabular}{|c|c|c|c|c|}
\hline EMU1 \(\dagger\) & 1 & 2 & GND & \\
\hline EMUO† & 3 & 4 & GND & Header Dimensions: \\
\hline EMU0 & 3 & 4 & GND & Pin-to-pin spacing, 0.100 in . (X,Y) \\
\hline EMU2 \({ }^{\dagger}\) & 5 & 6 & GND & Pin width: \(0.025-\mathrm{in}\). square post \\
\hline PD( \(\mathrm{Vcc}^{\text {) }}\) & 7 & 8 & no pin (key) \(\ddagger\) & Pin length: \(0.235-\mathrm{in}\). nominal \\
\hline EMU3 & 9 & 10 & GND & \\
\hline H3 & 11 & 12 & GND & \\
\hline
\end{tabular}
\(\dagger\) These signals should always be pulled up with separate \(20-\mathrm{k} \Omega\) resistors to \(\mathrm{V}_{\mathrm{CC}}\).
\(\ddagger\) While the corresponding female position on the cable connector is plugged to prevent improper connection, the cable lead for pin 8 is present in the cable and is grounded as shown in the schematics and wiring diagrams in this document.

Table 12-3. 12-Pin Header Signal Descriptions and Pin Numbers
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{l}
XDS510 \\
Signal
\end{tabular} & Description & 'C30 Pin Number & \begin{tabular}{l}
'C31 \\
Pin Number
\end{tabular} \\
\hline EMUO & Emulation pin 0 & F14 & 124 \\
\hline EMU1 & Emulation pin 1 & E15 & 125 \\
\hline EMU2 & Emulation pin 2 & F13 & 126 \\
\hline EMU3 & Emulation pin 3 & E14 & 123 \\
\hline H3 & 'C3x H3 & A1 & 82 \\
\hline
\end{tabular}

PD Presence detect. Indicates that the emulation cable is connected and that the target is powered up. PD should be tied to \(V_{c c}\) in the target system.

Although you can use other headers, recommended parts include:
\(\begin{array}{ll}\text { straight header, unshrouded } & \text { DuPont Connector Systems } \\ & \text { part numbers: } 65610-112\end{array}\) 65611-112 37996-112 67997-112

Figure 12-23 shows a portion of logic in the emulator pod. Note that \(33-\Omega\) resistors have been added to the EMU0, EMU1, and EMU2 lines; this minimizes cable reflections.

Figure 12-23. Emulator Cable Pod Interface


\subsection*{12.7.2 MPSD Emulator Cable Signal Timing}

Figure 12-24 shows the signal timings for the emulator pod. Table 12-4 defines the timing parameters. The timing parameters are calculated from values specified in the standard data sheets for the emulator and cable pod and are for reference only. Texas Instruments does nottest or guarantee these timings.

Figure 12-24. Emulator Cable Pod Timings


Table 12-4.Emulator Cable Pod Timing Parameters
\begin{tabular}{|c|c|c|c|c|c|}
\hline No. & Reference & Description & Min & Max & Unit \\
\hline 1 & \(t_{H 3}\) min \(t_{H 3 \text { max }}\) & H3 period & 35 & 200 & ns \\
\hline 2 & \(t_{H 3}{ }^{\text {high min }}\) & H3 high pulse duration & 15 & & ns \\
\hline 3 & \({ }^{\text {th3 }}\) low min & H3 low pulse duration & 15 & & ns \\
\hline 4 & \(\mathrm{t}_{\mathrm{d}}\) (EMUO, 1, 2) & EMUO, 1, 2 valid from H3 low & 7 & 23 & ns \\
\hline 5 & \(\mathrm{t}_{\text {su }}\) (EMU3) & EMU3 setup time to H 3 high & 3 & & ns \\
\hline 6 & \(t_{\text {hd }}\) (EMU3) & EMU3 hold time from H3 high & 11 & & ns \\
\hline
\end{tabular}

\subsection*{12.7.3 Connections Between the Emulator and the Target System}

It is extremely important to provide high-quality signals between the emulator and the 'C3x on the target system. In many cases, the signal must be buffered to produce high quality. The need for signal buffering can be divided into three categories, depending on the placement of the emulation header:
- No signals buffered. In this situation, the distance between the emulation header and the 'C3x should be no more than two inches. (See Figure 12-25.)

Figure 12-25. Signals Between the Emulator and the 'C3x With No Signals Buffered

\(\square\) Transmission signals buffered. In this situation, the distance between the emulation header and the ' C 3 x is greater than two inches but less than six inches. The transmission signals, H3 and EMU3, are buffered through the same package. (See Figure 12-26.)

Figure 12-26. Signals Between the Emulator and the 'C3x With Transmission Signals Buffered

- All signals buffered. The distance between the emulation header and the 'C3x is greater than 6 inches but less than 12 inches. All 'C3x emulation signals, EMU0, EMU1, EMU2, EMU3, and H3, are buffered through the same package. (See Figure 12-27.)

Figure 12-27. All Signals Buffered


\subsection*{12.7.4 Mechanical Dimensions for the 12-Pin Emulator Connector}

The 'C3x emulator target cable consists of a three-foot section of jacketed cable, an active cable pod, and a short section of jacketed cable that connects to the target system. The overall cable length is approximately three feet, ten inches. Figure 12-28 and Figure 12-29 show the mechanical dimensions for the target cable pod and short cable. Note that the pin-to-pin spacing on the connector is 0.100 inches in both the \(X\) and \(Y\) planes. The cable pod box is nonconductive plastic with four recessed metal screws.

Figure 12-28. Pod/Connector Dimensions


Note: All dimensions are in inches and are nominal unless otherwise specified.

Figure 12-29. 12-Pin Connector Dimensions


Note: All dimensions are in inches and are nominal unless otherwise specified.

\subsection*{12.7.5 Diagnostic Applications}

For system diagnostics applications, or to embed emulation compatibility on your target system, you can connect a 'C3x device directly to a TI ACT8990 test bus controller (TBC) as shown in Figure 12-30. The TBC is described in the Texas Instruments Advanced Logic and Bus Interface Logic Data Book (literature number SCYD001). A TBC can connect to only one 'C3x device.

Figure 12-30. TBC Emulation Connections for 'C3x Scan Paths


Notes: 1) In a 'C3x design, the TBC can connect to only one 'C3x device.
2) The 'C3x device's H1 clock drives TCKI on the TBC. This is different from the emulation header connections where H 3 is used.

\section*{Chapter 13}

\section*{TMS320C3x Signal Descriptions and Electrical Characteristics}

This chapter covers the TMS320C3x pinouts, signal descriptions, and electrical characteristics.

Major topics discussed in this chapter are as follows:
Topic Page
13.1 Pinout and Pin Assignments ..... 13-2
13.2 Signal Descriptions ..... 13-16
13.3 Electrical Specifications ..... 13-25
13.4 Signal Transition Levels ..... 13-29
13.5 Timing ..... 13-30

\subsection*{13.1 Pinout and Pin Assignments}

\subsection*{13.1.1 TMS320C30 Pinouts and Pin Assignments}

The TMS320C30 digital signal processor is available in a 181-pin grid array (PGA) package. Figure 13-1 and Figure 13-2 show the pinout for this package. Figure 13-3 shows the mechanical layout. Table 13-1 shows the associated pin assignments alphabetically; Table 13-2 shows the pin assignments numerically.

Figure 13－1．TMS320C30 Pinout（Top View）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 \\
\hline & нз & D2 & D3 & D7 & D10 & D13 & 016 & D17 & D19 & D22 & D25 & D28 & xao & XA1 & \(x^{45}\) \\
\hline \multirow[t]{2}{*}{A} & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & こ & こ & こ & こ & こ & \(\bigcirc\) & こ & \(\bigcirc\) & こ & こ & こ & \(\bigcirc\) \\
\hline & X2／CLKIN & \(\mathrm{cvss}^{\text {s }}\) & H1 & D4 & D8 & D11 & D15 & D18 & D20 & D24 & D27 & D31 & XA4 & ivss & хА \({ }^{\text {a }}\) \\
\hline \multirow[t]{2}{*}{B} & \(\bigcirc\) & \(こ\) & 0 & こ & こ & こ & \(\bigcirc\) & こ & \(\bigcirc\) & こ & \(\bigcirc\) & こ & こ & こ & \(\bigcirc\) \\
\hline & emus & x1 & \(\mathrm{Dv}_{\text {ss }}\) & Do & D5 & D9 & D14 & \(\mathrm{v}_{\mathrm{ss}}\) & D21 & D26 & D30 & хАз & \(\mathrm{DV}_{\text {ss }}\) & XA7 & XA10 \\
\hline \multirow[t]{2}{*}{C} & こ & こ & － & こ & こ & こ & & \(\simeq\) & \(\simeq\) & こ & こ & \(\bigcirc\) & こ & こ & こ \\
\hline & XR \(\bar{W}\) & \(\overline{\text { XRDY }}\) & Vbbp & DDVDD & D1 & D6 & D12 & \(V_{D D}\) & D23 & D29 & XA2 & ADVDD & XA9 & XA11 & Mc／\(\overline{M P}\) \\
\hline \multirow[t]{2}{*}{D} & \(\bigcirc\) & こ & \(\bigcirc\) & \(\bigcirc\) & こ & こ & こ & こ & こ & こ & こ & \(\bigcirc\) & こ & こ & こ \\
\hline & \(\overline{\mathrm{RDY}}\) & HOLDA & \(\overline{\text { MSTRE }}\) & \(v_{\text {SUBs }}\) Lo & Locator & & & \(\mathrm{DDV}_{\mathrm{DD}}\) & & & & хА8 & XA12 & emus & emut \\
\hline \multirow[t]{2}{*}{E} & \(\bigcirc\) & こ & \(\bigcirc\) & こ & \(\bigcirc\) & & & － & & & & こ & こ & こ & こ \\
\hline & \(\overline{\text { RESET }}\) & \(\overline{\text { STRB }}\) & HOLD & \(\overline{\text { IOSTRB }}\) & & & & & & & & EMU4／5Hz & emu2 & emuo & A0 \\
\hline \multirow[t]{2}{*}{F} & こ & こ & こ & こ & & & & & & & & \(\bigcirc\) & こ & こ & \(\bigcirc\) \\
\hline & \(\overline{\text { ACK }}\) & xFo & XF1 & R \(\bar{W}\) & & & & & & & & A1 & A2 & A3 & A4 \\
\hline \multirow[t]{2}{*}{G} & － & こ & \(\bigcirc\) & こ & & & & & & & & こ & \(\bigcirc\) & こ & こ \\
\hline & \(\overline{\text { INT1 }}\) & \(\overline{\text { INTO }}\) & \(\mathrm{v}_{\text {ss }}\) & VDD & MDVDD & & & MS320C & & & ADVDD & VDD & \(\mathrm{v}_{\text {ss }}\) & A6 & A5 \\
\hline \multirow[t]{2}{*}{H} & こ & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & こ & & & Top View & & & \(\bigcirc\) & こ & \(\bigcirc\) & O & こ \\
\hline & \(\overline{\mathrm{INT}}\) & \(\overline{\mathrm{NT} 3}\) & Rsvo & RSV1 & & & & & & & & A11 & A9 & AB & A7 \\
\hline \multirow[t]{2}{*}{J} & こ & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & & & & & & & & \(\bigcirc\) & \(\bigcirc\) & こ & こ \\
\hline & RSV2 & RSV3 & RSV5 & RSV7 & & & & & & & & A17 & A14 & A12 & A10 \\
\hline \multirow[t]{2}{*}{K} & こ & 0 & \(\bigcirc\) & \(\bigcirc\) & & & & & & & & \(\bigcirc\) & 0 & － & \(\bigcirc\) \\
\hline & RSV4 & RSv6 & RSv9 & CLKR1 & & & & \(100 V_{D D}\) & & & & A22 & A18 & A15 & A13 \\
\hline \multirow[t]{2}{*}{L} & こ & 0 & 0 & こ & & & & \(\bigcirc\) & & & & \(\bigcirc\) & 0 & \(\bigcirc\) & こ \\
\hline & RSV8 & RSV10 & FSR1 & PDVDD & CLKXO & emus & XD5 & \(V_{D D}\) & XD16 & XD22 & xD27 & \(100 V_{D D}\) & A21 & A19 & A16 \\
\hline \multirow[t]{2}{*}{M} & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & \(こ\) & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & こ & \(\bigcirc\) & こ & \(\bigcirc\) & \(\bigcirc\) \\
\hline & DR1 & CLKX1 & DVss & CLKRO & TCLK1 & XD2 & XD7 & \(\mathrm{v}_{\text {ss }}\) & XD14 & XD19 & xD23 & XD28 & DVss & A23 & A2O \\
\hline \multirow[t]{2}{*}{N} & こ & 0 & － & こ & こ & 0 & \(\bigcirc\) & \(\bigcirc\) & 0 & \(\bigcirc\) & \(\bigcirc\) & こ & O & 0 & こ \\
\hline & FSX1 & Dx1 & FSRO & tclko & XD1 & X04 & xD8 & xD10 & XD13 & XD17 & XD20 & XD24 & XD29 & \(\mathrm{cv}_{\mathrm{ss}}\) & XD31 \\
\hline \multirow[t]{2}{*}{P} & こ & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & \(\bigcirc\) & こ & \(\bigcirc\) & & & \(\bigcirc\) & こ & \(\bigcirc\) & こ & こ & こ \\
\hline & DRO & Fsx0 & Dx0 & xDo & XD3 & XD6 & XD9 & XD11 & XD12 & XD15 & XD18 & XD21 & XD25 & xD26 & xD30 \\
\hline R & こ & \(\bigcirc\) & こ & こ & こ & こ & こ & こ & こ & こ & \(\bigcirc\) & こ & こ & こ & こ \\
\hline
\end{tabular}

Figure 13-2. TMS320C30 Pinout (Bottom View)


Figure 13-3. TMS320C30 181-Pin PGA Dimensions-GEL Package


Table 13-1.TMS320C30-PGA Pin Assignments (Alphabetical) \({ }^{\dagger}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Signal & Pin & Signal & Pin & Signal & Pin & Signal & Pin & Signal & Pin \\
\hline A0 & F15 & D8 & B5 & EMU8 & F14 & \(V_{\text {BBP }}\) & D3 & XD15 & R10 \\
\hline A1 & G12 & D9 & C6 & FSR0 & P3 & \(V_{\text {DD }}\) & D8 & XD16 & M9 \\
\hline A2 & G13 & D10 & A5 & FSR1 & M3 & \(V_{D D}\) & H4 & XD17 & P10 \\
\hline A3 & G14 & D11 & B6 & FSXO & R2 & \(V_{D D}\) & H12 & XD18 & R11 \\
\hline A4 & G15 & D12 & D7 & FSX1 & P1 & \(V_{D D}\) & M8 & XD19 & N10 \\
\hline A5 & H15 & D13 & A6 & H1 & B3 & \(\mathrm{V}_{\text {SS }}\) & C8 & XD20 & P11 \\
\hline A6 & H14 & D14 & C7 & H3 & A1 & \(V_{S S}\) & H3 & XD21 & R12 \\
\hline A7 & J15 & D15 & B7 & HOLD & F3 & \(V_{S S}\) & H13 & XD22 & M10 \\
\hline A8 & J14 & D16 & A7 & HOLDA & E2 & \(V_{S S}\) & N8 & XD23 & N11 \\
\hline A9 & \(J 13\) & D17 & A8 & \(\overline{\text { IACK }}\) & G1 & \(V_{\text {SUBS }}\) & E4 & XD24 & P12 \\
\hline A10 & K15 & D18 & B8 & \(\overline{\text { NTO }}\) & H2 & X1 & C2 & XD25 & R13 \\
\hline A11 & J12 & D19 & A9 & \(\overline{\text { NT1 }}\) & H1 & X2/CLKIN & B1 & XD26 & R14 \\
\hline A12 & K14 & D20 & B9 & INT2 & J1 & XAO & A13 & XD27 & M11 \\
\hline A13 & L15 & D21 & C9 & \(\overline{\text { NT3 }}\) & J2 & XA1 & A14 & XD28 & N12 \\
\hline A14 & K13 & D22 & A10 & IODV \({ }_{\text {DD }}\) & L8 & XA2 & D11 & XD29 & P13 \\
\hline A15 & L14 & D23 & D9 & \(I_{\text {IODV }}\) & M12 & XA3 & C12 & XD30 & R15 \\
\hline A16 & M15 & D24 & B10 & IOSTRB & F4 & XA4 & B13 & XD31 & P15 \\
\hline A17 & K12 & D25 & A11 & \(\mathrm{IV}_{\text {SS }}\) & B14 & XA5 & A15 & XFO & G2 \\
\hline A18 & L13 & D26 & C10 & LOCATOR & E5 & XA6 & B15 & XF1 & G3 \\
\hline A19 & M14 & D27 & B11 & MC/ \(\overline{M P}\) & D15 & XA7 & C14 & \(\overline{\text { XRDY }}\) & D2 \\
\hline A20 & M13 & D28 & A12 & MDV \({ }_{\text {DD }}\) & H5 & XA8 & E12 & XR/̄W & D1 \\
\hline A21 & N15 & D29 & D10 & \(\overline{\text { MSTRB }}\) & E3 & XA9 & D13 & & \\
\hline A22 & L12 & D30 & C11 & PDV \({ }_{\text {DD }}\) & M4 & XA10 & C15 & & \\
\hline A23 & N14 & D31 & B12 & \(\overline{\text { RDY }}\) & E1 & XA11 & D14 & & \\
\hline \(A^{\text {ADV }}\) DD & D12 & DDV \({ }_{\text {DD }}\) & D4 & RESET & F1 & XA12 & E13 & & \\
\hline ADV \({ }_{\text {D }}\) & H11 & DDV \({ }_{\text {D }}\) & E8 & RSV0 & J3 & XD0 & R4 & & \\
\hline CLKRO & N4 & DR0 & R1 & RSV1 & J4 & XD1 & P5 & & \\
\hline CLKR1 & L4 & DR1 & N1 & RSV2 & K1 & XD2 & N6 & & \\
\hline CLKXO & M5 & DV SS & C3 & RSV3 & K2 & XD3 & R5 & & \\
\hline CLKX1 & N2 & DV SS & C13 & RSV4 & L1 & XD4 & P6 & & \\
\hline \(\mathrm{CV}_{\text {SS }}\) & B2 & DV \({ }_{\text {SS }}\) & N3 & RSV5 & K3 & XD5 & M7 & & \\
\hline \(\mathrm{CV}_{\text {SS }}\) & P14 & DVSS & N13 & RSV6 & L2 & XD6 & R6 & & \\
\hline D0 & C4 & DX0 & R3 & RSV7 & K4 & XD7 & N7 & & \\
\hline D1 & D5 & DX1 & P2 & RSV8 & M1 & XD8 & P7 & & \\
\hline D2 & A2 & EMU1 & E15 & RSV9 & L3 & XD9 & R7 & & \\
\hline D3 & A3 & EMU2 & F13 & RSV10 & M2 & XD10 & P8 & & \\
\hline D4 & B4 & EMU3 & E14 & \(\mathrm{R} / \overline{\mathrm{W}}\) & G4 & XD11 & R8 & & \\
\hline D5 & C5 & EMU4/SHZ & F12 & \(\overline{\text { STRB }}\) & F2 & XD12 & R9 & & \\
\hline D6 & D6 & EMU5 & C1 & TCLKO & P4 & XD13 & P9 & & \\
\hline D7 & A4 & EMU6 & M6 & TCLK1 & N5 & XD14 & N9 & & \\
\hline
\end{tabular}
\(\dagger_{A D V_{D D},} C V_{S S}, D D V_{D D}, D V_{S S}, I O D V_{D D}, I V_{S S}, M D V_{D D}, P D V_{D D}, V_{D D}\), and \(V_{S S}\) pins are on a common plane internal to the
device.

Table 13-2.TMS320C30-PGA Pin Assignments (Numerical) \({ }^{\dagger}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Signal & Pin & Signal & Pin & Signal & Pin & Signal & Pin & Signal & Pin \\
\hline H3 & A1 & D30 & C11 & XF1 & G3 & A13 & L15 & XD17 & P10 \\
\hline D2 & A2 & XA3 & C12 & \(\mathrm{R} \overline{\mathrm{W}}\) & G4 & RSV8 & M1 & XD20 & P11 \\
\hline D3 & A3 & DVSS & C13 & A1 & G12 & RSV10 & M2 & XD24 & P12 \\
\hline D7 & A4 & XA7 & C14 & A2 & G13 & FSR1 & мз & XD29 & P13 \\
\hline D10 & A5 & XA10 & C15 & A3 & G14 & PDV \({ }_{\text {D }}\) & M4 & \(\mathrm{CV}_{\text {Ss }}\) & P14 \\
\hline D13 & A6 & XR \(\bar{W}\) & D1 & A4 & G15 & CLKXO & M5 & XD31 & P15 \\
\hline D16 & A7 & \(\overline{\text { XRDY }}\) & D2 & INT1 & H1 & EmU6 & M6 & DRO & R1 \\
\hline D17 & A8 & \(\mathrm{V}_{\text {BBP }}\) & D3 & \(\overline{\text { INTO }}\) & H2 & XD5 & M7 & FSXO & R2 \\
\hline D19 & A9 & DDV \(\mathrm{V}_{\text {D }}\) & D4 & \(\mathrm{V}_{\text {SS }}\) & H3 & \(\mathrm{V}_{\mathrm{DD}}\) & M8 & DXO & R3 \\
\hline D22 & A10 & D1 & D5 & \(V_{D D}\) & H4 & XD16 & M9 & XDO & R4 \\
\hline D25 & A11 & D6 & D6 & MDV \({ }_{\text {DD }}\) & H5 & XD22 & M10 & XD3 & R5 \\
\hline D28 & A12 & D12 & D7 & ADV \({ }_{\text {DD }}\) & H11 & XD27 & M11 & XD6 & R6 \\
\hline XAO & A13 & \(V_{D D}\) & D8 & \(\mathrm{V}_{\mathrm{DD}}\) & H12 & \(10 D V_{\text {D }}\) & M12 & XD9 & R7 \\
\hline XA1 & A14 & D23 & D9 & \(\mathrm{V}_{\text {SS }}\) & H13 & A20 & M13 & XD11 & R8 \\
\hline XA5 & A15 & D29 & D10 & A6 & H14 & A19 & M14 & XD12 & R9 \\
\hline X2/CLKIN & B1 & XA2 & D11 & A5 & H15 & A16 & M15 & XD15 & R10 \\
\hline \(\mathrm{CV}_{\text {SS }}\) & B2 & ADV \({ }_{\text {D }}\) & D12 & INT2 & J1 & DR1 & N1 & XD18 & R11 \\
\hline H1 & B3 & XA9 & D13 & \(\overline{\text { INT3 }}\) & J2 & CLKX1 & N2 & XD21 & R12 \\
\hline D4 & B4 & XA11 & D14 & RSVo & J3 & DVss & N3 & XD25 & R13 \\
\hline D8 & B5 & MC/ \(\overline{M P}\) & D15 & RSV1 & J4 & CLKRO & N4 & XD26 & R14 \\
\hline D11 & B6 & \(\overline{\text { RDY }}\) & E1 & A11 & J12 & TCLK1 & N5 & XD30 & R15 \\
\hline D15 & B7 & \(\overline{\text { HOLDA }}\) & E2 & A9 & J13 & XD2 & N6 & & \\
\hline D18 & B8 & \(\overline{\text { MSTRB }}\) & E3 & A8 & J14 & XD7 & N7 & & \\
\hline D20 & B9 & \(\mathrm{v}_{\text {SUBS }}\) & E4 & A7 & J15 & \(\mathrm{V}_{\text {Ss }}\) & N8 & & \\
\hline D24 & B10 & LOCATOR & E5 & RSV2 & K1 & XD14 & N9 & & \\
\hline D27 & B11 & DDV \({ }_{\text {DD }}\) & E8 & RSV3 & K2 & XD19 & N10 & & \\
\hline D31 & B12 & XA8 & E12 & RSV5 & K3 & XD23 & N11 & & \\
\hline XA4 & B13 & XA12 & E13 & RSV7 & K4 & XD28 & N12 & & \\
\hline IVSs & B14 & EMU3 & E14 & A17 & K12 & DVSS & N13 & & \\
\hline XA6 & B15 & EMU1 & E15 & A14 & K13 & A23 & N14 & & \\
\hline EMU5 & C1 & RESET & F1 & A12 & K14 & A21 & N15 & & \\
\hline X1 & C2 & STRB & F2 & A10 & K15 & FSX1 & P1 & & \\
\hline DVss & C3 & HOLD & F3 & RSV4 & L1 & DX1 & P2 & & \\
\hline D0 & C4 & \(\overline{\text { OSTRB }}\) & F4 & RSV6 & L2 & FSRO & P3 & & \\
\hline D5 & C5 & EMU4/5HZ & F12 & RSV9 & L3 & TCLKO & P4 & & \\
\hline D9 & C6 & EMU2 & F13 & CLKR1 & L4 & XD1 & P5 & & \\
\hline D14 & C7 & EMU8 & F14 & IODV \({ }_{\text {DD }}\) & L8 & XD4 & P6 & & \\
\hline \(\mathrm{V}_{\mathrm{ss}}\) & C8 & A0 & F15 & A22 & L12 & XD8 & P7 & & \\
\hline D21 & C9 & \(\overline{\text { IACK }}\) & G1 & A18 & L13 & XD10 & P8 & & \\
\hline D26 & C10 & XFO & G2 & A15 & L14 & XD13 & P9 & & \\
\hline
\end{tabular}
\(\Psi_{A D V_{D D}, C V_{S S}, D D V_{D D}, D V_{S S}, I O D V_{D D}, I V_{S S}, M D V_{D D}, P D V_{D D}, V_{D D} \text {, and } V_{S S} \text { pins are on a common plane internal to the }}\) device.

\subsection*{13.1.2 TMS320C30 PPM Pinouts and Pin Assignments}

The TMS320C30 PPM device is packaged in a 208 -pin plastic quad flat pack (PQFP) JDEC standard package. Figure 13-4 shows the pinouts for this package, and Figure 13-5 shows the mechanical layout. Table 13-3 shows the associated pin assignments alphabetically; Table 13-4 shows the assignments numerically.

Figure 13-4. TMS320C30 PPM Pinout (Top View)


Figure 13-5. TMS320C30 PPM 208-Pin Plastic Quad Flat Pack—PQL Package


Notes: 1) All linear dimensions are in millimeters and parenthetically in inches.
2) This drawing is subject to change without notice.
3) Contact a field sales office to determine if a tighter coplanarity requirement is available for this package.

Table 13-3.TMS320C30-PPM Pin Assignments (Alphabetical) \({ }^{\dagger}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Signal & Pin & Signal & Pin & Signal & Pin & Signal & Pin & Signal & Pin \\
\hline AO & 139 & D6 & 197 & EMUO & 140 & RSV3 & 37 & XA10 & 148 \\
\hline A1 & 138 & D7 & 196 & EMU1 & 141 & RSV4 & 38 & XA11 & 147 \\
\hline A2 & 137 & D8 & 195 & EMU2 & 142 & RSV5 & 39 & XA12 & 146 \\
\hline A3 & 136 & D9 & 194 & EMU3 & 143 & RSV6 & 40 & XDO & 64 \\
\hline A4 & 135 & D10 & 193 & EMU4/SHZ & 144 & RSV7 & 41 & XD1 & 65 \\
\hline A5 & 134 & D11 & 192 & EMU5 & 9 & RSV8 & 42 & XD2 & 66 \\
\hline A6 & 129 & D12 & 191 & EMU6 & 63 & RSV9 & 43 & XD3 & 69 \\
\hline A7 & 128 & D13 & 190 & FSR0 & 56 & RSV10 & 44 & XD4 & 70 \\
\hline A8 & 127 & D14 & 189 & FSR1 & 46 & R/W & 20 & XD5 & 71 \\
\hline A9 & 126 & D15 & 188 & FSX0 & 59 & \(\overline{\text { STRB }}\) & 19 & XD6 & 72 \\
\hline A10 & 125 & D16 & 187 & FSX1 & 49 & TCLKO & 61 & XD7 & 73 \\
\hline A11 & 124 & D17 & 186 & H1 & 204 & TCLK1 & 62 & XD8 & 74 \\
\hline A12 & 123 & D18 & 180 & H3 & 205 & \(V_{\text {BBP }}\) & 8 & XD9 & 75 \\
\hline A13 & 122 & D19 & 179 & HOLD & 15 & \(V_{D D}\) & 26 & XD10 & 76 \\
\hline A14 & 119 & D20 & 178 & HOLDA & 14 & \(V_{D D}\) & 27 & XD11 & 82 \\
\hline A15 & 118 & D21 & 177 & \(\overline{\text { IACK }}\) & 24 & \(V_{D D}\) & 77 & XD12 & 83 \\
\hline A16 & 117 & D22 & 176 & INTO & 25 & \(V_{D D}\) & 78 & XD13 & 84 \\
\hline A17 & 116 & D23 & 175 & INT1 & 31 & \(V_{D D}\) & 130 & XD14 & 85 \\
\hline A18 & 115 & D24 & 174 & INT2 & 32 & \(V_{D D}\) & 131 & XD15 & 86 \\
\hline A19 & 114 & D25 & 173 & INT3 & 33 & \(V_{D D}\) & 181 & XD16 & 87 \\
\hline A20 & 113 & D26 & 170 & IODV \({ }_{\text {DD }}\) & 67 & \(V_{D D}\) & 182 & XD17 & 88 \\
\hline A21 & 112 & D27 & 169 & \(I^{\prime}\) ODV \(^{\text {D }}\) & 68 & \(V_{S S}\) & 29 & XD18 & 89 \\
\hline A22 & 111 & D28 & 168 & IODV \({ }_{\text {DD }}\) & 102 & \(V_{S S}\) & 30 & XD19 & 90 \\
\hline A23 & 110 & D29 & 167 & \(1 O D V_{\text {DD }}\) & 103 & \(V_{S S}\) & 80 & XD20 & 91 \\
\hline \(A^{\text {A }} \mathrm{V}_{\text {DD }}\) & 120 & D30 & 166 & \(\mathrm{IV}_{\text {SS }}\) & 153 & \(V_{S S}\) & 81 & XD21 & 92 \\
\hline \(A^{\text {ADV }}\) & 121 & D31 & 165 & \(\mathrm{IV}_{\text {SS }}\) & 154 & \(V_{S S}\) & 132 & XD22 & 93 \\
\hline \(A D V_{\text {DD }}\) & 157 & DDV \({ }_{\text {D }}\) & 171 & MC/MP & 145 & \(V_{S S}\) & 133 & XD23 & 94 \\
\hline ADV \({ }_{\text {D }}\) & 158 & DDV \({ }_{\text {D }}\) & 172 & \(M D V_{D D}\) & 16 & \(V_{S S}\) & 184 & XD24 & 95 \\
\hline CLKR0 & 57 & DDV \({ }_{\text {D }}\) & 206 & MDV \({ }_{\text {DD }}\) & 17 & \(V_{S S}\) & 185 & XD25 & 96 \\
\hline CLKR1 & 47 & DDV \({ }_{\text {DD }}\) & 207 & MSTRB & 11 & \(V_{\text {SUBS }}\) & 7 & XD26 & 97 \\
\hline CLKX0 & 58 & DR0 & 55 & NC & 28 & X1 & 6 & XD27 & 98 \\
\hline CLKX1 & 48 & DR1 & 45 & NC & 79 & X2/CLKIN & 5 & XD28 & 99 \\
\hline \(\mathrm{CV}_{\text {SS }}\) & 3 & DV \({ }_{\text {SS }}\) & 1 & NC & 104 & XAO & 164 & XD29 & 100 \\
\hline \(\mathrm{CV}_{\text {SS }}\) & 4 & DV \({ }_{\text {SS }}\) & 2 & NC & 183 & XA1 & 163 & XD30 & 101 \\
\hline \(\mathrm{CV}_{\text {SS }}\) & 107 & DV \({ }_{\text {SS }}\) & 51 & NC & 208 & XA2 & 162 & XD31 & 109 \\
\hline \(\mathrm{CV}_{\text {SS }}\) & 108 & DV \({ }_{\text {SS }}\) & 52 & PDV \({ }_{\text {DD }}\) & 53 & XA3 & 161 & XFO & 23 \\
\hline D0 & 203 & DV \({ }_{\text {SS }}\) & 105 & \(\mathrm{PDV}_{\mathrm{DD}}\) & 54 & XA4 & 160 & XF1 & 22 \\
\hline D1 & 202 & DV \({ }_{\text {SS }}\) & 106 & \(\overline{\text { RDY }}\) & 18 & XA5 & 159 & \(\overline{\text { XRDY }}\) & 10 \\
\hline D2 & 201 & DV SS & 155 & RESET & 21 & XA6 & 152 & XR/W & 13 \\
\hline D3 & 200 & DV \({ }_{\text {SS }}\) & 156 & RSVo & 34 & XA7 & 151 & \(\overline{\text { XSTRB }}\) & 12 \\
\hline D4 & 199 & DX0 & 60 & RSV1 & 35 & XA8 & 150 & & \\
\hline D5 & 198 & DX1 & 50 & RSV2 & 36 & XA9 & 149 & & \\
\hline
\end{tabular}
\(\dagger{ }^{\prime D} V_{D D}, C V_{S S}, D D V_{D D}, D V_{S S}, I O D V_{D D}, I V_{S S}, M D V_{D D}, P D V_{D D}, V_{D D}\), and \(V_{S S}\) pins are on a common plane internal to the device.

Table 13-4.TMS320C30-PPM Pin Assignments (Numerical) \({ }^{\dagger}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Pin & Signal & Pin & Signal & Pin & Signal & Pin & Signal & Pin & Signal \\
\hline 1 & DVSS & 43 & RSV9 & 85 & XD14 & 127 & A8 & 169 & D27 \\
\hline 2 & DV SS & 44 & RSV10 & 86 & XD15 & 128 & A7 & 170 & D26 \\
\hline 3 & \(\mathrm{CV}_{\text {SS }}\) & 45 & DR1 & 87 & XD16 & 129 & A6 & 171 & DDV \({ }_{\text {DD }}\) \\
\hline 4 & \(\mathrm{CV}_{\text {SS }}\) & 46 & FSR1 & 88 & XD17 & 130 & \(V_{D D}\) & 172 & DDV \({ }_{\text {DD }}\) \\
\hline 5 & X2 & 47 & CLKR1 & 89 & XD18 & 131 & \(V_{D D}\) & 173 & D25 \\
\hline 6 & X1 & 48 & CLKX1 & 90 & XD19 & 132 & \(V_{S S}\) & 174 & D24 \\
\hline 7 & \(V_{\text {SUBS }}\) & 49 & FSX1 & 91 & XD20 & 133 & \(V_{S S}\) & 175 & D23 \\
\hline 8 & \(V_{\text {BBP }}\) & 50 & DX1 & 92 & XD21 & 134 & A5 & 176 & D22 \\
\hline 9 & EMU5 & 51 & DV \({ }_{\text {SS }}\) & 93 & XD22 & 135 & A4 & 177 & D21 \\
\hline 10 & XRDY & 52 & DV \({ }_{\text {SS }}\) & 94 & XD23 & 136 & A3 & 178 & D20 \\
\hline 11 & \(\overline{\text { MSTRB }}\) & 53 & PDV \({ }_{\text {DD }}\) & 95 & XD24 & 137 & A2 & 179 & D19 \\
\hline 12 & XSTRB & 54 & PDV \({ }_{\text {DD }}\) & 96 & XD25 & 138 & A1 & 180 & D18 \\
\hline 13 & XR/ \(\bar{W}\) & 55 & DR0 & 97 & XD26 & 139 & A0 & 181 & \(V_{D D}\) \\
\hline 14 & HOLDA & 56 & FSRO & 98 & XD27 & 140 & EMUO & 182 & \(V_{D D}\) \\
\hline 15 & HOLD & 57 & CLKRO & 99 & XD28 & 141 & EMU1 & 183 & NC \\
\hline 16 & MDV \({ }_{\text {DD }}\) & 58 & CLKX0 & 100 & XD29 & 142 & EMU2 & 184 & \(V_{S S}\) \\
\hline 17 & MDV \({ }_{\text {D }}\) & 59 & FSXO & 101 & XD30 & 143 & EMU3 & 185 & \(V_{S S}\) \\
\hline 18 & \(\overline{\text { RDY }}\) & 60 & DXO & 102 & \(I^{\prime}\) ODV \(_{\text {DD }}\) & 144 & EMU4/SHZ & 186 & D17 \\
\hline 19 & \(\overline{\text { STRB }}\) & 61 & TCLKO & 103 & \(I^{\prime}{ }^{\text {d }}\) & 145 & MC/MP & 187 & D16 \\
\hline 20 & \(\mathrm{R} \bar{W}\) & 62 & TCLK1 & 104 & NC & 146 & XA12 & 188 & D15 \\
\hline 21 & RESET & 63 & EMU6 & 105 & DV \({ }_{\text {SS }}\) & 147 & XA11 & 189 & D14 \\
\hline 22 & XF1 & 64 & XDO & 106 & DV \({ }_{\text {SS }}\) & 148 & XA10 & 190 & D13 \\
\hline 23 & XFO & 65 & XD1 & 107 & \(\mathrm{CV}_{\text {SS }}\) & 149 & XA9 & 191 & D12 \\
\hline 24 & \(\overline{\text { ACK }}\) & 66 & XD2 & 108 & \(\mathrm{CV}_{\text {SS }}\) & 150 & XA8 & 192 & D11 \\
\hline 25 & \(\overline{\text { INTO }}\) & 67 & \(I^{\prime} D^{\text {d }}\) & 109 & XD31 & 151 & XA7 & 193 & D10 \\
\hline 26 & \(V_{D D}\) & 68 & \(I^{\prime}{ }^{\text {d }}\) & 110 & A23 & 152 & XA6 & 194 & D9 \\
\hline 27 & \(V_{D D}\) & 69 & XD3 & 111 & A22 & 153 & IVSS & 195 & D8 \\
\hline 28 & NC & 70 & XD4 & 112 & A21 & 154 & IVSS & 196 & D7 \\
\hline 29 & \(V_{S S}\) & 71 & XD5 & 113 & A20 & 155 & DVSS & 197 & D6 \\
\hline 30 & \(V_{S S}\) & 72 & XD6 & 114 & A19 & 156 & \(D V_{S S}\) & 198 & D5 \\
\hline 31 & INT1 & 73 & XD7 & 115 & A18 & 157 & \(A^{\text {A }}\) DD & 199 & D4 \\
\hline 32 & INT2 & 74 & XD8 & 116 & A17 & 158 & \(A D V_{D D}\) & 200 & D3 \\
\hline 33 & INT3 & 75 & XD9 & 117 & A16 & 159 & XA5 & 201 & D2 \\
\hline 34 & RSVO & 76 & XD10 & 118 & A15 & 160 & XA4 & 202 & D1 \\
\hline 35 & RSV1 & 77 & \(V_{D D}\) & 119 & A14 & 161 & ХА3 & 203 & D0 \\
\hline 36 & RSV2 & 78 & \(V_{D D}\) & 120 & ADV \({ }_{\text {DD }}\) & 162 & XA2 & 204 & H1 \\
\hline 37 & RSV3 & 79 & NC & 121 & \(A D V_{D D}\) & 163 & XA1 & 205 & H3 \\
\hline 38 & RSV4 & 80 & \(V_{S S}\) & 122 & A13 & 164 & XAO & 206 & DDV \({ }_{\text {D }}\) \\
\hline 39 & RSV5 & 81 & \(V_{S S}\) & 123 & A12 & 165 & D31 & 207 & DDV \({ }_{\text {D }}\) \\
\hline 40 & RSV6 & 82 & XD11 & 124 & A11 & 166 & D30 & 208 & NC \\
\hline 41 & RSV7 & 83 & XD12 & 125 & A10 & 167 & D29 & & \\
\hline 42 & RSV8 & 84 & XD13 & 126 & A9 & 168 & D28 & & \\
\hline
\end{tabular}
\(\dagger A^{\prime} V_{D D}, C_{S S}, D D V_{D D}, D V_{S S}, I O D V_{D D}, I V_{S S}, M D V_{D D}, P D V_{D D}, V_{D D}\), and \(V_{S S}\) pins are on a common plane internal to the device.

\subsection*{13.1.3 TMS320C31 Pinouts and Pin Assignments}

The TMS320C31 device is packaged in a 132-pin plastic quad flat pack (PQFP) JDEC standard package. Figure 13-6 shows the pinouts for this package, and Figure 13-7 shows the mechanical layout. Table 13-5 shows the associated pin assignments alphabetically; Table 13-6 shows the pin assignments numerically.

Figure 13-6. TMS320C31 Pinout (Top View)


Figure 13-7. TMS320C31 132-Pin Plastic Quad Flat Pack—PQL Package


Thermal Resistance Characteristics
\begin{tabular}{|c|c|c|}
\hline Parameter & \({ }^{\circ} \mathrm{C} M\) & \begin{tabular}{c} 
Air Flow \\
LFPM
\end{tabular} \\
\hline \(\mathrm{R}_{\Theta \mathrm{OJ}}\) & -11.0 & \(-\frac{\mathrm{N} / \mathrm{A}}{}\) \\
\hline \(\mathrm{R}_{\Theta \mathrm{JA}}\) & 49.0 & 0 \\
\(R_{\Theta J A}\) & 35.5 & 200 \\
\(R_{\Theta J A}\) & 28.0 & 400 \\
\(R_{\Theta J A}\) & 23.5 & 600 \\
\(R_{\Theta J A}\) & 21.6 & 800 \\
\(R_{\Theta J A}\) & 20.0 & 1000 \\
\hline
\end{tabular}

All linear dimensions are in millimeters and parenthetically in inches.

Table 13-5. TMS320C31 Pin Assignments (Alphabetical) \({ }^{\dagger}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Signal & Pin & Signal & Pin & Signal & Pin & Signal & Pin & Signal & Pin \\
\hline A0 & 29 & D4 & 76 & EMUO & 124 & VDD & 40 & \(\mathrm{V}_{S S}\) & 84 \\
\hline A1 & 28 & D5 & 75 & EMU1 & 125 & VDD & 49 & \(V_{S S}\) & 85 \\
\hline A2 & 27 & D6 & 74 & EMU2 & 126 & \(V_{D D}\) & 59 & \(V_{S S}\) & 86 \\
\hline A3 & 26 & D7 & 73 & EMU3 & 123 & \(V_{D D}\) & 65 & \(V_{S S}\) & 101 \\
\hline A4 & 25 & D8 & 68 & FSR0 & 110 & \(V_{D D}\) & 66 & \(V_{S S}\) & 102 \\
\hline A5 & 24 & D9 & 67 & FSXO & 114 & \(V_{D D}\) & 74 & \(V_{S S}\) & 109 \\
\hline A6 & 23 & D10 & 64 & H1 & 81 & \(V_{D D}\) & 83 & \(V_{S S}\) & 113 \\
\hline A7 & 22 & D11 & 63 & H3 & 82 & \(V_{D D}\) & 91 & \(V_{S S}\) & 117 \\
\hline A8 & 21 & D12 & 62 & \(\overline{\text { HOLD }}\) & 90 & \(V_{D D}\) & 97 & \(V_{S S}\) & 119 \\
\hline A9 & 20 & D13 & 60 & \(\overline{\text { HOLDA }}\) & 89 & \(V_{D D}\) & 104 & \(V_{S S}\) & 128 \\
\hline A10 & 19 & D14 & 58 & İACK & 99 & \(V_{D D}\) & 105 & X1 & 88 \\
\hline A11 & 18 & D15 & 56 & INTO & 100 & \(V_{D D}\) & 115 & X2/CLKIN & 87 \\
\hline A12 & 17 & D16 & 55 & \(\overline{\text { INT1 }}\) & 103 & \(V_{D D}\) & 121 & XFO & 96 \\
\hline A13 & 16 & D17 & 54 & \(\overline{\text { INT2 }}\) & 106 & \(V_{D D}\) & 131 & XF1 & 98 \\
\hline A14 & 15 & D18 & 53 & INT3 & 107 & \(V_{D D}\) & 132 & & \\
\hline A15 & 14 & D19 & 52 & MCBL/MP & 127 & \(V_{S S}\) & 3 & & \\
\hline A16 & 13 & D20 & 50 & \(\overline{\mathrm{RDY}}\) & 92 & \(V_{S S}\) & 4 & & \\
\hline A17 & 12 & D21 & 48 & RESET & 95 & \(V_{S S}\) & 17 & & \\
\hline A18 & 11 & D22 & 47 & \(\mathrm{R} / \overline{\mathrm{W}}\) & 94 & \(V_{S S}\) & 19 & & \\
\hline A19 & 10 & D23 & 46 & \(\overline{\text { SHZ }}\) & 118 & \(V_{S S}\) & 30 & & \\
\hline A20 & 9 & D24 & 45 & \(\overline{\text { STRB }}\) & 93 & \(V_{S S}\) & 35 & & \\
\hline A21 & 8 & D25 & 44 & TCLKO & 120 & \(V_{S S}\) & 36 & & \\
\hline A22 & 7 & D26 & 43 & TCLK1 & 122 & \(V_{S S}\) & 37 & & \\
\hline A23 & 6 & D27 & 41 & & & \(V_{S S}\) & 42 & & \\
\hline CLKRO & 5 & D28 & 39 & & & \(V_{S S}\) & 51 & & \\
\hline CLKX0 & 4 & D29 & 38 & \(V_{D D}\) & 6 & \(V_{S S}\) & 57 & & \\
\hline D0 & 3 & D30 & 34 & \(V_{D D}\) & 15 & \(V_{S S}\) & 61 & & \\
\hline D1 & 2 & D31 & 31 & \(V_{D D}\) & 24 & \(V_{S S}\) & 69 & & \\
\hline D2 & 1 & DR0 & 108 & \(V_{D D}\) & 32 & \(V_{S S}\) & 70 & & \\
\hline D3 & 130 & DX0 & 116 & \(V_{D D}\) & 33 & \(V_{S S}\) & 71 & & \\
\hline
\end{tabular}

\footnotetext{
\({ }^{\dagger} \mathrm{V}_{\mathrm{DD}}\) and \(\mathrm{V}_{\mathrm{SS}}\) pins are on a common plane internal to the device.
}

Table 13-6. TMS320C31 Pin Assignments (Numerical) \(\dagger\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Pin & Signal & Pin & Signal & Pin & Signal & Pin & Signal & Pin & Signal \\
\hline 1 & A21 & 31 & D31 & 61 & \(\mathrm{V}_{\text {SS }}\) & 91 & \(V_{\text {DD }}\) & 121 & \(V_{\text {DD }}\) \\
\hline 2 & A20 & 32 & \(V_{D D}\) & 62 & D12 & 92 & \(\overline{\text { RDY }}\) & 122 & TCLK1 \\
\hline 3 & \(V_{S S}\) & 33 & \(V_{D D}\) & 63 & D11 & 93 & \(\overline{\text { STRB }}\) & 123 & EMU3 \\
\hline 4 & \(V_{S S}\) & 34 & D30 & 64 & D10 & 94 & \(\mathrm{R} / \overline{\mathrm{W}}\) & 124 & EMUO \\
\hline 5 & A19 & 35 & \(V_{S S}\) & 65 & \(V_{\text {DD }}\) & 95 & RESET & 125 & EMU1 \\
\hline 6 & \(V_{\text {D }}\) & 36 & \(V_{S S}\) & 66 & \(V_{D D}\) & 96 & XF0 & 126 & EMU2 \\
\hline 7 & A18 & 37 & \(V_{S S}\) & 67 & D9 & 97 & \(V_{\text {DD }}\) & 127 & MCBL/MP \\
\hline 8 & A17 & 38 & D29 & 68 & D8 & 98 & XF1 & 128 & \(V_{\text {SS }}\) \\
\hline 9 & A16 & 39 & D28 & 69 & \(V_{S S}\) & 99 & \(\overline{\text { ACK }}\) & 129 & A23 \\
\hline 10 & A15 & 40 & \(V_{\text {DD }}\) & 70 & \(V_{S S}\) & 100 & \(\overline{\text { INTO }}\) & 130 & A22 \\
\hline 11 & A14 & 41 & D27 & 71 & \(\mathrm{V}_{\text {SS }}\) & 101 & \(\mathrm{V}_{\text {SS }}\) & 131 & \(V_{\text {DD }}\) \\
\hline 12 & A13 & 42 & \(V_{S S}\) & 72 & D7 & 102 & \(V_{S S}\) & 132 & \(V_{D D}\) \\
\hline 13 & A12 & 43 & D26 & 73 & D6 & 103 & INT1 & & \\
\hline 14 & A11 & 44 & D25 & 74 & \(V_{D D}\) & 104 & \(V_{\text {DD }}\) & & \\
\hline 15 & \(V_{\text {DD }}\) & 45 & D24 & 75 & D5 & 105 & \(V_{D D}\) & & \\
\hline 16 & A10 & 46 & D23 & 76 & D4 & 106 & INT2 & & \\
\hline 17 & \(V_{S S}\) & 47 & D22 & 77 & D3 & 107 & INT3 & & \\
\hline 18 & A9 & 48 & D21 & 78 & D2 & 108 & DR0 & & \\
\hline 19 & \(V_{S S}\) & 49 & \(V_{\text {DD }}\) & 79 & D1 & 109 & \(V_{\text {SS }}\) & & \\
\hline 20 & A8 & 50 & D20 & 80 & D0 & 110 & FSRO & & \\
\hline 21 & A7 & 51 & \(\mathrm{V}_{\text {SS }}\) & 81 & H1 & 111 & CLKR0 & & \\
\hline 22 & A6 & 52 & D19 & 82 & H3 & 112 & CLKXO & & \\
\hline 23 & A5 & 53 & D18 & 83 & \(V_{D D}\) & 113 & \(V_{S S}\) & & \\
\hline 24 & \(V_{\text {D }}\) & 54 & D17 & 84 & \(V_{S S}\) & 114 & FSXO & & \\
\hline 25 & A4 & 55 & D16 & 85 & \(V_{S S}\) & 115 & \(V_{\text {DD }}\) & & \\
\hline 26 & A3 & 56 & D15 & 86 & \(\mathrm{V}_{\text {SS }}\) & 116 & DX0 & & \\
\hline 27 & A2 & 57 & \(V_{S S}\) & 87 & X2/CLKIN & 117 & \(V_{S S}\) & & \\
\hline 28 & A1 & 58 & D14 & 88 & X1 & 118 & SHZ & & \\
\hline 29 & A0 & 59 & VDD & 89 & HOLDA & 119 & \(V_{S S}\) & & \\
\hline 30 & \(V_{S S}\) & 60 & D13 & 90 & HOLD & 120 & TCLK0 & & \\
\hline
\end{tabular}
\({ }^{\dagger} V_{D D}\) and \(V_{S S}\) pins are on a common plane internal to the device.

\subsection*{13.2 Signal Descriptions}

\subsection*{13.2.1 TMS320C30 Signal Descriptions}

Table 13-7 describes the signals that the TMS320C30 device uses in the microprocessor mode. It lists the signal/port/bit name; the number of pins allocated; the input (I), output (O), or high-impedance state ( \(Z\) ) operating modes; a brief description of the signal's function; and the condition that places an output pin in high impedance. A line over a signal name (for example, \(\overline{R E S E T}\) ) indicates that the signal is active (low) (true at a logic 0 level). Pins labeled NC are not to be connected by the user. The signals are grouped according to function.

\section*{Table 13-7. TMS320C30 Signal Descriptions}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Signal/Port & \# Pins & I/O/Z \(\dagger\) & Description & \multicolumn{3}{|l|}{Condition When Signal Is in High Z \(\ddagger\)} \\
\hline \multicolumn{7}{|c|}{Primary Bus Interface (61 Pins)} \\
\hline D31-D0 & 32 & I/O/Z & 32-bit data port of the primary bus interface & S & H & R \\
\hline A23-A0 & 24 & O/Z & 24-bit address port of the primary bus interface & S & H & R \\
\hline \(\mathrm{R} / \bar{W}\) & 1 & 0/Z & Read/write signal for primary bus interface. This pin is high when a read is performed and low when a write is performed over the parallel interface. & S & H & R \\
\hline \(\overline{\text { STRB }}\) & 1 & O/Z & External access strobe for the primary bus interface & S & H & \\
\hline \(\overline{\text { RDY }}\) & 1 & 1 & Ready signal. This pin indicates that the external device is prepared for a primary bus interface transaction to complete. & S & & \\
\hline \(\overline{\text { HOLD }}\) & 1 & 1 & Hold signal for primary bus interface. When HOLD is a logic low, any ongoing transaction is completed. The A23-A0, D31-DO, STRB, and \(\mathrm{R} / \overline{\mathrm{W}}\) signals are placed in a high-impedance state, and all transactions over the primary bus interface are held until HOLD becomes a logic high or the NOHOLD bit of the primary bus control register is set. & & & \\
\hline HOLDA & 1 & O/Z & Hold acknowledge signal for primary bus interface. This signal is generated in response to a logic low on HOLD. It signals that A23-A0, D31DO, STRB, and R/W are placed in a high-impedance state and that all transactions over the bus will be held. HOLDA will be high in response to a logic high of HOLD or when the NOHOLD bit of the primary bus control register is set. & S & & \\
\hline \multicolumn{7}{|c|}{Expansion Bus Interface (49 Pins)} \\
\hline XD31-XD0 & 32 & I/O/Z & 32-bit data port of the expansion bus interface & S & & R \\
\hline XA12-XA0 & 13 & O/Z & 13-bit address port of the expansion bus interface & S & & R \\
\hline XR \(/ \bar{W}\) & 1 & O/Z & Read/write signal for expansion bus interface. When a read is performed, this pin is held high; when a write is performed, this pin is low. & S & & R \\
\hline \(\overline{\text { MSTRB }}\) & 1 & O/Z & External memory access strobe for the expansion bus interface & S & & \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) Input (I), output (O), high-impedance state ( \(Z\) )
\(\ddagger \mathrm{S}=\mathrm{SHZ}\) active, \(\mathrm{H}=\overline{\mathrm{HOLD}}\) active, \(\mathrm{R}=\overline{\mathrm{RESET}}\) active
}

Table 13-7. TMS320C30 Signal Descriptions (Continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Signal/Port & \# Pins & 1/0/Z \(\dagger\) & Description & \multicolumn{2}{|l|}{Condition When Signal Is in High Z \(\ddagger\)} \\
\hline \multicolumn{6}{|c|}{Expansion Bus Interface (49 Pins) (Continued)} \\
\hline \(\overline{\text { IOSTRB }}\) & 1 & O/Z & External I/O access strobe for expansion bus interface & S & \\
\hline \(\overline{\text { XRDY }}\) & 1 & 1 & Ready signal. This pin indicates that the external device is prepared for an expansion bus interface transaction to complete. & & \\
\hline \multicolumn{6}{|c|}{Control Signals (9 Pins)} \\
\hline \(\overline{\text { RESET }}\) & 1 & 1 & Reset. When this pin is a logic low, the device is placed in the reset condition. After reset becomes a logic high, execution begins from the location specified by the reset vector. & & \\
\hline INT3-INTO & 4 & 1 & External interrupts & & \\
\hline \(\overline{\text { IACK }}\) & 1 & 0/Z & Interrupt acknowledge signal. \(\overline{\mathrm{IACK}}\) is set to 1 (logic high) by the IACK instruction. This can be used to indicate the beginning or end of an interrupt service routine. & S & \\
\hline MC/MP & 1 & 1 & Microcomputer/microprocessor mode pin & & \\
\hline XF1, XF0 & 2 & I/O/Z & External flag pins. They are used as generalpurpose I/O pins or to support interlocked processor instructions. & S & R \\
\hline \multicolumn{6}{|c|}{Serial Port 0 Signals (6 Pins)} \\
\hline CLKXO & 1 & I/O/Z & Serial port 0 transmit clock. Serves as the serial shift clock for the serial port 0 transmitter. & S & R \\
\hline DXO & 1 & I/O/Z & Data transmit output. Serial port 0 transmits serial data on this pin. & \(s\) & R \\
\hline FSXO & 1 & I/O/Z & Frame synchronization pulse for transmit. The FSXO pulse initiates the transmit data process over pin DXO. & S & R \\
\hline CLKRO & 1 & I/O/Z & Serial port 0 receive clock. Serves as the serial shift clock for the serial port 0 receiver. & \(s\) & R \\
\hline DR0 & 1 & I/O/Z & Data receive. Serial port 0 receives serial data via the DRO pin. & \(s\) & R \\
\hline FSR0 & 1 & I/O/Z & Frame synchronization pulse for receive. The FSRO pulse initiates the receive data process over DRO. & \(s\) & R \\
\hline
\end{tabular}
\(\dagger\) Input (I), output ( O ), high-impedance state ( Z )
\(\ddagger \mathrm{S}=\mathrm{SHZ}\) active, \(\mathrm{H}=\overline{\mathrm{HOLD}}\) active, \(\mathrm{R}=\overline{\mathrm{RESET}}\) active

\section*{Table 13-7.TMS320C30 Signal Descriptions (Continued)}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Signal/Port & \# Pins & I/O/Z \(\dagger\) & Description & \multicolumn{2}{|l|}{Condition When Signal Is in High Z \(\ddagger\)} \\
\hline & & & Serial Port 1 Signals (6 Pins) & & \\
\hline CLKX1 & 1 & I/O/Z & Serial port 1 transmit clock. Serves as the serial shift clock for the serial port 1 transmitter. & S & R \\
\hline DX1 & 1 & I/O/Z & Data transmit output. Serial port 1 transmits serial data on this pin. & \(s\) & R \\
\hline FSX1 & 1 & I/O/Z & Frame synchronization pulse for transmit. The FSX1 pulse initiates the transmit data process over pin DX1. & \(s\) & R \\
\hline CLKR1 & 1 & I/O/Z & Serial port 1 receive clock. Serves as serial shift clock for the serial port 1 receiver. & S & R \\
\hline DR1 & 1 & I/O/Z & Data receive. Serial port 1 receives serial data via the DR1 pin. & S & R \\
\hline FSR1 & 1 & I/O/Z & Frame synchronization pulse for receive. The FSR1 pulse initiates the receive data process over DR1. & \(s\) & R \\
\hline \multicolumn{6}{|c|}{Timer 0 Signals (1 Pin)} \\
\hline TCLKO & 1 & I/O/Z & Timer clock. As input, TCLKO is used by timer 0 to count external pulses. As output pin, TCLKO outputs pulses generated by timer 0 . & S & R \\
\hline \multicolumn{6}{|c|}{Timer 1 Signals (1 Pin)} \\
\hline TCLK1 & 1 & I/O/Z & Timer clock. As input, TCLK1 is used by timer 1 to count external pulses. As output pin, TCLK1 outputs pulses generated by timer 1. & S & R \\
\hline \multicolumn{6}{|c|}{Supply and Oscillator Signals (29 Pins)} \\
\hline \(\mathrm{V}_{\text {DD3 }}-\mathrm{V}_{\text {DDO }}\) & 4 & 1 & Four \(+5-\mathrm{V}\) supply pins § & & \\
\hline \(1 O D V_{D D 1}, 1 O D V_{D D 0}\) & 2 & 1 & Two +5-V supply pins § & & \\
\hline \(A^{\prime} V_{D D 1}, A D V_{\text {DD0 }}\) & 2 & 1 & Two \(+5-\mathrm{V}\) supply pins § & & \\
\hline PDV \({ }_{\text {D }}\) & 1 & 1 & One \(+5-\mathrm{V}\) supply pin § & & \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) Input (I), output (O), high-impedance state (Z)
\(\ddagger \mathrm{S}=\mathrm{SHZ}\) active, \(\mathrm{H}=\mathrm{HOLD}\) active, \(\mathrm{R}=\overline{\mathrm{RESET}}\) active
§ The recommended decoupling capacitor is \(0.1 \mu \mathrm{~F}\).
}

Table 13-7. TMS320C30 Signal Descriptions (Continued)
\begin{tabular}{llll}
\hline Signal/Port & \# Pins & I/O/Z \(\dagger\) & Description
\end{tabular} \begin{tabular}{l} 
Condition When \\
Signal Is in High \(\mathbf{Z} \ddagger\) \\
\hline
\end{tabular}

\section*{Supply and Oscillator Signals (29 Pins) (Continued)}
\begin{tabular}{|c|c|c|c|}
\hline DDV \({ }_{\text {DD1 }}, \mathrm{DDV}^{\text {DD0 }}\) & 2 & 1 & Two +5-V supply pins § \\
\hline MDV \({ }_{\text {DD }}\) & 1 & 1 & One \(+5-\mathrm{V}\) supply pin § \\
\hline \(\mathrm{V}_{\text {SS3 }}-\mathrm{V}_{\text {SSO }}\) & 4 & 1 & Four ground pins \\
\hline DV \(\mathrm{SS3}^{-} \mathrm{DV}\) SS0 & 4 & 1 & Four ground pins \\
\hline \(\mathrm{CV}_{\text {SS } 1}, \mathrm{CV}_{\text {SS0 }}\) & 2 & 1 & Two ground pins \\
\hline \(\mathrm{IV}_{\text {SS }}\) & 1 & 1 & One ground pin \\
\hline \(V_{\text {BBP }}\) & 1 & NC & \(V_{\text {BB }}\) pump oscillator output \\
\hline \(V_{\text {SUBS }}\) & 1 & i & Substrate pin. Tie to ground. \\
\hline X 1 & 1 & 0 & Output pin from internal oscillator for the crystal. If crystal not used, pin should be left unconnected. \\
\hline X2/CLKIN & 1 & 1 & Input pin to internal oscillator from a crystal or a clock \\
\hline H1 & 1 & 0/Z & External H1 clock-has a period equal to twice CLKIN. \\
\hline H3 & 1 & 0/Z & External H3 clock-has a period equal to twice CLKIN. \\
\hline
\end{tabular}
\(\mp\) Input (I), output (O), high-impedance state (Z)
\(\ddagger \mathrm{S}=\mathrm{SHZ}\) active, \(\mathrm{H}=\) HOLD active, \(\mathrm{R}=\overline{\mathrm{RESET}}\) active
§ Follow the connections specified for the reserved pins. 18 - to \(22-k \Omega\) pull-up resistors are recommended. All +5 -volt supply pins must be connected to a common supply plane, and all ground pins must be connected to a common ground plane.

Table 13-7.TMS320C30 Signal Descriptions (Continued)
\begin{tabular}{lccl}
\hline Signal/Port & \# Pins & I/O/Z \(\dagger\) & \begin{tabular}{l} 
Description
\end{tabular} \\
\hline & & \multicolumn{1}{c}{ Reserved (18 Pins) § }
\end{tabular} \begin{tabular}{l} 
Condition When \\
Signal Is in High Z \(\ddagger\)
\end{tabular}

\subsection*{13.2.2 TMS320C31 Signal Descriptions}

Table 13-8 describes the signals that the TMS320C31 device uses in the microprocessor mode. They are listed according to the signal name; the number of pins allocated; the input (I), output (O), or high-impedance state (Z) operating modes; a brief description of the signal's function; and the condition that places an output pin in high impedance. A line over a signal name (for example, \(\overline{\operatorname{RESET}}\) ) indicates that the signal is active (low) (true at a logic 0 level).
Tabie 13-8. TMS320C31 Signal Descriptions
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Signal/Port & \# Pins & 1/0/Z \(\dagger\) & Description & \multicolumn{3}{|l|}{Condition When Signal Is in High Z \(\ddagger\)} \\
\hline \multicolumn{7}{|c|}{Primary Bus Interface (61 Pins)} \\
\hline D31-D0 & 32 & I/O/Z & 32-bit data port & S & H & R \\
\hline À23-A0 & 24 & 0/2 & 24-bit address port & S & H & R \\
\hline HOLD & 1 & 1 & Hold signal. When \(\overline{\text { HOLD }}\) is a logic low, any ongoing transaction is completed. The A23-AO, D31-D0, STRB, and R/W signais are placed in a high-impedance state, and all transactions over the primary bus interface are held until HOLD becomes a logic high or until the NOHOLD bit of the primary bus control register is set. & & & \\
\hline HOLDA & 1 & O/Z & Hold acknowledge signal. This signal is generated in response to a logic low on HOLD. It signals that A23-A0, D31-D0, STRB, and R/W are placed in a high-impedance state and that all transactions over the bus will be held. HOLDA will be high in response to a logic high of HOLD or until the NOHOLD bit of the primary bus control register is set. & S & & \\
\hline \(\mathrm{R} / \bar{W}\) & 1 & O/Z & Read/write signal. This pin is high when a read is performed and low when a write is performed over the parallel interface. & S & H & R \\
\hline \(\overline{\text { RDY }}\) & 1 & 1 & Ready signal. This pin indicates that the external device is prepared for a transaction completion. & & & \\
\hline \(\overline{\text { STRB }}\) & 1 & 0/Z & External access strobe & S & H & \\
\hline
\end{tabular}
\(\dagger\) Input (I), output (O), high-impedance (Z) state
\(\ddagger \mathrm{S}=\mathrm{SHZ}\) active, \(\mathrm{H}=\overline{\mathrm{HOLD}}\) active, \(\mathrm{R}=\overline{\mathrm{RESET}}\) active

Table 13-8. TMS320C31 Signal Descriptions (Continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline Signal/Port & \# Pins & 1/0/Z \(\dagger\) & Description & & \[
\begin{aligned}
& \text { mn } \\
& \text { gh } \ddagger
\end{aligned}
\] \\
\hline \multicolumn{6}{|c|}{Control Signals (10 Pins)} \\
\hline \(\overline{\text { INT3-INTO }}\) & 4 & 1 & External interrupts & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{S}} \\
\hline \(\overline{\text { ACK }}\) & 1 & O/Z & Interrupt acknowledge signal. \(\overline{\mathrm{IACK}}\) is set to 1 by the IACK instruction. This can be used to indicate the beginning or end of an interrupt service routine. & & \\
\hline MCBL/MP & 1 & 1 & Microcomputer boot loader/microprocessor mode pin & & \\
\hline RESET & 1 & 1 & Reset. When this pin is a logic low, the device is placed in the reset condition. When reset becomes a logic 1, execution begins from the location specified by the reset vector. & & \\
\hline \(\overline{\text { SHZ }}\) & 1 & 1 & Shut down high Z. An active (low) shuts down the TMS320C31 and places all pins in a highimpedance state. This signal is used for boardlevel testing to ensure that no dual drive conditions occur. CAUTION: An active (low) on the SHZ pin corrupts TMS320C31 memory and register contents. Reset the device with an \(\overline{\mathrm{SHZ}}=1\) to restore it to a known operating condition. & & \\
\hline XF1, XF0 & 2 & I/O/Z & External flag pins. These are used as generalpurpose I/O pins or to support interlocked processor instructions. & \(s\) & R \\
\hline \multicolumn{6}{|c|}{Serial Port 0 Signals (6 Pins)} \\
\hline CLKRO & 1 & 1/0/2 & Serial port 0 receive clock. This pin serves as the serial shift clock for the serial port 0 receiver. & S & R \\
\hline CLKXO & 1 & I/O/Z & Serial port 0 transmit clock. Serves as the serial shift clock for the serial port 0 transmitter. & \(s\) & R \\
\hline DR0 & 1 & I/O/Z & Data receive. Serial port 0 receives serial data via the DR0 pin. & \(s\) & R \\
\hline DXO & 1 & 1/O/Z & Data transmit output. Serial port 0 transmits serial data on this pin. & S & R \\
\hline FSR0 & 1 & I/O/Z & Frame synchronization pulse for receive. The FSRO pulse initiates the receive data process over DRO. & \(s\) & R \\
\hline
\end{tabular}

F Input (I), output ( O ), high-impedance state ( Z )
\(\ddagger \mathrm{S}=\mathrm{SHZ}\) active, \(\mathrm{H}=\overline{\mathrm{HOLD}}\) active, \(\mathrm{R}=\overline{\mathrm{RESET}}\) active

Table 13-8. TMS320C31 Signal Descriptions (Continued)
\begin{tabular}{|c|c|c|c|c|}
\hline Signal/Port & \# Pins & 1/0/Z \(\dagger\) & Description & Condition When Signal Is in High \(\mathbf{Z}^{\ddagger}\) \\
\hline \multicolumn{5}{|c|}{Serial Port 0 Signals (6 Pins) (Continued)} \\
\hline FSXO & 1 & I/O/Z & Frame synchronization pulse for transmit. The FSXO pulse initiates the transmit data process over pin DXO. & \(S \quad R\) \\
\hline \multicolumn{5}{|c|}{Timer Signals (2 Pins)} \\
\hline TCLKO & 1 & I/O/Z & Timer clock 0 . As an input, TCLKO is used by timer 0 to count external pulses. As an output pin, TCLKO outputs pulses generated by timer 0. & S \\
\hline TCLK1 & 1 & I/O/Z & Timer clock 1. As an input, TCLKO is used by timer 1 to count external pulses. As an output pin, TCLK1 outputs pulses generated by timer 1. & S \\
\hline \multicolumn{5}{|c|}{Supply and Oscillator Signals (49 Pins)} \\
\hline H1 & 1 & O/Z & External H1 clock. This clock has a period equal to twice CLKIN. & S \\
\hline H3 & 1 & O/Z & External H3 clock. This clock has a period equal to twice CLKIN. & \(s\) \\
\hline \(V_{D D}\) & 20 & 1 & \(+5-V_{D C}\) supply pins. All pins must be connected to a common supply plane. \({ }^{\S}\) & \\
\hline \(V_{S S}\) & 25 & 1 & Ground pins. All ground pins must be connected to a common ground plane. & \\
\hline X1 & 1 & O/Z & Output pin from the internal crystal oscillator. If a crystal is not used, this pin should be left unconnected. & \\
\hline X2/CLKIN & 1 & 1 & The internal oscillator input pin from a crystal or a clock. & \\
\hline \multicolumn{5}{|c|}{Reserved (4 Pins) \({ }^{\prime \prime}\)} \\
\hline EMU2-EMU0 & 3 & I & Reserved. Use \(20-\mathrm{k} \Omega\) pull-up resistors to +5 volts. & \\
\hline EMU3 & 1 & 0 & Reserved. & \\
\hline
\end{tabular}
\(\dagger\) Input (I), output (O), high-impedance state ( Z )
\(\ddagger S=S H Z\) active, \(H=\overline{H O L D}\) active, \(R=\overline{\text { RESET }}\) active
§ The recommended decoupling capacitor value is \(0.1 \mu \mathrm{~F}\).
II Follow the connections specified for the reserved pins. 18 - to \(22-\mathrm{k} \Omega\) pull-up resistors are recommended. All +5 -volt supply pins must be connected to a common supply plane, and all ground pins must be connected to a common ground plane.

\subsection*{13.3 Electrical Specifications}

Table 13-9, Table 13-10, Table 13-11, and Figure 13-8 show the electrical specifications for the TMS320C3x.

Table 13-9.Absolute Maximum Ratings Over Specified Temperature Range
\begin{tabular}{|c|c|c|}
\hline Condition/Characteristic & 'C30/'C31 Range & 'LC31 Range \\
\hline Supply voltage range, \(\mathrm{V}_{\mathrm{DD}}\) & -0.3 V to 7 V & -0.3 V to 5 V \\
\hline Input voltage range & -0.3 V to 7 V & -0.3 V to 5 V \\
\hline Output voltage range & -0.3 V to 7 V & -0.3 V to 5 V \\
\hline Continuous power dissipation (worst case) & 3.15 W for TMS320C30-33 1.7 W for TMS320C31-33 (See Note 3) & \begin{tabular}{l}
1.1 W \\
(See Note 3)
\end{tabular} \\
\hline Operating case temperature range & TMS320C30GEL \(0^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\) TMS320C31PQL \(0^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\) TMS320C31PQA \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(0^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\) \\
\hline Storage temperature range & \(-55^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Notes: 1) All voltage values are with respect to \(V_{\text {SS }}\).
2) Stresses beyond those listed above may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions beyond those indicated in Table 13-10 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
3) Actual operating power will be less than stated. These values were obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and expansion buses at the maximum rate possible. See nominal (IDD) current specification in Table 13-11.

Table 13-10. Recommended Operating Conditions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & \multirow[b]{2}{*}{Parameter} & \multicolumn{3}{|c|}{'C30/'C31} & \multicolumn{3}{|c|}{'LC31-33} & \multirow[b]{2}{*}{Unit} \\
\hline & & Min & Nom & Max & Min & Nom & Max & \\
\hline \(V_{\text {DD }}\) & Supply voltages (DDV \({ }_{\text {DD }}\), etc.) & 4.75 & 5 & 5.25 & 3.13 & 3.3 & 3.47 & V \\
\hline \(\mathrm{V}_{\text {SS }}\) & Supply voltages (CV \({ }_{\text {SS }}\), etc.) & & 0 & & & 0 & & V \\
\hline \(\mathrm{V}_{\mathrm{IH}}\) & High-level input voltage & 2 & & \[
\begin{aligned}
& V_{D D} \\
& +0.3 \dagger
\end{aligned}
\] & 1.8 & & \[
\begin{aligned}
& V_{D D} \\
& +0.3 \dagger
\end{aligned}
\] & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & -0.3 & & 0.8 & \(-0.3{ }^{\dagger}\) & & 0.6 & V \\
\hline IOH & High-level output current & & & -300 & & & -300 & \(\mu \mathrm{A}\) \\
\hline lOL & Low-level output current & & & 2 & & & 2 & mA \\
\hline T & Operating case temperature range & 0 & & 85 & 0 & & 85 & \({ }^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{V}_{\text {TH }}\) & CLKIN high-level input voltage for CLKIN & 2.6 & \[
\begin{aligned}
& V_{D D} \\
& +0.3 \dagger
\end{aligned}
\] & & 2.5 & \[
\begin{aligned}
& V_{D D} \\
& +0.3 \dagger
\end{aligned}
\] & & V \\
\hline
\end{tabular}
\(\dagger\) Guaranteed from characterization but not tested
Note: All voltage values are with respect to VSS. All input and output voltages except those for CLKIN are TTL compatible. CLKIN can be driven by a CMOS clock.

Table 13-11. Electrical Characteristics Over Specified Free-Air Temperature Ranget

\(\dagger\) All input and output voltage levels are TTL compatible.
\(\ddagger\) All nominal values are at \(\mathrm{V} D=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\S_{\text {For }}\) 'C30 PPM: \(\mathrm{V}_{\mathrm{OL}}(\max )=0.6 \mathrm{~V}\), except for the following:
\(\mathrm{V}_{\mathrm{OL}}(\) max \()=1 \mathrm{~V}\) for \(\mathrm{A}(0-31)\)
\(\mathrm{V}_{\mathrm{OL}}(\max )=0.9 \mathrm{~V}\) for \(\mathrm{XA}(0-12), \mathrm{D}(0-31)\)
\(\mathrm{V}_{\mathrm{OL}}(\) max \()=0.7 \mathrm{~V}\) for \(\overline{\text { STRB }}, \overline{\mathrm{XSTRB}}, \overline{M S T R B}, ~ F S X O / I, C L K X 0 / 1\), CLKRO/1, DXO/1 R \(\bar{W}, ~ X R / \bar{W}\)
\(\llbracket\) Pins with internal pull-up devices: \(\overline{N T 3}-\overline{N T O}, M C / \overline{M P}\), RSV10-RSVO. Although RSV10-RSVO have internal pullup devices, external pullups should be used on each pin as described in Table 13-7 beginning on page 13-17.
\# Actual operating current will be less than this maximum value. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and expansion buses at the maximum rate possible. See Calculation of TMS320C30 Power Dissipation, Appendix D.
\(\| f_{x}\) is the input clock frequency. The maximum value is 40 MHz .
\({ }^{\star}\) Guaranteed by design but not tested

Figure 13-8. Test Load Circuit

\[
\begin{array}{ll}
\text { Where: } & \text { } \mathrm{OL}=2.0 \mathrm{~mA} \text { (all outputs) } \\
& \mathrm{IOH}_{\mathrm{OH}}=300 \mu \mathrm{~A} \text { (all outputs) } \\
& \mathrm{V}_{\text {Load }}=2.15 \mathrm{~V} \\
& \mathrm{C}_{\mathrm{T}}=80 \mathrm{pF} \text { typica! load circuit capacitance }
\end{array}
\]

\subsection*{13.4 Signal Transition Levels}

\subsection*{13.4.1 TTL-Level Outputs}

TTL-compatible output levels are driven to a minimum logic-high level of 2.4 volts and to a maximum logic-low level of 0.6 volt. Figure \(13-9\) shows the TTLlevel outputs.

Figure 13-9. TTL-Level Outputs


TTL-output transition times are specified as follows:
\(\square\) For a high-to-low transition, the level at which the output is said to be no longer high is 2.0 volts, and the level at which the output is said to be low is 1.0 volt.
\(\square\) For a low-to-high transition, the level at which the output is said to be no longer low is 1.0 volt, and the level at which the output is said to be high is 2.0 volts.

\subsection*{13.4.2 TTL-Level Inputs}

Figure 13-10 shows the TTL-level inputs.
Figure 13-10. TTL-Level Inputs


TTL-compatible input transition times are specified as follows:
\(\square\)
For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2.0 volts, and the level at which the input is said to be low is 0.8 volt.
- For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.8 volt, and the level at which the input is said to be high is 2.0 volts.

\subsection*{13.5 Timing}

> Timing specifications apply to the TMS320C30 and TMS320C31.

\subsection*{13.5.1 X2/CLKIN, H1, and H3 Timing}

Table 13-12 defines the timing parameters for the X2/CLKIN, H1, and H3 interface signals. The numbers shown in parentheses in Figure 13-11 and Figure 13-12 correspond with those in the No. column of Table 13-12. Refer to the RESET timing in Figure 13-23 on page \(13-48\) for CLKIN to H1/H3 delay specification.

Table 13-12. Timing Parameters for X2/CLKIN, H1, and H3§
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|r|}{\[
\begin{aligned}
& \text { 'C30-27/ } \\
& \hline \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|r|}{\begin{tabular}{l}
'C30-33/ \\
'C31-33/ \\
'LC31
\end{tabular}} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40/ } \\
& \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|r|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\mathrm{f}}(\mathrm{Cl})\) & CLKIN fall time & & \(6 \ddagger\) & & \(5^{\ddagger}\) & & 5才 & & \(5^{\ddagger}\) & ns \\
\hline (2) & \(\mathrm{t}_{\mathrm{w} \text { (CIL) }}\) & CLKIN low pulse duration \(\mathrm{t}_{\mathrm{C}(\mathrm{Cl})}=\mathrm{min}\) & 14 & & 10 & & 9 & & 7 & & ns \\
\hline (3) & \(t_{w(C I H)}\) & CLKIN high pulse duration
\[
\mathrm{t}_{\mathrm{c}(\mathrm{Cl})}=\mathrm{min}
\] & 14 & & 10 & & 9 & & 7 & & ns \\
\hline (4) & \(t_{\text {r }}(\mathrm{Cl})\) & CLKIN rise time & & \(6 \ddagger\) & & \(5^{\ddagger}\) & & \(5^{\ddagger}\) & & \(5^{\ddagger}\) & ns \\
\hline (5) & \(\mathrm{t}_{\mathrm{c}(\mathrm{Cl})}\) & CLKIN cycle time & 37 & 303 & 30 & 303 & 25 & 303 & 20 & 303 & ns \\
\hline (6) & \(\mathrm{t}_{\mathrm{f}}(\mathrm{H})\) & H1/H3 fall time & & 4 & & 3 & & 3 & & 3 & ns \\
\hline (7) & \(t_{\text {w }}(\mathrm{HL})\) & H1/H3 low pulse duration & P-6 & & P-6 & & \(\mathrm{P}-5\) & & \(\mathrm{P}-5\) & & ns \\
\hline (8) & \(t_{\text {w }}(\mathrm{HH})\) & H1/H3 high pulse duration & P-7 & & P-7 & & P-6 & & P-6 & & ns \\
\hline (9) & \(\mathrm{tr}_{\mathbf{(} \text { ( }}\) ) & H1/H3 rise time & & 5 & & 4 & & 3 & & 3 & ns \\
\hline (9.1) & \(\mathrm{t}_{\mathrm{d}(\mathrm{HL}-\mathrm{HH})}\) & Delay from H1(H3) low to \(\mathrm{H} 3(\mathrm{H} 1)\) high & \(0{ }^{+}\) & 6 & 0t & 5 & ot & 4 & Ot & 4 & ns \\
\hline (10) & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})}\) & H1/H3 cycle time & 74 & 606 & 60 & 606 & 50 & 606 & 40 & 606 & ns \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) Guaranteed from characterization but not tested
\(\ddagger\) Guaranteed by design but not tested
\(\S P=t_{c}(C l)\)
}

Figure 13-11. Timing for X2/CLKIN


Figure 13-12. Timing for \(\mathrm{H} 1 / \mathrm{H} 3\)


\subsection*{13.5.2 Memory Read/Write Timing}

Table 13-13 defines memory read/write timing parameters for (M)STRB. The numbers shown in parentheses in Figure 13-13 and Figure 13-14 correspond with those in the No. column of Table 13-13.

Table 13-13. Timing Parameters for a Memory \((\overline{(M) S T R B})=0)\) ReadWrite
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \hline \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\begin{tabular}{|l|l|}
\hline 'C30-33 \\
'C31-33 \\
'LC31
\end{tabular}} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (11) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{~L}-(\mathrm{M}) \mathrm{SL})}\) & H1 low to \(\overline{(M) S T R B}\) low delay & \(0 \ddagger\) & 13 & \(0^{\ddagger}\) & 10 & \(0^{\ddagger}\) & 6§ & \({ }^{\prime} \ddagger\) & 4 & ns \\
\hline (12) & \(t_{d(H 1 L-(M) S H)}\) & H1 low to \(\overline{(M) S T R B}\) high delay & \(0 \ddagger\) & 13 & & 10 & \({ }^{\prime} \ddagger\) & 6 & \({ }^{\prime} \ddagger\) & 4 & ns \\
\hline (13.1) & \(\left.\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{H}-\mathrm{RWL}}\right)\) & H 1 high to \(\mathrm{R} \overline{\mathrm{W}}\) low delay & \(0 \ddagger\) & 13 & \({ }^{\prime} \ddagger\) & 10 & 0 \(\ddagger\) & 9 & O \(\ddagger\) & 7 & ns \\
\hline (13.2) & \(t_{d(H 1 H-X R W L)}\) & H1 high to XR \(\bar{W}\) low delay & \(0 \ddagger\) & 19 & \({ }^{\prime} \ddagger\) & 15 & 0 \(\ddagger\) & 13 & & & ns \\
\hline (14.1) & \(t_{d(H 1 L-A)}\) & H1 low to A valid delay & \(0 \ddagger\) & 16 & O \(\ddagger\) & 14 & \({ }^{\prime} \ddagger\) & 11 & O \(\ddagger\) & 9 & ns \\
\hline (14.2) & \(t_{d}(\mathrm{H} 1 \mathrm{~L}-\mathrm{XA})\) & H1 low to XA valid delay & \({ }^{\prime} \ddagger\) & 12 & & 10 & & 9 & & & ns \\
\hline (15.1) & \(t_{s u(D) R}\) & D setup before H 1 low (read) & 18 & & 16 & & 14 & & 10 & & ns \\
\hline (15.2) & \(t_{\text {su }}(X D) R\) & XD setup before H 1 low (read) & 21 & & 18 & & 16 & & & & ns \\
\hline (16) & \(\left.t^{\prime}(X) D\right) R\) & (X)D hold time after H1 low (read) & 0 & & 0 & & 0 & & 0 & & ns \\
\hline (17.1) & \(t_{\text {su (RDY }}\) & \(\overline{R D Y}\) setup before H1 high & 10 & & 8 & & 8 & & 6 & & ns \\
\hline (17.2) & \(t_{\text {su }}\) (XRDY) & \(\overline{\text { XRDY }}\) setup before H1 high & 11 & & 9 & & 9 & & & & ns \\
\hline (18) & \(\left.t_{\text {h ( }}(\mathrm{X}) \mathrm{RD} \mathrm{Y}\right)\) & \(\overline{(X) R D Y}\) hold time after H 1 high & 0 & & 0 & & 0 & & 0 & & ns \\
\hline (19) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{H}-(\mathrm{X}) \mathrm{RWH})}\) & H 1 high to \((\mathrm{X}) \mathrm{R} / \overline{\mathrm{W}}\) high (write) delay & & 13 & & 10 & & 9 & & 7 & ns \\
\hline (20) & \(\left.\mathrm{t}_{\mathrm{v}}(\mathrm{X}) \mathrm{D}\right) \mathrm{W}\) & (X)D valid after H 1 low (write) & & 25 & & 20 & & 17 & & 14 & ns \\
\hline (21) & \(t_{h(X) D}(\mathrm{~W}\) & (X)D hold time after H1 high (write) & \({ }^{\prime} \ddagger\) & & \({ }^{\prime} \ddagger\) & & 0才 & & O\# & & ns \\
\hline
\end{tabular}

\footnotetext{
\(\ddagger\) Guaranteed by design but not tested
§ For 'C30 PPM, \(\mathrm{t}_{\mathrm{d}}(\mathrm{H} 1 \mathrm{~L}-(\mathrm{M}) \mathrm{SL})(\max )=7 \mathrm{~ns}\)
}

Table 13-13. Timing Parameters for a Memory \((\overline{(M) S T R B})=0)\) ReadWrite (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{array}{|l}
\hline \text { 'C30-33 } \\
\text { 'C31-33 } \\
\text { 'LC31 }
\end{array}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (22.1) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{H}-\mathrm{A})}\) & H1 high to A valid on back-to-back write cycles (write) delay & & 23 & & 18 & & 15 & & 12 & ns \\
\hline (22.2) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{H}-\mathrm{XA})}\) & H1 high to XA valid on back-to-back write cycles (write) delay & & 32 & & 25 & & 21 & & & ns \\
\hline (26) & \(\mathrm{t}_{\mathrm{d}}\left(\mathrm{A}-(\mathrm{X}) \mathrm{RD} \mathrm{S}^{\prime}\right.\) & \(\overline{(X) R D Y}\) delay from A valid delay & & \(10^{\dagger}\) & & \(8{ }^{\dagger}\) & & \(7{ }^{\dagger}\) & & 6 & ns \\
\hline
\end{tabular}
\(\dagger\) Guaranteed from characterization but not tested
\(\ddagger\) Guaranteed by design but not tested
\(\S_{\text {For }}{ }^{\prime} \mathrm{C} 30\) PPM, \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{~L}-(\mathrm{M}) \mathrm{SL})}(\mathrm{max})=7 \mathrm{~ns}\)

Figure 13-13. Timing for Memory ( \(\overline{(M) S T R B}=0\) ) Read


Note: \(\overline{(M) S T R B}\) will remain low during back-to-back read operations.

Figure 13-14. Timing for Memory \((\overline{(M) S T R B}=0)\) Write


Table 13-14 defines memory read timing parameters for \(\overline{\text { IOSTRB. The num- }}\) bers shown in parentheses in Figure 13-15 and Figure 13-16 correspond with those in the No. column of Table 13-14 and Table 13-15.

Table 13-14. Timing Parameters for a Memory \((\overline{\text { IOSTRB }}=0)\) Read
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|r|}{'C30-27} & \multicolumn{2}{|r|}{'C30-33} & \multicolumn{2}{|r|}{'C30-40} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & \\
\hline (11.1) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{H}-\mathrm{lOSL})}\) & H1 high to IOSTRB low delay & \({ }^{+}\) & 13 & \(0^{+}\) & 10 & \({ }^{+}\) & 9 & ns \\
\hline (12.1) & \(\mathrm{t}_{\mathrm{d}}(\mathrm{H} 1 \mathrm{H}-\mathrm{IOSH})\) & H1 high to \(\overline{\text { OSTRB }}\) high delay & \({ }^{+}{ }^{+}\) & 13 & Ot & 10 & Ot & 9 & ns \\
\hline (13.1) & \(t_{d(H 1 L-X R W H)}\) & H1 low to XR/ \(\bar{W}\) high delay & ot & 13 & ot & 10 & Ot & 9 & ns \\
\hline (14.3) & \(t_{d(H 1 L-X A)}\) & H1 low to XA valid delay & Ot & 13 & Ot & 10 & O \(\ddagger\) & 9 & ns \\
\hline (15.3) & \(t_{s u}(X D) R\) & XD setup before H 1 high & 19 & & 15 & & 13 & & ns \\
\hline (16.1) & \(t_{h(X D)} R\) & XD hold time after H 1 high & 0 & & 0 & & 0 & & ns \\
\hline (17.3) & \(t_{\text {su }}\) (XRDY) & \(\overline{X R D Y}\) setup before H 1 high & 11 & & 9 & & 9 & & ns \\
\hline (18.1) & \(t_{h}\) (XRDY) & \(\overline{\text { XRDY }}\) hold time after H 1 high & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}
\(\dagger\) Guaranteed by design but not tested

Figure 13-15. Timing for Memory \((\overline{\text { IOSTRB }}=0)\) Read


Figure 13-16. Timing for Memory \((\overline{\text { IOSTRB }}=0)\) Write


Table 13-15 defines memory write timing parameters for \(\overline{\text { IOSTRB }}\). The numbers shown in parentheses in Figure 13-15 and Figure 13-16 correspond with those in the No. column of Table 13-14 and Table 13-15.

Table 13-15. Timing Parameters for a Memory ( \(\overline{\text { OSTRB }}=0\) ) Write
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|r|}{'C30-27} & \multicolumn{2}{|r|}{'C30-33} & \multicolumn{2}{|r|}{'C30-40} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & \\
\hline (23) & \(\mathrm{t}_{\mathrm{d} \text { (H1L-XRWL) }}\) & H1 low to XR \(\bar{W}\) low delay & ot & 19 & Ot & 15 & Ot & 13 & ns \\
\hline (24) & \(t_{v}(X D) W\) & XD valid after H 1 high & & 38 & & 30 & & 25 & ns \\
\hline (25) & \(t_{h}(X D) W\) & XD hold time after H1 low & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) Guaranteed by design but not tested
}

\subsection*{13.5.3 XFO and XF1 Timing When Executing LDFI or LDII}

Table 13-16 defines the timing parameters for XFO and XF1 during execution of LDFI or LDII. The numbers shown in parentheses in Figure 13-17 correspond with those in the No. column of Table 13-16.

Table 13-16. Timing Parameters for XFO and XF1 When Executing LDFI or LDII
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C30-33 'C31-33 'LC31} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 3 \mathrm{H}-\mathrm{XFOL})}\) & H3 high to XFO low delay & & 19 & & 15 & & 13 & & 12 & ns \\
\hline (2) & \(t_{\text {su }}(X F 1)\) & XF1 setup before H1 low & 13 & & 10 & & 9 & & 9 & & ns \\
\hline (3) & \(t_{n}\) (XF1) & XF1 hold time after H1 low & 0 & & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}

Figure 13-17. Timing for XFO and XF1 When Executing LDFI or LDII


\subsection*{13.5.4 XFO Timing When Executing STFI and STII}

Table 13-17 defines the timing parameters for the XF0 and XF1 pins during execution of STFI or STII. The number shown in parentheses in Figure 13-18 corresponds with the number in the No. column of Table 13-17.

Table 13-17. Timing Parameters for XFO When Executing STFI or STII
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-33 } \\
& \text { 'C31-33 } \\
& \text { 'LC31 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \hline \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 3 \mathrm{H}-\mathrm{XFOH})}\) & H3 high to XFO high delay & & 19 & & 15 & & 13 & & 12 & ns \\
\hline
\end{tabular}

XFO is always set high at the beginning of the execute phase of the interlock store instruction. When no pipeline conflicts occur, the address of the store is also driven at the beginning of the execute phase of the interlock store instruction. However, if a pipeline conflict prevents the store from executing, the address of the store will not be driven until the store can execute.

Figure 13-18. Timing for XFO When Executing an STFI or STII


\subsection*{13.5.5 XFO and XF1 Timing When Executing SIGI}

Table 13-18 defines the timing parameters for the XF0 and XF1 pins during execution of SIGI. The numbers shown in parentheses in Figure 13-19 correspond with those in the No. column of Table 13-18.

Table 13-18. Timing Parameters for XFO and XF1 When Executing SIGI
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \hline \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C30-33 'C31-33 'LC31} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 3 \mathrm{H}-\mathrm{XFOL})}\) & H3 high to XFO low delay & & 19 & & 15 & & 13 & & 12 & ns \\
\hline (2) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 3 \mathrm{H}-\mathrm{XFOH})}\) & H3 high to XFO high delay & & 19 & & 15 & & 13 & & 12 & ns \\
\hline (3) & \(t_{s u}(X F 1)\) & XF1 setup before H 1 low & 13 & & 10 & & 9 & & 9 & & ns \\
\hline (4) & \(t_{h}(\mathrm{XF} 1)\) & XF1 hold time after H1 low & 0 & & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}

Figure 13-19. Timing for XFO and XF1 When Executing SIGI


\subsection*{13.5.6 Loading When the XF Pin Is Configured as an Output}

Table 13-19 defines the timing parameter for loading the XF register when the XF pin is configured as an output. The number shown in parentheses in Figure 13-20 corresponds with the number in the No. column of Table 13-19.

Table 13-19. Timing Parameters for Loading the XF Register When Configured as an Output Pin
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\begin{tabular}{l}
'C30-33 \\
'C31-33 \\
'LC31
\end{tabular}} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \hline \text { C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\mathrm{v} \text { (H3H-XF) }}\) & H3 high to XF valid & & 19 & & 15 & & 13 & & 12 & ns \\
\hline
\end{tabular}

Figure 13-20. Timing for Loading XF Register When Configured as an Output Pin


\subsection*{13.5.7 Changing the XF Pin From an Output to an Input}

Table 13-20 defines the timing parameters for changing the XF pin from an output pin to an input pin. The numbers shown in parentheses in Figure 13-21 correspond with those in the No. column of Table 13-20.

Table 13-20. Timing Parameters of XF Changing From Output to Input Mode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C30-33 C31-33 'LC31} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \hline \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{th}_{\mathrm{h}}(\mathrm{H} 3 \mathrm{H}-\mathrm{XFO1)}\) & XF hold after H3 high & & 19 & & 15 & & \(13^{\dagger}\) & & 12 & ns \\
\hline (2) & \(\mathrm{t}_{\text {su }}\) (XF) & XF setup before H 1 low & 13 & & 10 & & 9 & & 9 & & ns \\
\hline (3) & \(t_{\text {L }}(X F)\) & XF hold after H 1 low & 0 & & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}
\(\dagger_{\text {For }}{ }^{\text {C }}\) ( 30 PPM, \(\mathrm{t}_{\mathrm{n}(\mathrm{H} 3 \mathrm{H}-X F 01)}\) (max) \(=14 \mathrm{~ns}\)
Figure 13-21. Timing for Change of XF From Output to Input Mode


\subsection*{13.5.8 Changing the XF Pin From an Input to an Output}

Table 13-21 defines the timing parameter for changing the XF pin from an input pin to an output pin. The number shown in parentheses in Figure 13-22 corresponds with the number in the No. column of Table 13-21.

Table 13-21. Timing Parameters of XF Changing From Input to Output Mode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \hline \text { C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { 'C30-33 } \\
& \text { 'C31-33 } \\
& \text { 'LC31 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline No. & Name & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\mathrm{d} \text { (H3H-XFIO) }}\) & H3 high to XF switching from input to output delay & & 25 & & 20 & & 17 & & 17 & ns \\
\hline
\end{tabular}

Figure 13-22. Timing for Change of XF From Input to Output Mode


\subsection*{13.5.9 Reset Timing}

RESET is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 13-23 on page 13-48 will occur; otherwise, an additional delay of one clock cycle is possible.

The asynchronous reset signals include XFO/1, CLKXO/1, DX0/1, FSX0/1, CLKRO/1, DRO/1, FSRO/1, and TCLK0/1.

Table 13-22 ('C30) and Table 13-23 ('C31) define the timing parameters for the RESET signal. The numbers shown in parentheses in Figure 13-23 correspond with those in the No. column of Table 13-22 or Table 13-23.
Resetting the device initializes the primary and expansion bus control registers to seven software wait states and therefore results in slow external accesses until these registers are initialized.
Note also that \(\overline{\mathrm{HOLD}}\) is an asynchronous input and can be asserted during reset.

Table 13-22. Timing Parameters for \(\overline{\text { RESET }}\) for the TMS320C30
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{'C30-27} & \multicolumn{2}{|l|}{'C30-33} & \multicolumn{2}{|l|}{'C30-40} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(t_{\text {su (RESET) }}\) & Setup for \(\overline{\text { RESET }}\) before CLKIN low & 28 & \(\mathrm{p}^{\dagger §}\) & 10 & P \(\dagger\) & 10 & p†§ & ns \\
\hline (2.1) & \(\mathrm{t}_{\text {d(CLKINH-H1H) }}\) & CLKIN high to H 1 high delay \(\ddagger\) & 6 & 20 & 4 & 14 & 2 & 12 & ns \\
\hline (2.2) & \(\mathrm{t}_{\mathrm{d} \text { (CLKINH-H1L) }}\) & CLKIN high to H 1 low delay \(\ddagger\) & 6 & 20 & 4 & 14 & 2 & 12 & ns \\
\hline (3) & \(\mathrm{t}_{\text {su(RESETH-H1L) }}\) & Setup for RESET high before H 1 low and after 10 H 1 clock cycles & 13 & & 10 & & 9 & & ns \\
\hline (5.1) & \(\mathrm{t}_{\text {(CLKINH-H3L) }}\) & CLKIN high to H3 low delay \(\ddagger\) & 6 & 20 & 4 & 14 & 2 & 12 & ns \\
\hline (5.2) & \(\mathrm{t}_{\mathrm{d} \text { (CLKINH-H3H) }}\) & CLKIN high to H 3 high delay \(\ddagger\) & 6 & 20 & 4 & 14 & 2 & 12 & ns \\
\hline (8) & \(\mathrm{t}_{\text {dis }}(\mathrm{H} 1 \mathrm{H}-(\mathrm{X}) \mathrm{D})\) & H 1 high to \((X)\) D disabled (high impedance) & & \(19^{\dagger}\) & & \(15^{\dagger}\) & & \(13^{\dagger}\) & ns \\
\hline (9) & \(\mathrm{t}_{\text {dis }}(\mathrm{H} 3 \mathrm{H}-(\mathrm{X}) \mathrm{A})\) & H3 high to ( X )A disabled (high impedance) & & \(13^{\dagger}\) & & \(10^{\dagger}\) & & \(9 \dagger\) & ns \\
\hline (10) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 3 \mathrm{H}-\mathrm{CONTROLH})}\) & H3 high to control signals high delay & & \(13^{\dagger}\) & & \(10^{\dagger}\) & & \(9 \dagger\) & ns \\
\hline (11) & \(\mathrm{t}_{\mathrm{d}}(\mathrm{H} 1 \mathrm{H}-\mathrm{RWH})\) & H1 high to \(\mathrm{R} / \bar{W}\) high delay & & \(13^{\dagger}\) & & \(10^{\dagger}\) & & \(9 \dagger\) & ns \\
\hline (13) & \(\mathrm{t}_{\mathrm{d} \text { (H1H-IACKH) }}\) & H 1 high to \(\overline{\mathrm{ACK}}\) high delay & & \(13^{\dagger}\) & & \(10^{\dagger}\) & & \(9 \dagger\) & ns \\
\hline (14) & \(\mathrm{t}_{\text {dis }}\) (RESETL-ASYNCH) & \(\overline{\text { RESET }}\) low to asynchronously reset signals disabled (high impedance) & & \(31^{\dagger}\) & & \(25^{\dagger}\) & & \(21{ }^{+}\) & ns \\
\hline
\end{tabular}
\(\dagger\) Characterized but not tested
\(\ddagger\) See Figure 13-24 for temperature dependence for the \(33-\mathrm{MHz}\) TMS320C30. See Figure 13-25 for temperature dependence for the \(40-\mathrm{MHz}\) TMS320C30.
\(\S \mathrm{P}=\mathrm{t}_{\mathrm{C}}(\mathrm{Cl})\)

Table 13-23. Timing Parameters for RESET for the TMS320C31
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{'C31-27} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C31-33 } \\
& \hline \text { 'LC31 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-40} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\text {su (RESET) }}\) & Setup for RESET before CLKIN low & 28 & \(\mathrm{P}^{\dagger 1}\) & 10 & P「斤 & 10 & Ptit & 10 & \(\mathrm{p}^{\dagger 1}\) & ns \\
\hline (2.1) & \(\mathrm{t}_{\mathrm{d} \text { (CLKINH-H1H) }}\) & CLKIN high to H 1 high delay §\# \(^{\#}\) & 2 & 12 & 2 & \(12^{\ddagger}\) & 2 & 12 & 2 & 10 & ns \\
\hline (2.2) & \(\mathrm{t}_{\mathrm{d}(\text { CLKINH-H1L) }}\) & CLKIN high to H 1 low delay \({ }^{\text {§ }}\) & 2 & 12 & 2 & \(12^{\ddagger}\) & 2 & 12 & 2 & 10 & ns \\
\hline (3) & \(t_{\text {su(RESETH-H1L) }}\) & Setup for \(\overline{R E S E T}\) high before H 1 low and after 10 H1 clock cycles & 13 & & 10 & & 9 & & 7 & & ns \\
\hline (5.1) & \(\mathrm{t}_{\mathrm{d} \text { (CLKINH-H3L) }}\) & CLKIN high to H3 low delay §\# & 2 & 12 & 2 & \(12^{\ddagger}\) & 2 & 12 & 2 & 10 & ns \\
\hline (5.2) & \(\mathrm{t}_{\text {(CLKINH-H3H) }}\) & CLKIN high to H3 high delay \({ }^{\text {§\# }}\) & 2 & 12 & 2 & \(12^{\ddagger}\) & 2 & 12 & 2 & 10 & ns \\
\hline (8) & \(\mathrm{t}_{\text {dis }}(\mathrm{H} 1 \mathrm{H}-(\mathrm{X}) \mathrm{D})\) & H1 high to D disabled (high impedance) & & \(19^{\dagger}\) & & \(15^{\dagger}\) & & \(13^{\dagger}\) & & \(12^{\dagger}\) & ns \\
\hline (9) & \(\mathrm{t}_{\text {dis }}(\mathrm{H} 3 \mathrm{H}-(\mathrm{X}) \mathrm{A})\) & H3 high to A disabled (high impedance) & & \(13^{\dagger}\) & & \(10^{\dagger}\) & & \(9 \dagger\) & & \(8^{\dagger}\) & ns \\
\hline (10) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 3 \mathrm{H}-\mathrm{CONTROLH})}\) & H3 high to control signals high delay & & \(13^{\dagger}\) & & \(10^{\dagger}\) & & \(9 \dagger\) & & \(8{ }^{\dagger}\) & ns \\
\hline (12) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{H}-\mathrm{RWH})}\) & H1 high to R/ \(\bar{W}\) high delay & & \(13^{\dagger}\) & & \(10^{\dagger}\) & & \(9 \dagger\) & & \(8{ }^{\dagger}\) & ns \\
\hline (13) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{H}-\mathrm{IACKH})}\) & H1 high to \(\overline{\mathrm{ACK}}\) high delay & & \(13^{\dagger}\) & & \(10^{\dagger}\) & & \(9 \dagger\) & & \(8{ }^{\dagger}\) & ns \\
\hline (14) & \(\mathrm{t}_{\text {dis }}\) (RESETL-ASYNCH) & RESET low to asynchronously reset signals disabled (high impedance) & & \(31 \dagger\) & & \(25^{\dagger}\) & & \(21{ }^{\dagger}\) & & \(17 \dagger\) & ns \\
\hline
\end{tabular}
\(\dagger\) Characterized but not tested
\(\ddagger 14 \mathrm{~ns}\) for the extended temperature ' \({ }^{\prime}\) C31-33
§ See Figure 13-25 for temperature dependence for the TMS320C31-27, TMS320C31-33, and the extended-temperature TMS320C31-33.
\({ }^{\pi} \mathrm{P}=\mathrm{t}_{\mathrm{C}}(\mathrm{Cl})\)
\# See Figure 13-26 for temperature dependence for the TMS320C31-50.

Figure 13-23. Timing for \(\overline{\text { RESET }}\)


Notes: 1) (X)D includes D31-D0 and XD31-XD0.
2) (X)A includes A23-AO and XA12-XAO.
3) Control signals include \(\overline{\text { STRB }}, \overline{M S T R B}\), and \(\overline{\text { IOSTRB }}\).
4) Asynchronously reset signals include XFO/1, CLKX0/1, DX0/1, FSX0/1, CLKRO/1, DRO/1, FSRO/1, and TCLK0/1.
5) RESET is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown will occur; otherwise, an additional delay of one clock cycle is possible.
6) Note that the \(R \bar{W}\) and \(X R \bar{W}\) outputs are placed in a high-impedance state during reset and can be provided with a resistive pull-up, nominally \(18-22 \mathrm{k} \Omega\), if undesirable spurious writes could be caused when these outputs go low.
7) In microprocessor mode, the reset vector is fetched twice, with seven software wait states each time. In microcomputer mode, the reset vector is fetched twice, with no software wait states.

Figure 13-24. CLKIN to H1/H3 as a Function of Temperature


Case Temperature ( \(\mathrm{C}^{\circ}\) )
Figure 13-25. CLKIN to H1/H3 as a Function of Temperature


Figure 13-26. CLKIN to \(\mathrm{H} 1 / \mathrm{H} 3\) as a Function of Temperature


\subsection*{13.5.10 \(\overline{\text { SHZ }}\) Pin Timing}

Table 13-24 defines the timing parameters for the \(\overline{\mathrm{SHZ}}\) pin. The numbers shown in parentheses in Figure 13-27 correspond with those in the No. column of Table 13-24.

Table 13-24. Timing Parameters for the \(\overline{S H Z}\) Pin
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|c|}{\[
\begin{aligned}
& \hline \text { 'C30 } \\
& \text { 'C31 } \\
& \text { 'LC31 }
\end{aligned}
\]} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\text {dis(SHZ) }}\) & \(\overline{\mathrm{SHZ}}\) low to all O, I/O pins disabled (high impedance) & \({ }^{+}\) & 2P† \(\ddagger\) & ns \\
\hline (2) & \(\mathrm{t}_{\mathrm{en}(\mathrm{SHZ})}\) & \(\overline{\mathrm{SHZ}}\) high to all \(\mathrm{O}, \mathrm{I} / \mathrm{O}\) pins enabled (active) & 0t & 2P† \(\ddagger\) & ns \\
\hline
\end{tabular}
\(\dagger\) Characterized but not tested
\(\ddagger \mathrm{P}=\mathrm{t}_{\mathrm{C}}(\mathrm{Cl})\)
Figure 13-27. Timing for \(\overline{S H Z}\) Pin


Note: Enabling \(\overline{\operatorname{SHZ}}\) destroys \(\operatorname{TMS320C3x}\) register and memory contents. Assert \(\overline{\mathrm{SHZ}}=1\) and reset the TMS320C3x to restore it to a known condition.

\subsection*{13.5.11 Interrupt Response Timing}

Table 13-25 defines the timing parameters for the INT signals. The numbers shown in parentheses in Figure 13-28 correspond with those in the No. column of Table 13-25.

Table 13-25. Timing Parameters for \(\overline{\text { INT3 }}-\overline{\text { INTO }}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { 'C30-33 } \\
& \hline \text { 'C31-33 } \\
& \text { 'LC31 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\text {su(INT) }}\) & \(\overline{\text { INT3-INTO }}\) setup before H1 low & 19 & & 15 & & 13 & & 10 & & ns \\
\hline (2) & \(\mathrm{t}_{\mathrm{w} \text { (INT) }}\) & Interrupt pulse duration to guarantee only one interrupt & P & 2Pt\# & & 2Ptף & & 2Pt\# & & 2Pt\# & ns \\
\hline
\end{tabular}
\(\dagger\) Characterized but not tested
\(\ddagger \mathrm{P}=\mathrm{t}_{\mathrm{c}}(\mathrm{H})\)
The interrupt (INT) pins are asynchronous inputs that can be asserted at any time during a clock cycle. The TMS320C3x interrupts are level-sensitive, not edge-sensitive. Interrupts are detected on the falling edge of H 1 . Therefore, interrupts must be set up and held to the falling edge of H 1 for proper detection. The CPU and DMA respond to detected interrupts on instruction fetch boundaries only.

For the processor to recognize only one interrupt on a given input, an interrupt pulse must be set up and held to:
\(\square\) A minimum of one H 1 falling edge, and
\(\square\) No more than two H 1 falling edges.
The TMS320C3x can accept an interrupt from the same source every two H1 clock cycles.

If the specified timings are met, the exact sequence shown in Figure 13-28 will occur; otherwise, an additional delay of one clock cycle is possible.

Figure 13-28. Timing for \(\overline{1 N T 3}-\overline{I N T O}\) Response


\subsection*{13.5.12 Interrupt Acknowledge Timing}

The \(\overline{\mathrm{IACK}}\) output goes active on the first half-cycle (HI rising) of the decode phase of the IACK instruction and goes inactive at the first half-cycle (HI rising) of the read phase of the IACK instruction.

Table 13-26 defines the timing parameters for the \(\overline{\mathrm{IACK}}\) signal. The numbers shown in parentheses in Figure 13-29 correspond with those in the No. column of Table 13-26.

Table 13-26. Timing Parameters for \(\overline{I A C K}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-33 } \\
& \text { 'C31-33 } \\
& \text { 'LC31 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\mathrm{d} \text { ( } \mathrm{H} 1 \mathrm{H}-\mathrm{IACKL} \text { ) }}\) & Hí high to \(\overline{\mathrm{A} A C K}\) low delay & & 13 & & 10 & & 9 & & 7 & ns \\
\hline (2) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{H}-\mathrm{IACKH})}\) & H 1 high to \(\overline{\text { ACK }}\) high delay & & 13 & & 10 & & 9 & & 7 & ns \\
\hline
\end{tabular}

Note: \(\quad\) The \(\overline{\mathrm{IACK}}\) output is active for the entire duration of the bus cycle and is therefore extended if the bus cycle utilizes wait states.

Figure 13-29. Timing for \(\overline{I A C K}\)


\subsection*{13.5.13 Data Rate Timing Modes}

Unless otherwise indicated, the data rate timings shown in Figure 13-30 and Figure 13-31 are valid for all serial port modes, including handshake. For a functional description of serial port operation, refer to subsection 8.2.12 on page 8-30.

Table 13-27 defines the serial port timing parameters for eight 'C3x devices. The numbers shown in parentheses in Figure 13-30 and Figure 13-31 correspond with those in the No. column of Table 13-27.

Figure 13-30. Timing for Fixed Data Rate Mode


Notes: 1) Timing diagrams show operations with CLKXP \(=\) CLKRP \(=F S X P=F S R P=0\).
2) Timing diagrams depend on the length of the serial port word, where \(n=8,16,24\), or 32 bits, respectively.

Figure 13-31. Timing for Variable Data Rate Mode


Notes: 1) Timing diagrams show operation with CLKXP = CLKRP = FSXP = FSRP \(=0\).
2) Timing diagrams depend on the length of the serial port word, where \(n=8,16,24\), or 32 bits, respectively.
3) The timings that are not specified expressly for the variable data rate mode are the same as those that are specified for the fixed data rate mode.

Table 13-27. Serial-Port Timing Parameters


\footnotetext{
\(\dagger\) Guaranteed by design but not tested
\(\ddagger\) Not tested
}

Table 13-27. Serial-Port Timing Parameters (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Description}} & \multicolumn{2}{|l|}{TMS320C30-33/TMS320C31-33/
TMS320LC31} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1-\mathrm{SCK}}\) ) & \multicolumn{2}{|l|}{H 1 high to internal CLKX/R delay} & & 15 & ns \\
\hline (2) & \(\mathrm{t}_{\mathrm{c} \text { (SCK) }}\) & CLKX/R cycle time & CLKX/R ext & \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times 2.6{ }^{\dagger}\)} & ns \\
\hline & & & CLKX/R int & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times 2\) & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times 23{ }^{\text {2 }} \ddagger\) & \\
\hline (3) & \(t_{w(S C K)}\) & CLKX/R high/low pulse duration & CLKX/R ext & \multicolumn{2}{|l|}{\(t^{\text {c }}\) (H) \(+12^{\dagger}\)} & \multirow[t]{2}{*}{ns} \\
\hline & & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{CLKX/R rise time CLKX/R int}} & \multirow[t]{5}{*}{\(\left[\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})^{\prime} / 2\right]-15\)} & \(\left[t_{\text {c }}(\mathrm{SCK}) / 2\right]+5\) & \\
\hline (4) & \(\mathrm{tr}_{\text {( }} \mathrm{SCK}\) ) & & & & \(8^{\dagger}\) & ns \\
\hline (5) & \(\mathrm{t}_{\text {f(SCK) }}\) & \multicolumn{2}{|l|}{CLKX/R fall time} & & \(8{ }^{\dagger}\) & ns \\
\hline \multirow[t]{2}{*}{(6)} & \multirow[t]{2}{*}{\(\mathrm{t}_{\mathrm{d}}(\mathrm{DX})\)} & \multirow[t]{2}{*}{CLKX to DX valid delay} & CLKX ext & & 35 & \multirow[t]{2}{*}{ns} \\
\hline & & & CLKX int & & 20 & \\
\hline (7) & \(\mathrm{t}_{\text {su(DR) }}\) & DR setup before CLKR low & CLKR ext CLKR int & \[
\begin{aligned}
& 10 \\
& 25
\end{aligned}
\] & & ns \\
\hline (8) & \(t_{\text {( }}\) (DR) & DR hold from CLKR low & CLKR ext CLKR int & \[
\begin{aligned}
& 10 \\
& 0
\end{aligned}
\] & & ns \\
\hline (9) & \(\mathrm{t}_{\mathrm{d}(\mathrm{FSX})}\) & CLKX to internal FSX high/low delay & CLKX ext CLKX int & & \[
\begin{aligned}
& 32 \\
& 17
\end{aligned}
\] & ns \\
\hline (10) & \(\mathrm{t}_{\text {su(FSR }}\) & FSR setup before CLKR Iow & CLKR ext CLKR int & \[
\begin{aligned}
& 10 \\
& 10
\end{aligned}
\] & & ns \\
\hline (11) & \(t_{\text {h }}(\mathrm{FS})\) & FSX/R input hold from CLKX/R low & CLKX/R ext CLKX/R int & \[
\begin{aligned}
& 10 \\
& 0
\end{aligned}
\] & & ns \\
\hline (12) & \(t_{\text {su }}\) (FSX) & External FSX setup before CLKX & CLKX ext CLKX int & \[
\begin{aligned}
& -\left[\mathrm{t}_{\mathrm{c}(\mathrm{H}} \mathrm{H}^{-8}-8\right] \\
& {\left[\mathrm{t}_{\mathrm{c}(\mathrm{H})^{-2}}-21\right]}
\end{aligned}
\] & \[
\begin{aligned}
& {\left[\mathrm{t}_{\mathrm{c}(\mathrm{SCK}} / 2\right]-10^{\ddagger} \ddagger} \\
& \mathrm{t}_{\mathrm{c}(\mathrm{SCK}) / 2 \ddagger} \ddagger
\end{aligned}
\] & ns \\
\hline (13) & \(t_{d(C H-D X)} \mathrm{V}\) & CLKX to first DX bit, FSX precedes CLKX high delay & CLKX ext CLKX int & & \[
\begin{aligned}
& 36 \\
& 21
\end{aligned}
\] & ns \\
\hline (14) & \(t_{d(F S X-D X) V}\) & FSX to first DX bit, CLKX delay & precedes FSX & & 36 & ns \\
\hline (15) & \(\mathrm{t}_{\mathrm{d} \text { (DXZ) }}\) & CLKX high to DX high im ing last data bit delay & edance follow- & & \(20^{\dagger}\) & ns \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) Guaranteed by design but not tested
\(\ddagger\) Not tested
}

Table 13-27. Serial-Port Timing Parameters (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Description}} & \multicolumn{2}{|l|}{TMS320C30-40/TMS320C31-40} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1-\mathrm{SCK})}\) & \multicolumn{2}{|l|}{H1 high to internal CLKX/R delay} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times 2.6^{\dagger} \quad 13\)}} & ns \\
\hline (2) & \(\mathrm{t}_{\mathrm{c} \text { (SCK) }}\) & CLKX/R cycle time & CLKX/R ext & & & ns \\
\hline & & & CLKX/R int & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times 2\) & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times{ }^{\text {2 }}\) 32 \(\ddagger\) & \\
\hline (3) & \(t_{\text {w }}\) (SCK) & CLKX/R high/low pulse duration & CLKX/R ext CLKX/R int & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{C}(\mathrm{H})}+10^{\dagger} \\
& {\left[\mathrm{t}_{\mathrm{c}}(\mathrm{SCK}) / 2\right]-5}
\end{aligned}
\] & \(\left.\left[\mathrm{t}_{\mathrm{C}} \mathrm{SCK}\right)^{/ 2}\right]+5\) & ns \\
\hline (4) & \(\mathrm{tr}_{\text {(SCK) }}\) & \multicolumn{2}{|l|}{CLKX/R rise time} & & \(7{ }^{\dagger}\) & ns \\
\hline (5) & \(\mathrm{t}_{\text {f(SCK) }}\) & \multicolumn{2}{|l|}{CLKX/R fall time} & & \(7 \dagger\) & ns \\
\hline (6) & \(t_{\text {d }}(\mathrm{DX})\) & CLKX to DX valid delay & CLKX ext CLKX int & & \[
\begin{aligned}
& 30 \\
& 17
\end{aligned}
\] & ns \\
\hline \multirow[t]{2}{*}{(7)} & \multirow[t]{2}{*}{\(\mathrm{t}_{\text {su( }}\) (DR)} & DR setup before & CLKR ext & \multicolumn{2}{|l|}{9} & ns \\
\hline & & CLKR low & CLKR int & \multicolumn{2}{|l|}{21} & \\
\hline \multirow[t]{2}{*}{(8)} & \multirow[t]{2}{*}{\(t_{\text {( }}\) (DR)} & DR hold from & CLKR ext & \multicolumn{2}{|l|}{9} & ns \\
\hline & & CLKR low & CLKR int & \multicolumn{2}{|l|}{0} & \\
\hline (9) & \(\mathrm{t}_{\mathrm{d}(\mathrm{FSX})}\) & CLKX to internal FSX high/low delay & CLKX ext CLKX int & & \[
\begin{aligned}
& 27 \\
& 15
\end{aligned}
\] & ns \\
\hline (10) & \(\mathrm{t}_{\text {su(FSR) }}\) & FSR setup before CLKR low & CLKR ext CLKR int & \multicolumn{2}{|l|}{\[
\begin{array}{|l}
9 \\
9
\end{array}
\]} & ns \\
\hline (11) & \(t_{\text {L }}(\mathrm{FS})\) & FSX/R input hold from CLKX/R low & CLKX/R ext CLKX/R int & \multicolumn{2}{|l|}{\[
\begin{array}{|l|l}
9 \\
0
\end{array}
\]} & ns \\
\hline (12) & \(\mathrm{t}_{\text {su (FSX) }}\) & External FSX setup before CLKX & CLKX ext CLKX int & \[
\begin{aligned}
& -\left[t_{c(H)}-8\right] \\
& -\left[t_{c(H}(H)^{-21}\right]
\end{aligned}
\] & \[
\begin{aligned}
& {\left[\mathrm{t}_{\mathrm{c}(\mathrm{SCK}} / 2\right]-10^{\ddagger}} \\
& \mathrm{t}_{\mathrm{c}(\mathrm{SCK})} \ddagger / 2 \ddagger
\end{aligned}
\] & ns \\
\hline (13) & \(t_{\text {d }}(C H-D X) V\) & CLKX to first DX bit, FSX precedes CLKX high delay & CLKX ext CLKX int & & \[
\begin{aligned}
& 30 \\
& 18
\end{aligned}
\] & ns \\
\hline (14) & \(t_{\text {d(FSX-DX) }} \mathbf{V}\) & FSX to first DX bit, CLKX delay & precedes FSX & & 30 & ns \\
\hline (15) & \(t_{d(D X Z)}\) & CLKX high to DX high imped data bit delay & nce following last & & 17t & ns \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) Guaranteed by design but not tested
}
\(\ddagger\) Not tested

Table 13-27. Serial-Port Timing Parameters (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Description}} & \multicolumn{2}{|r|}{TMS320C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1-\mathrm{SCK}}\) ) & \multicolumn{2}{|l|}{H1 high to internal CLKX/R delay} & & 10 & ns \\
\hline (2) & \(\mathrm{t}_{\mathrm{c} \text { (SCK) }}\) & CLKX/R cycle time & CLKX/R ext CLKX/R int & \[
\begin{aligned}
& t_{c}(H) \times 2.6 t \\
& t_{c}(H) \times 2
\end{aligned}
\] & \(\mathrm{t}_{\mathrm{C}(\mathrm{H})} \times 2^{32} \ddagger\) & ns \\
\hline (3) & \(t_{\text {w }}\) (SCK) & CLKX/R high/low pulse duration & CLKX/R ext CLKX/R int & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{c}(\mathrm{H})}+10^{\dagger} \\
& {\left[\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2\right]-5}
\end{aligned}
\] & \(\left.\left[\mathrm{t}_{\text {( }} \mathrm{SCK}\right)^{\prime 2} 2\right]+5\) & ns \\
\hline (4) & \(\mathrm{tr}_{\text {( }}^{\text {SCK }}\) ) & CLKX/R rise time & & & \(6{ }^{\dagger}\) & ns \\
\hline (5) & \(\mathrm{t}_{\text {f(SCK) }}\) & CLKX/R fall time & & & \(6{ }^{\dagger}\) & ns \\
\hline (6) & \(t_{d(D X)}\) & CLKX to DX valid delay & CLKX ext CLKX int & & \[
\begin{aligned}
& 24 \\
& 16
\end{aligned}
\] & ns \\
\hline (7) & \(t_{s u}\) (DR) & DR setup before CLKR low & CLKR ext CLKR int & \[
\begin{aligned}
& 9 \\
& 17
\end{aligned}
\] & & ns \\
\hline (8) & \(t_{\text {( }}\) (DR) & DR hold from CLKR low & CLKR ext CLKR int & \[
\begin{aligned}
& 7 \\
& 0
\end{aligned}
\] & & ns \\
\hline (9) & \(\mathrm{t}_{\mathrm{d} \text { ( } \mathrm{FSX})}\) & CLKX to internal FSX high/ low delay & CLKX ext CLKX int & & \[
\begin{aligned}
& 22 \\
& 15
\end{aligned}
\] & ns \\
\hline (10) & \(t_{\text {su (FSR) }}\) & FSR setup before CLKR low & CLKR ext CLKR int & \[
\begin{aligned}
& 7 \\
& 7
\end{aligned}
\] & & ns \\
\hline (11) & \(t_{\text {L }}\) (FS) & FSX/R input hold from CLKX/R low & CLKX/R ext CLKX/R int & \[
\begin{aligned}
& 7 \\
& 0
\end{aligned}
\] & & ns \\
\hline (12) & \(\mathrm{t}_{\text {su }}\) (FSX) & External FSX setup before CLKX & CLKX ext CLKX int & \[
\begin{aligned}
& -\left[t_{c(H)}-8\right] \\
& -\left[t_{c}(H)^{-21]}\right.
\end{aligned}
\] & \[
\begin{aligned}
& {\left[\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2\right]-10^{\ddagger}} \\
& \mathrm{t}_{\mathrm{c}(\mathrm{SCK}) / 2}{ }^{\ddagger}
\end{aligned}
\] & ns \\
\hline (13) & \(t_{d(C H-D X)} \mathrm{V}\) & CLKX to first DX bit, FSX precedes CLKX high delay & CLKX ext CLKX int & & \[
\begin{aligned}
& 24 \\
& 14
\end{aligned}
\] & ns \\
\hline (14) & \(\mathrm{t}_{\mathrm{d}(\mathrm{FSX}}\)-DX)V & FSX to first DX bit, CLKX prec delay & des FSX & & 24 & ns \\
\hline (15) & \(t_{d(D X Z)}\) & CLKX high to DX high impeda last data bit delay & ce following & & \(14 \dagger\) & ns \\
\hline
\end{tabular}
\(\dagger\) Assured by design but not tested
\(\ddagger\) Not tested

\subsection*{13.5.14 \(\overline{\text { HOLD Timing }}\)}
\(\overline{\text { HOLD }}\) is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 13-32 will occur; otherwise, an additional delay of one clock cycle is possible.

Table 13-28 defines the timing parameters for the \(\overline{\text { HOLD }}\) and \(\overline{\text { HOLDA }}\) signals. The numbers shown in parentheses in Figure 13-32 correspond with those in the No. column of Table 13-28.

The NOHOLD bit of the primary bus control register (see subsection 7.1.1 on page 7-3) overrides the HOLD signal. When this bit is set, the device comes out of hold and prevents future hold cycles.

Asserting \(\overline{H O L D}\) prevents the processor from accessing the primary bus. Program execution continues until a read from or a write to the primary bus is requested. In certain circumstances, the first write will be pending, thus allowing the processor to continue until a second write is encountered.

Figure 13-32. Timing for \(\overline{H O L D} / \overline{H O L D A}\)


Note: \(\overline{H O L D A}\) will go low in response to \(\overline{\mathrm{HOLD}}\) going low and will continue to remain low until one H 1 cycle after \(\overline{\mathrm{HOLD}}\) goes back high, as shown in Figure 13-32.

Table 13-28. Timing Parameters for \(\overline{H O L D} / \overline{H O L D A}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { 'C30-33 } \\
& \text { 'C31-33 } \\
& \text { 'LC31 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \hline \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\text {su(HOL) }}\) & \(\overline{\text { HOLD setup }}\) before H 1 low & 19 & & 15 & & 13 & & 10 & & ns \\
\hline (3) & \(t_{v(H O L D A)}\) & HOLDA valid after H1 low & O \(\ddagger\) & 14 & \(0^{\ddagger}\) & 10 & \({ }^{\prime} \ddagger\) & 9 & \({ }^{\circ} \ddagger\) & 7 & ns \\
\hline (4) & \(t_{\text {w }}\) HOL \(^{\text {¢ }}\) ) & HOLD low duration & \(2 \mathrm{t}_{\mathrm{c}}(\mathrm{H})\) & & \(2 \mathrm{t}_{\mathrm{c}}(\mathrm{H})\) & & \(2 \mathrm{t}_{\mathrm{c}}(\mathrm{H})\) & & \({ }^{2} \mathrm{t}_{\mathrm{c}}(\mathrm{H})\) & & ns \\
\hline (6) & \(t_{\text {w(HOLDA }}\) & HOLDA low duration & \(\mathrm{t}_{\mathrm{CH}}-5^{\dagger}\) & & \(\mathrm{tCH}^{-5}{ }^{\dagger}\) & & \(\mathrm{t}_{\mathrm{CH}-5}{ }^{\dagger}\) & & \(\mathrm{tcH}^{-5}{ }^{\dagger}\) & & ns \\
\hline (7) & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{~L}-\mathrm{SH}) \mathrm{H})}\) & H1 low to STRE high for a HOLD delay & \({ }^{\prime} \ddagger\) & 13 & O \(\ddagger\) & 10 & \(0 \ddagger\) & 9 & \({ }^{\prime} \ddagger\) & 7 & ns \\
\hline (8) & \(\mathrm{t}_{\text {dis }}\) (H1L-S) & H1 low to STRB disabled (high-impedance state) & \({ }^{\circ} \ddagger\) & \(13^{\dagger}\) & \(0 \ddagger\) & \(10^{\dagger}\) & \(0^{\ddagger}\) & \(9 \dagger\) & \({ }^{\circ} \ddagger\) & \(8{ }^{\dagger}\) & ns \\
\hline (9) & \(t_{\text {en( }}(\mathrm{H} 1 \mathrm{~L}-\mathrm{S})\) & H1 low to STRB enabled (active) & \({ }^{\prime} \ddagger\) & 13 & \({ }^{\circ} \ddagger\) & 10 & \(0 \ddagger\) & 9 & \({ }^{\prime} \ddagger\) & 7 & ns \\
\hline (10) & \(\mathrm{t}_{\text {dis }}(\mathrm{H} 1 \mathrm{~L}-\mathrm{RW})\) & H1 low to R \(\bar{W}\) disabled (highimpedance state) & \({ }^{\prime} \ddagger\) & \(13^{\dagger}\) & 0 \(\ddagger\) & \(10^{\dagger}\) & \(0 \ddagger\) & \(9 \dagger\) & \({ }^{\circ} \ddagger\) & \(8{ }^{\dagger}\) & ns \\
\hline (11) & \(\operatorname{ten}(\mathrm{H} 1 \mathrm{~L}-\mathrm{RW})\) & H1 low to R \(\bar{W}\) enabled (active) & \({ }^{\prime} \ddagger\) & 13 & 0 \(\ddagger\) & 10 & \({ }^{\prime} \ddagger\) & 9 & \({ }^{\prime} \ddagger\) & 7 & ns \\
\hline (12) & \(\mathrm{t}_{\text {dis }}(\mathrm{H} 1 \mathrm{~L}-\mathrm{A})\) & H1 low to address disabled (high-impedance state) & 0 \(\ddagger\) & \(13^{\dagger}\) & 0才 & \(10^{\dagger}\) & \(0^{\ddagger}\) & & 0才 & \(8^{\dagger}\) & ns \\
\hline (13) & \(t e n(H 1 L-A)\) & H1 low to address enabled (valid) & \(0 \ddagger\) & 19 & 0 \(\ddagger\) & 15 & O \(\ddagger\) & 13 & O \(\ddagger\) & 12 & ns \\
\hline (16) & \(\mathrm{t}_{\text {dis }}(\mathrm{H} 1 \mathrm{H}-\mathrm{D})\) & H1 high to data disabled (highimpedance state) & \(0 \ddagger\) & \(13^{\dagger}\) & \(0 \ddagger\) & \(10^{\dagger}\) & O \(\ddagger\) & \(9 \dagger\) & \({ }^{\ddagger} \ddagger\) & \(8{ }^{\dagger}\) & ns \\
\hline
\end{tabular}
\(\dagger\) Characterized but not tested
\(\ddagger\) Not tested
\(\S\) HOLD is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown will occur; otherwise, an additional delay of one clock cycle is possible.

\subsection*{13.5.15 General-Purpose I/O Timing}

Peripheral pins include CLKX0/1, CLKRO/1, DX0/1, DR0/1, FSX0/1, FSRO/1, and TCLKO/1. The contents of the internal control registers associated with each peripheral define the modes for these pins.

\subsection*{13.5.15.1 Peripheral Pin I/O Timing}

Table 13-29 defines peripheral pin general-purpose I/O timing parameters. The numbers shown in parentheses in Figure 13-33 correspond with those in the No. column of Table 13-29.

Table 13-29. Timing Parameters for Peripheral Pin General-Purpose I/O
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C30-33 'C31-33 'LC31} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \hline \text { ' } 31-40
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\text {su(GPIOHIL) }}\) & General-purpose input setup before H 1 low & 15 & & 12 & & 10 & & 9 & & ns \\
\hline (2) & \(t_{\text {h(GPIOH1L) }}\) & General-purpose input hold time after H 1 low & 0 & & 0 & & 0 & & 0 & & ns \\
\hline (3) & \(t_{\text {d(GPIOH1H) }}\) & General-purpose output delay after H 1 high & & 19 & & 15 & & 13 & & 10 & ns \\
\hline
\end{tabular}

Note: Peripheral pins include CLKX0/1, CLKR0/1, DX0/1, DR0/1, FSX0/1, FSR0/1, and TCLK0/1. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

Figure 13-33. Timing for Peripheral Pin General-Purpose I/O


\subsection*{13.5.15.2 Changing the Peripheral Pin I/O Modes}

Table 13-30 and Table 13-31 show the timing parameters for changing the peripheral pin from a general-purpose output pin to a general-purpose input pin and vice versa. The numbers shown in parentheses in Figure 13-34 and Figure 13-35 correspond to those shown in the No. column of Table 13-30 and Table 13-31, respectively.

Table 13-30. Timing Parameters for Peripheral Pin Changing From General-Purpose Output to Input Mode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { 'C30-33 } \\
& \hline \text { 'C31-33 } \\
& \text { 'LC31 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(t_{\text {h( }}^{(H 3 H)}\) & Hold after H1 high & & 19 & & 15 & & 13 & & 10 & ns \\
\hline (2) & \(t_{\text {su(GPIOH1L }}\) & Peripheral pin setup before H1 low & 13 & & 10 & & 9 & & 9 & & ns \\
\hline (3) & \(t_{\text {(GPIOH1L }}\) & Peripheral pin hold after H1 low & 0 & & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}

Table 13-31. Timing Parameters for Peripheral Pin Changing From General-Purpose Input to Output Mode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-27 } \\
& \text { 'C31-27 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-33 } \\
& \text { 'C31-33 } \\
& \text { 'LC31 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { 'C30-40 } \\
& \text { 'C31-40 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'C31-50} & \multirow[b]{2}{*}{Unit} \\
\hline & & & Min & Max & Min & Max & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\mathrm{d} \text { (GPIOH1H) }}\) & H1 high to peripheral pin switching from input to output delay & & 19 & & 15 & & 13 & & 10 & ns \\
\hline
\end{tabular}

Figure 13-34. Timing for Change of Peripheral Pin From General-Purpose Output to Input Mode


Figure 13-35. Timing for Change of Peripheral Pin From General-Purpose Input to Output Mode


\subsection*{13.5.16 Timer Pin Timing}

Valid logic-level periods and polarity are specified by the contents of the internal control registers.

Table 13-32 and Table 13-33 define the timing parameters for the timer pin. The numbers shown in parentheses in Figure 13-36 correspond with those in the No. column of Table 13-32 and Table 13-33.

Table 13-32. Timing Parameters for Timer Pin
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Description \({ }^{\ddagger}\)}} & \multicolumn{2}{|l|}{'C30-27/'C31-27} & \multicolumn{2}{|r|}{'C30-33/'C31-33} & \multirow[b]{2}{*}{Unit} \\
\hline & & & & Min & Max & Min & Max & \\
\hline (1) & \(\mathrm{t}_{\text {su(TCLKH1L }}\) & TCLK ext setup before H1 low & \[
\begin{gathered}
\text { TCLK } \\
\text { ext }
\end{gathered}
\] & 15 & \multirow[b]{3}{*}{13} & 12 & \multirow[b]{3}{*}{10} & ns \\
\hline (2) & ¢(TCLKH1L & TCLK ext hold after H1 low & TCLK
ext & \multirow[t]{2}{*}{0} & & \multirow[t]{2}{*}{0} & & ns \\
\hline (3) & \(\mathrm{t}_{\mathrm{d} \text { (TCLKH1H) }}\) & H 1 high to TCLK int valid delay & TCLK int & & & & & ns \\
\hline (4) & \(\mathrm{t}_{\mathrm{c}}\) (TCLK) & TCLK cycle time & TCLK ext & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times 2.6{ }^{\dagger}\) & \multirow{3}{*}{\(t_{c(H)} \times 232 \dagger\)} & \(\mathrm{t}_{\mathrm{c}}(\mathrm{H}) \times\) & & ns \\
\hline & & \multirow{3}{*}{TCLK high/ low pulse duration} & TCLK
int & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times 2\) & & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times\) & \(t_{c(H)} \times 232 t\) & ns \\
\hline (5) & \(t_{\text {w (TCLK }}\) & & TCLK
ext & \(\left.t^{\text {c }} \mathrm{H}\right)^{+12^{\dagger}}\) & & \(\mathrm{t}_{\mathrm{C}(\mathrm{H})}{ }^{+}\) & & ns \\
\hline & & & TCLK
int & \(\left[\mathrm{t}_{\mathrm{C}}(\text { TCLK })^{\prime} / 2\right]-15\) & \(\left[\mathrm{t}_{\text {c(CLCK }} / 2\right]^{2}+5\) & \(\mathrm{Lt}_{\mathrm{c}}(\mathrm{TC}\) & \(\left[\mathrm{t}_{\text {c(CLK }} / 2\right]^{2}+5\) & ns \\
\hline
\end{tabular}
\(\dagger\) Guaranteed by design but not tested
\(\ddagger\) Timing parameters 1 and 2 are applicable for a synchronous input clock. Timing parameters 4 and 5 are applicable for an asynchronous input clock.

Table 13-33. Timing Parameters for Timer Pin
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{No.} & \multirow[b]{2}{*}{Name} & \multirow[b]{2}{*}{Description \({ }^{\text { }}\)} & & \multicolumn{2}{|l|}{'C30-40/'C31-40} & \multicolumn{2}{|r|}{'C31-50} & \\
\hline & & & & Min & Max & Min & Max & Unit \\
\hline (1) & \(\mathrm{t}_{\text {su(TCLKH1L) }}\) & TCLK ext setup before H 1 low & TCLK ext & \multicolumn{2}{|l|}{10} & \multicolumn{2}{|l|}{8} & ns \\
\hline (2) & th(TCLKH1L) & TCLK ext hold after H 1 low & TCLK ext & \multicolumn{2}{|l|}{0} & \multicolumn{2}{|l|}{0} & ns \\
\hline (3) & \(\mathrm{ta}_{\text {( }}\) (TLLKH1H) & H1 high to TCLK int valid delay & \[
\underset{\text { int }}{\text { TCLK }}
\] & \multicolumn{2}{|r|}{9} & \multicolumn{2}{|r|}{9} & ns \\
\hline (4) & \(\mathrm{t}_{\mathrm{c}}(\mathrm{TCLK})\) & TCLK cycle time & \begin{tabular}{l}
TCLK \\
ext
\end{tabular} & \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times 2.6^{\dagger}\)} & \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times 2.6^{\dagger}\)} & ns \\
\hline & & & \[
\begin{aligned}
& \text { TCLK } \\
& \text { int }
\end{aligned}
\] & \(\mathrm{t}_{\mathrm{C}}^{(H) \times 2}\) & \(\mathrm{tc}_{\mathrm{c}}^{(H)} \times \times 232 t\) & \(\mathrm{t}_{\mathbf{C}(\mathrm{H}) \times 2}\) & \(\mathrm{tc}_{\text {c }}(\mathrm{H}) \times 232 \mathrm{t}\) & ns \\
\hline (5) & \({ }_{\text {tw }}\) (TCLK \()\) & TCLK high/ low pulse duration & TCLK ext & \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{c}}^{(H)+10^{\dagger}}\)} & \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{c}}^{(H)}{ }^{+10^{\dagger}}\)} & ns \\
\hline & & & \[
\begin{aligned}
& \text { TCLK } \\
& \text { int }
\end{aligned}
\] & \(\left.\mathrm{It}_{\mathrm{C}}^{(\mathrm{TCLK}}\right)^{/ 2} \mathrm{~L}^{-5}\) & \(\left.\mathrm{t}_{\mathbf{c}}(\mathrm{TCLK})^{\prime 2}\right]+5\) & \(\left.\mathrm{It}_{\text {c }}(\mathrm{TCLK})^{/ 2}\right]^{-5}\) & \({ }_{\text {[ }}^{\text {c }}\) (TCLK \(\left.)^{\prime 2}\right]+5\) & ns \\
\hline
\end{tabular}
\(\dagger\) Guaranteed by design but not tested
\(\ddagger\) Timing parameters 1 and 2 are applicable for a synchronous input clock. Timing parameters 4 and 5 are applicable for an asynchronous input clock.

Figure 13-36. Timing for Timer Pin


\section*{Appendix A}

\section*{Instruction Opcodes}

The opcode fields for all TMS320C3x instructions are shown in Table A-1. Bits in the table marked with a hyphen are defined in the individual instruction descriptions (see Chapter 10). Table A-1, along with the instruction descriptions, fully defines the instruction words. The opcodes are listed in numerical order. Note that an undefined operation may occur if an illegal opcode is executed.

Table A-1.TMS320C3x Instruction Opcodes
\begin{tabular}{llllllllll}
\hline INSTRUCTION & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline ABSF & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
ABSI & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
ADDC & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\
ADDF & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 \\
ADDI & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\
AND & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 \\
ANDN & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\
ASH & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 \\
CMPF & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\
CMPI & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 \\
FIX & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\
FLOAT & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
IDLE & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 \\
IDLE2 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 \\
LDE & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 \\
LDF & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 \\
LDFI & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\
LDI & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
LDII & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
LDM & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\
LDP & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
LSH & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 \\
LOPOWER & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\
MAXSPEED & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\
MPYF & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 \\
MPYI & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 \\
NEGB & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 \\
NEGF & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 \\
NEGI & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\
\hline & & & & & & & & &
\end{tabular}

Table A-1.TMS320C3x Instruction Opcodes (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline INSTRUCTION & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline NOP & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 1 \\
\hline NORM & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 \\
\hline NOT & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 \\
\hline POP & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 0 \\
\hline POPF & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1 \\
\hline PUSH & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\
\hline PUSHF & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 \\
\hline OR & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
\hline RND & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\
\hline ROL & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 \\
\hline ROLC & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\
\hline ROR & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 \\
\hline RORC & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 \\
\hline RPTS & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 \\
\hline STF & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \\
\hline STFI & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 1 \\
\hline STI & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\
\hline STII & 0 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 1 \\
\hline SIGI & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 0 \\
\hline SUBB & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 1 \\
\hline SUBC & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 0 \\
\hline SUBF & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 1 \\
\hline SUBI & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \\
\hline SUBRB & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 \\
\hline SUBRF & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \\
\hline SUBRI & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 \\
\hline TSTB & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 \\
\hline XOR & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 0 & 1 \\
\hline IACK & 0 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 0 \\
\hline ADDC3 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline ADDF3 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 \\
\hline ADDI3 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 \\
\hline AND3 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 \\
\hline ANDN3 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 0 \\
\hline ASH3 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 \\
\hline CMPF3 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 \\
\hline CMPI3 & 0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 1 \\
\hline
\end{tabular}

Table A-1.TMS320C3x Instruction Opcodes (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline INSTRUCTION & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline LSH3 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 \\
\hline MPYF3 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 \\
\hline MPYI3 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 0 \\
\hline OR3 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 & 1 \\
\hline SUBB3 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 0 \\
\hline SUBF3 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 1 \\
\hline SUB13 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\
\hline TSTB3 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 1 \\
\hline XOR3 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\
\hline LDFcond & 0 & 1 & 0 & 0 & - & - & - & - & - \\
\hline LDIcond & 0 & 1 & 0 & 1 & - & - & - & - & - \\
\hline \(\mathrm{BR}(\mathrm{D}){ }^{\dagger}\) & 0 & 1 & 1 & 0 & 0 & 0 & 0 & - & - \\
\hline CALL & 0 & 1 & 1 & 0 & 0 & 0 & 1 & - & - \\
\hline RPTB & 0 & 1 & 1 & 0 & 0 & 1 & 0 & - & - \\
\hline SWI & 0 & 1 & 1 & 0 & 0 & 1 & 1 & - & - \\
\hline Bcond(D) \(\dagger\) & 0 & 1 & 1 & 0 & 1 & 0 & - & - & - \\
\hline DBcond(D) \({ }^{\dagger}\) & 0 & 1 & 1 & 0 & 1 & 1 & - & - & - \\
\hline CALLcond & 0 & 1 & 1 & 1 & 0 & 0 & - & - & - \\
\hline TRAPcond & 0 & 1 & 1 & 1 & 0 & 1 & 0 & - & - \\
\hline RETIcond & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 \\
\hline RETScond & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 \\
\hline \multirow[t]{4}{*}{MPYF3||ADDF3} & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & - \\
\hline & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & - \\
\hline & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & - \\
\hline & 1 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & - \\
\hline \multirow[t]{4}{*}{MPYF3||SUBF3} & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & - \\
\hline & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & - \\
\hline & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & - \\
\hline & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & - \\
\hline \multirow[t]{4}{*}{MPYI3||ADDI3} & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & - \\
\hline & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & - \\
\hline & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & - \\
\hline & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & - \\
\hline
\end{tabular}
\(\dagger\) Opcode same for standard and delayed instructions.

Table A-1.TMS320C3x Instruction Opcodes (Concluded)
\begin{tabular}{llllllllll}
\hline INSTRUCTION & 31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 & 23 \\
\hline MPY|3||SUBI3 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & - \\
& 1 & 0 & 0 & 0 & 1 & 1 & 0 & 1 & - \\
& 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & - \\
STF||STF & 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & - \\
STI|STI & 1 & 1 & 0 & 0 & 0 & 0 & 0 & - & - \\
LDF||LDF & 1 & 1 & 0 & 0 & 0 & 0 & 1 & - & - \\
LDI||LDI & 1 & 1 & 0 & 0 & 0 & 1 & 0 & - & - \\
ABSF||STF & 1 & 1 & 0 & 0 & 0 & 1 & 1 & - & - \\
ABSI||STI & 1 & 1 & 0 & 0 & 1 & 0 & 0 & - & - \\
ADDF3||STF & 1 & 1 & 0 & 0 & 1 & 0 & 1 & - & - \\
ADDI3||STI & 1 & 1 & 0 & 0 & 1 & 1 & 0 & - & - \\
AND3||STI & 1 & 1 & 0 & 0 & 1 & 1 & 1 & - & - \\
ASH3||STI & 1 & 1 & 0 & 1 & 0 & 0 & 0 & - & - \\
FIX||STI & 1 & 1 & 0 & 1 & 0 & 0 & 1 & - & - \\
FLOAT||STF & 1 & 1 & 0 & 1 & 0 & 1 & 0 & - & - \\
LDF||STF & 1 & 1 & 0 & 1 & 0 & 1 & 1 & - & - \\
LDI||STI & 1 & 1 & 0 & 1 & 1 & 0 & 0 & - & - \\
LSH3||STI & 1 & 1 & 0 & 1 & 1 & 0 & 1 & - & - \\
MPYF3||STF & 1 & 1 & 0 & 1 & 1 & 1 & 0 & - & - \\
MPYI3||STI & 1 & 1 & 0 & 1 & 1 & 1 & 1 & - & - \\
NEGF||STF & 1 & 1 & 1 & 0 & 0 & 0 & 0 & - & - \\
NEGI||STI & 1 & 1 & 1 & 0 & 0 & 0 & 1 & - & - \\
NOT||STI & 1 & 1 & 1 & 0 & 0 & 1 & 0 & - & - \\
OR3||STI & 1 & 1 & 1 & 0 & 0 & 1 & 1 & - & - \\
SUBF3||STF & 1 & 1 & 1 & 0 & 1 & 0 & 0 & - & - \\
SUBI3||STI & 1 & 1 & 1 & 0 & 1 & 0 & 1 & - & - \\
XOR3||STI & 1 & 1 & 1 & 0 & 1 & 1 & 0 & - & - \\
ReServed for reset, & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
traps, and interrupts & & & & & & & & & \\
\hline & 1 & 1 & 0 & 1 & 1 & 1 & - & - \\
\hline
\end{tabular}

\section*{Appendix B}

\section*{Development Support/Part Ordering Information}

This appendix provides development support information, device part numbers, and support tool ordering information for the TMS320C3x generation.

Each TMS320C3x support product is described in the TMS320 Family Development Support Reference Guide (literature number SPRU011). In addition, more than 100 third-party developers offer products that support the TI TMS320 family. For more information, refer to the TMS320 Third-Party Reference Guide (literature number SPRU052).

For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

This appendix discusses the following major topics:
Topic
Page
B. 1 TMS320C3x Development Support Tools .............................. B-2
B. 2 TMS320C3x Part Ordering Information ................................. B-7

\section*{B. 1 TMS320C3x Development Support Tools}

Texas Instruments offers an extensive line of development tools for the TMS320C3x generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of 'C3x applications:

\section*{Code Generation Tools}
\(\square\) Optimizing ANSI C compiler. Translates ANSI C language directly into highly optimized assembly code. You can then assemble and link this code with the TI assembler/linker, which is shipped with the compiler. It supports both 'C3x and 'C4x assembly code. This product is currently available for PC (DOS, DOS extended memory, and OS/2), VAXNMS, and SPARC workstations. Refer to the TMS320 Floating-Point DSP Optimizing C Compiler User's Guide (SPRU034) for detailed information.
\(\square\) Assembler/linker. Converts source mnemonics to executable object code. It supports both 'C3x and 'C4x assembly code. This product is currently available for PC (DOS, DOS extended memory, and OS/2). The 'C3x/'C4x assembler for the VAXNMS and SPARC workstations is only available as part of the optimizing 'C3x/'C4x compiler. Refer to the TMS320 FloatingPoint DSP Assembly Language Tools User's Guide (SPRU035) for detailed information.

\section*{System Integration and Debug Tools}
- Simulator. Simulates via software the operation of the 'C3x and can be used in C and assembly software development. This product is currently available for PC (DOS and Windows) and SPARC workstations. Refer to the TMS320C3x C Source Debugger User's Guide (SPRU054) for detailed information.
\(\square\) XDS510 emulator. Performs full-speed in-circuit emulation with the 'C3x, providing access to all registers as well as to internal and external memory. It can be used in C and assembly software development and has the capability of debugging multiple processors. This product is currently available for PC (DOS, Windows, and OS/2) and SPARC workstations. This product includes the emulator board (emulator box, power supply, and SCSI connector cables in the SPARC version), the 'C3x C source debugger software, and the JTAG cable.

Because 'C3x and 'C5x XDS510 emulators also come with the same emulator board (or box), you can buy the 'C3x C source debugger software as a separate product called 'C3x C Source Debugger Conversion Software. This enables you to debug 'C3x/'C4x/'C5x applications with the same emulator board. The emulator cable that comes with the 'C5x XDS510 emulator is not compatible with the 'C3x. You need a JTAG emulation conversion cable. Refer to the TMS320C3x C Source Debugger User's Guide (SPRU053) for detailed information on the 'C3x emulator.
\(\square\) Evaluation module (EVM). Each EVM comes complete with a PC halfcard and software package. The EVM board contains the following:
- A TMS320C30 and a 33-MFLOPS, 32-bit floating-point DSP
- A 16K-word, zero-state SRAM, allowing coding of most algorithms directly on the board
- A speaker/microphone-ready analog interface for multimedia, speech, and audio applications development
- A multiprocessor serial port interface for connecting to multiple EVMs
- A host port for PC communications

The system also comes with all the software required to begin applications development on a PC host. Equipped with a C and assembly language source level debugger for the DSP, the EVM has a window-oriented, mouse-driven interface that enables the downloading, executing, and debugging of assembly code or C code.

The TMS320C3x assembler/linker is also included with the EVM. For users who prefer programming in a high-level language, an optimizing ANSI C compiler and Ada compiler are offered separately.
- Emulation porting kit (EPK). Enables you to integrate emulation technology directly into your system without the need of an XDS510 board. This product is intended to be used by third parties and high-volume board manufacturers and requires a licensing agreement with Texas Instruments. The kit contains host (or PC) source and object code, which lets you tailor 'C30 EVM-like capabilities to your TMS320C3x system via the SM74ACT8990 test bus controller (TBC). The EPK can be used in such applications as program download for system self-test and initialization or system emulation and debug to feature resident emulation support. EPK software includes the TI high-level language (HLL) debugger in object as well as source code for the TBC communication interface. The HLL code is the windowed debugger found with many TIDSP simulators, evaluation modules (EVMs), and emulators. With the EPK, the HLL user interface can be ported directly to the system board. The source code for the TBC communication interface consists of such commands as read/write, memory run, stop, and reset that communicate with the TMS320C3x device. Using the EPK reduces system and development cost and speeds time to market. For more information on the kit, call the DSP hotline at (713) 274-2320.

\section*{B.1.1 TMS320 Third Parties}

The TMS320 family is supported by product and service offerings from more than 100 independent vendors and consultants, known as third parties. These support products take various forms (both software and hardware) from crossassemblers, simulators, and DSP utility packages to logic analyzers and emulators. Additionally, TI third parties offer more than 150 algorithms that are available for license through the TMS320 software cooperative. These algorithms can greatly reduce development time and decrease time to market. The expertise of those involved in support services ranges from speech encoding and vector quantization to software/hardware design and system analysis.

For a more detailed description of services and products offered by third parties, refer to the TMS320 Third Party Support Reference Guide (literature number SPRU052) and the TMS320 Software Cooperative Data Sheet Packet (literature number SPRT111). Call the Literature Response Center at (800) 477-8924 to request a copy.

\section*{B.1.2 TMS320 Literature}

Extensive DSP documentation is available; this includes data sheets, user's guides, and application reports. In addition, DSP textbooks that aid research and education have been published by Prentice-Hall, John Wiley and Sons, and Computer Science Press. To order literature or to subscribe to the DSP newsletter Details on Signal Processing (for up-to-date information on new products and services), call the Literature Response Center at (800) 477-8924.

\section*{B.1.3 DSP Hotline}

For answers to TMS320 technical questions on device problems, development tools, documentation, upgrades, and new products, you can contact the DSP hotline via:
- Phone at (713)274-2320 Monday through Friday from 8:30 a.m. to 5:00 p.m. central time
- Fax at (713)274-2324
- Electronic mail at 4389750@mcimail.com.
- European fax at 33-1-3070-1032
- Semiconductor Product Information Center (PIC) at (214) 644-5580

To ask about third-party applications and algorithm development packages, contact the third party directly. Refer to the TMS320 Third-Party Support Reference Guide (literature number SPRU052) for addresses and phone numbers.

Extensive DSP documentation is available; this includes data sheets, user's guides, and application reports. Call the hotline at (800) 477-8924 for information on literature that you can request from the Literature Response Center.

The DSP hotline does not provide pricing information. Contact the nearest TI field sales office or the TI PIC for prices and availability of TMS320 devices and support tools.

\section*{B.1.4 Bulletin Board Service (BBS)}

The TMS320 DSP Bulletin Board Service (BBS) is a telephone-line computer service that provides information on TMS320 devices, specification updates for current or new devices and development tools, silicon and development tool revisions and enhancements, new DSP application software as it becomes available, and source code for programs from any TMS320 user's guide.

You can access the BBS via the following:
- Modem: (300-, 1200-, or 2400-bps) dial (713)274-2323. Set your modem to 8 data bits, 1 stop bit, no parity.

Internet: Use anonymous ftp to ti.com (Internet port address 192.94.94.1). The BBS content is located in the subdirectory called mirrors.

To find out more about the BBS, refer to the TMS320 Family Development Support Reference Guide (literature number SPRU011).

\section*{B.1.5 Technical Training Organization (TTO) TMS320 Workshop}

The TMS320C3x DSP design workshop is tailored for hardware and software design engineers and decision-makers who will be designing and utilizing the TMS320C3x generation of DSP devices. Hands-on exercises throughout the course give participants a rapid start in utilizing TMS320C3x design skills. Microprocessor/assembly language experience is required. Experience with digital design techniques and C language programming experience is desirable. The following topics are covered in the TMS320C3x workshop:
- TMS320C3x architecture/instruction set
- Use of the PC-based TMS320C3x software simulator and EVM
- Floating-point and parallel operations
- Use of the TMS320C3x assembler/linker
- C programming environment
- System architecture considerations
- Memory and I/O interfacing
- TMS320C3x development support

For registration, pricing, or enrollment information on this and other TTO TMS320 workshops, call (800) 336-5236, ext. 3904.

\section*{B. 2 TMS320C3x Part Ordering Information}

This section provides the device and support tool part numbers. Table B-1 lists the part numbers for the TMS320C30 and TMS320C31; Table B-2 gives ordering information for TMS320C3x hardware and software support tools. An explanation of the TMS320 family device and development support tool prefix and suffix designators follows the two tables to assist in understanding the TMS320 product numbering system.

Table B-1.TMS320C3x Digital Signal Processor Part Numbers
\begin{tabular}{|c|c|c|c|c|}
\hline Device & Technology & Operating Frequency & Package Type & Typical Power Dissipation \\
\hline TMS320C30GEL & \(0.8-\mu \mathrm{m}\) CMOS & 33 MHz & Ceramic 181-pin PGA & 1.00 W \\
\hline TMS320C30GEL27 & 0.8- \(\mu \mathrm{m}\) CMOS & 27 MHz & Ceramic 181-pin PGA & 0.875 W \\
\hline TMS320C30GEL40 & \(0.8-\mu \mathrm{m}\) CMOS & 40 MHz & Ceramic 181-pin PGA & 1.25 W \\
\hline TMS320C30PPM40 & 0.8-um CMOS & 40 MHz & Plastic 208-pin QFP & 0.85 W \\
\hline TMS320C31PQL/PQA & 0.8-um CMOS & 33 MHz & Plastic 132-pin QFP & 0.75 W \\
\hline TMS320C31PQL27 & 0.8-um CMOS & 27 MHz & Plastic 132-pin QFP & 0.60 W \\
\hline TMS320C31PQL40 & 0.8- \(\mu \mathrm{m}\) CMOS & 40 MHz & Plastic 132-pin QFP & 0.90 W \\
\hline TMS320LC31PQL & 0.8-um CMOS & 33 MHz & Plastic 132-pin QFP & 0.50 W \\
\hline TMS320C31PQL50 & 0.8-um CMOS & 50 MHz & Plastic 132-pin QFP & 1.00 W \\
\hline \begin{tabular}{l}
SMJ320C316FA27 \\
SMJ320C31HF627 \\
SMJ320C316FA33 \\
SMJ320C316HF633
\end{tabular} & \(0.8-\mu \mathrm{m}\) CMOS & 28 MHz & Ceramic 141-pin PGA Ceramic 132-pin QFP Ceramic 141-pin PGA Ceramic 132-pin PGA & \[
\begin{aligned}
& 0.60 \mathrm{~W} \\
& 0.60 \mathrm{~W} \\
& 0.75 \mathrm{~W} \\
& 0.75 \mathrm{~W}
\end{aligned}
\] \\
\hline SMJ320C306BM33 SMJ320C30HF633 & \(0.8-\mu \mathrm{m}\) CMOS & 33 MHz & Ceramic 181-pin PGA Ceramic 196-pin QFP & 1.10 W \\
\hline \begin{tabular}{l}
SMJ320C30GBM28 \\
SMJ320C30HF628 \\
SMJ320C30HTM28
\end{tabular} & 0.8- \(\mu \mathrm{m}\) CMOS & 28 MHz & Ceramic 181-pin PGA Ceramic 196-pin QFP & \[
\begin{aligned}
& 1.00 \mathrm{~W} \\
& 1.00 \mathrm{~W}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
SMJ320C30GBM25 \\
SMJ320C30HF625 \\
SMJ320C30HTM25
\end{tabular} & 0.8- \(\mu \mathrm{m}\) CMOS & 25 MHz & Ceramic 181-pin PGA Ceramic 196-pin QFP & \[
\begin{aligned}
& 1.00 \mathrm{~W} \\
& 1.00 \mathrm{~W}
\end{aligned}
\] \\
\hline
\end{tabular}

Table B-2.TMS320C3x Support Tool Part Numbers
\begin{tabular}{lll}
\hline Tool Description & Operating System & Part Number \\
\hline (a) Software & & \\
\hline C Compiler \& Macro Assembler/ Linker & VAXNMS & TMDS3243255-08 \\
& PC-DOS/MS-DOS & TMDS3243855-02 \\
& SPARC (Sun OS) \(\dagger\) & TMDS3243555-08 \\
Assembler/Linker & PC-DOS/MS-DOS; OS/2 & TMDS3243850-02 \\
Simulator & VAX VMS & TMDS3243251-08 \\
& PC-DOS/MS-DOS & TMDS3243851-02 \\
& SPARC (SUN OS) \(\dagger\) & TMDS3243551-09 \\
Tartan Floating-Point Library & PC-DOS & 320 FLO-PC C30 \\
& SPARC (Sun OS) & 320 FLO-Sun-C30 \\
Digital Filter Design Package & PC-DOS & DFDP \\
Tartan C \(C_{++}\)Compiler/Debugger & PC-DOS; OS/2; Wiredown & TAR-CCM-PC-C3x \\
& SPARC (Sun OS) & TAR-CCM-SP-C3x \\
Tartan C++ Compiler & PC-DOS; OS/2, Wiredown & TAR-SIM-PC-C3x \\
& SPARC (Sun OS) & TAR-SIM-SP-C3x \\
TMS320C3x Emulation Porting Kit & & TMSX3240030 \\
\hline
\end{tabular}
(b) Hardware
\begin{tabular}{lll}
\hline XDS510 Emulator & PC/MS-DOS & TMDS3260131 \\
Evaluation Module (EVM) & PC-DOS/MS-DOS & TMDX3260030 \\
\hline
\end{tabular}
\(\dagger\) Note that SUN UNIX supports TMS320C3x software tools on the 68000 family-based SUN-3 series workstations and on the SUN-4 series machines that use the SPARC processor, but not on the SUN-386i series of workstations.

\section*{B.2.1 Device and Development Support Tool Prefix Designators}

Prefixes to Tl part numbers designate phases in the product's development stage for both devices and support tools, as shown in the following definitions:

\section*{Device Development Evolutlonary Flow}
\(\square\) TMX: Experimental device that is not necessarily representative of the final device's electrical specifications
\(\square\) TMP: Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification
\(\square\) TMS: Fully qualified production device

\section*{Support Tool Development Evolutionary Flow}
\(\square\) TMDX: Development support product that has not yet completed TI's internal qualification testing for development systems
\(\square\) TMDS: Fully qualified development support product

TMX and TMP devices and TMDX development support tools are shipped with the following disclaimer:
"Developmental product is intended for internal evaluation purposes."

\section*{Note: Prototype Devices}

TI recommends that prototype devices (TMX or TMP) not be used in production systems because their expected end-use failure rate is undefined but predicted to be greater than standard qualified production devices.

TMS devices and TMDS development support tools have been fully characterized, and their quality and reliability have been fully demonstrated. Tl's standard warranty applies to TMS devices and TMDS development support tools.

TMDX development support products are intended for internal evaluation purposes only. They are covered by TI's Warranty and Update Policy for Microprocessor Development Systems products; however, they should be used by customers only with the understanding that they are developmental in nature.

\section*{B.2.2 Device Suffixes}

The suffix indicates the package type (for example, N, FN, or GE) and temperature range (for example, L).

Figure B-1 presents a legend for reading the complete device name for any TMS320 family member.

Figure B-1. TMS320 Device Nomenclature

\(\dagger\) See electrical specifications for TMS320C31 PQA case temperature ratings.

\section*{Appendix C}

\section*{Quality and Reliability}

The quality and reliability of Texas Instruments (TI) microprocessor and microcontroller products, which include TMS320 digital signal processors, relies on feedback from the following:
- Our customers,
- Our total manufacturing operation from front-end wafer fabrication to final shipping inspection, and
- Product quality and reliability monitoring.

Our customer's perception of quality is the governing criterion for judging performance. This concept is the basis for TI Corporate Quality Policy, which is as follows:
"For every product or service we offer, we shall define the requirements that solve the customer's problems, and we shall conform to those requirements without exception."

Texas Instruments has developed a leadership reliability qualification system, based on years of experience with leading-edge memory technology and on years of research into customer requirements. To achieve constant improvement, programs that support that system respond to customer input and internal information.

This appendix presents the following major topics:

> Topic Page
C. 1 Rellability Stress Tests . .................................................. C-2
C. 2 TMS320C31 PQFP Reflow Soldering Precautions c-7

\section*{C. 1 Reliability Stress Tests}

Accelerated stress tests are performed on new semiconductor products and process changes to qualify them and ensure excellence in product reliability. The following test environments are typical:
\(\square\) High-temperature operating life
\(\square\) Storage life
\(\square\) Temperature cycling
- Biased humidity
- Autoclave
\(\square\) Electrostatic discharge
- Package integrity
- Electromigration
\(\square\) Channel-hot electrons (performed on geometries less than \(2.0 \mu \mathrm{~m}\) )
Typical events or changes that require internal requalification of a product include the following:
\(\square\) New die design, shrink, or layout
\(\square\) Wafer process (baseline/control systems, flow, mask, chemicals, gases, dopants, passivation, or metal systems)
\(\square\) Packaging assembly (baseline control systems or critical assembly equipment)
\(\square\) Piece parts (such as lead frame, mold compound, mount material, bond wire, or lead finish)
\(\square\) Manufacturing site
TI reliability control systems extend beyond qualification. Total reliability controls and management include product reliability monitoring as well as final product release controls. MOS memories, utilizing high-density active elements, serve as the leading indicator in wafer-process integrity at TI MOS fabrication sites, enhancing all MOS logic device yields and reliability. TI places more than several thousand MOS devices per month on reliability tests to ensure and sustain built-in product excellence.

Table C-1 lists the microprocessor and microcontroller reliability tests, the duration of the test, and sample size. Table C-2 contains definitions and descriptions of terms used in those tests.

\section*{Table C-1. Microprocessor and Microcontroller Tests}
\begin{tabular}{|c|c|c|c|}
\hline Test & Duration & \multicolumn{2}{|l|}{Sample Size Plastic Ceramic} \\
\hline Operating life, \(125^{\circ} \mathrm{C}, 5.0 \mathrm{~V}\) & 1000 hrs & 129 & 129 \\
\hline Storage life, \(150^{\circ} \mathrm{C}\) & 1000 hrs & \(45^{\dagger}\) & 45 \\
\hline Biased humidity, \(85^{\circ} \mathrm{C} / 85\) percent RH, 5.0 V & 1000 hrs & 77 & - \\
\hline Autoclave, \(121^{\circ} \mathrm{C}, 1 \mathrm{ATM}\) & 240 hrs & 45 & - \\
\hline Temperature cycle, -65 to \(150^{\circ} \mathrm{C}\) & 1000 cyc \(\ddagger\) & 77 & 77 \\
\hline Temperature cycle, 0 to \(125^{\circ} \mathrm{C}\) & 3000 cyc & 77 & 77 \\
\hline Thermal shock, -65 to \(150^{\circ} \mathrm{C}\) & 200 cyc & 77 & 77 \\
\hline Electrostatic discharge, \(\pm 2 \mathrm{kV}\) & & 15 & 15 \\
\hline Latch-up (CMOS devices only) & & 5 & 5 \\
\hline Mechanical sequence & & - & 22 \\
\hline Thermal sequence & & - & 22 \\
\hline Thermal/mechanical sequence & & - & 22 \\
\hline PIND & & - & 45 \\
\hline Internal water vapor & & - & 3 \\
\hline Solderability & & 22 & 22 \\
\hline Solder heat & & 22 & 22 \\
\hline Resistance to solvents & & 15 & 15 \\
\hline Lead integrity & & 15 & 15 \\
\hline Lead pull & & 22 & - \\
\hline Lead finish adhesion & & 15 & 15 \\
\hline Salt atmosphere & & 15 & 15 \\
\hline Flammability (UL94-V0) & & 3 & - \\
\hline Thermal impedance & & 5 & 5 \\
\hline
\end{tabular}
\(\dagger\) If junction temperature does not exceed plasticity of package
\(\ddagger\) For severe environments; reduced cycles for office environments

Table C-2. Definitions of Microprocessor Testing Terms
\begin{tabular}{|c|c|}
\hline Term & Definition/Description References \\
\hline Average Outgoing Quality (AOQ) & Amount of defective product in a population, usually expressed in terms of parts per million (PPM). \\
\hline Failure in Time (FIT) & Estimated field failure rate in number of failures per billion power-on device hours; 1000 FITS equal 0.1 percent failure per 1000 device hours. \\
\hline Operating Life & Device dynamically exercised at a high ambient temperature (usually \(125^{\circ} \mathrm{C}\) ) to simulate field usage that would expose the device to a much lower ambient temperature (such as \(55^{\circ} \mathrm{C}\) ). Using a derived high temperature, a \(55^{\circ} \mathrm{C}\) ambient failure rate can be calculated. \\
\hline Storage Life & Device exposed to \(150^{\circ} \mathrm{C}\) unbiased condition. Bond integrity is stressed in this environment. \\
\hline Biased Humidity & Moisture and bias used to accelerate corrosion-type failures in plastic packages. Conditions include \(85^{\circ} \mathrm{C}\) ambient temperature with \(85 \%\) relative humidity (RH). Typical bias voltage is +5 V and is grounded on alternating pins. \\
\hline Autoclave (Pressure Cooker) & Plastic-packaged devices exposed to moisture at \(121^{\circ} \mathrm{C}\) using a pressure of one atmosphere above normal pressure. The pressure forces moisture permeation of the package and accelerates corrosion mechanisms (if present) on the device. External package contaminants can also be activated and caused to generate inter-pin current leakage paths. \\
\hline Temperature Cycle & Device exposed to severe temperature extremes in an alternating fashion ( \(-65^{\circ}\) C for 15 minutes and \(150^{\circ} \mathrm{C}\) for 15 min utes per cycle) for at least 1000 cycles. Package strength, bond quality, and consistency of assembly process are tested in this environment. \\
\hline Electrostatic Discharge & Device exposed to electrostatic discharge pulses. Calibration is according to MIL STD 883C, method 3015.6. Devices are stressed to determine failure threshold of the design. \\
\hline
\end{tabular}

\section*{Table C-2. Definitions of Microprocessor Testing Terms (Continued)}
\begin{tabular}{|c|c|c|}
\hline Term & Definition/Description & References \\
\hline Thermal Shock & Test similar to the temperature cycle test, but involving a liquid-to-liquid transfer. & MIL-STD-883C, Method 1011 \\
\hline Particle Impact Noise Detection (PIND) & A nondestructive test to detect loose particles inside a device cavity. & \\
\hline Mechanical Sequence & \begin{tabular}{l}
Fine and gross leak Mechanical shock \\
PIND (optional) \\
Vibration, variable frequency \\
Constant acceleration \\
Fine and gross leak \\
Electrical test
\end{tabular} & MIL-STD-883C, Method 1014 MIL-STD-883C, Method 2002, \(1500 \mathrm{~g}, 0.5 \mathrm{~ms}\), Condition B MIL-STD-883C, Method 2020 MIL-STD-883C, Method 2007, 20 g , Condition A MIL-STD-883C, Method 2001 MIL-STD-883C, Method 1014 To data sheet limits \\
\hline Thermal Sequence & Fine and gross leak Solder heat (optional) Temperature cycle ( 10 cycles minimum) Thermal shock ( 10 cycles minimum) Moisture resistance Fine and gross leak Electrical test & MIL-STD-883C, Method 1014 MIL-STD-750C, Method 1014 MIL-STD-883C, Method 1010, -65 to \(+150^{\circ} \mathrm{C}\), Condition C MIL-STD-883C, Method 1011, -55 to \(+125^{\circ} \mathrm{C}\), Condition B MIL-STD-883C, Method 1004 MIL-STD-883C, Method 1014 To data sheet limits \\
\hline Thermal/Mechanical Sequence & \begin{tabular}{l}
Fine and gross leak Temperature cycle ( 10 cycles minimum) Constant acceleration \\
Fine and gross leak Electrical test Electrostatic discharge Solderability Solder heat \\
Salt atmosphere \\
Lead pull Lead integrity \\
Electromigration \\
Resistance to solvents
\end{tabular} & \begin{tabular}{l}
MIL-STD-883C, Method 1014 MIL-STD-883C, Method 1010, -65 to \(+150^{\circ} \mathrm{C}\), Condition C MIL-STD-883C, Method 2001, 30 kg , Y1 Plane \\
MIL-STD-883C, Method 1014 To data sheet limits MIL-STD-883C, Method 3015 MIL-STD-883C, Method 2033 MIL-STD-750C, Method 2031, 10 sec \\
MIL-STD-883C, Method 1009, Condition A, 24 hrs min MIL-STD-883C, Method 2004, Condition A \\
MIL-STD-883C, Method 2004, Condition B1 \\
Accelerated stress testing of conductor patterns to ensure acceptable lifetime of poweron operation \\
MIL-STD-883C, Method 2015
\end{tabular} \\
\hline
\end{tabular}

Table C-3 lists the TMS320C3x devices, the approximate number of transistors, and the equivalent gates. The numbers have been determined from design verification runs.

Table C-3. TMS320C3x Transistors
\begin{tabular}{lll}
\hline Device & \# Transistors & \# Gates \\
\hline CMOS: TMS320C30 & \(600 \mathrm{~K}-700 \mathrm{~K}\) & 200 K \\
CMOS: TMS320C31 & \(500 \mathrm{~K}-600 \mathrm{~K}\) & 100 K \\
\hline
\end{tabular}

\section*{Note: MOS Semiconductors}

Texas Instruments reserves the right to make changes in MOS semiconductor test limits, procedures, or processing without notice. Unless prior arrangements for notification have been made, Tl advises all customers to re= verify current test and manufacturing conditions prior to relying on published data.

\section*{C. 2 TMS320C31 PQFP Reflow Soldering Precautions}

Recent tests have identified an industry-wide problem experienced by sur-face-mounted devices exposed to reflow soldering temperatures. This problem involves a package-cracking phenomenon sometimes experienced by large (for example, 132-pin) plastic quad flat pack (PQFP) packages during surface-mount manufacturing. This phenomenon occurs if the TMS320C31 PQA or PQLis exposed to uncontrolled levels of humidity prior to reflow solder. This moisture can flash to steam during solder reflow and cause sufficient stress to crack the package and compromise device integrity. Once the device is soldered or socketed into the board, no special handling precautions are required.

To minimize moisture absorption, Tl ships the TMS320C31 PQA or PQL in dry pack shipping bags with a relative humidity ( RH ) indicator card and moistureabsorbing desiccant. These moisture-barrier shipping bags will adequately block moisture transmission to allow shelf storage for 12 months from date of seal when stored at less than \(60 \% \mathrm{RH}\) and less than \(30^{\circ} \mathrm{C}\). Devices may be stored outside the sealed bags indefinitely if stored at less than \(25 \%\) RH and less than \(30^{\circ} \mathrm{C}\).

Once the bag seal is broken, the devices should, within two days of removal, be reflow soldered and stored at less than \(60 \%\) RH and less than \(30^{\circ} \mathrm{C}\). If these conditions are not met, TI recommends baking the devices in a clean oven at \(125^{\circ} \mathrm{C}\) and \(10 \%\) maximum RH for 25 hours. This procedure restores the devices to their dry-packed moisture level.

\section*{Note: ESD Precautions}

Shipping tubes will not withstand the \(125^{\circ} \mathrm{C}\) baking process. Before baking, transfer the devices to a metal tray or tube. Follow standard ESD precautions.

TI recommends that the reflow process not exceed two solder cycles and that the temperature not exceed \(220^{\circ} \mathrm{C}\).

If you have questions or concerns, please contact your local TI representative.

\section*{Calculation of TMS320C30 Power Dissipation}

The TMS320C30 is a state-of-the-art, high-performance, 32 -bit floating-point digital signal processing (DSP) microprocessor fabricated in CMOS technology. This device is the first member of the third generation of TMS320 family single-chip DSP microprocessors. Since 1982, when the first-generation TMS32010 was introduced, the TMS320 family has established itself as the industry standard for DSP. The TMS320C30's innovative architecture and specialized instruction set provide high-speed and increased flexibility for DSP applications. This combination makes it possible to execute up to 40 million floating point operations per second (MFLOPS).

As device sophistication and levels of integration increase with evolving semiconductor technologies, actual levels of power dissipation vary widely and depend heavily on the particular application in which the device is used and the nature of the program being executed. In addition, due to the inherent characteristics of CMOS technology, power requirements vary according to clock rates and data values being processed.

This appendix presents the information necessary to determine TMS320C30 power supply current requirements under different operating conditions. With this information, you can determine the device's power dissipation, which, in turn, you can use to calculate thermal management requirements.

This appendix discusses the following major topics:
Topic Page
D. 1 Fundamental Power Dissipation Characteristics ..... D-2
D. 2 Current Requirement for Internal Circuitry ..... D-5
D. 3 Current Requirement for Output Driver Clircultry ..... D-9
D. 4 Calculation of Total Supply Current ..... D-18
D. 5 Example Supply Current Calculations ..... D-26
D. 6 Summary ..... D-28
D. 7 Photo of IDD for FFT ..... D-29
D. 8 FFT Assembly Code ..... D-30

\section*{D. 1 Fundamental Power Dissipation Characteristics}

Typically, an IC's (integrated circuit) power specification is expressed as a function of operating frequency, supply voltage, operating temperature, and output load. As devices become more complex, the specification must also be based on device functionality. CMOS devices inherently draw current only during switching through the linear region. Therefore, the power supply current is related to the rate of switching. Furthermore, since the output drivers of the TMS320C30 are specified to drive direct current (DC) loads, the power supply current resulting from external writes depends not only on switching rate but also on the value of data written.

\section*{D.1.1 Components of Power Supply Current Requirements}

There are four basic components of the power supply current:
\(\square\) Quiescent,
- Internal Operations,
\(\square\) Internal Bus Operations, and
- External Bus Operations

\section*{D.1.2 Dependencies}

The power supply current consumption depends on many factors. Four are system-related:
- Operating frequency,
- Supply voltage,
\(\square\) Operating temperature, and
- Output load

Several others are also related to TMS320C30 operation, including:
D Duty cycle of operations,
\(\square\) Number of buses used,
\(\square\) Wait states,
Cache usage, and
\(\square\) Data value

The total power supply current for the device is described in this equation, which applies the four basic power supply current components and the dependencies described above:
\[
I=\left(I_{q}+I_{\text {iops }}+I_{\text {ibus }}+I_{\text {xbus }}\right) \times F V \times T
\]
where
\(I_{q}\) is the quiescent current component,
\(l_{\text {iops }}\) is the current component due to internal operations,
\(l_{i b u s}\) is the current component due to internal bus usage, including data value and cycle time dependencies,
\(I_{x b u s}\) is the current component due to external bus usage, including data value, wait state, cycle time, and capacitive load dependencies,

FV is a scale factor for frequency and supply voltage, and
\(T \quad\) is a scale factor for operating temperature.
Application of this equation and determination of all of the dependencies are described in detail in this appendix.

This appendix explains, in detail, how to determine the power supply current requirement for the TMS320C30. If a less detailed analysis is sufficient, the minimum, typical, and maximum values can be used to determine a rough estimate of the power supply current requirements. The minimum power supply current requirement is 110 mA . The typical and average current consumption is 200 mA , as described in the TMS320C30 data sheet, and will be associated with most algorithms running on the device unless data output is excessive.

\section*{Maximum Current Requirement}

The maximum current requirement is 600 mA and occurs only under worst case conditions; namely, writing alternating data (AAAAAAAAh to 55555555h) out \% of both external buses simultaneously, every cycle, with 80 pF loads and running at 33 MHz.

If an extremely conservative approach is desired, the maximum value can be used.

\section*{D.1.3 Determining Algorithm Partitioning}

Each part of an algorithm behaves differently, depending on its internal and external bus usage. To analyze the power supply current requirement, you must partition an algorithm into segments with distinct concentrations of internal or external bus usage. The analysis that follows is applied to each distinct program segment to determine the power supply current requirement for that section. The average power supply current requirement can then be calculated from the requirements of each segment of the algorithm.

\section*{D.1.4 Test Setup Description}

All TMS320C30 supply current measurements were performed on the test setup shown in Figure D-1. The test setup consists of a TMS320C30, 8K words of zero-wait-state Cypress Semiconductor SRAAvis (CY̌7Ci86-25PC), and RC loads on all data and address lines. A Tektronix Current Probe (P6042) measures the power supply current in all \(V_{D D}\) lines of the device. The supply voltage on the output load is 2.15 V . Unless otherwise specified, all measurements are made at a supply voltage of 5.0 V , an input clock frequency of 33 MHz , a capacitive load of 80 pF , and an operating temperature of \(25^{\circ} \mathrm{C}\).

Figure D-1.Current Measurement Test Setup


\section*{D. 2 Current Requirement for Internal Circuitry}

The power supply current requirement for internal circuitry consists of three components: quiescent, internal operations, and internal bus operations. Quiescent and internal operations are constants, but the internal bus operations component varies with the rate of internal bus usage and the data values being transferred.

\section*{D.2.1 Quiescent}

Quiescent refers to the baseline supply current drawn by the TMS320C30 during minimal internal activity, such as executing the IDLE instruction or branching to self. It includes the current required to fetch an instruction from on- or off-chip memory. The quiescent requirement for the TMS320C30 is 110 mA . Examples of quiescent current include:
\(\square\) Maintaining timers and serial ports
- Executing the IDLE instruction
\(\square\) TMS320C30 in HOLD mode pending external bus access
- TMS320C30 in reset
\(\square\) Branching to self

\section*{D.2.2 Internal Operations}

Internal operations are those that require more current than quiescent activity but do not include external bus usage or significant internal bus usage. Internal operations include register-to-register multiplication, ALU operations, and branches. They add a constant 55 mA above the quiescent so that the total contribution of quiescent and internal operations is 165 mA . Note, however, that internal and/or external bus operations executed via an RPTS instruction do not contribute an internal operations power supply current component and hence do not add 55 mA to quiescent current. During an instruction in RPTS, activity other than the instruction being repeated is suspended; therefore, power supply current is related only to the operation performed by the instruction being executed. The next contributing factor to the power supply current requirement is internal bus operations.

\section*{D.2.3 Internal Bus Operations}

The internal bus operations include all operations that utilize the internal buses extensively, such as accessing internal RAM every cycle. No distinction is made between internal reads (such as instruction or operand fetches from internal ROM or internal RAM banks) and internal writes (such as operand stores to internal RAM banks), because internally they are equal. Significant use of internal buses adds a term to the power supply current requirement that is data-dependent. Since switching requires more current, moving changing data at high rates requires higher power supply current.

Pipeline conflicts, use of cache, fetches from external wait-state memory, and writes to external wait-state memory all affect the internal and external bus cycles of an algorithm executing on the TMS320C30. Therefore, the internal bus usage of the algorithm must be determined to accurately calculate power supply current requirements. The TMS320C30 software simulator and XDS emulator both provide benchmarking and timing capabilities that allow bus usage to be determined.

The current resulting from internal bus usage varies roughly exponentially with transfer rates. Figure D-2 shows internal bus current requirements for transferring alternating data (AAAAAAAAh to 55555555h) at several transfer rates (expressed as the transfer cycle time). A transfer rate less than 1 implies multiple accesses per single H 1 cycle (that is, using direct memory access (DMA), etc.). Transfer cycle times greater than 1 refer to single-cycle transfers with one or more cycles between them. The minimum transfer cycle time is onethird, which corresponds to three accesses in a single H 1 cycle.

The data set AAAAAAAAh to 55555555 h exhibits the maximum current for these types of operations. Less current is required for transferring other data patterns, and current values can be derated accordingly as described later in this subsection.

As the transfer rate decreases (that is, transfer cycle time increases), the incremental IDD approaches 0 mA . Transfer rates corresponding to more than seven H 1 cycles do not add any current and are considered insignificant. This figure represents the incremental \(I_{D D}\) due to internal bus operations and is added to quiescent and internal operations current values.

For example, the maximum transfer rate corresponds to three accesses every cycle or one-third H 1 transfer cycle time. At this rate, 85 mA is added to the quiescent ( 110 mA ) and internal operation ( 55 mA ) current values for a total of 250 mA .

IncrementalFigure D-2 shows the internal bus current requirement when transferring As, followed by 5 s , for various transfer rates. Figure D-3 shows the data dependence of the internal bus current requirement when the data is other than As followed by 5 s . The trapezoidal region bounds all possible data values transferred. The lower line represents the scale factor for transferring the same data. The upper line represents the scale factor for transferring alternating data (all 0 s to all Fs or all As to all 5 s , etc.).

Figure D-2.Internal Bus Current Versus Transfer Rate


Figure D-3.Internal Bus Current Versus Data Complexity Derating Curve


Since the possible permutations of data values is quite large, the extent to which data varies is referred to as relative data complexity. This term represents a relative measure of the extent to which data values are changing and the extent to which the number of bits are changing state. Therefore, relative data complexity ranges from 0 , signifying minimal variation of data, to a normalized value of 1 , signifying greatest data variation.

If a statistical knowledge of the data exists, Figure D-3 can be used to determine the exact power supply requirement according to internal bus usage. For example, Figure D-3 indicates a 63\% scale factor when all Fs are moved internally every cycle with two accesses per cycle. This scale factor is multiplied by 55 mA (from Figure D-2, at one-half H1 cycle transfer time), yielding 34.65 mA because of internal bus usage. Therefore, an algorithm running under these conditions requires about 200 mA of power supply current ( \(110+55+\) 34.65).

Since a statistical knowledge of the data might not be readily available, a nominal scale factor will suffice. The median between the minimum and maximum values at \(50 \%\) relative data complexity yields a value of 0.80 . This value will serve as an estimate of a nominal scale factor. Therefore, you can use this nominal data scale factor of \(80 \%\) for internal bus data dependency, adding 44 mA to 110 mA (quiescent) and 55 mA (internal operations) to yield 210 mA . As an upper bound, assume worst case conditions of three accesses of alternating data every cycle, adding 85 mA to 110 mA (quiescent) and 55 mA (internal operations) to yield 250 mA .

\section*{D. 3 Current Requirement for Output Driver Circuitry}

The output driver circuits on the TMS320C30 are required to drive significantly higher DC and capacitive loads than internal device logic. Therefore, they are designed to drive larger currents than internal devices. Because of this, output drivers impose higher supply current requirements than other sections of circuitry on the device.

Accordingly, the highest values of supply current are exhibited when external writes are being performed at high speed. During reads, or when the external buses are not being used, the TMS320C30 is not driving the data bus; this eliminates the most significant component of output buffer current. Furthermore, in typical cases, only a few address lines are changing, or the whole address bus is static. Under these conditions, an insignificant amount of supply current is consumed. Therefore, when no external writes are being performed or when writes are performed infrequently, current due to output buffer circuitry can be ignored.

When external writes are being performed, the current required to supply the output buffers depends on several considerations. As with internal bus operations, current required for output drivers depends on the data being transferred and the rate at which transfers are being made. Additionally, output driver current requirements depend on the number of waitstates implemented, because wait states affect rates at which bus signals switch. Finally, current values are also dependent upon external bus DC and capacitive loading.

External operations involve writes external to the device and constitute the major power supply current component. The power supply current for the external buses is made up of three components and is summarized in the following equation:
\(I_{\text {base }}+I_{\text {prim }}+I_{\text {exp }}\)
where
\(I_{\text {base }}\) is the \(60-\mathrm{mA}\) baseline current component
\(I_{\text {prim }}\) is the primary bus current component
\(l_{\text {exp }}\) is the expansion bus current component
The remainder of this section describes in detail the calculation of external bus current components.

\section*{D.3.1 Primary Bus}

The current due to primary bus writes varies roughly exponentially with both wait states and write cycle time. Also, current components due to output driver circuitry are represented as offsets from the baseline value. Since the baseline value is related to internal current components, negative values for current offset are obtained under some circumstances. Note, however, that actual negative current does not occur.

As previously mentioned, to obtain accurate current values, you must first establish timing of write cycles on the buses. To determine the rate and timings at which write cycles to the external buses occur, you must analyze program activity, including any pipeline conflicts that may exist. Information from this manual and the TMS320C30 emulator or simulator is useful in making these determinations. Note that effects from the use of cache must also be accounted for in these analyses because use of cache can affect whether instructions are fetched from external memory.

When evaluating external write activity in a given program segment, you must consider whether a particular level of external write activity constitutes significant activity. If writes are being performed at a slow enough rate, they do not significantly impact supply current requirements; therefore, current due to external writes can be ignored. This is the case, however, only if writes are being performed at very slow rates on both the primary and the expansion buses. If writes are being performed at high speed on only one of the two external buses, you should still use the approach described in this section to calculate current requirements.

Note that, although you obtain negative incremental current values under some circumstances, the total contribution for external buses, including baseline current, must always be positive. The reason is that, when external buses are used minimally, total current requirements always approach the current contribution due to internal components, which is solely a function of internal activity. This places a lower limit on current contributions resulting from the primary and expansion buses, because the total current due to external buses is the sum of the \(60-\mathrm{mA}\) baseline value and the primary and expansion bus components. This effect is discussed in further detail in the rest of this subsection.

When you have established bus-write cycle timing, you can use Figure D-4 to determine the contribution to supply current due to this bus activity. Figure D-4 shows values of current contribution from the primary bus for various numbers of wait states and H 1 cycles between writes. These characteristics are exhibited when writes of alternating 55555555 h and AAAAAAAAh are being performed at a capacitive load of 80 pF per output signal line. The conditions exhibit the highest current values on the device. The values presented in the figure represent incremental or additional current contributed by the primary bus output driver circuitry under the given conditions. Current values obtained from this graph are later scaled and added to several other current terms to calculate the total current for the device. As indicated in the figure, the lower curve represents the current contribution for 18 or more cycles between writes.

Figure D-4.Primary Bus Current Versus Transfer Rate and Wait States


Note that number of cycles between writes refers to the number of H 1 cycles between the active portion of the write cycles as defined in Chapter 13-that is, between H 1 cycles when \(\overline{\text { STRB }}, \overline{M S T R B}\), or \(\overline{\text { IOSTRB }}\) and \(\mathrm{R} \overline{\mathrm{N}}\) (or XR \(\bar{W}\), as the case may be) are low. As shown in Figure D-4, the minimum number of cycles between writes is 1 because with back-to-back writes there is one H 1 cycle between active portions of the writes.

To further illustrate the relationship of current and write cycle time, Figure D-5 shows the characteristics of current for various numbers of cycles between writes for zero wait states. The information on this curve can be used to obtain more precise values of current if zero wait states are being used and the number of cycles between writes does not fall on one of the curves in Figure D-4.

\section*{Figure D-5.Primary Bus Current Versus Transfer Rate at Zero Wait States}


Note that, although these graphs contain negative current values, negative current has not necessarily actually occurred. The negative values exist because the graphs represent a current offset from a common baseline current value, which is not necessarily the lowest current exhibited. Using this approach to depict current contributions due to different components simplifies current calculations because it allows calculations to be made independently. Independent calculations are possible because information about relationships between different sections of the device are included implicitly in the information for each section.

Figure D-4 and Figure D-5 show that the contribution of writes for external bus activities becomes insignificant if writes are being performed at intervals of more than 18 cycles. Under these conditions, you should use the incremental value of \(-30-\mathrm{mA}\) current contribution due to the primary bus. Note, however, that you should use a value of -30 mA only if the expansion bus is being used extensively. This is because the total contribution for external buses, including baseline current, must always be positive. If the expansion bus is not being used and the primary bus is being used minimally, the current contribution due to the primary bus must always be greater than or equal to 20 mA . This ensures that the correct total current value is obtained when summing external bus components. Once a current value has been obtained from Figure D-4 or Figure \(D-5\), this value can, if necessary, be scaled by a data dependency factor, as described at the end of this section. This scaled value is then summed along with several other current terms to determine the total supply current. Calculation of total supply current is described in detail in Section D. 4 on page D-18.

\section*{D.3.2 Expansion Bus}

Currents due to the primary and expansion buses are similar in characteristics but differ slightly because of several factors, including the fact that the expansion bus has 11 fewer address outputs than the primary bus ( 13 rather than 24). This difference is exhibited in an overall current contribution that is slightly lower from the expansion bus than from the primary bus.

Accordingly, determination of expansion bus current follows the same basic premises as determination of the primary bus current. Figure D-6 and Figure D-7 show the same current relationships for the expansion bus as Figure D-4 and Figure D-5 show for the primary bus. Also, since the total external buses' current contributions must be positive, if the primary bus is not being used and the expansion bus is being used minimally, then the minimum current contribution due to the expansion bus is -30 mA . Finally, as with the primary bus, current values obtained from these figures may require scaling by a data dependency factor, as described in subsection D.3.3 on page D-14.

Figure D-6.Expansion Bus Current Versus Transfer Rate and Wait States


Figure D-7.Expansion Bus Current Versus Transfer Rate at Zero Wait States


\section*{D.3.3 Data Dependency}

Data dependency of current for the primary and expansion buses is expressed as a scale factor that is a percentage of the maximum current exhibited by either of the two buses. Data dependencies for the primary and expansion buses are shown in Figure D-8 and Figure D-9, respectively.

These two figures show normalized weighting factors that you can use to scale current requirements on the basis of patterns in data being written on the external buses. The range of possible weighting factors forms a trapezoidal pattern bounded by extremes of data values. As can be seen from Figure D-8 and Figure \(D-9\), the minimum current is exhibited by writing all 0 s, while the maximum current occurs when writing alternating 55555555h and AAAAAAAAh. This condition results in a weighting factor of 1 , which corresponds to using the values from Figure D-4 and/or Figure D-5 directly.

As with internal bus operations, data dependencies for the external buses are well defined, but accurate prediction of data patterns is often either impossible or impractical. Therefore, unless you have precise knowledge of data patterns, you should use an estimate of a median or average value for scale factor. If you assume that data will be neither 5 s and As nor all 0 s and will be varying randomly, a value of 0.85 is appropriate. Otherwise, if you prefer a conservative approach, you can use a value of 1.0 as an upper bound.

Regardless of the approach you take for scaling, once you determine the scale factors for primary and expansion buses, apply these factors to scale the current values found by using the graphs in the previous two subsections. For example, if a nominal scale factor of 0.85 is used and the system uses zero wait states with two cycles between accesses on both the primary and expansion buses, the current contribution from the two buses is as follows:

Primary: \(\quad 0.85 \times 80 \mathrm{~mA}=68 \mathrm{~mA}\)
Expansion: \(\quad 0.85 \times 40 \mathrm{~mA}=34 \mathrm{~mA}\)
Figure D-8.Primary Bus Current Versus Data Complexity Derating Curve
Primary Bus Data Dependency Analysis [80 pF]


\section*{Figure D-9.Expansion Bus Current Versus Data Complexity Derating Curve}


\section*{D.3.4 Capacitive Load Dependence}

Once you account for cycle timing and data dependencies, you should include capacitive loading effects in a manner similar to that of data dependency. Figure \(\mathrm{D}-10\) shows the scale factor to be applied to the current values obtained above as a function of actual load capacitance if the load capacitance presented to the buses is less than 80 pF .

In the previous example, if the load capacitance is 20 pF instead of 80 pF , a scale factor of 0.84 is used, yielding:

Primary: \(\quad 0.84 \times 68 \mathrm{~mA}=57.12 \mathrm{~mA}\)
Expansion: \(\quad 0.84 \times 34 \mathrm{~mA}=28.56 \mathrm{~mA}\)
The slope of the load capacitance line in Figure \(\mathrm{D}-10\) is \(0.26 \%\) normalized \(\mathrm{I}_{\mathrm{DD}}\) per pF . While this slope may be used to interpolate scale factors for loads greater than 80 pF , the TMS320C30 is specified to drive output loads of less than 80 pF , and interface timings cannot be guaranteed at higher loads. With data dependency and capacitive load scale factors applied to the current values for primary and expansion buses, the total supply current required for the device for a particular application can be calculated, as described in the next section.

Figure D-10. Current Versus Output Load Capacitance


\section*{D. 4 Calculation of Total Supply Current}

The previous sections have discussed currents contributed by several sources on the TMS320C30. Because determinations of actual current values are unique and independent for each source, each current source was discussed separately. In an actual application, however, the sum of the independent contributions from each current determines the total current requirement for the device. This total current value is exhibited as the total current supplied to the device through all of the \(V_{D D}\) inputs and returned through the \(V_{S S}\) connections.

Note that numerous \(V_{D D}\) and \(V_{S S}\) pins on the device are routed to a variety of internal connections, not all of which are common. Externally, however, all of these pins should be connected in parallel to 5 V and ground planes, respectively, with as low impedance as possible.

As mentioned previously, because different program segments inherently perform different operations that are often quite distinct from each other, it is typically appropriate to consider current for each of the different segments independently. Once this is done, peak current requirements are readily obtained. Further, you can use average current calculations to determine heating effects of power dissipation. In turn, you can use these effects to determine thermal management considerations.

\section*{D.4.1 Combining Supply Current Due to All Components}

To determine the total supply current requirements for any given program activity, calculate each of the appropriate components and combine them in the following sequence:
1) Start with \(110-\mathrm{mA}\) quiescent current requirement.
2) Add 55 mA for internal operations unless the device is dormant, as during execution of IDLE, NOPs, or branches-to-self, or performance of internal and/or external bus operations using an RPTS instruction (see subsection D.2.2 on page D-5). Internal or external bus operations executed via RPTS do not contribute an internal operations power supply current component and hence do not add 55 mA to quiescent current. Therefore, current components in the next two steps might still be required, even though the 55 mA is omitted.
3) If significant internal bus operations are being performed (see subsection D.2.2 on page D-5), add the calculated current value.
4) If external writes are being performed at high speed (see section D. 3 on page \(D-9\) ), add 60 mA and then add the values calculated for primary and expansion bus current components. If only one external bus is being used, the appropriate incremental current for the unused bus should still be included because the current offsets include components required for operating both buses. Note, however, that, as discussed previously, the total current contribution for external buses, including baseline, must always be positive.

The current value resulting from summing these components is the total device current requirement for a given program activity.

\section*{D.4.2 Supply Voltage, Operating Frequency, and Temperature Dependencies}

Current dependencies specific to each supply current component (such as internal or external bus operations) are discussed in subsection D.1.2 on page D-2. Supply voltage level, operating temperature, and operating frequency affect requirements for the total supply current and must be maintained within required device specifications.

Once the total current for a particular program segment has been determined, the dependencies that affect total current requirements are applied as a scale factor in the same manner as data dependencies discussed in other sections. Figure D-11 shows the relative scale factors to be applied to the supply current values as a function of both \(V_{D D}\) and operating frequency.

Power supply current consumption does not vary significantly with operating temperature. However, if desired, a scale factor of \(2 \%\) normalized IDD per \(50^{\circ} \mathrm{C}\) change in operating temperature may be used to derate current within the specified range noted in the TMS320C30 data sheet. This temperature dependence is shown graphically in Figure \(D-12\). Note that a temperature scale factor of 1.0 corresponds to current values at \(25^{\circ} \mathrm{C}\), which is the temperature at which all other references in the document are made.

Figure D-11. Current Versus Frequency and Supply Voltage


Figure D-12. Current Versus Operating Temperature Change


\section*{D.4.3 Design Equation}

The procedure for determining the power supply current requirement can be summarized in the following equation:
\[
I=\left(l_{q}+I_{i o p s}+I_{i b u s}+I_{x b u s}\right) \times F V \times T
\]
where
\[
\begin{aligned}
& I_{q}=110 \mathrm{~mA} \\
& I_{\mathrm{lops}}=55 \mathrm{~mA} \\
& I_{\mathrm{lbus}}=D_{1} \times \mathrm{f}_{1} \text { (see Table D-1) } \\
& I_{\text {xbus }}=I_{\text {prim }}+I_{\exp }
\end{aligned}
\]
with
\[
\begin{aligned}
& I_{\text {base }}=60 \mathrm{~mA} \\
& I_{\text {prim }}=D_{2} \times C_{2} \times f_{2} \text { (see Table D-1) } \\
& I_{\exp }=D_{3} \times C_{3} \times f_{3} \text { (see Table D-1) }
\end{aligned}
\]

FV is the scale factor for frequency and supply voltage, and
T is the scale factor for operating temperature.
Table D-1 describes the symbols used in the power supply current equation. The table displays figure numbers from which the value can be obtained.

\section*{Table D-1. Current Equation Symbols}

\(\dagger\) See equation in subsection D.4.3 on page D-21.

\section*{D.4.4 Peak Versus Average Current}

If current is observed over the course of an entire program, some segments will usually exhibit significantly different levels of current required for different durations of time. For example, a program may spend \(80 \%\) of its time performing internal operations, drawing a current of 250 mA , and spend the remaining \(20 \%\) of its time performing writes at full speed to the expansion bus, drawing 300 mA .

While knowledge of peak current levels is important in order to establish power supply requirements, some applications require information about average current. This is particularly significant if periods of high peak current are short in duration. Average current can be obtained by performing a weighted sum of the currents due to the various independent program segments over time. In the example above, the average current can be calculated as follows:
\(1=0.8 \times 250 \mathrm{~mA}+0.2 \times 300 \mathrm{~mA}=260 \mathrm{~mA}\)
Using this approach, average current for any number of program segments can be calculated.

\section*{D.4.5 Thermal Management Considerations}

Heating characteristics of the TMS320C30 depend on power dissipation, which in turn depends on power supply current. When you make thermal management calculations, you must consider the manner in which power supply current contributes to power dissipation and to the time constant of the TMS320C30 package thermal characteristics.

Depending on sources and destinations of current on the device, some current contributions to I IDD do not constitute a component of power dissipation at 5 volts. Accordingly, if you use the total current flowing into \(\mathrm{V}_{D D}\) to calculate power dissipation at 5 volts, you will obtain erroneously large values for power dissipation. Power dissipation is defined as:
\[
P=1 \times V
\]
(where P is power, I is current, and V is voltage). If device outputs are driving any DC load to a logic high level, only a minor contribution is made to power dissipation because CMOS outputs typically drive to a level within a few tenths of a volt of the power supply rails. If this is the case, subtract these current components out of the total supply current value; then calculate their contribution to power dissipation separately and add it to the total power dissipation (see Figure \(\mathrm{D}-13\) ). If this is not done, these currents resulting from driving a logic high level into a DC load will cause unrealistically high power dissipation values. The error occurs because the currents resulting from driving a logic high level into a DC load will appear as a portion of the current used to calculate power dissipation due to \(\mathrm{V}_{\mathrm{DD}}\) at 5 volts.

Figure D-13. Load Currents


Furthermore, external loads draw supply-only current when outputs are being driven high, because, when outputs are in the logic 0 state, the device is sinking current that is supplied from an external source. Therefore, the power dissipation due to this current component will not have a contribution through IDD but will contribute to power dissipation with a magnitude of:
\[
\mathrm{P}=\mathrm{V}_{\mathrm{OL}} \times \mathrm{I}_{\mathrm{OL}}
\]
where \(\mathrm{V}_{\mathrm{OL}}\) is the low-level output voltage and \(\mathrm{I}_{\mathrm{OL}}\) is the current being sunk by the output as shown in Figure \(\mathrm{D}-13\). The power dissipation component due to outputs being driven low should be calculated and added to the total power dissipation.

When outputs with DC loads are being switched, the power dissipation components from outputs being driven high and outputs being driven low are averaged and added to the total device power dissipation. You should calculate power components due to DC loading of the outputs separately for each program segment before you calculate average power.

Note that any unused inputs that are left disconnected may float to a voltage level that will cause input buffer circuits to remain in the linear region and therefore contribute a significant component to power supply current. Accordingly, any unused inputs should be made inactive by being either grounded or pulled high if absolute minimum power dissipation is desired. If several unused inputs must be pulled high, they may be pulled high together through one resistor to minimize component count and board space.

When you use power dissipation values to determine thermal management considerations, you should use the average power unless the time duration of individual program segments is long. The thermal characteristics of the TMS320C30 in the 181-pin grid analysis (PGA) package are exponential in nature, with a time constant \(t=4.5\) minutes. Therefore, when subjected to a change in power, the temperature of the device package will, after 4.5 minutes, reach approximately \(63 \%\) of the total temperature change. Accordingly, if the time duration of program segments exhibiting high power dissipation values is short (on the order of a few seconds), you can use average power, calculated in the same manner as average current (as described in subsection D.4.4 on page D-22).

Otherwise, you should calculate maximum device temperature on the basis of the actual time duration of the program segments involved. For example, if a particular program segment lasts for seven minutes, then, using the exponential function, you can calculate that a device will reach approximately \(80 \%\) of the temperature due to the total power dissipation during the program segment.

Note that the average power should be determined by calculating the power for each program segment (including considerations described above) and performing a time average of these values, rather than simply multiplying the average current as determined in the previous subsection by \(V_{D D}\).

Specific device temperature calculations are made by using the TMS320C30 thermal impedance characteristics included in Chapter 13.

\section*{D. 5 Example Supply Current Calculations}

A Fast Fourier Transform (FFT) represents a typical DSP algorithm. The FFT code in Section D. 8 on page D-30 processes data in the RAM blocks and writes the result out to zero-wait-state external SRAM on the primary bus. The program executes out of zero-wait-state external SRAM on the primary bus, and the TMS320C30's cache is enabled. The entire algorithm consists mainly of internal bus operations and so includes quiescent and internal operations in general. At the end of processing, the 1024 results are written out on the primary bus. Therefore, the algorithm exhibits a higher current requirement during the write portion, where the external bus is being used significantly.

\section*{D.5.1 Processing}

The processing portion of the algorithm is \(95 \%\) of the total algorithm. During this portion, the power supply current is required only for the internal circuitry. Data is processed in several loops that compose a majority of the algorithm. During these loops, two operands are transferred on every cycle. The current required for internal bus usage, then, is 55 mA , taken from Figure \(\mathrm{D}-2\) on page \(D-7\). The data is assumed to be random. A data value scale factor of 0.8 is used from Figure D-3 on page D-7. This value scales 55 mA , yielding 44 mA for internal bus operations. Adding 44 mA to the quiescent current requirement and internal operations current requirement yields a current requirement of 209 mA for the major portion of the algorithm.
\[
\begin{aligned}
& I=I_{q}+I_{\text {iops }}+I_{\text {ibus }} \\
& I=110 \mathrm{~mA}+55 \mathrm{~mA}+(55 \mathrm{~mA})(0.8)=209 \mathrm{~mA}
\end{aligned}
\]

\section*{D.5.2 Data Output}

The portion of the algorithm corresponding to writing out data is approximately \(5 \%\) of the total algorithm. Again, the data that is being written is assumed to be random. From Figure \(D-3\) on page \(D-7\) and Figure \(D-8\) on page \(D-15\), scale factors of 0.80 and 0.85 are used for derating due to data value dependency for internal and primary buses, respectively. During the data dump portion of the code, a load and store are performed every cycle; however, the parallel load/store instruction is in an RPTS loop, so there is no contribution due to internal operations, because the instruction is fetched only once. The only internal contributions are due to quiescent and internal bus operations. Figure D-4 on page D-11 indicates a 170-mA current contribution due to back-to-back zero-wait-state writes, and Figure \(\mathrm{D}-6\) on page \(\mathrm{D}-13\) indicates a \(-80-\mathrm{mA}\) contribution due to the expansion bus being idle (that is, with more than 18 H 1 cycles between writes). Therefore, the total contribution due to this portion of the code is:
\[
\begin{aligned}
& I=I_{q}+I_{\text {ibus }}+I_{\text {xbus }} \\
& \text { or, } \\
& \begin{aligned}
I & =110+(55 \mathrm{~mA})(0.8)+60 \mathrm{~mA}-80 \mathrm{~mA}+(170 \mathrm{~mA})(0.85) \\
& =278.5 \mathrm{~mA}
\end{aligned}
\end{aligned}
\]

\section*{D.5.3 Average Current}

The average current is derived from the two portions of the algorithm. The processing portion took \(95 \%\) of the time and required about 210 mA , and the data dump portion took the other \(5 \%\) and required about 280 mA . The average is calculated as:
\[
\mathrm{l}_{\mathrm{avg}}=(0.95)(21 \mathrm{~mA})+(0.05)(280 \mathrm{~mA})=213.5 \mathrm{~mA}
\]

From the thermal characteristics specified in Chapter 13, it can be shown that this current level corresponds to a case temperature of \(43^{\circ} \mathrm{C}\). This temperature meets the maximum device specification of \(85^{\circ} \mathrm{C}\) and hence requires no forced air cooling.

\section*{D.5.4 Experimental Results}

A photograph of the power supply current for the FFT is shown Section D. 7 on page D-29. During the FFT processing, the measured current varied between 180 and 220 mA . The peak of the current during external writes was 270 mA , and the average current requirement, as measured on a digital multimeter, was 200 mA . The calculations yielded results that were extremely close to the actual measured power supply current.

\section*{D. 6 Summary}

An accurate power supply current requirement for the TMS320C30 cannot be expressed simply in terms of operating frequency, supply voltage, and output load capacitance. The specification must be more complete and depends on device functionality and system parameters. The current components related to device functionality are due to quiescent current, internal operations, internal bus operations, and external bus operations. Those related to system parameters are due to operating frequency, supply voltage, output load capacitance, and operating temperature. The typical power supply current requirement is 200 mA , and the minimum, or quiescent, is 110 mA .

This application report presents information required to determine power supply specifications. Specifications are based on an algorithm's use of internal and external buses on the TMS320C30. As devices become more complex, the caicuiation of power dissipation becomes more critical.

The maximum current requirement is \(\mathbf{6 0 0} \mathrm{mA}\) and occurs only under worst case conditions: writing alternating data (AAAAAAAAh to 55555555 h ) out of both external buses simultaneously every cycle, with 80 pF loads and running at 33 MHz.

\section*{D. 7 Photo of IDD for FFT}


Input Clock Frequency \(=33 \mathrm{MHz}\)
Voltage Level \(=5.0 \mathrm{~V}\) DD

\section*{D. 8 FFT Assembly Code}
```

    .GLOBL FFT
    .GLOBL N
    .GLOBL M
    .GLOBL SINE
    SINTAB: ; setup
RAMO :
.WORD 809800h
OUTBUF:
.WORD 800h
.TEXT
FFT: LDP SINTAB ; processing portion:
; quiescent, internal and
; bus operations
LDI N,IRO
LSH -1,IR0
; LENGTH-TWO BUTTERFLIES
LDI @RAMO,ARO
LDI IRO,RC
SUBI 1,RC
RPTB BLK1
ADDF *+AR0,*AR0++,R0
SUBF *ARO,*-ARO,R1
BLK1 STF R0,*-AR0
|| STF R1,*AR0++
; FIRST PASS OF THE DO-20 LOOP (STAGE K=2 IN DO-10 LOOP)
IDI @RAMO,ARO
LDI 2,IRO
LDI N,RC
ISH -2,RC
SUBI 1,RC
RPTB BLK2
ADDF *+AR0(IR0),*AR0++(IR0),R0
SUBF *AR0,*-AR0(IRO),R1
NEGF *+ARO,R0
| STF R0,*-AR0(IR0)
BLK2 STF R1,*AR0++(IR0)
| STF RO,*+ARO
; MAIN LOOP (FFT STAGES)

```

\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{l}
\[
11
\] \\
BLK3
\end{tabular} & \[
\begin{aligned}
& \text { STF } \\
& \text { STF }
\end{aligned}
\] & \[
\begin{aligned}
& \text { R1, *AR1++ } \\
& \text { R1, *AR2-- }
\end{aligned}
\] & \\
\hline & SUBI & @RAM0, AR5 & \\
\hline & ADDI & R4, AR5 & \\
\hline & CMPI & N, AR5 & \\
\hline & BLTD & INLOP & \\
\hline & ADDI & @RAM0, AR5 & \\
\hline & NOP & & \\
\hline & NOP & & \\
\hline & ADDI & 1, R5 & \\
\hline & CMPI & M, R5 & \\
\hline & BLE & LOOP & \\
\hline DUMP & LDI & @RAMO, ARO & ; data dump portion \\
\hline & LDI & @OUTBUF, AR1 & ; quiescent, internal bus \\
\hline & LDF & *ARO++, R0 & ; ops and primary bus ops \\
\hline & RPTS & \(\mathrm{N}-2\) & \\
\hline & LDF & *ARO++, R0 & \\
\hline 11 & STF & R0, *AR1++ & \\
\hline & STF & R0,*AR1++ & \\
\hline & LDI & RAMO, AR1 & \\
\hline & LDI & @RAMO, ARO & ; swap RAM banks \\
\hline & XOR & 400h, AR0 & \\
\hline & STI & AR0, *AR1 & \\
\hline & B & FFT & \\
\hline & . END & & \\
\hline
\end{tabular}

\section*{SMJ320C3x Digital Signal Processor Data Sheet}

This appendix contains the standalone data sheet for the military version of the 'C3x digital signal processor, the SMJ320C3x Digital Signal Processor.
- Processed to MIL-STD-883, Class B
- Operating Temperature Range: \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\)
- Two 1K \(\times\) 32-Bit Single-Cycle Dual-Access On-Chip RAM Blocks
- Validated ADA Compiler
- 64-Word \(\times\) 32-Bit Instruction Cache
- 32-Bit Instruction and Data Words, 24-Bit Addresses
- 40 / 32-Bit Floating-Point /Integer Multiplier and ALU
- Parallel ALU and Multiplier Execution in a Single Cycle
- On-Chip Direct Memory Access (DMA) Controller for Concurrent I/ O and CPU Operation
- Integer, Floating-Point, and Logical Operations

\section*{SMJ320C30 Key Features}
- Performance
- SMJ320C30-33 (60-ns Cycle)

33 MFLOPS
16.7 MIPS
- SMJ320C30-28 (70-ns Cycle)
28.6 MFLOPS
14.3 MIPS
- One 4K \(\times\) 32-Bit Single-Cycle Dual-Access On-Chip ROM Block
- Two 32-Bit External Ports (24- and 13-Bit Address)
- Two Serial Ports With Support for 8/16/24/32-Bit Transfers
- Two 32-Bit Timers
- Packaging
- 181-Pin Grid Array Ceramic Package (GB Suffix)
- 196-Pin Quad Flat Pack With Nonconductive Tie-Bar (HFG Suffix)
- 244-Pad JEDEC Standard TAB Frame
- SMD Approval for 28- and 33-MHz Versions
- Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units
- Zero-Overhead Loops With Single-Cycle Branches
- Interlocked Instructions for Multiprocessing Support
- 32-Bit Barrel Shifter
- Eight Extended-Precision Registers (Accumulators)
- Two- and Three-Operand Instructions
- Conditional Calls and Returns
- Block Repeat Capability
- 0.8- \(\mu \mathrm{m}\) EPIC \({ }^{\text {m }}\) CMOS Technology

\section*{SMJ320C31 Key Features}
- Performance
- SMJ320C31-40 (50-ns Cycle) 40 MFLOPS 20 MIPS
- SMJ320C31-33 (60-ns Cycle) 33.3 MFLOPS 16.7 MIPS
- SMJ320C31-27 (74-ns Cycle) 27 MFLOPS 13.5 MIPS
- Flexible Boot Program Loader
- One Serial Port to Support 8/16/24/32-Bit Transfers
- One 32-Bit Data Bus (24-Bit Address)
- Packaging
- 132-Pin Ceramic Quad Flat Pack With

Nonconductive Tie-Bar (HFG Suffix)
- 141-Pin Staggered Grid Array (GFA Suffix)
- 244-Pad JEDEC-Standard TAB Frame
- SMD Approval for 27- and 33-MHz Versions

SMJ320C30 . . . GB PACKAGE
(BOTTOM VIEW)

ABCDEFGHJKLMNPR


SMJ320C30 . . . HFG PACKAGE (TOP VIEW)


NOTE: Refer to mechanical data section for TAB drawing.

\section*{description}

The SMJ320C3x's internal busing and special digital signal processing (DSP) instruction set have the speed and flexibility to execute up to 33 MFLOPS (million floating-point operations per second). The SMJ320C3x optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.
The emphasis on total system cost has resulted in a less expensive processor that can be designed into systems currently using costly bit-slice processors. Also, appropriate selection based on cost and performance is enhanced by the different processors in the SMJ320C3x line:
- SMJ320C30-33: 60-ns single-cycle execution time, 10\% supply
- SMJ320C30-28: 70-ns single-cycle execution time, \(5 \%\) supply
- SMJ320C31-40: Low cost, reduced overall size, 50-ns single-cycle execution time, 10\% supply
- SMJ320C31-33: Low cost, reduced overall size, 60-ns single-cycle execution time, 10\% supply
- SMJ320C31-27: Low cost, reduced overall size, 74-ns single-cycle execution time, 10\% supply

The SMJ320C30 and SMJ320C31 can perform parallel multiply and ALU operations on integer or floating-point data in a single cycle. Each processor also possesses a general-purpose register file, a program cache, dedicated auxiliary register arithmetic units (ARAU), internal dual-access memories, one DMA channel supporting concurrent I/O, and a short machine-cycle time. High performance and ease of use are results of these features.
General-purpose applications are greatly enhanced by the large address space, multiprocessor interface, internally and externally generated wait states, external interface ports (two on the SMJ320C30, one on the SMJ320C31), two timers, serial ports (two on the SMJ320C30, one on the SMJ320C31), and multiple interrupt structure. The SMJ320C3x supports a wide variety of system applications from host processor to dedicated coprocessor.
High-level language support is easily implemented through a register-based architecture, large address space, powerful addressing modes, flexible instruction set, and well-supported floating-point arithmetic.
functional block diagram


SMJ320C30 Terminal Assignment
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{TERMINAL} & \multicolumn{3}{|r|}{TERMINAL} & \multicolumn{3}{|c|}{TERMINAL} & \multicolumn{3}{|c|}{TERMINAL} & \multicolumn{3}{|c|}{TERMINAL} \\
\hline \multicolumn{2}{|l|}{NUMBER} & \multirow[b]{2}{*}{NAME} & \multicolumn{2}{|l|}{NUMBER} & \multirow[b]{2}{*}{NAME} & \multicolumn{2}{|l|}{NUMBER} & \multirow[b]{2}{*}{NAME} & \multicolumn{2}{|l|}{NUMBER} & \multirow[b]{2}{*}{NAME} & \multicolumn{2}{|l|}{NUMBER} & \multirow[b]{2}{*}{NAME} \\
\hline \[
\begin{aligned}
& \text { GB } \\
& \text { PKG }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{HFG} \\
& \mathrm{PKG}
\end{aligned}
\] & & \[
\begin{array}{|c|}
\hline \text { GB } \\
\text { PKG }
\end{array}
\] & \[
\begin{array}{|l}
\hline \text { HFG } \\
\text { PKG }
\end{array}
\] & & \[
\begin{array}{|c|}
\hline \text { GB } \\
\text { PKG }
\end{array}
\] & \[
\begin{array}{|l}
\hline \text { HFG } \\
\text { PKG }
\end{array}
\] & & \[
\begin{array}{|c|}
\hline \text { GB } \\
\text { PKG }
\end{array}
\] & \[
\begin{aligned}
& \hline \text { HFG } \\
& \text { PKG }
\end{aligned}
\] & & \[
\begin{aligned}
& \hline \text { GB } \\
& \text { PKG }
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline \text { HFG } \\
\text { PKG }
\end{array}
\] & \\
\hline F15 & 82 & AO & C4 & 144 & D0 & R2 & 7 & FSXO & B13 & 103 & XA4 & N6 & 14 & XD2 \\
\hline G12 & 81 & A1 & D5 & 143 & D1 & N4 & 5 & CLLKRO & A15 & 102 & XA5 & R5 & 17 & XD3 \\
\hline G13 & 80 & A2 & A2 & 142 & D2 & M5 & 6 & CLKXO & B15 & 95 & XA6 & P6 & 18 & XD4 \\
\hline G14 & 79 & A3 & A3 & 141 & D3 & R1 & 3 & DRO & C14 & 94 & XA7 & M7 & 19 & XD5 \\
\hline G15 & 78 & A4 & B4 & 140 & D4 & R3 & 8 & DXO & E12 & 93 & XA8 & R6 & 20 & XD6 \\
\hline H15 & 77 & A5 & C5 & 139 & D5 & M3 & 191 & FSR1 & D13 & 92 & XA9 & N7 & 21 & XD7 \\
\hline H14 & 72 & A6 & D6 & 138 & D6 & P1 & 194 & FSX1 & C15 & 91 & XA10 & P7 & 22 & XD8 \\
\hline J15 & 71 & A7 & A4 & 137 & D7 & L4 & 192 & CLKR1 & D14 & 90 & XA11 & R7 & 23 & XD9 \\
\hline J14 & 70 & A8 & B5 & 136 & D8 & N2 & 193 & CLKX1 & E13 & 89 & XA12 & P8 & 24 & XD10 \\
\hline J13 & 69 & A9 & C6 & 135 & D9 & N1 & 190 & DR1 & J3 & 179 & RSVO & R8 & 29 & XD11 \\
\hline K15 & 68 & A10 & A5 & 134 & D10 & P2 & 195 & DX1 & J4 & 180 & RSV1 & R9 & 30 & XD12 \\
\hline J12 & 67 & A11 & B6 & 133 & D11 & F14 & 83 & EMUO & K1 & 181 & RSV2 & P9 & 31 & XD13 \\
\hline K14 & 66 & A12 & D7 & 132 & D12 & E15 & 84 & EMU1 & K2 & 182 & RSV3 & N9 & 32 & XD14 \\
\hline L15 & 65 & A13 & A6 & 131 & D13 & F13 & 85 & EMU2 & L1 & 183 & RSV4 & R10 & 33 & XD15 \\
\hline K13 & 63 & A14 & C7 & 130 & D14 & E14 & 86 & EMU3 & K3 & 184 & RSV5 & M9 & 34 & XD16 \\
\hline L14 & 62 & A15 & B7 & 129 & D15 & F12 & 87 & EMU4/SHZ & L2 & 185 & RSV6 & P10 & 35 & XD17 \\
\hline M15 & 61 & A16 & A7 & 128 & D16 & C1 & 155 & EMU5 & K4 & 186 & RSV7 & R11 & 36 & XD18 \\
\hline K12 & 60 & A17 & A8 & 127 & D17 & M6 & 11 & EMU6 & M1 & 187 & RSV8 & N10 & 37 & XD19 \\
\hline L13 & 59 & A18 & B8 & 122 & D18 & B3 & 145 & H1 & L3 & 188 & RSV9 & P11 & 38 & XD20 \\
\hline M14 & 58 & A19 & A9 & 121 & D19 & A1 & 146 & H3 & M2 & 189 & RSV10 & R12 & 39 & XD21 \\
\hline N15 & 57 & A20 & B9 & 120 & D20 & C2 & 152 & X1 & D12 & 100 & ADV \({ }_{\text {D }}\) & M10 & 40 & XD22 \\
\hline M13 & 56 & A21 & C9 & 119 & D21 & B1 & 151 & X2/CLKIN & H11 & 64 & ADV \({ }_{\text {D }}\) & N11 & 41 & XD23 \\
\hline L12 & 55 & A22 & A10 & 118 & D22 & P4 & 9 & TCLKO & D4 & 114 & DDV \({ }^{\text {d }}\) & P12 & 42 & XD24 \\
\hline N14 & 54 & A23 & D9 & 117 & D23 & N5 & 10 & TCLK1 & E8 & 147 & DDV \({ }_{\text {D }}\) & R13 & 43 & XD25 \\
\hline E5 & & LOCATOR & B10 & 116 & D24 & G2 & 169 & XFO & L8 & 15 & IODVDD & R14 & 44 & XD26 \\
\hline G1 & 170 & IACK & A11 & 115 & D25 & G3 & 168 & XF1 & M12 & 16 & IODVDD & M11 & 45 & XD27 \\
\hline H2 & 171 & INTO & C10 & 113 & D26 & D3 & 154 & VBBP & & 49 & IODVDD & N12 & 46 & XD28 \\
\hline H1 & 176 & \(\overline{\text { NT1 }}\) & B11 & 112 & D27 & E4 & 153 & VSUBS & H5 & 162 & MDVDD & P13 & 47 & XD29 \\
\hline J1 & 177 & INT2 & A12 & 111 & D28 & H4 & 123 & VDD & & 163 & MDV \({ }_{\text {D }}\) & R15 & 48 & XD30 \\
\hline J2 & 178 & \(\overline{\text { INT3 }}\) & D10 & 110 & D29 & D8 & 73 & VDD & M4 & 1 & PDV \({ }_{\text {D }}\) & P15 & 53 & XD31 \\
\hline D15 & 88 & MC/ \(\overline{\mathrm{MP}}\) & C11 & 109 & D30 & M8 & 74 & \(V_{D D}\) & B2 & 51 & \(\mathrm{CV}_{S S}\) & C3 & 50 & DVSS \\
\hline E3 & 157 & \(\overline{\text { MSTRB }}\) & B12 & 108 & D31 & H12 & 124 & \(V_{D D}\) & P14 & 52 & \(\mathrm{CV}_{\text {SS }}\) & C13 & 98 & DVSS \\
\hline E1 & 164 & \(\overline{\text { RDY }}\) & F3 & 161 & HOLD & N8 & 27 & \(V_{S S}\) & C8 & 28 & \(V_{S S}\) & N3 & 148 & DVSS \\
\hline F1 & 167 & RESET & E2 & 160 & HOLDA & A13 & 107 & XAO & Нз & 75 & \(V_{S S}\) & N13 & 196 & DVSS \\
\hline G4 & 166 & R/W & D2 & 156 & \(\overline{\text { XRDY }}\) & A14 & 106 & XA1 & H13 & 76 & \(V_{S S}\) & B14 & 96 & IVSS \\
\hline F2 & 165 & \(\overline{\text { STRB }}\) & D1 & 159 & XR/W & D11 & 105 & XA2 & R4 & 12 & XDO & & 97 & IVSS \\
\hline F4 & 158 & \(\overline{\text { OSTRB }}\) & P3 & 4 & FSRO & C12 & 104 & XA3 & P5 & 13 & XD1 & & & \\
\hline
\end{tabular}

NOTES: 1. \(A D V_{D D}, D D V_{D D}, I_{D D}\) DD,\(~ M D V_{D D}\), and \(P D V_{D D}\) are on a common plane internal to the device.
2. \(V_{D D}\) is on a common plane internal to the device.
3. \(\mathrm{V}_{\mathrm{SS}}, \mathrm{CV}_{\mathrm{SS}}\), and \(\mathrm{IV}_{S S}\) are on a common plane internal to the device.
4. \(\mathrm{DV}_{\mathrm{SS}}\) is on a common plane internal to the device.

SMJ320C31 Terminal Assignments
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{TERMINAL} & \multicolumn{3}{|c|}{TERMINAL} & \multicolumn{3}{|c|}{TERMINAL} & \multicolumn{3}{|c|}{TERMINAL} \\
\hline \multicolumn{2}{|l|}{NUMBER} & \multirow[b]{2}{*}{NAME} & \multicolumn{2}{|l|}{NUMBER} & \multirow[b]{2}{*}{NAME} & \multicolumn{2}{|l|}{NUMBER} & \multirow[b]{2}{*}{NAME} & \multicolumn{2}{|l|}{NUMBER} & \multirow[b]{2}{*}{NAME} \\
\hline \[
\begin{aligned}
& \hline \text { HFG } \\
& \text { PKG }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { GFA } \\
& \text { PKG }
\end{aligned}
\] & & \[
\begin{aligned}
& \hline \text { HFG } \\
& \text { PKG }
\end{aligned}
\] & \[
\begin{aligned}
& \text { GFA } \\
& \text { PKG }
\end{aligned}
\] & & \[
\begin{aligned}
& \hline \text { HFG } \\
& \text { PKG }
\end{aligned}
\] & \[
\begin{aligned}
& \text { GFA } \\
& \text { PKG }
\end{aligned}
\] & & \[
\begin{aligned}
& \hline \mathbf{H F G} \\
& \text { PKG }
\end{aligned}
\] & \[
\begin{aligned}
& \text { GFA } \\
& \text { PKG }
\end{aligned}
\] & \\
\hline 12 & L1 & A0 & 47 & W9 & D10 & 86 & E19 & \(\overline{\text { INT1 }}\) & 18 & P4 & \(V_{\text {SSL }}\) \\
\hline 11 & K2 & A1 & 46 & U9 & D11 & 89 & F18 & \(\overline{\text { INT2 }}\) & 19 & T10 & VSSL \\
\hline 10 & J1 & A2 & 45 & V8 & D12 & 90 & G17 & \(\overline{\text { INT3 }}\) & 20 & K4 & DVSS \\
\hline 9 & J3 & A3 & 43 & W7 & D13 & 110 & C11 & MCBL/ \(\overline{M P}\) & 25 & T4 & IVSS \\
\hline 8 & G1 & A4 & 41 & U7 & D14 & 77 & L19 & R/W & 34 & G3 & DVSS \\
\hline 6 & F2 & A5 & 39 & V6 & D15 & 75 & N17 & \(\overline{\text { RDY }}\) & 40 & K16 & \(\mathrm{CV}_{\text {SS }}\) \\
\hline 5 & E1 & A6 & 38 & W5 & D16 & 78 & K18 & RESET & 44 & T8 & IVSS \\
\hline 4 & E3 & A7 & 37 & U5 & D17 & 101 & A17 & \(\overline{\text { SHZ }}\) & 52 & T12 & DVSS \\
\hline 3 & D2 & A8 & 36 & V4 & D18 & 76 & M18 & \(\overline{\text { STRB }}\) & 53 & R11 & \(V_{S S L}\) \\
\hline 1 & C1 & A9 & 35 & W3 & D19 & 103 & B16 & TCLKO & 54 & J15 & \(V_{\text {SSL }}\) \\
\hline 131 & C3 & A10 & 33 & U3 & D20 & 105 & C15 & TCLK1 & 67 & W13 & DVSS \\
\hline 129 & B2 & A11 & 31 & V2 & D21 & 121 & G5 & \(A V_{D D}\) & 68 & D10 & \(\mathrm{CV}_{\text {SS }}\) \\
\hline 128 & A1 & A12 & 30 & W1 & D22 & 130 & E] & \(\triangle V_{D C}\) & 69 & D16 & IVSS \\
\hline 127 & C5 & A13 & 29 & R3 & D23 & 7 & E5 & \(A V_{D D}\) & 84 & T16 & DVSS \\
\hline 126 & B4 & A14 & 28 & T2 & D24 & 15 & N5 & \(V_{\text {DDL }}\) & 85 & D12 & VSSL \\
\hline 125 & A3 & A15 & 27 & U1 & D25 & 16 & R5 & \(V_{\text {DDL }}\) & 92 & F16 & \(\mathrm{CV}_{\text {SS }}\) \\
\hline 124 & C7 & A16 & 26 & N3 & D26 & 23 & H4 & DVDD & 96 & H16 & IVSS \\
\hline 123 & B6 & A17 & 24 & P2 & D27 & 32 & J5 & DVDD & 100 & D14 & VSUBS \\
\hline 122 & C9 & A18 & 22 & R1 & D28 & 42 & T14 & DVDD & 102 & U15 & DVSS \\
\hline 120 & B8 & A19 & 21 & L3 & D29 & 48 & R7 & \(V_{\text {DDL }}\) & 111 & C13 & CVSS \\
\hline 117 & A7 & A20 & 17 & M2 & D30 & 49 & R9 & VDDL & 71 & T18 & X1 \\
\hline 116 & A9 & A21 & 14 & N1 & D31 & 57 & R13 & DVDD & 70 & U19 & X2/CLKIN \\
\hline 113 & B10 & A22 & 91 & C19 & DR0 & 66 & R15 & DVDD & 79 & J19 & XFO \\
\hline 112 & A11 & A23 & 99 & C17 & DXO & 74 & P16 & \(C V_{D D}\) & 81 & G19 & XF1 \\
\hline 94 & E17 & CLKRO & 107 & B14 & EMUO & 80 & N15 & \(C V_{D D}\) & & F6 & No Connect \\
\hline 95 & A19 & CLKXO & 108 & A13 & EMU1 & 87 & G15 & VDDL & & D4 & DVSS \\
\hline 63 & W19 & D0 & 109 & B12 & EMU2 & 88 & E15 & \(\mathrm{V}_{\mathrm{DDL}}\) & & N19 & DVSS \\
\hline 62 & V16 & D1 & 106 & A15 & EMU3 & 98 & L15 & PVDD & & R17 & DVSS \\
\hline 61 & W17 & D2 & 93 & D18 & FSRO & 104 & E9 & PVDD & & L17 & DVSS \\
\hline 60 & U13 & D3 & 97 & B18 & FSXO & 114 & E13 & VDDL & & M16 & DVSS \\
\hline 59 & V14 & D4 & 73 & P18 & HOLD & 115 & E11 & \(V_{\text {DDL }}\) & & D6 & DVSS \\
\hline 58 & W15 & D5 & 72 & R19 & HOLDA & 118 & L5 & \(V_{\text {SSL }}\) & & A5 & DVSS \\
\hline 56 & U11 & D6 & 64 & V18 & H1 & 119 & H2 & DVSS & & D8 & DVSS \\
\hline 55 & V12 & D7 & 65 & U17 & H3 & 132 & M4 & \(\mathrm{CV}_{\text {SS }}\) & & & \\
\hline 51 & W11 & D8 & 82 & H18 & IACK & 2 & F4 & DVSS & & & \\
\hline 50 & V10 & D9 & 83 & \(J 17\) & \(\overline{\text { INTO }}\) & 13 & T6 & \(\mathrm{CV}_{S S}\) & & & \\
\hline
\end{tabular}

NOTES: 5. \(\mathrm{CV}_{\text {SS }}, \mathrm{V}_{\text {SSL }}, \mathrm{IV}_{\text {SS }}\) are on the same plane.
6. \(A V_{D D}, D V_{D D}, C V_{D D}, P V_{D D}\) are on the same plane.
7. VSUBS connects to die metallization. Tie this terminal to clean ground.

\section*{terminal functions}

This section gives signal descriptions for the SMJ320C3x devices in the microprocessor mode. The following tables list each signal, the number of terminals, and type of operating mode(s) (i.e., input, output, or high-impedance state as indicated by I, O , or Z ), and a brief function description. All terminals labeled NC are special functions of the device and should not be connected by the user. A line over a signal name (e.g., RESET) indicates that the signal is active low (true at logic 0 level). The signals are grouped according to function.

SMJ320C30 Terminal Functions
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
TERMIN \\
NAME
\end{tabular} & & TYPE \(\dagger\) & DESCRIPTION & \multicolumn{3}{|l|}{CONDITIONS WHEN SIGNAL IS Z TYPE \(\ddagger\)} \\
\hline \multicolumn{7}{|c|}{PRIMARY BUS INTERFACE} \\
\hline D31-D0 & 32 & 1/0/Z & 32-bit data port of the primary bus interface & S & H & \\
\hline A23-A0 & 24 & O/Z & 24-bit address port of the primary bus interface & S & H & R \\
\hline R/W & 1 & O/Z & Read/write for primary bus interface. \(\mathrm{R} / \overline{\mathrm{W}}\) is high when a read is performed and low when a write is performed over the parallel interface. & S & H & R \\
\hline \(\overline{\text { STRB }}\) & 1 & O/Z & External access strobe for the primary bus interface & S & H & \\
\hline \(\overline{\mathrm{RDY}}\) & 1 & 1 & Ready. \(\overline{\text { RDY }}\) indicates that the external device is prepared for a primary-bus-interface transaction to complete. & S & & \\
\hline \(\overline{\text { HOLD }}\) & 1 & 1 & Hold for primary bus interface. When \(\overline{\text { HOLD }}\) is a logic low, any ongoing transaction is completed. A23-A0, D31-D0, STRB, and R/ \(\overline{\mathrm{W}}\) are in the high-impedance state and all transactions over the primary bus interface are held until \(\overline{\mathrm{HOLD}}\) becomes a logic high or the NOHOLD bit of the primary-bus-control register is set. & & & \\
\hline HOLDA & 1 & O/Z & Hold acknowledge for primary bus interface. \(\overline{\text { HOLDA }}\) is generated in response to a logic low on HOLD. HOLDA indicates that A23-A0, D31-D0, STRB, and R/W are in the high-impedance state and that all transactions over the bus are held. HOLDA is high in response to a logic high of HOLD or when the NOHOLD bit of the primary-bus-control register is set. & S & & \\
\hline \multicolumn{7}{|c|}{EXPANSION BUS INTERFACE} \\
\hline XD31-XD0 & 32 & 1/0/2 & 32-bit data port of the expansion bus interface & S & & R \\
\hline XA12-XAO & 13 & O/Z & 13-bit address port of the expansion bus interface & S & & R \\
\hline XR/W & 1 & O/Z & Read/write signal for expansion bus interface. When a read is performed, XR/醇 is held high; when a write is performed, \(X R / \bar{W}\) is low. & S & & R \\
\hline \(\overline{\text { MSTRB }}\) & 1 & 0/2 & External memory access strobe for the expansion bus interface & S & & \\
\hline \(\overline{\text { OSTRB }}\) & 1 & O/Z & External I/O access strobe for the expansion bus interface & S & & \\
\hline \(\overline{\text { XRDY }}\) & 1 & 1 & Ready signal. XRDY indicates that the external device is prepared for an expansion-bus-interface transaction to complete. & & & \\
\hline \multicolumn{7}{|c|}{CONTROL SIGNALS} \\
\hline RESET & 1 & 1 & Reset. When \(\overline{\text { RESET }}\) is a logic low, the device is in the reset condition. When \(\overline{\text { RESET }}\) becomes a logic high, execution begins from the location specified by the reset vector. & & & \\
\hline \(\overline{\text { INT3- }}\) - \(\overline{\text { NT0 }}\) & 4 & 1 & External interrupts & & & \\
\hline \(\overline{\text { IACK }}\) & 1 & O/Z & Interrupt acknowledge. \(\overline{\mathrm{IACK}}\) is set to a logic high by the IACK instruction. This signal can be used to indicate the beginning or end of an interrupt-service routine. & S & & \\
\hline MC/ \(\overline{\text { MP }}\) & 1 & 1 & Microcomputer/microprocessor mode & & & \\
\hline XF1, XFO & 2 & 1/0/Z & External flags. XF1 and XFO are used as general-purpose I/Os or to support interlocked processor instructions. & S & & R \\
\hline
\end{tabular}
\(\dagger \mathrm{I}=\) input, \(\mathrm{O}=\) output, \(\mathrm{Z}=\) high-impedance state
\(\ddagger \mathrm{S}=\mathrm{SHZ}\) active, \(\mathrm{H}=\) HOLD active, \(\mathrm{R}=\) RESET active

SGUS014A-FEBRUARY 1991 - REVISED SEPTEMBER 1994
SMJ320C30 Terminal Functions (Continued)
\begin{tabular}{|c|c|c|c|c|}
\hline  & & TYPE \({ }^{\dagger}\) & DESCRIPTION & CONDITIONS WHEN SIGNAL IS Z TYPE \(\ddagger\) \\
\hline \multicolumn{5}{|c|}{SERIAL PORT 0 SIGNALS} \\
\hline CLKXO & 1 & 1/0/Z & Serial port 0 transmit clock. CLKXO is the serial shift clock for the serial port 0 transmitter. & \(S \quad \mathrm{R}\) \\
\hline DXO & 1 & 1/0/Z & Data transmit output. Serial port 0 transmits serial data on DXO. & S R \\
\hline FSXO & 1 & 1/0/Z & Frame synchronization pulse for transmit. The FSXO pulse initiates the transmit data process over DXO. & \(S \quad \mathrm{R}\) \\
\hline CLKRO & 1 & 1/0/Z & Serial port O receive clock. CLKRO is the serial shift clock for the serial port 0 receiver. & S R \\
\hline DR0 & 1 & 1/0/Z & Data receive. Serial port 0 receives serial data via DRO. & \(\boldsymbol{S}\) R \\
\hline FSRO & 1 & 1/0/Z & Frame synchronization pulse for receive. The FSR0 pulse initiates the receive data process over DRO. & \(S \quad \mathrm{R}\) \\
\hline \multicolumn{5}{|c|}{SERIAL PORT 1 SIGNALS} \\
\hline CLKX1 & 1 & 1/0/2 & Serial port 1 transmit clock. CLKX1 is the serial shift clock for the serial port 1 transmitter. & \(S \quad \mathrm{R}\) \\
\hline DX1 & 1 & 1/0/2 & Data transmit output. Serial port 1 transmits serial data on DX1. & S R \\
\hline FSX1 & 1 & 1/O/Z & Frame synchronization pulse for transmit. The FSX1 pulse initiates the transmit data process over DX1. & \(S \quad \mathrm{R}\) \\
\hline CLKR1 & 1 & 1/0/Z & Serial port 1 receive clock. CLKR1 is the serial shift clock for the serial port 1 receiver. & S R \\
\hline DR1 & 1 & I/O/Z & Data receive. Serial port 1 receives serial data via DR1. & S R \\
\hline FSR1 & 1 & 1/0/Z & Frame synchronization pulse for receive. The FSR1 pulse initiates the receive data process over DR1. & \(S \quad \mathrm{R}\) \\
\hline \multicolumn{5}{|c|}{TIMER 0 SIGNALS} \\
\hline TCLKO & 1 & 1/0/Z & Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLKO outputs pulses generated by timer 0 . & S R \\
\hline \multicolumn{5}{|c|}{TIMER 1 SIGNALS} \\
\hline TCLK1 & 1 & I/O/Z & Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1 . & \(S \quad \mathrm{R}\) \\
\hline \multicolumn{5}{|c|}{SUPPLY AND OSCILLATOR SIGNALS} \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) & 4 & 1 & 5-V supply§ & \\
\hline IODV \({ }_{\text {DD }}\) & 2 & 1 & 5-V supply§ & \\
\hline \(A D V_{D D}\) & 2 & 1 & 5-V supply§ & \\
\hline PDV \({ }_{\text {DD }}\) & 1 & 1 & 5-V supply§ & \\
\hline \(\mathrm{DDV}_{\text {DD }}\) & 2 & 1 & 5-V supply§ & \\
\hline MDV \({ }_{\text {DD }}\) & 1 & 1 & 5-V supply§ & \\
\hline \(\mathrm{V}_{\text {SS }}\) & 4 & 1 & Ground & \\
\hline DVSS & 4 & 1 & Ground & \\
\hline \(\mathrm{CV}_{\text {SS }}\) & 2 & 1 & Ground & \\
\hline
\end{tabular}

\footnotetext{
\(\dagger\) I = input, \(O=\) output, \(Z=\) high-impedance state
\(\ddagger \mathrm{S}=\mathrm{SHZ}\) active, \(\mathrm{H}=\mathrm{HOLD}\) active, \(\mathrm{R}=\) RESET active
§ Recommended decoupling capacitor is \(0.1 \mu \mathrm{~F}\).
}

SMJ320C30 Terminal Functions (Continued)
\begin{tabular}{|lc|c|l|l|l|l|}
\hline \multicolumn{2}{|c|}{\begin{tabular}{c} 
TERMINAL \\
NAME
\end{tabular}} & QTY
\end{tabular} TYPEt
\(\dagger \mathrm{I}=\) input, \(\mathrm{O}=\) output, \(\mathrm{Z}=\) high-impedance state
\(\ddagger \mathrm{S}=\mathrm{SHZ}\) active, \(\mathrm{H}=\mathrm{HOLD}\) active, \(\mathrm{R}=\) RESET active
§ Follow the connections specified for the reserved terminals. Use 18-k \(\Omega-22-\mathrm{k} \Omega\) pullup resistors for best results. All \(5-\mathrm{V}\) supply terminals must be connected to a common supply plane, and all ground terminals must be connected to a common ground plane.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{SMJ320C31 Terminal Functions} \\
\hline TERMI NAME & QTY & TYPE \(\dagger\) & DESCRIPTION & &  & \\
\hline \multicolumn{7}{|c|}{PRIMARY BUS INTERFACE} \\
\hline D31-D0 & 32 & 1/0/Z & 32-bit data port & S & H & R \\
\hline A23-A0 & 24 & O/Z & 24-bit address port & S & H & R \\
\hline R/W & 1 & O/Z & Read/write. R/W is high when a read is performed and low when a write is performed over the parallel interface. & S & H & R \\
\hline STRB & 1 & 0/Z & External access strobe & S & H & \\
\hline \(\overline{\text { RDY }}\) & 1 & 1 & \multicolumn{4}{|l|}{Ready. \(\overline{\mathrm{RDY}}\) indicates that the external device is prepared for a transaction completion.} \\
\hline \(\overline{\text { HOLD }}\) & 1 & 1 & \multicolumn{4}{|l|}{Hold. When \(\overline{\text { HOLD }}\) is a logic low, any ongoing transaction is completed. A23-A0, D31-D0, STRB, and R/W are in the high-impedance state and all transactions over the primary bus interface are held until HOLD becomes a logic high or the NOHOLD bit of the primary-bus-control register being set.} \\
\hline HOLDA & 1 & 0/Z & Hold acknowledge. \(\overline{\text { HOLDA }}\) is generated in response to a logic low on \(\overline{\text { HOLD. }}\). indicates that A23-A0, D31-D0, \(\overline{\text { STRB }}\), and \(\mathrm{R} / \overline{\mathrm{W}}\) are in the high-impedance state and that all transactions over the bus are held. HOLDA is high in response to a logie high of HOLD or the NOHOLD bit of the primary-bus-control register being set. & \multicolumn{3}{|l|}{S} \\
\hline \multicolumn{7}{|c|}{CONTROL SIGNALS} \\
\hline RESET & 1 & 1 & Reset. When RESET is a logic low, the device is in the reset condition. When \(\overline{R E S E T}\) becomes a logic high, execution begins from the location specified by the reset vector. & & & \\
\hline \(\overline{\text { INT3 }}\) - \(\overline{\text { NTO }}\) & 4 & 1 & External interrupts & & & \\
\hline \(\overline{\text { IACK }}\) & 1 & O/Z & Interrupt acknowledge. \(\overline{\text { IACK }}\) is set to a logic high by the IACK instruction. This signal can be used to indicate the beginning or end of an interrupt-service routine. & \multicolumn{3}{|l|}{S} \\
\hline MCBL/ \(\overline{\mathrm{MP}}\) & 1 & 1 & Microcomputer boot loader/microprocessor mode select & & & \\
\hline \(\overline{\text { SHZ }}\) & 1 & 1 & Shutdown high impedance. When active, \(\overline{\text { SHZ }}\) shuts down the SMJ320C31 and places all terminals in the high-impedance state. \(\overline{\mathrm{SHZ}}\) is used for board-level testing to ensure that no dual drive conditions occur. CAUTION: A low on SHZ corrupts SMJ320C31 memory and register contents. Reset the device with SHZ high to restore it to a known operating condition. & & & \\
\hline XF1, XFO & 2 & 1/0/2 & External flags. XF1 and XFO are used as general-purpose 1/Os or to support interlocked processor instruction. & S & & R \\
\hline \multicolumn{7}{|c|}{SERIAL PORT 0 SIGNALS} \\
\hline CLKRO & 1 & 1/0/Z & Serial port 0 receive clock. CLKRO is the serial shift clock for the serial port 0 receiver. & S & & R \\
\hline CLKXO & 1 & 1/0/Z & Serial port 0 transmit clock. CLKXO is the serial shift clock for the serial port 0 transmitter. & S & & R \\
\hline DR0 & 1 & 1/0/2 & Data receive. Serial port 0 receives serial data via DR0. & S & & R \\
\hline DX0 & 1 & 1/0/Z & Data transmit output. Serial port 0 transmits serial data on DXO. & S & & R \\
\hline FSRO & 1 & I/O/Z & Frame synchronization pulse for receive. The FSRO pulse initiates the receive data process over DRO. & S & & R \\
\hline FSXO & 1 & 1/0/Z & Frame synchronization pulse for transmit. The FSXO pulse initiates the transmit data process over DXO. & S & & R \\
\hline
\end{tabular}
\(\dagger \mathrm{I}=\) input, \(\mathrm{O}=\) output, \(\mathrm{Z}=\) high-impedance state
\(\ddagger \mathrm{S}=\mathrm{SHZ}\) active, \(\mathrm{H}=\) HOLD active, \(\mathrm{R}=\) RESET active

SMJ320C31 Terminal Functions (Continued)
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{TERMINAL} & TYPE \({ }^{\text {+ }}\) & DESCRIPTION & CONDITIONS \\
\hline NAME & QTY & TYPET & DESCRIPTION & SIGNAL IS Z TYPE \(\ddagger\) \\
\hline \multicolumn{5}{|c|}{TIMER SIGNALS} \\
\hline TCLKO & 1 & 1/0/Z & Timer clock 0 . As an input, TCLKO is used by timer 0 to count external pulses. As an output, TCLKO output pulses generated by timer 0 . & S \\
\hline TCLK1 & 1 & 1/0/Z & Timer clock 1. As an input, TCLK0 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1. & S \\
\hline \multicolumn{5}{|c|}{SUPPLY AND OSCILLATOR SIGNALS} \\
\hline H1 & 1 & 0/2 & External H1 clock. H1 has a period equal to twice CLKIN. & \\
\hline H3 & 1 & 0/2 & External H3 clock. H3 has a period equal to twice CLKIN. & \\
\hline \(\mathrm{V}_{\mathrm{DD}}\) & 20 & 1 & 5-V supply. All must be connected to a common supply plane. \({ }^{\text {¢ }}\) & \\
\hline \(\mathrm{V}_{\text {SS }}\) & 20 & 1 & Ground. All grounds must be connected to a common ground plane. & \\
\hline X1 & 1 & 0/Z & Output from the internal crystal oscillator. If a crystal is not used, X1 should be left unconnected. & S \\
\hline X2/CLKIN & 1 & 1 & Internal oscillator input from a crystal or a clock & \\
\hline \multicolumn{5}{|c|}{RESERVED \({ }^{\text {I }}\)} \\
\hline EMU2-EMUO & 3 & 1 & Reserved. Use pullup resistors to 5 V . & \\
\hline EMU3 & 1 & O/Z & Reserved & S \\
\hline
\end{tabular}
\(\dagger \mathrm{I}=\) input, \(\mathrm{O}=\) output, \(\mathrm{Z}=\) high-impedance state
\(\ddagger \mathrm{S}=\mathrm{SHZ}\) active, \(\mathrm{H}=\) HOLD active, \(\mathrm{R}=\) RESET active
§ Recommended decoupling capacitor value is \(0.1 \mu \mathrm{~F}\).
\(\pi\) Follow the connections specified for the reserved terminals. Use \(18-k \Omega-22-k \Omega\) pullup resistors for best results. All \(5-\mathrm{V}\) supply terminals must be connected to a common supply plane, and all ground terminals must be connected to a common ground plane.

\section*{absolute maximum ratings \({ }^{\dagger}\)}
\[
\begin{aligned}
& \text { Supply voltage range, } \mathrm{V}_{\mathrm{CC}} \text { (see Note 8) ....................................................... }-0.3 \mathrm{~V} \text { to } 7 \mathrm{~V}
\end{aligned}
\]
\[
\begin{aligned}
& \text { Continuous power dissipation (see Note 9) .............................................................. 3.15 W }
\end{aligned}
\]
\[
\begin{aligned}
& \text { Storage temperature range .................................................................... }-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}
\end{aligned}
\]
\(\dagger\) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 8. All voltage values are with respect to \(\mathrm{V}_{\mathrm{SS}}\).
9. Actual operating power is less. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and extension buses at the maximum rate possible. See normal (ICC) current specification in the electrical characteristics table and also read Calculation of TMS320C30 Power Dissipation Application Report.
recommended operating conditions (see Note 10)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & & & MIN & NOM \({ }^{\ddagger}\) & MAX & UNIT \\
\hline & & \[
\begin{array}{|l|}
\hline 320 \mathrm{C} 30-28 \\
\text { '320C31-40 }
\end{array}
\] & 4.75 & 5 & 5.25 & \\
\hline \(V_{D D}\) & Supply voltage & '320C30-33 & 4.5 & 5 & 5.5 & V \\
\hline & & \[
\begin{aligned}
& \hline \text { '320C31-27 } \\
& \hline \text { '320C31-33 }
\end{aligned}
\] & 4.5 & 5 & 5.5 & \\
\hline \(\mathrm{V}_{\text {SS }}\) & Supply voltage ( \(\mathrm{CV}_{\text {SS }}\), etc.) & & & 0 & & V \\
\hline \(\mathrm{V}_{\text {IH }}\) & High-level input voltage & & 2.1 & & \(V_{D D}+0.3 \S\) & V \\
\hline \(\mathrm{V}_{\text {TH }}\) & High-level input voltage for CLKIN & & 3 & & \(\mathrm{V}_{\mathrm{DD}}+0.3{ }^{\text {§ }}\) & V \\
\hline \(\mathrm{V}_{\text {IL }}\) & Low-level input voltage & & \(-0.3^{\S}\) & & 0.8 & V \\
\hline IOH & High-level output current & & & & -300 & \(\mu \mathrm{A}\) \\
\hline IOL & Low-level output current & & & & 2 & mA \\
\hline \(\mathrm{T}_{\text {A }}\) & Operating free-air temperature & & -55 & & & \({ }^{\circ} \mathrm{C}\) \\
\hline \(T_{\text {c }}\) & Operating case temperature & & & & 125 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\ddagger\) All nominal values are at \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ These values are derived from characterization and not tested.
NOTE 10: All input and output voltage levels are TTL compatible.

\section*{electrical characteristics over recommended ranges of supply voltage (unless otherwise noted) (see Note 10)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{PARAMETER} & \multicolumn{2}{|l|}{TEST CONDITIONS \(\dagger\)} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline VOH & \multicolumn{2}{|l|}{High-level output voltage} & \(\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}, \quad \mathrm{IOH}=\mathrm{MAX}\) & & 2.4 & 3 & & V \\
\hline \multirow[b]{2}{*}{VOL} & \multirow[t]{2}{*}{Low-level output voltage} & For XA12-XA0 & \(\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}, \quad \mathrm{IOL}=\mathrm{MAX}\) & & & & 0.68 & V \\
\hline & & All others & \(\mathrm{V}_{\mathrm{DD}}=\mathrm{MIN}, \quad \mathrm{lOL}=\mathrm{MAX}\) & & & 0.3 & 0.6 & V \\
\hline Iz & \multicolumn{2}{|l|}{High-impedance current} & \(V_{D D}=M A X\) & & & & \(\pm 20\) & \(\mu \mathrm{A}\) \\
\hline 4 & \multicolumn{2}{|l|}{Input current} & \(\mathrm{V}_{1}=\mathrm{V}_{S S}\) to \(\mathrm{V}_{\mathrm{DD}}\) & & & & \(\pm 10\) & \(\mu \mathrm{A}\) \\
\hline IIP & \multicolumn{2}{|l|}{Input current} & Inputs with internal pullups & see Note 11) & -400 & & 20 & \(\mu \mathrm{A}\) \\
\hline IIC & \multicolumn{2}{|l|}{Input current (X2/CLKIN)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{1}=\mathrm{V}_{S S}\) to \(\mathrm{V}_{\mathrm{CC}}\)} & & & \(\pm 50\) & \(\mu \mathrm{A}\) \\
\hline \multirow{5}{*}{Icc} & \multirow{5}{*}{Supply current} & & \multirow{5}{*}{\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \quad \mathrm{~V}_{\mathrm{DD}}=\mathrm{MAX} \\
& \mathrm{t}_{\mathrm{C}}(\mathrm{Cl})=\mathrm{MIN} \\
& (\text { see Note 12) }
\end{aligned}
\]} & '320C30-33 & & 200 & 600 & \multirow{5}{*}{mA} \\
\hline & & & & '320C31-33 & & 150 & 325 & \\
\hline & & & & '320С30-28 & & 175 & 500 & \\
\hline & & & & '320C31-27 & & 125 & 250 & \\
\hline & & & & '320C31-40 & & 250 & 400 & \\
\hline \(\mathrm{Ci}_{i}\) & \multicolumn{2}{|l|}{Input capacitance} & & & & & \(15^{71}\) & pF \\
\hline \(\mathrm{C}_{0}\) & \multicolumn{2}{|l|}{Output capacitance} & & & & & \(20^{71}\) & pF \\
\hline \(\mathrm{C}_{\mathrm{x}}\) & \multicolumn{2}{|l|}{X2/CLKIN capacitance} & & & & & \(25 \pi\) & pF \\
\hline
\end{tabular}
\(\dagger\) For conditions shown as MIN/MAX, use the appropriate value specified in recommended operating conditions.
\(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ These values are derived from characterization but not tested.
IThese values are derived by design but not tested.
NOTES: 10. All input and output voltage levels are TTL compatible.
11. Terminals with internal pullup devices: INTO-INT3, MC/ \(\overline{M P}\), RSVO-RSV10. Although RSV0-RSV10 have internal pullup devices, external pullups should be used on each terminal as identified in the Terminal Functions tables.
12. Actual operating current is less than this maximum value. This value was obtained under specially produced worst-case test conditions, which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to both primary and expansion buses at the maximum rate possible. See Calculation of TMS320C30 Power Dissipation Application Report.

\section*{PARAMETER MEASUREMENT INFORMATION}


Where: \(\begin{aligned} \text { IOL } & =2 \mathrm{~mA} \text { (all outputs) } \\ \mathrm{IOH}_{\mathrm{OH}} & =300 \mu \mathrm{~A} \text { (all outputs) } \\ \mathrm{V}_{\mathrm{LOAD}} & =2.15 \mathrm{~V} \\ \mathrm{C}_{\mathrm{T}} & =80-\mathrm{pF} \text { typical load-circuit capacitance }\end{aligned}\)
Figure 1. Test Load Circuit

\section*{signal transition levels}

TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V . Output transition times are specified as follows:
- For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be no longer high is 2 V , and the level at which the output is said to be low is 1 V .
- For a low-to-high transition, the level at which the output is said to be no longer low is 1 V , and the level at which the output is said to be high is 2 V .


Figure 2. TTL-Level Outputs
Transition times for TTL-compatible inputs are specified as follows:
- For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2.1 V , and the level at which the input is said to be low is 0.8 V .
- For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.8 V , and the level at which the input is said to be high is 2.1 V .


Figure 3. TTL-Level Inputs

\section*{PARAMETER MEASUREMENT INFORMATION}

\section*{timing parameter symbology}

Timing parameter symbols used herein were created in accordance with JEDEC Standard 100-A. In order to shorten the symbols, some of the terminal names and other related terminology have been abbreviated as follows, unless otherwise noted:
- INT includes \(\overline{\mathrm{NTT}}-\overline{\mathrm{INTO}}\)
- (M)S in symbols and (M)STRB in description includes \(\overline{\text { STRB }}\) and \(\overline{M S T R B}\)
- (X)A includes A23-A0 and XA12-XA0
- (X)D includes D31-D0 and XD13-XD0
- (X)RW in symbols and (X)R/W in description includes \(R / \bar{W}\) and \(X R / \bar{W}\)
- (X)RDY includes \(\overline{R D Y}\) and \(\overline{\text { XRDY }}\)
timing parameters for CLKIN, H1, and H3 (see Note 10)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 1 & \(\mathrm{tf}_{( }(\mathrm{Cl})\) & Fall time, CLKIN & & \(5^{\dagger}\) & & \(5^{\dagger}\) & & \(5{ }^{\dagger}\) & & \(5{ }^{\dagger}\) & ns \\
\hline 2 & \({ }_{\text {w }}^{\text {(CIL }}\) ) & Pulse duration, CLKIN low, \(\mathrm{t}_{\mathrm{C}}(\mathrm{Cl})=\) MIN (see Note 13) & 13 & & 12.25 & & 10.5 & & 9 & & ns \\
\hline 3 & \({ }^{\text {w }}\) (CIH) & Pulse duration, CLKIN high, \(\mathrm{t}_{\mathrm{C}(\mathrm{Cl})}=\) MIN (see Note 13) & 13 & & 12.25 & & 10.5 & & 9 & & ns \\
\hline 4 & \(\mathrm{tr}_{( }(\mathrm{Cl})\) & Rise time, CLKIN & & \(5^{\dagger}\) & & \(5^{\dagger}\) & & \(5{ }^{\dagger}\) & & \(5{ }^{\dagger}\) & ns \\
\hline 5 & \(\mathrm{t}_{\mathrm{c}}(\mathrm{Cl})\) & Cycle time, CLKIN & 37 & 303 & 35 & 303 & 30 & 303 & 25 & 303 & ns \\
\hline 6 & \(\mathrm{t}_{\mathrm{f}}(\mathrm{H})\) & Fall time, \(\mathrm{H} 1 / \mathrm{H} 3\) & & 4 & & 3 & & 3 & & 3 & ns \\
\hline 7 & \({ }^{\text {t }}\) ( HL ) & Pulse duration, \(\mathrm{H} 1 / \mathrm{H} 3\) low (see Note 14) & P-6 & & P-6 & & P-6 & & P-5 & & ns \\
\hline 8 & \({ }^{\text {tw }}\) (HH) & Pulse duration, \(\mathrm{H} 1 / \mathrm{H} 3\) high (see Note 14) & P-7 & & P-7 & & P-7 & & P-6 & & ns \\
\hline 9 & \(\mathrm{tr}_{\mathrm{r}}(\mathrm{H})\) & Rise time, H1/H3 & & 4 & & 4 & & 4 & & 3 & ns \\
\hline 9.1 & \(\mathrm{id}_{\mathrm{d}(\mathrm{HL}-\mathrm{HH})}\) &  & \(0^{\ddagger}+\) & 5 & \(0^{\dagger}+\) & 5 & \(0^{\ddagger}\) & 5 & \(0^{\dagger}+\) & 4 & ns \\
\hline 10 & \(\mathrm{t}_{\mathrm{c}(\mathrm{H}}(\) & Cycle time, \(\mathrm{H} 1 / \mathrm{H} 3\) & 74 & 606 & 70 & 606 & 60 & 606 & 50 & 606 & ns \\
\hline
\end{tabular}
\(\dagger\) These values are derived by design but not tested.
\(\ddagger\) These values are derived from characterization but not tested.
NOTES: 10. All input and output voltage levels are TTL compatible.
13. Rise and fall times, assuming a \(35-65 \%\) duty cycle, are incorporated within this specification (see Figure 4).
14. \(P=t_{C}(C l)\)


Figure 4. X2/CLKIN Timing


Figure 5. H1/H3 Timing


Figure 6. CLKIN to \(\mathrm{H} 1 / \mathrm{H} 3\) as a Function of Temperature

INSTRUMENTS
memory-read-cycle and memory-write-cycle timing \((\overline{\mathrm{M}) \text { STRB }}=0)\) (see Figures 7 and 8)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 11 & \(\mathrm{t}_{\mathrm{d}[\mathrm{H} 1 \mathrm{~L}-(\mathrm{M}) \mathrm{SL}]}\) & Delay time, H 1 low to \(\overline{(M) S T R B}\) low & \(0 \dagger\) & 10 & \(0 \dagger\) & 10 & \(0 \dagger\) & 10 & \(0 \dagger\) & 6 & ns \\
\hline 12 & \(\mathrm{t}_{\mathrm{d}[\mathrm{H} 1 \mathrm{~L}-(\mathrm{M}) \mathrm{SH}]}\) & Delay time, H1 low to \(\overline{(M) S T R B}\) high & O \(\ddagger\) & 10 & ot & 10 & ot & 10 & ot & 6 & ns \\
\hline 13.1 & \(\mathrm{t}_{\text {d(H1H-RWL) }}\) & Delay time, H 1 high to \(\mathrm{R} / \overline{\mathrm{W}}\) low & \(0 \ddagger\) & 10 & \(0 \dagger\) & 10 & \(0 \dagger\) & 10 & \(0 \dagger\) & 9 & ns \\
\hline 13.2 & \(\mathrm{t}_{\mathrm{d}[\mathrm{H} 1 \mathrm{H}-(\mathrm{X}) \mathrm{RW} \mathrm{L}]}\) & Delay time, H 1 high to (X)R/W low & - & & \(0 \dagger\) & 17 & ot & 15 & - & & ns \\
\hline 14.1 & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{~L}-\mathrm{A})}\) & Delay time, H 1 low to A valid & \(0 \ddagger\) & 16 & \(0{ }^{+}\) & 16 & \(0 \dagger\) & 14 & \(0{ }^{\dagger}\) & 10 & ns \\
\hline 14.2 & \(\mathrm{t}_{\mathrm{d}[\mathrm{H} 1 \mathrm{~L}-(X) A]}\) & Delay time, H1 low to ( X ) A valid & - & & \(0 \dagger\) & 13 & ot & 10 & - & & ns \\
\hline 15.1 & \({ }^{\text {tsu}}\) (D) R & Setup time, D valid before H 1 low (read) & 18 & & 19 & & 16 & & 14 & & ns \\
\hline 15.2 & \({ }^{\text {tsu }}\) (XD)R & Setup time, (X)D before H1 low (read) & 1 & & 20 & & 18 & & - & & ns \\
\hline 16 & th[ \((X) D] R\) & Hold time, (X)D after H1 low (read) & \(0 \dagger\) & & \(0 \dagger\) & & \(0 \dagger\) & & \(0 \dagger\) & & ns \\
\hline 17.1 & \(t_{\text {suf }}(\mathrm{RDY}\) & Setup time, \(\overline{\mathrm{RDY}}\) before H 1 high & 10 & & 10 & & 8 & & 8 & & ns \\
\hline 17.2 & \(t_{\text {su }}\) (XRDY) & Setuptime, \(\overline{(X) R D Y}\) before H 1 high & - & & 10 & & 9 & & - & & ns \\
\hline 18 & \(\operatorname{th}[(X) R D Y]\) & Hold time, \(\overline{(X) R D Y}\) after H1 high & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 19 & \({ }_{\text {d }}[\mathrm{H} 1 \mathrm{H}-(\mathrm{X}) \mathrm{RWH}]\) & Delay time, H 1 high to ( X\() \mathrm{R} / \overline{\mathrm{W}}\) high (write) & & 12 & & 12 & & 10 & & 9 & ns \\
\hline 20 & \(\mathrm{Iv}_{\mathrm{V} /(X) \mathrm{D}}\) ]W & Valid time, (X)D after H1 low (write) & & 20 & & 20 & & 20 & & 17 & ns \\
\hline 21 & th[(X)D]W & Hold time, (X)D after H1 high (write) & ot & & \(0 \dagger\) & & ot & & ot & & ns \\
\hline 22.1 & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{H}-\mathrm{A})}\) & Delay time, H 1 high to A valid on back-to-back write cycles (write) & & 22 & & 22 & & 18 & & 15 & ns \\
\hline 22.2 & \(\mathrm{t}_{\mathrm{d}}[\mathrm{H} 1 \mathrm{H}-(\mathrm{X}) \mathrm{A}]\) & Delay time, H 1 high to \((\mathrm{X}) \mathrm{A}\) valid on back-to-back write cycles (write) & - & & & 32 & & 25 & - & & ns \\
\hline 26 & \(\mathrm{t}_{\mathrm{d}}[\mathrm{A}-(\mathrm{X}) \mathrm{RDD}]\) & Delay time, \(\overline{(X) R D Y}\) from \(A\) valid & & \(8{ }^{\ddagger}\) & & \(8{ }^{\ddagger}\) & & \(8{ }^{\ddagger}\) & & \(7 \ddagger\) & ns \\
\hline
\end{tabular}
\(\dagger\) These values are derived by design but not tested.
\(\ddagger\) These values are derived from characterization but not tested.


Figure 7. Memory-Read-Cycle Timing \((\overline{(M) S T R B}=0)\)


Figure 8. Memory-Write-Cycle Timing \((\overline{(M) S T R B}=0)\)
memory-read-cycle timing (IOSTRB \(=0\), SMJ320C30 only)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{'320C30-33} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & \\
\hline 27 & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{H}-\mathrm{IOSL}}\) & Delay time, H1 high to IOSTRB low & 0t & 11 & \(0 \dagger\) & 10 & ns \\
\hline 28 & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{H}-\mathrm{IOSH})}\) & Delay time, H 1 high to \(\overline{\text { IOSTRB }}\) high & \(0{ }^{+}\) & 10 & ot & 10 & ns \\
\hline 29 & \(\mathrm{t}_{\text {d }}[\mathrm{H} 1 \mathrm{~L}-(\mathrm{X}) \mathrm{RWH}]\) & Delay time, H1 low to (X)R/产 high & O \({ }^{+}\) & 11 & \(0 \dagger\) & 10 & ns \\
\hline 30 & \(\mathrm{t}_{\mathrm{d}[\mathrm{H} 1 \mathrm{~L}-(X) A]}\) & Delay time, H1 low to ( X ) A valid & \(0{ }^{+}\) & 12 & \(0 \dagger\) & 10 & ns \\
\hline 31 & \(\mathrm{t}_{\text {su }}[(X) D] R\) & Setup time, \((X)\) D before H 1 high & 15 & & 15 & & ns \\
\hline 32 & th[ \((X) \mathrm{D}] \mathrm{R}\) & Hold time, (X)D after H 1 high & \(0^{\ddagger}\) & & \({ }^{\text {¢ }}\) & & ns \\
\hline 33 & \(t_{\text {sul }}(X) R D Y\) & Setup time, \(\overline{( })\) RDY before H 1 high & 10 & & 9 & & ns \\
\hline 34 & th[ \((X) R D Y]\) & Hold time, \(\overline{(X) R D Y}\) after H1 high & 0 & & 0 & & ns \\
\hline
\end{tabular}
\(\dagger\) These values are derived by design but not tested.
\(\ddagger\) These values are derived from characterization but not tested.


Figure 9. SMJ320C30 Memory-Read-Cycle Timing ( \(\overline{(\overline{O S T R B}}=0)\)
memory-write-cycle timing (IOSTRB \(=0\), SMJ320C30 only)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{'320C30-33} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & \\
\hline 35 & td(H1L-XRWL) & Delay time, H1 low to XR/W low & \(0 \dagger\) & 15 & \(0{ }^{+}\) & 15 & ns \\
\hline 36 & \(\mathrm{t}_{\mathrm{v}[(X) \mathrm{D}}\) & Valid time, ( X\() \mathrm{D}\) after H 11 high & & 30 & & 30 & ns \\
\hline 37 & th[ \((X) D] W\) & Hold time, ( \(X\) ) D after H1 low & 0 & & 0 & & ns \\
\hline
\end{tabular}
\(\dagger\) These values are derived by design but not tested.


Figure 10. SMJ320C30 Memory-Write-Cycle Timing (IOSTRB \(=0\) )

\section*{SMJ320C3x}
timing for XF0 and XF1 when executing LDFI or LDII
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 38 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{H} 3 \mathrm{H}-\mathrm{XFOL})\) & Delay time, H3 high to XFO low & & 19 & & 15 & & 15 & & 13 & ns \\
\hline 39 & \(\mathrm{t}_{\text {su }}(\mathrm{XF} 1)\) & Setup time, XF1 valid before H1 low & 13 & & 15 & & 12 & & 9 & & ns \\
\hline 40 & th(XF1) & Hold time, XF1 after H1 low & 0 & & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}


Figure 11. Timing for XFO and XF1 When Executing LDFI or LDII
timing for XFO when executing a STFI or STII
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 41 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{H} 3 \mathrm{H}-\mathrm{XFOH})\) & Delay time, H3 high to XFO high & & 19 & & 20 & & 18 & & 13 & ns \\
\hline
\end{tabular}


Figure 1. Timing for XFO When Executing a STFI or STII
timing for XFO and XF1 when executing SIGI
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 41.1 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{H} 3 \mathrm{H}-\mathrm{XFOL})\) & Delay time, H3 high to XF0 low & & 19 & & 15 & & 15 & & 13 & ns \\
\hline 42 & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 3 \mathrm{H}-\mathrm{XFOH})}\) & Delay time, H 3 high to XFO high & & 19 & & 20 & & 18 & & 13 & ns \\
\hline 43 & \(\mathrm{t}_{\text {su }}(\mathrm{XF} 1\) ) & Setup time, XF1 valid before H1 low & 13 & & 12 & & 12 & & 9 & & ns \\
\hline 44 & th (XF1) & Hold time, XF1 after H1 low & 0 & & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}


Figure 2. Timing for XFO and XF1 When Executing SIGI
timing for loading XF register when configured as an output
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 45 & \(t_{v}(\mathrm{H} 3 \mathrm{H}-\mathrm{XF})\) & Valid time, H 3 high to XF valid & & 19 & & 20 & & 15 & & 13 & ns \\
\hline
\end{tabular}


Figure 3. Timing for Loading XF Register When Configured as an Output
change of XF from output to input mode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { '320C30-33 } \\
& \hline \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 46 & th(H3H-XFOI) & Hold time, XF after H3 high & & \(20^{\dagger}\) & & \(20^{\dagger}\) & & \(15^{\dagger}\) & & \(13{ }^{\dagger}\) & ns \\
\hline 47 & \(\mathrm{t}_{\text {su }}(\mathrm{XF})\) & Setup time, XF before H 1 low & 12 & & 12 & & 12 & & 9 & & ns \\
\hline 48 & \(t h(X F)\) & Hold time, XF after H1 low & 0 & & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}
\(\dagger\) These values are derived from characterization but not tested.

\(\dagger \bar{I} / O X F x\) represents either bit 1 or bit 5 of the IOF register, and INXFx represents either bit 3 or bit 7 of the IOF register depending on whether XFO or XF1, respectively, is being affected.

Figure 4. Change of XFx From Output to Input Mode

\section*{change of XFX from input to output mode}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 49 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{H} 3 \mathrm{H}-\mathrm{XFIO})\) & Delay time, H3 high to XF switching from input to output & & 20 & & 20 & & 20 & & 17 & ns \\
\hline
\end{tabular}

\(\dagger \overline{1} / O X F x\) represents either bit 1 or bit 5 of the IOF register, and INXFX represents either bit 3 or bit 7 of the IOF register depending on whether XFO or XF1, respectively, is being affected.

Figure 5. Change of XF From Input to Output Mode

\section*{reset timing}

RESET is an asynchronous input that can be asserted at any time during a clock cycle. If the specified timings are met, the exact sequence shown in Figure 17 occurs; otherwise, an additional delay of one clock cycle may occur. R/ \(\bar{W}\) and XR/W are in the high-impedance state during reset and can be provided with a resistive pullup, nominally \(18 \mathrm{k} \Omega\) to \(22 \mathrm{k} \Omega\), to prevent spurious writes from occurring. The asynchronous reset signals include XF0/1, CLKX0/1, DX0/1, FSX0/1, CLKR0/1, DR0/1, FSR0/1, and TCLK0/1. HOLD is an asynchronous input and can be asserted during reset.

Resetting the device initializes the primary- and expansion-bus control registers to seven software wait states and, therefore, results in slow external accesses until these register are initialized.

\section*{reset timing \(\left[P=t_{c(C I)}\right]\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 50 & \(\mathrm{t}_{\text {su (RESET) }}\) & Setup time, \(\overline{\text { RESET }}\) before CLKIN Iow & 10 & pt & 10 & p† & 10 & p \({ }^{+}\) & 10 & P \(\ddagger\) & ns \\
\hline 51 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{CLKINH}-\mathrm{H} 1 \mathrm{H})\) & Delay time, CLKIN high to H1 high§ & 3 & 18 & 2 & 14 & 2 & 14 & 2 & 14 & ns \\
\hline 52 & \({ }_{\text {d }}(\) CLKINH-H1L) & Delay time, CLKIN high to H1 low§ & 3 & 18 & 2 & 14 & 2 & 14 & 2 & 14 & ns \\
\hline 53 & \({ }^{\text {tsu(RESETH-H1L) }}\) & Setup time, \(\overline{R E S E T}\) high before H 1 low after 10 H 1 clock cycles & 15 & & 13 & & 10 & & 9 & & ns \\
\hline 54 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{CLKINH}-\mathrm{H} 3 \mathrm{~L})\) & Delay time, CLKIN high to H3 low§ & 3 & 18 & 2 & 14 & 2 & 14 & 2 & 14 & ns \\
\hline 55 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{CLKINH}-\mathrm{H} 3 \mathrm{H})\) & Delay time, CLKIN high to H3 high§ & 3 & 18 & 2 & 14 & 2 & 14 & 2 & 14 & ns \\
\hline 56 & \({ }^{\text {dis }}\) (H1H-XD) & H1 high to (X)D highimpedance state & & \(20{ }^{\text {T}}\) & & \(19 \dagger\) & & \(18{ }^{\dagger}\) & & \(15^{\dagger}\) & ns \\
\hline 57 & \({ }^{\text {dis }}\) (H3H-XA) & H3 high to (X)A highimpedance state & & \(12^{\dagger}\) & & \(12 \dagger\) & & \(10^{\dagger}\) & & \(9{ }^{\dagger}\) & ns \\
\hline 58 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{H} 3 \mathrm{H}-\mathrm{CONTROLH})\) & Delay time, H3 high to control signals high & & \(10^{\dagger}\) & & \(10^{\dagger}\) & & \(10^{\dagger}\) & & \(9{ }^{\dagger}\) & ns \\
\hline 59 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{H} 1 \mathrm{H}-\mathrm{IACKH})\) & Delay time, H 1 high to IACK high & & \(12^{\dagger}\) & & \(12 \dagger\) & & \(10 \dagger\) & & \(9 \dagger\) & ns \\
\hline 60 & \(\mathrm{t}_{\text {dis }}\) (RESETL-ASYNCH) & RESET low to asynchronously reset signals to high-impedance state & & \(25^{\dagger}\) & & \(25^{\dagger}\) & & \(25{ }^{\dagger}\) & & \(21^{\dagger}\) & ns \\
\hline
\end{tabular}

\footnotetext{
TThese values are derived from characterization but not tested.
\(\ddagger\) These values are derived by design but not tested.
§ See NO TAG for temperature dependence for the \(33-\mathrm{MHz}\) SMJ320C30 and SMJ320C31.
}


NOTES: A. Reset vector is fetched three times with 7 software wait states each.
B. (X)A includes A23-A0, XA12-XAO, and (X)R/W.
C. Control signals include \(\overline{\text { STRB }}, \overline{M S T R B}\), and \(\overline{\text { IOSTRB }}\).
D. Asynchronously reset signals include XF1, XFO, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, CLKX1, DX1, FSX1, CLKR1, DR1, FSR1, TCLK0, and TCLK1.

Figure 6. Reset Timing
\(\overline{\text { INT3 }}-\overline{\text { INTO }}\) response timing \(\left[Q=t_{c(H)}\right]\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 61 & \({ }^{\text {tsu }}\) (INT) & Setup time, \(\overline{\mathrm{NTT}}\) - \(\overline{\mathrm{INTO}}\) before H 1 low & 15 & & 15 & & 15 & & 13 & & ns \\
\hline 62 & \begin{tabular}{l}
\({ }^{t}\) (INT) \\
(see Notes 1 and 2)
\end{tabular} & Pulse duration, \(\overline{\text { INT3 }}-\overline{\mathrm{INTO}}\), to assure only one interrupt seen & & <2Q \({ }^{\dagger}\) & Q & <2Q \({ }^{\dagger}\) & Q & \(<2 Q^{\dagger}\) & Q & <2Q \({ }^{\dagger}\) & ns \\
\hline
\end{tabular}
\(\dagger\) These values derived from characterization but not tested.
NOTES: 1. Interrupt pulse duration must be at least \(1 Q\) wide to assure it is seen. It must be less than \(2 Q\) wide to assure it is responded to only once.
2. \(\overline{\mathrm{INTB}}-\overline{\mathrm{INTO}}\) are asynchronous inputs and can be asserted at any point during a clock cycle. The SMJ320C3x interrupts are level sensitive, not edge sensitive. Interrupts are detected on the falling edge of H 1 . For the processor to recognize only one interrupt on a given input, an interrupt pulse must be set up and held to a minimum of one H 1 falling edge and no more than two H 1 falling edges. The SMJ320C3x can accept an interrupt from the same source every two H 1 clock cycles. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle may occur.


Figure 7. \(\overline{\mathbf{N T} 3}-\overline{\mathrm{NTO}}\) Response Timing

\section*{DIGITAL SIGNAL PROCESSOR}

SGUS014A- FEBRUARY 1991 - REVISED SEPTEMBER 1994
interrupt-acknowledge ( \(\overline{\mathrm{IACK}}\) ) timing
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & '320C30-28 & '320C31-27 & \[
\begin{aligned}
& \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\] & '320C31-40 & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN MAX & MIN MAX & MIN MAX & MIN MAX & \\
\hline 63 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{H} 1 \mathrm{H}-1 \mathrm{ACKL})\) & Delay time, H 1 high to \(\overline{\mathrm{ACK}}\) low & 12 & 12 & 10 & 9 & ns \\
\hline 64 & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1 \mathrm{H}-1 \mathrm{ACKH})}\) & Delay time, H 1 high to \(\overline{\text { IACK }}\) high & 12 & 12 & 10 & 9 & ns \\
\hline
\end{tabular}


Figure 8. Interrupt-Acknowledge IACK Timing
serial－port timing

\(\dagger\) These values are derived from characterization but not tested．
\(\ddagger\) These values are derived by design but not tested．
serial-port timing (continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & & \multicolumn{2}{|c|}{\[
\begin{aligned}
& \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|c|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & MIN & MAX & MIN & MAX & \\
\hline 65 & \(\mathrm{t}_{\mathrm{d}(\mathrm{H} 1-\mathrm{SCK})}\) & \multicolumn{2}{|l|}{Delay time, H 1 high to internal CLKX/R} & & 15 & & 13 & ns \\
\hline \multirow[t]{2}{*}{66} & \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{c}}\) (SCK)} & \multirow[b]{2}{*}{Cycle time, CLKX/R} & CLKX/R ext &  & & \(\mathrm{t}_{\mathrm{c}}(\mathrm{H}) \times 2.6{ }^{\dagger}\) & & \multirow[b]{2}{*}{ns} \\
\hline & & & CLKX/R int & \(\mathrm{t}_{\mathrm{C}(\mathrm{H}) \times 2}\) & \(\mathrm{tc}_{\text {c }}(\mathrm{H}) \times 2^{32} \ddagger\) & \(\mathrm{t}_{\mathrm{c}(\mathrm{H}) \times 2}\) & \(\mathrm{t}_{\mathrm{c}(\mathrm{H}) \times 2} 2^{32} \ddagger\) & \\
\hline \multirow[b]{2}{*}{67} & \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{w}}\) (SCK)} & \multirow[b]{2}{*}{Pulse duration, CLKX /R high/low} & CLKX/R ext & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})}+12^{\dagger}\) & & \({ }_{\mathrm{c}}^{\mathrm{c}(\mathrm{H})+12^{\dagger}}\) & & \multirow[b]{2}{*}{ns} \\
\hline & & & CLKX/R int & [ \(\left.\mathrm{c}_{\mathrm{C}(\mathrm{SCK}} / 2\right]-15\) & [ \(\mathrm{c}_{\mathrm{c}}\) (SCK) / 2] +5 & \(\left[\mathrm{t}_{\mathrm{C}}(\mathrm{SCK}) / 2\right]-15\) & [ \(\left.\mathrm{c}_{\mathrm{c} \text { (SCK) }} / 2\right]+5\) & \\
\hline 68 & tr(SCK) & \multicolumn{2}{|l|}{Rise time, CLKX/R} & & \(8{ }^{\dagger}\) & & \(7 \dagger\) & ns \\
\hline 69 & \(\mathrm{t}_{\text {( }}\) (SCK) & \multicolumn{2}{|l|}{Fall time, CLKX/R} & & \(8{ }^{\dagger}\) & & \(7 \dagger\) & ns \\
\hline \multirow[b]{2}{*}{70} & \multirow[b]{2}{*}{\(t_{d}(D X)\)} & \multirow[b]{2}{*}{Delay time, CLKX to DX valid} & CLKX ext & & 35 & & 30 & \multirow[b]{2}{*}{ns} \\
\hline & & & CLKX int & & 20 & & 17 & \\
\hline \multirow[b]{2}{*}{71} & \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{su}}\) (DR)} & \multirow[b]{2}{*}{Setup time, DR before CLKR low} & CLKR ext & \multicolumn{2}{|l|}{10} & \multicolumn{2}{|l|}{9} & \multirow[t]{2}{*}{ns} \\
\hline & & & CLKR int & \multicolumn{2}{|l|}{25} & \multicolumn{2}{|l|}{21} & \\
\hline \multirow[b]{2}{*}{72} & \multirow[b]{2}{*}{\(t h(D R)\)} & \multirow[b]{2}{*}{Hold time, DR from CLKR low} & CLKR ext & \multicolumn{2}{|l|}{10} & \multicolumn{2}{|l|}{9} & \multirow[b]{2}{*}{ns} \\
\hline & & & CLKR int & \multicolumn{2}{|l|}{\(0{ }^{\dagger}\)} & \multicolumn{2}{|l|}{0} & \\
\hline \multirow[b]{2}{*}{73} & \multirow[b]{2}{*}{\(t_{d}(\mathrm{FSX})\)} & \multirow[b]{2}{*}{Delay time, CLKX to internal FSX high/low} & CLKX ext & & 32 & & 27 & \multirow[b]{2}{*}{ns} \\
\hline & & & CLKX int & & 17 & & 15 & \\
\hline \multirow[b]{2}{*}{74} & \multirow[b]{2}{*}{\(\mathrm{t}_{\text {Su }}\) (FSR)} & \multirow[b]{2}{*}{Setup time, FSR before CLKR low} & CLKR ext & \multicolumn{2}{|l|}{10} & \multicolumn{2}{|l|}{9} & \multirow[b]{2}{*}{ns} \\
\hline & & & CLKR int & \multicolumn{2}{|l|}{10} & \multicolumn{2}{|l|}{9} & \\
\hline \multirow[t]{2}{*}{75} & \multirow[b]{2}{*}{\(t_{\text {h (FS }}\)} & \multirow[b]{2}{*}{Hold time, FSX/R input from CLKX/R low} & CLKX/R ext & \multicolumn{2}{|l|}{10} & \multicolumn{2}{|l|}{9} & \multirow[b]{2}{*}{ns} \\
\hline & & & CLKX/R int & \multicolumn{2}{|l|}{0} & \multicolumn{2}{|l|}{0} & \\
\hline \multirow[b]{2}{*}{76} & \multirow[b]{2}{*}{\(\mathrm{t}_{\text {su }}(\mathrm{FSX})\)} & \multirow[b]{2}{*}{Setup time, external FSX before CLKX} & CLKX ext & \(-\left[\mathrm{t}_{\mathrm{c}(\mathrm{H})}-8\right]\) & [ \(\mathrm{t}_{\mathrm{C}(\mathrm{SC}, \mathrm{K}) / 2]-10^{\ddagger}}\) & \(-\left[\mathrm{t}_{\mathrm{c}}(\mathrm{H})-8\right]\) & \multirow[t]{2}{*}{\(\left[\mathrm{t}_{\mathrm{c}}(\mathrm{SCK}) / 2\right]-10^{\ddagger}\)
\(\mathrm{t}_{\mathrm{C}}(\mathrm{SCK})^{/ 2^{\ddagger}}\) (} & \multirow[b]{2}{*}{ns} \\
\hline & & & CLKX int & \(-\left[\mathrm{t}_{\mathrm{C}}(\mathrm{H})-21\right]\) & \(\mathrm{t}_{\mathrm{c}(\mathrm{SCK})} / 2^{\ddagger}\) & \(-\left[\mathrm{t}_{\mathrm{C}}(\mathrm{H})-21\right]\) & & \\
\hline \multirow[b]{2}{*}{77} & \multirow[b]{2}{*}{\(t_{d}(C H-D X) V\)} & \multirow[t]{2}{*}{Delay time, CLKX to first DX bit, FSX precedes CLKX high} & CLKX ext & & 36 & & 30 & \multirow[b]{2}{*}{ns} \\
\hline & & & CLKX int & & 21 & & 18 & \\
\hline 78 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{FSX}\)-DX)V & \multicolumn{2}{|l|}{Delay time, FSX to first DX bit, CLKX precedes FSX} & & 36 & & 30 & ns \\
\hline 79 & \(t_{d D X Z}\) & \multicolumn{2}{|l|}{Delay time, CLKX high to DX high impedance following last data bit} & & \(20 \dagger\) & & \(17 \dagger\) & ns \\
\hline
\end{tabular}
\(\dagger\) These values are derived from characterization but not tested.
\(\ddagger\) These values are derived by design but not tested.


NOTES: A. Timing diagrams show operations with the serial-port global-control register bits CLKXP = CLKRP \(=\) FSXP \(=\) FSRP \(=0\).
B. These timings are valid for all serial port modes, including handshake, except where otherwise indicated. For a functional description of serial port operation, refer to the TMS320C3x User's Guide.
C. Timing diagrams depend upon the length of the serial-port word, where \(n=8,16,24\), or 32 bits, respectively.

Figure 1. Serial-Port Timing, Fixed-Data-Rate Mode


NOTES: A. Timing diagrams show operations with the serial-port global-control register bits CLKXP \(=C\) LKRP \(=F \operatorname{FSP}=F \operatorname{FSP}=0\).
B. These timings are valid for all serial-port modes, including handshake, except where otherwise indicated.
C. Timings not expressly specified for variable-data-rate mode are the same as those for fixed-data-rate mode.
D. Timing diagrams depend upon the length of the serial-port word, where \(n=8,16,24\), or 32 bits, respectively.

Figure 2. Serial-Port Timing, Variable-Data-Rate Mode
\(\overline{\text { HOLD }} / \overline{\text { HOLDA }}\) timing（see Note 1）
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO．} & & & \multicolumn{2}{|l|}{＇320C30－28} & \multicolumn{2}{|l|}{＇320C31－27} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{＇320C31－40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 80 & \({ }^{\text {tsu}}\)（HOLD） & Setup time，\(\overline{\text { HOLD }}\) before \(\mathrm{H}_{1}\) low & 15 & & 15 & & 15 & & 13 & & ns \\
\hline 81 & tv（HOLDA） & Valid time，\(\overline{\text { HOLDA }}\) after H1 low & ot & 10 & \(0 \dagger\) & 10 & ot & 10 & O \(\ddagger\) & 9 & ns \\
\hline 82 & \({ }^{\text {tw }}\)（HOLD \({ }^{\text {d }}\) & Pulse duration，\(\overline{\text { HOLD }}\) low & \({ }^{2} \mathrm{t}_{\mathrm{c}}(\mathrm{H})\) & & \({ }^{2} \mathrm{t}_{\mathrm{c}}(\mathrm{H})\) & & \(2 \mathrm{t}_{\mathrm{c}}^{(H)}\) & & \({ }^{2} \mathrm{c}_{\mathrm{c}}(\mathrm{H})\) & & ns \\
\hline 83 & \({ }^{\text {tw }}\)（HOLDA） & Pulse duration，\(\overline{\text { HOLDA }}\) low & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \mathbf{- 5}^{\ddagger}\) & & \(\mathrm{t}_{\mathrm{C}(\mathrm{H})} \mathbf{5}^{\ddagger}\) & &  & & \(\mathrm{t}_{\mathrm{c}}(\mathrm{H})-5^{\ddagger}\) & & ns \\
\hline 84 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{H} 1 \mathrm{~L}-\mathrm{SH}) \mathrm{H}\) & Delay time，H1 low to STRB high for a HOLD & 0才 & \(10^{\ddagger}\) & ot & \(10^{\ddagger}\) & ot & \(10^{\ddagger}\) & ot & \(9 \ddagger\) & ns \\
\hline 85 & \({ }_{\text {dis }}\)（H1L－S） & Disable time，H1 low to STRB high impedance & 0† & \(10^{\ddagger}\) & ot & \(10 \ddagger\) & ot & \(10 \ddagger\) & ot & \(9 \ddagger\) & ns \\
\hline 86 & ten（H1L－S） & Enable time，H1 low to STRB active & ot & 10才 & O† & \(10^{\ddagger}\) & 0t & \(10^{\ddagger}\) & \(0 \dagger\) & \(9 \ddagger\) & ns \\
\hline 87 & \(\mathrm{t}_{\text {dis（H1L－RW）}}\) & Disable time，H1 low to R／W high impedance & 0才 & \(10^{\ddagger}\) & \(0 \dagger\) & \(10 \ddagger\) & Ot & \(10 \ddagger\) & \(0 \dagger\) & \(9 \ddagger\) & ns \\
\hline 88 & ten（H1L－RW） & Enable time，H1 low to R／W active & ot & \(10^{\ddagger}\) & ot & \(10^{\ddagger}\) & Ot & \(10^{\ddagger}\) & \(0 \dagger\) & \(9 \ddagger\) & ns \\
\hline 89 & \(\mathrm{t}_{\text {dis }}(\mathrm{H} 1 \mathrm{~L}-\mathrm{A})\) & Disable time， H 1 low to address high impedance & Ot & \(15^{\ddagger}\) & ot & \(13^{\ddagger}\) & & \(10 \ddagger\) & ot & \(9 \ddagger\) & ns \\
\hline 90 & ten（H1L－A） & Enable time，H1 low to address valid & ot & \(15^{\ddagger}\) & ot & \(15^{\ddagger}\) & Ot & \(15^{\ddagger}\) & ot & \(13^{\ddagger}\) & ns \\
\hline 91 & \(\mathrm{t}_{\text {dis }}(\mathrm{H} 1 \mathrm{H}-\mathrm{D})\) & Disable time，H1 high to data high impedance & ot & \(15^{\ddagger}\) & ot & \(15^{\ddagger}\) & & \(15^{\ddagger}\) & Ot & \(12^{\ddagger}\) & ns \\
\hline
\end{tabular}
\(\dagger\) These values are derived by design but not tested．
\(\ddagger\) These values are derived from characterization but not tested．
NOTE 1：\(\overline{H O L D}\) is an asynchronous input and can be asserted at any point during a clock cycle．If the specified timings are met，the exact sequence shown in Figure 3 occurs；otherwise，an additional delay of one clock cycle can occur．The NOHOLD bit of the primary－bus－control register（refer to the TMS320C3x User＇s Guide）overrides the HOLD signal．When this bit is set，the device comes out of hold and prevents future hold cycles from occurring．


NOTE A: \(\overline{H O L D A}\) goes low in response to \(\overline{\mathrm{HOLD}}\) going low and continues to remain low through one H 1 cycle after \(\overline{\mathrm{HOLD}}\) returns to high.
Figure 3. \(\overline{\text { HOLD }} / \overline{\text { HOLDA }}\) Timing

SGUS014A - FEBRUARY 1991 - REVISED SEPTEMBER 1994
peripheral-terminal general-purpose I/O timing (see Note 2)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { '320C30-33 } \\
& \hline \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 92 & \(\mathrm{t}_{\text {su(GPIOH1L) }}\) & Setup time, general-purpose input before H 1 low & 15 & & 15 & & 12 & & 10 & & ns \\
\hline 93 & th(GPIOH1L) & Hold time, general-purpose input after H1 low & 0 & & 0 & & 0 & & 0 & & ns \\
\hline 94 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{GPIOH} 1 \mathrm{H})\) & Delay time, general-purpose output after H 1 high & & 15 & & 15 & & 15 & & 13 & ns \\
\hline
\end{tabular}

NOTE 2: Peripheral terminals include CLKX0/1, CLKRO/1, DX0/1, DR0/1, FSX0/1, FSRO/1, and TCLK0/1. The modes of these terminals are defined by the contents of internal control registers associated with each peripheral.


Figure 4. Peripheral-Terminal General-Purpose I/O Timing
change of peripheral terminal from general-purpose output to input mode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { '320C30-33 } \\
& \hline
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 95 & th(H3H) & Hold time after H1 high & & \(15^{\dagger}\) & & \(15^{\dagger}\) & & \(13^{\dagger}\) & ns \\
\hline 96 & \(\mathrm{t}_{\text {su(GPIOH1L) }}\) & Setup time, peripheral terminal before H1 low & 13 & & 12 & & 9 & & ns \\
\hline 97 & th(GPIOH1L) & Hold time, peripheral terminal after H 1 low & 0 & & 0 & & 0 & & ns \\
\hline
\end{tabular}
\(\dagger\) These values are derived by design but not tested.


Figure 5. Change of Peripheral Terminal From General-Purpose Output to Input Mode
change of peripheral terminal from general-purpose input to output mode
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { '320C30-33 } \\
& \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX & MIN & MAX & MIN & MAX & \\
\hline 98 & \(t_{d}(\mathrm{GPIOH} 1 \mathrm{H})\) & Delay time, H1 high to peripheral terminal switching from input to output & & 15 & & 15 & & 13 & ns \\
\hline
\end{tabular}


Figure 6. Change of Peripheral Terminal From General-Purpose Input to Output Mode
timing parameters for timer terminal
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO．} & & & & \multicolumn{2}{|c|}{＇320C30－28} & \multicolumn{2}{|c|}{\[
\begin{aligned}
& \hline \text { '320C30-33 } \\
& \hline \text { '320C31-33 }
\end{aligned}
\]} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & & MIN & MAX & MIN & MAX & \\
\hline 99 & \(\mathrm{t}_{\text {su }}\)（TCLK－H1L） & Setup time， TCLK ext before \(\mathrm{H}_{1}\) low \({ }^{\dagger}\) & TCLK ext & 15 & & 12 & & ns \\
\hline 100 & th（TCLK－H1L） & Hold time， TCLK ext after H1 low \({ }^{\dagger}\) & TCLK ext & 0 & & 0 & & ns \\
\hline 101 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{TCLK}-\mathrm{H} 1 \mathrm{H})\) & Delay time，H1 high to TCLK int valid & TCLK int & & 15 & & 12 & ns \\
\hline \multirow[t]{2}{*}{102} & \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{c}}\)（TCLK）} & \multirow[t]{2}{*}{Cycle time， TCLK \(\dagger\)} & TCLK ext & \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{C}}(\mathrm{H}) \times 2.6^{\ddagger}\)} & \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{C}}(\mathrm{H}) \times 2.6 \ddagger\)} & ns \\
\hline & & & TCLK int & \(\mathrm{t}_{\mathrm{C}(\mathrm{H})} \times 2\) & \(\mathrm{t}_{\mathrm{c}( }(\mathrm{H}) \times 2^{32 \ddagger}\) & \(\mathrm{t}_{\mathrm{C}(\mathrm{H}) \times 2}\) & \(\mathrm{t}_{\mathrm{c}}(\mathrm{H}) \times 2^{32 \ddagger}\) & ns \\
\hline \multirow{2}{*}{103} & \multirow[b]{2}{*}{\({ }_{\text {tw }}\)（TCLK）} & \multirow[t]{2}{*}{Pulse duration， TCLK high／low \(\dagger\)} & TCLK ext & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})}+10^{\ddagger}\) & & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})}+12^{\ddagger}\) & & ns \\
\hline & & & TCLK int & ［t⿳⺈⿴囗十大亍（TCLK）／2］－5 & ［tc（TCLK）／2］＋5 & ［tc（TCLK）／2］－15 & ［tc（TCLK）／2］＋5 & ns \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{NO．} & & & & \multicolumn{2}{|c|}{＇320C31－27} & \multicolumn{2}{|c|}{＇320C31－40} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & & MIN & MAX & MIN & MAX & \\
\hline 99 & \(\mathrm{t}_{\text {su }}\)（TCLK－H1L） & Setup time， TCLK ext before H 1 low \({ }^{\dagger}\) & TCLK ext & 15 & & 10 & & ns \\
\hline 100 & th（TCLK－H1L） & Hold time， TCLK ext after H1 low \({ }^{\dagger}\) & TCLK ext & 0 & & 0 & & ns \\
\hline 101 & \(\mathrm{t}_{\mathrm{d}}(\mathrm{TCLK}-\mathrm{H} 1 \mathrm{H})\) & Delay time，H1 high to TCLK int valid & TCLK int & & 13 & & 9 & ns \\
\hline \multirow[t]{2}{*}{102} & \multirow[b]{2}{*}{\(\mathrm{t}_{\mathrm{c}}\)（TCLK）} & \multirow[t]{2}{*}{Cycle time， TCLK \(\dagger\)} & TCLK ext & \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{C}}(\mathrm{H}) \times 2.6 \ddagger\)} & \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{c}}(\mathrm{H}) \times 2.6 \ddagger\)} & ns \\
\hline & & & TCLK int & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times 2\) & \(\mathrm{t}_{\mathrm{c}}(\mathrm{H}) \times 2^{32 \ddagger}\) & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times 2\) & \(\mathrm{t}_{\mathrm{c}(\mathrm{H})} \times 2^{32 \ddagger}\) & ns \\
\hline \multirow[b]{2}{*}{103} & \multirow[b]{2}{*}{\({ }^{\text {tw }}\)（TCLK）} & \multirow[t]{2}{*}{Pulse duration， TCLK high／low \(\dagger\)} & TCLK ext & \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{c}}(\mathrm{H})+12^{\ddagger}\)} & \multicolumn{2}{|l|}{\(\mathrm{t}_{\mathrm{c}}(\mathrm{H})+12^{\ddagger}\)} & ns \\
\hline & & & TCLK int &  & ［tc（TCLK）／2］＋5 & ［tc（TCLK）／2］－5 & ［tc（TCLK）／2］＋5 & ns \\
\hline
\end{tabular}
\(\dagger\) Timing parameters 99 and 100 are applicable for a synchronous input clock．Timing parameters 102 and 103 are applicable for an asynchronous input clock．
\(\ddagger\) Assured by design but not tested


NOTE A．Period and polarity of valid logic level are specified by contents of internal control registers．
Figure 7．Timer－Terminal Timing
timing parameters for \(\overline{\mathbf{S H Z}}\left[P=t_{\mathbf{c}(\mathrm{CI})}\right]\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{NO.} & & & \multicolumn{2}{|l|}{'320C30-28} & \multicolumn{2}{|l|}{\[
\begin{aligned}
& \hline \text { '320C30-33 } \\
& \hline \text { '320C31-33 }
\end{aligned}
\]} & \multicolumn{2}{|l|}{'320C31-27} & \multicolumn{2}{|l|}{'320C31-40} & \multirow[t]{2}{*}{UNIT} \\
\hline & & & MIN & MAX \({ }^{\dagger}\) & MIN & MAX \({ }^{\dagger}\) & MIN & MAX \({ }^{\dagger}\) & MIN & MAX \({ }^{+}\) & \\
\hline 104 & \({ }^{\text {dis }}\) (SHZ) & Disable time, \(\overline{\mathrm{SHZ}}\) low to all O, I/O high impedance \({ }^{\dagger}\) & 0 & \(3 P+15\) & 0 & \(3 P+15\) & 0 & \(3 P+15\) & 0 & \(3 P+15\) & ns \\
\hline 105 & ten(SHZ) & Enable time, \(\overline{\text { SHZ }}\) high to all \(\mathrm{O}, \mathrm{I} / \mathrm{O}\) active \({ }^{\dagger}\) & 0 & 2P & 0 & 2P & 0 & 2P & 0 & 2P & ns \\
\hline
\end{tabular}
\(\dagger\) These values are derived from characterization but not tested.

\(\ddagger\) Enabling \(\overline{\mathrm{SHZ}}\) destroys SMJ320C3x register and memory contents. Assert \(\overline{\mathrm{SHZ}}\) and reset the SMJ320C3x to restore it to a known condition.
Figure 8. Timing for \(\overline{\mathbf{S H Z}}\)

\section*{SMJ320C30 part order information}
\begin{tabular}{|c|c|c|c|c|c|}
\hline DEVICE & TECHNOLOGY & POWER SUPPLY & OPERATING FREQUENCY & PACKAGE TYPE & PROCESSING LEVEL \\
\hline SMJ320C30GBM28 & 0.8- \(\mu \mathrm{m}\) CMOS & \(5 \mathrm{~V} \pm 5 \%\) & 28 MHz & Ceramic 181-pin PGA & Class B \\
\hline SM320C30GBM28 & \(0.8-\mu \mathrm{m}\) CMOS & \(5 \mathrm{~V} \pm 5 \%\) & 28 MHz & Ceramic 181-pin PGA & Std \\
\hline 5962-9052601MXA & \(0.8-\mu \mathrm{m}\) CMOS & \(5 \mathrm{~V} \pm 5 \%\) & 28 MHz & Ceramic 181-pin PGA & DESC SMD \\
\hline SMJ320C30GBM33 & \(0.8-\mu \mathrm{m}\) CMOS & \(5 \mathrm{~V} \pm 10 \%\) & 33 MHz & Ceramic 181-pin PGA & Class B \\
\hline SM320C30GBM33 & \(0.8-\mu \mathrm{m}\) CMOS & \(5 \mathrm{~V} \pm 10 \%\) & 33 MHz & Ceramic 181-pin PGA & Std \\
\hline 5962-9052603MXA & \(0.8-\mu \mathrm{m}\) CMOS & \(5 \mathrm{~V} \pm 10 \%\) & 33 MHz & Ceramic 181-pin PGA & DESC SMD \\
\hline SMJ320C30HFGM28 & 0.8- \(\mu \mathrm{m}\) CMOS & \(5 \mathrm{~V} \pm 5 \%\) & 28 MHz & Ceramic 196-pin quad flatpack with nonconductive tie bar & Class B \\
\hline SM320C30HFGM28 & 0.8- \(\mu \mathrm{m}\) CMOS & \(5 \mathrm{~V} \pm 5 \%\) & 28 MHz & Ceramic 196-pin quad flatpack with nonconductive tie bar & Std \\
\hline 5962-9052601MUA & 0.8-um CMOS & \(5 \mathrm{~V} \pm 5 \%\) & 28 MHz & Ceramic 196-pin quad flatpack with nonconductive tie bar & DESC SMD \\
\hline SMJ320C30HFGM33 & 0.8- \(\mu \mathrm{m}\) CMOS & \(5 \mathrm{~V} \pm 10 \%\) & 33 MHz & Ceramic 196-pin quad flatpack with nonconductive tie bar & Class B \\
\hline SM320C30HFGM33 & 0.8- \(\mu \mathrm{m}\) CMOS & \(5 \mathrm{~V} \pm 10 \%\) & 33 MHz & Ceramic 196-pin quad flatpack with nonconductive tie bar & Std \\
\hline 5962-9052603MUA & 0.8- \(\mu \mathrm{m}\) CMOS & \(5 \mathrm{~V} \pm 10 \%\) & 33 MHz & Ceramic 196-pin quad flatpack with nonconductive tie bar & DESC SMD \\
\hline
\end{tabular}

 SPEED RANGE
\(28=28 \mathrm{MHz}\)
\(33=33 \mathrm{MHz}\)
TEMPERATURE RANGE
\(M=-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\)
\(\mathrm{L}=0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)
PACKAGE TYPE
\(\mathrm{GB}=\) Pin Grid Array (PGA)
HFG \(=\) 196-Pin Quad Flatpack with a nonconductive tie bar

Figure 9. SMJ320C30 Device Nomenclature

\section*{SMJ320C3x}

\section*{DIGITAL SIGNAL PROCESSOR}

SGUS014A-FEBRUARY 1991 - REVISED SEPTEMBER 1994
SMJ320C31 part order information


DEVICE
Figure 10. SMJ320C31 Device Nomenclature

\section*{MECHANICAL DATA}

SMJ320C30 HFG 196-lead ceramic quad flat pack with a nonconductive tie bar


MECHANICAL DATA
SMJ320C30 196-lead ceramic quad flatpack (HU suffix)


NOTES: A. TI does not offer MIL-SPEC part in formed lead configuration.
B. Lead forming should be performed at customer's facility or subcontracted.

\section*{MECHANICAL DATA}

\section*{SMJ320C30 181-pin ceramic grid array (GB suffix)}


\section*{MECHANICAL DATA}

SMJ320C30 244-pin TAB frame (PG5) socket, 203 OLB/ILB 0.25-mm OLB pitch


NOTES: A. Lead pitch in OLB windows is \(250 \mu \mathrm{~m}\).
B. OLB lead width is \(100 \mu \mathrm{~m} \pm 20 \mu \mathrm{~m}\).
C. Dimensions reference centerline to outside edge of lead.
D. \(\mathrm{P} 0.25 \pm 0.01 \times 49=12.25 \pm 0.02\).

\section*{MECHANICAL DATA}

SMJ320C30 TAB (PG5) 244-pin socket, 203 OLB/ILB 0.25-mm OLB pitch (continued)




Figure 11. SMJ320C30 Die Numbering Format (Reference Table 1)

The inner lead bond (ILB) pitch for the TAB leadframe is the same as the die bond pad pitch. Table 1 provides a reference for the following:
A. The TAB lead numbers. The TAB lead numbers are the same as the die bond pad numbers.
B. The 'C30 signal identities in relation to the pad numbers
C. Which signal functions fan out to more than one test pad location. (There are 203 bond pad locations, 203 TAB leads, and 244 test pad locations.)
D. The 'C30 X,Y coordinates, where bond pad 51 serves as the origin \((0,0)\)
E. The ILB pitch for the TAB leadframe

In addition, the following notes are significant:
F. \(\mathrm{X}, \mathrm{Y}\) coordinate data is in microns.
G. Coordinate origin is at 0,0 (center of bond pad 51).
H. Average pitch is 186 microns ( 7.33 mils).
I. Smallest pitch value is 156,8 microns ( 6.173 mils).
J. The active silicon dimensions are \(10224,00 \mu \mathrm{~m} \times 11032,00 \mu \mathrm{~m}\) ( 402.52 mils \(\times 434.33\) mils).
K. The die size is approximately \(10337,80 \mu \mathrm{~m} \times 11150,6 \mu \mathrm{~m}\) ( 409.00 mils \(\times 439.00\) mils).
L. Distance from diced silicon to polyimide support ring is \(1016,0 \mu \mathrm{~m}\) ( 40 mils).
M. Bond pad dimensions are \(115,00 \mu \mathrm{~m} \times 115,00 \mu \mathrm{~m}\).
N. Center of bond pad to edge of die ranges from \(180 \mu \mathrm{~m}-220 \mu \mathrm{~m}\) ( 7.1 mils -8.6 mils). The range of \(40 \mu \mathrm{~m}\) exists since the dicing process will result in some tolerance. Due to the consistency and precision of the bond pad locations in reference to each other, the center of bond pad 51 was chosen as the origin.

Table 1. SMJ320C30 Die Pad/Tab Lead Information : rev 5 ( \(0,8 \mu \mathrm{~m}\) )
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{DIE SIDE \#1} \\
\hline C30 DIE BOND PAD LOCATIONS & DIE/TAB BOND PAD IDENTITY & \[
\begin{aligned}
& \text { TAB C30 } \\
& \text { TEST PAD } \\
& \text { LOCATIONS } \\
& \hline
\end{aligned}
\] & X COORDINATE OF THE DIE BOND PAD & Y COORDINATE OF THE DIE BOND PAD & PITCH OF LEAD (\#, \#) REFERENCE WHICH DIE BOND PADS \\
\hline 1 & PDVDD & 1,2 & & 9563.00 & 195.20 (1,2) \\
\hline 2 & PDVDD & 3, 4 & & 9367.80 & 168.60 (2,3) \\
\hline 3 & DR0 & 5 & & 9199.20 & 192.00 (3,4) \\
\hline 4 & FSRO & 6 & & 9007.20 & \(184.00(4,5)\) \\
\hline 5 & CLKRO & 7 & & 8823.20 & 192.00 ( 5,6\()\) \\
\hline 6 & CLKXO & 8 & & 8631.20 & 184.00 (6,7) \\
\hline 7 & FSXO & 9 & & 8447.20 & 192.00 (7,8) \\
\hline 8 & DX0 & 10 & & 8255.20 & 184.00 (8,9) \\
\hline 9 & TCLKO & 11 & & 8071.20 & 192.00 ( 9,10 ) \\
\hline 10 & TCLK1 & 12 & & 7879.20 & 184.00 (10,11) \\
\hline 11 & EmU6 & 13 & & 7695.20 & 192.00 (11,12) \\
\hline 12 & XDO & 14 & & 7503.20 & 184.00 ( 12,13 ) \\
\hline 13 & XD1 & 15 & & 7319.20 & 192.00 (13,14) \\
\hline 14 & XD2 & 16 & & 7127.20 & 180.20 (14,15) \\
\hline 15 & \(\mathrm{IODV}_{\text {D }}\) & 17, 18 & & 6947.00 & 195.20 (15,16) \\
\hline 16 & \(\mathrm{IODV}_{\text {DD }}\) & 19, 20 & & 6751.80 & 168.60 (16,17) \\
\hline 17 & XD3 & 21 & & 6853.20 & 184.00 ( 17,18 ) \\
\hline 18 & XD4 & 22 & & 6399.20 & 192.00 (18,19) \\
\hline 19 & XD5 & 23 & & 6207.20 & 184.00 ( 19,20 ) \\
\hline 20 & XD6 & 24 & & 6023.20 & 192.00 (20,21) \\
\hline 21 & XD7 & 25 & & 5831.20 & 184.00 ( 21,22 ) \\
\hline 22 & XD8 & 26 & & 5647.20 & 192.00 (22,23) \\
\hline 23 & XD9 & 27 & & 5455.20 & 184.00 (23,24) \\
\hline 24 & XD10 & 28 & -423.80 & 5271.20 & 188.20 (24,25) \\
\hline 25 & VDD & 29,30 & -423.80 & 5083.00 & 195.20 (25,26) \\
\hline 26 & VDD & 31, 32 & & 4887.80 & 156.80 (26,27) \\
\hline 27 & Vss & 33, 34, 35 & & 4731.00 & 195.20 (27,28) \\
\hline 28 & \(\mathrm{V}_{\text {Ss }}\) & 36,37 & & 4535.80 & 168.60 (28,29) \\
\hline 29 & XD11 & 38 & & 4367.20 & 184.00 ( 29,30 ) \\
\hline 30 & XD12 & 39 & & 4183.20 & 192.00 ( 30,31 ) \\
\hline 31 & XD13 & 40 & & 3991.20 & 184.00 ( 31,32 ) \\
\hline 32 & XD14 & 41 & & 3807.20 & 192.00 (32,33) \\
\hline 33 & XD15 & 42 & & 3615.20 & 184.00 ( 33,34 ) \\
\hline 34 & XD16 & 43 & & 3431.20 & 192.00 (34,35) \\
\hline 35 & XD17 & 44 & & 3239.20 & 184.00 ( 35,36 ) \\
\hline 36 & XD18 & 45 & & 3055.20 & 192.00 (36,37) \\
\hline 37 & XD19 & 46 & & 2863.20 & 184.00 ( 37,38 ) \\
\hline 38 & XD20 & 47 & & 2679.20 & 192.00 (38,39) \\
\hline 39 & XD21 & 48 & & 2487.20 & 184.00 ( 39,40 ) \\
\hline 40 & XD22 & 49 & & 2303.20 & 192.00 (40,41) \\
\hline 41 & \(\times \mathrm{XD23}\) & 50 & & 2111.20 & \(184.00(41,42)\) \\
\hline 42 & XD24 & 51 & & 1927.20 & \(192.00(42,43)\) \\
\hline 43 & XD25 & 52 & & 1735.20 & \(184.00(43,44)\) \\
\hline 44 & XD26 & 53 & & 1551.20 & 192.00 (44,45) \\
\hline 45 & XD27 & 54 & & 1359.20 & 184.00 (45,46) \\
\hline 46 & XD28 & 55 & & 1175.20 & 192.00 (46,47) \\
\hline 47 & \(\times \mathrm{XD29}\) & 56 & & 983.20 & \(184.00(47,48)\) \\
\hline 48 & XD30 & 57 & & 799.20 & 180.20 (48,49) \\
\hline 49 & \(\mathrm{IODV}_{\text {D }}\) & 58, 59 & & 619.00 & 195.20 (49,50) \\
\hline 50 & 10 DV DD & 60, 61 & & 423.80 & \\
\hline
\end{tabular}

Table 1. SMJ320C30 Die Pad/Tab Lead Information : rev 5 ( \(0.8 \mu \mathrm{~m}\) ) (Continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{DIE SIDE \#2} \\
\hline C30 DIE BOND PAD LOCATIONS & DIE/TAB BOND PAD IDENTITY & TAB C30 TEST PAD LOCATIONS & X COORDINATE OF THE DIE BOND PAD & Y COORDINATE OF THE DIE BOND PAD & PITCH OF LEAD (\#, \#) REFERENCE WHICH DIE BOND PADS \\
\hline 51 & DVSS & 62,63 & 0.00 & & 195.20 (51, 52) \\
\hline 52 & DVSS & 64 & 195.2 & & \(179.60(52,53)\) \\
\hline 53 & \(\mathrm{CV}_{\text {SS }}\) & 65, 66 & 374.80 & & \(195.20(53,54)\) \\
\hline 54 & CVSS & 67 & 570.00 & & \(176.60(54,55)\) \\
\hline 55 & XD31 & 68 & 746.60 & & 192.00 (55, 56) \\
\hline 56 & A23 & 69 & 938.60 & & \(200.00(56,57)\) \\
\hline 57 & A22 & 70 & 1138.60 & & \(200.00(57,58)\) \\
\hline 58 & A21 & 71 & 1338.60 & & \(192.00(58,59)\) \\
\hline 59 & A20 & 72 & 1530.60 & & \(200.00(59,60)\) \\
\hline 60 & A19 & 73 & 1730.60 & & \(192.00(60,61)\) \\
\hline 61 & A18 & 74 & 1922.60 & & \(200.00(61,62)\) \\
\hline 62 & A17 & 75 & 2122.60 & & 200.00 (62, 63) \\
\hline 63 & A16 & 76 & 2322.60 & & 192.00 (63, 64) \\
\hline 64 & A15 & 77 & 2514.36 & & \(200.00(64,65)\) \\
\hline 65 & A14 & 78 & 2902.80 & & 188.20 (65, 66) \\
\hline 66 & ADVDD & 79,80 & 2714.60 & & \(195.20(66,67)\) \\
\hline 67 & ADV \({ }_{\text {DD }}\) & 81 & 2902.80 & & \(176.60(67,68)\) \\
\hline 68 & A13 & 82 & 3098.00 & & \(200.00(68,69)\) \\
\hline 69 & A12 & 83 & 3274.60 & & \(192.00(69,70)\) \\
\hline 70 & A11 & 84 & 3474.60 & & 200.00 (70, 71) \\
\hline 71 & A10 & 85 & 3666.60 & & 200.00 (71, 72) \\
\hline 72 & A9 & 86 & 3866.60 & & 192.00 (72, 73) \\
\hline 73 & A8 & 87 & 4258.60 & & \(200.00(73,74)\) \\
\hline 74 & A7 & 88 & 4458.60 & & \(192.00(74,75)\) \\
\hline 75 & A6 & 89 & 4650.60 & & 196.20 (75, 76) \\
\hline 76 & VDD & 90, 91 & 4846.80 & 0.00 & \(195.20(76,77)\) \\
\hline 77 & VDD & 92, 93 & 5042.00 & & \(172.80(77,78)\) \\
\hline 78 & \(V_{S S}\) & 94, 95 & 5214.80 & & \(195.20(78,79)\) \\
\hline 79 & \(V_{S S}\) & 96, 97 & 2410.00 & & \(168.60(79,80)\) \\
\hline 80 & A5 & 98 & 5578.60 & & \(200.00(80,81)\) \\
\hline 81 & A4 & 99 & 5778.60 & & \(192.00(81,82)\) \\
\hline 82 & A3 & 100 & 5970.60 & & 200.00 (82, 83) \\
\hline 83 & A2 & 101 & 6170.60 & & \(200.00(83,84)\) \\
\hline 84 & A1 & 102 & 6370.60 & & 192.00 (84, 85) \\
\hline 85 & AO & 103 & 6562.60 & & \(212.20(85,86)\) \\
\hline 86 & EMUO & 104 & 6774.80 & & \(216.00(86,87)\) \\
\hline 87 & EMU1 & 105 & 6990.80 & & \(208.00(87,88)\) \\
\hline 88 & EMU2 & 106 & 7198.80 & & \(203.80(88,89)\) \\
\hline 89 & EMU3 & 107 & 7402.60 & & 204.20 (89, 90) \\
\hline 90 & EMU4 & 108 & 7606.80 & & 216.00 (90, 91) \\
\hline 91 & MC/MP & 109 & 7822.80 & & 203.80 (91, 92) \\
\hline 92 & XA12 & 110 & 8026.60 & & \(192.00(92,93)\) \\
\hline 93 & XA11 & 111 & 8218.60 & & 200.00 (93, 94) \\
\hline 94 & XA10 & 112 & 8418.60 & & 192.00 (94, 95) \\
\hline 95 & XA9 & 113 & 8610.60 & & 200.00 (95, 96) \\
\hline 96 & XA8 & 114 & 8810.60 & & \(200.00(96,97)\) \\
\hline 97 & XA7 & 115 & 9010.60 & & 192.00 (97, 98) \\
\hline 98 & XA6 & 116 & 9202.60 & & 196.20 (98, 99) \\
\hline 99 & IVSS & 117, 118 & 9398.80 & & 195.20 (99, 100) \\
\hline 100 & IVSS & 119 & 9594.00 & & \(164.80(100,101)\) \\
\hline 101 & DVSS & 120, 121 & 9758.80 & & 195.20 (101, 102) \\
\hline 102 & DVSS & 122 & 9954.00 & & \\
\hline
\end{tabular}

Table 1. SMJ320C30 Die Pad/Tab Lead Information : rev 5 ( \(0.8 \mu \mathrm{~m}\) ) (Continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{DIE SIDE \#3} \\
\hline C30 DIE BOND PAD LOCATIONS & \[
\begin{aligned}
& \text { DIE/TAB } \\
& \text { BOND PAD } \\
& \text { IDENTITY }
\end{aligned}
\] & TAB C30 TEST PAD LOCATIONS & X COORDINATE OF THE DIE BOND PAD & Y COORDINATE OF THE DIE BOND PAD & PITCH OF LEAD (\#, \#) REFERENCE WHICH DIE BOND PADS \\
\hline 103 & ADVDD & 123, 124 & & 430.60 & 195.20 (103,104) \\
\hline 104 & ADVDD & 125, 126 & & 625.80 & \(168.60(104,105)\) \\
\hline 105 & XA5 & 127 & & 764.40 & \(192.00(105,106)\) \\
\hline 106 & XA4 & 128 & & 986.40 & \(184.00(106,107)\) \\
\hline 107 & XA3 & 129 & & 1170.40 & \(192.00(107,108)\) \\
\hline 108 & XA2 & 130 & & 1362.40 & \(184.00(108,109)\) \\
\hline 109 & XA1 & 131 & & 1546.40 & 192.00 (109,110) \\
\hline 110 & XAO & 132 & & 1738.40 & 184.00 (110,111) \\
\hline 111 & D31 & 133 & & 1922.40 & 192.00 (111,112) \\
\hline 112 & D30 & 134 & & 2114.40 & 184.00 (112,113) \\
\hline 113 & D29 & 135 & & 2298.40 & 192.00 (113,114) \\
\hline 114 & D28 & 136 & & 2490.40 & 184.00 (114,115) \\
\hline 115 & D27 & 137 & & 2674.40 & 192.00 (115,116) \\
\hline 116 & D26 & 138 & & 2866.40 & 180.20 (116,117) \\
\hline 117 & DDV \({ }_{\text {D }}\) & 139, 140 & & 3046.60 & 195.20 (117,118) \\
\hline 118 & DDVDD & 141, 142 & & 3241.80 & 168.60 (118,119) \\
\hline 119 & D25 & 143 & & 3410.40 & 184.00 (119,120) \\
\hline 120 & D24 & 144 & & 3594.40 & 192.00 (120,121) \\
\hline 121 & D23 & 145 & & 3786.40 & \(184.00(121,122)\) \\
\hline 122 & D22 & 146 & & 3970.40 & \(192.00(122,123)\) \\
\hline 123 & D21 & 147 & & 4162.40 & \(184.00(123,124)\) \\
\hline 124 & D20 & 148 & & 4346.40 & \(192.00(124,125)\) \\
\hline 125 & D19 & 149 & 10377.80 & 4538.40 & \(184.00(125,126)\) \\
\hline 126 & D18 & 150 & & 4722.40 & \(188.20(126,127)\) \\
\hline 127 & VDD & 151, 152 & & 4910.60 & \(195.20(127,128)\) \\
\hline 128 & VDD & 153, 154, 155 & & 5105.80 & \(156.80(128,129)\) \\
\hline 129 & VSS & 156, 157 & & 5262.60 & \(195.20(129,130)\) \\
\hline 130 & VSS & 158, 159 & & 5457.80 & \(168.60(130,131)\) \\
\hline 131 & D17 & 160 & & 5626.40 & \(184.00(131,132)\) \\
\hline 132 & D16 & 161 & & 5810.40 & \(192.00(132,133)\) \\
\hline 133 & D15 & 162 & & 6002.40 & \(184.00(133,134)\) \\
\hline 134 & D14 & 163 & & 6186.40 & \(192.00(134,135)\) \\
\hline 135 & D13 & 164 & & 6378.40 & \(184.00(135,136)\) \\
\hline 136 & D12 & 165 & & 6562.40 & \(192.00(136,137)\) \\
\hline 137 & D11 & 166 & & 6754.40 & \(184.00(137,138)\) \\
\hline 138 & D10 & 167 & & 6938.40 & 192.00 (138,139) \\
\hline 139 & D9 & 168 & & 7130.40 & \(184.00(139,140)\) \\
\hline 140 & D8 & 169 & & 7314.40 & 192.00 (140,141) \\
\hline 141 & D7 & 170 & & 7506.40 & \(184.00(141,142)\) \\
\hline 142 & D6 & 171 & & 7690.40 & 192.00 (142,143) \\
\hline 143 & D5 & 172 & & 7882.40 & \(184.00(143,144)\) \\
\hline 144 & D4 & 173 & & 8066.40 & \(192.00(144,145)\) \\
\hline 145 & D3 & 174 & & 8258.40 & \(184.00(145,146)\) \\
\hline 146 & D2 & 175 & & 8442.40 & \(192.00(146,147)\) \\
\hline 147 & D1 & 176 & & 8634.40 & 184.00 (147,148) \\
\hline 148 & D0 & 177 & & 8818.40 & 192.00 (148,149) \\
\hline 149 & H1 & 178 & & 9010.40 & \(184.00(149,150)\) \\
\hline 150 & H3 & 179 & & 9194.40 & \(180.20(150,151)\) \\
\hline 151 & DDV \({ }_{\text {D }}\) & 180, 181 & & 9374.60 & 195.20 (151,152) \\
\hline 152 & DDV \({ }_{\text {D }}\) & 182, 183 & & 9569.80 & \\
\hline
\end{tabular}

Table 1. SMJ320C30 Die Pad/Tab Lead Information : rev 5 ( \(0.8 \mu \mathrm{~m}\) ) (Continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{DIE SIDE \#4} \\
\hline C30 DIE BOND PAD LOCATIONS & DIE/TAB BOND PAD IDENTITY & TAB C30 TEST PAD LOCATIONS & X COORDINATE OF THE DIE BOND PAD & Y COORDINATE OF THE DIE BOND PAD & PITCH OF LEAD (\#, \#) REFERENCE WHICH DIE BOND PADS \\
\hline 153 & DVSS & 184 & 9947.20 & & 195.20 (153,154) \\
\hline 154 & DVSS & 185, 186 & 9752.00 & & \(164.80(154,155)\) \\
\hline 155 & CVSS & 187 & 9587.20 & & \(195.20(155,156)\) \\
\hline 156 & CVSS & 188, 189 & 9392.00 & & \(175.00(156,157)\) \\
\hline 157 & X2/CLKIN & 190 & 9217.00 & 9986.80 & 173.20 (157,158) \\
\hline 158 & X1 & 191 & 9043.80 & 9986.80 & 347.80 (158,159) \\
\hline 159 & \(V_{\text {SUPS }}\) & 192, 193 & 8696.00 & & \(160.60(159,160)\) \\
\hline 160 & VBBP & 194 & 8535.40 & & 600.00 (160,161) \\
\hline 161 & EMU5 & 195 & 7935.40 & & 196.00 (161,162) \\
\hline 162 & \(\overline{\text { XRDY }}\) & 196 & 7739.40 & & 188.00 (162,163) \\
\hline 163 & MSTRB & 197 & 7551.40 & & \(192.00(163,164)\) \\
\hline 164 & IOSTRB & 198 & 7359.40 & & \(184.00(164,165)\) \\
\hline 165 & XRW & 199 & 7175.40 & & \(184.00(165,166)\) \\
\hline 166 & HOLDA & 200 & 6991.40 & & 196.20 (166,167) \\
\hline 167 & HOID & 201 & 6795.20 & & 184.00 (167,168) \\
\hline 168 & MDVDD & 202 & 6611.20 & & 195.20 (168,169) \\
\hline 169 & MDV \({ }_{\text {DD }}\) & 203, 204 & 6416.00 & & 172.80 (169,170) \\
\hline 170 & \(\overline{\text { RDY }}\) & 205 & 6243.20 & & 187.80 (170,171) \\
\hline 171 & \(\overline{\text { STRB }}\) & 206 & 6055.40 & & 192.00 (171,172) \\
\hline 172 & R/W & 207 & 5863.40 & & 196.20 (172,173) \\
\hline 173 & RESET & 208 & 5667.20 & & 187.80 (173,174) \\
\hline 174 & XF1 & 209 & 5479.40 & & \(184.00(174,175)\) \\
\hline 175 & XFO & 210 & 5295.40 & & \(184.00(175,176)\) \\
\hline 176 & \(\overline{\text { ACK }}\) & 211 & 5111.40 & 9993.60 & 196.20 (176,177) \\
\hline 177 & INTO & 212 & 4915.20 & & 184.00 (177,178) \\
\hline 178 & VDD & 213, 214 & 4731.20 & & 195.20 (178,179) \\
\hline 179 & VDD & 215, 216 & 4536.00 & & 164.80 (179,180) \\
\hline 180 & VSS & 217, 218 & 4371.20 & & 195.20 (180,181) \\
\hline 181 & \(\mathrm{V}_{\text {SS }}\) & 219, 220 & 4176.00 & & 172.80 (181,182) \\
\hline 182 & INT1 & 221 & 4003.20 & & \(200.00(182,183)\) \\
\hline 183 & INT2 & 222 & 3803.20 & & \(200.00(183,184)\) \\
\hline 184 & INT3 & 223 & 3603.20 & & 200.00 (184,185) \\
\hline 185 & RSVO & 224 & 3403.20 & & 200.00 (185,186) \\
\hline 186 & RSV1 & 225 & 3203.20 & & \(200.00(186,187)\) \\
\hline 187 & RSV2 & 226 & 3003.20 & & 208.00 (187,188) \\
\hline 188 & RSV3 & 227 & 2795.20 & & \(200.00(188,189)\) \\
\hline 189 & RSV4 & 228 & 2595.20 & & 187.80 (189,190) \\
\hline 190 & RSV5 & 229 & 2407.40 & & \(184.00(190,191)\) \\
\hline 191 & RSV6 & 230 & 2223.40 & & \(184.00(191,192)\) \\
\hline 192 & RSV7 & 231 & 2039.40 & & 184.00 (192,193) \\
\hline 193 & RSV8 & 232 & 1855.40 & & \(184.00(193,194)\) \\
\hline 194 & RSV9 & 233 & 1671.40 & & 192.00 (194,195) \\
\hline 195 & RSV10 & 234 & 1479.40 & & \(184.00(195,196)\) \\
\hline 196 & DR1 & 235 & 1295.40 & & \(184.00(196,197)\) \\
\hline 197 & FSR1 & 236 & 1111.40 & & 184.00 (197,198) \\
\hline 198 & CLKR1 & 237 & 927.40 & & \(184.00(198,199)\) \\
\hline 199 & CLKX1 & 238 & 743.40 & & 184.00 (199,200) \\
\hline 200 & FSX1 & 239 & 559.40 & & 184.00 (200,201) \\
\hline 201 & DX1 & 240 & 375.40 & & \(180.20(201,202)\) \\
\hline 202 & DVSS & 241, 242 & 195.20 & & \(195.20(202,203)\) \\
\hline 203 & DVSS & 243, 244 & 0.00 & & \\
\hline
\end{tabular}

\section*{MECHANICAL DATA}

SMJ320C31 132-lead nonconductive ceramic tie bar (HFG suffix)


\section*{MECHANICAL DATA}

SMJ320C31 132-Lead ceramic quad flatpack (HU suffix)


NOTES: A. TI does not offer MIL-SPEC part in formed lead configuration.
B. Lead forming should be performed at customer's facility or subcontracted.

SMJ320C31 141-pin ceramic pin grid array (GFA suffix)


\section*{MECHANICAL DATA}

SMJ320C31 244-pin TAB frame (PG2) socket, 132 OLB/ILB 0.30-mm OLB pitch


NOTES: A. Lead pitch in OLB windows is \(300 \mu \mathrm{~m}\).
B. OLB lead width is \(120 \mu \mathrm{~m} \pm 30 \mu \mathrm{~m}\).
C. Dimensions reference centerline to outside edge of lead.
D. \(\mathrm{PO} .30 \pm 0.01 \times 32=9.60 \pm 0.02\).

\section*{MECHANICAL DATA}

SMJ320C31 TAB (PG2) 244-pin socket, 132 OLB/ILB 0.30-mm OLB pltch (continued)


SMJ320C31 Inner Lead Bond Information for TAB
(tape automated bonding)


Figure 12. SMJ320C31 Die Numbering Format (Reference Table 2)

The inner lead bond (ILB) pitch for the TAB leadframe is the same as the die bond pad pitch. Table 2 provides a reference for the following:
A. The TAB lead numbers. The TAB lead numbers are the same as the die bond pad numbers.
B. The 'C31 signal identities in relation to the pad numbers
C. Which signal functions fan out to more than one test pad location. (There are 132 bond pad locations, 132 TAB leads, and 244 test pad locations.)
D. The 'C31 \(\mathrm{X}, \mathrm{Y}\) coordinates, where bond pad 34 serves as the origin \((0,0)\)
E. The ILB pitch for the TAB leadframe

In addition, the following notes are significant:
F. \(X, Y\) coordinate data is in microns.
G. Coordinate origin is at 0,0 (center of bond pad 34).
H. Average pitch is 233 microns ( 11.2 mils).
I. Smallest pitch value is 179,6 microns ( 7.07 mils).
J. The active silicon dimensions are \(10215,20 \mu \mathrm{~m} \times 10324,00 \mu \mathrm{~m}\) ( 402.17 mils \(\times 406.46\) mils).
K. The die size is approximately \(10490,20 \mu \mathrm{~m} \times 10566,40 \mu \mathrm{~m}\) ( 413.00 mils \(\times 416.00\) mils).
L. Distance from diced silicon to polyimide support ring is \(889,0 \mu \mathrm{~m}\) ( 35 mils).

Table 2. SMJ320C31 Die Pad/TAB Lead Information : rev 2.0 ( \(0.8 \mu \mathrm{~m}\) )
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{DIE SIDE \#1} \\
\hline C31 DIE BOND PAD LOCATIONS & \[
\begin{aligned}
& \text { DIE/TAB } \\
& \text { BOND PAD } \\
& \text { IDENTITY }
\end{aligned}
\] & \[
\begin{aligned}
& \text { TAB C31 } \\
& \text { TEST PAD } \\
& \text { LOCATIONS }
\end{aligned}
\] & X COORDINATE OF THE CENTER OF BOND PAD & Y COORDINATE OF THE CENTER OF BOND PAD & PITCH OF LEAD (\#, \#) REFERENCE WHICH DIE BOND PADS \\
\hline 1 & SUBS & & & 9649.40 & 314.20 (1,2) \\
\hline 2 & SHZ & & & 9335.20 & 279.60 ( 2,3 ) \\
\hline 3 & Dvss & & & 9055.60 & 278.80 ( 3,4 ) \\
\hline 4 & TCLKO & & & 8776.80 & 270.00 (4,5) \\
\hline 5 & PVDD & & & 8506.80 & 283.60 (5,6) \\
\hline 6 & TCLK1 & & & 8223.20 & 372.20 (6,7) \\
\hline 7 & EMU3 & & & 7851.00 & 270.40 (7,8) \\
\hline 8 & EMUO & & & 7580.60 & 303.20 (8,9) \\
\hline 9 & EMU1 & & & 7277.40 & 300.80 (9,10) \\
\hline 10 & EMU2 & & & 6976.60 & 240.00 (10,11) \\
\hline 11 & MCBL/MP & & & 6736.60 & 342.60 (11,12) \\
\hline 12 & CV Ss & & & 6394.00 & 203.00 (12,13) \\
\hline 13 & A23 & & & 6191.00 & \(285.60(13,14)\) \\
\hline 14 & A22 & & & 5895.40 & 330.80 (14,15) \\
\hline 15 & VDDL & & & 5564.60 & 180.40 (15,16) \\
\hline 16 & VDDL & & & 5984.20 & \(397.40(16,17)\) \\
\hline 17 & A21 & & -484.80 & 4986.80 & \(282.00(17,18)\) \\
\hline 18 & A20 & & & 4704.80 & 338.00 (18,19) \\
\hline 19 & \(V_{\text {SSL }}\) & & & 4366.80 & 180.40 (19,20) \\
\hline 20 & DVSS & & & 4186.40 & 322.60 (20,21) \\
\hline 21 & A19 & & & 3863.80 & \(277.40(21,22)\) \\
\hline 22 & AVDD & & & 3586.40 & \(295.60(22,23)\) \\
\hline 23 & A18 & & & 3290.80 & 276.20 (23,24) \\
\hline 24 & A17 & & & 3014.60 & \(290.20(24,25)\) \\
\hline 25 & A16 & & & 2724.40 & \(267.00(25,26)\) \\
\hline 26 & A15 & & & 2457.40 & \(284.80(26,27)\) \\
\hline 27 & A14 & & & 2172.60 & 346.60 (27,28) \\
\hline 28 & A13 & & & 1826.00 & \(276.00(28,29)\) \\
\hline 29 & A12 & & & 1550.00 & 278.20 (29,30) \\
\hline 30 & A11 & & & 1271.80 & 282.80 (30,31) \\
\hline 31 & AVDD & & & 989.00 & 273.80 (31,32) \\
\hline 32 & A10 & & & 715.20 & 274.20 (32,33) \\
\hline 33 & CVSS & & & 441.00 & \\
\hline
\end{tabular}

Table 2. SMJ320C31 Die Pad/TAB Lead Information : rev \(2.0(0.8 \mu \mathrm{~m})\) (Continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{DIE SIDE \#2} \\
\hline C31 DIE BOND PAD LOCATIONS & DIE/TAB BOND PAD IDENTITY & TAB C31 TEST PAD LOCATIONS & X COORDINATE OF THE CENTER OF BOND PAD & Y COORDINATE OF THE CENTER OF BOND PAD & PITCH OF LEAD (\#, \#) REFERENCE WHICH DIE BOND PADS \\
\hline 34 & A9 & & 0.00 & & \\
\hline 35 & DVSs & & 300.00 & & \(300.00(34,35)\) \\
\hline 36 & A8 & & 569.20 & & 69.20 (35, 36) \\
\hline 37 & A7 & & 843.80 & & \(74.60(36,37)\) \\
\hline 38 & A6 & & 1137.00 & & 293.20 (37, 38) \\
\hline 39 & A5 & & 1415.60 & & 278.60 (38, 39) \\
\hline 40 & AVDD & & 1710.80 & & 295.20 (39, 40) \\
\hline 41 & A4 & & 1974.00 & & \(263.20(40,41)\) \\
\hline 42 & A3 & & 2251.40 & & \(277.40(41,42)\) \\
\hline 43 & A2 & & 2536.40 & & \(285.00(42,43)\) \\
\hline 44 & A1 & & 2809.80 & & \(273.40(43,44)\)
\(298.40(44,45)\) \\
\hline 45 & AO & & 3108.20 & & \(298.40(44,45)\)
\(297.80(45,46)\) \\
\hline 46 & \(\mathrm{CV}_{\text {SS }}\) & & 3406.00 & & \(297.80(45,46)\)
\(256.80(46,47)\) \\
\hline 47 & D31 & & 3662.80 & & \(256.80(46,47)\)
\(320.80(47,48)\) \\
\hline 48 & VDDL & & 3983.60 & & \(320.80(47,48)\)
\(180.40(48,49)\) \\
\hline 49 & VODL & & 4164.00 & & 180.40 (48, 49) \\
\hline 50 & D30 & & 4457.80 & 0.00 & \(293.80(49,50)\) \\
\hline 51 & \(V_{\text {SSL }}\) & & 4821.40 & & \(180.00(51,52)\)
\(315.40(52,53)\) \\
\hline 52 & \(V_{\text {SSL }}\) & & 5001.40 & & \(315.40(52,53)\)
\(278.00(53,54)\) \\
\hline 53 & DVSS & & 5316.80 & & \(278.00(53,54)\) \\
\hline 54 & D29 & & 5594.80 & & \(278.40(54,55)\)
\(320.20(55,56)\) \\
\hline 55 & D28 & & 5873.20 & & \(320.20(55,56)\)
\(349.80(56,57)\) \\
\hline 56 & DVDD & & 6193.40 & & \(349.80(56,57)\)
\(253.20(57,58)\) \\
\hline 57 & D27 & & 6543.20 & & \(253.20(57,58)\) \\
\hline 58 & IVSS & & 6796.40 & & \(305.80(58,59)\)
\(272.20(59,60)\) \\
\hline 59 & D26 & & 7102.20 & & \(272.20(59,60)\) \\
\hline 60 & D25 & & 7374.40 & & 285.20 (60, 61) \\
\hline 61 & D24 & & 7659.60 & & \(287.80(61,62)\) \\
\hline 62 & D23 & & 7947.40 & & 290.40 (62, 63) \\
\hline 63 & D22 & & 8237.80 & & \(258.80(63,64)\)
\(291.60(64,65)\) \\
\hline 64 & D21 & & 8496.60 & & 291.60 (64, 65) \\
\hline 65 & DVDD & & 8788.20 & & \(224.20(65,66)\) \\
\hline 66 & D20 & & 9012.40 & & \\
\hline
\end{tabular}

Table 2. SMJ320C31 Die Pad/TAB Lead Information : rev 2.0 ( \(0.8 \mu \mathrm{~m}\) ) (Continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{DIE SIDE \#3} \\
\hline C31 DIE BOND PAD LOCATIONS & DIE/TAB BOND PAD IDENTITY & TAB C31 TEST PAD LOCATIONS & X COORDINATE OF THE CENTER OF BOND PAD & Y COORDINATE OF THE CENTER OF BOND PAD & PITCH OF LEAD (\#, \# ) REFERENCE WHICH DIE BOND PADS \\
\hline 67 & DVSS & & & 508.60 & \\
\hline 68 & D19 & & & 861.20 & ) \\
\hline 69 & D18 & & & 1142.00 & \(280.80(70,71)\) \\
\hline 70 & D17 & & & 1414.00 & ) \\
\hline 71 & D16 & & & 1682.80 & ) \\
\hline 72 & D15 & & & 1926.00 & ) \\
\hline 73 & CV \({ }_{\text {SS }}\) & & & 2301.60 & ) \\
\hline 74 & D14 & & & 2514.00 & ) \\
\hline 75 & DVDD & & & 2828.00 & 14.00 (74, 75) \\
\hline 76 & D13 & & & 3035.60 & ) \\
\hline 77 & IVSS & & & 3436.20 & (76, 77) \\
\hline 78 & D12 & & & 3650.80 & \((77,78)\) \\
\hline 79 & D11 & & & 3919.60 & ) \\
\hline 80 & D10 & & & 4213.20 & \((79,80)\) \\
\hline 81 & VDDL & & & 4556.60 & 43.40 (80, 81) \\
\hline 82 & VDDL & & & 4736.20 & 79.60 (81, 82) \\
\hline 83 & D9 & & 9780.40 & 5051.60 & 15.40 (82, 83) \\
\hline 84 & D8 & & & 5333.20 & 81.60 (83, 84) \\
\hline 85 & DVSS & & & 5618.40 & 85.20 (84, 85) \\
\hline 86 & VSSL & & & 5958.40 & 40.00 (85, 86) \\
\hline 87 & VSSL & & & 6138.80 & 80.40 (86, 87) \\
\hline 88 & D7 & & & 6428.40 & 89.60 (87, 88) \\
\hline 89 & D6 & & & 6714.80 & 86.40 (88, 89) \\
\hline 90 & DVDD & & & 7012.60 & 297.80 (89, 90) \\
\hline 91 & D5 & & & 7279.60 & \(267.00(90,91)\) \\
\hline 92 & D4 & & & 7560.40 & 280.80 (91, 92) \\
\hline 93 & D3 & & & 7842.80 & 282.40 (92, 93) \\
\hline 94 & D2 & & & 8127.60 & \(284.80(93,94)\)
276.00 (94, 95) \\
\hline 95 & D1 & & & 8403.60 & \(276.00(94,95)\)
285.60 (95, 96) \\
\hline 96 & D0 & & & 8689.20 &  \\
\hline 97 & H1 & & & 8979.60 & \[
274.40(97,98)
\] \\
\hline 98 & H3 & & & 9254.00 & \[
377.20(98,99)
\] \\
\hline 99 & DVDD & & & 9631.20 & \(377.20(98,99)\) \\
\hline
\end{tabular}

Table 2. SMJ320C31 Dle Pad/TAB Lead Information : rev \(2.0(0.8 \mu \mathrm{~m})\) (Continued)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{DIE SIDE \#4} \\
\hline C31 DIE BOND PAD LOCATIONS & DIE/TAB BOND PAD IDENTITY & TAB C31 TEST PAD LOCATIONS & X COORDINATE OF THE CENTER OF BOND PAD & Y COORDINATE OF THE CENTER OF BOND PAD & PITCH OF LEAD (\#, \#) REFERENCE WHICH DIE BOND PADS \\
\hline 100 & DVSS & & 9032.60 & & 210.40 (100, 101) \\
\hline 101 & CVSS & & 8822.20 & & 280.00 (101, 102) \\
\hline 102 & IVSS & & 8543.20 & & 301.80 (102, 103) \\
\hline 103 & X2/CLKIN & & 8240.40 & & 186.20 (103, 104) \\
\hline 104 & X1 & & 8054.20 & & 311.40 (104, 105) \\
\hline 105 & \(\overline{\text { HOLDA }}\) & & 7742.80 & & 282.80 (105, 106) \\
\hline 106 & HOLD & & 7460.00 & & \(293.00(106,107)\) \\
\hline 107 & CVDD & & 7167.00 & & 431.00 (107, 108) \\
\hline 108 & RDY & & 6736.00 & & \(276.80(108,109)\) \\
\hline 109 & \(\overline{\text { STRB }}\) & & 6459.20 & & \(268.00(109,110)\) \\
\hline 110 & R/W & & 6191.20 & & 295.20 (110, 111) \\
\hline 111 & RESET & & 5896.00 & & 278.40 (111, 112) \\
\hline 112 & XFO & & 5617.60 & & 266.60 (112, 113) \\
\hline 113 & CVDD & & 5351.00 & & 281.00 (113, 114) \\
\hline 114 & XF1 & & 5060.00 & & 275.20 (114, 115) \\
\hline 115 & \(\overline{\text { IACK }}\) & & 4784.80 & & 280.800 (ii5, ii6) \\
\hline 116 & INTO & & 4504.00 & 10074.00 & \(224.80(116,117)\) \\
\hline 117 & DVSS & & 4279.20 & & 280.40 (117, 118) \\
\hline 118 & \(V_{\text {SSL }}\) & & 3998.80 & & 326.80 (118, 119) \\
\hline 119 & INT1 & & 3672.00 & & 341.40 (119, 120) \\
\hline 120 & VDDL & & 3330.60 & & 180.40 (120, 121) \\
\hline 121 & VDDL & & 3150.20 & & 323.80 (121, 122) \\
\hline 122 & INT2 & & 2826.40 & & \(279.80(122,123)\) \\
\hline 123 & INT3 & & 2546.60 & & 266.40 (123, 124) \\
\hline 124 & DRO & & 2280.20 & & 310.00 (124, 125) \\
\hline 125 & CVSS & & 1970.20 & & \(270.80(125,126)\) \\
\hline 126 & FSRO & & 1699.40 & & \(275.60(126,127)\) \\
\hline 127 & CLKRO & & 1423.80 & & 280.60 (127, 128) \\
\hline 128 & CLKXO & & 1143.20 & & 280.40 (128, 129) \\
\hline 129 & IVSS & & 862.80 & & 261.40 (129, 130) \\
\hline 130 & FSXO & & 601.40 & & 312.80 (130, 131) \\
\hline 131 & PVDD & & 288.60 & & 294.20 (131, 132) \\
\hline 132 & DXO & & -5.60 & & \\
\hline
\end{tabular}

\section*{Analog Interface Peripherals and Applications}

Texas Instruments (TI) offers many products for total system solutions, including memory options, data acquisition, and analog input/output devices. This appendix describes a variety of devices that interface directly to the TMS320 DSPs in rapidly expanding applications.

Major topics discussed in this appendix are listed below.
Topic Page
F1 Multimedia Applications ..... F-2
F. 2 : Telecommunications Applications ..... F-5
F.3. Dedicated Speech Synthesis Applications ..... F-11
F. 4 Servo Control/Disk Drive Applications ..... F-14
F5. Modem Applications ..... F-17
F.6. Advanced Digital Electronics Applications for Consumers ..... F-20

\section*{F. 1 Multimedia Applications}

Multimedia integrates different media through a centralized computer. These media can be visual or audio and can be input to or output from the central computer via a number of technologies. The technologies can be digital-based or analog-based (such as audio or video tape recorders). The integration and interaction of media enhance the transfer of information and can accommodate both analysis of problems and synthesis of solutions.

Figure F-1 shows both the central role of the multimedia computer and the multimedia system's ability to integrate the various media to optimize information flow and processing.

Figure F-1. System Block Diagram


\section*{F.1.1 System Design Considerations}

Multimedia systems can include various grades of audio and video quality. The most popular video standard currently used (VGA) covers \(640 \times 480\) pixels with \(1,2,4\), and 8 -bit memory-mapped color. Also, 24 -bit true color is supported, and \(1024 \times 768\) (beyond VGA) resolution has emerged. There are two grades of audio. The lower grade accommodates \(11.25-\mathrm{kHz}\) sampling for 8 -bit monaural systems, while the higher grade accommodates \(44.1-\mathrm{kHz}\) sampling for 16-bit stereo.

Audio specifications include a musical instrument digital interface (MIDI) with compression capability, which is based on keystroke encoding, and an input/ output port with a three-disc voice synthesizer. In the media control area, video disc, CD audio, and CD ROM player interfaces are included. Figure F-2 shows a multimedia subsystem.

The TLC32047 wide-band analog interface circuit (AIC) is well suited for multimedia applications because it features wide-band audio and up to \(25-\mathrm{kHz}\) sampling rates. The TLC32047 is a complete analog-to-digital and digital-toanalog interface system for the TMS320 DSPs. The nominal bandwidths of the filters accommodate 11.4 kHz , and this bandwidth is programmable. The application circuit shown in Figure F-2 handles both speech encoding and modem communication functions, which are associated with multimedia applications.

Figure F-2. Multimedia Speech Encoding and Modem Communication


Figure F-3 shows the interfacing of the TMS320C25 DSP to the TLC32047 AIC, which constitutes a building block of the 9600-bps V. 32 bis modem shown in Figure F-2.

Figure F-3. TMS320C25 to TLC32047 Interface


\section*{F.1.2 Multimedia-Related Devices}

As shown in Table F-1 and Table F-2, TI provides a complete array of analog and graphics interface devices. These devices support the TMS320 DSPs for complete multimedia solutions.
Table F-1. Data Converter ICs
\begin{tabular}{llllll}
\hline Device & Descriptlon & I/O & \begin{tabular}{l} 
Resolution \\
(Bits)
\end{tabular} & \begin{tabular}{l} 
Conversion \\
CLK Rate
\end{tabular} & Application \\
\hline TLC320AC01 & Analog interface (5 V only) & Serial & 14 & 43.2 kHz & \begin{tabular}{l} 
Portable modem and \\
speech, multimedia
\end{tabular} \\
TLC32047 & \begin{tabular}{l} 
Analog interface \\
(11.4 kHz BW) (AIC)
\end{tabular} & Serial & 14 & 25 kHz & \begin{tabular}{l} 
Speech, modem, and \\
multimedia
\end{tabular} \\
TLC32046 & Analog interface (AIC) & Serial & 14 & 25 kHz & Speech and modems \\
TLC32044 & Analog interface (AIC) & Serial & 14 & 19.2 kHz & Speech and modems \\
TLC32040 & Analog interface (AIC) & Serial & 14 & 19.2 kHz & Speech and modems \\
TLC34075/6 & Video palette & Parallel & Triple 8 & 135 MHz & Graphics \\
TLC34058 & Video palette & Parallel & Triple 8 & 135 MHz & Graphics \\
TLC5502/3 & Flash ADC & Parallel & 8 & 20 MHz & Video \\
TLC5602 & Video DAC & Parallel & 8 & 20 MHz & Video \\
TLC5501 & Flash ADC & Parallel & 6 & 20 MHz & Video \\
TLC5601 & Video DAC & Parallel & 6 & 20 MHz & Video \\
TLC1550/1 & ADC & Parallel & 10 & 150 kHz & Servo ctrl / speech \\
TLC32071 & Analog interface (AIC) & Parallel & 8 & 1 MHz & Servo ctrl / disk drive \\
TMS57013/4 & Dual audio DAC + digital & Serial & \(16 / 18\) & \(32,37.8\), & Digital audio \\
\hline
\end{tabular}

Table F-2.Switched-Capacitor Filter ICs
\begin{tabular}{llllll}
\hline Device & Function & Order & Roll-Off & Power Out & Power Down \\
\hline TLC2470 & Differential audio filter amplifier & 4 & 5 kHz & 500 mW & Yes \\
TLC2471 & Differential audio filter amplifier & 4 & 3.5 kHz & 500 mW & Yes \\
TLC10/20 & General-purpose dual filter & 2 & \begin{tabular}{l}
\(\mathrm{CLK}+50\) \\
\(\mathrm{CLK}+100\)
\end{tabular} & \(\mathrm{~N} / \mathrm{A}\) & No \\
TLC04/14 & Low pass, Butterworth filter & 4 & \begin{tabular}{l} 
CLK +50 \\
\(\mathrm{CLK}+100\)
\end{tabular} & N/A & No \\
\hline
\end{tabular}

For application assistance or additional information, please call TI Linear Applications at (214) 997-3772.

\section*{F. 2 Telecommunications Applications}

The TI linear product line focuses on three primary telecommunications application areas:
- Subscriber instruments (telephones, modems, etc.)

Includes the TCM508x DTMF tone encoder family, the TCM150x tone ringer family, the TCM1520 ring detector, and the TCM3105 FSK modem.
- Central office line card products Includes the TCM29Cxx combo (combined PCM filter plus codec) family, the TCM420x subscriber line control circuit family, and the TCM1030/60 line card transient protector.
- Personal communications products

Includes the TCM320AC3x family of 5-volt voice-band audio processors (VBAP).

Tl continues to develop new telecom integrated circuits, such as a high-performance three-volt combo family for personal communications applications and an RF power amplifier family for hand-held and mobile cellular phones.

System Design Considerations. The size, network complexity, and compatibility requirements of telecommunications central office systems create demanding performance requirements. Combo voice-band filter performance is typically \(\pm 0.15 \mathrm{~dB}\) in the passband. Idle channel noise must be on the order of 15 dBrnc0. Gain tracking (S/Q) and distortion must also meet stringent requirements. The key parameters for a SLIC device are gain, longitudinal balance, and return loss.

Figure F-4. Typical DSP/Combo Interface


The TCM320AC36 combo interfaces directly to the TMS320C25 serial port with a minimum of external components, as shown in Figure F-4. Half of hex inverter U3 and crystal Y1 form an oscillator that provides clock timing to the TCM320AC36. The synchronous four-bit counters U1 and U2 generate an \(8-\mathrm{kHz}\) frame sync signal. DCLKR on the TCM320AC36 is connected to \(\mathrm{V}_{\mathrm{DD}}\), placing the combo in fixed data-rate mode. Two \(20-\mathrm{k} \Omega\) resistors connected to ANLGIN and MIC_GS set the gain of the analog input amplifier to 1. The timing is shown in Figure F-5.

Figure F-5. DSP/Combo Interface Timing
CLKR/CLKX
 FSXIFSR



Telecommunications-Related Devices. Data sheets for the devices in Table F-3 on page F-8 are contained in the 1991 Telecommunications Circuits Databook (literature number SCTD001B). To request your copy, contact your nearest TI field sales office or call the Literature Response Center at (800) 477-8924.

Table F-3. Telecom Devices
\begin{tabular}{|c|c|c|c|c|}
\hline Device Number & Coding Law & \[
\begin{aligned}
& \text { Clock Rates } \\
& \text { MHz }^{\dagger}
\end{aligned}
\] & \# of Bits & Comments \\
\hline \multicolumn{5}{|c|}{Codec/Filter} \\
\hline TCM29C13 & A and \(\mu\) & 1.544, 1.536, 2.048 & 8 & C.O. and PBX line cards \\
\hline TCM29C14 & A and \(\mu\) & 1.544, 1.536, 2.048 & 8 & Includes 8th-bit signal \\
\hline TCM29C16 & \(\mu\) & 2.048 & 8 & 16-pin package \\
\hline TCM29C17 & A & 2.048 & 8 & 16-pin package \\
\hline TCM29C18 & \(\mu\) & 2.048 & 8 & Low-cost DSP interface \\
\hline TCM29C19 & \(\mu\) & 1.536 & 8 & Low-cost DSP interface \\
\hline TCM29C23 & A and \(\mu\) & Up to 4.096 & 8 & Extended frequency range \\
\hline TCM29C26 & A and \(\mu\) & Up to 4.096 & 8 & Low-power TCM29C23 \\
\hline TCM320AC36 & \(\mu\) and Linear & Up to 4.096 & 8 and 13 & Single voltage (+5) VBAP \\
\hline TCM320AC37 & A and Linear & Up to 4.096 & 8 and 13 & Single voltage (+5) VBAP \\
\hline TCM320AC38 & \(\mu\) and Linear & Up to 4.096 & 8 and 13 & Single voltage (+5) GSM \\
\hline TCM320AC39 & A and Linear & Up to 4.096 & 8 and 13 & Single voltage (+5) GSM \\
\hline TP3054/64 & \(\mu\) & 1.544, 1.536, 2.048 & 8 & National Semiconductor second source \\
\hline TP3054/67 & A & 1.544, 1.536, 2.048 & 8 & National Semiconductor second source \\
\hline TLC320AC01 & Linear & 43.2 kHz & 14 & 5-volt-only analog interface \\
\hline TLC32040/1 & Linear & Up to 19.2-kHz sampling & 14 & For high-dynamic linearity \\
\hline TLC32044/5 & Linear & Up to 19.2-kHz sampling & 14 & For high-dynamic linearity \\
\hline TLC32046 & Linear & Up to \(25-\mathrm{kHz}\) sampling & 14 & For high-dynamic linearity \\
\hline TLC32047 & Linear & Up to \(25-\mathrm{kHz}\) sampling & 14 & For high-dynamic linearity \\
\hline \multicolumn{5}{|c|}{Transient Suppressor} \\
\hline TCM1030 & Transient sup & for SLIC-based line card & & (30 A max) \\
\hline TCM1060 & Transient sup & for SLIC-based line card & & (60 A max) \\
\hline
\end{tabular}

FUnless otherwise noted

Table F-4 is a list of switched-capacitor filter ICs.
Table F-4.Switched-Capacitor Filter ICs
\begin{tabular}{llllll}
\hline Device & Function & Order & Roll-Off & Power Out & Power Down \\
\hline TLC2470 & Differential audio filter amplifier & 4 & 5 kHz & 500 mW & Yes \\
TLC2471 & Differential audio filter amplifier & 4 & 3.5 kHz & 500 mW & Yes \\
TLC10/20 & General-purpose dual filter & 2 & \begin{tabular}{l} 
CLK +50 \\
\(\mathrm{CLK}+100\)
\end{tabular} & \(\mathrm{~N} / \mathrm{A}\) & No \\
TLC04/14 & Low pass, Butterworth filter & 4 & \begin{tabular}{l}
\(\mathrm{CLK}+50\) \\
CLK +100
\end{tabular} & N/A & No \\
\hline
\end{tabular}

For further information on these telecommunications products, please call (214) 997-3772.

Figure F-6 and Figure F-7 show telecom applications.
Figure F-6. General Telecom Applications


Figure F-7. Generic Telecom Applications


\section*{F. 3 Dedicated Speech Synthesis Applications}

For dedicated speech synthesis applications, TI offers a family of dedicated speech synthesizer chips. This speech technology has been used in a wide range of products, including games, toys, burglar alarms, fire alarms, automobiles, airplanes, answering machines, voice mail, industrial control machines, office machines, advertisements, novelty items, exercise machines, and learning aids.

Dedicaied speech synthesis chips are a good alternative for low-cost applications. The speech synthesis technology provided by the dedicated chips is either linear-predictive coding (LPC) or continuously variable slope delta modulation (CVSD). Table \(\mathrm{F}-5\) shows the characteristics of the TI voice synthesizers.

Table F-5. TI Voice Synthesizers
\begin{tabular}{lllllll}
\hline Device & Microprocessor & \begin{tabular}{l} 
Synthesis \\
Method
\end{tabular} & I/O Pins & \begin{tabular}{l} 
On-Chip \\
Memory \\
(Bits)
\end{tabular} & \begin{tabular}{l} 
External \\
Memory
\end{tabular} & \begin{tabular}{l} 
Data Rate \\
(Bits/Sec)
\end{tabular} \\
\hline TSP50C4x & 8 -bit & LPC-10 & \(20 / 32\) & 64 K/128K & VROM & \(1200-2400\) \\
TSP50C1x & 8 -bit & LPC-12 & 10 & 64 K/128K & VROM & \(1200-2400\) \\
TSP53C30 & 8 -bit & LPC-10 & 20 & N/A & From host \(\mu\) P & \(1200-2400\) \\
TSP50C20 & 8 -bit & LPC-10 & 32 & N/A & EPROM & 1200-2400 \\
TMS3477 & N/A & CVSD & 2 & None & DRAM & 16K-32K \\
\hline
\end{tabular}

In addition to the speech synthesizers, TI has low-cost memories that are ideal for use with these chips. TI can also be of assistance in developing and processing the speech data that is used in these speech synthesis systems. Table F -6 shows speech memory devices of different capabilities. Additionally , audio filters are outlined in Table F-7.

Table F-6. Speech Memories
\begin{tabular}{lllll}
\hline \multicolumn{5}{c}{ TSP60Cxx Family of Speech ROMs } \\
\hline Famlly & Size & No. of Pins & Interface & For use with: \\
\hline TSP60C18 & 256 K & 16 & Parallel 4-bit & TSP50C1x \\
TSP60C19 & 256 K & 16 & Serial & TSP50C4x \\
TSP60C20 & 256 K & 28 & \begin{tabular}{l} 
Parallel/serial \\
8 -bit
\end{tabular} & TSP50C4x \\
TSP60C80 & 1M & 28 & Serial & TSP50C4x \\
TSP60C81 & 1M & 28 & Parallel 4-bit & TSP50C1x \\
\hline
\end{tabular}

Table F-7. Switched-Capacitor Filter ICs
\begin{tabular}{llllll}
\hline Device & Fuñction & Order & Roii-Oifi & Power Out & Power Down \\
\hline TLC2470 & Differential audio filter amplifier & 4 & 5 kHz & 500 mW & Yes \\
TLC2471 & Differential audio filter amplifier & 4 & 3.5 kHz & 500 mW & Yes \\
TLC10/20 & General-purpose dual filter & 2 & \begin{tabular}{l}
\(\mathrm{CLK}+50\) \\
\(\mathrm{CLK}+100\)
\end{tabular} & \(\mathrm{~N} / \mathrm{A}\) & No \\
TLC04/14 & Low pass, Butterworth filter & 4 & \begin{tabular}{l}
\(\mathrm{CLK}+50\) \\
\(\mathrm{CLK}+100\)
\end{tabular} & N/A & No \\
\hline
\end{tabular}

Table F-8 lists some of Tl's speech synthesis development tools.
Table F-8. Speech Synthesis Development Tools
Name Definition
(a) Software
EVM Code development tool
(b) Speech
\begin{tabular}{ll}
\hline SAB & Speech audition board \\
SD85000 & PC-based speech analysis system \\
\hline (c) System & \\
\hline SEB & System emulator board \\
SEB60Cxx & System emulator boards for speech memories \\
\hline
\end{tabular}

For further information, call Linear Applications at (214) 997-3772.

\section*{F. 4 Servo Control/Disk Drive Applications}

In the past, most servo control systems used only analog circuitry. However, the growth of digital signal processing (DSP) has made digital control theory a reality. Figure \(\mathrm{F}-8\) is a block diagram of a generic digital control system using a DSP, along with an analog-to-digital converter (ADC) and a digital-to-analog converter (DAC).

Figure F-8. Generic Servo Control Loop


In a DSP-based control system, the control algorithm is implemented via software. No component aging or temperature drift is associated with digital control systems. Additionally, sophisticated algorithms can be implemented and easily modified to upgrade system performance.

\section*{System Design Considerations}

TMS320 DSPs have facilitated the development of high-speed digital servo control for disk drive and industrial control applications. In recent years, disk drives have increased storage capacity from 5 megabytes to over 1 gigabyte. This equates to a 23,900 percent growth in capacity. To accommodate these increasingly higher densities, the data on the servo platters, whether servo-positioning or actual storage information, must be converted to digital electronic signals at increasingly closer points in relation to the platter pick-off point. The ADC must have increasingly higher conversion rates and greater resolution to accommodate the increasing bandwidth requirements of higher storage densities. In addition, the ADC conversion rates must increase to accommodate the shorter data retrieval access time.

Figure F-9 is a block diagram of a disk drive control system.
Figure F-9. Disk Drive Control System Block Diagram


Table F-9 lists analog/digital interface devices used for servo control.

Table F-9. Control-Related Devices
\begin{tabular}{llllll}
\hline Function & Device & Blts & Speed & Channels & Interface \\
\hline ADC & TLC1550 & 10 & \(3-5 \mu \mathrm{~s}\) & 1 & Parallel \\
& TLC1551 & 10 & \(3-5 \mu \mathrm{~s}\) & 1 & Parallel \\
& TLC5502/3 & 8 & 50 ns (flash) & 1 & Parallel \\
& TLC0820 & 8 & \(1.5 \mu \mathrm{~s}\) & 1 & Parallel \\
& TLC1225 & 13 & \(12 \mu \mathrm{~s}\) & 1 (Diff.) & Parallel \\
& TLC1558 & 10 & \(3-5 \mu \mathrm{~s}\) & 8 & Parallel \\
& TLC1543 & 10 & \(21 \mu \mathrm{~s}\) & 11 & Serial \\
& TLC1549 & 10 & \(21 \mu \mathrm{~s}\) & 1 & Serial \\
& TLC7524 & 8 & 9 MHz & 1 & Parallel \\
& TLC7628 & 8 & 9 MHz & (Dual) & Parallel \\
& TLC5602 & 8 & 30 MHz & 1 & Parallel \\
& & & \(1 \mu \mathrm{~s}\) & 9 MHz & 1
\end{tabular}

Figure \(\mathrm{F}-10\) shows the interfacing of the TMS320C14 and the TLC32071.
Figure F-10. TMS320C14-TLC32071 Interface


For further information on these servo control products, please call TI Linear Applications at (214) 997-3772.

\section*{F. 5 Modem Applications}

High-speed modems ( \(9,600 \mathrm{bps}\) and above) require a great deal of analog signal processing in addition to digital signal processing. Designing both highspeed capabilities and slower fall-back modes poses significant engineering challenges. TI offers a number of analog front-end (AFE) circuits to support various high-speed modem standards.

The TLC32040, TLC32044, TLC32046, TLC32047, and TLC320AC01 AICs are especially suited for modem applications by the integration of an input multiplexer, switched capacitor filters, high resolution 14-bit ADC and DAC, a fourmode serial port, and control and timing logic. These converters feature adjustable parameters, such as filtering characteristics, sampling rates, gain selection, \((\sin x) / x\) correction (TLC32044, TLC32046, and TLC32047 only), and phase adjustment. All of these parameters are software-programmable, making the AIC suitable for a variety of applications. Table F-10 has the description and characteristics of these devices.

Table F-10.Modem AFE Data Converters
\begin{tabular}{lllll}
\hline Device & Description & I/O & \begin{tabular}{l} 
Resolution \\
(Bits)
\end{tabular} & \begin{tabular}{l} 
Conversion \\
Rate
\end{tabular} \\
\hline TLC32040 & Analog interface chip (AIC) & Serial & 14 & 19.2 kHz \\
TLC32041 & AIC without on-board V & REF & Serial & 14 \\
TLC32044 & Telephone speed/modem AIC & Serial & 14 & 19.2 kHz \\
TLC32045 & Low-cost version of the TLC32044 & Serial & 14 & 19.2 kHz \\
TLC32046 & Wide-band AIC & Serial & 14 & 19.2 kHz \\
TLC32047 & AIC with 11.4-kHz BW & Serial & 14 & 25 kHz \\
TLC320AC01 & 5-volt-only AIC & Serial & 14 & 25 kHz \\
TCM29C18 & Companding codec/filter & PCM & 8 & 43.2 kHz \\
TCM29C23 & Companding codec/filter & PCM & 8 & 8 kHz \\
TCM29C26 & Low-power codec/filter & PCM & 8 & 16 kHz \\
TCM320AC36 & Single-supply codec/filter & PCM and & 8 & 16 kHz \\
\hline
\end{tabular}

The AIC interfaces directly with serial-input TMS320 DSPs, which execute the modem's high-speed encoding and decoding algorithms. The TLC320C4x family performs level-shifting, filtering, and A/D and D/A data conversion. The DSP's software-programmable features provide the flexibility required for modem operations and make it possible to modify and upgrade systems easily. Under DSP control, the AIC's sampling rates permit designers to include fallback modes without additional analog hardware in most cases. Phase adjustments can be made in real time so that the \(A / D\) and \(D / A\) conversions can be synchronized with the upcoming signal. In addition, the chip has a built-in loopback feature to support modem self-test requirements.

For further information or application assistance, please call TI Linear Applications at (214) 997-3772.

Figure \(\mathrm{F}-11\) shows a V .32 bis modem implementation using the TMS320C25 and a TLC320AC01. The upper TMS320C25 performs echo cancellation and transmit data functions, while the lower TMS320C25 performs receive data and timing recovery functions. The echo canceler simulates the telephone channel and generates an estimated echo of the transmit data signal.

Figure F-11. High-Speed V. 32 Bis and Multistandard Modem With the TLC320AC01 AIC


The TLC320AC01 performs the following functions:
- Upper TLC320AC01 D/A Path

Converts the estimated echo, as computed by the upper TMS320C25, into an analog signal, which is subtracted from the receive signal
- Upper TLC320AC01 A/D Path

Converts the residual echo to a digital signal for purposes of monitoring the residual echo and continuously training the echo canceler for optimum performance. The converted signal is sent to the upper TMS320C25.
- Lower TLC320AC01 D/A Path

Converts the upper TMS320C25 transmit output to an analog signal, performs a smoothing filter function, and drives the DAC
\(\square\) Lower TLC320AC01 A/D Path
Converts the echo-free receive signal to a digital signal, which is sent to the lower TMS320C25 to be decoded

\section*{Note: Modem Functions}

Figure F-11 is for illustration only. In reality, one single TMS320C5x DSP can implement high-speed modem functions.

\section*{F. 6 Advanced Digital Electronics Applications for Consumers}

With the extensive use of the TMS320 DSPs in consumer electronics, much electromechanical control and signal processing can be done in the digital domain. Digital systems generally require some form of analog interface, usually in the form of high-performance ADCs and DACs. Figure F-12 shows the general performance requirements for a variety of applications.

Figure F-12. Applications Performance Requirements


Advanced Television System Design Considerations. Advanced Digital Television (ADTV) is a technology that uses DSP to enhance video and audio presentations and to reduce noise and ghosting. Because of these DSP techniques, a variety of features can be implemented, including frame store, picture-in-picture, improved sound quality, and zoom. The bandwidth requirements remain at the existing six-MHz television allocation. From the intermediate frequency (IF) output, the video signal is converted by an eight-bit video ADC. The digital output can be processed in the digital domain to provide noise reduction, interpolation or averaging for digitally increased sharpness, and higher quality audio. The DSP digital output is converted back to analog by a video DAC, as shown in Figure F-13.

Figure F-13. Video Signal Processing Basic System


Video casette recorders (VCRs), compact disc (CD) and digital audio tape (DAT) players, and personal computers (PCs) are a few of the products that have taken a major position in the marketplace in recent years. The audio channels for compact disc and DAT require 16 -bit A/D resolution to meet the distortion and noise standards. See Figure F-14 for a block diagram of a typical digital audio system.

Figure F-14. Typical Digital Audio Implementation


The motion and motor control systems usually use 8 - to 10-bit ADCs for the lower frequency servo loop. Tape or disk systems use motor or motion control for proper positioning of the record or playback heads. With the storage medium compressing data into an increasingly smaller physical size, the positioning systems require more precision.

The audio processing becomes more demanding as higher fidelity is required. Better fidelity translates into lower noise and distortion in the output signal.

The TMS57013DW/57014DW one-bit DACs include an eight-times-over sampling digital filter designed for digital audio systems, such as compact disk players (CDPs), DATs, compact disks interactive (CDIs), laser disk players (LDPs), digital amplifiers, and car stereos. They are also suitable for all systems that include digital sound processing like TVs, VCRs, musical instruments, multimedia, etc.

The converters have dual channels so that the right and left stereo signals can be transformed into analog signals with only one chip. There are some functions that allow the customers to select the conditions according to their applications, such as muting, attenuation, de-emphasis, and zero data detection. These functions are controlled by external 16-bit serial data from a controller like a microcomputer.

The TMS5703DW/57014DW adopt 129-tap finite impulse response (FIR) filter and third-order \(\Delta \Sigma\) modulation to get \(-75-\mathrm{dB}\) stop band attenuation and \(96-\mathrm{dB}\) signal noise ratio (SNR). The output is pulse width modulation (PWM) wave, which facilitates analog signals through a low-pass filter.

Table F-11 lists TI products for analog interfacing to digital systems.

\section*{Table F-11.AudioNideo Analog/Digital Interface Devices}
\begin{tabular}{llllll}
\hline Function & Device & Bits & Speed & Channels & Interface \\
\hline Dual audio DAC + digital filter & TMS57013/4 & \(16 / 18\) & \(32,37.8\), \\
& & & \(24.1,48 \mathrm{kHz}\) & & Serial \\
Analog interface & TLC32071 & 8 & \(2 \mu \mathrm{~s}\) & 8 & Parallel \\
A/D & & 8 & \(15 \mu \mathrm{~s}\) & 1 & Parallel \\
D/A & TLC1225 & 12 & \(12 \mu \mathrm{~s}\) & 1 & Parallel \\
A/D & TLC1550 & 10 & \(6 \mu \mathrm{~s}\) & 1 & Parallel \\
A/D & TLC5602 & 8 & 50 ns & 1 & Parallel \\
Video D/A & TL5602 & 8 & 50 ns & 1 & Parallel \\
Video D/A & TL5632 & 8 & 16 ns & 3 & Parallel \\
Triple video D/A & TLC5703 & 8 & 70 ns & 3 & Parallel \\
Triple flash A/D & TLC5503 & 8 & 100 ns & 1 & Parallel \\
Flash A/D & TLC5502 & 8 & 50 ns & 1 & Parallel \\
\hline Flash A/D & & & & & \\
\hline
\end{tabular}

For further information or application assistance, please call TI Linear Applications at (214) 997-3772.

\section*{Appendix G}

\section*{Boot Loader Source Code}

This appendix contains the source code for the TMS320C3x boot loader.

C31BOOT - TMS320C31 BOOT LOADER PROGRAM
(C) COPYRIGHT TEXAS INSTRUMENTS INC., 1990

NOTE: 1. AFTER DEVICE RESET, THE PROGRAM IS SET TO WAIT FOR THE EXTERNAL INTERRUPTS. THE FUNCTION SELECTION OF THE EXTERNAL INTERRUPTS IS AS FOLLOWS:
\begin{tabular}{c|cc}
\hline INTERRUPT PIN & FUNCTION \\
\hline 0 & EPRROM boot loader from 1000H \\
\hline 1 & EPROM boot loader from 400000 H \\
\hline 2 & Serial port 0 boot loader \\
\hline
\end{tabular}
2. THE EPROM BOOT LOADER LOADS WORD, HALFWORD, OR BYTEWIDE PROGRAMS TO SPECIFIED LOCATIONS. THE 8 LSBs OF FIRST MEMORY SPECIFY THE MEMORY WIDTH OF THE EPROM. IF THE HALFWORD OR BYTE-WIDE PROGRAM IS SELECTED, THE LSBs ARE LOADED FIRST, FOLLOWED BY THE MSBs. THE FOLLOWING WORD CONTAINS THE CONTROL WORD FOR THE LOCAL MEMORY REGISTER. THE PROGRAM BLOCKS FOLLOW. THE FIRST TWO WORDS OF EACH PROGRAM BLOCK CONTAIN THE BLOCK SIZE AND MEMORY ADDRESS TO BE LOADED INTO. WHEN THE ZERO BLOCK SIZE IS READ, THE PROGRAM BLOCK LOADING IS TERMINATED. THE PC WILL BRANCH TO THE STARTING ADDRESS OF THE FIRST PROGRAM BLOCK.
3. IF SERIAL PORT 0 IS SELECTED FOR BOOT LOADING, THE PROCESSOR WILL WAIT FOR THE INTERRUPT FROM THE RECEIVE SERIAL PORT 0 AND PERFORM THE DOWNLOAD. AS WITH THE EPROM LOADER, PROGRAMS CAN BE LOADED INTO DIFFERENT MEMORY BLOCKS. THE FIRST TWO WORDS OF EACH PROGRAM BLOCK CONTAIN THE BLOCK SIZE AND MEMORY ADDRESS TO BE LOADED INTO. WHEN THE ZERO BLOCK SIZE IS READ, PROGRAM BLOCK LOADING IS TERMINATED. IN OTHER WORDS, IN ORDER TO TERMINATE THE PROGRAM BLOCK LOADING, A ZERO HAS TO BE ADDED AT THE END OF THE PROGRAM BLOCK. AFTER THE BOOT LOADING IS COMPLETED, THE PC WILL BRANCH TO THE STARTING ADDRESS OF THE FIRST PROGRAM BLOCK.
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multicolumn{2}{|l|}{. global check} \\
\hline & . sect & "vectors" \\
\hline reset & .word & check \\
\hline int0 & .word & 809FC1h \\
\hline int1 & .word & 809FC2h \\
\hline int2 & .word & 809FC3h \\
\hline int3 & .word & 809FC4h \\
\hline xint0 & .word & 809FC5h \\
\hline \multirow[t]{3}{*}{rinto} & .word & 809FC6h \\
\hline & .word & 809FC7h \\
\hline & .word & 809FC8h \\
\hline tinto & .word & 809FC9h \\
\hline tint1 & .word & 809FCAh \\
\hline \multirow[t]{21}{*}{dint} & .word & 809FCBh \\
\hline & .word & 809FCCh \\
\hline & .word & 809 FCDh \\
\hline & .word & 809FCEh \\
\hline & .word & 809FCFh \\
\hline & .word & 809FDOh \\
\hline & .word & 809FD1h \\
\hline & .word & 809FD2h \\
\hline & .word & 809FD3h \\
\hline & .word & 809FD4h \\
\hline & .word & 809FD5h \\
\hline & .word & 809FD6h \\
\hline & .word & 809FD7h \\
\hline & .word & 809FD8h \\
\hline & .word & 809FD9h \\
\hline & .word & 809FDAh \\
\hline & .word & 809FDBh \\
\hline & .word & 809FDCh \\
\hline & .word & 809FDDh \\
\hline & .word & 809FDEh \\
\hline & .word & 809FDFh \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline & .word & 809FE0h \\
\hline 1 & .word & 809FE1h \\
\hline trap2 & .word & 809FE2h \\
\hline trap3 & .word & 809FE3h \\
\hline trap4 & .word & 809FE4h \\
\hline trap5 & .word & 809FE5h \\
\hline trap6 & .word & 809FE6h \\
\hline rap7 & .word & 809FE7h \\
\hline ap8 & .word & 809FE8h \\
\hline trap9 & .word & 809FE9h \\
\hline rapl0 & . word & 809FEAh \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline 1 .word & 809FEBh \\
\hline trap12 .word & 809FECh \\
\hline rap13 .word & 809FEDh \\
\hline rap14 .word & 809FEEh \\
\hline rap15.word & 809FEFh \\
\hline rap16.word & 809FFOh \\
\hline rap17.word & 809FF1h \\
\hline trap18.word & 809FF2h \\
\hline trap19.word & 809FF3h \\
\hline rap20.wo & 809FF4h \\
\hline rap21 .word & 809FF5h \\
\hline rap22 .word & 809FF6h \\
\hline ap23 & 809FF7h \\
\hline rap24 .word & 809FF8h \\
\hline rap25 .word & 809FF9h \\
\hline trap26.word & 809FFAh \\
\hline trap27 .word & 809 FFBh \\
\hline .word & 809FFCh \\
\hline . word & 803Frin \\
\hline .word & 809FFEh \\
\hline .word & 809FFFh \\
\hline
\end{tabular}
.space 5
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{5}{*}{check:} & LDI & 4040h, ARO & ; load peripheral mem. map \\
\hline & LSH & 9, ARO & ; start addr. 808000 h \\
\hline & LDI & 404 Ch , SP & ; initialize stack pointer to \\
\hline & LSH & 9, SP & ; ram0 addr. 809800h \\
\hline & LDI & 0,R0 & ; set start address flag off \\
\hline \multirow[t]{11}{*}{intloop} & TSTB & 8, IF & ; test for ext int3 \\
\hline & BNZ & serial & ; on int3 go to serial \\
\hline & LDI & 8, AR1 & ; load 001000h / 2^9 -> AR1 \\
\hline & TSTB & 1, IF & ; test for int0 \\
\hline & BNZ & eprom_load & ; branch to eprom_load if int0 = 1 \\
\hline & LDI & 2000h, AR1 & ; load 400000h / 2^9 \(\rightarrow\) AR1 \\
\hline & TSTB & 2,IF & ; test for intl \\
\hline & BNZ & eprom_load & ; branch to eprom_load if intl = 1 \\
\hline & LDI & 7FF8h, AR1 & ; load FFFOOOh / 2^9 -> AR1 \\
\hline & TSTB & 4,IF & ; test for int2 \\
\hline & BZ & intloop & ; if no intx go to intloop \\
\hline \multirow[t]{6}{*}{eprom_load} & LSH & 9, AR1 & ; eprom address \(=\) AR1 * \(2^{\wedge} 9\) \\
\hline & LDI & *AR1++(1), R1 & ; load eprom mem. width \\
\hline & LDI & sub_w, AR3 & \begin{tabular}{l}
; full-word size subroutine \\
; address \(\rightarrow\) AR3
\end{tabular} \\
\hline & LSH & 26,R1 & ; test bit 5 of mem. width word \\
\hline & BN & loado & ; if '1' start PGM loading \\
\hline & & & ; (32 bits width) \\
\hline
\end{tabular}



12-pin emulator connector, dimensions
12-pin header, MPSD 12-39 to 12-40

\section*{A}

A-law
compression 11-56
expansion 11-57
A/D converter interface \(\quad 12-19\) to 12-22
A/D input/output system 12-32 to 12-35
abbreviations 10-14 to 10-15
ABSF and STF instructions
(parallel) 10-23 to 10-24
ABSF instruction 10-22
ABSI and STI instructions (parallel) 10-27 to 10-28
ABSI instruction 10-25 to 10-26
absolute value of floating-point instruction 10-22
absolute value of integer instruction 10-25
adaptive filters 11-67
ADC F-23
add floating-point instruction 10-32
3-operand instruction 10-33
add integer instruction 10-37
3-operand instruction 10-38
add integer with carry instruction 10-29
3-operand instruction 10-30
ADDC instruction 10-29
ADDC3 instruction 10-30 to 10-31
ADDF instruction 10-32
ADDF3 and MPYF3 instructions
(parallel) 10-119 to 10-121
ADDF3 and STF instructions
(parallel) 10-35 to 10-36
ADDF3 instruction 10-33 to 10-34
ADDI instruction 10-37ADDI3 and MPYI3 instructions(parallel) 10-130 to 10-132
ADDI3 and STI instructions
(parallel) 10-40 to 10-41
ADDI3 instruction 10-38 to 10-39
addition example ..... 11-39
address space segmentation ..... 12-11
addressing 5-1 to 5-34
bit-reversed 5-29 to 5-30
FFT algorithms 5-29 to 5-30
circular 5-24 to 5-28
algorithm 5-26
buffer 5-24 to 5-28operation 5-27
modes
conditional branch 2-16, 5-23
general ..... 5-19 to 5-20
groups ..... 5-19 to 5-23
long-immediate 2-16
parallel 2-16, 5-21 to 5-22
three-operand 2-16, 5-20 to 5-21
types 5-2 to 5-18
direct ..... 5-4
indirect 5-5 to 5-16
long-immediate ..... 5-17
PC-relative 5-17 to 5-18
register ..... 5-3
short-immediate 5-16 to 5-17
used in addressing modes 5-2 to 5-18
ADTV ..... F-20
advanced interface design ..... 12-1
algorithm partitioning ..... D-4
analog interface circuit (AIC) 12-32 to 12-35
analog interface peripherals and applications
F-1 to F-24dedicated speech synthesis \(F-11\) to \(F-13\)digital electronics for consumers F -20 to F-24
analog interface peripherals and applications (continued)
modem F-17 to F-19
multimedia F-2 to F-4
multimedia-related devices F-4
system design considerations F-2 to F-3
servo control/disk drive F-14 to F-16
telecommunications F-5 to F-10
AND instruction 10-42
AND3 and STI instructions
(parallel) 10-45 to 10-46
AND3 instruction 10-43 to 10-44
ANDing of the ready signals \(\quad 12-10\)
ANDN instruction 10-47
ANDN3 instruction 10-48 to 10-49
application-oriented operations 11-53 to 11-130
adaptive filiters 11-67
companding 11-53 to 11-57
fast Fourier transforms (FFT) 11-73 to 11-125
FIR filters \(11-58\) to 11-60
IIR filters 11-60 to 11-66
lattice filters 11-125 to 11-131
matrix-vector multiplication 11-70 to 11-73
applications, general listing \(1-10\)
architecture 2-2
block diagram 2-3
introduction 2-2
overview 2-1
arithmetic
logic unit (ALU) 2-6
operations 11-23 to 11-52
bit manipulation 11-23 to 11-24
bit-reversed addressing 11-25 to 11-26
block moves 11-25
extended-precision arithmetic 11-38 to 11-41
floating-point format conversion 11-42 to 11-52
integer and floating-point division 11-26 to 11-33
square root 11-34
arithmetic shift instruction 10-50
3-operand instruction 10-52
ASH instruction 10-50 to 10-51
ASH3 and STI instructions
(parallel) 10-54 to 10-55
ASH3 instruction 10-52 to 10-53
assembler syntax expression, example 10-19
assembler syntax, optional \(10-16\) to \(10-18\)
assembler/linker B-2
assembly language
condition codes and flags \(10-10\) to 10-13
individual instructions 10-14 to 10-210
example \(10-19\) to 10-21
general information 10-14 to 10-18
optional assembler syntaxes 10-16 to 10-18
symbols and abbreviations 10-14 to 10-15
instruction set 10-2 to 10-9
illegal instructions 10-9
interlocked operations instructions 10-6
load-and-store instructions 10-2
low-power control instructions 10-5
parallel operations instructions \(10-7\) to 10-8
program control instructions 10-5
three-operand instructions 10-4
two-operand instructions 10-3
assembly language instructions 10-1 to 10-18
ABSF and STF instructions (parallel)
10-23 to 10-24
ABSF instruction 10-22
ABSI and STI instructions (parallel)
10-27 to 10-28
ABSI instruction 10-25 to 10-26
absolute value of floating-point 10-22
absolute value of integer \(10-25\) to 10-26
add floating-point 10-32
3-operand instruction 10-33 to 10-34
add integer 10-37
3-operand instruction 10-38 to 10-39
add integer with carry 10-29
3-operand instruction 10-30 to 10-31
ADDC instruction 10-29
ADDC3 instruction 10-30 to 10-31
ADDF instruction 10-32
ADDF3 and MPYF3 instructions (parallel)
10-119 to 10-121
ADDF3 and STF instructions (parallel) 10-35 to 10-36
ADDF3 instruction 10-33 to 10-34
ADDI instruction 10-37
ADDI3 and MPYI3 instructions (parallel)
10-130 to 10-132
ADDI3 and STI instructions (parallel)
10-40 to 10-41
ADDI3 instruction 10-38 to 10-39
AND instruction 10-42
AND3 and STI instructions (parallel) 10-45 to 10-46
AND3 instruction \(10-43\) to 10-44
assembly language instructions (continued)
ANDN instruction 10-47
ANDN3 instruction 10-48 to 10-49
arithmetic shift \(10-50\) to 10-51
3-operand instruction 10-52 to 10-53
ASH instruction 10-50 to 10-51
ASH3 and STI instructions (parallel)
10-54 to 10-55
ASH3 instruction 10-52 to 10-53
Bcond instruction 10-56 to 10-57
BcondD instruction 10-58 to 10-59
bitwise exclusive-OR 10-206
3-operand instruction 10-207 to 10-208
bitwise logical-AND 10-42
3-operand instruction 10-43 to 10-44
bitwise logical-AND with complement 10-47
3-operand instruction 10-48 to 10-49
bitwise logical-complement 10-148
bitwise logical-OR 10-151
3-operand instruction 10-152 to 10-153
BR instruction 10-60
branch conditionally (delayed) 10-58 to 10-59
branch conditionally (standard) 10-56 to 10-57
branch unconditionally (delayed) 10-61
branch unconditionally (standard) 10-60
BRD instruction 10-61
CALL instruction 10-62
call subroutine 10-62
call subroutine conditionally \(10-63\) to 10-64
CALLcond instruction 10-63 to 10-64
categories
illegal 10-9
interlocked operation 10-6
load and store 10-2
low-power control 10-5
parallel operation 10-7 to 10-8
program control 10-5
three-operand 10-4
two-operand 10-3
CMPF instruction 10-65
CMPF3 instruction 10-66 to 10-67
CMPI instruction 10-68
CMPI3 instruction 10-69 to 10-70
compare floating-point 10-65
3-operand instruction 10-66 to 10-67
compare integer 10-68
3-operand instruction 10-69 to 10-70
condition codes 10-10 to 10-13
condition for execution 10-10 to 10-13
DBcond instruction 10-71 to 10-72
assembly language instructions (continued)
DBcondD instruction 10-73 to 10-74
decrement and branch conditionally
delayed 10-73 to 10-74
standard 10-71 to 10-72
example instruction 10-19 to 10-21
FIX and STI instructions (parallel) 10-77 to 10-78
FIX instruction 10-75 to 10-76
FLOAT and STF instructions (parallel) \(10-80\) to 10-81
FLOAT instruction 10-79
floating-point-to-integer conversion 10-75 to 10-76
IACK instruction 10-82
IDLE instruction 10-83
idle until interrupt 10-83
IDLE2 instruction 10-84 to 10-85
individual instructions 10-14 to 10-210
integer to floating-point conversion 10-79
interrupt acknowledge 10-82
LDE instruction 10-86
LDF and LDF instructions (parallel) 10-91 to 10-92
LDF and STF instructions (parallel) 10-93 to 10-94
LDF instruction 10-87
LDFcond instruction 10-88 to 10-89
LDFI instruction 10-90
LDI and LDI instructions (parallel) 10-100 to 10-101
LDI and STI instructions (parallel) 10-102 to 10-103
LDI instruction 10-95 to 10-96
LDIcond instruction 10-97 to 10-98
LDII instruction 10-99
LDM instruction 10-104
LDP instruction 10-105
load data page pointer 10-105
load floating-point 10-87 interlocked 10-90
load floating-point conditionally \(10-88\) to 10-89
load floating-point exponent 10-86
load floating-point mantissa 10-104
load integer 10-95 to 10-96 interlocked 10-99
load integer conditionally 10-97 to 10-98
logical shift 10-107 to 10-108 3-operand instruction 10-109 to 10-111
LOPOWER instruction 10-106
assembly language instructions (continued) low-power idle 10-84 to 10-85 LSH instruction 10-107 to 10-108
LSH3 and STI instructions (parallel) 10-112 to 10-114
LSH3 instruction 10-109 to 10-111
MAXSPEED instruction 10-115
MPYF instruction 10-116
MPYF3 and ADDF3 instructions (parallel)
10-119 to 10-121
MPYF3 and STF instructions (parallel) 10-122 to 10-123
MPYF3 and SUBF3 instructions (parallel) 10-124 to 10-126
MPYF3 instruction 10-117 to 10-118
MPYI instruction 10-127
MPYI3 and ADDI3 instructions (parallel)
10-130 to 10-132
MPYI3 and STI instructions (parallel) 10-133 to 10-134
MPYI3 and SUBI3 instructions (parallel) 10-135 to 10-137
MPY|3 instruction 10-128 to 10-129
multiply floating-point 10-116
3-operand instruction 10-117 to 10-118
multiply integer 3-operand instruction 10-128 to 10-129
multiply integer instruction 10-127
negative floating-point 10-139
negative integer 10-142
negative integer with borrow 10-138
NEGB instruction 10-138
NEGF and STF instructions (parallel) 10-140 to 10-141
NEGF instruction 10-139
NEGI and STI instructions (parallel) 10-143 to 10-144
NEGI instruction 10-142
no operation 10-145
NOP instruction 10-145
NORM instruction 10-146 to 10-147
normalize 10-146 to 10-147
NOT and STI instructions (parallel)
10-149 to 10-150
NOT instruction 10-148
OR instruction 10-151
OR3 and STI instructions (parallel) 10-154 to 10-155
OR3 instruction 10-152 to 10-153
assembly language instructions (continued) parallel ABSF and STF instructions 10-23 to 10-24
parallel ABSI and STI instructions 10-27 to 10-28
parallel ADDF3 and MPYF3 instructions 10-119 to 10-121
parallel ADDF3 and STF instructions 10-35 to 10-36
parallel ADDI3 and MPYI3 instructions 10-130 to 10-132
parallel ADDI3 and STI instructions 10-40 to 10-41
parallel AND3 and STI instructions 10-45 to 10-46
parallel ASH3 and STI instructions 10-54 to 10-55
parallel FIX and STI instructions \(\quad 10-77\) to 10-78
parallel FLOAT and STF instructions 10-80 to 10-81
parallel instructions advantages 11-132
parallel LDF and LDF instructions 10-91 to 10-92
parallel LDF and STF instructions 10-93 to 10-94
parallel LDI and LDI instructions 10-100 to 10-101
parallel LDI and STI instructions 10-102 to 10-103
parallel LSH3 and STI instructions 10-112 to 10-114
parallel MPYF3 and ADDF3 instructions 10-119 to 10-121
parallel MPYF3 and STF instructions 10-122 to 10-123
parallel MPYF3 and SUBF3 instructions 10-124 to 10-126
parallel MPYI3 and ADDI3 instructions 10-130 to 10-132
parallel MPYI3 and STI instructions 10-133 to 10-134
parallel MPYI3 and SUBI3 instructions 10-135 to 10-137
parallel NEGF and STF instructions 10-140 to 10-141
parallel NEGI and STI instructions 10-143 to 10-144
parallel NOT and STI instructions 10-149 to 10-150
assembly language instructions (continued)
parallel OR3 and STI
instructions 10-154 to 10-155
parallel STF and ABSF instructions 10-23 to 10-24
parallel STF and ADDF3 instructions 10-35 to 10-36
parallel STF and FLOAT instructions 10-80 to 10-81
parallel STF and LDF instructions 10-93 to 10-94
parallel STF and MPYF3 instructions 10-122 to 10-123
parallel STF and NEGF instructions 10-140 to 10-141
parallel STF and STF instructions 10-176 to 10-177, 10-180 to 10-181
parallel STF and SUBF3 instructions 10-190 to 10-191
parallel STI and ABSI instructions 10-27 to 10-28
parallel STI and ADDI3 instructions 10-40 to 10-41
parallel STI and AND3 instructions 10-45 to 10-46
parallel STI and ASH3 instructions 10-54 to 10-55
parallel STI and FIX instructions 10-77 to 10-78
parallel STI and LDI instructions 10-102 to 10-103
parallel STI and LSH3 instructions 10-112 to 10-114
parallel STI and MPYI3 instructions 10-133 to 10-134
parallel STI and NEGI instructions 10-143 to 10-144
parallel STI and NOT instructions 10-149 to 10-150
parallel STI and OR3 instructions 10-154 to 10-155
parallel STI and SUBI3 instructions 10-195 to 10-196
parallel STI and XOR3 instructions 10-209 to 10-210
parallel SUBF3 and MPYF3 instructions 10-124 to 10-126
parallel SUBF3 and STF instructions 10-190 to 10-191
parallel SUBI3 and MPYI3 instructions 10-135 to 10-137
assembly language instructions (continued)
parallel SUBI3 and STI instructions 10-195 to 10-196
parallel XOR3 and STI instructions 10-209 to 10-210
POP floating-point 10-157
POP integer instruction 10-156
POPF instruction 10-157
PUSH floating-point 10-159
PUSH integer instruction 10-158
PUSHF instruction 10-159
\(\begin{array}{ll}\text { register syntax } & \text { 10-18 }\end{array}\)
repeat block 10-170
repeat single 10-171 to 10-172
restore clock to regular speed 10-115
RETIcond instruction 10-160 to 10-161
return from subroutine conditionally 10-162
RETS cond instruction 10-162
return from interrupt conditionally 10-160 to 10-161
RND instruction 10-163 to 10-164
ROL instruction 10-165
ROLC instruction 10-166 to 10-167
ROR instruction 10-168
RORC instruction 10-169
rotate
left 10-165
left through carry 10-166 to 10-167
right 10-168
right through carry 10-169
round floating-point 10-163 to 10-164
RPTB instruction 10-170
RPTS instruction 10-171 to 10-172
SIGI instruction 10-173
signal, interlocked 10-173
software interrupt 10-200
STF and ABSF instructions (parallel) 10-23 to 10-24
STF and ADDF3 instructions (parallel) 10-35 to 10-36
STF and FLOAT instructions (parallel) 10-80 to 10-81
STF and LDF instructions (parallel) 10-93 to 10-94
STF and MPYF3 instructions (parallel) 10-122 to 10-123
STF and NEGF instructions (parallel) 10-140 to 10-141
STF and STF instructions (parallel) 10-176 to 10-177
assembly language instructions (continued)
STF and SUBF3 instructions (parallel)
10-190 to 10-191
STF instruction 10-174
STFI instruction 10-175
STI and ABSI instructions (parallel) 10-27 to 10-28
STI and ADDI3 instructions (parallel) 10-40 to 10-41
STI and AND3 instructions (parallel) 10-45 to 10-46
STI and ASH3 instructions (parallel) 10-54 to 10-55
STI and FIX instructions (parallel)
10-77 to 10-78
STI and LDI instructions (parallel)
10-102 to 10-103
STi and LSH 3 instructions (paraliel)
10-112 to 10-114
STI and MPYI3 instructions (parallel) 10-133 to 10-134
STI and NEGI instructions (parallel) 10-143 to 10-144
STI and NOT instructions (parallel) 10-149 to 10-150
STI and OR3 instructions (parallel) 10-154 to 10-155
STI and STI instructions (parallel)
10-180 to 10-181
STI and SUBI3 instructions (parallel)
10-195 to 10-196
STI and XOR3 instructions (parallel)
10-209 to 10-210
STI instruction 10-178
STII instruction 10-179
store floating-point 10-174
store floating-point, interlocked 10-175
store integer 10-178
store integer, interlocked 10-179
SUBB instruction 10-182
SUBB3 instruction 10-183 to 10-184
SUBC instruction 10-185 to 10-186
integer division 11-27 to 11-30
SUBF instruction 10-187
SUBF3 and MPYF3 instructions (parallel) 10-124 to 10-126
SUBF3 and STF instructions (parallel) 10-190 to 10-191
SUBF3 instruction 10-188 to 10-189
SUBI instruction 10-192
assembly language instructions (continued)
SUBI3 and MPYI3 instructions (parallel) 10-135 to 10-137
SUBI3 and STI instructions (parallel) 10-195 to 10-196
SUBI3 instruction 10-193 to 10-194
SUBRB instruction 10-197
SUBRF instruction 10-198
SUBRI instruction 10-199
subtract floating-point 10-187
3-operand instruction 10-188 to 10-189
subtract integer 10-192
3-operand instruction 10-193 to 10-194
subtract integer conditionally 10-185 to 10-186
subtract integer with borrow 10-182
3-operand instruction 10-183 to 10-184
subtract reverse floating-point 10-198
subtract reverse integer 10-198
subtract reverse integer with borrow 10-197
SWI instruction 10-200
symbols used to define 10-15 to 10-18
syntax options \(10-16\) to 10-18
test bit fields 10-203
3-operand instruction 10-204 to 10-205
trap conditionally 10-201 to 10-202
TRAP cond instruction 10-201 to 10-202
TSTB instruction 10-203
TSTB3 instruction 10-204 to 10-205
XOR instruction 10-206
XOR3 and STI instructions (parallel) 10-209 to 10-210
XOR3 instruction 10-207 to 10-208
auxiliary (AR0-AR7) registers 3-3
auxiliary register ALUs 2-6
auxiliary register arithmetic units (ARAUs) 5-5

\section*{B}
bank switching
external bus 12-13 to 12-18
programmable 7-30 to 7-32
bank switching techniques 12-13 to 12-19
Bcond instruction 10-56 to 10-57
BcondD instruction 10-58 to 10-59
biquad 11-60
bit manipulation 11-23 to 11-24
bit-reversed addressing \(5-29\) to 5-30, 11-25
FFT algorithms 5-29 to 5-30
bitwise exclusive-OR instruction 10-206
3-operand instruction 10-207
bitwise logical-complement instruction 10-148
bitwise logical-AND instruction 10-42
3-operand instruction 10-43
bitwise logical-ANDN instruction 10-47
3-operand instruction 10-48
bitwise logical-OR instruction 10-151
3-operand instruction 10-152
block
moves 11-25
repeat 11-18
repeat modes 6-2 to 6-7
control bits 6-3
nested block repeats 6-7
operation 6-3 to 6-4
RC register value 6-6 to 6-7
restrictions 6-6
RPTB instruction 6-4 to 6-5
RPTS instruction 6-5
repeat registers (RC, RE, RS) 3-11, 6-2
size (BK) register 3-4
block diagram
architectural 2-3
functional 1-5
boot loader 3-26
external memory loading 3-30
interrupt and trap vector mapping 3-33
invoking 3-26
mode selection 3-29
operations 3-26
precautions 3-35
serial-port loading 3-33
boot loader source code G-1 to G-6
BR instruction 10-60
branch conflicts 9-4 to 9-6
branch unconditionally (delayed) instruction 10-58, 10-61
branch unconditionally (standard) instruction 10-56, 10-60
branches 6-8
delayed 6-8 to 6-9, 11-17
BRD instruction 10-61
breakdown of numbers B-9 to B-10
buffered signals 12-43
MPSD 12-42
buffering 12-41
bulletin board service (BBS) B-5 to B-6
bus operation 7-1 to 7-32
external 2-26
internal 2-22
buses
DMA 2-22
program 2-22
busy-waiting example 6-14
byte-wide configured memory 3-31

\section*{C}

C (HLL) routines 11-131 to 11-134
C compiler B-2
'C30, memory maps 2-14
'C30 power dissipation D-1 to D-32
FFT assembly code D-30 to D-32 photo of \(I_{D D}\) for FFT D-29 summary D-28
'C31
memory maps 2-15
interrupt and trap memory maps 3-34
reserved memory locations 2-31
'C3x DSPs 1-2
cache
architecture 3-21 to 3-23
control bits 3-24
cache clear bit (CC) 3-24
cache enable bit (CE) 3-24
cache freeze bit (CF) 3-25
hit 3-23
instruction 2-12
memory 2-11, 3-21
algorithm 3-23 to 3-24
architecture 3-21
instruction 3-21
miss 3-23
segment 3-24
word 3-23
CALL instruction 6-10, 10-62
call subroutine conditionally instruction 10-63
call subroutine instruction 10-62
CALLcond instruction 6-10, 10-63 to 10-64
calls 6-10 to 6-11
carry flag 10-12
cautions \(x\)
C-callable routines 11-131
central processing unit 2-4
block diagram 2-5
registers 2-8
circular addressing 5-24 to 5-28
algorithm 5-26
circular buffer 5-24
FIR filters \(5-28,11-58\)
operation 5-27
clkout 8-21, 8-22
CLKR pins \(8-20\)
CLKX pins 8-19
clock mode
timer interrupt 8-11
timer pulse generator 8-8 to 8-9
clock oscillator circuitry 12-27 to 12-29
clocking of memory accesses \(9-23\) to \(9-30\)
data loads and stores 9-24 to 9-30
program fetches 9-23
CMPF instruction 10-65
CMPF3 instruction 10-66 to 10-67
CMPI instruction 10-68
CMPI3 instruction 10-69 to 10-70
COMBO F-6
companding 11-53 to 11-57
compare floating-point instruction 10-65
3-operand instruction 10-66
compare integer instruction 10-68
3-operand instruction 10-69
compiler B-2
compression
A-law 11-56
U-law 11-54
computed GOTO 11-22
condition codes and flags 10-10 to 10-13
condition flags 10-10 to 10-13
floating-point underflow 10-11
latched floating-point underflow 10-11
latched overflow 10-11
negative 10-11
overflow 10-12
zero 10-11
conditional-branch addressing modes 2-16, 5-23
conditional delayed branches 6-8
compare instructions 6-8
extended-precision registers 6-8
connector
dimensions, mechanical \(\quad 12-43\) to 12-45
12-pin header 12-39
consumer electronics F-20 to F-24
context switching 11-11 to 11-15 context restore for 'С3x 11-14 to 11-16 context save for 'C3x 11-12 to 11-13
control registers, external interface 7-2 to 7-5 expansion bus 7-5 to 7-6
primary bus \(7-3\) to \(7-4\)
conversion
floating-point to integer 4-22 to 4-23
integer to floating-point 4-24
time to frequency domain (FFTs)
11-73 to 11-125
counter
example 6-14
register (timer) 8-3, 8-8
CPU 2-4 to 2-10
block diagram 2-5
general 2-4
interrupt
DMA interaction 6-30
latency 6-30
processing cycle 6-29
interrupt flag register (IF) 3-9
register file 2-7, 3-2 to 3-12
registers 2-7 to 2-10, 3-2 to 3-12
auxiliary (ARO-AR7) 2-8, 3-3
block repeat (RS, RE) 3-11
block size (BK) 2-9, 3-4
CPU/DMA interrupt enable (IE) 3-7
data-page pointer (DP) 2-9, 3-4
extended precision (RO-R7) 2-8, 3-3
I/O flag (IOF) 2-9, 3-10
index (IR1, IRO) 2-9, 3-4
interrupt enable (IE) 2-9, 3-7
interrupt flag (IF) 2-9, 3-9
list of 3-2
program counter (PC) 2-10, 2-22, 3-11
repeat count (RC) 2-10, 3-11, 6-2
repeat end address (RE) 2-10, 3-11, 6-2
repeat start address (RS) 2-10, 3-11, 6-2
reserved bits 3-12
status register (ST) 2-9, 3-4, 10-11
system stack pointer (SP) 2-9, 3-4
transfer, with serial-port transmit polling
8-38 to 8-39

Index-8

\author{
current calculations D-26 to D-27 \\ average D-27 \\ data output D-26 to D-27 \\ processing D-26
}

\section*{D}

D/A converter interface \(\quad 12-23\) to 12-26
D/A input/output system 12-32 to 12-35
DAC F-23
data

\section*{converters F-17}
loads and stores 9-24 to 9-29
operations with parallel stores 9-27 to 9-29
parallel multiplies and adds 9-29
three-operand instructions 9-24 to 9-27
two-operand instructions 9-24
data formats 4-1 to 4-24
floating-point formats 4-4 to 4-9
conversion between formats 4-8 to 4-9
extended-precision 4-6 to 4-7
short 4-4 to 4-5
single-precision 4-6
floating-point to integer conversion 4-22 to 4-23
floating-point addition and subtraction
4-14 to 4-17
floating-point multiplication 4-10 to 4-13
integer formats 4-2
short 4-2
single-precision 4-2 to 4-3
integer to floating-point conversion 4-24
normalization using NORM 4-18 to 4-19
rounding with RND 4-20 to 4-21
unsigned-integer formats 4-3
short 4-3
single-precision 4-3 to 4-4
data-page pointer (DP) register 2-9, 3-4
data-rate timing operation
fixed 8-30
burst mode 8-30
continuous mode 8-30
variable 8-34
burst mode 8-34
continuous mode 8-35
data-receive register 8-24
data-transmit register 8-23, 8-27, 8-30, 8-32
DBcond instruction 10-71 to 10-72
DBcondD instruction 10-73 to 10-74
debugger B-3
decode unit 9-2
decrement and branch conditionally (delayed) instruction 10-73
decrement and branch conditionally (standard) instruction 10-71
delayed branches 6-8 to 6-9, 11-17
advantages 11-132
conditional 6-8
incorrectly placed 6-6
dependencies D-2 to D-3
dequeue (stacks) 5-31, 5-33
development support B-1 to B-10
tools B-2 to B-6
bulletin board service \(B-5\) to \(B-6\)
code generation tools B-2
assembler/linker B-2
C compiler B-2
compiler B-2
linker B-2
digital filter design package B-2
documentation B-5
hotline B-5
literature B-5
seminars B-6
system integration and debug
tools B-3 to B-4
debugger B-3
emulation porting kit (EPK) B-4 to B-5
emulator \(\mathrm{B}-3\)
evaluation module (EVM) B-3
simulator B-3
XDS510 emulator B-3
technical training organization (TTO) workshop B-6
third parties B-4
workshops B-6
device suffixes B-9 to B-10
diagnostic applications \(12-45\) to 12-46
digital audio F-21
digital electronics F-20 to F-24
digital filter design package B-2
dimensions, 12-pin emulator connector
12-43 to 12-45
direct
addressing 5-4
memory access 2-29
disabled interrupts by branch 6-8
displacements 5-5
dissipation, power D-1 to D-32
algorithm partitioning D-4
dependencies D-2 to D-3
FFT assembly code D-30 to D-32
photo of IDD for FFT D-29
power requirements D-2
power supply current requirements D-2
test setup description D-4 to D-5
divide clock by 16 instruction 10-106
division 11-26 to 11-33
floating-point 11-31 to 11-33
DMA
architecture 2-29
block moves 8-43, 11-25
buses 2-22
channel 9-2
channel synchronization 8-54 to 8-56
controller 2-22, 8-43 to 8-64
block diagram 2-29
destination register 8-49 to 8-53
destination/source address register 8-47
general 2-29
initialization reconfiguration 8-57
interrupt 8-56
CPU interaction 6-30
processing cycle 6-29
interrupt-enable register 8-47 to 8-49
maximum transfer rates 8-53
memory transfer 8-49 to 8-53
memory-mapped registers 8-43
programming hints 8-57 to 8-58
setup and use examples 8-58 to 8-64
source register 8-49 to 8-53
synchronization of channels 8-54 to 8-56
timing
expansion bus destination 8-52
on-chip destination 8-50
primary bus destination 8-51
transfer-counter register 8-47
documentation v, vii, B-5
DR pins 8-20
dry pack C-7
dummy fetch 9-4
DX pins 8-19

\section*{E}
electrical characteristics
pinout and pin assignments 13-2 to 13-15
signal descriptions 13-16 to 13-24
signal transition levels 13-29
summary D-28
specifications \(13-25\) to 13-28
emulation porting kit (EPK) B-4 to B-5
emulator B-3
connection to target system 12-41 to 12-43
MPSD mechanical dimensions 12-43 to 12-45
connector, mechanical dimensions 12-43 to 12-45
MPSD connector, 12-pin header 12-39 to 12-40
pod interface 12-40
signal buffering 12-41
emulator cable, signal timing, MPSD
12-40 to 12-41
emulator pod
MPSD timings 12-41
parameters \(12-41\)
evaluation module (EVM) B-3
event counters 8-2
example circuit 12-13 to 12-46
example instruction 10-19 to 10-21
execute unit 9-2
expansion
A-law 11-57
bus. See expansion buses and external buses
U-law 11-55
expansion buses 7-2
functional timing of operations 7-6
I/O cycles \(7-11\) to 7-32
programmable wait states \(7-28\) to 7-29
expansion bus control register 7-5 to 7-6
expansion bus interface 12-19 to 12-26
A/D converter 12-19
D/A converter 12-23
ready generation 12-9 to 12-13 functions 12-11
extended-precision
arithmetic \(11-38\) to 11-41
floating-point format \(4-6\) to 4-7
addition example 11-39
multiplication example 11-40
subtract example 11-39
extended-precision (R7-R0) registers 3-3
external
buses (expansion, primary) 2-26, 7-1
bank switching 12-13 to 12-18
expansion bus interface 12-19 to 12-26
external interrupts 2-26
interlocked instructions 2-26
primary bus interface \(12-4\) to 12-18
ready generation \(12-9\) to 12-13
wait states 12-9 to 12-13
devices 12-3
interfaces 12-2
external bus operation \(2-26,7-1\) to \(7-32\)
external interface control registers 7-2 to 7-5
expansion bus 7-5 to 7-6
primary bus \(7-3\) to \(7-4\)
external interface timing
expansion bus \(7-6\) to 7-27
expansion-bus I/O cycles \(7-11\) to \(7-32\)
primary-bus cycles \(7-6\) to \(7-10\)
programmable bank switching 7-30 to 7-32
programmable wait states 7-28 to 7-29
external interface, control registers 7-2 to 7-5
external interface timing 7-6 to 7-27
expansion bus I/O cycles 7-11 to 7-32
primary bus cycles \(7-6\) to \(7-10\)
external interrupts 6-23
external memory loader header 3-30
external ready generation \(12-10\) to 12-11
external reset signal 6-18

\section*{F}
fast Fourier transforms (FFT) 11-25, 11-73 to 11-125, D-26
fetch unit 9-2
FFT 11-73 to 11-125
FFT algorithms 5-29
bit-reversed addressing 5-29
filters 11-58 to 11-67
adaptive 11-67
FIR 11-58 to 11-60
IIR 11-60 to 11-66
lattice 11-125 to 11-130
LMS algorithm 11-67
FIR filters 5-28, 11-58 to 11-60
circular addressing 5-28,11-58
FIX and STI instructions (parallel) 10-77 to 10-78
FIX instruction 10-75 to 10-76
fixed data-rate timing operation, timing 8-30
burst mode 8-30
continuous mode 8-30
fixed point 1-4
flag
carry 10-12
condition
floating-point underflow 10-11
latched floating-point underflow 10-11
latched overflow 10-11
negative 10-11
overflow 10-12
zero 10-11
FLOAT and STF instructions
(parallel) 10-80 to 10-81
FLOAT instruction 4-24, 10-79
floating point 1-4
addition 4-14 to 4-17 examples 4-16 to 4-18
conversion to integer 4-22 to 4-23
division 11-26, 11-31 to 11-33
format 4-4 to 4-9
conversion 4-8 to 4-9, 11-44 to 11-48, 11-49 to 11-52
extended-precision 4-6 to 4-7
IEEE definition 11-43
short 4-4 to 4-5
single-precision 4-6
TMS320C3x definition 11-42 to 11-44
IEEE to TMS320, 11-42 to 11-52
inverse 11-31 to 11-33
multiplication 4-10 to 4-13
examples 4-12 to 4-14
flowchart 4-11
normalization 4-18 to 4-19
normalized 4-14
operation 4-1 to 4-24
rounding value \(4-20\) to 4-21
square root 11-34
floating point (continued) subtraction 4-14 to 4-17 examples 4-16 to 4-18 TMS320 to IEEE 11-42 to 11-52 underfiow 4-15
floating-point-to-integer conversion instruction 10-75
floating-point underflow condition flag 10-11
frame sync 8-32, 8-33
FSR pins 8-20
FSX pins 8-19
functional block diagram 1-5

\section*{G}
general addressing modes 2-16, 5-19 to 5-20
general-purpose applications 1-4
generation, TMS320C3x DSPs 1-2
global memory 6-12, 6-15
global-control register 8-2
DMA 8-47
register bits \(8-45\) to 8-47
serial port 8-13, 8-15 to 8-18
bits summary 8-15 to 8-18
timer 8-3 to 8-8 register bits summary 8-4 to 8-6
GOTO 11-22

\section*{H}
hardware applications 12-1 to 12-46
expansion bus interface 12-19 to 12-26
A/D converter 12-19 to 12-22
D/A converter 12-23 to 12-27
low-power mode interrupt interface
12-36 to 12-38
primary bus interface 12-4 to 12-18
bank switching techniques 12-13 to 12-19
ready generation 12-9 to 12-13
zero-wait-state to static-RAMs 12-4 to 12-8
serial-port interface 12-32 to 12-35
system configuration options 12-2 to 12-3
categories of interfaces 12-2
typical block diagram 12-3 to 12-4
system control functions \(\quad 12-27\) to 12-31
clock oscillator circuitry 12-27 to 12-29
reset signal generation \(\quad 12-29\) to 12-39
hardware applications (continued) XDS target design considerations 12-39 to 12-46 connections between emulator and target system 12-41 to 12-43
diagnostic applications 12-45 to 12-46
mechanical dimensions for emulator connector 12-43 to 12-45
MPSD emulator cable signal timing 12-40 to 12-41
MPSD emulator connector \(12-39\) to 12-40
hardware control 6-1
hardware reset 11-2
HDTV F-20
header
12-pin 12-39
dimensions
mechanical 12-43 to 12-45
12-pin header 12-39
signal descriptions, 12-pin header 12-39
straight, unshrouded 12-39
hints for assembly coding 11-131 to 11-132
hotline B-5

\section*{I}

I/O flags register (IOF) 3-10
IACK instruction 6-29, 10-82
IDLE instruction 10-83
IDLE2 power management mode 6-36 to 6-37
IDLE2 instruction 10-84 to 10-85, 12-36 to 12-38
IE register bits summary, CPU register file 3-8
IF register bits summary, CPU register file 3-9
I/O flag register (IOF), CPU register file 3-10
IIR filters 11-60 to 11-66
illegal instructions 10-9
index (IRO,IR1) register 3-4
indirect addressing 5-5 to 5-16
ARAUs 5-5
auxiliary register 5-5
parallel addressing mode 5-22
three-operand addressing mode 5-21
with postdisplacement 5-10
with postindex 5-14 to 5-17
with predisplacement 5-8 to 5-10
with preindex 5-12 to 5-14
individual instructions 10-14 to 10-210
example 10-19 to 10-21
symbols and abbreviations \(\quad 10-14\) to 10-15
initialization
DMA 8-57
processor 11-2 to 11-5
input clock 12-27
instruction
cache 3-21
memory
three-operand reads 9-24 to 9-27
two-operand accesses 9-24
opcodes A-1 to A-6
register (IR) 2-22
instruction cache 2-12
instruction set 10-22 to 10-210
categories 10-2
example instruction 10-19 to 10-21
summary
alphabetical 2-17 to 2-21
function listing 10-2 to 10-9
table 2-17 to 2-21
instructions
assembly language \(10-1\) to \(10-18\)
illegal 10-9
interlocked operations 10-6
load-and-store 10-2
low-power control operations 10-5
parallel operations 10-7 to 10-8
program control 10-5
three-operand 10-4
two-operand 10-3
INTO-INT3 signals 3-18, 3-19, 6-24
integer
division 11-26, 11-27 to 11-30
format 4-2
short integer 4-2
signed 4-2
single-precision integer 4-2 unsigned 4-3
integer-to-floating-point conversion 4-24
instruction 10-79
interfaces
expansion bus 2-26, 12-19 to 12-26 A/D converter interface 12-19 to 12-22 D/A converter 12-23 to 12-26
low-power-mode interrupt \(12-36\) to 12-38
interfaces (continued)
primary bus 2-26, 12-4 to 12-18
See also primary bus interface bank switching techniques 12-13 to 12-19 ready generation 12-9 to 12-13 zero-wait-state to static RAMs 12-4 to 12-8
serial port 12-32 to 12-35
system control, clock circuitry \(12-27\) to 12-29
types 12-2
interlocked operations 6-12 to 6-17
busy-waiting loop 6-14
external flag pins (XFO, XF1) 6-12
instructions 6-13
loads and stores 6-12
multiprocessor counter 6-14
interlocked operations instructions 10-6
internal
bus operation 2-22
clock 8-10
internal circuitry current requirement D-5 to D-8
internal bus operations D-6 to D-9
internal operations D-5
quiescent D-5
internal interrupts 6-23
interrupt 6-23 to 6-35
acknowledge instruction 10-82
enable (IE) register 3-7
bits summary 3-8
flag (IF) register 3-9
bits summary 3-9
interrupts 2-26
considerations ('C3x) 6-31 to 6-34
context switching 11-11 to 11-15 context restore for 'C3x 11-14 to 11-16
context save for 'C3x 11-12 to 11-13
control bits 6-26 to 6-27
global control register 6-27
interrupt enable register (IE) 6-26
interrupt flag register (IF) 6-26
status register (ST) 6-26
CPU/DMA interaction 6-30
DMA 8-56
flag register behavior 6-27
latency (CPU) 6-29 to 6-30
prioritization and control
6-25 to 6-26, 6-34 to 6-35, 11-16
processing \(6-27\) to 6-30
interrupts (continued)
serial port 8-29
receive timer 8-29
receiver 8-29
transmit timer 8-29
transmitter 8-29
service routines 11-9
example 11-16
timer 8-2, 8-11
vectors 3-18, 3-19, 6-35
table 6-23 to 6-25
inverse 11-31 to 11-33
inverse lattice filter 11-126
IOF register bits summary, CPU register file 3-11
IOSTRB signal 7-2, 7-6

\section*{K}
key features
'C30 1-6
'C31 1-8

\section*{L}
latched floating-point overflow and underflow condition flags 10-11
lattice filters 11-125 to 11-130
LDE instruction 10-86
LDF and LDF instructions (parallel) 10-91 to 10-92
LDF and STF instructions (paralle) 10-93 to 10-94
LDF instruction 10-87
LDF cond instruction 10-88 to 10-89
LDFI instruction 10-90
LDI and LDI instructions (parallel) 10-100 to 10-101
LDI and STI instructions (parallel)
10-102 to 10-103
LDI instruction 10-95 to 10-96
LDIcond instruction 10-97 to 10-98
LDII instruction 10-99
LDM instruction 10-104
LDP instruction 10-105
linker B-2
literature v to viii \(\mathrm{B}-5\)
LMS algorithm filters 11-67
load data page pointer instruction 10-105
load floating-point conditional instruction 10-88
load floating-point exponent instruction 10-86
load floating-point mantissa instruction 10-104
load floating-point interlocked instruction 10-87
load integer conditionally instruction 10-97
load integer instruction 10-95
load integer, interlocked instruction 10-99
load-and-store instructions 10-2
loader mode selection 3-30
logical operations 11-23 to 11-34
bit manipulation 11-23 to 11-24
bit-reversed addressing 11-25 to 11-26
block moves 11-25
extended-precision arithmetic 11-38 to 11-41
floating-point format conversion 11-42 to 11-52
integer and floating-point division
11-26 to 11-33
square root 11-34
logical shift instruction 10-107
3-operand instruction 10-109
long-immediate addressing 2-16, 5-17
looping 11-18 to 11-21
block repeat 11-18 to 11-20
single-instruction repeat 11-20 to 11-26
LOPOWER instruction 10-106
LOPOWER mode 6-38
low-power control instructions 10-5
low-power idle instruction 10-84
low-power-mode interrupt interface \(\quad 12-36\) to 12-38
low-power-mode wakeup example
11-133 to 11-134
LRU cache update 3-21
LSH instruction 10-107 to 10-108
LSH3 and STI instructions (parallel)
10-112 to 10-114
LSH3 instruction 10-109 to 10-111

\section*{M}
matrix-vector multiplication 11-70
MAXSPEED instruction 10-115
memory 2-11, 3-13, 3-21
accesses (pipeline) clocking 9-23 to 9-29
addressing modes 2-16
cache 2-11, 3-21, 11-132 See also cache
DMA memory transfer 8-49 to 8-53
memory (continued)
general organization 2-11
global 6-12, 6-15
maps 2-13, 3-13, 3-17
'C30 2-14, 3-15
'C31 2-15, 3-16
microcomputer mode 3-13
microprocessor mode 3-13
pipeline conflicts 9-10 to 9-17
execute only 9-13 to 9-15
hold everything 9-15 to 9-17
program fetch incomplete 9-12
program wait 9-10 to 9-13
resolving 9-21 to 9-22
quick access 11-132
memory addressing
modes 2-16
parallel multiplies and adds 9-29
three-operand instructions 9-24
two-operand instructions 9-24
memory maps
'C30 2-14, 3-15
'C31 2-15, 3-16
memory organization, block diagram 2-12
microcomputer mode 2-13, 3-14, 3-17
microcomputer/boot loader mode 3-17
microprocessor mode 2-13, 3-13, 3-17
modem applications F-17 to F-19
MPSD emulator
buffered transmission signals 12-42
cable signal timing \(\quad 12-40\) to 12-41
connector 12-39 to 12-40
no signal buffering \(12-41\)
MPYF instruction 9-4, 10-116
MPYF3 and ADDF3 instructions (parallel) 10-119 to 10-121
MPYF3 and STF instructions (parallel) 10-122 to 10-123
MPYF3 and SUBF3 instructions (parallel) 10-124 to 10-126
MPYF3 instruction 10-117 to 10-118
MPYI instruction 10-127
MPYI3 and ADDI3 instructions (parallel) 10-130 to 10-132
MPYI3 and STI instructions (parallel)
10-133 to 10-134
MPYI3 and SUBI3 instructions (parallel) 10-135 to 10-137

MPYI3 instruction 10-128 to 10-129
MSTRB signal 7-2, 7-6
multimedia applications F-2 to F-4
multimedia-related devices F-4
system design considerations F-2 to F-3
multiple processors 6-12
multiplication
floating-point 4-10
examples 4-12 to 4-14
flowchart 4-11
matrix-vector 11-70 to 11-73
multiplier 2-6
multiply floating-point instruction 10-116
3-operand instruction 10-117
multiply integer instruction 10-127
3-operand instruction 10-128
multiprocessor support 6-12

\section*{N}
negative condition flag 10-11
negative floating-point instruction 10-139
negative integer instruction 10-142
negative integer with borrow instruction 10-138
NEGB instruction 10-138
NEGF and STF instructions (parallel) 10-140 to 10-141
NEGF instruction 10-139
NEGI and STI instructions (parallel)
10-143 to 10-144
NEGI instruction 10-142
nested block repeats 6-7
no operation instruction 10-145
NOP instruction 10-145
NORM instruction 4-18 to 4-19, 10-146 to 10-147
normalization, floating-point value 4-14, 4-18 to 4-19
normalize instruction 10-146
NOT and STI instructions (parallel) 10-149 to 10-150
NOT instruction 10-148

operations with parallel stores 9-27 to 9-29 optional assembler syntax 10-16 to 10-18
options overview (system configuration) 12-2
OR instruction 10-151
OR3 and STI instructions (parallel) 10-154 to 10-155
OR3 instruction 10-152 to 10-153
ordering information B-7 to B-10
ORing of the ready signals 12-9 to 12-10
output driver circuitry current requirement D-9 to D-17
capacitive load dependence D-16 to D-18
data dependency D-14 to D-16
expansion bus \(\mathrm{D}-13\) to \(\mathrm{D}-14\)
primary bus D-10 to D-12
output value formats 10-10
overflow 4-15, 4-22
overflow condition flag 10-12

\section*{P}
parallel ABSF and STF instructions 10-23 to 10-24
parallel ABSI and STI instructions 10-27 to 10-28
parallel ADDF3 and MPYF3 instructions
10-119 to 10-121
parallel ADDF3 and STF instructions
10-35 to 10-36
parallel ADDI3 and MPYI3 instructions
10-130 to 10-132
parallel ADDI3 and STI instructions 10-40 to 10-41
parallel addressing modes 2-16, 5-21 to 5-22
parallel AND3 and STI instructions \(10-45\) to 10-46
parallel ASH3 and STI instructions \(10-54\) to 10-55
parallel bus 12-19
See also expansion bus interface
parallel FIX and STI instructions 10-77 to 10-78
parallel FLOAT and STF instructions 10-80 to 10-81
parallel instruction set summary 2-23 to 2-24
parallel instructions advantages 11-132
parallel LDF and LDF instructions 10-91 to 10-92
parallel LDF and STF instructions \(10-93\) to 10-94
parallel LDI and LDI instructions \(10-100\) to 10-101
parallel LDI and STI instructions 10-102 to 10-103
parallel LSH3 and STI instructions
10-112 to 10-114
parallel MPYF3 and ADDF3 instructions 10-119 to 10-121
parallel MPYF3 and STF instructions 10-122 to 10-123
parallel MPYF3 and SUBF3 instructions 10-124 to 10-126
parallel MPYI3 and ADDI3 instructions 10-130 to 10-132
parallel MPYI3 and STI instructions 10-133 to 10-134
parallel MPYI3 and SUBI3 instructions 10-135 to 10-137
parallel multiplies and adds 9-29
parallel NEGF and STF instructions 10-140 to 10-141
parallel NEGI and STI instructions 10-143 to 10-144
parallel NOT and STI instructions 10-149 to 10-150
parallel operations instructions \(10-7\) to 10-8
parallel OR3 and STI instructions 10-154 to 10-155
parallel STF and ABSF instructions 10-23 to 10-24
parallel STF and ADDF3 instructions 10-35 to 10-36
parallel STF and FLOAT instructions 10-80 to 10-81
parallel STF and LDF instructions 10-93 to 10-94
parallel STF and MPYF3 instructions 10-122 to 10-123
parallel STF and NEGF instructions 10-140 to 10-141
parallel STF and STF instructions 10-176 to 10-177
parallel STF and SUBF3 instructions 10-190 to 10-191
parallel STI and ABSI instructions 10-27 to 10-28
parallel STI and ADDI3 instructions 10-40 to 10-41
parallel STI and AND3 instructions 10-45 to 10-46
parallel STI and ASH3 instructions 10-54 to 10-55
parallel STI and FIX instructions \(10-77\) to 10-78
parallel STI and LDI instructions 10-102 to 10-103
parallel STI and LSH3 instructions 10-112 to 10-114
parallel STI and MPYI3 instructions 10-133 to 10-134
parallel STI and NEGI instructions 10-143 to 10-144
parallel STI and NOT instructions
10-149 to 10-150
parallel STI and OR3 instructions 10-154 to 10-155
parallel STI and STI instructions 10-180 to 10-181
parallel STI and SUBI3 instructions 10-195 to 10-196
parallel STI and XOR3 instructions 10-209 to 10-210
parallel SUBF3 and MPYF3 instructions 10-124 to 10-126
parallel SUBF3 and STF instructions 10-190 to 10-191
parallel SUBI3 and MPYI3 instructions 10-135 to 10-137
parallel SUBI3 and STI instructions 10-195 to 10-196
parallel XOR3 and STI instructions 10-209 to 10-210
part numbers B-7 to B-10 breakdown of numbers \(\mathrm{B}-9\) to \(\mathrm{B}-10\) device suffixes \(B-9\) to \(B-10\) prefix designators \(B-8\) to \(B-9\)
part ordering \(\mathrm{B}-1\) to \(\mathrm{B}-10\)
PC-relative addressing 5-17 to 5-18
period register (timer) 8-2, 8-8
peripheral bus 2-27
general architecture 2-27
map 3-20
peripherals on
DMA controller 8-43 to 8-64
serial port 2-28, 8-13 to 8-42
timers 2-28, 8-2
register diagram 2-27
peripheral modules, block diagram 2-27
peripherals 2-27, 8-1 to 8-64
DMA controller 8-43 to 8-64
CPU/DMA interrupt enable register
8-47 to 8-49
destination- and source-address registers 8-47
global-control register 8-47
hints for programming 8-57 to 8-58
initialization/reconfiguration 8-57
interrupts 8-56
memory transfer operation 8-49 to 8-53
programming examples \(8-58\) to 8-64
peripherals, DMA controller (continued) synchronization of DMA channels 8-54 to 8-56 transfer-counter register 8-47
serial ports 8-13 to 8-42
data-transmit register 8-23
data-receive register 8-24
FSR/DR/CLKR port control register 8-20
FSXIDX/CLKX port control register 8-18 to 8-19
functional operation 8-30 to 8-36
global-control register 8-15 to 8-18
initialization/reconfiguration 8-36
interrupt sources 8-29
operation configurations 8-24 to 8-26
receive/transmit timer control register 8-21 to 8-22
receive/transmit timer counter register 8-22
receive/transmit timer period register 8-23
timing 8-26 to 8-29
TMS320C3x interface examples
8-36 to 8-46
timers 8-2 to 8-12
global-control register 8-3 to 8-8
initialization/reconfiguration 8-12 to 8-15
interrupts 8-11
operation modes 8-10 to 8-11
period and counter registers 8-8
pulse generation 8-8 to 8-9
pin
assignments 13-6, 13-7
states at reset 6-19
pinout and pin assignments \(13-2\) to 13-15
PGA 13-2 to 13-7
PQFP
'C30 13-8 to 13-11
'C31 13-12 to 13-15
pipeline
conflicts 9-4 to 9-17
avoiding 11-132
delayed branches 9-6
registers 9-7 to 9-9
standard branches 9-4 to 9-6
memory accesses clocking 9-23 to 9-30
memory conflicts 9-10 to 9-17
execute only 9-13 to 9-15
hold everything 9-15 to 9-17
program fetch incomplete 9-12
program wait 9-10 to 9-13
resolving 9-21 to 9-22
pipeline (continued)
operation 9-1 to 9-30
clocking of memory accesses 9-23 to 9-30
data loads and stores 9-24 to 9-30
program fetches 9-23
branch conflicts 9-4 to 9-6
memory conflicts \(9-10\) to \(9-23\)
register conflicts 9-7 to 9-9
resolving memory conflicts 9-21 to 9-22
resolving register conflicts 9-18 to 9-20
structure 9-2 to 9-3
pod interface, emulator 12-40
POP floating-point instruction 10-157
POP integer instruction 10-156
POPF instruction 10-157
power dissipation D-1 to D-32
algorithm partitioning D-4
characteristics D-2 to D-4
dependencies \(D-2\) to \(D-3\)
FFT assembly code D-30 to D-32
photo of IDD for FFT D-29
power requirements D-2
power supply current requirements D-2
summary D-28
test setup description D-4 to D-5
power supply current requirements D-2
PQFP reflow soldering precautions C-7 to C-8
prefix designators B-8 to B-9
primary bus 7-2
See also external buses
bus cycles 7-6 to 7-10
control register 7-3 to 7-4
functional timing of operations 7-6
programmable bank switching 7-31
programmable wait states 7-28 to 7-29
ready generation, segmentation of address space 12-11
primary bus interface 2-26, 12-4 to 12-18
bank switching techniques 12-13 to 12-19
ready generation \(12-9\) to 12-13
ANDing of the ready signals \(12-10\)
example circuit 12-13 to 12-46
external ready generation \(12-10\) to 12-11
ORing of the ready signals \(12-9\) to 12-10
ready control logic \(12-11\) to 12-12
zero-wait-state to static-RAMs 12-4 to 12-8
processor initialization 11-2 to 11-5
program
buses 2-22
counter (PC) 2-22, 3-11
fetches 9-23
flow 6-1
program control 11-6
computed GOTOs 11-22 to 11-23
delayed branches 11-17
instructions 10-5
interrupt service routines 11-9 to 11-16 context switching 11-11 to 11-16 example 11-16 priority 11-16
repeat modes 11-18 to 11-21 block repeat 11-18 to 11-20 single-instruction repeat 11-20 to 11-26
software stack 11-8 to 11-9
subroutines 11-6 to 11-8
program fetch incomplete \(\quad 9-12\)
program flow control 6-1 to 6-38
calls, traps, and returns 6-10 to 6-11
delayed branches 6-8 to 6-9
interlocked operations 6-12 to 6-17
interrupts 6-23 to 6-35
control bits 6-26 to 6-27
CPU interrupt latency 6-30
CPU/DMA interaction 6-30
prioritization 6-25 to 6-26
prioritization and control 6-34 to 6-36
processing 6-27 to 6-30
TMS320C30 considerations 6-32 to 6-34
TMS320C3x considerations 6-31 to 6-32
vector table 6-23 to 6-25
repeat modes 6-2 to 6-7
nested block repeats 6-7 to 6-23
RC register value after repeat mode
6-6 to 6-7
repeat-mode control bits 6-3
repeat-mode operation 6-3 to 6-4
restrictions 6-6
RPTB instruction 6-4 to 6-5
RPTS instruction 6-5
reset operation 6-18 to 6-22
TMS320LC31 power management
mode \(6-36\) to \(6-38\)
IDLE2 6-36 to 6-37
LOPOWER 6-38
program wait \(9-10\) to 9-13
programmable
bank switching 7-30 to 7-32
wait states 7-28 to 7-29
programming tips 11-131 to 11-134
C-callable routines 11-131
hints for assembly coding 11-131 to 11-132
low-power mode wakeup example 11-133 to 11-134
pulse mode
timer interrupt 8-11
timer pulse generator 8-8 to 8-9
PUSH floating-point instruction 10-159
PUSH integer instruction 10-158
PUSHF instruction 10-159
a
quality \(\mathrm{C}-1\) to \(\mathrm{C}-8\)
queue (stacks) 5-31, 5-33

\section*{R}

RAM. See memory
RC register value 6-6 to 6-7
read unit 9-2
ready control logic 12-11 to 12-12
ready generation \(12-9\) to 12-13
ANDing of the ready signals \(12-10\)
example circuit 12-13 to 12-46
external ready generation \(\quad 12-10\) to 12-11
functions 12-11
ORing of the ready signals \(12-9\) to 12-10
ready control logic 12-11 to 12-12
receive shift register (RSR) 8-24
receive/transmit timer
control register (serial port) 8-21 to 8-22
counter register (serial port) 8-22
period register (serial port) 8-23
reflow soldering precautions \(\mathrm{C}-7\) to \(\mathrm{C}-8\)
register addressing 5-3
register conflicts 9-7 to 9-9
register file, CPU 2-7
registers
auxiliary (AR7-ARO) 3-3
block size (BK) 2-9, 3-4, 5-24
buses 2-22
```

registers (continued)
conflicts (resolving) 9-18 to 9-20
counter (timer) 8-8
CPU interrupt flag (IF) 3-9
CPU/DMA interrupt-enable (IE) 3-7,
8-47 to 8-49
data-page pointer (DP) 3-4
destination, extended-precision registers
(R0-R7) 6-8
destination register (R7-R0)
condition flags 10-20
DMA
destination and source address 8-47
global-control register 8-47
transfer-counter register 8-47
extended precision (R0-R7) 2-8, 3-3
FSR/DR/CLKR serial port control 8-20
FSX/DX/CLKX serial port control 8-18
functional groups 9-7
I/O flag (IOF) 2-9, 3-10
index (IRO, IR1) 2-9, 3-4
interrupt enable (IE) 2-9
interrupt flag (IF) 2-9, 6-33
maximum use 11-132
memory-mapped peripheral 3-20
period (timer) 8-8
program counter (PC) 2-10, 2-22, 3-11
receive/transmit timer control 8-21
repeat
count (RC) 2-10
count address (RC) 6-2
end address (RE) 2-10, 6-2
start address (RS) 2-10, 6-2
repeat mode operation 6-3 to 6-4
reserved bits 3-12
serial port 8-13 to 8-42
serial port global-control 8-15 to 8-18
bits summary 8-15 to 8-18
status (ST) 3-4
status register (ST) 2-9, 10-11
system stack pointer (SP) 2-9, 3-4, 5-31
timer global-control 8-3
reliability C-1 to C-8
stress testing C-2 to C-6
repeat
count register (RC) 3-11, 6-2
end address register (RE) 3-11, 6-2
mode 6-2 to 6-7, 11-18 to 11-21
block repeat 11-18 to 11-20

```
repeat, mode (continued) control bits 6-3
maximum number of repeats 6-3
nested block repeats 6-7
operation 6-3 to 6-4
RC register value 6-6 to 6-7
restrictions 6-6
RPTB instruction 6-4 to 6-5
RPTS instruction 6-5
single-instruction repeat 11-20 to 11-26
start address register (RS) 3-11, 6-2
repeat block instruction 10-170
reserved area, unpredictable results 2-13
reserved memory locations
TMS320C31, 2-31
reset 3-17
operation \(6-18\) to \(6-22\)
pin states 6-19
vectors 3-18, 3-19, 6-35
RESET signal, generation 12-29 to 12-31
resolving register conflicts 9-18 to 9-20
restore clock to regular speed instruction 10-115
RETIcond instruction 6-10, 10-160 to 10-161
RETScond instruction 6-10, 10-162
return from interrupt conditionally instruction 10-160
return from subroutine \(\mathbf{6 - 1 0}\)
return from subroutine conditionally instruction 10-162
returns 6-10 to 6-11
RINTO, RINT1 signals \(3-18,3-19,6-24\)
RND instruction 10-163 to 10-164
ROL instruction 10-165
ROLC instruction 10-166 to 10-167
ROM. See memory
ROR instruction 10-168
RORC instruction 10-169
rotate left instruction 10-165
rotate left through carry instruction 10-166
rotate right instruction 10-168
rotate right through carry instruction 10-169
round floating-point instruction 10-163
rounding of floating-point value 4-20 to 4-21
RPTB instruction 6-4 to 6-5, 10-170
RPTS instruction 6-5,10-171 to 10-172

\section*{S}
scan paths, TBC emulation connections for 'C3x 12-46
segment start address (SSA) 3-21
segmentation of address space 12-11
semaphores 6-15
seminars B-6
serial port \(8-13\) to \(8-42\)
clock 8-13, 8-27
timer 8-37
timing 8-26 to 8-29
clock configurations 8-24 to 8-26
continuous transmit and receive mode 8-28
CPU transfer with transmit polling 8-38 to 8-39
data-receive register 8-24
data-transmit register 8-23
fixed date-rate timing 8-30
burst mode 8-30
continuous mode 8-30
frame sync 8-32, 8-33
functional operation 8-30 to 8-36
global-control register 8-13, 8-15 to 8-18 bits summary 8-15 to 8-18
handshake mode \(8-16,8-28\) to 8-30, 8-37, 8-38 direct connect 8-29
initialization reconfiguration \(8-36\) to 8-42
interface 12-32 to 12-35
handshake mode example 8-37 to 8-38
serial A/C interface example 8-40
serial AVD and DIA interface example 8-40 to 8-46
interrupt sources 8-29
receive timer 8-29
receiver 8-29
transmit timer 8-29
transmitter 8-29
operation configurations 8-24 to 8-26
port control register
FSR/DR/CLKR 8-20
FSR/DR/CLKR bits summary 8-20
FSX/DX/CLKX 8-18 to 8-19
FSX/DX/CLKX bits summary 8-19
receive/transmit timer
control register 8-21 to 8-22
counter register 8-22
period register 8-23
registers 8-13, 8-42
timing 8-26 to 8-29
serial-port loading 3-33
servo control/disk drive applications F-14 to F-16
servo control-related devices F-16
short-immediate addressing 5-16 to 5-17
SIGI instruction 10-173
signal
descriptions 13-16 to 13-24
'С30 13-16 to 13-21
'C31 13-22 to 13-29
transition levels 13-29
TTL-level inputs 13-29 to 13-30
TTL-level outputs 13-29
signal buffering for emulator connections 12-41
signal descriptions 13-1, 13-16 to 13-24
pinout and pin assignments \(13-2\) to 13-15
signal, interlocked instruction 10-173
signals
12-pin header 12-39
buffered 12-39, 12-43
buffering for emulator connections
12-41 to 12-43
no buffering 12-41
timing \(\quad 12-40\) to 12-41
signed-precision, unsigned integer format 4-3
simulator B-3
single-instruction repeat 11-20 to 11-21
single-precision
floating-point format 4-6
integer format 4-2
16-bit-wide configured memory 3-32
software applications 11-1 to 11-34
application-oriented operations 11-53 to 11-67
adaptive filters 11-67
companding 11-53 to 11-57
fast Fourier transforms (FFT)
11-73 to 11-125
FIR filters \(\quad 11-58\) to 11-60
IIR filters 11-60 to 11-66
lattice filters 11-125 to 11-131
matrix-vector multiplication 11-70 to 11-73
logical and arithmetic operations 11-23 to 11-34
bit manipulation 11-23 to 11-24
bit-reversed addressing 11-25 to 11-26
block moves 11-25
extended-precision arithmetic 11-38 to 11-41
floating-point format conversion
11-42 to 11-53
software applications, logical and arithmetic
operations (continued)
integer and floating-point division 11-26 to 11-33
square root 11-34
processor initialization 11-2
program control 11-6 to 11-22
computed GOTOs 11-22 to 11-23
delayed branches 11-17
interrupt service routines 11-9 to 11-16
repeat modes 11-18 to 11-21
software stack 11-8 to 11-9
subroutines 11-6 to 11-8
programming tips 11-131 to 11-134
C-callable routines 11-131
hints for assembly coding 11-131 to 11-132
low-power-mode wakeup example
11-133 to 11-134
software control 6-1
software development tools B-2 to B-6 bulletin board service (BBS) B-5 to B-6
code generation tools B-2
assembler/linker B-2
C compiler B-2
compiler B-2
linker B-2
digital filter design package B-2
documentation B-5
hotline B-5
literature B-5
seminars B-6
system integration and debug tools B-3 to B-4
debugger B-3
emulation porting kit (EPK) B-4 to B-5
emulator B-3
evaluation module (EVM) B-3
simulator B-3
XDS510 emulator B-3
technical training organization (TTO) workshop B-6
third parties B-4
workshops B-6
software interrupt instruction 10-200
software stack 11-8 to 11-9
soldering precautions C-7 to C-8
speech
encoding F-3
memories F-12
synthesis applications F-11 to F-13
square root 11-34
stack, software 11-8 to 11-9
pointer (SP) register 3-4, 5-31, 11-8 to 11-9
stack management 5-31 to 5-34
stack queues 5-33
stacks 5-32 to 5-33
growth 5-32
implementation of high-to-low 5-32
implementation of low-to-high 5-33
standard branches 6-8
status register (ST) 3-4, 10-11
bits summary 3-6
CPU register file 3-5
global interrupt enable (GIE) bit
'C30 interrupt considerations 6-32
'C3x interrupt considerations 6-31
STF and ABSF instructions (parallel) 10-23 to 10-24
STF and ADDF3 instructions (parallel) 10-35 to 10-36
STF and FLOAT instructions (parallel) 10-80 to 10-81
STF and LDF instructions (parallel) 10-93 to 10-94
STF and MPYF3 instructions (parallel)
10-122 to 10-123
STF and NEGF instructions (parallel) 10-140 to 10-141
STF and STF instructions (parallel) 10-176 to 10-177

STF and SUBF3 instructions (parallel) 10-190 to 10-191
STF instruction 10-174
STFI instruction 10-175
STI and ABSI instructions (parallel) 10-27 to 10-28
STI and ADDI3 instructions (parallel)
10-40 to 10-41
STI and AND3 instructions (parallel) 10-45 to 10-46
STI and ASH3 instructions (parallel) 10-54 to 10-55
STI and FIX instructions (parallel) 10-77 to 10-78
STI and LDI instructions (parallel) 10-102 to 10-103
STI and LSH3 instructions (parallel) 10-112 to 10-114

STI and MPYI3 instructions (parallel) 10-133 to 10-134
STI and NEGI instructions (parallel) 10-143 to 10-144
STI and NOT instructions (parallel) 10-149 to 10-150
STI and OR3 instructions (parallel) 10-154 to 10-155
STI and STI instructions (parallel) 10-180 to 10-181
STI and SUBI3 instructions (parallel) 10-195 to 10-196
STI and XOR3 instructions (parallel) 10-209 to 10-210
STI instruction 10-178
STII instruction 10-179
store floating-point instruction 10-174
store floating-point, interlocked instruction 10-175
store integer instruction 10-178
store integer, interlocked instruction 10-179
STRB signal 7-2, 7-6
stress testing C-2 to C-6
style (manual) viii
SUBB instruction 10-182
SUBB3 instruction 10-183 to 10-184
SUBC instruction 10-185 to 10-186
SUBF instruction 10-187
SUBF3 and MPYF3 instructions (parallel) 10-124 to 10-126
SUBF3 and STF instructions (parallel) 10-190 to 10-191
SUBF3 instruction 10-188 to 10-189
SUBI instruction 10-192
SUBI3 and MPYI3 instructions (parallel) 10-135 to 10-137
SUBI3 and STI instructions (parallel) 10-195 to 10-196
SUBI3 instruction 10-193 to 10-194
SUBRB instruction 10-197
SUBRF instruction 10-198
SUBRI instruction 10-199
subroutines computed GOTO 11-22
context switching 11-11 to 11-15 context restore for 'C3x 11-14 to 11-16 context save for 'C3x 11-12 to 11-13
subroutines (continued)
interrupt priority 11-16 to 11-18
program control 11-6 to 11-8
runtime select 11-20 to 11-21
subtract example 11-39
subtract floating-point instruction 10-187
3-operand instruction 10-188
subtract integer conditionally instruction 10-185
subtract integer instruction 10-192
3-operand instruction 10-193
subtract integer with borrow instruction 10-182
3-operand instruction 10-183
subtract reverse floating-point instruction 10-198
subtract reverse integer instruction 10-199
subtract reverse integer with borrow instruction 10-197
supply current calculations D-26 to D-27
average D-27
data output D-26 to D-27
experimental results D-27
processing D-26
SWI instruction 10-200
symbols (used in manual) viii
symbols and abbreviations 10-14 to 10-15
synchronize two processors example 6-17
syntaxes, assembler 10-16 to 10-18
system
control functions \(12-27\) to 12-31
clock oscillator circuitry 12-27 to 12-29 reset signal generation \(12-29\) to 12-31
integration 2-32
system configuration
categories of interfaces 12-2
options overview 12-2 to 12-3
typical system block diagram 12-3 to 12-4
system management \(5-31\) to 5-34
system stack pointer 5-31

target, system, connection \(12-39\) to 12-46
target cable 12-39,12-43
target system, connection to emulator
\(12-41\) to 12-43
technical assistance \(x\)
technical training organization (TTO) workshop B-6
telecommunications applications F-5 to F-10
telecommunications-related devices F-7
test bit fields instruction 10-203
3-operand instruction 10-204
test bus controller 12-45
test load circuit 13-28
test setup description D-4 to D-5
third parties B-4
32-bit-wide configured memory 3-32
three-operand addressing modes 2-16, 5-20 to 5-21
three-operand instructions 10-4
timer 2-28
control register 8-11
receive/transmit 8-21 to 8-22
counter register 8-8 receive/transmit 8-22
global-control register 8-3 to 8-8 bits summary 8-4 to 8-6
I/O port configurations \(8-10\)
initialization/reconfiguration 8-12 to 8-15
interrupts 8-11
operation modes 8-10 to 8-11
output generation examples 8-9
period register 8-2, 8-8
receive/transmit 8-23
pulse generation 8-8 to 8-9
registers 8-42
timing figure 8-7
timers 8-2 to 8-12
counter 8-2
timing
external interface 7-6 to 7-27 expansion bus I/O cycles \(7-11\) to \(7-32\) primary bus cycles 7-6 to 7-10
parameters 13-30 to 13-67
changing the XF pin from an input to an output 13-44
changing the XF pin from an output to an input 13-43
data rate timing modes 13-55 to 13-60
general-purpose I/O timing 13-63 to 13-65 peripheral pin I/O modes \(13-63\) to 13-65 peripheral pin I/O timing \(13-63\)
interrupt acknowledge timing 13-54
interrupt response timing 13-52 to 13-53

\section*{timing, parameters (continued)}
loading when the XF pin is configured as an output 13-42
memory read/write timing \(13-32\) to 13-37
reset timing 13-45 to 13-50
\(\overline{\text { SHZ }}\) pin timing 13-51
timer pin timing 13-66 to 13-67
X2/CLKIN, H1, and H3 13-30 to 13-31
XFO and XF1 timing when executing LDFI or LDII 13-38 to 13-39
XFO and XF1 timing when executing SIGI 13-41
XFO and XF1 timing when executing STFI or STII 13-40

TINTO, TINT1 signals 3-18, 3-19, 6-24
TLC32046, F-3
TLC32070, F-16
TMS320
DSP evolution 1-3
family, general description 1-2
TMS320C30
FFT assembly code D-30 to D-32 memory maps 2-14
photo of IDD for FFT D-29
power dissipation D-1 to D-32
summary D-28
TMS320C30 and TMS320C31 differences 2-30
data/program bus differences 2-30
development considerations 2-31
effects on the IF and IE interrupt registers 2-31
reserved memory locations 2-30
serial-port differences 2-30
user program/data ROM 2-31
TMS320C31
interrupt and trap memory maps 3-34
memory maps 2-15
reserved memory locations 2-31
TMS320C3x block diagram
architectural 2-3
functional 1-5
TMS320C3x DSPs 1-1 to 1-2
TMS320C3x family, general description 1-2
TMS320C3x interfaces 12-1
TMS320C3x
serial-port interface examples \(8-36\) to \(8-42\)

TMS320LC31 power management
modes 6-36 to 6-38
IDLE2 6-36 to 6-37
LOPOWER 6-38
total supply current calculation D-18 to D-25
average current D-22
average current versus peak current D-22
combining D-18 to D-19
dependencies \(D-19\) to \(D-20\)
design equation D-21 to D-22
peak current D-22
thermal management considerations
D-23 to D-25
trap conditionally instruction 10-201
trap vectors 3-18, 3-19
TRAP cond instruction 6-10, 10-201 to 10-202
traps \(3-17, \mathrm{c}-10\) to \(6=11\)
interrupt considerations
'C30 6-32 to 6-34
'C3x 6-31
TSTB instruction 10-203
TSTB3 instruction 10-204 to 10-205
two-operand instructions 10-3

\section*{U}

U-law compression 11-54
U-law expansion 11-55
underflow 4-14
unsigned-integer format 4-3
short 4-3
single-precision 4-3
user state management 5-31

\section*{v}
variable data-rate timing operation 8-34
burst mode 8-34
continuous mode 8-35
vectors
interrupts 3-17, 6-35
reset 3-17, 6-35
trap 3-17
video signal processing F-21
voice synthesizers F-11

\section*{W \\ wait states \\ external bus 12-9 to 12-13 \\ programmable 7-28 to 7-29 \\ zero 12-4 to 12-8 \\ workshops B-6 \\ X}

XDS, target design considerations 12-39 to 12-46 connections between emulator and target system 12-41 to 12-43 designing MPSD emulator connector 12-39 to 12-40
diagnostic applications \(12-45\) to 12-46

XDS, target design considerations (continued) mechanical dimensions of emulator connector 12-43 to 12-45
MPSD emulator cable signal timing 12-40 to 12-41
XDS510 emulator B-3
XFO, XF1 signals 2-26
XINTO, XINT1 signals 3-18, 3-19, 6-24
XOR instruction 10-206
XOR3 and STI instructions (parallel)
10-209 to 10-210
XOR3 instruction 10-207 to 10-208

Z
zero condition flag 10-11
zero-logic interconnect of 'C3x 6-16
zero-overhead looping 6-2
zero-wait-states \(12-4\) to 12-8

\section*{TI Worldwide Sales Offices}

ALABAMA: Huntsville: 4970 Corporate Drive, NW Suite 125H, Huntsville, AL 35805-6230, (205) 430-0114.

ARIZONA: Phoenix: 2525 E. Camelback, Suite 500, Phoenix, AZ 85016, (602) 224-7800. CALIFORNIA: Irvine: 1920 Main Street, Suite 900, Irvine, CA 92714, (714) 660-1200; San Diego: 5625 Ruffin Road, Suite 100, San Diego, CA 92123, (619) 278-9600;
San Jose: 2825 North First Street, Sulte 200, San Jose, CA 95134, (408) 894-9000; Woodland Hils: 21550 Oxnard Street, Sulte 700, Woodland Hills, CA 91367, (818) 704-8100.
COLORADO: Aurora: 1400 S. Potomac Street, Suite 101, Aurora, CO 80012, (303) 368-8000. CONNECTICUT: Wallingford: 1062 Barnes Industrial Park Road, Suite 303, Wallingford, CT 06492, (203) 265-3807.
FLORIDA: Orlando: 370 S. North Lake Boulevard, Sulte 1008, Altamonte Springs, FL 32701,
(407) 260-2116;

Fort Lauderdaie: Hillsboro Center, Suite 110, 600 W. Hillsboro Boulevard, Deerfield Beach, FL 33441, (305) 425-7820; Tampa: 4803 George Road, Suite 390, Tampa, FL 33634-6234, (813) 882-0017.

GEORGIA: Atlanta: 5515 Spalding Drive, inótioss, GA 30032-2560, (101) 662-7967. ILLINOIS: Arlington Heights: 515 West Algonquin, Arlington Heights, IL 60005, (708) 640-2925.

INDIANA: Indlanapolis: 550 Congressional Drive, Suite 100, Carmel, IN 46032, (317) 573-6400; Fort Wayne: 103 Airport North Office Park, Fort Wayne, IN 46825, (219) 489-3860.
KANSAS: Kansas Clty: 7300 College Boulevard, Lighton Plaza, Suite 150, Overland Park, KS 66210, (913) 451-4511.
MARYLAND: Columbia: 8815 Centre Park Drive, Suite 100, Columbia, MD 21045, (410) 964-2003.
MASSACHUSETTS: Boston: Bay Colony Corporate Center, 950 Winter Street, Sulte 2800, Waltham, MA 02154, (617) 895-9100.
MICHIGAN: Detrolt: 33737 W. 12 Mile Road, Farmington Hills, MI 48331, (313) 553-1500.
MINNESOTA: MInneapolis: 11000 W. 78th Street,
Suite 100, Eden Prairie, MN 55344,

\section*{(612) 828-9300.}

NEW JERSEY: Edison: 399 Thornall Street, Edison, NJ 08837-2236, (908) 906-0033.
NEW MEXICO: Albuquerque: 3916 Juan Tabo Place NE, Sulte 22, Albuquerque, NM 87111, (505) 345-2555.

NEW YORK: East Syracuse: 5015 Campuswood Drive, East Syracuse, NY 13057, (315) 463-9291; Poughkeepsle: 300 'Westage Business Center, Suite 250, Fishkill, NY 12524, (914) 897-2900; Long lsland: 48 South Service Road, Suite 100, Melville, NY 11747, (516) 454-6601;
Rochester: 2851 Clover Street, Pittsford, NY 14534, (716) 385-6700.
NORTH CAROLINA: Charlotte: 8 Woodlawn
Green, Sulte 100, Charlotte, NC 28217,
(704) 522-5487; Raleigh: Highwoods Tower 1, 3200 Beach Leaf Court, Suite 206,
Raleigh, NC 27604, (919) 876-2725.
OHIO: Cleveland: 23775 Commerce Park Road,
Beachwood, OH 44122-5875, (216) 765-7528;
Dayton: 4035 Colonel Glenn 'Highway, Suite 310,
Beavercreek, OH 45431-1601, (513) 427-6200.

OREGON: Portland: 6700 S.W. 105th Street, Sulte 110, Beaverton, OR 97005, (503) 643-6758. PENNSYLVANIA: Phlladelphia: 600 W. Germantown Pike, Suite 200, Plymouth Meeting, PA 19462, (215) 825-9500.
PUERTO RICO: Hato Rey: 615 Mercantil Plaza Building, Suite 505, Hato Key, PR 00919,
(809) 753-8700.

TEXAS: Austin: 12501 Research Boulevard, Austin, TX 78759, (512) 250-6769;
Dallas: 7839 Churchill Way, Dallas, TX 75251, (214) 917-1264; Houston: 9301 Southwest Freeway, Commerce Park, Suite 360,
Freeway, Commerce Park, Suite 360,
Houston, TX 77074, (713) 778-6592;
Houston, TX 77074, (713) 778-6592;
Midland: FM 1788 \& 1 -20, Midland, TX
79711-0448, (915) 561-7137.
UTAH: Salt Lake CIty: 2180 South 1300 East, Suite 335, Salt Lake City, UT 54106,
(801) 466-8973.

WISCONSIN: Milwaukee: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001.
CANADA: Ottawa: 303 Moodie Drive, Sulte 1200, Mallorn Centre, Nepean, Ontario, Canada
KZH 9R4, (613) 726-3201; Toronto: 280 Centre
Street East, Richmond Hiil, Ontario, Canada
L4C 1B1, (416) 884-9181; Montreal: 9460 Trans Canada Highway, St. Laurent, Quebec, Canada H4S 1R7, (514) 335-8392.
MEXICO: Texas Instruments de Mexico S.A. de C.V., Xola 613, Modulo 1-2, Colina del Valle, 03100 Mexico, D.F., 5-639-9740.

\section*{AUSTRALIA (\& NEW ZEALAND): Texas}

Instruments Australia Ltd., 6-10 Talavera Road, North Ryde (Sydney), New South Wales, Australia 2113, 2-878-9000; 14th Floor, 380 Street, Kilda Road, Melbourne, Victoria, Australia 3000, 3-696-1211.
BELGIUM: Texas Instruments Belgium S.A./N.V., Avenue Jules Bordetiaan 11, 1140 Brussels, Belgium, (02) 2423080.
BRAZIL: Texas Instrumentos Electronicos do Brasil Ltda., Av. Eng. Luiz Carlos Berrini, 1461, 11 andar, 04571-903, Sao Paulo, SP, Brazil,
11-535-5133.
DENMARK: Texas instruments ASS, Borupvang 2D, 2750 Ballerup, Denmark, (44) 687400.
FINLAND: Texas Instruments OY, Tekniikantie 12, 02150 Espoo, Finland, (0) 43542033.
FRANCE: Texas Instruments France, 8-10 Avenue Morane-Saulnier, B.P. 67, 78141 VelizyVillacoublay Cedex, France, (1) 30701001. GERMANY: Texas Instruments Deutschland GmbH., Haggertystraße 1, 85356 Freising, Germany; (08161) 80-0; Kirchhorster Straße 2, 30659 Hannover, Germany, (0511) 9049 60; Maybachstraße II, 73760 Ostfildern, Germany, (0711) 34030.

HONG KONG: Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Centre, 7 Canton Road, Kowloon, Hong Kong, 737-0338.
HUNGARY: Texas Instruments Representation, Budaörsi u.50, 3rd floor, 1112 Budapest, Hungary, (1) 2698310.
INDIA: Texas Instruments India Private Ltd., AL-Aabeeb, 150/1 Infantry Road, Bangalore 560 001, India, (91-80) 226-9007.
IRELAND: Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland,

\section*{(01) 4755233.}

ITALY: Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Perseo-Via Paracelso 12, 20041 Agrate Brianza (Mi), Italy, (039) 63 221; Via Castello della Magliana, 38, 00148 Roma, Italy (06) 6572651.

JAPAN: Texas Instruments Japan Ltd., Aoyama Full Building 3-6-12 Kita-Aoyama Minato-ku, Tokyo, Japan 107, 03-498-12111; MS Shibaura Building 9F, 4-13-23 Shibaura, Minato-ku, Tokyo, Japan 108, 03-769-8700; Nissho-Iwal Building 5F, 2-5-8 Imabashi, Chuou-ku, Osaka, Japan 541, 06-204-1881; Dai-ni Toyota Building Nishi-kan \(7 F\), 4-10-27 Meiéki, Nakamura-ku, Nagoya, Japan 450, 052-583-8691; Kanazawa Oyama-cho Daiichi Seimel Building 6F, 3-10 Oyama-cho,
Kanazawa-shi, Ishikawa, Japan 920,
0762-23-5471; Matsumoto Showa Building 6F, 1-2-11 Fukashi, Matsumoto-shi, Nagano, Japan 390, 0263-33-1060; Dalichi Olympic Tachikawa Building 6F, 1-25-12, Akebono-cho, Tachikawa-shi, Tokyo, Japan 190, 0425-27-6760; Yokohama Business Park East Tower 10F, 134 Goudo-cho, Hodogaya-ku, Yokohama-shi, Kanagawa, Japan 240, 045-338-1220; Nihon Seimel Kyoto Yasaka Building 5F, 843-2, Higashi Shiokohli-cho,
Higashi-iru, Nishinotoh-in, Shiokohil-dori,
Shimogyo-ku, Kyoto, Japan 600, 075-341-7713;
Sumitomo Seimei Kumagaya Building 8F, 2-44 Yayol, Kumagaya-shi, Saitama, Japan 360,
0485-22-2440; 4262, Aza Takao, Oaza Kawasaki, Hili-Machi, Hayami-Gun, Oita, Japan 879-15, 0977-73-1557.
KOREA: Texas Instruments Korea Ltd., 28th Floor, Trade Tower, 159-1, Samsung-Dong, Kangnam-ku Seoul, Korea, 2-551-2800.
MALAYSIA: Texas Instruments, Malaysia, SDN. BHD., Lot 36.1 \#Box 93, Menara Maybank, 100 Jalan Tun Perak, 50050 Kuala Lumpur, Malaysia, 50-3-230-6001.
NORWAY: Texas Instruments Norge AS, P.B. 106, Brin Sveien 3, 0513 Oslo 5, Norway,
(02) 2647570.

PEOPLE'S REPUBLIC OF CHINA: Texas Instruments China Inc., Beiling Representative Office, 7-05 CITIC Building, 19 Jianguomenwal Dajle, Beiling, China, 500-2255, Ext. 3750.
PHILIPPINES: Texas Instruments Asia Ltd.,
Philippines Branch, 14th Floor, Ba-Lepanto Building, 8747 Paseo de Roxas, 1226 Makati, Metro Manila, Philippines, 2-817-6031.
PORTUGAL: Texas Instruments Equipamento
Electronico (Portugal) LDA., Eng. Frederico Ulricho,
2650 Moreira Da Maia, 4470 Maia, Portugal
(2) 9481003.

SINGAPORE (\& INDONESIA, THAILAND): Texas Instruments Singapore (PTE) Ltd.,
990 Bendemeer Road, Singapore' 1233,
(65) 390-7100.

SPAIN: Texas Instruments España S.A.,
c/Gobelas 43, 28023, Madrid, Spain, (1) 37280 51; Parc Technologic Del Valles, 08290 Cerdanyola, Barcelona, Spain, (3) 3179180.
SWEDEN: Texas Instruments International Trade Corporation (Sverigefilialen), Box 30, 164 93, Isafjordsgatan 7, Kista, Sweden, (08) 7525800.
SWITZERLAND: Texas instruments Switzerland
AG, Riedstrasse 6, CH-8953 Dietikon, Switzerland, (01) 7442811.

TAIWAN: Texas Instruments Talwan Limited,
Taipei Branch, 23th Floor, Sec. 2, Tun Hua S.
Road, Taipei 106, Taiwan, Republic of China, (2) 378-6800.

UNITED KINGDOM: Texas Instruments Ltd., Manton Lane, Bedford, England, MK41 7PA,' (0234) 270111.```


[^0]:    * Disp = an 8-bit integer displacement carried in a program control instruction

[^1]:    $\dagger$ The seven condition flags (ST bits 6-0) are defined in Section 10.2 on page 10-10.

[^2]:    † Reserved on TMS320C31

[^3]:    $\dagger$ Present only on TMS320C30

[^4]:    † Present only on TMS320C30

[^5]:    $\dagger$ Reserved on the TMS320C31

[^6]:    f Two- and three-operand versions

[^7]:    $\dagger \sim=$ logical complement (not-true condition)

