

# **PC-430**

# Very High Speed ISA A/D-DSP Coprocessor Board

# **FEATURES**

NEW Now with LabVIEW<sup>®</sup> VI's

- Choice of 12, 14, or 16-bit A/D resolution
- Up to 8 Mb dual-ported RAM .

Up to 10 MHz A/D sample rate

- Analog pretrigger ring buffer •
- 8k x 32 expansion RAM •
- Programmable interrupt to PC/AT host
- 2-16 Channel simultaneous sampling eliminates phase skew
- On-board 320C30 40 MHz digital signal processor
- On-board DSP library FFT's, filters, matrix math, floating point, etc.
- Fast, simple, powerful command executive. No local programming required.
- Windows<sup>®</sup> compatible

Advanced performance from the PC-430's on-board Digital Signal Processor (DSP) offers a broad range of high-speed waveform analysis and recording applications. The PC-430 will acquire up to sixteen analog input channels, digitize and store them in local memory while DSP math processing and data transfer are done concurrently. The system is intended for preprocessing "seamless" A/D data streams to mass storage.


The PC-430 is ideal for non-stop, continuous Fast Fourier Transform (FFT) processing, communications receiver signal collection to disk, or simultaneous graphics display of spectral data. Application areas include signal recovery from noisy channels, harmonic distortion analyzers, and vibration/ resonance filtering systems. For use with ultrasonic, sonar, or



acoustic signals, the interrupt-driven, simultaneous block transfers of data ensure no information loss. Other uses include high-speed mapping and imaging, satellite channels, astrophysics, seismology, biomedical signals, array processing, control systems, simulators, engine analyzers, aerodynamics, and vehicle systems.

Several different "pluggable" analog options offer up to 16 input channels in single-ended or differential configurations, multiple input ranges, sampling rates to 10 MHz, 12/14/16-bit A/D resolutions, and various simultaneous sampling configurations (1 A/D per channel) up to 16 channels. The simultaneous feature is intended for parallel sampling applications that cannot tolerate phase skew introduced by the A/D system.

A/D triggering uses a programmable timer-counter section which controls the interval between A/D conversions and the interval between multi-sample A/D scans. The number of samples can be counted for repeating array sampling. The timer-counter uses an on-board crystal oscillator or an



#### Figure 1, Functional Block Diagram

DATEL, Inc., Mansfield, MA 02048 (USA) • Tel: (508)339-3000, (800)233-2765 Fax: (508)339-6356 • Email: sales@datel.com • Internet: www.datel.com



external timebase for precision phase-tracking. The digital output of the A/D passes directly to a first-in, first-out (FIFO) memory. The FIFO acts to decouple the precision timing of the A/D section with the block transfers governed by the DSP. Additional internal DSP timers are also used.

A/D FIFO data may be sent to dual port random access memory (DPR) shared with the host PC/AT bus. The DPR is organized as 128k by 32 bits up to 2M x 32. Typically, a swapped dual buffer method is used so that samples are not lost during other processing. Local hardware registers control all A/D, FIFO, and trigger activity.

Single cycle fetch and execution, parallel instructions, zerooverhead of looping instructions, software variable wait states, block repeat and a 64-word internal instruction cache memory are some of the advanced high speed features of the Texas Instrument 320C30 DSP. The DSP uses 32-bit local data paths for very high speed. Data passed to the host PC/AT bus uses 32-to-16 bit transceivers to the DPR. Simultaneous access attempts to the DPR by both the PC/AT host and the DSP are resolved by high speed arbitration logic. The DSP also has a separate 8k by 32-bit local expansion memory for the stack or temporary data. The architecture of the DSP allows simultaneous processing of two tables from two sections of memory.

The PC-430 appears as both I/O and memory addresses to the host PC/AT. At power up, the PC-430 is disconnected from host memory and must be enabled through the I/O registers. The DPR may be addressed up to 16 Mb.

After loading in the Executive from disk to the DPR, the DSP is transitioned from reset to run using an I/O control bit. The board may be reset at any time using this technique. The comprehensive Executive software package offers fast A/D sample collection and DSP math without writing any local programs. A simple, powerful, high speed command list is used to access the local DSP library.

## Host PC to PC-430 Interface

The DPR can be accessed from the PC through two userselectable methods, both of which map the DPR into the PC's memory. The first method locates a movable 1 MB window of DPR into the PC's extended memory above the 1 MB address. The host PC must have at least 1 MB of free extended memory below the PC's 16 MB address. Since the host PC memory is usually contiguous, this means the PC cannot have more than 15 MB of memory using this first method. Also, the CPU must be in protected mode to access this PC-430 extended memory. PC-430 software uses XMS drivers for this purpose.

The second method is new to the enhanced PC-430. This method maps a 64 kB DPR relocatable window into the PC's memory anywhere below the 16 MB address. Usually in this "paged" mode, the 64 kB block will be located below 1 MB where the CPU can access it in real mode. DPR blocks longer than 64 kB are accessed by a sliding window technique controlled by an I/O mapped paging register. Either access method works with DOS or Windows and both have speed and software trade-offs.

#### **Memory Organization**

At power up, the entire PC-430 DSP memory is empty (there is no local non-volatile memory). All executable code is downloaded from the host PC disk into the PC-430's Dual Port RAM (DPR). Typically, this download is from a TI COFF object

file. The host PC does not require any extended memory to be installed for the PC-430 but any existing PC extended memory may be used to collect PC-430 data blocks.

#### PC-430 SOFTWARE

The following are some methods to control the PC-430:

- Use the PC-430 DATEL Executive software
- Modify the Executive by adding your own code.
- Develop your application from scratch using the TI compiler.
- PC-430LV "bridge" drivers to National Instruments LabVIEW.

#### PC-430EXEC - Executive, Commander, and Scheduler

DATEL's Executive software offers an easy way to control the PC-430 which retains the full power of the DSP. The Executive consists of two portions - a host side menu-driven user interface (the Commander) and a local downloaded DSP executable code (the Scheduler). The Commander is provided either in an MS-DOS graphics version or compatible to Microsoft Windows. When the Commander is invoked, it performs a DPR memory test, loads the scheduler into the DPR and waits for user-directed control of the PC-430.

The Executive can perform three tasks simultaneously at high speed without losing data:

- Fast "seamless" non-stop A/D data collection to local DSP memory.
- Concurrent DSP math processing of data blocks.
- Simultaneous upload of processed data blocks to the PC host.

The Commander is primarily a high speed data acquisition recorder plus user interface. The PC-430 generated data can be sent to host PC memory or disk. The saved disk files can then be displayed and processed by any graphics system such as a spreadsheet which accepts binary or floating point files. Commander operation may be batched to interleave external functions between data saves.

The scheduler is a binary COFF file (SKED.OUT) which consists of local DSP boot code, vectors, local interrupt service routines (ISR's), the full DSP library, software control/status blocks and the Application Function Block (AFB) processor.




Figure 2. Local DSP Map



# FUNCTIONAL SPECIFICATIONS

(Typical at +25 °C, dynamic conditions, gain = 1, unless noted)

ANALOG INPUTS	PC-430B	PC-430D	PC-430E	PC-430F
Number of Channels	4	1	16SE/8D [Note 8]	2 Simultaneous
	(single A/D)	(single A/D)	(single A/D)	(two A/D's)
Input Configuration		<b>.</b>		a <b>-</b>
(non-isolated) [Note 19]	Single Ended	Differential	SE or Diff.	Single Ended
Full Scale Input Ranges	0 to +10 V	±5 V	0 to +10 V	0 to +10 V
(user-selectable) (gain = 1) $[N_{1} + 2 + 2]$	±10 V ±5 V		±10 V ±5 V	±5 V
[Notes 1 & 16] Input Overvoltage	±0 V		V C±	
(no damage, power on)	±15 V	±15 V	±15 V	±15 V
Overvoltage Recovery	10 0	10 1	10 1	10 0
Time, maximum	2 µs	2 µs	2 µs	2 µs
Common Mode Voltage	F -			
Range, maximum	—	±1 V	±10 V	—
Input Impedance [Notes 6 &10]	10 MΩ	2 ΚΩ	100 MΩ	1 KΩ
SAMPLE/HOLD				
Acquisition Time	750 ns	50 ns	750 ns	165 ns
Aperture Delay	20 ns	10 ns	20 ns	20 ns
Aperture Delay Uncertainty	±100 ps	±7 ps	±40 ps	±40 ps
A/D CONVERTER			L	
Resolution	14 bits	12 bits	12 bits	12 bits
Conversion Period	1.6 µs	200 ns	500 ns	400 ns [Note 12]
SYSTEM DC CHARACTERISTIC	<b>S</b> [Note 7]		I	
Integral Non-linearity				
(LSB of FSR)	±1.5	±2	±1	±1
Differential Non-linearity				
(LSB of FSR)	±1	±1	±0.75	±1
Full Scale Temperature	.0.2	.0.1	.0.1	.0.1
Coefficient (LSB per °C)	±0.3	±0.1	±0.1	±0.1
Zero or Offset Temperature Coefficient				
(LSB per °C)	±0.3	±0.3	±0.1	±0.1
· · · · · ·		±0.0	±0.1	±0.1
SYSTEM DYNAMIC PERFORMANCE [Note 2]				
Throughput to FIFO				
(single channel, gain = 1)	500 kHz	5 MHz	2 MHz	2 MHz
Throughput to FIFO	222 1415	[Nists 45]	500 kHz	2 MHz/chan.
(multiple channels, gain = 1)	330 kHz	[Note 15]	[Note 4]	(2 chans.)
Total Harmonic Distortion [Note 3]	–75 dB	–68 dB	-72 dB	–70 dB
	-75 00			

The PC-430J in short-cycled addressing is recommended in place of the PC-430A. Model PC-430E can substitute for the PC-430C.

ANALOG INPUTS	
Programmable Gains Common Mode Rejection	See Note 1
(DC - 60 Hz) Addressing Modes	<ul> <li>-80 dB (g = 100) (430E)</li> <li>1. Single channel</li> <li>2. Simultaneous sampling</li> <li>3. Sequential with autosequenced addressing</li> <li>4. Random addressing by host software</li> </ul>

Please read all notes carefully.

A/D CONVERTER		
Output Coding	Positive-true, right justified, straight bin. (unipolar) or right- justified 2's complement (bipolar) with sign extension thru bit 15	
Trigger Sources (Software selectable)	<ol> <li>Local Pacer frame clock</li> <li>External TTL frame clock</li> <li>Analog threshold comp.</li> </ol>	
A/D Sample Clock (software selectable)	<ol> <li>Internal programmable 82C54 timer</li> <li>Ext. TTL input, active low</li> </ol>	



# FUNCTIONAL SPECIFICATIONS

(Typical at +25°C, dynamic conditions, gain = 1, unless noted)

ANALOG INPUTS	PC-430G	PC-430H	PC-430J	PC-430K
Number of Channels	2 Simultaneous (two A/D's)	1 (single A/D)	8 Simultaneous A/D's [Note 8]	2 Simultaneous (two A/D's)
Input Configuration (non-isolated) [Note 19] Full Scale Input Ranges (user-selectable) (gain = 1) [Notes 1 & 16] Input Overvoltage	Single Ended ±5 V or 0 to +10 V (separate models)	Differential ±5 V	Single Ended ±5 V, ±10 V [Note 13]	Limited Differential 0 to +10 V, ±5 V (separate models)
(no damage, power on) Overvoltage Recovery	±15 V	±15 V	±15 V	±15 V
Time, maximum Common Mode Voltage Range, maximum	2 µs	1 μs ±1 V	3 µs	— ±1 V
Input Impedance [Notes 6 &10]	1 MΩ	2 KΩ	8 K $\Omega$ (bipolar)	1 ΚΩ
SAMPLE/HOLD				
Acquisition Time Aperture Delay Aperture Delay Uncertainty	350 ns [Note 11] 20 ns ±70 ps	35 ns ±10 ns 3 ps rms	400 ns — —	50 ns 10 ns ±7 ps
A/D CONVERTER				
Resolution Conversion Period	14 bits 500 ns [Note 12]	12 bits 100 ns	12 bits 2 µs [Note 12]	12 bits 200 ns [Note 12]
SYSTEM DC CHARACTERISTIC	<b>S</b> [Note 7]			
Integral Non-linearity (LSB of FSR) Differential Non-linearity	±1.5	±1.5	±1	±2
(LSB of FSR) Full Scale Temperature	±1	±1	±1	±1
Coefficient (LSB per °C) Zero or Offset	±0.3	±1	[Note 13]	±0.1
Temperature Coefficient (LSB per °C)	±0.3	±1	[Note 13]	±0.3
SYSTEM DYNAMIC PERFORMANCE [Note 2]				
Throughput to FIFO (single channel, gain = 1) Throughput to FIFO	1 MHz 1 MHz/chan.	10 MHz	400 KHz	5 MHz
(multiple channels, gain = 1) Total Harmonic Distortion	(2 chans.) –80 dB	[Note 15]	250 KHz/chan.** –75 dB	5 MHz/ch.
[Note 3]	-00 UD	–65 dB	-/5 UD	–68 dB

\*\*A 380 KHz per channel option is available on special order.

## NOTES

- Resistor-programmed gain from x1 to x100 is available on 1. PC-430E with increased settling delay at higher gain.
- Total throughput for single A/D modules includes MUX settling time 2. after changing the channel address, S/H acquisition time to rated specifications, A/D conversion, and FIFO transfer. Total throughput is not delayed by host software whenever the FIFO is not full.
- THD test conditions are: 3.

A. Input freq.	500 KHz (430F)	200 KHz (430B,E,G)
	50 KHz (430J,L,M)	1 MHz (430D,K,N,P)
	2 MHz (430H)	
P. Concrator/filt	or THD is 00 dB minimu	m

B. Generator/filter THD is -90 dB minimum.

- C. THD computed by FFT to 5th harmonic. THD = 20  $\left( \log 10 - \frac{(V2^2 + V3^2 + V4^2 + V5^2)^{0.5}}{V^{6}} \right)$ Vin
- D. Inputs are half full scale less 0.5 dB. No channel advance.
- E. A/D sample rate = 500 kHz (430B,E,G), 4 MHz (430D,K),
- 2 MHz (430F), 10 MHz (430H), 250 kHz (430J), 190 kHz (430L,M), 2.5 MHz (430P)
- 4. The rates shown for sequential sampling with single A/D modules are the maximum A/D converter start rates and include MUX sequencing and settling. For example, if four channels of the PCI-430E were scanned, the maximum sample rate on any one channel would be  $2 \mu s \times 4$  channels =  $8 \mu s$  (125 KHz per channel).



# FUNCTIONAL SPECIFICATIONS

(Typical at +25°C, dynamic conditions, gain = 1, unless noted)

ANALOG INPUTS	PC-430L	PC-430M	PC-430N	PC-430P
Number of Channels	16 Simultaneous A/D's [Note 8]	4 Simultaneous A/D's	2 Simultaneous A/D's	4 Simultaneous A/D's
Input Configuration (non-isolated) [Note 19] Full Scale Input Ranges (user-selectable) (gain = 1)	Single Ended ±5 V, ±10 V, (user selectable)	Single Ended ±10 V	Single Ended ±2.5 V	Single Ended ±2.5 V or 0 to +5 V
[Notes 1 & 16] Input Overvoltage (no damage, power on) Overvoltage Recovery	[Note 13] ±15 V	±12 V	±15 V	(user selectable) ±7 V
Time, maximum Common Mode Voltage Range, maximum	_	_	—	_
Input Impedance [Notes 6 &10]	8 KΩ	10 MΩ	10 MΩ or 50 Ω	1000 Ω
SAMPLE/HOLD				
Acquisition Time Aperture Delay Aperture Delay Uncertainty	400 ns — —		35 ns ±10 ns 5 ps	
A/D CONVERTER				
Resolution Conversion Period	12 bits 2 μs [Note 12]	16 bits 5 μs [Note 12]	14 bits 200 ns [Note 12]	14 bits 400 ns [Note 12]
SYSTEM DC CHARACTERISTIC	<b>S</b> [Note 7]			
Integral Non-linearity (LSB of FSR) Differential Non-linearity	±2	±4	±1	±3
(LSB of FSR) Full Scale Temperature	±1	±3	±1	±1.5
Coefficient (LSB per °C) Zero or Offset Temperature Coefficient	[Note 13]	±1	±0.5	±0.5
(LSB per °C)	[Note 13]	±1	±0.5	±0.5
SYSTEM DYNAMIC PERFORMANCE [Note 2]				
Throughput to FIFO (single channel, gain = 1) Throughput to FIFO	400 kHz	200 KHz	5 MHz	3 MHz* min. [Note 9]
(multiple channels, gain = 1)	190 kHz/chan.	200 KHz/chan.	5 MHz/chan.	2.5 MHz/chan.
Total Harmonic Distortion [Note 3]	-75 dB	-83 dB	-75 dB	-75 dB

\* The sample rate to published specifications is 3 MHz. The A/D is functional to 5 MHz. Valid data output per channel is delayed by 4 samples after the start of the sample clock. Please make note of this for products such as the PC-414P, PC-430P, and DVME-614P which use non-continuous A/D sampling. Data output is pipelined meaning that the first four samples per channel should be discarded. For all 4 channels, discard 16 samples. The design is intended for semi-continuous sampling of wideband signals and is less suitable for low speed data acquisition. Approximately 5 dB SFDR improvement can be achieved by directly connecting an external A/D sample clock. Contact DATEL for details.

- For fastest response on the analog comparator trigger, keep the reference voltage near the trip input voltage. To avoid overload recovery delays, do not let the trip input (or any other analog input) exceed ±10V.
- 6. The input impedance of  $10 \text{ M}\Omega$  minimum avoids attenuation errors from external input source resistance. For many applications, an inline coaxial 50  $\Omega$  shunt, inserted adjacent to the front connectors, is recommended to reduce reflections and standing wave errors.
- 7. Allow 20 minutes warmup time to rated specifications for models PC-430B,G,M,N.

8.

- 9. The sample rate to published specifications is 3 MHz. The A/D is functional to 5 MHz. Data output is delayed by 4 sample clocks. Data output is pipelined meaning that the first four samples should be discarded. The design is intended for semi-continuous sampling of wideband signals. Approximately 5 dB SFDR improvement can be achieved by directly connecting an external A/D sample clock. Contact DATEL for details.
- 10. Input impedance is shown with power on. Impedance with power off is 1.5  $\mbox{K}\Omega$  or less.
- 11. PC-430G acquisition time is 350 ns to  $\pm 0.01\%$  of FSR.
- A 25-pin DB-25S connector is used for the PC-430E, J, and L.
- 12. All channels in simultaneous sampling.

DATEL, Inc., Mansfield, MA 02048 (USA) • Tel: (508)339-3000, (800)233-2765 Fax: (508)339-6356 • Email: sales@datel.com • Internet: www.datel.com



(Typical @ +25°C, dynamic conditions, unless noted)



		Ana	alo
TRIGGER CONTROL			
Programmable Timer Counter Type Functions Pacer Sample Counter	<ul><li>82C54 (DSP waits required)</li><li>1. EOC sample counter.</li><li>2. A/D start rate (16 bit divisor)</li><li>3. SSH sample counter (430A)</li><li>3 to 65,535 samples.</li></ul>	Trig (a D/A	all r
Clock Source Internal External Analog Trigger	10 MHz crystal clock TTL input, direct to A/D Uses comparator and on- board D/A channel. [Note 5]	A/D	) F
Pretrigger	Sample down counter is delayed until an external trigger. Pretrigger samples are stored in a ring buffer.	Mei	mc
ISA BUS INTERFACE		Ser	
Architecture	I/O and memory mapped, for IBM-PC/AT, and compatibles.		rig dua
I/O Mapping	Three 16-bit I/O registers. Decodes I/O address lines A9 - A2.	RS	-23
Data Transfer Data Bus	Memory block transfer, real or protected mode. 16 bits	Opo Sto	ra
Number of Interrupts	1 interrupt, software selectable on levels 9, 10,	Huı Alti	
Bus Interrupt Sources	11, or 15. DSP interrupt request to PC.		
LOCAL MICROCOMPUTER		Pov Out	
CPU Type Local Data Bus CPU Clock Speed Local DMA Controller	TI TMS 320C30 32 bits 40 MHz Internal to 320C30 CPU	13.	P( ch ±4
Primary Memory (Dual access to PC/AT)	128k x 32 static RAM, expandable to 2048k x 32	4.4	te
Expansion Memory	total (8 Mb). 8k x 32 static RAM	14.	A\ int
Internal DSP Memory Dual Port Access	Two 1k x 32 Hold mode by control bit or from PC/AT dynamic hold per each access.	15.	M wi ar co
CPU Test Port	Supports TI XDS1000 Extended Development System	16.	In ot se
Local Interrupts to DSP	Int 0-3 from PC host request, A/D FIFO or acquire flags or optional external	17.	М
	interrupt.	18.	Tł
DSP Wait States Digital I/O Port	Software programmable up to 7 waits via DSP register. 24 lines, programmable In or Out, TTL levels, 82C55	19.	A/ op hig va

MISCELLANEOUS	
Analog Input Connectors	Four miniature threaded coaxial, type SMA, mounted on rear slot. DB-25 for PC-430E,J, & L.
Trigger Connector (all models except E, J, & L)	5th SMA for external TTL trigger.
D/A Analog Outputs	2 channels, ±5V or ±10V output ranges, 12 bit resolution, 5µs settling. Ma be used to select analog trigger level.
A/D FIFO Memory	2048 or 8192 A/D samples programmable 16 or 32 bits wide.
Memory Expansion Port	Dual-row header connector for 320C30 memory (unbuffered).
Serial Port and External Trigger/Pacer Clock (dual row header)	Two serial channels, compatible to 320C30 seria ports. Both scan (Trigger) and A/D sample clocks are accepted at connector.
RS-232-C Serial Port	3 header pins. Uses
Operating Temp. Range Storage Temp. Range Humidity	0 to +60°C -25 to +85°C 10% to 90%, non-condensing.
Altitude	0 to 10,000 feet. Forced cooling is recommended.
Power Required Outline Dimensions	+5V DC 3.5 Amps max. 4.5 x 13.2 inches

- PC-430J and L bipolar input is user-selectable ±5 V or ±10 V per channel (default). Total full scale error over temperature range is ±4 LSB maximum. Total zero/offset error over temperature range is ±2 LSB maximum. Monotonicity: no missing codes over temperature range.
- 14. Avoid mixing external triggers which are a close submultiple of the internal A/D start clock to prevent lost samples.
- 15. Models PC-430D and H use a single channel 12-bit A/D converter with ±5 V inputs. An external A/D clock is required above 4 MHz and the 82C54 timer must be bypassed. 10 MHz sampling may continue until the FIFO memory is full.
- 16. Input polarity: Some models are fixed as bipolar only whereas others are user-selectable unipolar or bipolar. Still others require separate model numbers.
- 17. Models F, G, J, K, L, M, N, and P use one A/D converter per channel.
- 18. The customer must use shielded cables to insure EMC compliance.
- 19. A/D-per-channel boards (models F, G, J, K, L, M, N, P) may be operated in "software differential" mode. Two A/D's are applied to the high and low legs of a <u>single</u> differential input channel. The two data values are then algebraically subtracted, either on the fly in real time or after all samples have been stored. Channel capacity in "software differential" is one-half the number of single-ended channels.

This technique offers excellent bandwidth, high common mode rejection and optional mix of single-ended and differential channels.

# **DATEL**

# **Application Function Blocks (AFB)**

The Executive optimizes three competing objectives:

- Easy to use
- Fast
- Powerful (access to a full DSP software library)

A high speed command list is used to achieve these mutually exclusive goals. The AFB is a short list of commands which call local PC-430 DSP library functions previously downloaded by the Commander to the DPR and reside in the scheduler. No local programming is needed.

Similar to a spreadsheet macro or DOS batch file but much faster, the user writes the AFB file with any text editor and the Commander converts it on the PC side to an internal binary form. The Commander then downloads the converted AFB file to the DPR for execution.

The AFB is powerful because of full access to the DSP library and because repeating functions may be looped. These loops in turn may be nested. Loops can run with a loop count or "forever". Unlike a slow ASCII interpreter, the AFB system runs at nearly the full speed of the 320C30 DSP with minimal overhead. Besides the large DSP library, the user may write additional AFB functions in "C" or TI assembly and integrate them with the schedular.

# **AFB Library Functions**

Over 60 functions are included in the Executive AFB library. These are fully described in the PC-430 User's Manual (included with the board). The functions become resident when the scheduler is downloaded. Fully commented source code to these functions is found in the PC-430SRC and PC-430WINS packages. Most functions are written in a mix of high performance "C" and 320C30 Assembly language. Users may modify the functions or add their own functions and rebuild the system.

The functions are grouped in five major categories:

- A/D Scan and Timer/Counter Routines
- DSP Array Math Routines
- Array Conversion Routines
- Single Variable Transcendentals
- Buffer Management

## **FIFO Data Format**

A/D data is delivered as a stream from the FIFO memory. For multichannel inputs, this means that data is multiplexed. For example, for 4-channel inputs, the output channel sequence is  $0, 1, 2, 3, 0, 1, \ldots$  Some applications may need this data demultiplexed by software so that each channel's data is placed in its own separate buffer.

## Table 1. PC-430 I/O Registers

I/O Address	Direction	Function
I/O BASE + 0	Write	PC Command Register
	Read	PC Status Register
I/O BASE + 2	Write	Memory Base Address
	Read	Not Used
I/O BASE + 4	Write	Page Address Register





Figure 3. Array Preprocessing





UM-CMDRSRC Commander software manual (included with Commander).

Pentium is an Intel trademark Windows and MS-DOS are Microsoft trademarks LabVIEW is a National Instruments trademark IBM is a trademark of the IBM Corp.

CE