

**SONY®**

**Semiconductor IC**

**Data Book  
1988**

**A/D, D/A Converters**

1988

A/D, D/A Converters

**SONY**

**SONY®**

**Semiconductor Integrated Circuit Data Book  
1988**

**List of Model Names/  
Index by Usage**

**1**

**Description**

**2**

**A/D, D/A Converters  
Audio**

**3**

**A/D, D/A Converters  
Video**

**4**

**Evaluation Printed  
Circuit Boards**

**5**

**Application Notes**

**6**



# **Semiconductor Integrated Circuit Data Book 1988**

**SONY®**



## PREFACE

This is the 1988 version of the Sony semiconductor IC databook. This book covers all the semiconductor products manufactured and marketed by Sony.

In preparation of this databook, as much characteristic and application data as possible have been collected and added with a view of making this book a convenient reference for users of Sony products. If, however, you are dissatisfied with this book in any way, please write; we welcome suggestions and comments.

The Sony semiconductor IC databook has been edited to include only accurate and reliable data. However, because of technical improvements and other modifications the contents are subject to change without notice.

The circuit examples used in this book are for illustration of typical applications only; we are not responsible for any problems that may occur in the circuitry and patents of any third party if these examples are put in practice.

### **Package abbreviations**

- DIP : Dual Inline Package
- MFP : Mini Flat Package (=Flat DIP)
- QIP : Quad Inline Package (=Flat QUIP)
- PGA : Pin Grid Array
- SRK : Shrink Dual Inline Package
- SIP : Single Inline Package

# Contents

	Page
1. List of Model Names .....	( 6 )
2. Index by Usage .....	( 7 )
3. IC Nomenclature .....	( 9 )
4. Precautions for IC Application .....	( 10 )
A) Absolute maximum ratings	
B) Protection against electrostatic break down	
C) Mounting method	
5. Quality Assurance and Reliability .....	( 16 )
6. Data Sheet .....	( 21 )
1) A/D,D/A Converters .....	( 21 )
2) A/D,D/A Converters .....	( 117 )
3) Evaluation Printed Circuit Boards .....	( 293 )
4) Application Notes .....	( 357 )



# 1. List of Model Names

Type	Page	Type	Page	Type	Page
CX20017	23	CX20133	57	CXA1076K/CXA1176K	212
CX20017 PCB	295	CX20152	71	CXA1096M	232
CX20018/CXA1144S	37	CX20201A-1/-2/-3 CX20202A-1/-2/-3	148	CXA1096P	246
CX20018 PCB	299	CX20206	160	CXA1106P	258
CX20051A	119	CX20220A-1/-2	176	CXA1146	276
CX20052A	130	CX23010 CX23060	89	CXA1156	279
CX20052A PCB-3A/3B	310	CX23060 PCB	324	CXA1236K	282
CX20052A Application Note	359	CX23034	105	CXA1076K } CXA1176K } PCB	340
CX20116/U CXA1066K/UK	139	CXA1008P CXA1009P	190	FCX20220A-1/-2	348
CX20116/U } CXA1066K/UK } PCB	316	CXA1016P/K/UK CXA1056P/K/UK	202	BX-1300	284
CX20116/U CXA1066K/UK CXA1056P/K/UK CXA1016P/K/UK Application Note	366	CXA1016P/K/UK } CXA1056P/K/UK } PCB	331		

## 2. Index by Usage

### 1) A/D, D/A Converters – Audio –

Type	Function	Page
CX20017	Dual 16bit 44kHz Multiplexed D/A Converter	23
CX20018 CXA1144S	Dual 16bit 44kHz Multiplexed A/D Converter	37
CX20133	16bit D/A Converter	57
CX20152	Dual 16bit 88kHz Multiplexed D/A	71
CX23010 CX23060	Dual 10bit 50kHz Multiplexed A/D+D/A	89
CX23034	Digital Filter for CD	105

### 2) A/D, D/A Converters – Video –

Type	Function	Page
CX20051A	10bit 30MHz D/A Converter	119
CX20052A	8bit 20MHz Sub-ranging A/D Converter	130
CX20116/U CXA1066K/UK	8bit 110MHz Flash A/D Converter	139
CX20201A-1/-2/-3 CX20202A-1/-2/-3	10/ 9/ 8bit 160MHz D/A Converter	148
CX20206	8bit 35MHz RGB 3-channel D/A Converter	160
CX20220A-1/-2	10/ 9bit 20MHz Sub-ranging A/D Converter	176
CXA1008P / 1009P	High-speed Sample and Hold Amplifier	190
CXA1016P / K / UK CXA1056P / K / UK	8bit 30/50MHz Flash A/D Converter	202
CXA1076K CXA1176K	8bit 200/300MHz Flash A/D Converter	212
CXA1096M	8bit 20MHz Flash A/D Converter	232
CXA1096P	8bit 20MHz Flash A/D Converter	246
CXA1106P	8bit 35MHz High-speed D/A Converter	258
CXA1146	8bit 160MHz Triple VIDEO DAC	(P) 276
CXA1156	8bit 300MHz Triple VIDEO DAC	(P) 279
CXA1236K	8bit 500MHz Single VIDEO DAC	(P) 282
BX-1300	8bit 20MHz A/D Converter Module	285

(P) : Preliminary

### 3) Evaluation Printed Circuit Boards

Type	Function	Page
CX20017 PCB	CX20017 Evaluation Board	295
CX20018 PCB	CX20018 Evaluation Board	299
CX20052A PCB-3A/3B	8bit 20/15MHz A/D Converter Evaluation Board	310
CX20116/U CXA1066K/UK } PCB	8bit 100MHz A/D Evaluation Board	316
CX23060 PCB	CX23060 Evaluation Board	324
CXA1016P/K/UK CXA1056P/K/UK } PCB	8bit 50MHz/30MHz A/D Evaluation Board	331
CXA1076K PCB CXA1176K PCB	8bit 200/300MHz A/D Evaluation Board	340
FCX20220A-1/2	10bit/9bit 20MHz Sub-ranging A/D Converter Evaluation Board	348

### 4) Application Notes

Type	Function	Page
CX20052A	8bit 20MHz Sub-ranging A/D Converter	359
CX20116/U CXA1066K/UK CXA1056P/K/UK CXA1016P/K/UK	8bit High-speed A/D Converter	366


### 3. IC Nomenclature

#### 1. Nomenclature of IC product name

Currently, both the conventional and new nomenclature systems are mixed in naming IC products.


##### a) Conventional nomenclature system

[Example] CX20011A




##### b) New nomenclature

[Example] CXA1001AP



#### 2. Nomenclature for CCD image product name

[Example] ICX016AK



## 4. Precautions for IC Application

### A) Absolute maximum ratings

The maximum ratings for semiconductor devices are normally specified by "absolute maximum ratings". The values shown in the maximum ratings table must never be exceeded even in a moment.

If the maximum rating is ever exceeded, device deterioration or damage will occur immediately. Then, even if the affected device can operate, the life will be considerably short.

Maximum rating must never be reached for two items at the same time.

### IC maximum ratings

The following maximum ratings are used for ICs.

#### (1) Maximum power supply voltage $V_{CC}$ ( $V_{DD}$ )

The maximum voltage that can be applied between the power supply terminal and ground terminal.

This power supply voltage rating is directly related to the dielectric voltage of transistors in the internal circuit; the transistors may be destroyed if this voltage is exceeded.

#### (2) Allowable power dissipation $P_D$

The maximum power consumption allowed in IC

In the circuit design the absolute maximum ratings must not be exceeded, and it must be designed only after considering the worst situations among the following:

- Fluctuation in source voltage
- Scattering in the electrical characteristics of electrical parts (transistors, resistors, capacitors, etc.)
- Power dissipation in circuit adjustment
- Ambient temperature
- Fluctuation in input signal
- Abnormal pulses

If this allowable power dissipation is exceeded, electrical and thermal damage may result.

This value varies with the amount of IC integration in package types.

#### (3) Operating ambient temperature $T_{opr}$

The temperature range within which IC can operate satisfactorily.

Even if this temperature range is exceeded and some deterioration in operating characteristics is noted, the IC is not always damaged.

For some ICs, the electrical characteristics at  $T_a=25^\circ\text{C}$  are not guaranteed even in this temperature range.

#### (4) Storage temperature $T_{stg}$


The temperature range for storing the IC which is not operating.

This temperature is restricted by the package material, and the intrinsic properties of the semiconductor.

#### (5) Other values

The input voltage  $V_{in}$ , output voltage  $V_{out}$ , input current  $I_{in}$ , output current  $I_{out}$  and other values may be specified in some IC's.

The relationship among these maximum ratings for IC is shown below.



## B) Protection against electrostatic breakdown

There have been problems of electrostatic destruction of electronic devices since the 2nd World War. Their history is closely related to the advancement in the semiconductor devices; that is, with the development of semiconductor technology, new problems in electrostatic destruction have arisen. This situation, perhaps, can be understood by recalling the case of MOS FET.


Today, the problem of electrostatic destruction is again drawing people's attention as we are entering the era of LSI and VLSI. Here are our suggestions for preventing electrostatic destruction in the device fabrication process.

### Factors causing electrostatic generation in manufacture process

A number of dielectric materials are used in manufacture process. Friction of these materials with the substrate can generate static electricity which may destroy the semiconductor device.

Factors that can cause electrostatic destruction in the manufacture process are shown below:

### Causes of electrostatic destruction of semiconductor parts in manufacture process



## Handling precautions for preventing electrostatic destruction

Explained below are procedures that must be taken in fabrication for preventing the electrostatic destruction of semiconductor devices.

The following basic rules must be obeyed.

- ① Equalize potentials of terminals when transporting or storing.
- ② Equalize the potentials of the electric device, work bench, and operator's body that may come in contact with the semiconductor device.
- ③ Prepare an environment that does not generate static electricity.  
One method is keeping relative humidity in the work room about 50%.

## Operator


### 1) Clothes

Do not use nylon, rubber and other materials which easily generate static electricity. For clothes, use cotton, or antistatic-treated materials. Wear gloves during operation.

### 2) Grounding of operator's body

The operator should connect the specified wrist strap to his arm. If wrist strap cannot be used, then the operator should touch the grounding point with his hand, before handling any semiconductor device.

#### example of grounding band




When using a copper wire for grounding, connect a 1M resistance in series near the hand for safety.

## 3) Handling of semiconductor device

Do not touch the lead. Touch the body of semiconductor device when holding. Limit the number of handling times to a minimum. Do not take the device out of the magazine or package box unless it is absolutely necessary.

#### holding of semiconductor device



## Equipment and tools


### 1) Grounding of equipment and tools

Ground the equipments and tools that are to be used. Check insulation beforehand to prevent leakage.

[Check point]

- measuring instrument
- conveyer
- electric deburr brush
- carrier
- solder dipping tank
- lead cutter
- shelves and racks


#### grounding of carrier



## 2) Grounding of work table

Ground the work table as illustrated. Do not put anything which can easily generate static electricity, such as foam styrol, on the work table.


grounding of work table



## 3) Semiconductor device case

Use the metal case, or the antistatic plastic case (lined with conductive sheet or aluminum foil).

plastic case for semiconductor devices



## 4) Insertion of semiconductor device

Insert the semiconductor device in mounting process or on the belt conveyer. The insertion should be done on a conductive sheet, or a wood or metal carrier.

## 5) Operation in energized state

When the substrate is checked while energizing the substrate where the delicate semiconductor device is mounted, be sure to place the substrate on corrugated cardboard, wood, or on a metal carrier.

## 6) Other points of caution

Take note of the kind of the brush material used for removing lead chips. Use metal or antistatic-treated plastic brushes.


## Transporting, storing and packaging methods

### 1) Magazine

Use the metal, or antistatic-treated plastic IC magazines.

The plastic magazines used for shipping ICs are antistatic-treated, and they can be used for storing ICs.


magazine



### 2) Bag

Use a conductive bag for keeping ICs. If use of a vinyl bag is unavoidable, be sure to wrap the IC with aluminum foil.

bag






### 3) Handling of delivery box

The delivery box used for carrying substrates must be made of wood or corrugated cardboard. Do not use a vinyl chloride or acrylic delivery box, otherwise static electricity will be generated.

#### handling of delivery box




### 4) Treatment after vehicle transport

After truck transport, place the magazine, package box or delivery box on the grounded rack, work table, or concrete floor for discharging. Do not pull the delivery box for more than 1 meter except on a concrete or a wooden floor.

### 5) Handling of mounted substrates

Wear cotton gloves when handling. As far as possible, avoid touching soldered faces. When handling mounted substrates individually, be sure to use a conductive or paper bag. Do not use a polyethylene bag.

#### handling of mounted substrate



## Soldering operation

### 1) Soldering iron

Use a soldering iron with a grounded metal part or a soldering iron whose insulation resistance after five minutes from energizing is greater than 10 M $\Omega$  (DC 500V).

### 2) Operation

After inserting the semiconductor device into the substrate, solder it as quickly as possible. Do not carry the substrate with the inserted semiconductor device by car.

### 3) Correction

When correcting parts (semiconductor device and CR parts) after solder-dipping, be sure to wear cotton gloves. Also, connect the grounding band to the arm, or touch the grounding point before operation.

### 4) Manual soldering


Solder with wrist strap connected to the hand, or by touching the grounding point from time to time during operation.

### 5) Removing semiconductor device


Do not use the Solder-Pult when removing the semiconductor device. Use a Soder-wick or equivalent.

#### solder remover

soder-wick



solder pult



### 6) Soldering work table

Use a grounded work table, corrugated cardboard, or wooden work table for soldering. Do not solder on foam styrol, vinyl, or decorative board.

## C) Mounting method

### Soldering and solderability

#### (1) Solderability guaranteed by JIS

JIS specifies solderability of an IC terminal (lead) in "JIS-C7022 Test Procedure A-2". An abstract of this standard follows:


- Rosin flux must be used, and the terminal must be dipped in it for 5-10 seconds.
- H63A or equivalent solder must be used, and the terminal must be dipped in the solder which has been heated to  $230^{\circ}\text{C} \pm 5^{\circ}\text{C}$  for  $5 \pm 1$  seconds.
- Using a microscope, measure the area (%) deposited with solder. JIS specifies that more than 95% of the

total area should be coated with solder.

#### (2) Area for soldering warranty

Soldering is warranted for a specific portion of the terminal. The warranted portion is shown in the following figure.

The tie-bar cut portion also serves as a dam to prevent the sealing resin flowing out during device fabrication; it is cut off at the end of the process. Since the terminal is exposed at the cut-off end, the area for soldering is restricted. The portion near the resin is often covered with burrs when sealing with resin; it is not in the soldering warranty area.



### Resistance to soldering heat

#### (1) Specification of JIS

JIS specifies the method for testing the resistance to soldering heat. This method is used for guaranteeing the IC resistance against thermal stresses by soldering. An abstract of this standard is as follows:

- Dip the device terminal only once for  $10 \pm 1$  seconds in a solder bath of  $260^{\circ}\text{C} \pm 5^{\circ}\text{C}$ , or for  $3_{-0}^{+0.5}$  seconds in a solder bath of  $350^{\circ}\text{C} \pm 10^{\circ}\text{C}$ , for a distance of up to 1 to 1.5 mm from the main body.

The temperature of  $260^{\circ}\text{C} \pm 5^{\circ}\text{C}$  assumes the soldering with solder flow system, and the temperature  $350^{\circ}\text{C} \pm 10^{\circ}\text{C}$  assumes soldering by soldering iron.

- Leave the device for more than two hours after dipping, then measure the device characteristics.
- Normally, the warranty is limited for 10 seconds at  $260^{\circ}\text{C} \pm 5^{\circ}\text{C}$ . The distance between the device main body and solder bath is assumed as 1.6 mm.

# 5. Quality Assurance and Reliability

## Sony's Policy of Quality Assurance


The Sony semiconductor embodies two fundamental ideas: "highest quality" and "lowest cost". There are the two key points for realizing these ideas.

One is the "quality" of men fabricating the semiconductor devices. The reliability of these people is reflected in the SONY products. Accordingly, Sony is making a continuous effort to raise the "quality" of people capable of manufacturing and fabricating Sony semiconductor devices.

The other point is a source management system combined with the concept of thorough quality design. With this system, higher quality products can be steadily manufactured through automation of device design, process design, and the fabrication process.

Sony is making constant efforts to supply the most economical and most useful products of very high quality for users.

Quality assurance system of semiconductor products



## Quality assurance criteria and reliability test criteria

### 1) Quality assurance in shipping

Establishing quality in the design and in fabrication is essential to keep the quality and reliability levels of the semiconductor devices at a high level. This is done by the "Zero-defect" (ZD) movement. Further sampling checks, in units of shipping lot, is done on products that have been "total-inspected" at the final fabrication

stage, thus ensuring no defective items. This sampling inspection is done in accordance with MIL-STD-105D.

### 2) Reliability

The reliability test is done, periodically, to confirm reliability level.

### Periodical reliability test

Item		Test Hour	LTPD (%)
Electrical characteristic test		In order to know the quality level, some types are selected and tested again.	
LIFE TEST	High temperature operation	Up to 1000 hr	10%
	High temperature storage	Up to 1000 hr	10%
	Low temperature storage	Up to 1000 hr	10%
	High temperature and high humidity storage	Up to 1000 hr	10%
	High humidity bias test	Up to 1000 hr	10%
	High temperature and high humidity with bias	Up to 500 hr	10%
	Pressure cooker	Up to 200 hr	10%
ENVIRONMENT TEST	Soldering heat resistance heat cycle	10 s	15%
	Heat cycle	10 cycle	15%
MECHANICAL TEST	Solderability	Japan Industrial	15%
	Lead strength	Standard (JIS)	15%
OTHER TESTS	if necessary test, are selected accordingly to JIS C7021, C7022, EIAJ SD121, IC121.		


\* These tests are selected by sampling standard.

These tests and Inspection data are useful not only to estimate quality in the market place but also as data to improve design and wafer processes.

## Reliability test standard for acceptance of products

Type of Test	Condition	Supply voltage	Testing time	LTPD(%)
High temperature operation	Ta = 125°C, 150°C	TYP	1000 hr	5%
High temperature with bias	Ta = 125°C, 150°C	TYP	1000 hr	5%
High temperature storage	Ta = 150°C		1000 hr	5%
Low temperature storage	Ta = - 65°C		1000 hr	5%
High temperature and humidity storage	Ta = 85°C, 85%RH		1000 hr	5%
High temperature and High humidity with bias	Ta = 85°C, 85%RH	TYP (1 hr on/3 hr off)	500hr	5%
Pressure cooker	Ta = 121°C, 100%RH, 30 pounds per square inch		1000 hr	5%
Temperature cycle	Ta = - 65°C to +150°C		100 C	10%
Heat shock	Ta = 0°C to +100°C		5 C	10%
Soldering heat resistance	Tsolder = 260°C		10 S	10%
Solderability	Tsolder = 230°C (Rosin type flux)		5 S	10%
Mechanical shock	X, Y, Z 1500G 0.5 ms half sine wave		3 times for each direction	10%
Vibration	X, Y, Z 20G 10 to 2000 to 10 Hz (4 min) sine wave vibration		16 minutes for each direction	10%
Constant acceleration	X, Y, Z 20,000 G centrifugal acceleration		1 minute for each direction	10%
Fall by gravity	Falling from the height of 75cm to maple plate by gravity		3 times	10%
Lead strength (Bend) (Pull)	Based on JIS			10%
Electrostatics strength	Device must be designed again, when electrostatic strength is below standard supplying surge voltage To each pin under the conditions of C = 200PF and Rs = 0Ω.			

## From development to production







**A/D, D/A Converters Audio**





**1) A/D, D/A Converters – Audio –**

Type	Function	Page
CX20017	Dual 16bit 44kHz Multiplexed D/A Converter	23
CX20018 CXA1144S	Dual 16bit 44kHz Multiplexed A/D Converter	37
CX20133	16bit D/A Converter	57
CX20152	Dual 16bit 88kHz Multiplexed D/A	71
CX23010 CX23060	Dual 10bit 50kHz Multiplexed A/D+D/A	89
CX23034	Digital Filter for CD	105

Dual 16 bit 44 kHz Multiplexed D/A Converter

**Description**

The CX20017 is a 16 bit D/A converter IC for PCM audio using an integration system. Analog signals can be regenerated from 16 bit digital signals by adding an integrator, an analog switch, and a low-pass filter outside the IC.

**Features**

- 16 bit D/A converter.
- Clock buffer.
- TTL-ECL interface circuit.
- Discharge drive circuit.
- Analog switch drive circuit.

**Functions**

- Two channels for integral current output and discharge signal output.
- Level shift circuit for direct interface with TTLs and MOS LSIs.
- Analog switch drive circuits, etc.

**Structure**

Silicon Monolithic IC

**Absolute Maximum Ratings (Ta=25°C)**


• Supply voltage	VCC to VEE	12	V
• Operating temperature	Topr	-10 to +75	°C
• Storage temperature	Tstg	-50 to +150	°C
• Allowable power dissipation	Pd	2.1	W

**Recommended Operating Conditions**


• Supply voltage	VCC	5 ± 0.25	V
	VEE	-5 ± 0.25	V

**Package Outline**

Unit: mm



**Block Diagram**



**Fig. 1**

TEST 1 and TEST 2 are to be used open.

**Pin Description**

No.	Symbol	Description
1	DVEE	Digital system power supply pin Apply -5V
2	SUB	Board of IC. It is used always being connected to pin 1
3	TEST 1	Test pin. It is used normally in the open state.
4	VCC	Digital system power supply pin Apply +5V
5	TEST 2	Test pin. It is used normally in the open state.
6	LATCH	Clock pin of D type latch
7	LRCK	LRCK input pin
8	WCLK	WCLK input pin
9	BCLK	BCLK input pin
10	DIN	DIN (Data input pin)
11	LRCK OUT	LRCK output pin
12	CC	CC input pin
13	DGND	Digital system GND pin
14	DVEE	Digital system power supply pin Apply -5V
15	DCR	Right channel discharge drive signal output pin
16	ISET	Integral current setting pin
17	IOUTR	Right channel current output pin
18	IOUTL	Left channel current output pin
19	NC	No connection
20	AVEE	Analog system power supply pin
21	AGND	Analog system GND pin
22	DGND	Digital system GND pin
23	DCL	Left channel discharge drive signal output pin
24	DCBIAS	Discharge circuit bias pin
25	COUT	Clock oscillator output pin
26	CIN	Clock oscillator positive input pin
27	$\overline{\text{CIN}}$	Clock oscillator negative input pin
28	DGND	Digital system GND pin

## Electrical Characteristics

(Ta = 25°C, VEE = -5.0V, VCC = 5.0V)

Item	Symbol	Pin and test condition	Min.	Typ.	Max.	Unit	Note
Circuit Current	IEE	1, 2, 14, 20	-112	-85		mA	1
Circuit Current	ICC	4		9.5	12.5	mA	1
Input Threshold Voltage 1	VTH1	6, 7, 8, 9, 10, 12		-2.9		V	2
Input Threshold Voltage 2	VTH2	6, 7, 8, 9, 10, 12		2.1		V	3
High Level Input Voltage 1	VIH1	6, 7, 8, 9, 10, 12	-2.2			V	2
High Level Input Voltage 2	VIH2	6, 7, 8, 9, 10, 12	2.8			V	3
Low Level Input Voltage 1	VIL1	6, 7, 8, 9, 10, 12			-4.2	V	2
Low Level Input Voltage 2	VIL2	6, 7, 8, 9, 10, 12			0.8	V	3
High Level Input Current 1	IiH1	6, 7, 8, 9, 10, 12 VIH = -0.5V			500	μA	2
High Level Input Current 2	IiH2	6, 7, 8, 9, 10, 12 VIH = 4.5V			500	μA	3
Low Level Input Current 1	IiL1	6, 7, 8, 9, 10, 12 VIL = -0.5V			-15	μA	2
Low Level Input Current 2	IiL2	6, 7, 8, 9, 10, 12 VIL = 0V			500	μA	3
High Level Output Voltage	VLRCKH	11 IOH = -100μA after making Pin7 to be 4.5V. Supply a 0V-5V-0V clock to pin 6	2.7			V	
Low Level Output Voltage	VLRCKL	11 IOL = 100μA after setting Pin 7 0V. Supply a 0V-5V-0V to pin 6.			-2.7	V	
Clock Input Bias Voltage	VCIN	26, 27		-1.3		V	
Clock High Level Output Voltage	VCCR	25		-0.8		V	
Clock Low Level Output Voltage	VCOL	25		-1.6		V	
Current Output Pin Leak	IOLLEAK	17, 18 Pins 17 and 18 voltage 0V. When current output is off.			1.5	μA	

Item	Symbol	Pin and test condition	Min.	Typ.	Max.	Unit	Note
I <sub>OUT</sub> Output Current	I <sub>OUT</sub>	17, 18 Pins 17 and 18 voltage 0V. Pin 16 I <sub>SET</sub> = 500 μA, (I <sub>OUT</sub> = I <sub>o</sub> + I <sub>io</sub> )		2.008		mA	
Current Ratio *2	I <sub>o</sub> /I <sub>io</sub>	17, 18 Pin16 I <sub>SET</sub> = 250 μA	255.0	256.0	257.5	—	4
Discharge Circuit Current Consumption	I <sub>DC</sub>	24 Set Pin24 0V	1.35	1.9	2.5	mA	
Discharge Circuit High Level Output Voltage	V <sub>DCH</sub>	15, 23 Pin24 voltage = 1.4V. Load current = -100 μA	0.27	0.45	0.77	V	
Discharge Circuit Low Level Output Voltage	V <sub>DCL</sub>	15, 23 Pin24 voltage = 1.4V. Load current = -100 μA		-4.2	-3.5	V	
Maximum I <sub>SET</sub> Current	I <sub>SET MAX</sub>	16 Range in which current ratio of I <sub>OUTL (R)</sub> meets 255 < I <sub>o</sub> /I <sub>io</sub> < 257			520	μA	
Distortion Factor	THD	During 0 dB (full scale) playback for both right and left		0.003	0.005	%	5
		During -20 dB playback for both right and left		0.02	0.025	%	5
Operating Clock Frequency	f <sub>CLK</sub>	Self-excitation/separate excitation			40	MHz	

**Note)** 1. Pins13, 17, 18, 21, 22, 24 and 28 are for grounding, pin16 is connected through 5.1 kΩ to ground. Other pins are open.

2. When Pin 4 (V<sub>CC</sub>) is opened.

3. When Pin 4 (V<sub>CC</sub>) is made to be 5.0V.

4. Measurement circuit See Fig. 2

Conversion frequency 44.1 kHz.

Input data 16 bit data generated by ROM SG., Full scale data (0 dB) and data of a level -20 dB below it are used.

Distortion meter HP339A (all filters are turned on) or its equivalent that has an 80 kHz LPF, 30 kHz LPF and 400 Hz HPF.

\*1 Recommended operating voltage

\*2 In the current ratio measurement circuit (Fig. 3):

$$-3.9 \text{ (mV)} < 1 \text{ (k}\Omega) \times I_o \text{ (}\mu\text{A)} - 256 \text{ (k}\Omega) \times I_{io} \text{ (}\mu\text{A)} < 5.9 \text{ (mV)}$$

## Description of CX20017 Conversion Process

### (1) Data Call In (BCLK, DIN, WCLK, LRCK.) See Fig. 5.

Data is 16 bit serial signals and is of a 2's complement type (2's complement). Data is synchronized with a rising edge of the bit clock (BCLK) from MSB and is sent to the IC sequentially. (Data variations occur with the fall of BCLK.)


Changing the word clock (WCLK) from a high to a low level during the 17th fall of the BCLK, 16 bit data is transferred from the shift register to the latch. Data from the other channel is sent in to the system at the 17th BCLK when CX20017 is used in the stereo mode.

When allocating data in the stereo mode, Rch data is called in while the level of LRCK is low, calling in Lch data while the level of LRCK is high. IOUTL and DCL operate only when the level of LRCK is low, and IOUTR and DCR, operate only when the level of LRCK is high.

### (2) Conversion Process (CC, LRCK, CIN, IOUTL, IOUTR, DCL, and DCR)

All the timing circuits inside are reset, by inputting more than three clocks from the clock input (CIN) after setting the level of the conversion command (CC) to high.

After resetting, the level of CC is set to low, and a clock is supplied into CIN, to start the functioning of the internal timing circuit. It produces three signals: a discharge, a counter set, and an integral current start signals. Depending on periods of clocks and the number of clocks the timings of these three signals are determined as follows:



$$t_1 = 34 \times \tau_0$$

$$t_2 = 67 \times \tau_0$$

$$t_3 = 31 \times \tau_0$$

$$t_4 = 65 \times \tau_0$$

$$t_5 \text{ min} = 47 \times \tau_0 \text{ (When input data is } 01 \dots 1)$$


$$t_5 \text{ max} = 302 \times \tau_0 \text{ (When input data is } 10 \dots 0)$$

The counter set signal sets data entered in the latch to the counter, and is not output outside. The discharge signal is output from DCL and DCR and is controlled by LRCK. The signal is output from DCL when the level of LRCK is low, and from DCR when the level is high.

The upper current  $I_o$  and lower current  $I_o$  flow on the instruction of the integral current start signal. The counter starts counting the value preset simultaneously with the turning off the discharge signal. The counter counts eleven offsets and then sends a signal to stop the integral current. The value of  $t_5$  is changed by the input data value preset in the counter and is changed over the range 0 to 255. For this reason, a maximum ( $t_4 + t_5 \text{ max}$ ) is needed for the conversion time, i.e., the time period between the level of CC becoming low and the completion of integration.

As is the case with the discharge signal, the integral current outputs IOUTL when the level of LRCK is low, outputting IOUTR when the level is high.

### Regarding the relationship between sampling frequency $f_s$ and clock.



By denoting the clock frequency  $f_{\text{CLK}}$  cycle as  $\tau_0$ , the maximum value  $V_{0\text{MAX}}$  and minimum value  $V_{0\text{MIN}}$  of the integral voltage output can be given as the following equations.

$$V_{0\text{MAX}} = \frac{I_0}{C} * \tau_0 * 267 + \frac{I_0}{C} * \tau_0 * 266 (t_4 + t_5 \text{ MAX})$$

$$V_{0\text{MIN}} = \frac{I_0}{C} * \tau_0 * 12 + \frac{I_0}{C} * \tau_0 * 11 (t_4 + t_5 \text{ MIN})$$

This integral voltage is held to the capacitor  $C$  of the integrator when the current switch is turned off. This voltage is utilized as the D/A conversion output in the deglitch period  $T$ . This  $T$  is determined by the settling time of the deglitch circuit.

If setting of the conversion time and deglitch period are equal, the relationship between the conversion synchronization  $f_s$  and the clock frequency  $f_{\text{CLK}}$  can be given as follows:

$$f_s = \frac{f_{\text{CLK}}}{2 \times (t_4 + t_5 \text{ MAX})} = \frac{f_{\text{CLK}}}{734}$$

Assuming that  $f_s = 44.1 \text{ kHz}$ ,  $f_{\text{CLK}}$  becomes  $32.4 \text{ MHz}$ .

However, when it is used in practice, it is sufficient to consider that  $f_s = f_{\text{CLK}} / \{(t_4 + t_5 \text{ MAX} + 1.0 \mu\text{s}) + T\}$ , since approximately  $0.5$  to  $1.0 \mu\text{s}$  will become necessary to the settling of the integrator after the current of  $t_5$  is being switched off.

Where,  $I_0$  is the integrated current which is corresponding to  $1 \text{ LSB}$ , and  $I_0$  is that of corresponding to  $2^8 \text{ LSB}$ .



**(3) Setting Integral Current (I<sub>SET</sub>, I<sub>OUTL</sub>, I<sub>OUTR</sub>)**

The integral current is determined by the value of a regulated current flowing from I<sub>SET</sub> pin. Its relationship can be expressed as follows:

$$\begin{aligned} I_{OUTL} (R) &= I_o + i_o \\ &= \left(4 + \frac{1}{64}\right) I_{SET} \end{aligned}$$

Assuming that D<sub>0</sub>; MSB, D<sub>15</sub>; LSB, the integrator output voltage V<sub>o</sub> can be given as the following equations.

$$\begin{aligned} V_o &= \frac{I_o}{C} (\bar{D}_0 * 2^7 + \bar{D}_1 * 2^6 + \dots + \bar{D}_7 * 2^0 + 12) \tau_o \\ &+ \frac{i_o}{C} (\bar{D}_8 * 2^7 + \bar{D}_9 * 2^6 + \dots + \bar{D}_{15} * 2^0 + 11) \tau_o \end{aligned}$$

Assuming that I<sub>SET</sub>=500 μA, τ<sub>o</sub>=1/35(MHz)=28.6(ns), and C=2000 pF, the output voltage of the integrator becomes maximum when the input data is "10 to 0", and that value V<sub>OMAX</sub> becomes as follows:

$$I_o = 4 * I_{SET}$$

$$\text{As } i_o = \frac{1}{64} * I_{SET}$$


$$\begin{aligned} V_{OMAX} &= \frac{2.0 \times 10^{-3}}{2000 \times 10^{-12}} * 267 * 28.6 \times 10^9 \\ &+ \frac{500 * 10^{-6} / 64}{2000 \times 10^{-12}} * 266 * 28.6 \times 10^9 \\ &= 7.67(V) \end{aligned}$$

**(4) Function of LRCK OUT (LATCH, LRCK, LRCK OUT)**

The LRCK OUT output drives the analog switch IC (MC 14053B or its equivalent) to cut the output converted by CX20017 and the integrator as a PAM wave.

Jitter in a PAM wave causes conversion errors, and a D-type flip flop is contained to absorb this jitter. The LATCH input is used as a clock to drive the flip flop. The D-type flip flop changes the output condition in synchronization with the rise of the clock.

This LRCK OUT functions only when +5V is applied to V<sub>cc</sub>. The output voltage level is -3 to +3V and can efficiently drive the CMOS analog switch.



**LATCH, LRCK, and LRCKOUT Timing**

(5) Clock Input/Output Pin (COUT, CIN  $\overline{\text{CIN}}$ )

The clock buffer has a configuration similar to that of an ECL logic circuit, and its input pin is biased by an internal bias circuit. ( $\approx -1.3\text{V}$ ) output amplitude level is 0.8V.

(6) Bias Pin (DV<sub>EE</sub>, SUB, DGND, V<sub>CC</sub>, AV<sub>EE</sub>, AGND, and DC BIAS)

SUB is the IC substrate and can be used by making its potential common to DV<sub>EE</sub>. The standard values of DV<sub>EE</sub> and AV<sub>EE</sub> are  $-5.0\text{V}$ .

The CX20017 can be operated regardless of whether the digital input pin is in the ranges 0 to  $-5\text{V}$ , or 0 to  $+5\text{V}$ . When operating with an input voltage between 0 and  $+5\text{V}$ , raise the level of the V<sub>CC</sub> pin to  $+5\text{V}$ . As mentioned before, LRCKOUT is output in this case.

Open the V<sub>CC</sub> pin when using an input voltage between 0 and  $-5\text{V}$ . The DC BIAS is the bias circuit for the output circuit of the discharge signal. A current of approximately 2.5 mA is required for the standard value. Supply a current higher than  $(2.5\text{ mA} + \alpha)$  from a  $+5\text{V}$  and higher power source.

The potential of this pin is biased to 2V<sub>t</sub>.

The value of  $\alpha$  is determined as follows. In order to maintain this pin voltage of 2V<sub>t</sub> ( $\approx 1.4\text{V}$ ), approximately 0.5 mA is required. In addition, the maximum current flowing to load resistance R<sub>L</sub> which is connected to DCR (pin 15) and DCL (pin 23) can be obtained by the following:

$$\frac{1}{R_L} \times (V_{DCH} + |DV_{EE}|) \times 2$$

when  $R_L=4.7\text{ k}\Omega$ ,  $V_{DCH}=0.4\text{V}$  and  $DV_{EE}=-5\text{V}$ ,

$$\alpha=0.5+1.32=1.82\text{ (mA)}$$

and the total becomes 4.32 mA.

As the recommended value, it is 5 mA at  $R_L=4.7\text{ k}\Omega$ .



# Current Ratio Measuring Circuit




Fig. 3

A circuit example by which deglitcher is carried out with sample/hold type




Fig. 4

### Timing Chart During Stereo Mode






Fig. 5


**I<sub>OUT</sub> temperature characteristics (I<sub>o</sub>+i<sub>o</sub>)**  
 $I_{SET} = 500\mu A$




**I<sub>o</sub>/i<sub>o</sub> vs. I<sub>SET</sub>**



**Output current vs. Power supply voltage (V<sub>EE</sub>)**  
 $I_{SET} = 500\mu A$



**Distortion ratio (dB)**



**SONY**

# CX20018/CXA1144S

## Dual 16 bit 44 kHz Multiplexed A/D Converter

### Description

The CX20018/CXA1144S is a monolithic bipolar IC designed for PCM (Pulse Code Modulation) audio. This IC consists of 16 bit counters, shift registers, clock buffer, clocked synchronous comparator, stabilized current source and TTL compatible interface circuits, etc.

### Features


- Good monotonicity
- Low noise
- TTL compatible input/output
- Stereo or monaural modes can be selected by external control

### Structure

Bipolar silicon monolithic IC

### Package Outline

Unit : mm



### Absolute Maximum Ratings

• Supply voltage	V <sub>CC</sub> to V <sub>EE</sub>	12	V
• Operating temperature	T <sub>opr</sub>	-20 to +75	°C
• Storage temperature	T <sub>stg</sub>	-50 to +150	°C
• Allowable power dissipation	P <sub>D</sub>	1.7	W (CX20018)
	P <sub>D</sub>	1.2	W (CXA1144S)


### Recommended Operating Conditions

• Supply voltage	V <sub>CC</sub>	4.75 to 5.25	V
	V <sub>EE</sub>	-5.25 to -4.75	V







\*Note Refer to page 299 (CX20018PCB) as the application note.



# Block Diagram



## Pin Description and Equivalent Circuit

No.	Symbol	Equivalent circuit	Description
1	Iout2		Integration current output of channel 2
2	Iout1		Integration current output of channel 1
3	AGND		Analog ground
4	ISET		Setting the value of integration current ( $I_{SET}=32I_o$ , $I_{SET}=I_o/4$ ) $I_{SET} \leq 750 \mu A$
5	AV <sub>EE</sub>		Analog supply
6	VH2		Upper comparator input of channel 2
8	VL2		Lower comparator input of channel 2
9	VH1		Upper comparator input of channel 1
11	VL1		Lower comparator input of channel 1
7	CIN2		Upper and lower common input of channel 2
10	CN1		Upper and lower common input of channel 1
12	CC		Non-inverting input of conversion command $600mV \leq CC \leq 4.0V$
13	$\bar{C}C$		Inverting input of conversion command
14	EGND		Digital ground (ECL)
15	EV <sub>EE</sub>		Digital supply
16	SH2		Sample/hold pulse output of channel 2
17	SH1		Sample/hold pulse output of channel 1

No.	Symbol	Equivalent circuit	Description
18	MODE		Switching of stereo, monaural or sample/hold pulse.
23	CONTROL PIN		Determining division ratio of divided output. Can select division ratio at OFF, 1/2, 1/4, 1/8 of master clock frequency
19	CLK IN		Non-inverting input of clock buffer
20	CLK IN		Inverting input of clock buffer
21	CLK OUT		Output of clock buffer
22	$\frac{fMCLK}{N}$		Divided output (Open corrector)
24	BCLK		Clock input that shifts the internal converted data to external.
25	EGND		Digital ground
26	TV <sub>CC</sub>		Digital supply
27	Dout		Conversion data output (Output at TTL level)
28	TGND		TTL ground

## Electrical Characteristics

(Ta=25°C, VEE=-5V, VCC=5V)

Item	Symbol	Pin No. and Test Condition	Min.	Typ.	Max.	Unit	Note
Supply voltage range *1	VEE		-4.75	-5.00	-5.25	V	1
Supply voltage range *1	VCC		4.75	5.00	5.25	V	1
Circuit current	IEE		70.0	102.0	130.0	mA	1
Circuit current	ICC		4.0	10.0	15.0	mA	1
Current output pin leak	IOLEAK	1, 2 (Pins 1, 2 Voltage=0V when current output is off)			1.0	μA	2
IOUT output current	IOUT	1, 2 (Pins 1, 2 Voltage=0V. Iset=410 μA)		1.64		mA	2
Current ratio *2	Io/Io	1, 2 (Iset=410 μA)	127.0	128.0	129.0		2
Maximum ISET current	ISET Max.	4 $127.0 \leq \frac{I_o}{I_o} \leq 129.0$			750	μA	2
Sample hold pulse high level output voltage	VSH1H VSH2H	16, 17	-0.05	0	0.1	V	
Sample hold pulse low level output voltage	VSH1L VSH2L	16, 17	-4.40	-4.25	-3.50	V	
Clock input bias voltage	$\frac{V_{CLKIN}}{V_{CLKIN}}$	19, 20	-1.90	-1.72	-1.50	V	
Clock output low level output current	ICLKOUTL	21		3.0	4.0	mA	
CC, CC input bias voltage	$\frac{V_{CCIN}}{V_{CCIN}}$	12, 13	-2.20	-1.92	-1.60	V	
Data output high level output voltage	VDOUTH	27 IOH=0.1 mA	3.2			V	
Data output low level output voltage	VDOUTL	27 IOL=-0.4 mA			0.4	V	
Bit clock high level input voltage	VBCLKH	24	2.0			V	
Bit clock low level input voltage	VBCLKL	24			0.5	V	
Bit clock high level input current	IBCLKH	24		4		μA	
Bit clock low level input current	IBCLKL	24	0.2	1		μA	
Distortion *3 factor	THD	During 0 dB (full scale) playback for both channel		0.005	0.006	%	3
		During -20 dB playback for both channel			0.05	%	3

Item	Symbol	Pin No. and Test Condition	Min.	Typ.	Max.	Unit
Maximum operating clock frequency	f <sub>MCLK</sub>	Self-excitation or separate excitation	CX20018		100 (CX20018)	MHz
			CXA1144S		95 (CXA1144S)	
Dividing ratio control voltage	V <sub>CTL</sub> (∞)	23	2.0		5.0	V
	V <sub>CTL</sub> (2)	23	0.2		0.8	V
	V <sub>CTL</sub> (4)	23	-0.8		-0.2	V
	V <sub>CTL</sub> (8)	23	-5.0		-2.0	V
Mode control voltage	V <sub>MODE</sub> (1)	18 Stereo, S/H ON	2.0		5.0	V
	V <sub>MODE</sub> (2)	18 Stereo, S/H OFF	0.2		0.8	V
	V <sub>MODE</sub> (3)	18 Monaural, S/H OFF	-0.8		-0.2	V
	V <sub>MODE</sub> (4)	18 Monaural, S/H ON	-5.0		-2.0	V


- Note)** 1 Pins 1, 2, 3, 6, 7, 8, 9, 10, 11, 14, 21, 25 and 28 are for grounding, pins 18, 22, 23, are connected V<sub>CC</sub>. Pin 4 draws 410 μA of current by external current source.  
 2 Reference to the current ratio test circuit.  
 3 Conversion Frequency 44.1 kHz  
 Distortion Meter HP339A (all Filters are turned on) or its equivalent that has an 80 kHz, LPF, 30 kHz LPF and 400 Hz HPF.

\*1 Recommended operating voltage

\*2 In the current ratio test circuit (See Fig. 1)

$$\left| 15 \times 8 \text{ (k}\Omega\text{)} \times i_o \text{ (}\mu\text{A)} - \frac{15}{16} \text{ (k}\Omega\text{)} \times i_o \text{ (}\mu\text{A)} \right| < 12.0 \text{ mV}$$

\*3 Measurement Method (See Note 3)





## Description of CX20018 Conversion Process

### Conversion process

The timing circuit controls a conversion cycle and send "Data Transfer Pulse" to the 16 bit shift register for transmitting the last converted data. It is reset by both the edge of CC (Conversion Command), and the master clock pulse is fed to the timing circuit.

"Data Transfer Pulse" and "Mask Pulse" become "H" level as soon as the timing circuit starts to count clocks. "Data Transfer Pulse" becomes "L" when the timing circuit counts 11 clocks, and then the last data is transferred. Simultaneously, "Current Switch Pulse" becomes "H", and integral current starts to flow. "Counter Preset Pulse" becomes "H" when the timing circuit counts 16 clocks. And then, upper and lower level counters are reset. Counter Preset Pulse holds "H" level during the period of 8 clocks.

When the timing circuit counts 31 clocks, Mask Pulse becomes "L" and A/D conversion starts.

The coarse current "I<sub>co</sub>" discharges the sampled charge of integrator until the output voltage of integrator crosses the reference voltage (V<sub>refH</sub>). During this period the upper level counter counts the number of clock. After crossing the V<sub>refH</sub> the fine current discharges the remaining charge of integrator. The lower level counter counts the number of clock until the output voltage of integrator crosses the lower level references voltage (V<sub>refL</sub>). (See Figs. 2, 3, 4)

### Data output

Data are 16 bit serial signals and 2's complement. The serial data are synchronous with a rising edge of Bit clock (BCLK), and only MSB data is synchronized with a edge of "Data Transfer Pulse". (See Fig. 3)

### Monaural operation mode

In monaural mode the external integrator is tracking the input signal during CC is "H" state. At the moment when CC goes "L" state, the CX20018/CXA1144S starts conversion. The data is transferred to the output from MSB sequentially.

After 16 bit data are transferred, "Data Out" comes to the "H" level and keeps "H" level until next conversion. (See Fig. 4)

### Timing Chart





Fig. 2



**Stereo Mode**



**Fig. 3**

# Monaural Mode




Fig. 4

**Interface Circuit, Divider Circuit, Sample/Hold Circuit**

(1) Intergration current output

Recommended value;  $I_{set} = 410 \mu A$


$$\left( \begin{array}{l} I_o = 4 I_{set} = 1.64 \text{ mA} \\ I_o = \frac{1}{32} I_{set} = 12.8 \mu A \end{array} \right)$$

at  $C = 1000 \text{ pF}$   $f_{mCLK} = 84.6 \text{ MHz}$  full scale 10V



$I_{set} = 750 \mu A$

(2) Clock Buffer

(a) Internal clock (Excited circuit with crystal)




(b) External clock




Select guide of master clock frequency

- Maximum operation clock frequency 100 MHz
- The minimum number of clock for a conversion is calculated as follows.

$$(2^9 - 2) + 2 \times (2^7 - 1) + (2^5 - 1) = 795 \text{ clocks}$$





- In case of conversion frequency of 44.06 kHz,  
 $2f_s \times 795 = 70.1 \text{ MHz}$      $f_s$ : Sampling frequency  
 $f_{MCLK} \geq 71 \text{ MHz}$  (Conversion time is assigned 1/2 of period.)  
 Conversion time is assigned 3/4 of a period in monaural mode.  
 $f_{MCLK} \geq 48 \text{ MHz}$   
 Note) See as follows



(3)  $f_{MCLK}/N$  Output

The output of  $f_{MCLK}/N$  is prepared for synchronous operation with digital circuit. Divided value "N" is determined by external control, and N is 2, 4, 8 or ∞.







N	V <sub>CTL</sub> Range
∞	5.0V ≥ V <sub>CTL</sub> ≥ 2.0V
2	0.8V ≥ V <sub>CTL</sub> ≥ 0.2V
4	-0.2V ≥ V <sub>CTL</sub> ≥ -0.8V
8	-2.0V ≥ V <sub>CTL</sub> ≥ -5.0V

(4) Recommended Interface Circuit


(a) ECL 10k (N=2)



(b) TTLs (N=4 or 8)



(c) High Speed CMOS (N=8)




- In all of these cases, R15(3KΩ) mounted on the PCB has been removed. Instead, a resistor (300,3.6K and 1.2K, respectively) is attached externally.


(5) Stereo mode, Monaural mode

Stereo or Monaural modes can be selected by mode pin. And "ON" or "OFF" state of Sample/Hold Pulse is selected similarly.

This is illustrated in the following way.




S/H Pulse



Propagation Delay Times from CC input to SH1, SH2 output


(6) Data Out



The maximum frequency of BCLK = 4 MHz

(7) Relationship of  $V_{in\ max}$ , CSH,  $I_{set}$ ,  $i_o$  and  $i_o$

- (1)  $V_{in}$  is defined as the input voltage of integrator.
- (2)  $i_o$ ,  $i_o$  are defined as the coarse and fine integration current respectively.
- (3) In case of a full scale input voltage.



$$V_{in\ max} = \frac{i_o \tau_o}{CSH} (2^9 - 1) + \frac{i_o \tau_o}{CSH} (2^7 - 1)$$

$$\text{Using } i_o = 4I_{set}, i_o = \frac{1}{32} I_{set}$$

$$V_{in\ max} = \frac{1}{32} \cdot \frac{I_{set} \tau_o}{CSH} (2^{16} - 1)$$

$$\text{Assuming } V_{in\ max} = 10\text{ Vp-p}, \tau_o = \frac{1}{f} = \frac{1}{84.6\text{ MHz}}$$


$$CSH = 1500\text{ PF}$$

$$\therefore I_{set} = 620\ \mu\text{A}$$

$$\therefore 1\text{ LSB} = \frac{i_o \tau_o}{CSH} = 152\ \mu\text{V}$$

**Note)** In case of non-inverting operation,  $V_{in\ Max}$ . is limited to 5 Vp-p.


\* All by-pass capacitors for Op Amps are 10000 pF value



Typical Application

16 Bit AD Convertor Peripheral Circuit (Stereo Mode)

Wave Form



\* 1, 2, 3: See to Page 13 and 14.

\* Rset, CSH: See to Page 16.


(Rset = 42 kΩ when Iset = 410 µA, Rset = 22 kΩ when Iset = 750 µA.)

Fig. 5 16 bit A/D Converter Peripheral Circuit (Stereo Mode)



Typical Application – Monaural Mode

16 Bit AD Convertor Peripheral Circuit (Monaural Mode)



- \* 1, 2: See to Page 13 and 14.
- \* Rset, CSH: See to Page 16 (Rset = 42 kΩ when Iset = 410 µA, Rset = 22 kΩ when Iset = 750 µA).

Fig. 6 16 bit A/D Converter Peripheral Circuit (Monaural Mode)






Fig. 7 Application Circuit (Non-inverting Circuit)


**fmCLK temperature characteristics**




**Current ratio temperature characteristics**




**Output current temperature characteristics**




**Current ratio vs. ISET**



**Derating curve**




**Derating curve**







**fmCLK temperature characteristics**




**Current ratio temperature characteristics**




**Output current temperature characteristics**




**Current ratio vs. ISET**



**Derating curve**



**Derating curve**



Block Diagram




Fig. 1

## Pin Description

No.	Symbol	Description
1	DVEE	Power supply pin for the digital circuit. Applied with $-5$ V.
2	SUB	IC substrate. Always connected to 1 pin.
3	TEST 1	Test pin, normally open.
4	Vcc	Power supply pin for the digital circuit. Applied with $+5$ V.
5	TEST 2	Test pin, normally open.
6	LATCH	Clock pin of D-type clutch.
7	LRCK	LRCK input pin.
8	WCLK	WCLK input pin.
9	BCLK	BCLK input pin.
10	DIN	DIN (data input pin).
11	LRCK OUT	LRCK output pin.
12	CC	CC input pin.
13	DGND	Ground pin for the digital circuit.
14	DVEE	Power supply pin for the digital circuit. Applied with $-5$ V.
15	DCR	Output pin of R-channel discharge driving signal.
16	ISET	Pin for setting integration current.
17	IOUTR	Output pin for R-channel current.
18	IOUTL	Output pin for L-channel current.
19	NC	No connection.
20	AVEE	Power supply pin for the analog circuit.
21	AGND	Ground pin for the analog circuit.
22	DGND	Ground pin for the digital circuit.
23	DCL	Output pin for L-channel discharge driving signal.
24	DCBIAS	Bias pin for the discharge circuit.
25	COUT	Output pin for the clock oscillator.
26	CIN	Positive input pin for the clock oscillator.
27	$\overline{\text{CIN}}$	Negative input pin for the clock oscillator.
28	DGND	Ground pin for the digital circuit.

## Electrical Characteristics

(Ta = 25°C, VEE = -5.0V, VCC = 1.0V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Circuit current	IEE	1, 2, 14, 20	-112	-85		mA	1
Circuit current	ICC	4		9.5	12.5	mA	1
Input threshold voltage	VTH	6, 7, 8, 9, 10, 12		2.1		V	
High-level input voltage	VIH	6, 7, 8, 9, 10, 12	2.8			V	
Low-level input voltage	VIL	6, 7, 8, 9, 10, 12			0.8	V	
High-level input current	I <sub>IH</sub>	6, 7, 8, 9, 10, 12 V <sub>IH</sub> = 4.5V			500	μA	
Low-level input current	I <sub>IL</sub>	6, 7, 8, 9, 10, 12 V <sub>IL</sub> = 0V			500	μA	
High-level output voltage	V <sub>LRCKH</sub>	11 Pin 7 = 4.5V I <sub>OH</sub> = -100μA Pin 6:1 clock input: 0V-5V-0V	2.7			V	
Low-level output voltage	V <sub>LRCKL</sub>	11 Pin 7 = 0V I <sub>OL</sub> = 100μA Pin 6:1 clock input: 0V-5V-0V			-2.7	V	
Clock input bias voltage	V <sub>CIN</sub>	26, 27		-1.3		V	
Clock high-level output voltage	V <sub>CCR</sub>	25		-0.8		V	
Clock low-level output voltage	V <sub>COL</sub>	25		-1.6		V	
Current output pin leak	I <sub>O</sub> LEAK	17, 18 Pins 17, 18: voltage = 0V when current output is off.			1.5	μA	
I <sub>OUT</sub> output current	I <sub>OUT</sub>	17, 18 Pins 17, 18: voltage = 0V Pin 16 I <sub>SET</sub> = 500μA (I <sub>OUT</sub> = I <sub>O</sub> - i <sub>O</sub> )		2.008		mA	
Current ratio*1	I <sub>O</sub> /i <sub>O</sub>	17, 18 Pin 16 I <sub>SET</sub> = 250μA	255.0	256.0	257.5	-	2
Discharge circuit current dissipation	I <sub>DC</sub>	24 Set Pin 24 to 0V.	1.35	1.9	2.5	mA	
Discharge circuit high-level output voltage	V <sub>DCH</sub>	15, 23 Pin 24 voltage = 1.4V Load current = -100μA	0.27	0.45	0.77	V	
Discharge circuit low-level output voltage	V <sub>DCL</sub>	15, 23 Pin 24 voltage = 1.4V Load current = -100μA		-4.2	-3.5	V	
Maximum I <sub>SET</sub> current	I <sub>SET</sub> MAX	16 In the range when the I <sub>OUTL</sub> (R) current ratio satisfies 255 < I <sub>O</sub> /i <sub>O</sub> < 257			575	μA	
Distortion factor	THD	Both right and left, 0dB (full scale) reproduction 680Hz		0.003	0.005	%	3
		Both right and left, -20dB reproduction 680Hz		0.02	0.025	%	3
Operating clock frequency	f <sub>CLK</sub>	Self-activating/Activated			36	MHz	

Note 1) Ground Pins 13, 17, 18, 21, 22, 24 and 28. Connect Pin 16 via a resistor of 5.1 kΩ and keep other pins open.

2) I<sub>O</sub> and i<sub>O</sub> must satisfy the relation below in the Current Ratio Test Circuit (Fig. 3):

$$-3.9 \text{ (mV)} < 1 \text{ (k}\Omega) \times I_O \text{ (}\mu\text{A)} - 256 \text{ (k}\Omega) \times i_O \text{ (}\mu\text{A)} < 5.9 \text{ (mV)}$$

3) See the Test Circuit (Fig. 2).

Conversion frequency: 44.1 kHz

Input data: Use the 16 bit full-scale data (0 dB) generated by the data generator.

Distortion meter: Use the HP339A (with all filters on) or the like provided with 80 kHz LPF, 30 kHz LPF and 400 Hz HPF.

\*1 In the Current Ratio Test Circuit (Fig. 3),

$$-3.9 \text{ (mV)} < 1 \text{ (k}\Omega) \times I_O \text{ (}\mu\text{A)} - 256 \text{ (k}\Omega) \times i_O \text{ (}\mu\text{A)} < 5.9 \text{ (mV)}$$



### Description of the Conversion Operation

#### (1) Data call (BCLK, DIN, WCLK, LRCK). Refer to Fig. 6.

The data comes in 16 bit serial signal with 2's compliment. The data is sent sequentially into the IC beginning from MSB in sync with the rise of the bit clock (BCLK). (The data change represents the BCLK fall).

When the word clock (WCLK) is changed from the high-level to low-level at the 17th fall of BCLK, the 16 bit data is transferred from the shift register to the latch by the fall signal.


When the CX20133 is used in the stereo mode, data from other channels are sent in from the 17th BCLK.

In the stereo mode, Rch data is called when LRCK at the low level and Lch data is called in when the LRCK is at the high level. IOU TL and DCL operate only when LRCK is at the low level and IOU TR and DCR operate only when LRCK is at the high level.

#### (2) Conversion operation (CC, LRCK, CIN, IOU TL, IOU TR, DCL, DCR)

When more than 3 clocks are input from the clock input (CIN) with conversion command at the high level, all inner timing circuits are reset.

After resetting, the inner timing circuit starts operation when a clock is input from CIN with CC at the low level. The three signal generated this way are the discharge signal, counter set signal and integrating signal. Time of these three signals is determined depending on the clock cycle and their number of quantity:



$$t_1 = 34 \times \tau_0$$

$$t_2 = 67 \times \tau_0$$

$$t_3 = 31 \times \tau_0$$

$$t_4 = 65 \times \tau_0$$

$$t_5 \text{ Min} = 45 \times \tau_0 \text{ (input data 01 to 1)}$$

$$t_5 \text{ Max} = 302 \times \tau_0 \text{ (input data 10 to 0)}$$

The counter set signal is to set the data input to the latch to the counter and it is not output externally.

The discharge signal is output from DCL and DCR and it is controlled by LRCK. It is output from DCL when LRCK is at the low level and from the DCR when LRCK is at the high level.


By the integrating current start signal, the upper current  $i_o$  and lower current  $i_o$  start flowing. The counter starts counting from the preset value simultaneously when the discharge signal is off, measures the 11 offsets after completion of counting and outputs a signal to stop the integrating current.

The  $t_5$  value is varied between 0 and 255 by the preset input data in the counter.

Therefore, the conversion time from the start of low CC level to the completion of integrating requires  $t_4 + t_5$  sec max.

The integrating current, like the discharge signal, is controlled by LRCK; IOU TL is output when LRCK is at the low level and IOU TR is output when LRCK is at the high level.

### The Relation between Sampling Frequency $f_s$ and Clock



The maximum and minimum values of the integration voltage output,  $V_O \text{ Max}$  and  $V_O \text{ Min}$ , are expressed as follows:

$$V_O \text{ Max} = \frac{I_0}{C} * \tau_0 * 267 + \frac{I_0}{C} * \tau_0 * 266 \quad (t_4 + t_s \text{ Max})$$

$$V_O \text{ Min} = \frac{I_0}{C} * \tau_0 * 12 + \frac{I_0}{C} * \tau_0 * 11 \quad (t_4 + t_s \text{ Min})$$

where  $f_{\text{CLK}}$  is a clock frequency and  $\tau$  is a period.

The integration voltage is held by the capacitor  $C$  in the integrator when the current is switched off. This voltage is used as D/A conversion output during the deglitching period  $T$  which is given according to the settling time of the deglitching circuit.

The relation between the conversion frequency  $f_s$  and the clock frequency  $f_{\text{CLK}}$  is given as below assuming that the conversion time and deglitching period are equivalent:

$$f_s = \frac{f_{\text{CLK}}}{2 \times (t_4 + t_s \text{ Max})} = \frac{f_{\text{CLK}}}{734}$$

where  $f_s = 44.1 \text{ kHz}$  results in  $32.4 \text{ MHz}$  of  $f_{\text{CLK}}$ .

It is, however, recommendable to specify  $f_s$  as the follow for the practical use because a settling time of  $0.5$  to  $1.0 \mu\text{s}$  is required for the integrator after the current for  $t_s$  disappears:

$$f_s = \frac{f_{\text{CLK}}}{(t_4 + t_s \text{ Max} + 1.0 (\mu\text{s})) + T}$$

**(3) Integration current setting (ISET, IOU<sub>T</sub>L, LOU<sub>T</sub>R)**

Integration current is determined by a constant current value input through the ISET pin, which is given as below:

$$\begin{aligned} \text{IOU<sub>T</sub>L (R)} &= i_0 + i_o \\ &= \left(4 + \frac{1}{64}\right) \text{ISET} \end{aligned}$$

where  $i_0$  and  $i_o$  are integration currents corresponded to the 1LSB and 2<sup>8</sup>-LSB, respectively.

If  $D_0$  and  $D_{15}$  are specified as MSB and LSB, respectively, integrator output voltage  $V_o$  is given by the following equation:

$$\begin{aligned} V_o &= \frac{i_0}{C} (D_0 * 2^7 + \bar{D}_1 * 2^7 + \dots + \bar{D}_7 * 2^0 + 12) \tau_0 \\ &\quad + \frac{i_o}{C} (\bar{D}_8 * 2^7 + \bar{D}_9 * 2^6 + \dots + \bar{D}_{15} + 2^0 + 11) \tau_0 \end{aligned}$$

where  $\text{ISET} = 500\mu\text{A}$ ,  $\tau_0 = \frac{1}{35 \text{ (MHz)}} = 28.6 \text{ (ns)}$  and  $C = 2000 \text{ pF}$  result in the maximum output voltage  $V_o \text{ Max}$  of the integrator when any of a value from 10 to 0 is given as an input data. Based on the relations below,

$$i_0 = 4 * \text{ISET}$$

$$i_o = \frac{1}{64} * \text{ISET},$$

$V_o \text{ Max}$  is calculated as the follow:


$$\begin{aligned} V_o \text{ Max} &= \frac{2.0 \times 10^{-3}}{2000 \times 10^{-12}} * 267 * 28.6 \times 10^{-9} \\ &\quad + \frac{500 * 10^{-6} / 64}{2000 \times 10^{-12}} * 266 * 28.6 \times 10^{-9} \\ &= 7.67 \text{ (V)} \end{aligned}$$

**(4) Operation of LRCK OUT**

The LRCK OUT is an output for the analog switch IC (equivalent to MC14053B) drive to clip the output converted by the CX20133 and integrator as a PAM wave.

A PAM wave jitter may cause a conversion error and a D-type flip-flop is incorporated to eliminate this jitter; the LATCH input is used as a clock for the flip-flop.

This D-type flip-flop changes the output status in sync with the clock rise. The LRCK OUT operates only when +5 V is applied to VCC. The output voltage level ranges from -2.7 V to +2.7 V enough to drive the CMOS analog switch effectively.



**Timing of LATCH, LARCK and LRCKO**

(5) Clock input/output pin (COUNT, CIN,  $\overline{\text{CIN}}$ )

The clock buffer consists of a circuit equivalent to a general-purpose ECL logic circuit, with its input pin biased by the internal bias circuit. The ( $\approx -1.3$  V) output amplitude level is 0.8 V.

(6) Bias pin (DV<sub>EE</sub>, SUB, DGND, V<sub>CC</sub>, AV<sub>EE</sub>, AGND, DC BIAS)

SUB is used at the common potential with DV<sub>EE</sub>. A standard value for the DV<sub>EE</sub> and AV<sub>EE</sub> is  $-5.0$  V.

The CX20133 is devised so that it can operate when voltage at the digital input pin has a value between either 0 to  $-5$  V or 0 to  $+5$  V. When operated with an input between 0 and  $+5$  V,  $+5$  V must be applied to V<sub>CC</sub>. In this case, LRCK OUT is output as mentioned above.

When operated with an input between 0 to  $-5$  V, V<sub>CC</sub> must be set open.

DC BIAS is for the bias circuit of the discharge signal output circuit. Supply current of  $(2.5 \text{ mA} + \alpha)$  from a power supply of  $+5$  V or above, because this pin requires approx. 2.5 mA current as a standard value. The potential at the pin is biased at  $2 V_f$ .

A value  $\alpha$  can be determined according to the following procedures. Approx. 0.5 mA current is necessary to retain  $2 V_f$  (approx. 1.4 V) at this pin. The maximum current that flows through the load resistor R<sub>L</sub> attached to DCR (15 Pin) and DCL (23 Pin) is calculated as the follow:

$$1/R_L \times (V_{DCH} + |DV_{EE}|)$$

The above equation results in 1.15 V where R<sub>L</sub>=4.7 k $\Omega$ , V<sub>DCH</sub>=0.4 V and DV<sub>EE</sub>= $-5$  V are specified. Then  $\alpha$  is calculated as

$$\alpha = 0.5 + 1.15 = 1.65 \text{ (mA)},$$

and required current is then obtained as 4.15 mA. Recommended value is 5 mA for R<sub>L</sub>=4.7 k $\Omega$ .

# Application Circuit and Test Circuit





Fig. 2

**Current Ratio Test Circuit**

1 kΩ: 16 kΩ ± 0.5%, 16 resistors connected in parallel.

256 kΩ: Above resistors connected in series.

Voltmeter: Use a 5-digit meter (4 1/2).



		SW1	SW2	SW3	SW4
Lch	lo	a	a	a	a
	hi	b	b	b	b
Rch	lo	a	a	a	a
	hi	b	b	b	b

Fig. 3

Sample/Hold Circuit for Deglitching





Fig. 4

## Timing Chart in the Stereo Mode




\* When LATCH input is used as BCLK.


Fig. 5




Temperature characteristics of  $I_{OUT}$  ( $I_o + i_o$ )  
(R, Lch common)




$I_o/i_o$  vs.  $I_{SET}$



Output current vs. Supply voltage ( $V_{EE}$ )



Distortion factor



$V_{EE}$  - Supply voltage (V)

Frequency (Hz)

**Dual 16 bit 88 kHz Multiplexed D/A**

**Description**

CX20152 is a 16-bit D/A converter IC for PCM audio. It uses an integration system consisting of the following circuits.

- Clock signal generator
- TTL-ECL interface circuit
- Discharge drive circuit
- Analog switch drive circuit
- 1/4 frequency divider output circuit

By adding an integrator, analog switch and low pass filter externally to the IC, analog signal is reproduced from the 16-bit digital data.

**Features**

- Conversion frequency      88.2kHz
- Serial data input
- Low distortion factor      0.003% (typ.)
- 1/4-division output of the master clock is available for the clock of the CX23035, an single-chip LSI for CD, and the digital filter CX23034.

**Structure**

Bopolar Silicon Monolithic IC

**Absolute Maximum Rating**


● Supply voltage	VCC to VEE	12	V
● Operating temperature	Topr	-20 to +75	°C
● Storage temperature	Tstg	-55 to +150	°C
● Allowable power dissipation	Pd	2.1	W

**Recommended Operating Conditions**


● Supply voltage	VCC	5 ± 0.25	V
	VEE	-5 ± 0.25	V

**Package Outline**

Unit: mm



Block Diagram



## Pin Description

No.	Symbol	Description
1	DVEE	Digital VEE: - 5V
2	SUB	IC substrate: Be sure to connect to Pin 1.
3	SCLK	System clock output pin
4	Vcc	Digital VCC: +5V
5	ON/OFF	Pin to determine the system clock on/off
6	LATCH	Clock pin of D type latch
7	LRCK	LRCK input pin
8	WCLK	WCLK input pin
9	BCLK	BCLK input pin
10	DIN	DIN (data input pin): MSB first
11	LRCK OUT	LRCK output pin
12	CC	CC input pin
13	DGND	Digital ground
14	DVEE	Digital VEE: - 5V
15	DCR	Right channel discharge drive signal output pin
16	ISET	Integration current setting pin
17	IOUTR	Right channel current output pin
18	IOUTL	Left channel current output pin
19	NC	No connection
20	AVEE	Analog VEE
21	AGND	Analog GND
22	DGND	Digital GND
23	DCL	Left channel discharge drive signal output pin
24	DC BIAS	Discharge circuit bias pin
25	COUT	Clock generator output pin
26	CIN	Clock generator positive input pin
27	CIN	Clock generator negative input pin
28	DGND	Digital GND

CX20152 Input/Output Pin Equivalent Circuits

No.	Symbol	Equivalent Circuits
1	DVEE	
2	SUB	
3	SCLK	
4	Vcc	
5	ON/OFF	

No.	Symbol	Equivalent Circuit
6	LATCH	
7	LRCK	
8	WCLK	
9	BCLK	
10	DIN	
12	CC	

No.	Symbol	Equivalent Circuits
11	LRCK OUT	
13	DGND	
14	DVEE	
15	DCR	
23	DCL	
24	DC BIAS	

No.	Symbol	Equivalent Circuits
22	DGND	
16	ISET	
17	IOUTR	
18	IOUTL	
19	NC	
20	AVEE	
21	AGND	



No.	Symbol	Equivalent Circuit
25	COUT	
26	CIN	
27	$\overline{\text{CIN}}$	
28	DGND	

## Electrical Characteristics

(Ta = 25°C, V<sub>EE</sub> = -5.0V, V<sub>CC</sub> = 5.0V)

Item	Symbol	Conditions		Min.	Typ.	Max.	Unit
Circuit current	I <sub>EE</sub>	1, 2, 14, 20	Pins 4, 5 = 5V	-125	-95		mA
Circuit current	I <sub>CC1</sub>	4	Pin 5 = 5V (6, 7, 8, 9, 10, 12, GND)		12.6	15.5	mA
Circuit current	I <sub>CC2</sub>	4	Pin 5 = 0V (6, 7, 8, 9, 10, 12, GND)		5.9	10.0	mA
Input threshold voltage	V <sub>TH</sub>	6, 7, 8, 9, 10, 12			2.1		V
High level input voltage	V <sub>IH</sub>	6, 7, 8, 9, 10, 12		2.9			V
Low level input voltage	V <sub>IL</sub>	6, 7, 8, 9, 10, 12				0.9	V
High level input current 1	I <sub>IH1</sub>	5	V <sub>IH</sub> = 5V		0.7	1.3	mA
High level input current 2	I <sub>IH2</sub>	6, 7, 8, 9, 10, 12	V <sub>IH</sub> = 5V		250	550	μA
Low level input current 1	I <sub>IL1</sub>	5	V <sub>IH</sub> = 0V		0.35	0.8	mA
Low level input current 2	I <sub>IL2</sub>	6, 7, 8, 9, 10, 12	V <sub>IL</sub> = 0V		120	550	μA
High level output voltage	V <sub>LRCKH</sub>	11	With Pin 7 at 4.5V, set I <sub>OH</sub> = -100μA and input a clock of 0V-5V-0V to Pin 6.	2.7	4.2		V
Low level output voltage	V <sub>LRCKL</sub>	11	With Pin 7 at 0V, set I <sub>OL</sub> = 100μA and input a clock of 0V-5V-0V to Pin 6.		-3.1	-2.7	V
SCLK output, high level	V <sub>SCLKH</sub>	3	I <sub>OH</sub> = -10μA	3.4	4.2		V
SCLK output, low level	V <sub>SCLKL</sub>	3	I <sub>OL</sub> = 400μA		0.5	1.6	V
Discharge circuit power dissipation current	I <sub>DCBIAS</sub>	24	V <sub>DCBIAS</sub> = 0V		1.9	2.5	mA
Discharge circuit high level output voltage	V <sub>DCH</sub>	15, 23	Pin 24 voltage = 1.3V Load current = 1.2mA	0	0.4	0.65	V
Discharge circuit low level output voltage	V <sub>DCL</sub>	15, 23	Pin 24 voltage = 1.3V Load current = 1.2mA		-4.2	-3.4	V
I <sub>SET</sub> current	I <sub>SET</sub>	16			0.5	1.0	mA
I <sub>OUT</sub> output current	I <sub>OUT</sub>	17, 18	Pins 17, 18: Voltage = 0V Pin 16: I <sub>SET</sub> = 500μA (I <sub>OUT</sub> = I <sub>O</sub> + I <sub>IO</sub> )		2.008		mA
Clock input bias voltage	V <sub>CIN</sub>	26, 27			-1.3		V
Clock high level output voltage	V <sub>COH</sub>	25			-0.8		V
Clock low level output voltage	V <sub>COL</sub>	25			-1.6		V
Current output pin leakage	I <sub>O</sub> LEAK	17, 18	Pins 17, 18: Voltage = 0V when the current output is off.			1.5	μA
Current ratio	I <sub>O</sub> /I <sub>IO</sub>	17, 18	Pin 16: I <sub>SET</sub> = 500μA	255.0	256.0	257.5	-
Distortion factor	THD1	Both right and left; 0dB (full scale) when reproduced.			0.003	0.005	%
	THD2	Both right and left; -20dB when reproduced.			0.02	0.025	%
Operation clock frequency	f <sub>CLK1</sub>	Both self-drive & external-drive Ta = -20 ~ +70°C			68	80	MHz
Operation clock frequency	f <sub>CLK2</sub>	Both self-drive & external-drive Ta = -20 ~ +75°C			68	75	MHz

## Description of Conversion Operation

### (1) Data pickup (BCLK, DIN, WCLK, LRCK)

Data consist of 16-bit serial signals in 2's complement. They are transmitted into the IC sequentially from the MSB in synchronization with the rise edge of the bit clock (BCLK). (The BCLK delay will change the data. The falling edge changes the data.)


When the word clock (WCLK) is changed from high level to low level at the 17th BCLK, the 16-bit data is transferred from the shift register to the latch with the decay signal. When CX20152 is used in the stereo mode, other-channel data are transmitted from the 17th BCLK.

In the stereo mode, the Rch data is picked up when LRCK is at a low level and the Lch data is picked up when LRCK is at a high level. IOU TL and DCL operate only when LRCK is at a low level, and IOU TR and DCR operate only when LRCK is at a high level.

### (2) Conversion operation (CC, LRCK, CIN, IOU TL, IOU TR, DCL, DCR)

When more than 3 clocks are fed from the clock input (CIN) with the conversion command (CC) at a high level, all the internal timing circuits are reset.

After the resetting, the internal timing circuit starts operation when a clock is input from CIN with CC at a low level. From this operation, three signals, Discharge, Counter set and Integral current Start, are generated. Timing of these signals is determined as follows by the clock interval  $\tau_0$  and its quantity.




The counter set signal is used to set the data input in the latch to the counter but does not output externally.

The discharge signal is output from DCL and DCR and controlled by LRCK. It is output from DCL when LRCK is at a low level and from DCR when LRCK is at a high level.

The integral current start signal starts the upper current  $i_o$  and lower current  $i_o$  flowing. The counter starts counting from the preset value simultaneously when the discharge signal is off, counts 11 offsets after the end of the counting and outputs a signal to stop the integration current. The value  $t_5$  is varied between 0 to 255 by the input data value preset to the counter.

Therefore, the time before the end of the integration after the low level has been set, i.e. the conversion time, requires the maximum ( $t_4 + t_5 \text{ Max} = 367 \times \tau_0$ ) seconds.

The integration current of IOU TL is output, as with the discharge signal, when LRCK is at a low level; IOU TR is output when LRCK is at a high level.

(3) The relation between sampling frequency  $f_s$  and clock

The maximum and minimum values of the integration voltage output,  $VO \text{ Max}$  and  $VO \text{ Min}$ , are expressed as follows.

$$VO \text{ Max} = \frac{I_0}{C} * \tau * 267 + \frac{I_0}{C} * \tau * 266 \quad (t_4 + t_s \text{ Max})$$

$$VO \text{ Min} = \frac{I_0}{C} * \tau * 12 + \frac{I_0}{C} * \tau * 11 \quad (t_4 + t_s \text{ Min})$$

where  $f_{\text{CLK}}$  is a clock frequency and  $\tau$  is a period.

The integration voltage is held by the capacitor C in the integrator when the current is switched off. This voltage is used as D/A conversion output during the deglitching period T which is given according to the settling time of the deglitching circuit.

The relation between the conversion frequency  $f_s$  and the clock frequency  $f_{\text{CLK}}$  is given as below assuming that the conversion time and deglitching period are equivalent:

$$f_s = \frac{f_{\text{CLK}}}{2 \times (t_4 + t_s \text{ Max})} = \frac{f_{\text{CLK}}}{734}$$

where  $f_s = 44.1 \text{ kHz}$  results in  $32.4 \text{ MHz}$  of  $f_{\text{CLK}}$

It is, however, recommendable to specify  $f_s$  as the follow for the practical use because a settling time of 0.5 to 1.0  $\mu\text{s}$  is required for the integrator after the current for  $t_s$  disappears:

$$f_s = \frac{f_{\text{CLK}}}{(t_4 + t_5 \text{ Max} + 1.0(\mu\text{s}) + T)}$$

#### (4) Integration current setting (ISET, IOUTL, IOUTR)

Integration current is determined by a constant current value input through the ISET pin, which is given as below:

$$\text{IOUTL (R)} = I_0 + i_0 = \left(4 + \frac{1}{64}\right) \text{ISET}$$

where  $i_0$  and  $I_0$  are integration currents corresponded to the 1LSB and  $2^8 \cdot \text{LSB}$ , respectively.

If  $D_0$  and  $D_{15}$  are specified as MSB and LSB, respectively, integrator output voltage  $V_0$  is given by the following equation:

$$V_0 = \frac{I_0}{C} (D_0 \cdot 2^7 + \overline{D_1} \cdot 2^7 + \dots + \overline{D_7} \cdot 2^0 + 12) \tau_0 \\ + \frac{i_0}{C} (\overline{D_8} \cdot 2^7 + \overline{D_9} \cdot 2^6 + \dots + \overline{D_{15}} \cdot 2^0 + 11) \tau_0$$

where  $\text{ISET} = 500 \mu\text{A}$ ,  $\tau = \frac{1}{35 \text{ (MHz)}} = 28.6 \text{ (ns)}$  and  $C = 2000 \text{ pF}$  result in the maximum output voltage  $V_{0 \text{ Max}}$

of the integrator when any of a value from 10 to 0 is given as an input data. Based on the relations below,

$$I_0 = 4 \cdot \text{ISET}$$


$$i_0 = \frac{1}{64} \cdot \text{ISET}$$

$V_{0 \text{ Max}}$  is calculated as the follow:

$$V_{0 \text{ Max}} = \frac{2.0 \times 10^{-3}}{2000 \times 10^{-12}} \cdot 267 \cdot 28.6 \times 10^{-9} \\ + \frac{400 \cdot 10^{-6} / 64}{2000 \times 10^{-12}} \cdot 266 \cdot 28.6 \times 10^{-9} \\ = 7.67 \text{ (V)}$$

**(5) LRCK OUT operation (LATCH, LRCK, LRCK OUT)**

The LRCK OUT is a drive output of the analog switch IC (equivalent to MC14053B) to clip the output converted by CX20152 and the integrator so that the converted output can be a PAM wave. When the PAM wave has a jitter, a conversion error results. To absorb this jitter, a D-type latch is built-in and the LATCH input is used as its clock. The D-type latch varies the output state in synchronization with the rise of the clock. In the high-speed conversion (with sampling frequency of 88.2kHz), the clock frequency is as high as about 70MHz. This will affect the delay time of the analog switch IC; it is possible the delay time becomes equal to  $t_1$ . Then, the last part of the PAM wave overlaps on the discharge time causing a considerable conversion error. In such a case, LRCK can output its level by keeping LATCH at a high level. The output voltage level ranges from  $-2.7V$  to  $+2.7V$ , enable to drive CMOS analog switch.



Timing of LATCH, LRCK and LRCKOUT

**(6) Clock input/output Pin (COUT, CIN and  $\overline{CIN}$ )**

The clock buffer consists of a circuit equivalent to a general-purpose ECL logic circuit, with its input pin biased with an internal bias circuit ( $= -1.3V$ ). The output amplitude level is  $0.8V$ .

**(7) Bias Pin (DV<sub>EE</sub>, SUB, DGND, V<sub>CC</sub>, AV<sub>EE</sub>, AGND and DC BIAS)**

SUB denotes the IC substrate and its voltage potential should be common to that of DV<sub>EE</sub>. The standard value of DV<sub>EE</sub> and AV<sub>EE</sub> is  $-5.0V$ .

V<sub>CC</sub> is the power supply for the interface circuit from a CMOS or TTL level to the internal ECL logic. Its standard value is  $+5V$ .

DC BIAS is the bias circuit of the discharge signal output circuit. As it requires about  $2.5mA$  as its standard current, supply current should be  $2.5mA + \alpha$ . This pin voltage is biased to  $2V_f$  and the value of  $\alpha$  is determined as follows.

To maintain the pin voltage at  $2V_f$  ( $\approx 1.4V$ ), about  $0.5mA$  of current is required. Additionally, the maximum current flowing through the load resistor  $R_L$  attached to DCR (Pin 15) and DCL (Pin 23) is obtained from the following equation.

$$1/R_L \times (V_{DCH} + |DV_{EE}|) \times 2, \text{ where } R_L = 4.7k\Omega, V_{DCH} = 0.4V \text{ and } DV_{EE} = -5V$$

Hence,  $\alpha = 0.5 + 1.32 = 1.82$  (mA)

Therefore, the total current will be  $4.32mA$ .


We recommend  $5mA$  with  $R_L$  at  $4.7k\Omega$ .

**(8) System clock output pin, ON/OFF (SCKL, ON/OFF)**

SCLK is the output pin of the  $1/4$  frequency divider of the oscillation circuit's master clock frequency. The frequency outputs when the ON/OFF pin is supplied with  $5V$  (V<sub>CC</sub>) and stops when the ON/OFF pin is supplied with  $0V$  or set to open.

As its output amplitude is  $2V$  and too low to be connected directly to a TTL or CMOS, be sure to amplify before connection.


Application Circuit for Operating Deglitcher in Sample/Hold Type



Application Circuit (Example 1)


CX20152

SONY






Application Circuit (Example 2)




**Timing Chart**




(See Application Circuit Ex. 1)

**Timing Chart II**




(See Application Circuit Ex. 2)


Maximum allowable power dissipation decrement curve




Maximum clock frequency temperature characteristics




$I_{OUT}$  temperature characteristics ( $I_o + i_o$ ) (Both of R, Lch)




$I_o/i_o$  vs.  $I_{SET}$



Output current vs. Supply voltage ( $V_{EE}$ )



Distortion factor



Dual 10 bit 50 KHz Multiplexed A/D + D/A

**Description**

The CX23010/CX23060 are the 10 bit, 50 kHz CMOS A/D, D/A Converters for Audio digital signal processing, using a coarse-fine integration technique. Both Analog to Digital and Digital to Analog Conversions are capable with selecting the mode. It can be separated into 2 blocks. One is a digital block includes

- Digital block includes
  - A digital limiter
  - A counter
  - A timing generation circuit
- Analog block includes
  - A current source
  - An operational amplifier
  - A comparator
  - A multiplexer (2-channel)

**Features**

- A Single Power Supply:  $V_{DD}$  5V
- Minimum number of external parts required (Around one-third compared with our current A/Ds)
- Two channel audio A/D, D/A processing (L and R Channels)
- 2's Complementary digital code is employed
- Low Power consumption (Less than 50 mW)

**Structure**

- Silicon Gate CMOS IC

**Applications**

- Digital Audio Signal Processing
- PCM Audio Processing
- Telecommunications Digitizing
- Computer Interface System

**Absolute Maximum Ratings ( $T_a = 25^\circ\text{C}$ )**


• Supply voltage	$V_{DD}$	-0.3 to 7.0	V
• Analog input voltage	$V_{IN}$	-0.3 to $V_{DD} + 0.3$	V
• Operating temperature	$T_{opr}$	-20 to +75	$^\circ\text{C}$
• Storage temperature	$T_{stg}$	-55 to +150	$^\circ\text{C}$
• Allowable power dissipation	$P_D$	650 mW for CX23010 800 mW for CX23060	

**Recommended Operating Conditions**


(1) $AV_{DD}, DV_{DD}$	4.5 to 5.5	V
(2) $AV_{DD} \leq DV_{DD} + 0.5$		V

**Package Outline**

Unit: mm



Block Diagram



## Pin Description

No.	Symbol	I/O	Description	DC potential
1	DV <sub>SS</sub>		Digital ground pin.	
4	INT IN	I	Operational amplifier inverted input pin for integrator, and connection pin for constant current switching.	2.44 to 2.57V
5	AREF	I	Operational amplifier non-inverted input pin for integrator and aperture. Analog reference voltage V <sub>A</sub> is input.	2.44 to 2.57V
6	INT OUT	O	Operational amplifier output pin for integrator. Connecting a capacitor between this and INT IN (Pin 4) will make an integrator.	
7	ISET A/D	I	Integrating current setting pin during A/D conversion. 5μA reference current is input.	1.2 to 1.3V
8	ISET D/A	I	Integrating current setting pin during D/A conversion. 2.8μA reference current is input.	1.1 to 1.2V
9	AV <sub>SS</sub>		Analog ground pin.	
10 19	L IN R IN	I	L/R channel analog signal input pins. Less than -10dBs is proper for the maximum input level. Input impedance is about 3.5kΩ.	
11 18	L APT IN R APT IN	I	L/R channel operational amplifier inverted input pins for aperture. Input impedance is about 4.4 kΩ.	
12 17	L APT OUT R APT OUT	O	L/R channel operational amplifier output pins for aperture. Connecting capacitors with L/R APT IN (pins 11 & 18) will make aperture amplifiers.	
13 16	L S/H IN R S/H IN	I	L/R channel sample-hold amp input pins. Input impedance is about 10 kΩ. Less than -4.6dBs is suitable for the maximum input level.	
14 15	L OFFSET R OFFSET	I	L/R channel DC offset correction pins during A/D conversion. Connecting variable resistors to the external reference power supply will correct the DC offset.	
20	REFL	I	Lower comparator comparison voltage input pin.	3.50 to 3.67V
21	REF H	I	Higher comparator comparison voltage input pin.	3.30 to 3.50V (When REF = 2.7V)
22	AV <sub>DD</sub>		Analog power supply voltage pin. Latch-up prevention resistor 10Ω is recommended.	
23	DV <sub>DD</sub>		Digital power supply voltage pin.	
24	MCK	I	Master clock input pin. About 11.6 MHz (736f <sub>H</sub> ) is suitable for 8 mm video.	
25	MODE	I	Mode select input pin. Selectable between A/D conversion at "L" level and D/A conversion at "H" level.	
26	BCK	I	Bit clock input pin. It is used as a shift clock to transfer data by shift register. About 630 kHz (40f <sub>H</sub> ) is suitable for 8 mm video.	
27	WCK	I	Word clock input pin. It is used as an L/R channel identification signal of data. (R channel at "L" level and L channel at "H" level). About 31.5 kHz (2f <sub>H</sub> ) is proper for 8 mm video. It must be input in sync with the rise edge of BCK.	
28	DATA	I/O	Data input/output pin. When MODE is "L", LSB-leading 10-bit data is output in sync with the rise edge of BCK. When MODE is "H", LSB-leading 10-bit data is input in sync with the fall edge of BCK. The data coding is in 2's complement.	


## Electrical Characteristics

(Ta = 25°C AV<sub>DD</sub>, DV<sub>DD</sub> = 5.0V)


Item		Symbol	Condition	Min.	Typ.	Max.	Unit
Master Clock	Frequency	FMCK			11.6	19.0	MHz
	Input Voltage	VMCK		2.5	3.0	5.3	V <sub>P-P</sub>
	Input Threshold	THMCK		1.0	1.5	2.0	V
	Duty	DMCK		30	50	70	%
Word Clock	Frequency	FMCK			31.5	50	kHz
	Input Voltage	VWCK		3.5	5.0	5.3	V <sub>P-P</sub>
	Input Threshold	THWCK		2.0	2.5	3.0	V
Bit Clock	Frequency	FBCK			630	1000	kHz
	Input Voltage	VBCK		3.5	5.0	5.3	V <sub>P-P</sub>
	Input Threshold	THBCK		2.0	2.5	3.0	V
Mode Select	Input Voltage	VMOD		0		5.3	V
	Input Threshold	THMODE		2.0	2.5	3.0	V
Input Voltage	Analog Signal Input	LIN RIN				-10	dBs
	Sample Hold Input	L S/H IN R S/H IN				-4.6	dBs
	Upper Comparator Reference Input	V <sub>H</sub>	V <sub>L</sub> = 3.6V	3.31	3.40	3.50	V
	Lower Comparator Reference Input	V <sub>L</sub>		3.50	3.60	3.67	V
	Analog Reference Voltage	V <sub>A</sub>	V <sub>L</sub> = 3.6V	2.44	2.50	2.57	V
Input Current	A/D Integration	I <sub>A/D</sub>	FMCK = 11.6 MHz, C = 220PF	4.5	5.0	5.6	μA
	D/A Integration	I <sub>D/A</sub>	FMCK = 11.6 MHz, C = 220PF	2.3	2.8	3.3	μA
Output Voltage	A/D Integration	V <sub>I</sub>	L S/H IN/R S/H IN = -4.6 dBs	1.9	2.0	2.1	V <sub>P-P</sub>
	D/A Integration	V <sub>I</sub>	FMCK = 11.6 MHz, C = 220PF 0 dB	0.9	1.1	1.3	V <sub>P-P</sub>
	D/A Aperture	L APT OUT R APT OUT	FMCK = 11.6 MHz, C = 220PF 0 dB	1.3	1.6	2.0	V <sub>P-P</sub>
Gain	A/D Gain	G <sub>V A/D</sub>		16.0	16.5	17.0	dB
	D/A Gain	G <sub>V D/A</sub>		2.8	3.3	3.8	dB
Coarse/Fine Current ratio		I <sub>o</sub> /i <sub>o</sub>	I A/D = 3.0 μA	15.5	16.0	16.5	
Resolution					10		bit
Distortion Factor		THD	-6 dB input, 1 kHz	-52	-54	-56	dB
Conversion time	A/D	TCV A/D	FWCK = 31.5 kHz			12.45	μs
	D/A	TCV D/A	FWCK = 31.5 kHz			8.28	μs
Frequency Response	A/D*	RESP A/D	Operating input $\frac{FWCK}{2}$ , 0dB frequency at 1kHz		0		dB
	D/A*	RESP D/A	Operating input $\frac{FWCK}{2}$ , 0dB frequency at 1kHz		-3.6		dB
Supply Current		I <sub>D</sub> (total)			9	10	mA

\*Note) Assuming the frequency response is 0 dB when Analog Input Freq. = 1 kHz


Constant Current Ratio Test Circuit



D/A conversion mode/Operational amplifier/  
Amplification Gain Test Circuit




A/D conversion mode/Operational amplifier/  
Amplification Gain Test Circuit






**Test Circuit for total harmonics distortion factor and noise(conversion accuracy) characteristics**




**Timing Chart of A/D Conversion Mode**



When Mode Select of the CX23010/CX23060 is set to "L", A/D conversion mode is selected. When BCK (46fH, 723.776kHz for NTSC) and WCK (2fH, 31.46853kHz for NTSC) are input from an AD/DA interface LSI in this mode, C.C (Convert Command) is generated internally in CX23010/CX23060. While this C.C is at "H" level, the analog signal input is sampled; the A/D conversion is executed during "L" level. The sampling and conversion operations are performed in time division for each of the R and L channel analog signals. The converted final data is output serially with the LSB data leading in sync with the rise edge of BCK when the C.C becomes "H" level again.

### Timing Chart of D/A Conversion Mode



When Mode Select of the CX23010/CX23060 is set to "H", D/A conversion mode is selected. When BCK (46fH, 723.776kHz for NTSC) and WCK (2fH, 31.4685kHz for NTSC) are input from CX23012 (AD/DA interface LSI) in this mode, DIS (Discharge clock) and APT R/L (Aperture clock) are generated internally in the CX23010/CX23060. At the same time, the serial data input with the LSB leading is stored in sync with the fall edge of BCK. After DIS has discharged at "H" level the integrating charge resulting from the previous D/A conversion, D/A conversion starts when DIS goes to "L" level. The discharge and conversion operations are performed in time division for each of the R and L channel data inputs. The final integrated output after conversion is sampled while APT R/L is at "H" and held at "L" level.

### Description of Function

The CX23010/CX23060 are one-chip 10 bit A/D, D/A converter provided with every function required in A/D and D/A conversion. When combined with CX23011 (for modulation, demodulation and error correction), CX23012 (for 8-10 bits compression and expansion) and CX20099 (analog noise reduction), they are used in the PCM processor for 8 mm video.

### 1 A/D Conversion

#### • Selection of operational mode


A/D conversion mode is selected by setting the mode select input (MODE) to "L".

#### • Analog block operation and gain

The input signal applied to the analog signal input pins ( $L_{IN}$ ,  $R_{IN}$ ) is amplified about 12.5 dB by the aperture amp and output to the aperture output pins (L APT OUT, R APT OUT). After component out of band area is removed from the output signal by the external attenuation filter, it is added to the sample-hold input pins (L S/H IN, R S/H IN) and output to the integrating output pin (INT OUT) after amplification of about 4dB by the sample-hold amplifier.

This gain is obtained assuming that the external filter's insertion loss is  $-7.3\text{dB}$ . Therefore, the overall gain will be  $9.2\text{dB}$  when the A/D conversion filter is included.

When the external filter's insertion loss is different from the above value or its insertion position is different, the aperture amp gain may be too high. In such case, it is effective to divide the aperture output as follows:



When the divided output is supplied directly to the sample-hold input pin, a division resistance value of  $3.3\text{ k}\Omega$  is suitable for use.

#### • Digital block operation and clock frequency

The Convert Command (C.C.) is generated internally by inputting the wordclock (WCK) and bit clock (BCK). While C.C. is at "H", the analog signal added to the sample-hold amp is sampled and while C.C. is at "L", the constant current weighted with inverse polarity against the input signal is integrated for conversion. The 10 bit data is performed by calculating the integrating time of the coarse constant current and fine constant current separately using a counter. The data is loaded in the shift register when C.C. becomes "H" again and is output serially with LSB leading in sync with the rise edge of BCK. The data is coded in 2's complement.

The master clock frequency (FMCK) required in executing a full-scale A/D conversion in the CX23010/CX23060 is obtained from the following equation.

$$FMCK \geq \left\{ \frac{(TWCK/2) - 2.5TBCK}{69} \right\}^{-1}$$

TWCK = word clock frequency.

TBCK = bit clock frequency.

When combining with CX23012, a master clock of more than about 6 MHz is required, as TWCK is  $31.7\mu\text{s}$  and TBCK is  $1.38\mu\text{s}$ . With the CX23010/CX23060, a master clock of about 11.6MHz will be suitable as the margin is about double.

As the conversion operation is required to be in sync with the master clock in the CX23010/CX23060, the master clock, word clock and bit clock must be synchronous each other. They don't have to be in phase, however.

### • Integrating current

The integrating current value  $I_{A/D}$  required to perform a full-scale A/D conversion in the CX23010/CX23060 is obtained by the following equation.

$$I_{A/D} = \frac{C \cdot V_I}{1023\tau_0}$$

where  $C$  = Integral capacity,  
 $V_I$  = Integral output voltage and  
 $\tau_0$  = Master clock cycle

Supposing  $C=220_pF$ ,  $V_I=2V_{p-p}$  and  $\tau_0=86ns$  (FMCK=11.6MHz), a desirable integrating current value is about  $5\mu A$ . The integrating current setting is done by applying an external constant current to the integrating current setting pin (ISET A/D) during A/D conversion.

When a constant current is applied through a setting resistor  $R_{A/D}$  from an external reference voltage, this resistor value is calculated from the following equation.

$$R_{A/D} = \frac{V_{REF} - 1.25V}{5\mu A}$$


Supposing  $V_{REF}=3.6V$ , a setting resistor value will be  $470 K\Omega$ . Using a resistor with tolerance of 1%, variation of the playback output level will be less than  $\pm 1.0dB$ . A bypass capacitor of more than  $1\mu F$  should be used for the integrating current setting pin to avoid stray noise to the pin.

### • Comparison voltage

Switching between the upper conversion and lower conversion is performed by the integrating output surpassing the comparison voltages,  $V_H$  and  $V_L$ , in the next stage comparator. The two comparison voltages have following relationship.

$$\frac{67 I_{A/D} \cdot \tau_0}{C} \leq V_L - V_H \leq \frac{131 I_{A/D} \cdot \tau_0}{C}$$

As the lower comparison voltage  $V_L$  needs a small ripple particularly, it is suggested to use a reference voltage made by the external reference power supply. Set the reference voltage at 3.50 V to 3.67 V (3.60V typ.). The upper comparison voltage  $V_H$  is made from resistance division as the following diagram in this reference voltage.



Resistance tolerance of 5% is recommended.

### • Analog reference voltage

As the CX23010/CX23060 are operated with a single 5V power supply, non-inverted input of the internal operational amp must be biased to around half of the power supply. The analog reference voltage  $V_A$  gives this bias and it can be divided from the comparator's lower comparison voltage  $V_L$ . The ripple filter capacitor to suppress time variation of  $V_A$  is suggested to have about  $220\mu F$ .

### • Offset adjustment

As 8mm video uses a non-linear quantization by 10 bit, 8 bit compression/expansion, compatibility is affected when a DC offset component is included in the A/D converter data output. To correct this DC offset, the integrating output's center voltage must be shifted by applying an offset current from the offset input pins (L OFFSET, R OFFSET). As it is desirable to keep the offset voltage constant regardless of the power supply voltage changes, the offset voltage should be applied via an offset resistor from the external reference voltage (3.50V to 3.67V) in this case in adjusting the DC offset, set the offset resistor value so that the data output will be "0000000000" when the center voltage is added to the sample-hold input. The lowest bits (LSB-2SB) of the data output are sometimes not determined due to an analog drift or stray noise, but in practice this is not matter.

## 2. D/A Conversion Operation

### • Selection of operation mode

By setting the mode select input (MODE) to "H", the D/A conversion mode is selected.

### • Digital block operation and clock frequency

Discharge clock (DIS) and aperture clock are generated internally, by inputting word clock (WCK) and bit clock (BVCK). The serial data input with LSB leading is stored in the shift register in sync with the falling edge of bit clock and set in the counter just before the rise and falling of word clock. When the discharge clock becomes "L", the counter starts counting, beginning from the value set in it and at the same time a constant current weighted corresponding to data is output. When the counter outputs the carry signal, the counting and constant current output stop. The master clock frequency required to perform a fullscale D/A conversion in CX23010/CX23060 obtained from the following equation.

$$\text{FMCK} \geq \left\{ \frac{6 \cdot \text{TBCK}}{37} \right\}^{-1}$$

When combined with CX23012, a master clock of more than about 4.5 MHz is required since TBCK=1.38 $\mu$ s.

### • Analog block operation and gain

The integrating charge resulting from the previous conversion will be discharged while the discharge clock is "H", the integrating output potential is initialized to the analog reference voltage ( $V_A$ ). When the discharge clock goes to "L", D/A conversion operation is executed by integrating the constant current output. Which the constant current output stops, integrating also stops and the pin voltage of the integrated capacitor at this moment is the D/A converted value. The integrated output held in the capacitor is output, after being gained by about 3.3 dB from the aperture amp, to the aperture output pins (L APT OUT, R APT OUT). Output signal's out-of-band components are removed by an external interpolation filter. The aperture amp gain is set supposing the external filter's insertion loss at -7.3 dB. The gain is not varied externally unlike A/D conversion mode.

### • Integrating current

With the CX23010/CX23060, relationship between the integrating output  $V_I$  and integrating current  $I_{D/A}$  is determined from the following equation.


$$I_{D/A} = \frac{C \cdot V_I}{1023\tau_0}$$

Supposing  $C=220$  pF,  $V_I=1.1V_{p-p}$  and  $\tau_0=86$  ns, a proper integrating current will be about  $2.8\mu$ A. If the external filter loss is supposed to be -7.3dB, -10dBs will be obtained as the filter output level. Setting of the integrating current is executed by applying a constant current externally to the integrating current setting pin (ISET D/A) during D/A conversion. When constant current is applied through a setting resistor  $R_{D/A}$  from the external reference voltage, the resistor value is determined from the following equation.

$$R_{D/A} = \frac{V_{REF} - 1.15V}{2.8\mu A}$$

Supposing  $V_{REF}=3.6V$ , the setting resistor will be  $880K\Omega$ . Using a resistor of 1% tolerance, the playback output level variation will be held within  $\pm 1.5$ dB. Applying a bypass capacitor of more than  $1\mu$ F to the integrating current setting pin is recommended to avoid a stray noise to it.

Typical Application Circuit



**Selection of Parts to be Used**

- (1) For an integrating capacitor between Pin 4 and Pin 6, use a type with little dielectric absorption. (e.g. styrene, etc.)
- (2) Adjust the semi-fixed resistor 1KB so that the reference voltage generated from the reference voltage IC (TI's TL430 or TL431) is 3.6V.
- (3) Accuracy tolerance of the three divided resistors, 75 $\Omega$ , 390 $\Omega$  and 1K $\Omega$ , supplying voltage to Pins 5, 20, and 21 is 5%. Voltages of each pin are 2.5V for Pin 5, 3.6V for Pin 20 and 3.4V for Pin 21 approximately.
- (4) We recommend 1% accuracy tolerance of 470K $\Omega$  for the integrating current setting resistor to be connected to Pin 7, which will give a recording level during A/D conversion.

**Adjustment Methods**


- (1) In adjustment of the play back level during D/A conversion, use the 1 Mega- $\Omega$  B semi-fixed resistor connected to Pin 8. Input to Pin 28 a full-scale level digital sine wave data (1 kHz) and adjust the semi-fixed resistor so the playback level of L OUT and R OUT becomes -10dBs (0.245Vrms). The maximum level deviation between L OUT and R OUT channels is  $\pm 0.3$ dB.
- (2) Adjustment of the recording level during A/D conversion is not shown in separate illustration but the playback level of the reference playback DAC (a separate DAC must be prepared adjusted to have -10dBs playback output level when full-scale data is input as in (1) above) must have -10dBs when the analog input level fed to Pins 10 and 19 is set at -10dBs (0.245Vrms). In practice, however, it is effective to vary the analog input level of Pins 10 and 19 properly or provide a level adjustment amp for Pins 13 and 16, since the level ratio of 1 to 1 between an analog input and digital output is unobtainable due to variation in the ADC conversion gain.
- (3) In the offset adjustment during A/D conversion, use the 22KB semi-fixed resistor out of the three divided resistors 39K, 22KB and 10K from the reference voltage 3.6V. In practice, adjust the 22KB so the data output of Pin 28 becomes "0000000000" when the analog inputs of L IN and R IN are shorted. At this time the lowest two or three bits may be affected due to stray noise but they pose practically no problem.



### Application

#### • Mode switching in after recording

With the CX23010/CX23060, a bypass capacitor of more than  $1\ \mu\text{F}$  is recommended to prevent degradation of S/N ratio due to stray noise from the integrating current setting pin. It takes 0.3–0.4 sec (when a  $1\ \mu\text{F}$  bypass capacitor is used) before the integrating current becomes stable and the data during this period becomes insecure, generating a click noise in playback. To minimize the table period, it is most effective to precharge the bypass capacitor in the following circuit.




Note) Select  $S_A$  for A/D conversion.

Select  $S_B$  for D/A conversion.

#### • Frequency characteristics

The CX23010/CX23060 frequency characteristics during A/D conversion is determined by an input attenuation filter. Meanwhile the frequency characteristics during D/A conversion is determined by an aperture effect and output interpolation filter. With the CX23010/CX23060, degradation of high area frequency characteristics due to the aperture effect is unavoidable. This is because a sample-hold aperture circuit is used to obtain  $-10\text{dBs}$  as the interpolation filter output level during full-scale D/A conversion. To compensate the degraded characteristics, add a compensation filter, shown below, after the interpolation filter passed.




$$\text{Note) } \frac{e_o}{e_i} = \frac{1}{\sqrt{1 - 2(1 - 2a^2)x^2 + x^4}}$$

$$\text{where } x = \omega/\omega_c \quad L/R = 2a/\omega_c \quad LC = (1/\omega_c)^2$$


$$\text{when } f_c = 25\text{kHz}, \quad L = 2.2\ \text{mH}, \quad C = 0.015\ \mu\text{F} \quad \text{and} \quad R = 1\ \text{k}\Omega$$

With this compensation filter, the total recording/playback frequency characteristics is determined only by an external filter. With the CX23010/CX23060, note the pass band ripple is magnified double, whereas double attenuation is obtained for the stop and suppress bands since the input attenuation filter and the output interpolation filter are used in common.


**Total harmonic distortion factor + Noise vs. Output level (D/A conversion mode)**




**Total harmonic distortion factor + Noise vs. In frequency (D/A conversion mode)**




**Compensation characteristics of aperture effect**



**Total harmonic distortion factor + Noise vs. Output level  
(A/D conversion mode)**



**Total harmonic distortion factor + Noise vs. Input frequency  
(A/D conversion mode)**



Digital Filter for CD

Description

The CX23034 is a silicon gate CMOS LSI which has been developed as a digital filter for compact disc player. Excellent filter characteristics can easily be realized by inserting CX23034 between digital signal processing LSI for CD and D/A converter.

Features

- Composition of filter:
  - Stereo signal processing with 1 chip
  - Two times sampling rate conversion
  - FIR filter with 16-bit coefficient
  - Filter length 96
- Characteristics of filter:
  - Linear phase
  - Band passing ripple lower than +0.01 dB
  - Stopband attenuation higher than 80 dB
  - Frequency characteristics designed to correct the aperture effect of D/A converter
- Overflow limiter
- Formmats of the output data can be selected either to two's complement or offset binary
- Interface possible with 16-bit serial input D/A converter

Structure

Silicon gate CMOS

Absolute Maximum Ratings (Ta=25°C)



- Power supply voltage V<sub>DD</sub> V<sub>SS</sub>\* -0.3 to +7.0 V
  - Input voltage V<sub>IN</sub> V<sub>SS</sub>\* -0.3 to +7.0 V
  - Output voltage V<sub>OUT</sub> V<sub>SS</sub>\* -0.3 to +7.0 V
  - Operating temperature Topr -20 to +75 °C
  - Storage temperature Tstg -55 to +150 °C
- \* V<sub>SS</sub> = 0V

Recommended Operating Conditions


- Power supply voltage V<sub>DD</sub> 4.5 to 5.5 V
- Input voltage V<sub>IN</sub> V<sub>SS</sub> -0.3 to V<sub>DD</sub> +0.3 V
- Operating temperature Topr -20 to +75 °C

Package Outline


Unit: mm



Block diagram



## Pin Configuration



## Pin Description

Pin No.	Symbol	I/O	Description
1	XTAL	I	Input for crystal oscillator (16.9344 MHz)
2	AMPO	O	Output for crystal oscillator (16.9344 MHz)
3	TSET1	I	Input for testing (Normally connected to Vss)
4	CDCK	O	Clock output (8.4672 MHz)
5	LRCK	I	44.1 kHz strobe input
6	WCLK	I	88.2 kHz strobe input
7	DATA	I	Serial data input (Two's complement, MSB first)
8	BCLK	I	Bit clock input (input for serial data)
9	X2SC	I	Input for output format selection (High offset binary, low two's complement)
10	TEST2	I	Input for test (normally connected to Vss)
11	O5	O	Timing signal
12	Vss	—	GND pin (0V)
13	O6	O	Timing signal
14	TEST3	O	Test data output (normally open)
15	TEST4	O	Test data output (normally open)
16	TEST5	O	Test data output (normally open)
17	TEST6	O	Test data output (normally open)
18	TEST7	O	Test data output (normally open)
19	DOUT	O	Serial data output (MSB first)
20	O1	O	Timing signal
21	O2	O	Timing signal
22	O3	O	Timing signal
23	O4	O	Timing signal
24	VDD	—	Power supply pin (+5V)

**Note)** The frequencies shown are values to be used for CD.

## Input/Output Capacity

Item	Symbol	Standard			Unit
		Min.	Typ.	Max.	
Input pin	C <sub>IN</sub>		8	12	pF
Output pin	C <sub>OUT</sub>		10	12	pF

Measuring condition: V<sub>DD</sub>=V<sub>IN</sub>=0V, FM=1 MHz

## Electrical Characteristics

## DC characteristics

V<sub>DD</sub>=5V±10%, V<sub>SS</sub>=0V, Topr=-20 to +75°C

Item		Symbol	Condition	Standard			Unit
				Min.	Typ.	Max.	
Supply current		I <sub>DD</sub>	V <sub>DD</sub> =5.0V		35		mA
		I <sub>DDs</sub>	V <sub>DD</sub> =5.0V V <sub>IH</sub> =V <sub>DD</sub> V <sub>IL</sub> =V <sub>SS</sub>			0.1	mA
Input voltage (1) H level	A group (note)	V <sub>IH1</sub>		0.7V <sub>DD</sub>			V
Input voltage (1) L level		V <sub>IL1</sub>			0.3V <sub>DD</sub>		V
Input voltage (2) H level	B group (note)	V <sub>IH2</sub>		2.2			V
Input voltage (2) L level		V <sub>IL2</sub>				0.8	V
Output voltage H level	C group (note)	V <sub>OH</sub>	I <sub>OH</sub> =1 mA	V <sub>DD</sub> -0.5		V <sub>DD</sub>	V
Output voltage L level		V <sub>OL</sub>	I <sub>OL</sub> =1 mA	0		0.4	V
Input leakage current	B group (note)	I <sub>LI</sub>		-5		5	μA

Note) Pins of from A to C groups are shown as below.

A group	XTAL
B group	TEST1, TEST2, X2SC, DATA, BCLK, WCLK, LRCK
C group	CDCK, O1, O2, O3, O4, O5, O6, DOUT, TEST3, TEST4, TEST5, TEST6, TEST7

**AC Characteristics**

Input AC characteristics

 $T_{opr} = -20$  to  $+75^{\circ}\text{C}$ ,  $V_{DD} = 5\text{V} \pm 10\%$ 


## (1) XTAL pin

- ① In the event crystal oscillator is used

Item	Symbol	Min.	Typ.	Max.	Unit
Oscillating frequency	$f_{MAX}$			18.432	MHz

- ② In the event pulse is input while crystal oscillator is not being used



Item	Symbol	Min.	Typ.	Max.	Unit
Pulse cycle	$t_{C1}$	54	59		ns
"H" level pulse width	$t_{WH1}$	12	19.5		ns
"L" level pulse width	$t_{WL1}$	12	19.5		ns
Rising time	$t_r$		10	15	ns
Falling time	$t_f$		10	15	ns





(2) DATA, BCLK, WCLK and LRCK pins

Item	Symbol	Min.	Typ.	Max.	Unit
BCLK "H" level pulse width	t <sub>WH2</sub>	59			ns
BCLK "L" pulse level width	t <sub>WL2</sub>	48			ns
DATA hotting-up time	t <sub>S1</sub>	13			ns
DATA holding time	t <sub>H1</sub>	59			ns
WCLK "H" level pulse width	t <sub>WH3</sub>	3543		7795	ns
WCLK "L" level pulse width	t <sub>WL3</sub>	3543		7795	ns
WCLK pulse cycle	t <sub>C2</sub>		11338		ns
From rising of BCLK to falling of WCLK	t <sub>BW</sub>	65			ns
From falling of WCLK to rising of BCLK	t <sub>WB</sub>	22			ns
LRCK "H" level pulse width 1	t <sub>WH4</sub>	0			ns
LRCK "H" level pulse width 2	t <sub>WH5</sub>	473			ns
LRCK "L" level pulse width 1	t <sub>WL4</sub>	0			ns
LRCK "L" level pulse width 2	t <sub>WL5</sub>	473			ns



## Function Explanation

### (1) Oscillation circuit

Connect a crystal oscillator with a oscillation frequency of 384 fs (16.9344 MHz) between XTAL pin and AMPO pin, as shown in Fig. 1. In the event crystal oscillation is not used, input clock signal with a frequency of 384 fs to the XTAL pin.

The clock signal of 192fs (8.4672 MHz), which is divided-by 2 of the crystal oscillation frequency, is output from the CDCK pin.




Fig. 1 Oscillation circuit

[The values shown in parentheses are those used for CD]

### (2) Regarding initialization

The initialization of this LSI requires a XTAL time of approx. 770 clocks after the power supply is turned on, provided that all inputs are in normal condition. (It takes approx. 46  $\mu$ s when XTAL 16.9344 MHz.) The output is not valid until the initialization is completed.

### (3) Interface with signal processing LSI

Interfacing with the signal processing LSI can be carried out as shown in Fig. 2.

The input data 16 bit (two's complement) is input to DATA pin with MSB first, and individual bits of DATA input are fetched into the shift register within the IC at rising of BCLK. Accordingly, individual bits of DATA input should be changed at the falling of BCLK. Thus, 16 bits of data in the shift register within the LSI at the falling of WCLK is latched as a writing data of RAM.

Therefore, BCLK signal requires at least 16 pulses during its falling time of WCLK to the next falling time of same. If the BCLK signal has 17 pulses or over during its falling time of WCLK to the next falling time of same, 16 bits before WCLK falling time become writing data of RAM.

The input data becomes L-ch signal when LRCK is "H", and R-ch signal when LRCK is "L".

### (4) Interface with D/A converter

It enables to be interfaced with various D/A converter by using X2SC pin. The output timing chart is as shown in Fig. 2.

X2SC (Switchover of offset binary two's complement)

X2SC = "H" offset binary

X2SC = "L" two's complement

Offset binary is MSB inverse of two's complement.

### (5) Regarding synchronizing with input and output signals

If the relative relation between rising of WCLK when LRCK is "L" and output signal differs by more than 2 clocks of CDCK (236 ns), the operation within the IC is momentarily stopped, and synchronization of input signal and output signal is performed again.

### (6) Regarding frequency characteristics of filter

The frequency characteristics of this LSI are as shown in Figs. 3 and 4.

### (7) Correction of aperture effect frequency characteristics of D/A converter

The digital output of this LSI is output after correcting the frequency characteristics against the aperture effect of the D/A converter. In addition, this correction is carried out on the assumption that the sample and hold type DEGRETER is used as an analog output of the D/A converter.

Timing Chart




Fig. 2 CX23034 timing chart




Fig. 3 Frequency characteristics






Fig. 4 Band passing characteristics

Example of Application Circuit

(1) Connection of CX23034 and CX20152



## (2) L-ch and R-ch same phase connection method





**A/D, D/A Converters Video**



**2) A/D, D/A Converters – Video –**
**(P) : Preliminary**

Type	Function	Page
CX20051A	10bit 30MHz D/A Converter	119
CX20052A	8bit 20MHz Sub-ranging A/D Converter	130
CX20116/U CXA1066K/UK	8bit 110MHz Flash A/D Converter	139
CX20201A-1/-2/-3 CX20202A-1/-2/-3	10/ 9/ 8bit 160MHz D/A Converter	148
CX20206	8bit 35MHz RGB 3-channel D/A Converter	160
CX20220A-1/-2	10/ 9bit 20MHz Sub-ranging A/D Converter	176
CXA1008P / 1009P	High-speed Sample and Hold Amplifier	190
CXA1016P/K/UK CXA1056P/K/UK	8bit 30/50MHz Flash A/D Converter	202
CXA1076K CXA1176K	8bit 200/300MHz Flash A/D Converter	212
CXA1096M	8bit 20MHz Flash A/D Converter	232
CXA1096P	8bit 20MHz Flash A/D Converter	246
CXA1106P	8bit 35MHz High-speed D/A Converter	258
CXA1146	8bit 160MHz Triple VIDEO DAC	(P) 276
CXA1156	8bit 300MHz Triple VIDEO DAC	(P) 279
CXA1236K	8bit 500MHz Single VIDEO DAC	(P) 282
BX-1300	8bit 20MHz A/D Converter Module	285

## 10 bit 30 MHz D/A Converter

**Description**

CX20051A is 10 bit, 30 MHz D/A Converter, designed for a video signal processing. The broadcasting application will require the fairly high resolution for D/A. CX20051A is suitable for the high definition TV application, too.

The external resistor can control the voltage output range of the D/A. The CX20051A requires  $-5V$  single power supply, the ECL digital inputs, and the differential ECL clocks, to operate.

**Features**

- Maximum conversion frequency 30 MHz
- High resolution 10 bit
- Low power consumption 550 mW
- $-5V$  single power supply
- Clock input and digital input are in ECL level

**Structure**

Bipolar Silicon Monolithic IC.

**Absolute Maximum Ratings ( $T_a=25^\circ\text{C}$ )**


• Supply voltage	$V_{EE}$	$-12$	V
• Digital input voltage	$V_{IN}$	$V_{EE}$ to 0	V
• Operating temperature	$T_{opr}$	$-10$ to $+70$	$^\circ\text{C}$
• Storage temperature	$T_{stg}$	$-50$ to $+150$	$^\circ\text{C}$
• Allowable power dissipation		1.47	W

**Recommended Operating Conditions**


• Supply voltage	$V_{EE}$	$-5.0 \pm 0.25$	V
• Digital input voltage	$V_{IH}$	$-0.89 \pm 0.15$	V
	$V_{IL}$	$-1.75 \pm 0.15$	V
• Dynamic range	$V_o$	$-1.5$ to $-0.5$	V
• Bias current	$I_{SET}$	$1.0 \pm 0.5$	mA

**Package Outline**

Unit: mm



**Block Diagram and Pin Connection**



**Fig. 1**

**Pin Description**

No.	Symbol	Description	Equivalent circuit
1	A VEE	Analog VEE power supply (-5V)	
2	NC	Non-connection	
3	A VEE	Analog VEE power supply (-5V)	
4	NSB	10-bit digital input (MSB: Uppermost order) (LSB: Lower most order)	
5	BIT2		
6	BIT3		
7	BIT4		
8	BIT5		
9	BIT6		
10	BIT7		
11	BIT8		
12	BIT9		
13	LSB		
14	D GND	Digital GND	
15	D VEE	Digital VEE power supply (-5V)	

No.	Symbol	Description	Equivalent circuit
16	$\overline{\text{CLK}}$	Clock bar input	
17	CLK	Clock input	
18	NC	Non-connection	
19	NC		
20	OUT	D/A output	
21	A GND	Analog GND Directly connected to the output resistance circuit network (ROUT)	
22	A GND	Analog GND For analog circuit system other than the output resistance circuit network	
23	ISET	Dynamic range adjusting pin	
24	A VEE	Analog VEE power supply (-5V)	
25	NC	Non-connection	
26	NC		
27	D VEE	Digital VEE power supply (-5V)	
28	D GND	Digital GND	

## Electrical Characteristics

( $T_a=25^\circ\text{C}$  AGND=DGND=0V,  $A_{VEE}=D_{VEE}=-5\text{V}$ )

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Differential linearity	D.L.	*1	-0.8	0	0.8	LSB
Maximum operating clock frequency	f <sub>MAX</sub>	*2	30			MHz
Differential gain	D.G.	NTSC 40IRE mod. ramp f <sub>CLK</sub> =14.3 MHz		0.7		%
Differential phase	D.P.			0.2		deg
Circuit current	I <sub>EE</sub>		88	110	132	mA
Output impedance	R <sub>OUT</sub>		52	62	72	Ω
Input current	I <sub>IH</sub>	Measured in the high level input voltage of the individual pins 4 to 13	1	3	10	μA
Input current	I <sub>IL</sub>	Measured in the low level input voltage of the individual pins 4 to 13	0	20	300	nA

**Note)** As for the test circuit, see Fig. 2a to 2d.

\*1 Input signal is digital ramp with 1 MHz clock.

Glitches are not the subject of the measurement.

\*2 The maximum operating clock frequency which shows no bit error. Input signal is digital ramp.

Glitches are not the subject of the measurement.

Electrical Characteristics Test Circuit




Fig. 2a Block diagram of differential linearity and maximum operating frequency test circuit




Fig. 2b Block diagram of output impedance test circuit




Fig. 2c Block diagram of input current test circuit




Fig. 2d Block diagram of DG and DP test circuit




Fig. 2e Block diagram of dynamic range test circuit




Fig. 3 Typical circuit connection

When changing the dynamic range of the output, change the value of R or the constant current supply when a constant current supply is inserted in place of R. Both input and clock are in ECL level. Regarding the clock waveform, see the Note on Application.




Fig. 4 Application circuit



## Note on Application

### (1) Applying clocks

- (a) To pins 16 and 17, clock signals denoted as  $\overline{\text{CLOCK}}$  and  $\text{CLOCK}$  are to be fed respectively. Both of their levels are ECL compatible levels.




Fig. 5a  $\overline{\text{CLOCK}}$  and  $\text{CLOCK}$  waveforms

- (b) Alternatively single-end method is usable to apply clock signal to the device. A clock signal of ECL level is to be fed to one of pin 16 or pin 17, with the other pin fixed to the ECL threshold level.




Fig. 5b Single-end method

### (2) Timing chart

The timing between the  $\text{CLOCK}$  signal and 10 bit Digital Data Input signal is shown in the diagram below.




Fig. 5c Timing chart

(Recommended operating condition)

$$\tau_H > 2 \text{ ns}$$

$$\tau_S > 10 \text{ ns}$$

$$\tau_{PW0} = \tau_{PW1} > 20 \text{ ns}$$

The typical values of  $\tau_{DS}$  and  $\tau_{SET}$  under the above-mentioned condition are

$$\tau_{DS} \approx 7 \text{ ns}$$

$$\tau_{SET} \approx 4 \text{ ns}$$

for  $Z_L$  (load resistance)  $> 10 \text{ k}\Omega$

### (3) Dynamic range (ISET pin, pin 23)

Dynamic range can be determined by connecting an external resistor ( $R_{ISET}$ ) between the ISET pin (pin 23) and the A GND pin (pin 22), or by applying a current source (ISET) to the ISET pin (pin 23). Typical values to obtain 1V of dynamic range are 2.7 k $\Omega$  and 1 mA, for  $R_{ISET}$  and ISET respectively (for a load resistance  $Z_L > 10 \text{ k}\Omega$ ). (See the Dynamic range vs.  $R_{ISET}$  on page 11.)


## (4) Input coding

STEPS	DIGITAL INPUT	ANALOG OUTPUT	
		CASE ①	CASE ②
0000	MSB1111111111LSB	-0.003V	-0.003V
.	.	.	.
.	.	.	.
.	.	.	.
.	.	.	.
0511	1000000000	-0.4825V	-0.503V
0512	0111111111	-0.4835V	-0.504V
0513	0111111110	-0.4844V	-0.505V
.	.	.	.
.	.	.	.
.	.	.	.
.	.	.	.
1023	0000000000	-0.963V	-1.003V

CASE ① :  $R_{ISET}=2.7\text{ k}\Omega$   
(Output voltage is typical value.)

CASE ② :  $R_{ISET}$  is adjusted to obtain 1.000V full scale of analog output voltage.

- (5) Temperature fluctuation compensation method of D/A output voltage dynamic range  
When the temperature fluctuation of the output voltage dynamic range poses a problem, a simple temperature compensation can be performed by adding a simple circuit externally. Connecting diagram of the external circuit for temperature compensation is shown below. In this way, the temperature fluctuation may be limited to within  $\pm 150\text{ ppm}/^\circ\text{C}$ .




- (6) When the analog output level is at full scale  $1\text{ V}_{\text{p-p}}$ , the 1LSB becomes approximately  $1\text{ mV}$ . In order to obtain the predesignated characteristics, due care should be exercised in the designing of the CX20051A periphery circuit.

#### [Note on mounting onto the printed board]


The external connection diagram of CX20051A is basically as shown in Fig. 3. In this regard, take note to the points mentioned below.

- (1) AGND and DGND as also  $A_{\text{VEE}}$  and  $D_{\text{VEE}}$  are not connected internally. It is also desired to separate the analog block and digital block externally.
- (2) Take as much space as possible of the ground surface on the printed board to reduce parasitic inductance and resistance.
- (3) Insert a  $47\ \mu\text{F}$  tantalum capacitor and a  $1000\ \text{pF}$  ceramic capacitor in parallel between the  $V_{\text{EE}}$  surface and the ground surface most adjacent to it on the printed board and reduce the noise. In addition, it is also desired to insert a capacitor between the  $V_{\text{EE}}$  surface and the GND surface near the IC. (See Fig. below)


#### GND and $V_{\text{EE}}$ pattern arrangement




**Maximum operating clock frequency vs. Supply voltage**




**Maximum operating clock frequency vs. Ambient temperature**




**Dynamic range vs. Ambient temperature**




**Dynamic range vs. Supply voltage**



**Dynamic range vs. Riset**



**Dynamic range vs. Load resistance**



8 bit 20MHz Sub-ranging A/D Converter

**Description**

CX20052A is a serial-parallel type high speed A/D converter with a resolution of 8 bit for processing video signals driven by a single -5.0V power source.

It performs an A/D conversion of video signals with an external sample & holding circuit. A reference voltage and a clock should be added external to it.

The digital output is provided in 8 bit parallel with an open emitter. Both the clock and the digital output are in ECL level.

**Features**

- Maximum sampling frequency of 20 MHz (Min.)
- Low power consumption 700 mW (Typ.)
- Non-linearity error  $\pm 1/2$  LSB
- -5.0V single power supply
- Both clock input and digital output are in ECL level

**Structure**

Bipolar Silicon Monolithic IC.

**Absolute Maximum Ratings (Ta=25°C)**


• Supply voltage	V <sub>EE</sub>	-9.0	V
• Clock voltage	V <sub>CLK</sub>	V <sub>EE</sub> to +0.3	V
• Input signal voltage	V <sub>IN</sub>	V <sub>EE</sub> to +0.3	V
• Reference voltage	V <sub>REF</sub>	V <sub>EE</sub> to +0.3	V
• Digital output current	I <sub>OH</sub>	10	mA
• Operating temperature	T <sub>opr</sub>	-10 to +70	°C
• Storage temperature	T <sub>stg</sub>	-50 to +150	°C
• Allowable power dissipation	P <sub>d</sub>	1.47	W

**Recommended Operating Conditions**


• Supply voltage	V <sub>EE</sub>	-5.25 to -4.75	V
• Clock voltage	V <sub>IH</sub>	-1.04 to -0.74	V
	V <sub>IL</sub>	-1.9 to -1.6	V
• Input signal voltage	V <sub>IN</sub>	-2.0 to 0	V
• Reference voltage	V <sub>REF</sub>	-2.1 to -1.9	V

**Package Outline**


Unit : mm



Block Diagram



## Pin Configuration (Top View)



\* Pin-1 to be used open.

## Pin Description

No.	Symbol	Description
1	H-COMP BIAS	Pin connected to internal comparator. It should not be connected to outer circuit.
2	CLK IN	CLOCK input pin.
3	CLK IN	CLOCK input pin.
4	DGND	Ground pin of digital circuit.
5	D8	Digital output pin. (LSB)
6	D7	Digital output pin.
7	D6	
8	D5	
9	D4	
10	D3	
11	D2	Digital output pin. (MSB)
12	D1	
13	DGND	Ground pin of digital circuit.
14	DVEE	Power supply pin of digital circuit. (-5.0V)


No.	Symbol	Description
15	DGND	Ground pin of digital circuit.
16	NC	Non-connection.
17	NC	
18	NC	
19	AVEE	Power supply pin of analog circuit. (-5.0V)
20	AGND	Ground pin of analog circuit.
21	VIN	Analog input signal pin (0 to -2V)
22	AGND	Ground pin of analog circuit.
23	AVEE	Power supply pin of analog circuit. (-5.0V)
24	VREF (T)	Reference voltage pin. (0V)
25	VREF ADJ1	Reference voltage adjusting pin. (Usually it should be connected to GND through 0.047 $\mu$ F capacitor.)
26	VREF ADJ2	
27	VREF ADJ3	
28	VREF (B)	Reference voltage pin. (-2.0V)

## Electrical Characteristics

(T<sub>a</sub>=25°C, AGND, DGND=0V, AV<sub>EE</sub>, DV<sub>EE</sub>=-5V)


No.	Item	Symbol	Condition	Min.	Typ.	Max.	Unit
1	Linearity error	L.E.	V <sub>IN</sub> : f=1 kHz, 0 to -2V ramp. CLK: 20 MHz ECL level			±1/2	LSB
2	Differential gain	D.G.	V <sub>IN</sub> : NTSC 40 IRE mod. ramp CLK: 20 MHz ECL level		0.7		%
3	Differential phase	D.P.	V <sub>IN</sub> : NTSC 40 IRE mod. ramp CLK: 20 MHz ECL level		0.3		deg.
4	Max. actuating clock frequency	f <sub>CLK (MAX)</sub>	V <sub>IN</sub> : f=1 kHz, 0 to -2V ramp. Linearity error ±1/2 LSB Max.	20	30		MHz
5	Power consumption	I <sub>D</sub>	Output pin R <sub>L</sub> =4.3 kΩ Including current flowing to R <sub>L</sub>	110	140	160	mA
6	Clock input pin current	I <sub>O</sub>	V <sub>CLK</sub> =-0.885V V <sub>CLK</sub> =-1.75V		20.0	34.5	μA
7	Analog input pin current	I <sub>IN</sub>	V <sub>IN</sub> =0V V <sub>CLK</sub> =-0.885V V <sub>CLK</sub> =-1.75V		70	110	μA
8	Digital output voltage-High	V <sub>OH</sub>	V <sub>IN</sub> =0V R <sub>L</sub> =4.3 kΩ Output data is "11111111"	-0.90	-0.75		V
9	Digital output voltage-Low	V <sub>OL</sub>	V <sub>IN</sub> =-2.0V R <sub>L</sub> =4.3 kΩ Output data is "00000000"		-1.50	-1.35	V
10	Reference resistor	R <sub>REF</sub>	V <sub>REF T</sub> =0V V <sub>REF B</sub> =-2.0V	45	50	56	Ω
11	Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =-0.2V+0.07 V <sub>rms</sub>		70		PF

**Note)** To measure linearity error, differential gain, differential phase, max. frequency, the digital outputs of CX20052A are reconverted into an analog signal with a 10 bit D/A converter CX20051.





Electrical Characteristics Test Circuit




### Notes on Application

1. CX20052A, a serial-parallel type A/D converter, requires an external sample & holding circuit, and precautions should be taken for the sampling pulse and the timing of clock.

Output data can be provided  $\tau_D$  after  $T_L$ , but it is more reliable and simple to latch the results at rising edge of CLK.

Duty of clock pulse should be set to the best point of DG and DP.



$\tau_A \geq T_A$  (aperture time of S/H circuit + settling time)

$\tau_B \geq 22$  ns

$\tau_C \geq 2$  ns

$\tau_D \geq 4$  ns

$\tau_E \geq 8$  ns

\*  $T_a = -10^\circ\text{C}$  to  $+70^\circ\text{C}$

$T_H$  is the timing of the upper-level comparator for comparing  $V_{IN}$  with  $V_{REF}$  and latching the results.


$T_L$  is the timing of the lower-level comparator for comparing  $V_{IN}$  with  $V_{REF}$  and latching the results.

2. Digital output pin of CX20052A is provided with an open emitter. Although the level is ECL compatible but the current must be less than 10 mA in operation. Output current is about 1 mA, when  $R_L$  is 4.3 k $\Omega$ .  $R_L$  is 4.3 k $\Omega$ .

The reference table of analog input signal and digital output codes are shown below. D1 is MSB and D8 is LSB.

Step	Input signal voltage	Output digital code	
		MSB	LSB
000	0.0000V	11111111	
.	.	.	
.	.	.	
.	.	.	
127	-0.9961V	10000000	
128	-1.0039V	01111111	
129	-1.0118V	01111110	
.	.	.	
.	.	.	
.	.	.	
255	-2.0000V	00000000	


3. Usually, clock input pin should be driven by complementary ECL signal.  $\text{na}_l$ .
4. Reference resistors have adjusting pins as shown below. Usually these pins are connected to GND through 0.047  $\mu\text{F}$  capacitors. When an adjustment is required, they should be connected to GND or  $V_{\text{REF}}(B)$  through resistors.



5. For reducing parasitic inductance and resistance, the wider area of GND pattern of the printed circuit board is the better.  
As ANALOG GND and DIGITAL GND are prepared, separated GND patterns can be designed.
6. Use a sampling and hold circuit which has short  $T_A$  for accurate sampling. (see the timing chart)
7. Although pin-1 (H, COMP, BIAS) is an idle pin, it is connected to internal circuit, so it should not be connected to GND, power supply or other pins. Pin-16, 17, 18 (NC) is not connected to internal circuit.



### Derating Curve



**8 bit, 110 MHz Flash A/D Converter**

**Description**

The CX20116/CX20116U/CXA1066K/CXA1066UK are the 8 bit ultra high speed A/D Converter Integrated Circuit capable of digitizing analog signals at rates from DC to 110 MHz. These A/Ds can be utilized in many varied applications. A wide analog input band width satisfies the characteristics for high definition television systems. Power consumption is approximately 1.2 Watts at 110 MHz sampling speed.

The CX20116U/CXA1066UK are high reliability version of CX20116/CXA1066K with extended temperature (-55 to 125°C) and bias burn-in (75 hours at 125°C).

**Features**



- Resolution at 8 bit  $\pm 1/2$  LSB
- Ultra high speed operation with maximum conversion rate of 110 MSPS
- Full scale input band width of: 60 MHz (-1dB)  
90 MHz (-3dB)
- Low input capacitance at 35 pF (Typ.)
- Low power consumption at 1.2W (Typ.)

**Applications**

- Digital video signal processing
- Radar/sonar and acquisition systems
- Medical electronics
- Digital measurement systems

Package Outline

Unit: mm



**Absolute Maximum Ratings (Ta=25°C)**

• Supply voltage	V <sub>EE</sub>	0 to -7	V
• Analog input voltage	V <sub>IN</sub>	0.5 to V <sub>EE</sub>	V
• Reference input voltage	V <sub>RT</sub> , V <sub>RB</sub> , V <sub>RM</sub>	0.5 to V <sub>EE</sub>	V
	V <sub>RT</sub> -V <sub>RB</sub>	2.5	V
• Digital input voltage	CLK, $\overline{\text{CLK}}$ , MINV, LINV	0.5 to -4	V
• V <sub>RM</sub> pin input current	IV <sub>RM</sub>	-3 to 3	mA
• Digital output current	ID <sub>0</sub> to ID <sub>7</sub>	0 to -10	mA
• Operating temperature	T <sub>a</sub> CX20116	-20 to +100	°C
	T <sub>c</sub> CXA1066K	-25 to +125	°C*1
	T <sub>c</sub> CX20116U/CXA1066UK	-55 to +125	°C*1
	T <sub>stg</sub>	-55 to +150	°C
• Storage temperature	T <sub>stg</sub>	-55 to +150	°C
• Allowable power dissipation	P <sub>d</sub> CX20116/CX20116U	3.1	W
	CXA1066K/CXA1066UK	2.3	W



\*1 Heat sinking is required for CXA1066K/CXA1066UK above 54°C ambient.

**Recommended Operating Conditions**


		Min.	Typ.	Max.	Unit.
• Supply voltage	A <sub>VEE</sub> , D <sub>VEE</sub>	-5.7	-5.2	-5.0	V
	A <sub>VEE</sub> -D <sub>VEE</sub>	-0.05	0	0.05	V
	A <sub>GND</sub> -D <sub>GND</sub>	-0.05	0	0.05	V
• Reference input voltage	V <sub>RT</sub>	-0.1	0	0.1	V
	V <sub>RB</sub>	-2.2	-2	-1.8	V
• Analog input voltage	V <sub>IN</sub>			V <sub>RT</sub>	
• Clock pulse width	T <sub>pw1</sub>	7.5			nS
	T <sub>pw0</sub>	2.5			nS

**Pin Configuration**

The pin numbers without indication are empty pins. (not connected)



## Block Diagram



## Pin Description

No.		Symbol	Function
CX20116	CXA1066K		
1, 25, 26, 38, 39	41, 42, 62, 63, 67	AV <sub>EE</sub>	Analog V <sub>EE</sub> , -5.2V (Typ.). Coupled with about 6Ω between DV <sub>EE</sub> .
3	3	LINV	Input pin for output polarity inversion of D <sub>0</sub> (LSB) to D <sub>6</sub> . (See the Code Table)
4, 17	5, 30	DV <sub>EE</sub>	Digital V <sub>EE</sub> , -5.2V (Typ.).
5, 6, 15, 16	7, 8, 23, 24	DGND	Digital GND, which is separated from the Analog GND.
7 to 14	14 to 21	D <sub>0</sub> to D <sub>7</sub>	Digital data output pin, ECL level. D <sub>0</sub> : LSB to D <sub>7</sub> : MSB. Pull-down resistors are necessary externally.
18	32	MINV	Input pin for output polarity inversion of D <sub>7</sub> (MSB) (See the Code Table). ECL level. "0" level is held when it is released.
20	34	$\overline{\text{CLK}}$	Inverse clock input pin, ECL level.
21	35	CLK	Clock input pin, ECL level.
23	39	V <sub>RB</sub>	Reference voltage (bottom), -2V (Typ.).
29, 31, 33, 35	49, 51, 53, 55	AGND	Analog GND
30, 34	50, 54	V <sub>IN</sub>	Analog input, input voltage range is V <sub>RT</sub> to V <sub>RB</sub>
32	52	V <sub>RM</sub>	Middle point of the reference voltage, it can be used as a linearity correction pin.
41	65	V <sub>RT</sub>	Reference voltage (Top), 0V (Typ.).
2, 19, 22, 24, 27, 28, 36, 37, 40, 42	1, 2, 4, 6, 9 to 13, 22, 25 to 29, 31, 33, 36 to 38, 40, 43 to 48, 56 to 61, 64, 66, 68		Empty pins (not connected), 2 and 19 are used to be grounded to DGND, the others are used to be grounded to AGND.



## Electrical Characteristics

(Ta=25°C, VEE=-5.2V, VRT=0V, VRB=-2V)


Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Maximum conversion rate	Fc	VIN=0 to -2V, fin=1 kHz, ramp	110			MSPS
Supply current	IEE		-180	-220	-260	mA
Analog input capacitance	CIN	VIN=-1V+0.07 Vrms		35	40	pF
Analog input bias current	IIN	VIN=-1V		150	220	μA
Reference resistor	Rr (VRT to VRB)		70	80	100	Ω
Offset voltage	VRT		14	17	20	mV
	VRB		6	9	12	mV
Digital input voltage	VIH		-1.0	-0.9	-0.7	V
	VIL		-1.9	-1.75	-1.6	V
Digital input current	IiH	VIH=-0.9V	0		0.4	mA
	IiL	VIL=-1.75V	-0.05		0.35	mA
Digital output voltage	VOH	RL=620Ω to VEE	-1.0			V
	VOL				-1.6	V
Output data delay	Td	RL=620Ω to VEE	3.0	3.5	4.2	ns
Non-linearity error		Fc=110 MSPS			±1/2	LSB
Differential non-linearity error		Fc=35 MSPS			±1/2	LSB
Differential gain	DG	NTSC 40 IRE mod.			1.5	%
Differential phase	DP	ramp, Fc=110 MSPS			0.5	deg.
Aperture jitter	Taj			15		ps
Sampling delay	Tsd		1.9	2.2	2.5	ns

**Output Coding**

MINV LINV	0 0	0 1	1 0	1 1
0V	111...11	100...00	011...11	000...00
.	111...10	100...01	011...10	000...01
.	.	.	.	.
.	.	.	.	.
V <sub>IN</sub>	100...00	111...11	000...00	011...11
.	011...11	000...00	111...11	100...00
.	.	.	.	.
.	.	.	.	.
.	000...01	011...10	100...01	111...10
-2V	000...00	011...11	100...00	111...11

1: V<sub>IH</sub>, V<sub>OH</sub>  
0: V<sub>IL</sub>, V<sub>OL</sub>

**Timing Chart**




**Electrical Characteristics Test Circuit**


**Maximum conversion speed test circuit**

**Differential gain error test circuit**

**Differential phase error test circuit**





**Differential Non-linearity Test Circuit**




**Power Supply Current Test Circuit**

**Analog input bias current test circuit**




**Sampling Delay Test Circuit**

**Aperture jitter test circuit**




**Aperture jitter test method**




If the output distribution code is  $\sigma$  (LSB), when the maximum slew rate point is sampled at the analog input signal and the equivalent frequency clock, the aperture jitter  $T_{aj}$  becomes:

$$T_{aj} = \sigma / \frac{\Delta v}{\Delta t} = \sigma / \left( \frac{256}{2} \times 2\pi f \right)$$


**CX20116**  
**Input Bias Current vs.**  
**Ambient Temperature**




**CXA1066K**  
**Input Bias Current vs.**  
**Case Temperature**




**CX20116**  
**Digital Output Voltage vs.**  
**Ambient Temperature**




**CXA1066K**  
**Digital Output Voltage vs.**  
**Case Temperature**




**CX20116**  
**Maximum Conversion Rate vs.**  
**Operating Ambient Temperature**




**CXA1066K**  
**Maximum Conversion Rate vs.**  
**Case Temperature**



**CX20116/CXA1066K**  
**Maximum Conversion Frequency vs.**  
**Supply Voltage**



**CX20116/CXA1066K**  
**Analog Input Capacitance vs.**  
**Input Bias Voltage**



**10/9/8 bit 160 MHz D/A Converter**

**Descriptions**

A series of D/A converters CX20201A/CX20202A convert binary data into an analog signal at rates higher than 160 MHz. The devices include input data registers and have a capability of driving 75 ohms load. Three versions with linearity specifications of 10, 9 or 8 bits are available for each model.

These D/A converter ICs can be used in signal processings which require high speed and high resolution D/A conversions such as high quality displays, high definition video systems, digital measurement instruments and radars.

CX20201A-1/CX20202A-1	10-bit
CX20201A-2/CX20202A-2	9-bit
CX20201A-3/CX20202A-3	8-bit

**Features**

- High speed 160 MHz
- High accuracy 10 bit  
(CX20201A-1/  
CX20202A-1)
- Low glitch energy 15 pVsec
- Low power consumption 420 mW
- Logic invert input
- 75-Ω direct drive capability
- Analog multiplying function

**Structure**

Bipolar silicon monolithic IC.

**Absolute Maximum Ratings (Ta = 25°C)**


• Supply voltage	V <sub>EE</sub>	-7	V
• Digital input voltage	V <sub>I</sub>	+0.3 to V <sub>EE</sub>	V
• Reference input voltage	V <sub>REF</sub>	+0.3 to V <sub>EE</sub>	
• Analog output current	I <sub>OUT</sub>	20	mA
• Operating temperature	T <sub>ope</sub>	-20 to +75	°C
• Storage temperature	T <sub>stg</sub>	-55 to +150	°C
• Allowable power dissipation	PD		
	CX20201A-1/-2/-3	870	mW
	CX20202A-1/-2/-3	1430	mW

**Recommended Operating Conditions**


• Supply voltage	A <sub>VEE</sub> , D <sub>VEE</sub>	-4.75 to -5.45	V
	A <sub>VEE</sub> -D <sub>VEE</sub>	-0.05 to +0.05	V
• Digital input voltage	V <sub>IH</sub>	-1.0 to -0.7	V
	V <sub>IL</sub>	-1.9 to -1.6	V
• Reference input voltage	V <sub>REF</sub>	V <sub>EE</sub> +0.5 to V <sub>EE</sub> +1.4	V
• Load resistance	R <sub>L</sub>	above 75	Ω
• Output voltage	V <sub>O</sub> (FS)	0.8 to 1.2	V

**Package Outline**

Unit: mm



**Block Diagram and Pin Configuration (top view)**





## Pin Description

No.	Symbol	Equivalent circuit	Description
1 2 3 4 5 6 7 8 9 10	MSB D2 D3 D4 D5 D6 D7 D8 D9 LSB		Input pin for digital data. MSB and LSB are corresponded to the most significant bit and least significant bit, respectively. Pins not used should be left open or connected to DVEE.
11 12	NC		Non-connection
13 14	CLK CLK		Pins for clock inputs.
15	DV <sub>EE</sub>		Power supply pin for digital circuit.
16	INV		Code invert input pin which inverts the relationship between the binary code of digital data and D/A output voltage level.
17	DGND		Grounding pin for digital circuit.
18	AGND <sub>1</sub>		Grounding pin directly connected to the R-2R output resistor circuit network in the IC. Grounding for analog circuit system.
19	NC		Non-connection

No.	Symbol	Equivalent circuit	Description
20	OUT		D/A analog output.
21 22 23 24 25	NC		Non-connection
26	AVEE		Power supply pin for analog circuit.
27	VREF		Bias pin which controls D/A output range. The output scale is set by the potential difference between VREF and AVEE.
28	AGND <sub>3</sub>		Grounding pin for analog circuit system other than the R-2R output resistor circuit network in the IC

**Electrical Characteristics (1)**  $T_a = 25^\circ\text{C}$ ,  $AV_{EE} = DV_{EE} = -5.2\text{V}$ ,  $AGND = DGND = 0\text{V}$ ,  $R_L = \infty$ ,  $V_{O(FS)} = -1\text{V}$

CX20201A-1/CX20202A-1

Item	Symbol	Min.	Typ.	Max.	Unit
Resolution	RES		10		bit
Differential linearity error	ELD	-1/2		+1/2	LSB
Linearity error	ELI	-0.1		+0.1	% of FS
Settling time	$t_s$		5.2		ns

## CX20201A-2/CX20202A-2

Item	Symbol	Min.	Typ.	Max.	Unit
Resolution	RES		9		bit
Differential linearity error	ELD	-1/2		+1/2	LSB
Linearity error	ELI	-0.1		+0.1	% of FS
Settling time	ts		4.7		ns

## CX20201A-3/CX20202A-3

Item	Symbol	Min.	Typ.	Max.	Unit
Resolution	RES		8		bit
Differential linearity error	ELD	-1/2		+1/2	LSB
Linearity error	ELI	-0.2		+0.2	% of FS
Settling time	ts		4.3		ns

**Electrical Characteristics (2)**  $T_a = 25^\circ\text{C}$ ,  $A_{VEE} = D_{VEE} = -5.2\text{V}$ ,  $AGND = DGND = 0\text{V}$ ,  $R_L = \infty$ ,  
 $V_{O(FS)} = -1\text{V}$

Item		Symbol	Measuring condition*1	Min.	Typ.	Max.	Unit
Power supply current	CX20201A	IEE		-60	-75	-90	mA
	CX20202A			-65	-82	-100	
Data input current (for upper 4 bits)	I <sub>IH(U)</sub>		V <sub>IH</sub> = -0.89V	0.1	1.5	6.0	$\mu\text{A}$
	I <sub>IL(U)</sub>		V <sub>IL</sub> = -1.75V	0.1	1.5	6.0	$\mu\text{A}$
Data input current (for lower 6 bits)	I <sub>IH(L)</sub>		V <sub>IH</sub> = -0.89V	0.1	0.75	3.0	$\mu\text{A}$
	I <sub>IL(L)</sub>		V <sub>IL</sub> = -1.75V	0	0.75	3.0	$\mu\text{A}$
Clock input current	I <sub>CLKH</sub>		V <sub>IH</sub> = -0.89V	2	23	70	$\mu\text{A}$
Invert input current	I <sub>INVH</sub>		V <sub>IH</sub> = -0.89V	0.1	1.5	6.0	$\mu\text{A}$
Reference input current	I <sub>REF</sub>		V <sub>REF</sub> = -4.38V	-3	-0.4	-0.1	$\mu\text{A}$
Output resistance	R <sub>O</sub>		I <sub>O</sub> = -1mA	52	65	78	$\Omega$
Maximum conversion rate	fc		R <sub>L</sub> = 75 $\Omega$	160			MSPS

\*1 See Figs. 3 to 5.

## Data for Typical Application

 $T_a = 25^\circ\text{C}$ ,  $A_{VEE} = D_{VEE} = -5.2\text{V}$ ,  $A_{GND} = D_{GND} = 0\text{V}$ ,  $R_L = \infty$ ,  $V_{O(FS)} = -1\text{V}$ 

Item	Symbol	Measuring condition	Min.	Typ.	Max.	Unit
Output voltage zero offset	EZS	$R_L \geq 10\text{k}\Omega$	0	-7	-21	mV
		$R_L = 75\Omega$	0	-7	-21	
Output voltage full-scale temperature coefficient	$T_C(FS)$	$R_L \geq 10\text{k}\Omega$	0	-140	-280	ppm/ $^\circ\text{C}$
		$R_L = 75\Omega$	0	-580	-1200	
Output voltage zero offset temperature coefficient	$T_C(ZS)$	$R_L \geq 10\text{k}\Omega$	6	16	22	$\mu\text{V}/^\circ\text{C}$
Output voltage full-scale dynamic range	$V_{O(FS)}$	$R_L \geq 10\text{k}\Omega$	0.8	1.0	1.6	V
		$R_L = 75\Omega$	0.8	1.0	1.2	
Glitch energy	GE	Digital ramp		15		pVsec
Rise time	$t_r$	$R_L = 75\Omega$		1.5		ns
Fall time	$t_f$			1.5		ns
Propagation delay	$t_d$			3.8		ns
Band width for multiplying	BWMUL	$R_L = 75\Omega$ , -3dB	10	14		MHz
Set-up time	$t_{su}$				5.0	ns
Hold time	$t_{hd}$				1.0	ns

## Timing Chart




Fig. 1

**Input Coding Table**


Input code	Output code (V)	
	INV = 0	INV = 1
0 0 0 ..... 0 0	0	-1
⋮	⋮	⋮
0 1 1 ..... 1 1	-0.5	-0.5
1 0 0 ..... 0 0	⋮	⋮
⋮	⋮	⋮
1 1 1 ..... 1 1	-1	0

**Measuring Conditions for Current Consumption, Input Current and Output Resistance  
(See Fig. 2.)**

Test item	Symbol	Switch condition																				Test point			
		S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12	S13	S14	S15	S16	S17	S18	S19	S20		S21		
Current consumption	$I_{EE}$	b	b	b	b	b	b	b	b	b	b	b	b	b	b	a	b	b	b	b	b	b	I1		
Data input current for upper 4 bits (H level)	$I_{IH(U)}$	a	b	b	b																		I2		
		b	a	b	b	b	b	b	b	b	b	a	b	b	b	b	b	b	b	b	b	b			
		b	b	a	b																				
		b	b	b	a																				
Data input current for lower 4 bits (L level)	$I_{IL(U)}$	a	b	b	b																		I2		
		b	a	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b			
		b	b	a	b																				
		b	b	b	a																				
Data input current for upper 6 bits (H level)	$I_{IH(L)}$	a	b	b	b	b	b																I2		
		b	a	b	b	b	b																		
		b	b	a	b	b	b																		
		b	b	b	a	b	b																		
		b	b	b	b	a	b																		
		b	b	b	b	a																			
Data input current for lower 6 bits (L level)	$I_{IL(L)}$	a	b	b	b	b																	I2		
		b	a	b	b	b																			
		b	b	a	b	b	b																		
		b	b	b	a	b	b																		
		b	b	b	b	a																			
Clock input current (H level)	$I_{CLKH}$	b	b	b	b	b	b	b	b	b	b	b	a	b	b	a	b	b	b	b	b	b	I3		
Clock-bar input current (H level)	$I_{\overline{CLKH}}$	b	b	b	b	b	b	b	b	b	b	b	a	a	b	b	b	b	b	b	b	b	I4		
Invert input current (H level)	$I_{INVH}$	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	a	a	b	b	b	b	I5		
Reference input current	$I_{REF}$	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	a	I6		
Output resistance	$R_O$	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	b	a	a	b		V1		


**Electrical Characteristics Test Circuit**

**Test Circuit for Current Consumption, Input Current and Output Resistance**



**Fig. 2**

**Test Circuit for Differential Linearity Error and Linearity Error**



\* Adjust so that the full scale of DC voltage at Pin 20 becomes 1.023V, that is, to satisfy  $V_0 - V_{1023} = 1.023V$ .

**Fig. 3**


Linearity errors are measured as follows.

S1	S2	S3	.....	S9	S10	D/A out
0	0	0	.....	0	0	$V_0$
0	0	0	.....	0	1	$V_1$
0	0	0	.....	1	0	$V_2$
			⋮			⋮
1	1	1	.....	1	1	$V_{1023}$

**Linearity error**      **Differential linearity error**

$V_0$	
$V_1$	$V_1 - V_0$
$V_2$	$V_2 - V_1$
$V_4$	$V_4 - V_3$
$V_8$	$V_8 - V_7$
$V_{16}$	$V_{16} - V_{15}$
$V_{32}$	$V_{32} - V_{31}$
$V_{64}$	$V_{64} - V_{63}$
$V_{128}$	$V_{128} - V_{127}$
$V_{192}$	$V_{192} - V_{191}$
⋮	⋮
$V_{960}$	$V_{960} - V_{959}$
$V_{1023}$	

Errors at individual measurement points are calculated according to the following definition.  
 $(V_{1023} - V_0) / 1023 = V_{0(FS)} / 1023 \equiv 1 \text{ LSB}$ .



**Measuring Settling Time**

Settling time is measured as follows. The relationship between  $V$  and  $V_0(FS)$  as shown in the D/A output waveform in Fig. 5 is expressed as

$$V = V_0(FS) (1 - e^{-t/\tau})$$

The settling time for respective accuracy of 10, 9 and 8-bit is specified as

$$V = 0.9995 V_0(FS)$$

$$V = 0.999 V_0(FS)$$

$$V = 0.998 V_0(FS)$$

which results in the following:

$$t_s = 7.60\tau \quad \text{for 10-bit,}$$

$$t_s = 6.93\tau \quad \text{for 9-bit, and}$$

$$t_s = 6.24\tau \quad \text{for 8-bit}$$

Rise time ( $t_r$ ) and fall time ( $t_f$ ) are defined as the time interval to slew from 10% to 90% of full scale voltage ( $V_0(FS)$ ):

$$V = 0.1 V_0(FS)$$

$$V = 0.9 V_0(FS)$$


and calculated as  $t_r = t_f = 2.20 \tau$ .

The settling time is obtained by combining these expressions:

$$t_s = 3.45t_r \quad \text{for 10-bit,}$$


$$t_s = 3.15t_r \quad \text{for 9-bit, and}$$

$$t_s = 2.84t_r \quad \text{for 8-bit}$$




**Fig. 5**

**Test Circuit for Multiplying Band Width**



**Fig. 6**

**Typical Application Circuit**





## Notes on Applications

### (1) Setting of full-scale output voltage

The full-scale output voltage ( $V_{O(FS)}$ ) is set by the pin 27 (VREF).  $V_{O(FS)}$  varies in proportion to the voltage difference between pin 27 and pin 26 (AVEE) as shown in Fig. 9.

$V_{O(FS)}$  can be set by simply dividing the supply voltage using resistors as shown in Fig. 8, but in this simple set up the voltage deviation of the supply voltage result in a deviation of  $V_{O(FS)}$ . This influence can be avoided by using a stabilization circuit as shown in Fig. 7 to allow stable full-scale output.

Pin 27 (VREF) should be stabilized against high-frequency noise by sufficient by passing using a capacitor with low lead inductance such as ceramic chip capacitors. The stabilization capacitor should be inserted between pin 27 (VREF) and pin 26 (AVEE) as  $V_{O(FS)}$  is direct proportion to the voltage across these two terminals.




Fig. 8

### (2) Noise reduction

An external digital noise should be minimized because the system handles small analog voltage (1 LSB corresponds 1 mV of analog output voltage for 10 bit resolution). Refer to the following notes to minimize the system noise contamination.

- Ground plane and VEE plane on a printed circuit board should be made as wide as possible to reduce parasitic inductance and resistance.
- The patterns AGND and DGND should be separated on the printed circuit board. AVEE and DVEE should be separated too. The connections between analog system and digital system are to be made at the I/O ports of the printed circuit board.
- AVEE and DVEE should be bypassed to respective GND by using a tantalum capacitor of 1  $\mu$ F and a ceramic chip capacitor of 47  $\mu$ F positioned as close as to terminals of the IC.
- Pins not in sure are to be connected to the ground plane.

### (3) Load resistance and temperature coefficient

Temperature coefficient of the full-scale output voltage and zero offset voltage depend on the load resistance (value and type). Generally, the larger the load resistance the better the temperature coefficient value. Temperature characteristics at  $R_L \geq 10 \text{ k}\Omega$  and  $R_L = 75 \Omega$  are shown in Fig. 10.

### (4) Input data and internal latching circuit

CX20201A/CX20202A incorporates a latching circuit as shown in the block diagram. This latching circuit has a two-stage configuration (master-slave type) and fetches input data only at the rising edge of the clock; the output is not affected by the changes in input data at any other timings. This mechanism allows stable operation against any changes in input data at any timings, except for the set-up time immediately before and the hold time immediately after the clock change from L to H.

### (5) Driving input data and clock

CX20201A/CX20202A are designed to be operated at very high speed. It is, therefore, necessary to drive it with a high-speed ICs such as an ECL100K for full performance. Also the output port of the data and clock drivers should be terminated with 50- $\Omega$  systems. See Figs. 4 and 7.




Fig. 9




Fig. 10




Fig. 11

8 bit 35 MHz RGB 3-channel D/A Converter

**Description**

The CX20206 is an 8 bit high-speed D/A converter for video band use. It has an output/input equivalent to 3 channels of R, G and B. It is suitable for use of digital TV, graphic display, etc.

**Features**


- Resolution: 8 bits
- Maximum conversion speed: 35MSPS
- RGB 3-channel input/output
- Differential linearity error:  $\pm 1/2$ LSB
- Digital input voltage: TTL level
- Output voltage full-scale: 1 Vp-p (typ)
- Low power consumption: 360 mW (typ)
- +5V single power supply

**Structure**

Bipolar silicon monolithic IC

**Package Outline**

Unit: mm




**Absolute Maximum Ratings (Ta=25°C)**

• Power supply voltage	Vcc	0 to 7	V
• Input voltage (digital)	Vi	-0.3 to Vcc	V
	VCLK	-0.3 to Vcc	V
• Input voltage (VSET pin)	VSET	-0.3 to Vcc	V
• Output voltage (analog)	VOUT	Vcc-2.1 to Vcc	V
• Output current (analog)	IOUT	-3 to +10	mA
	(VREF pin) IREF	-5 to 0	mA
• Operating temperature	Topr	-20 to +75	°C
• Storage temperature	Tstg	-55 to +150	°C
• Allowable power dissipation	Pd	1.5	W


**Recommended Operating Conditions**

• Power supply voltage	AVcc, DVcc	4.5 to 5.5	V
	AVcc-DVcc	-0.2 to +0.2	V
	AGND-DGND	-0.05 to +0.05	V
• Digital input voltage H level	VIH, VCLKH	2.0 to DVcc	V
	L level VIL, VCLKL	DGND to 0.8	V
• VSET input voltage	VSET	0.7 to 0.9	V
• VREF pin current	IREF	-3 to -0.4	mA
• Clock pulse width	Tpw1	15	ns
	Tpw0	10	ns

**Pin Configuration (TOP VIEW)**



Block Diagram



## Pin Description

No.	Symbol	Equivalent circuit	Description
39 to 42 1 to 20	R1 to R8 G1 to G8 B1 to B8		<p>Digital input pin. From pins 39 to 42 and from 1 to 4 are for RED. R1 is MSB and R8 is LSB. From pins 5 to 12 are for GREEN. G1 is MSB and G8 is LSB. From pins 13 to 20 are for BLUE. B1 is MSB and B8 is LSB.</p>
21	CLK		Clock input pin.
22	DVcc		Digital Vcc.
23 24	NC		Vacant pin (non-connection)
25	AGND		Analog GND.
26	VSET		<p>Bias input pin. Normally, apply 0.8V. See "Note on use".</p>

No.	Symbol	Equivalent circuit	Description
27	VREF		<p>Internal reference voltage out-put pin 1.2V (typ)  A pull-down resistance is necessary externally.  See "Note on use".</p>
28	NC		Vacant pin (non-connection)
29	AVcc		Analog Vcc
30	NC		Vacant pin but connect to AVcc*
31	BOUT		Analog output pin for BLUE.
32	NC		Vacant pin but connect to AVcc*
33	GOUT		Analog output pin for GREEN.
34	NC		Vacant pin but connect to AVcc*
35	ROUT		Analog output pin for RED.
36	NC		Vacant pin but connect to AVcc*.
37	DGND		Digital GND
38	NC		Vacant pin (non-connection)

\*: Pins 30, 32, 34 and 36 are vacant, but in order to reduce interference between the individual RGB outputs, connect them to AVcc.

## Electrical Characteristics

(Ta=25°C, AVcc=DVcc=5.0V, AGND=DGND=0.0V)

Item		Symbol	Measuring condition	Min.	Typ.	Max.	Unit
Resolution		RSL			8		bit
Monotony		MNT		Guarantee			
Differential linearity error		DLE	VSET-AGND=0.8V	-0.5		+0.5	LSB
Integral linearity error		ILE	RL>10kΩ F.S.=Full-scale	-0.4		+0.4	% of F.S.
Maximum conversion speed		fMAX		35			MSPS
Full-scale output voltage <sup>(note 1)</sup>		VoFS	VSET-AGND=0.8V RL>10kΩ CL<20pF	0.85	1.0	1.15	Vp-p
RGB output voltage full-scale ratio <sup>(note 2)</sup>		FSR		0	4	8	%
Output zero offset voltage		Voffset		-40	-6	0	mV
Output resistance		Ro		270	340	420	Ω
Consumption current		ID	VSET-AGND=0.8V RL>10kΩ IREF=-400μA	54	72	90	mA
Digital data input current	H level	Upper 2 bits	Vi=DVcc		1.2	20	μA
		Lower 6 bits			0.6	10	μA
	L level	Upper 2 bits	Vi=DGND	-10	0	10	μA
		Lower 6 bits		-10	0	10	μA
Clock input current		H level	VCLK=DVcc		3	30	μA
		L level	VCLK=DGND	-10	0	10	μA
VSET input current		ISET	VSET-AGND=0.8V	-5	-0.3	0	μA
Internal reference voltage		VREF	IREF=-400μA	1.08	1.20	1.32	V
Set-up time		ts		12			ns
Hold time		th		3			ns

**Note 1)** AVcc-Vo**2)** Maximum value among

$$100 \times \left| \frac{V_{OFS(R)}}{V_{OFS(G)}} - 1 \right|, 100 \times \left| \frac{V_{OFS(G)}}{V_{OFS(B)}} - 1 \right|, \text{ or } 100 \times \left| \frac{V_{OFS(B)}}{V_{OFS(R)}} - 1 \right|$$

**Input corresponding table**


Input code		Output voltage
MSB	LSB	
1	1 1 1 1 1 1 1 1	$V_{cc} + V_{offset}$
.	.	.
.	.	.
.	.	.
1	0 0 0 0 0 0 0 0	$V_{cc} + V_{offset} - 0.5V$
.	.	.
.	.	.
.	.	.
0	0 0 0 0 0 0 0 0	$V_{cc} + V_{offset} - 1.0V$

In case the output voltage full-scale is 1.00V. (1 LSB=3.92 mV)




Electrical Characteristics Measuring Circuit


Differential linearity and integral linearity measuring circuits




Maximum conversion speed measuring circuit



**Output voltage full-scale precision, RGB output voltage full-scale ratio, and output zero offset voltage measuring circuits**



**Fig. 1 Set-up time, hold time, and rise and fall time measuring circuits**



## Standard Circuit Design Data

(Ta=25°C, AVcc=DVcc=5.0V, AGND=DGND=0.0V)

Item	Symbol	Measuring condition	Min.	Typ.	Max.	Unit
Crosstalk among R, G and B	CT	D/A OUT: 1Vp-p RL>10kΩ CL<20pF fDATA=7MHz fCLK=14MHz See Fig.2		-40	-33	dB
Glitch energy	GE	VSET-AGND=0.8V RL>10kΩ fCLK=1 MHz Digital ramp output See Fig.3 <sup>(note 1)</sup>		35		pV-s
Rise time <sup>(note 2)</sup>	tr	VSET-AGND=0.8V See Fig. 1.		5.5		ns
Fall time <sup>(note 2)</sup>	tf			5.0		ns
Settling time	tset			16		ns

**Note 1)** Observe the glitch which is generated when the digital input varies as follows:

0 0 1 1 1 1 1 1 → 0 1 0 0 0 0 0 0


0 1 1 1 1 1 1 1 → 1 0 0 0 0 0 0 0

1 0 1 1 1 1 1 1 → 1 1 0 0 0 0 0 0

**2)** The time required for the D/A OUT to arrive at 90% of its final value from 10%.

Standard Circuit Design Data Measuring Circuit

Fig. 2 Crosstalk among R, G and B measuring circuit




[Measuring method]

In case the measuring crosstalk of G → R


- 1 Apply the data to G only and measure the power of the frequency component of the data at R OUT.
- 2 Apply the data to R only and measure the power of the frequency component of the data at R OUT.
- 3 Take the difference of the above two powers. The unit is in dB.

Fig. 3 Glitch energy measuring circuit



Operation Description


Timing chart




At the time  $t = T_X$ , the data of individual bits are switched and thereafter when the CLK becomes L → H at  $t = T_2$ , the D/A OUT is varied synchronous with it. That is, the D/A OUT is synchronous with the rise of the CLK.  
 (In this case, fetching of the data is carried out at the fall of the CLK (at the time when  $t = T_{12}$ )).

At the time  $t = T_Y$ , the data of individual bits are switched and thereafter when the CLK becomes L → H at  $t = T_4$ , the D/A OUT is varied synchronous with it. That is, the D/A OUT is synchronous with the rise of the CLK.  
 (In this case, fetching of the data is carried out at the fall of the CLK (at the time when  $t = T_{34}$ )).

Applied Circuit Example




$R^*$  is matching resistance for LPF



## Note on Use

### (1) Setting of pin 26 (VSET)

The full-scale of the D/A output voltage changes by applying voltage to pin 26 (VSET). When load is connected to pin 27 (VREF), DC voltage of 1.2V is issued and the said voltage is dropped to 0.8V by resistance division. When the 0.8V is applied to pin 26 (VSET), the D/A output of 1 Vp-p can be obtained. (Example of use)



(Adjustment method)


- 1 The resistance R is determined in accordance with the recommended operating condition of  $I_{REF}$  (Current flowing through resistance R).

See R vs.  $I_{REF}$  of Fig. 4. The calculation expression is as follows:

$$R = V_{REF} / I_{REF}$$

- 2 Adjust the volume so that the RGB output voltage full-scale becomes 1.0V. (At this point, it becomes  $R1:R2=1:2$ )

**Fig. 4 Resistance vs. VREF pin current**



### (2) Phase relationship between data and clock

In order to obtain the desired characteristics as a D/A converter, it is necessary to set the phase relationship correctly between the externally applied data and clock. Satisfy the standard of the set-up time ( $t_s$ ) and hold time ( $t_h$ ) indicated in the electrical characteristics. As to the meaning of  $t_s$  and  $t_h$ , see the timing chart. Moreover, the clock pulse width is desired to be as indicated in the recommended operating condition.

## (3) Regarding the load of D/A output pin

Receive the D/A output of the next stage with high impedance. In other words, perform so that it becomes as follows:

$$R_L > 10 \text{ k}\Omega$$

$$C_L < 20 \text{ pF}$$


The temperature characteristics indicated in the characteristics diagram has been measured under this condition.

However, when it is made to  $R_L \leq 10 \text{ k}\Omega$  the temperature characteristics may change considerably. In addition, when it is made to  $C_L \geq 20 \text{ pF}$ , the rise and fall of the D/A output become slow and will not operate at high speed.


## (4) Noise reduction measures

As the D/A output voltage is a minute voltage of approximately 4 mV per one step, ingenuity is required in reducing the noise entering from the outside of the IC as much as possible. Therefore use the items given below as reference.


- When mounting onto the printed board, allow as much space as possible to the ground surface and the Vcc surface on the board and reduce the parasitic inductance and resistance.
- It is desirable that the AGND and DGND be separated in the pattern on the board. It is similar with AVcc and DVcc. As shown in the diagram below, for example, it is recommended that the wiring to the electric supply of AGND and DGND as also AVcc and DVcc be conducted separately, and then making AGND and DGND as also AVcc and DVcc in common right near the power supply respectively.
- Insert in parallel a 47  $\mu\text{F}$  tantalum capacitor and a 1000 pF ceramic capacitor between the Vcc surface on the printed board and the nearest ground surface. ( A of diagram below). It is also desirable to insert the above between the Vcc surface near the pin of the IC and the ground surface. ( B of diagram below). They are bypass capacitors to prevent bad effects from occurring to the characteristics when the power supply voltage fluctuates due to the clock, etc.
- It is recommended to reduce noise which overlaps the D/A output by inserting a capacitor of over 0.1  $\mu\text{F}$  between pin 25 (AGND) and pin 26 (VSET).




**Output voltage full-scale vs. VSET-AGND**




**Output zero offset voltage vs. VSET-AGND**



**Output voltage full-scale vs. Ambient temperature**




**Output zero offset voltage vs. Ambient temperature**







**Output voltage full-scale vs. Power supply voltage**




**Output zero offset voltage vs. Power supply voltage**




**Internal reference voltage vs. Ambient temperature**



**Internal reference voltage vs. Power supply voltage**




**Crosstalk among R, G and B  
vs. Data frequency**





Block Diagram and Pin Configuration (Top View)



**Pin Description and Equivalent Circuit**

No.	Symbol	Equivalent circuit	Description
1	CLK		Clock input pin, ECL level.
2	$\overline{\text{CLK}}$		Inverse clock input pin, ECL level
3	D10(LSB)		Digital output pin, ECL level, pull-down resistor (10K $\Omega$ ) built in.
4	D9		
5	D8		
6	D7		
7	D6		
8	D5		
9	D4		
10	D3		
11	D2		
12	D1(MSB)		
13	AGND		Analog ground pin
14	DGND		Digital ground pin
15	VEE		Power supply pin. To be grounded with ceramic chip capacitor of 0.1 $\mu\text{F}$ or over.
16	VIN(H)		Analog input pin (Upper level)
17	VIN(L)		Analog input pin (Lower level)

No.	Symbol	Equivalent circuit	Description
18	MTX BIAS		Pin connected internal matrix, which is normally used open.
19	VREF.T		Reference voltage pin (top), 0 V (typ.)
20	VREF ADJ. 1		Reference voltage adjusting pin. To be grounded with ceramic chip capacitor of 0.1 μF or over.
21	VREF ADJ. 2		Reference voltage adjusting pin. To be grounded with ceramic chip capacitor of 0.1 μF or over.
22	VREF ADJ. 3		Reference voltage adjusting pin. To be grounded with ceramic chip capacitor of 0.1 μF or over.
23	VREF.B		Reference voltage pin (bottom), -2 V (typ.) To be grounded with ceramic chip capacitor of 0.1 μF or over.
24	VCC		Internal power supply pin. Three diodes are incorporated in series, so that by connecting pull-up resistor to +5V.
25	LCOMP BIAS		Pin connected internal lower level comparator, which is normally used open.
26	HCOMP BIAS		Pin connected internal upper level comparator which is normally used open.

No.	Symbol	Equivalent circuit	Description
27	CASCODE BIAS		Cas code bias pin. To be bypassed to GND with ceramic capacitor of 0.1 $\mu$ F or over.
28	LCLK BIAS		Pin connected internal lower level buffer, which is normally used open.

**Electrical Characteristics 1** (See the Electrical Characteristics Test Circuit)

**CX2022A-1**

( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 1.6\text{V}$ ,  $V_{EE} = -5\text{V}$ )

Item	Symbol	SW Condition				Test point	Test condition	Min.	Typ.	Max.	Unit
		SW1	SW2	SW3	SW4						
Resolution	n							10			bit
Differential linearity error	$E_o$	A	A	A	D	Differential waveform output				$\pm 1$	LSB
Integral linearity error	$E_L$	A	A	A	D	Differential waveform output				$\pm 1$	LSB
Differential gain error	DG	A	A	A		DA output	SW4:NTSC 40IRE mod. ramp $f_c = 14.32\text{ MHz}$ nonlock		0.7		%
Differential phase error	DP	A	A	A		DA output			0.3		deg

**CX2022A-2**

Item	Symbol	SW Condition				Test point	Test condition	Min.	Typ.	Max.	Unit
		SW1	SW2	SW3	SW4						
Resolution	n							9			bit
Differential linearity error	$E_o$	A	A	A	D	Differential waveform output				$\pm 1$	LSB
Integral linearity error	$E_L$	A	A	A	D	Differential waveform output				$\pm 1/2$	LSB
Differential gain error	DG	A	A	A		DA output	SW4:NTSC 40IRE mod. ramp $f_c = 14.32\text{ MHz}$ nonlock		1.0		%
Differential phase error	DP	A	A	A		DA output			0.5		deg


**Electrical Characteristics 2** (See the Electrical Characteristics Test Circuit)

 $(T_a = 25^\circ\text{C}, V_{CC} = 1.6\text{V}, V_{EE} = -5\text{V})$ 

Item	Symbol	SW Condition				Test point	Test condition	Min.	Typ.	Max.	Unit
		SW1	SW2	SW3	SW4						
Conversion rate	$f_{\max}$	A	A	A	D	DA output		20			MSPS
Power consumption(1)	$I_{DVCC}$	B	D	A	A	$I_{DVCC}$			17	25	mA
Power consumption(2)	$I_{DVEE}$	B	D	A	A	$I_{DVEE}$		-80	-60		mA
Resistor string current	$I_{REF}$	B	D	A	A	$I_R$		-14	-12.5		mA
Resistor string pin voltage (1)	$V_{R1}$	B	D	A	A	$V_{R1}$		-0.51	-0.5	-0.49	V
Resistor string pin voltage (2)	$V_{R2}$	B	D	A	A	$V_{R2}$		-1.01	-1.0	-0.99	V
Resistor string pin voltage (3)	$V_{R3}$	B	D	A	A	$V_{R3}$		-1.51	-1.5	-1.49	V
Offset voltage, $V_{RT}$ side	$E_{OT}$	B	C	A	A				2		mV
Offset voltage, $V_{RB}$ side	$E_{OB}$	B	C	A	A				4		mV
Analog input current	$I_{IN}$	B	D	A	A	$I_{IN}$			40	80	$\mu\text{A}$
Analog input capacity (1)	$C_{IN}$	A	A	A			SW4: $V_{IN} = 0\text{V} + 0.07\text{V}_{\text{rms}}$ 4 MHz		230		pF
Analog input capacity (2)	$C_{IN}$	A	A	A			$V_{IN} = -2\text{V} + 0.07\text{V}_{\text{rms}}$ 4 MHz		190		pF
Analog input bandwidth	BW	A	A	A	E	DA output	Measurement of output amplitude		10		MHz
Digital input current (1)	$I_{IH}$	B	C	A	A	$I_i$			5	8	$\mu\text{A}$
Digital input current (2)	$I_{iL}$	E	D	A	A	$I_i$			5	8	$\mu\text{A}$
Inverse digital input current (1)	$I_{iH}$	C	B	A	A	$I_i$			5	8	$\mu\text{A}$
Inverse digital input current (2)	$I_{iL}$	D	E	A	A	$I_i$			5	8	$\mu\text{A}$
Digital output voltage, H level (1)	$V_{iL}$	A	D	A	A	$V_{D1}$ to $V_{D10}$	Do not connect pull-down resistor.	-0.9	-0.8		V
Digital output voltage, H level (2)	$V_{oH}$	A	D	A	A	$V_{D1}$ to $V_{D10}$	Pull-down resistor is 1k $\Omega$ .		-1.0		V
Digital output voltage L level (1)	$V_{oL}$	A	D	A	A	$V_{D1}$ to $V_{D10}$	Do not connect pull-down resistor		-1.6	-1.5	V
Digital output voltage, L level (2)	$V_{oL}$	A	D	A	A	$V_{D1}$ to $V_{D10}$	Pull-down resistor is 1k $\Omega$ .		-1.9		V
Output data delay (1)	$T_d$	A	A	A	A	$V_{D1}$ to $V_{D10}$	Do not connect pull-down resistor		10		ns
Output data delay (2)	$T_d$	A	A	A	A	$V_{D1}$ to $V_{D10}$	Pull-down resistor is 1k $\Omega$		5		ns




# Electrical Characteristic Test Circuit



Reference Data for Standard Circuit Design

Clock Timing

CX2022A-1/-2 is a series-parallel-type A/D converter, and therefore an external sample and hold circuit is required. Careful timing, design should be made according to the timing chart shown below. The timing design between the S/H output and the A/D clock is important.



$\tau_A \cong \tau_A$  (Aperture time + setting time of sample and hold circuit)

$\tau_B \cong 2\text{ns}$

$\tau_{PW0} \cong 22\text{ns}$

$\tau_{PW1} \cong 20\text{ns}$

TH is the timing in which the upper level comparator compares VIN and VREF and latches the result. TL is the timing in which the lower level comparator compares VIN and VREF and latches the result. The simple method is for output data to be latched upon rising edge of CLK. Clock duty should be chosen so that the DG and DP perform the best result.

**Digital Output (CX20220A-1)**

In the output stages (pins 3 through 12), 10 kΩ pull-down resistors are built in. A 1kΩ or larger resistance can further be connected to it externally.

D1 = MSB, D10 = LSB.

The table below shows the relationship between analog input voltage and digital output code.

Input signal voltage	Step	Digital output code (binary)														
		MSB					LSB									
		1	2	3	4	5	6	8	8	9	10					
$V_{REF.T}$	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 : $V_{OH}$ 0 : $V_{OL}$
.	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	
.	2	1	1	1	1	1	1	1	1	0	1	1	1	1	0	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	5 1 1	1	0	0	0	0	0	0	0	0	1	0	0	0	0	
.	5 1 2	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
.	5 1 3	0	1	1	1	1	1	1	1	1	1	1	1	1	1	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	.	
.	1 0 2 2	0	0	0	0	0	0	0	0	0	1	0	0	0	0	
$V_{REF.B}$	1 0 2 3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**Digital Output (CX20220A-2)**

D1 = MSB, D9 = LSB.

The table below shows the relationship between analog input voltage and digital output code.

Input signal voltage	Step	Digital output code (binary)									
		MSB					LSB				
		1	2	3	4	5	6	8	8	9	
$V_{REF.T}$	0	1	1	1	1	1	1	1	1	1	1 : $V_{OH}$ 0 : $V_{OL}$
.	1	1	1	1	1	1	1	1	1	0	
.	2	1	1	1	1	1	1	1	0	1	
.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	
.	2 5 5	1	0	0	0	0	0	0	0	1	
.	2 5 6	1	0	0	0	0	0	0	0	0	
.	2 5 7	0	1	1	1	1	1	1	1	1	
.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	
.	.	.	.	.	.	.	.	.	.	.	
.	5 1 0	0	0	0	0	0	0	0	0	1	
$V_{REF.B}$	5 1 1	0	0	0	0	0	0	0	0	0	

### Ground Pin (AGND, DGND)

When mounting the converter on a printed circuit board, take as much space as possible for GND, to reduce impedance and resistance.

### Power Supply Pin (VEE)

The VEE pin should be bypassed in the shortest way to AGND with a  $0.1\mu\text{F}$  or larger ceramic chip capacitor.

### Power Supply Pin (VCC)

This is an internal power supply pin. Three diodes are incorporated in it in series, as shown in the equivalent circuit diagram, and its lower end is connected to AGND. Therefore, any desired VCC can be obtained by connecting a pull-up resistor to +5V. Be careful not to connect a capacitor between this pin and GND, because oscillation may result.

### Reference Voltage Pin


From this pin the reference voltage is supplied to the upper level and lower level comparators. Normally, VREF.T should be connected to GND, and VREF.B to  $-2.0\text{V}$ , respectively.

The interval between VREF.T and VREF.B constitutes a resistance of approximately  $150\ \Omega$ , and upon application of  $-2.0\text{V}$  a current of approximately  $13\ \text{mA}$  will flow in it.

Any leakage of CLK to the reference voltage will deteriorate the characteristics of the converter. To avoid this, it should be bypassed to AGND with a tantalum capacitor of  $47\ \mu\text{F}$  or over plus a ceramic chip capacitor of  $0.1\ \mu\text{F}$  or over.

### Linearity Adjusting Pin (VREF.ADJ)

Adjusting pins are extended from reference resistors as shown below. Normally, these pins are connected to AGND with a  $0.1\mu\text{F}$  or larger ceramic chip capacitor. When adjustments are needed, connect them to AGND or VREF.B via resistance.



### Sample & Hold Circuit

As noted in the explanation of the clock timing, it is desirable that the sample and hold circuit has some allowance for  $T_A$ . A sample and hold circuit based on a diode bridge switch may be used which performs the best result.

For more information, see Application Circuit (2).

### Analog Input

Since CX20220A-1/-2 has an analog input capacitance of approximately  $230\text{pF}$ , the buffer amplifier used to drive it must have a sufficient drive capability. Note that, if driven by a low-output-impedance buffer amplifier, a parasitic oscillation may result. This can be prevented by inserting a resistor of about  $10$  to  $30\ \Omega$  between the output of the buffer amplifier and the A/D input in series.

**Clock Input**

The clock input is a complementary configuration. Normally it should be driven with ECL circuit with complementary output.


**Digital Output (D1 through D10)**

Although a 10k  $\Omega$  pull-down resistor is built into the digital output stage, a 1k  $\Omega$  or larger resistor can further be connected to it externally. In this case, however, care must be taken about changes in output level.


**Other**

Pin 18 (MTX BIAS), pin 25 (LCOM BIAS), pin 26 (HCOMP BIAS) and pin 28 (LCLK BIAS) are not used. These pins should never be connected to GND, power supply or any other pins.

**Application Circuit (1)**



# Application Circuit (2)



- \* DG (digital ground) and AG (analog ground) should be shorted.
- \* -5V-D (digital) and -5V-A (analog) should be shorted.

### Comparative Description of the System

CX20220A-1/-2 is based on a new series-parallel type. The following is a comparative explanation of the conventional and the new series-parallel types.

#### Series-Parallel Type (Conventional)

The series-parallel-type A/D converter is designed to accomplish A/D conversion in two steps, as shown in Fig. 1. With a 10-bit device, the level of the analog signal held in the sample hold (S/H) circuit is converted into a first set of parallel 5-bit digital output. This digital output is at the same time converted back into an analog signal, corresponding to the upper 5 bits. The difference between this signal and the level held at input is converted into digital signals in the parallel 5-bit A/D converter at the next stage, resulting in digital output for the lower 5 bits.

The number of comparators required for this system is  $(2^5 - 1) \times 2 = 62$  pcs., bringing about a dramatic reduction in circuit size as compared to the 10-bit parallel type. However, since it does A/D conversion twice, once for the upper level and then again for the lower level, it takes longer conversion time, and also requires an S/H circuit to hold the input analog signal so that its level does not change when the lower 5 bits are being converted, in addition both the 5-bit D/A converter and the subtractor, shown in Fig. 1, are required to possess a 10-bit equivalent accuracy.

#### New Series-Parallel Type

Essentially the new series-parallel-type A/D converter aims to reduce the number of comparators by doing A/D conversion twice, once for the upper bits and again for the lower bits, as in the case of the conventional series-parallel type. The distinguishing feature of this system, however, is that it does not require the D/A converter and the subtractor as shown in Fig. 2. Simply speaking this system is designed so that the input level held in the S/H circuit is first A/D converted for the upper 5 bits, and upon receipt of control signal from the upper level encoder, the lower level A/D converter is operated.

To simplify the operating principle of this system, Fig. 3 shows an example which consists of an upper 2 bits and lower 2 bits, a total of 4 bits. The upper and lower level circuits each consist of three comparators, switch trains S1 through S4, a single 16-segmented resistor, and an encoder.

Input level  $V_{IN}$  held by the S/H circuit is determined by the upper level comparator to be at a level of  $V_{REF.T}$  to  $V_1$ ,  $V_1$  to  $V_2$ ,  $V_2$  to  $V_3$ , or  $V_3$  to  $V_{REF.B}$ . The result of judgement is converted into upper 2-bit digital output through the upper level encoder. At the same time, one of the switch trains S1 to S4 is turned on, according to the level of  $V_{IN}$ . As it switches on, reference voltage is supplied to the lower level comparator, and elaborate comparative judgement is made at the interval of  $(V_{REF}/4)$ , resulting in output of the lower 2 bits from the lower level encoder.

Since this system uses the same resistor strings in common for the upper and lower levels, simplicity is maintained. Furthermore, since this system requires fewer comparators, input bias current for the comparators is reduced accordingly.




Fig. 1 Configuration of Series-Parallel 10-Bit A/D Converter




Fig. 2 Configuration of the New Series-Parallel 10-Bit A/D Converter




Fig. 3 Operating Principle of the New Series-Parallel Type (Ex.: 4-bit device)



**High-speed Sample and Hold Amplifier**

**Description**

CXA1008P/1009P are bipolar IC's developed for the purpose of sample holding video signals and other signals at high-speed.

**Features**

- Maximum sampling frequency  
 CXA1008P 35 MHz  
 CXA1009P 18 MHz
- Linearity 0.08% (Typ.)
- Clock input level ECL compatible
- Low power consumption  
 CXA1008P 680 mW (Typ.)  
 CXA1009P 420 mW (Typ.)

**Structure**

- Monolithic silicon bipolar IC.

**Applications**

- A/D converter and other analog signal processing
- Other general applications.

**Function**

High-speed hold circuit, wide band 6 dB amplifier, A/D reference power supply, A/D clock output circuit.

**Absolute Maximum Ratings (T<sub>a</sub> = 25°C)**


•Supply voltage	V <sub>CC</sub>	+5.5	V
	V <sub>EE</sub>	-6.0	V
•Operating temperature	T <sub>opr</sub>	-20 to +75	°C
•Storage temperature	T <sub>stg</sub>	-55 to +150	°C
•Allowable power dissipation	P <sub>D</sub>	1.2	W

**Recommended Operating Conditions**

•Supply voltage	V <sub>CC</sub>	+4.75 to 5.25V
	V <sub>EE</sub>	-4.75 to -5.45V

**Package Outline**

Unit: mm



Block Diagram







Fig. 1

## Terminal Function and Equivalent Circuits

Pin No.	Symbol	Equivalent circuit	Function
1	DV <sub>EE</sub>		Digital V <sub>EE</sub> (-5V)
2	-2V ref input		reference voltage input for A/D converter
3	R		Pulldown terminal for external R (30Ω typically)
4	-2V ref output		reference voltage output for A/D converter
5	AV <sub>EE</sub>		Analog V <sub>EE</sub> (-5V)
6	CLK output		CLK output for A/D converter
7	CLK output		CLK output for A/D converter
8	DGND		Digital GND
9	AV <sub>EE</sub>		Analog V <sub>EE</sub> (-5V)
10	AV <sub>CC</sub>		Analog V <sub>CC</sub> (+5V)

Pin No.	Symbol	Equivalent circuit	Function
11	S/H output		S/H output
12	AGND		Analog GND
13	S/H input		S/H input
14	6dB AMP output		Output terminal of 6dB amplifier
15	AVCC		Analog V <sub>CC</sub> (+5V)
16	AGND		Analog GND

Pin No.	Symbol	Equivalent circuit	Function
17	6dB AMP input		6dB AMP input
18	AV <sub>EE</sub>		Analog V <sub>EE</sub> (-5V)
19	offset adjust		6dB AMP DC offset adjust terminal
20	DV <sub>CC</sub>		Digital V <sub>CC</sub> (+5V)
21	CLK ref		CLK reference output
22	CLK input		CLK input (Note: connect to ②1) (PIN or input ECL CLK signal)
23	$\overline{\text{CLK}}$ input		$\overline{\text{CLK}}$ input (Note: input ECL) ( $\overline{\text{CLK}}$ signal)
24	DGND		Digital GND

## CXA1008P

Electrical Characteristics  
S/H section (see Fig. 3)(Ta = 25°C, V<sub>CC</sub> = +5V, V<sub>EE</sub> = -5V)

Item	Condition	Symbol	Min.	Typ.	Max.	Unit
Digital input voltage		V <sub>IH</sub>	-0.9	-0.8		V
		V <sub>IL</sub>		-1.6	-1.5	V
CLK Reference voltage (pin 21)		V <sub>CLK REF</sub>	-1.3	-1.2	-1.1	V
Analog input voltage range	$\Delta V < 1.2V$ *1	V <sub>INS</sub>	-3		3	V
Output voltage range		V <sub>outs</sub>	-3		3	V
Power Supply		I <sub>CC</sub>	48	60	78	mA
	without -2V ref.	I <sub>EE1</sub>	48	60	78	mA
	with -2V ref. R <sub>LI</sub> = 50Ω *2	I <sub>EE2</sub>	80	100	125	mA
Input bias current	-2V < V <sub>in</sub> < 2V	I <sub>bias</sub>		15	30	μA
Output impedance		Z <sub>OS</sub>		20	40	Ω
Voltage gain ratio		G <sub>VS</sub>	0.99	1.0	1.01	
Full power bandwidth	V <sub>in</sub> = 2V <sub>p-p</sub> (-3dB)	BW		12		MHz
Power supply rejection ratio		SVR <sub>S</sub>		-40		dB
Hold mode feed through	f <sub>in</sub> = 4MHz V <sub>in</sub> = 1 V <sub>p-p</sub> , CLK open	HMTH		-50	-40	dB
Clock leak	V <sub>in</sub> = 0V	CL <sub>LEAK</sub>		10	50	mV
Linearity	f <sub>in</sub> = 19.53kHz (10/512MHz) f <sub>CLK</sub> = 10MHz *3	L <sub>in</sub>		0.08	0.15	%
Hold mode droop	input voltage range, 0 to -2V	HMDR		2	20	mV/μs
Acquisition time	$\Delta V = 1.2V$	T <sub>aq</sub>		8	12	ns
Settling time	see the TIMING CHART	T <sub>set</sub>		25		ns
DC offset voltage	f <sub>CLK</sub> = 5MHz	V <sub>offset</sub>		± 15	± 100	mV
Maximum sampling frequency		f <sub>CLKH</sub>	35			MHz
Minimum sampling frequency		f <sub>CLKL</sub>			5	MHz
Differential gain (D.G.)	V <sub>in</sub> = NTSC 40 IRE mode ramp.	DG		0.5	1.0	%
Differential phase (D.P.)	f <sub>CLK</sub> = 20MHz	DP		0.5	1.0	deg

(R<sub>LI</sub> = 50Ω. see Fig. 3)

## CXA1009P

## Electrical Characteristics

S/H section (see Fig. 3)

(Ta = 25°C, V<sub>CC</sub> = +5V, V<sub>EE</sub> = -5V)

Item	Condition	Symbol	Min.	Typ.	Max.	Unit
Digital input voltage		V <sub>IH</sub>	-0.9	-0.8		V
		V <sub>IL</sub>		-1.6	-1.5	V
CLK Reference voltage (pin 21)		V <sub>CLK REF</sub>	-1.3	-1.2	-1.1	V
Analog input voltage range	$\Delta V < 1.2V$ *1	V <sub>INS</sub>	-3		3	V
Output voltage range		V <sub>outs</sub>	-3		3	V
Power supply		I <sub>CC</sub>	25	35	45	mA
	without -2V ref.	I <sub>EE1</sub>	25	35	45	mA
	with -2V ref. R <sub>LI</sub> = 50Ω *2	I <sub>EE2</sub>	60	75	98	mA
Input bias current	-2V < V <sub>in</sub> < 2V	I <sub>Bias</sub>		9	18	μA
Output impedance		Z <sub>OS</sub>		20	40	Ω
Voltage gain ratio		G <sub>VS</sub>	0.99	1.0	1.01	
Full power bandwidth	V <sub>in</sub> = 2V <sub>p-p</sub> (-3dB)	BW		6		MHz
Power supply rejection ratio		SVR <sub>s</sub>		-40		dB
Hold mode feed through	f <sub>in</sub> = 4MHz V <sub>in</sub> = 1 V <sub>p-p</sub> , CLK open	HMTH		-50	-40	dB
Clock leak	V <sub>in</sub> = 0V	CLLEAK		10	50	mV
Linearity	f <sub>in</sub> = 19.53kHz (10/512MHz) f <sub>CLK</sub> = 10MHz *3	Lin		0.08	0.15	%
Hold mode droop	input voltage range, 0 to -2V	HMDR		2	10	mV/μs
Acquisition time	$\Delta V = 1.2V$	T <sub>aq</sub>		12	20	ns
Settling time	see the Timing Chart	T <sub>set</sub>		36		ns
DC offset voltage	f <sub>CLK</sub> = 5MHz	V <sub>offset</sub>		±15	±100	mV
Maximum sampling frequency	MHz	f <sub>CLKH</sub>	18			MHz
Minimum sampling frequency		f <sub>CLKL</sub>			2	MHz
Differential gain (D.G.)	V <sub>in</sub> = NTSC 40 IRE more ramp f <sub>CLK</sub> = 15MHz	DG		0.5	1.0	%
Differential phase (D.P.)		DP		0.5	1.0	deg

\*1  $\Delta V$  is voltage change during one sampling period.\*2 Power consumption is I<sub>CC</sub> × 5V + I<sub>EE1</sub> × 5V + 40mA × 1.8V.

\*3 Input voltage waveform




Fig. 2

**6dB amp section (see Fig. 3)**

Item	Condition	Symbol	CXA1008P			CXA1009P			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Input voltage range	*3	$V_{IN}$	-1.3		+0.8	-1.3		+0.8	V
Band width (-3dB)	$V_{in} = 1V_{pp}$	W	45	55		15	25		MHz
Input bias current	$-1V < V_{in} < 1V$	$I_{Bias A}$		9	20		5	10	$\mu A$
Output impedance		$Z_{OA}$		4	10		4	10	$\Omega$
Voltage gain	*4	$G_{VA}$	5.1	6.0	6.9	5.1	6.0	6.9	dB
Power supply rejection ratio		$SVR_A$		-40			-40		dB

\*3 2ndary harmonic: -40dB  $f_{in} = 3.58MHz$ \*4  $f_{in} = 3.58MHz$   $V_{in} = 1V_{p-p}$ **CLK OUT section (see Fig. 3)**

Item		Condition	Symbol	CXA1008P			CXA1009P			Unit
				Min.	Typ.	Max.	Min.	Typ.	Max.	
Output voltage	Amplitude	$R_{L2} = 1.5 K\Omega$ see Fig. 3	$V_{CLK}$	0.2	0.3	0.4	0.2	0.3	0.4	V
	Low level		$V_{CLKL}$	-1.2	-1.1	-0.9	-1.2	-1.1	-0.9	V
Rise time			$t_r$		7	10		7	10	ns
Fall time			$t_f$		5	8		5	8	ns
CLK Delay 1			$\tau_{D1}$	20	28	34	36	38	45	ns
CLK Delay 2			$\tau_{D2}$	14	22	28	24	26	33	ns

**-2V<sub>ref</sub> amp section (see Fig. 3)**

Item	Condition	Symbol	CXA1008P			CXA1009P			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Voltage gain ratio	$V_{ref} = -2V$ $R_{L1} = 50\Omega$	$G_{VR}$	0.9	1.0	1.1	0.9	1.0	1.1	
Input bias current	$-3V < V_{in} < 0V$	$I_{Bias R}$		5	10		5	10	$\mu A$
Output impedance		$Z_{OR}$		2	10		2	10	$\Omega$



Electrical Characteristics Measuring Circuit




Fig. 3

Timing Chart




Fig. 4

### Description of Functions

CXA1008P/1009P are the monolithic ICs incorporating a high-speed sample hold circuit, a wide band 6 dB amp, reference power supply for A/D converter, and a clock output section, and operate up to a sampling frequency of 35/18 MHz.

CXA1008P/1009P can compose in 20/15 MS/s A/D converter system in combination with a CX20052A. CXA1008P/1009P form, with the input of a single phase or 2-phase ECL clock input, a new sampling signal. For this reason, the sampling period remain unchanged even when the frequency or duty of the input sampling CLK signal changes.

- Wide band 6 dB AMP.

In-phase amp with a band width over 45/15 MHz amplifies ordinary TV signal (1Vp-p) to a 2Vp-p signal which gives the highest accuracy when processed in CX20052A.

- CLK output section

When used in combination with an A/D converter such as CX20052A, the CLK timing between the S/H circuit and the A/D converter needs to be adjusted, and up to 20/15 MHz, CXA1008P/1009P generate CLK timing signals for driving the A/D converter, and output 2-phase CLK at 300 mVp-p from pins 6 and 7. With this output, no separate CLK is required to combine with an A/D converter.

- CXA1008P/1009P incorporate a buffer amp to provide a reference voltage for the A/D converter.

## Application Circuit




Fig. 5 Connection of CXA 1008P/1009P with CX20052A (1)


- \*1 R is a ringing preventing resistor. Select between 10 to 50Ω
- \*2 Pulldown R for  $V_{ref}$
- \*3  $R_L = 4.3k\Omega$
- \*4  $R_1 = 1k\Omega$ ,  $VR_2 = 2k\Omega$ ,  $R_2 = 2k\Omega$

## Notes on Application


1. Unless sufficiently stable power supply and GND voltage in the high-frequency range are used, the device characteristics deteriorates. For this reason, bring the power supply bypass capacitor as near to this IC as possible, and make the pattern to the power supply and to the earth terminal as wide as feasible.
2. To reduce CLK leak, use waveforms similar to sine waves as far as possible, up to the CLK input. For satisfactory operation, a CLK input amplitude of around 300mV is enough.
3. When the S/H input deviates over 1.2V during one sampling period, the output may contain errors.

Changes in Characteristics with Temperature


Hold Mode Droop Rate




Offset Voltage Between S/H Input & Output



6dB AMP 2ndary Harmonic Level  
(3.58MHz, Vin = 1Vpp)



CLK Ref Voltage



**SONY****CXA1016P/CXA1016K/CXA1016UK/  
CXA1056P/CXA1056K/CXA1056UK**

## 8 bit 30/50 MHz Flash A/D Converter

### Description

CXA1016P/CXA1016K/CXA1016UK/CXA1056P/CXA1056K/CXA1056UK are 8 bit high-speed A/D converter ICs for various applications. They can be used widely for various purposes which require high-speed A/D conversions.

CXA1016P/CXA1056P are assembled in the plastic DIP packages and CXA1016K/CXA1056K are in the ceramic lead-less chip carriers.

CXA1016UK/CXA1056UK are high reliability versions of CXA1016K/CXA1056K with extended temperature range ( $-55$  to  $+125^{\circ}\text{C}$ ) and bias burn-in (72 hours at  $125^{\circ}\text{C}$ ).

### Features (CXA1016P/CXA1016K/CXA1016UK)


- Resolution 8 bits  $\pm 1/2$  LSB
- High-speed operation Maximum conversion Rate 30 MS/s
- Wide analog input bandwidth 15 MHz ( $-3$  dB)
- Low input capacitance 35 pF (typ)
- Low power consumption 420 mW (typ)

### Features (CXA1056P/CXA1056K/CXA1056UK)


- Resolution 8 bits  $\pm 1/2$  LSB
- High-speed operation Maximum conversion Rate 50 MS/s
- Wide analog input bandwidth 25 MHz ( $-3$  dB)
- Low input capacitance 35 pF (typ)
- Low power consumption 550 mW (typ)

### Package Outline

Unit: mm



CXA1016K/CXA1016UK 44 Pin contact chipcarrier  
CXA1056K/CXA1056UK



**Absolute Maximum Ratings (Ta=25°C)**

• Supply voltage	V <sub>EE</sub>	0 to -7	V
• Analog input voltage	V <sub>IN</sub>	0.5 to V <sub>EE</sub>	V
• Reference input voltage	V <sub>RT</sub> , V <sub>RB</sub> , V <sub>RM</sub>	0.5 to V <sub>EE</sub>	V
	V <sub>RT</sub> -V <sub>RB</sub>	2.5	V
• Digital input voltage	CLK, $\overline{\text{CLK}}$ , MINV, LINV	0.5 to -4	V
• VRM pin input current	I <sub>VRM</sub>	-3 to +3	mA
• Digital output current	ID <sub>0</sub> to ID <sub>7</sub>	0 to -10	mA
• Operating temperature	T <sub>a</sub>	-20 to +100	°C (CXA1016P/CXA1056P)
	T <sub>c</sub>	-25 to +125	°C (CXA1016K/CXA1056K)*1
	T <sub>c</sub>	-55 to +125	°C (CXA1016UK/CXA1056UK)*1
• Storage temperature	T <sub>stg</sub>	-55 to +150	°C
• Allowable power dissipation	P <sub>D</sub>	1.48	W (CXA1016P/CXA1056P)
		1.08	W (CXA1016K/CXA1016UK/ CXA1056K/CXA1056UK)

\*1 Heat sinking is required above 100°C (CXA1016K/CXA1016UK)/86°C (CXA1056K/CXA1056UK).

**Recommended Operating Conditions (CXA1016P/CXA1016K/CXA1016UK)**

		Min.	Typ.	Max.	Unit
• Supply voltage	A <sub>V<sub>EE</sub></sub> , D <sub>V<sub>EE</sub></sub>	-5.7	-5.2	-5.0	V
	A <sub>V<sub>EE</sub></sub> -D <sub>V<sub>EE</sub></sub>	-0.05	0	0.05	V
	AGND-DGND	-0.05	0	0.05	V
• Reference input voltage	V <sub>RT</sub>	-0.1	0	0.1	V
	V <sub>RB</sub>	-2.2	-2	-1.8	V
• Analog input voltage	V <sub>IN</sub>	V <sub>RB</sub>		V <sub>RT</sub>	
• Clock pulse width	T <sub>pw1</sub>	25			ns
	T <sub>pw0</sub>	8			ns


**Recommended Operating Conditions (CXA1056P/CXA1056K/CXA1056UK)**

		Min.	Typ.	Max.	Unit
• Supply voltage	A <sub>V<sub>EE</sub></sub> , D <sub>V<sub>EE</sub></sub>	-5.7	-5.2	-5.0	V
	A <sub>V<sub>EE</sub></sub> -D <sub>V<sub>EE</sub></sub>	-0.05	0	0.05	V
	AGND-DGND	-0.05	0	0.05	V
• Reference input voltage	V <sub>RT</sub>	-0.1	0	0.1	V
	V <sub>RB</sub>	-2.2	-2	-1.8	V
• Analog input voltage	V <sub>IN</sub>	V <sub>RB</sub>		V <sub>RT</sub>	
• Clock pulse width	T <sub>pw1</sub>	15			ns
	T <sub>pw0</sub>	5			ns


**Pin Configuration (Top View)**

The pin numbers without indication are empty pins. (not connected)


CXA1016P/CXA1056P



CXA1016K/CXA1016UK/  
CXA1056K/CXA1056UK



**Block Diagram**



**Pin Description**

Symbol	Function
AVEE	Analog VEE, -5.2V (typ). Coupled with -6Ω between DVEE.
LINV	Input pin for output polarity inversion of Do (LSB) - D6. (See the code table)
DVEE	Digital VEE, -5.2V (typ).
DGND	Digital GND, which is separated from the Analog GND.
Do - D7	Digital data output pin, ECL level. Do: LSB - D7: MSB. Pull-down resistors are necessary externally.
MINV	Input pin for output polarity inversion of D7 (MSB) (See the code table). ECL level. "0" level is held when it is released.
CLK	Inverse clock input pin, ECL level.
CLK	Clock input pin, ECL level.
VRB	Reference voltage (bottom), -2V (typ).
AGND	Analog GND
VIN	Analog input, input range is VRT - VRB
VRM	Middle point of the reference voltage, it can be used as a linearity correction pin.
VRT	Reference voltage (top), 0V (typ).
	Empty pins (not connected), 2 and 19 are used to be grounded to DGND, the others are used to be grounded to AGND.



## Output Coding

MINV LINV	0 0	0 1	1 0	1 1
0V	111...11	100...00	011...11	000...00
.	111...10	100...01	011...10	000...01
.	.	.	.	.
.	.	.	.	.
V <sub>IN</sub>	100...00	111...11	000...00	011...11
.	011...11	000...00	111...11	100...00
.	.	.	.	.
.	.	.	.	.
.	000...01	011...10	100...01	111...10
-2V	000...00	011...11	100...00	111...11

1: V<sub>IH</sub>, V<sub>OH</sub>  
0: V<sub>IL</sub>, V<sub>OL</sub>

## Electrical Characteristics (CXA1016P/CXA1016K/CXA1016UK)

(T<sub>a</sub>=25°C, V<sub>EE</sub>=-5.2V, V<sub>RT</sub>=0V, V<sub>RB</sub>=-2V)


Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Maximum Conversion Rate	F <sub>c</sub>	V <sub>IN</sub> =0 to -2V, f <sub>in</sub> =1 kHz, ramp	30			MS/s
Supply Current	I <sub>EE</sub>			-75	-100	mA
Analog Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =-1V+0.07 V <sub>rms</sub>		35	40	pF
Analog Input Bias Current	I <sub>IN</sub>	V <sub>IN</sub> =-1V		60	90	μA
Reference Resistor	R <sub>r</sub> (V <sub>RT</sub> -V <sub>RB</sub> )		70	80	100	Ω
Offset Voltage	V <sub>RT</sub>		7	9	11	mV
	V <sub>RB</sub>		15	17	19	mV
Digital Input Voltage	V <sub>IH</sub>		-1.0	-0.9	-0.7	V
	V <sub>IL</sub>		-1.9	-1.75	-1.6	V
Digital Input Current	I <sub>IH</sub>	V <sub>IH</sub> =-0.9V	0		0.4	mA
	I <sub>IL</sub>	V <sub>IL</sub> =-1.75V	-0.05		0.35	mA
Digital Output Voltage	V <sub>OH</sub>	R <sub>ℓ</sub> =620Ω - V <sub>EE</sub>	-1.0			V
	V <sub>OL</sub>				-1.6	V
Output Data Delay	T <sub>d</sub>	R <sub>ℓ</sub> =620Ω - V <sub>EE</sub>		4.0	5.0	ns
Non-linearity Error		F <sub>c</sub> =30 MS/s, V <sub>IN</sub> =0 to -2V, f <sub>in</sub> =1 kHz, ramp			±1/2	LSB
Differential Non-linearity Error		F <sub>c</sub> =30 MS/s, 1/16 LSB step ramp			±1/2	LSB
Differential Gain	DG	NTSC 40 IRE mod. ramp, F <sub>c</sub> =30 MS/s			1.5	%
Differential Phase	DP				0.5	deg.
Aperture Jitter				45		ps

## Electrical Characteristics (CXA1056P/CXA1056K/CXA1056UK)


(T<sub>a</sub>=25°C, V<sub>EE</sub>=-5.2V, V<sub>RT</sub>=0V, V<sub>RB</sub>=-2V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Maximum Conversion Rate	F <sub>c</sub>	V <sub>IN</sub> =0 to -2V, f <sub>in</sub> =1 kHz, ramp	50			MS/s
Supply Current	I <sub>EE</sub>			-95	-120	mA
Analog Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =-1V+0.07 V <sub>rms</sub>		35	40	pF
Analog Input Bias Current	I <sub>IN</sub>	V <sub>IN</sub> =-1V		75	115	μA
Reference Resistor	R <sub>r</sub> (V <sub>RT</sub> - V <sub>RB</sub> )		70	80	100	Ω
Offset Voltage	V <sub>RT</sub>		7	9	11	mV
	V <sub>RB</sub>		15	17	19	mV
Digital Input Voltage	V <sub>IH</sub>		-1.0	-0.9	-0.7	V
	V <sub>IL</sub>		-1.9	-1.75	-1.6	V
Digital Input Current	I <sub>IH</sub>	V <sub>IH</sub> =-0.9V	0		0.4	mA
	I <sub>IL</sub>	V <sub>IL</sub> =-1.75V	-0.05		0.35	mA
Digital Output Voltage	V <sub>OH</sub>	R <sub>l</sub> =620Ω - V <sub>EE</sub>	-1.0			V
	V <sub>OL</sub>				-1.6	V
Output Data Delay	T <sub>d</sub>	R <sub>l</sub> =620Ω - V <sub>EE</sub>		4.0	5.0	ns
Non-linearity Error		F <sub>c</sub> =50 MS/s, V <sub>IN</sub> =0 to -2V, f <sub>in</sub> =1 kHz, ramp			±1/2	LSB
Differential Non-linearity Error		F <sub>c</sub> =30 MS/s, 1/16 LSB step ramp			±1/2	LSB
Differential Gain	DG	NTSC 40 IRE mod. ramp, F <sub>c</sub> =50 MS/s			1.5	%
Differential Phase	DP				0.5	deg.
Aperture Jitter				30		ps



**Electrical Characteristics Measuring Circuit**  
**Maximum Conversion Frequency Measuring Circuit**  
**Non-linearity Measuring Circuit**  
**Differential Gain Error Measuring Circuit**  
**Differential Phase Error Measuring Circuit**




**Differential Non-linearity Measuring Circuit**



**Power Supply Current Measuring Circuit**  
**Analog Input Bias Current Measuring Circuit**




**Aperture Jitter Measuring Circuit**



**Description of Function** (See the block diagram and timing chart.)

1. The reference voltage, which is obtained by dividing equally the voltage across  $V_{RT}$  to  $V_{RB}$  into 256 by the reference resistor ladder, is applied to the respective  $\oplus$  (positive) input sides of 256 clocked comparators. An analog input is applied to the  $\ominus$  (negative) input sides of all the 256 clocked comparators from the  $V_{IN}$  pin.
2. When the state of CLK is in Low, the master (front stage) of the comparator compares the respective reference voltage and the analog input voltage which is ever-changing.
3. When the CLK moves from Low into Hi, each master latches the state immediately prior to the above simultaneously, and as a result, it provides conditions of "11 . . . . 1100 . . 0" in sequence from the  $V_{RT}$  side to the  $V_{RB}$  side.
4. The output of the master is ANDed between the respective adjacent outputs, and "1" stands only when neighboring 2 outputs become "10", and the all other outputs become "0".
5. The result of the AND is latched when CLK moves from Hi into Low. Output of the slave is divided into 4 blocks and each block has 32 clocked comparators, and they are coded into binary codes of 6 bits respectively by the transistor matrix circuit.
6. The 6 bit codes are further coded into 8 bit codes by the transistor matrix circuit after they are respectively latched, and they are then output into the ECL level by the output buffer after being 8 bit latched. The output data is delayed 1 clock from the data sampling point and appears at the output pin.
7. Two polarity inversion inputs such as MINV and LINV are fed externally to the output buffer, and each of them selects output polarity of MSB and other polarity than MSB respectively.

Timing Chart



Dots ( $\bullet$ ) in the chart demote respective latch timings.

8-bit 200/300 MSPS Flash A/D Converter

**Description**

The CXA1076K/CXA1176K are monolithic flash A/D converters capable of digitizing 0 to -2V analog input signal into 8-bit binary code at a sampling rate of 200MSPS (CXA1076K)/300MSPS (CXA1176K).

They operate with a single -5.2V power supply and consume only 720/1300 mW.

The digital I/O level is compatible with 100K/10KH/10K series ECL, and complementary digital output makes ease to interface to external circuits. Output ports have a capability to drive into 50 Ω load to -2 V.

In addition to 8-bit output data, they have an over range output and two digital inputs which enable to program output format for true or inverse binary and offset two's complement.


**Features**

(CXA1076K/CXA1176K)

- Ultra high speed 200/300 MSPS
- Wide input band width 150/180 MHz
- Low power consumption 720/1300 mW
- Internal linearity compensation circuit
- Complementary ECL output
- Over range output
- Programmable output format
- Small 68 LCC package

**Package Outline**

Unit: mm



**Applications**

Digital oscilloscope, radar, image processing, transient capture and fast digital signal processing.

**Absolute Maximum Ratings (Ta = 25°C)**


• Supply voltage	AV <sub>EE</sub> , DV <sub>EE</sub>	0.5 to -7	V
• Analog input voltage	V <sub>IN</sub>	0.5 to V <sub>EE</sub>	V
• Reference input voltage	V <sub>RT</sub> , V <sub>RB</sub>	0.5 to V <sub>EE</sub>	V
	V <sub>RT</sub> -V <sub>RB</sub>	0 to 2.5	V
• Digital input voltage	CLK, $\overline{\text{CLK}}$ , MINV, LINV	0.5 to V <sub>EE</sub>	V
• Digital output current	ID <sub>0</sub> to ID <sub>7</sub> , IOR	0 to -30	mA
	$\overline{\text{ID}}_0$ to $\overline{\text{ID}}_7$ , $\overline{\text{IOR}}$	0 to -30	mA
• Operating temperature	T <sub>a</sub>	-25 to +75	°C
	T <sub>c</sub>	-55 to +125	°C
• Storage temperature	T <sub>stg</sub>	-65 to +150	°C
• Allowable power dissipation	P <sub>d</sub>	1.8	W

### Recommended Operating Conditions


Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	$AV_{EE}, DV_{EE}$	-4.95	-5.2	-5.5	V
Supply votage	$ AV_{EE} - DV_{EE} $		0	0.05	V
Ground	$ DGND - AGND $		0	0.05	V
Analog input voltage	$V_{IN}$	$V_{RB}$		$V_{RT}$	
Reference input voltage	$V_{RT}$	-0.1	0	+0.2	V
Reference input voltage	$V_{RB}$	-2.2	-2	-1.9	V
Digital input voltage	$V_{IH}$	-1.0		-0.7	V
Digital input voltage	$V_{IL}$	-1.9		-1.6	V
Clock pulse width	TPW1 (CXA1076K)	3.5			ns
Clock pulse width	TPW0 (CXA1076K)	1.5			ns
Clock pulse width	TPW1 (CXA1176K)	2.3			ns
Clock pulse width	TPW0 (CXA1176K)	1.0			ns



Block Diagram











Pin Configuration (Top View)



Pin Description and I/O Equivalent Circuits


No.	Symbol	Equivalent circuit	Description
4 5	$D_0$ $\overline{D}_0$		LSB and complementary LSB output
6 7	$D_1$ $\overline{D}_1$		$D_1$ to $D_6$ : output $\overline{D}_1$ to $\overline{D}_6$ : complementary output
12 13	$D_2$ $\overline{D}_2$		
14 15	$D_3$ $\overline{D}_3$		
19 20	$D_4$ $\overline{D}_4$		
21 22	$D_5$ $\overline{D}_5$		
29 30	$D_6$ $\overline{D}_6$		
31 32	$D_7$ $\overline{D}_7$		MSB and complementary MSB output
2 3	OR OR		Over Range and complementary Over Range output
33	MINV		
1	LINV	Polarity select for LSBs (Refer to coding table) L level is maintained with left open.	

No.	Symbol	Equivalent circuit	Description
35	CLK		CLK input
34	$\overline{\text{CLK}}$		Complementary CLK input $V_{\text{BB}} (-1.3\text{V})$ is maintained with left open. With bypassing, it can be used as a reference for single CLK input.
64	VRT		Analog reference voltage (Top) (0V Typ.)
65	VRTS		Reference voltage sense (Top)
52	$V_{\text{RM}}$		Reference voltage mid-point It can be used as a linearity compensation.
39	$V_{\text{RBS}}$		Reference voltage sense (Bottom)
40	$V_{\text{RB}}$		Analog reference voltage (Bottom) (-2V Typ.)
49 50 54 55	$V_{\text{IN}}$		Analog input All of the pins must be wired externally.

No.	Symbol	Equivalent circuit	Description
43, 48, 51, 53, 56, 61	AGND (*1)		Analog ground
37, 38, 42, 58, 62, 66, 67	AV <sub>EE</sub> (*1)		Analog supply
18	DGND 1		Digital ground
16 17	DGND 2 (*1)		Digital ground for output drive
8 28	DV <sub>EE</sub> (*1)		Digital supply
9, 10 11, 23 24, 25 26, 27 36, 68	NC		Empty pins It is recommended to wire these pins to DGND.
41, 44 45, 46 47, 57 59, 60 63	NC	Empty pins It is recommended to wire these pins to AGND.	

(\*1) All of these pins must be wired to the respective external circuit.

## Timing Chart



Input-Output Reference and Output Format

Vin	Step	MINV	1	0	1	0							
		LINV	1	1	0	0							
		OR	MSB	LSB	OR	MSB	LSB	OR	MSB	LSB	OR	MSB	LSB
0V		0	000	...00	0	100	...00	0	011	...11	0	111	...11
	0	1	000	...00	1	100	...00	1	011	...11	1	111	...11
	1	1	000	...01	1	100	...01	1	011	...10	1	111	...10
		.	.	.	.	.	.	.	.	.	.	.	.
-1V	127	1	011	...11	1	111	...11	1	000	...00	1	100	...00
	128	1	100	...00	1	000	...00	1	111	...11	1	011	...11
		.	.	.	.	.	.	.	.	.	.	.	.
-2V	254	1	111	...10	1	011	...10	1	100	...01	1	000	...01
	255	1	111	...11	1	011	...11	1	100	...00	1	000	...00
		1	111	...11	1	011	...11	1	100	...00	1	000	...00

Table 1




Fig. 2

## Electrical Characteristics – CXA1076K

$T_a = 25^\circ\text{C}$ ,  $A_{VEE} = D_{VEE} = -5.2\text{V}$   
 $V_{RT} = V_{RTS} = 0\text{V}$ ,  $V_{RB} = V_{RBS} = -2\text{V}$

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Maximum conversion rate	$F_c$	$V_{IN} = FS$	200	240		MSPS
Resolution				8		bit
Integral linearity	$E_{IL}$	$F_c = 200\text{ MSPS}$		$\pm 0.3$	$\pm 0.5$	LSB
Differential linearity	$E_{DL}$			$\pm 0.3$	$\pm 0.5$	LSB
Offset error	$V_{RT}$	$E_{OT}$	12.0	14.5	17.0	mV
	$V_{RB}$	$E_{OB}$	4.0	6.5	9.0	mV
Analog input capacitance	$C_{IN}$	$V_{IN} = -1\text{V} + 0.07\text{V}_{rms}$	21	25	35	pF
Analog input current	$I_{IN}$	$V_{IN} = 0\text{V}$	45	85	250	$\mu\text{A}$
Supply current	Analog	$I_{EEA}$	80	95	145	mA
	Digital	$I_{EED}$	30	35	55	mA
Reference resistance	$R_{REF}$	$V_{RT}$ to $V_{RB}$	75	90	108	$\Omega$
Residual resistance		$r_1, r_5$	0.43	0.52	0.62	$\Omega$
		$r_2, r_4$	0.64	0.77	0.92	$\Omega$
		$r_3$	2.8	3.4	4.1	$\Omega$
Input level digital	H	$V_{IH}$	-1.0	-0.85	-0.7	V
	L	$V_{IL}$	-1.9	-1.75	-1.6	V
Output level digital	H	$V_{OH}$	$R_L = 50\Omega$ to $-2\text{V}$ $FO = 1$ (100K ECL)	-1.0		V
	L	$V_{OL}$			-1.6	V
Output data delay		$t_d$	2.6	2.9	3.3	ns
Rise time output digital		$t_r$	0.8	1.0	1.3	ns
Fall time output digital		$t_f$	0.8	1.0	1.3	ns
Full scale input BW	$BW_F$	$V_{IN} = FS$ (*1)	150	180		MHz
Small signal input BW	$BW_s$	$V_{IN} = 0.6\text{V}_{p-p}$ (*1)		200		MHz
Aperture jitter	$t_{aj}$			5.0	6.0	ps
Sampling delay	$t_{ds}$		0.7	0.9	1.2	ns
SNR1		$F_{IN} = 1\text{MHz FS}$ $F_c = 200\text{MSPS}$ (*1)		-46	-45.5	dB
SNR2		$F_{IN} = 80\text{ MHz}$ , $0.6\text{V}_{p-p}$ $F_c = 200\text{MSPS}$ (*1)		-30		dB
Differential gain	DG	NTSC 40 IRE mod.ramp			1.0	%
Differential phase	DP	$F_c = 200\text{MSPS}$			0.5	deg.

(\*1) Source impedance =  $50\Omega$ .




## Electrical Characteristics – CXA1176K

$T_a = 25^\circ\text{C}$ ,  $A_{VEE} = D_{VEE} = -5.2\text{V}$   
 $V_{RT} = V_{RTS} = 0\text{V}$ ,  $V_{RB} = V_{RBS} = -2\text{V}$

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Maximum conversion rate	Fc	$V_{IN} = \text{FS}$	300	340		MSPS	
Resolution		$F_c = 300 \text{ MSPS}$		8		bit	
Integral linearity	EIL		$\pm 0.3$	$\pm 0.5$	LSB		
Differential linearity	EDL		$\pm 0.3$	$\pm 0.5$	LSB		
Offset error	$V_{RT}$	EOT	12.0	14.5	17.0	mV	
	$V_{RB}$	EOB	4.0	6.5	9.0	mV	
Analog input capacitance	CIN	$V_{IN} = -1\text{V} + 0.07\text{V}_{\text{rms}}$	21	25	35	pF	
Analog input current	IIN	$V_{IN} = 0\text{V}$	70	150	370	$\mu\text{A}$	
Supply current	Analog	IEEA	145	175	245	mA	
	Digital	IEED	55	65	92	mA	
Reference resistance	RREF	$V_{RT}$ to $V_{RB}$	75	90	108	$\Omega$	
Residual resistance	$r_1, r_5$		0.43	0.52	0.62	$\Omega$	
	$r_2, r_4$		0.64	0.77	0.92	$\Omega$	
	$r_3$		2.8	3.4	4.1	$\Omega$	
Input level digital	H	$V_{IH}$	-1.0	-0.85	-0.7	V	
	L	$V_{IL}$	-1.9	-1.75	-1.6	V	
Output level digital	H	$V_{OH}$	$R_L = 50\Omega$ to $-2\text{V}$ $FO = 1$ (100K ECL)	-1.0			V
	L	$V_{OL}$				-1.6	V
Output data delay	td		2.4	2.7	3.1	ns	
Rise time output digital	tr		0.6	0.8	1.1	ns	
Fall time output digital	tf		0.6	0.8	1.1	ns	
Full scale input BW	BWF	$V_{IN} = \text{FS}$ (*2)	180	200		MHz	
Small signal input BW	BWs	$V_{IN} = 0.6\text{V}_{\text{p-p}}$ (*2)		240		MHz	
Aperture jitter	taj			3.0	3.6	ps	
Sampling delay	tds		0.6	0.8	1.1	ns	
SNR1		$F_{IN} = 1\text{MHz FS}$ (*2) $F_c = 300\text{MSPS}$		-46	-45.5	dB	
SNR2		$F_{IN} = 80 \text{ MHz}$ , $0.6\text{V}_{\text{p-p}}$ $F_c = 300\text{MSPS}$ (*2)		-33		dB	
Differential gain	DG	NTSC 40 IRE mod.ramp			1.0	%	
Differential phase	DP	$F_c = 300\text{MSPS}$			0.5	deg.	

(\*2) Source impedance =  $50 \Omega$ .

### Application Circuit




- (\*1) Comlinear CLC231 or equiv.
- (\*2) To be selected
- (\*3) Capacitors are 0.01μF ceramic chip not otherwise specified.

Fig. 3

Interface with memories  
 CXA1076K/1176K → CXB1131Q/K → SRAM

CXB1131Q/K: 9, 8, 4bit Demultiplexer  
 $f_{max}=1.9GHz$   
 Availability: 2Q 1988



## Notes on Application

- 1) AGND, DGND, AV<sub>EE</sub> and DV<sub>EE</sub> planes on a PCB should be designed to make those impedance small for the noise suppression benefits. Those planes should be made as wide as possible on the PCB with at least double layer metal patterns.
- 2) It is recommended to separate the analog and digital GND and V<sub>EE</sub> on the PCB patterns to make reduce a noise contamination from digital system to analog system.
- 3) If separate V<sub>EE</sub> and GND are used, it is recommended to connect the digital and analog planes by a core inductor with good frequency characteristics to avoid the DC voltage difference between analog and digital planes.  
The DC voltage difference between AGND and DGND degrades performance and a continual voltage difference between AV<sub>EE</sub> and DV<sub>EE</sub> may cause a destruction of the device.
- 4) The analog and analog power supply pins should be bypassed as close to the device as possible to their respective grounds with at least a 10 nF ceramic chip capacitor. A 1  $\mu$ F tantalum capacitor can also be used for low frequency bypassing.
- 5) Pin connections for the device should be made as short as possible. Using of a socket might degrade the performance because of an increasing of lead inductance. A possible compromise is to use AMP's socket 173257-3 (with heat sink).
- 6) A wide band drive amplifier with sufficient drivability and stable operation should be used to drive analog input pin. Comlinear's CLC231 may be used with adequate frequency compensation.
- 7) As the analog input impedance of the device is capacitive, the driving amplifier occasionally falls into unstable condition and oscillates locally. This instability can be prevented with a resistor inserted in series between the output pin of the amplifier and V<sub>IN</sub> pins of the device. The resistor is to be selected from 2 to 20  $\Omega$ . Separate input for V<sub>IN</sub> as shown in an application circuit (Fig. 3) may give a good result.
- 8) Digital output is delivered in complementary to make ease to interface in high speed operation. A 50  $\Omega$  termination at the endpoint of the wiring for both  $\overline{D}_i$  and  $\overline{D}_i$  is recommended for noise suppression benefits.
- 9) V<sub>R1S</sub> and V<sub>R8S</sub> pins can be used as a sense for precise adjustment of reference voltage. Fig. 4 shows the adjustment scheme.

10) Internal current compensation circuit for the reference resistor is furnished in the device. This circuit compensates input bias current of the comparators to maintain the linearity over wide temperature range.

$V_{RM}$ , the mid - point of the reference resistor can be used as a trimming pin for more accurate linearity as shown in Fig. 4.

$V_{RT}$ ,  $V_{RB}$  and  $V_{RM}$  should be bypassed to AGND with at least a 100 nF ceramic chip capacitor.






















Fig. 4

11) OR and  $\overline{OR}$  output indicate that the input signal exceeds positive input range. MINV and LINV are not effective to the polarity of OR and  $\overline{OR}$  (Refer to the output format).












SNR vs. Fin




SNR vs. Fin




2nd and 3rd harmonics vs. Fin




2nd and 3rd harmonics vs. Fin




2nd and 3rd harmonics vs. Fin



2nd and 3rd harmonics vs. Fin




OUTPUT level vs. Fin




$V_{EE} = -5.2V$   $T_a = 25^\circ C$   $V_{in} = FS$

OUTPUT level vs. Fin




$V_{EE} = -5.2V$   $T_a = 25^\circ C$   $V_{in} = FS$

OUTPUT level vs. Fin



$V_{EE} = -5.2V$   $T_a = 25^\circ C$   $V_{in} = 0.6V_{p-p}$

OUTPUT level vs. Fin



$V_{EE} = -5.2V$   $T_a = 25^\circ C$   $V_{in} = 0.6V_{p-p}$

**8-bit 20 MSPS Flash A/D Converter (TTL I/O)**

**Description**

CXA1096M is an 8-bit 20 MSPS high speed A/D converter IC. This IC is suitable for a wide range of applications where A/D high speed operation is required.

**Features**

- Resolution 8-bit  $\pm 1/2$  LSB
- High speed operation 20MSPS
- Wide band analog input 8MHz ( $-3$ dB)
- Low input capacitance 30pF (Typ.)
- Low power consumption 390mW (Typ.)
- I/O level TTL
- Two ways of power supply (Single +5V or dual +5V/-5.2V)
- Sample and Hold amplifier not required
- Binary or Two's complement mode
- Over range output

**Function**

8-bit, 20MSPS flash A/D converter

**Structure**

Bipolar silicon monolithic IC

**Applications**


- Digital TV
- High speed signal processing

**Absolute Maximum Ratings (Ta = 25°C)**

• Supply voltage	VCC-DGND	0 to +6	V
	VEE-AGND	0 to -6	V
	AGND-DGND	0 to +6	V
• Input voltage(analog)	VIN	VEE to AGND +0.3	V
	• Input voltage (reference)	VRT, VRB, VRM	VEE to AGND +0.3
		VRT - VRB	2.5
• Input current (VRM)	IVRM	-3 to +3	mA
• Input voltage (digital)	CLK, MINV, LINV	DGND-0.5 to VCC	V
• Operating temperature	Topr	-20 to +75	°C
• Storage temperature	Tstg	-55 to +150	°C
• Allowable power dissipation	PD	0.83	W

**Package Outline**


Unit: mm



**Recommended Operating Conditions**



• Supply voltage (Single supply)	VCC, AGND	4.75 to 5.25	V	
	DGND, VEE	0	V	
	(Dual supply)	VCC	4.75 to 5.25	V
		VEE	-5.5 to -4.75	V
		DGND, AGND	0	V
• Reference input	VRT	AGND - 0.1 to AGND + 0.1	V	
	VRB	AGND - 2.2 to AGND - 1.8	V	
• Analog input	VIN	VRB to VRT		
	TPW1	35 (Min.)	ns	
• Clock pulse width	TPW0	10 (Min.)	ns	

**Block Diagram**



Pin Description and Equivalent Circuit


No.	Symbol	Voltage	Equivalent circuit	Description
8 to 11 20 to 23	DO to D7	TTL		Digital data output pin D0 (LSB) to D7 (MSB)
16	OR			Over range output pin
12, 18	DGND	GND		Digital GND. Separated from AGND.
13, 17	Vcc	5V (Typ.)		Digital power supply
14, 15	VEE	GND (Single supply) -5V (Dual supply)		Analog power supply
19	LINV	TTL		Input pins for output polarity inversion of DO (LSB) to D6 (See the Input-Output Reference and Output Format) when open "1" is maintained.
24	CLK	TTL		Clock input pin
25	VRT	5V (Typ.) (Single supply)		Reference voltage (Top)
27	VRTS	GND (Dual supply)		Reference voltage sense (Top)
4	VRB	3V (Typ.) (Single supply) -2V (Typ.) (Dual supply)		Reference voltage (Bottom)
2	VRBS			Reference voltage sense (Bottom)
5	VRM	4V (Typ.) (Single supply) -1V (Typ.) (Dual supply)		Middle point of reference voltage can be used as the compensation pin for linearity

No.	Symbol	Voltage	Equivalent circuit	Description
3, 26	AGND	5V (Typ.) (Single supply) GND (Dual supply)		Analog power supply
1, 28	VIN	VRT to VRB		Analog input Pin 1 and 28 should be connected together.
7	MINV	TTL		Input pin for output polarity inversion of D7 (MSB) when open "1" is maintained.

Input-Output Reference and Output Format

Vin	Step	1		0		0	
		MINV LINV	1 0	1 0	0 1	0 0	0 0
		OR MSB	LSB	OR MSB	LSB	OR MSB	LSB
AGND	0	0	0 0 0 ... 0 0	0 0 1 1 ... 1 1	0 1 0 0 ... 0 0	0 1 1 1 ... 1 1	
		1	1 0 0 0 ... 0 0	1 0 1 1 ... 1 1	1 1 0 0 ... 0 0	1 1 1 1 ... 1 1	
		1	1 0 0 0 ... 0 1	1 0 1 1 ... 1 0	1 1 0 0 ... 0 1	1 1 1 1 ... 1 0	
AGND - 1V	127	1	1 0 1 1 ... 1 1	1 0 0 0 ... 0 0	1 1 1 1 ... 1 1	1 1 0 0 ... 0 0	
		128	1 1 0 0 ... 0 0	1 1 1 1 ... 1 1	1 0 0 0 ... 0 0	1 0 1 1 ... 1 1	
		1	1 1 1 1 ... 1 1	1 1 0 0 ... 0 0	1 0 1 1 ... 1 1	1 0 0 0 ... 0 0	
AGND - 2V	254	1	1 1 1 1 ... 1 0	1 1 0 0 ... 0 1	1 0 1 1 ... 1 0	1 0 0 0 ... 0 1	
		255	1 1 1 1 ... 1 1	1 1 0 0 ... 0 0	1 0 1 1 ... 1 1	1 0 0 0 ... 0 0	
		1	1 1 1 1 ... 1 1	1 1 0 0 ... 0 0	1 0 1 1 ... 1 1	1 0 0 0 ... 0 0	

1: VIH, VOH  
0: VIL, VOL



**Electrical Characteristics  
(Single supply)**
 $V_{CC} = +5V$ ,  $DGND = 0V$ ,  $AGND = +5V$ ,  $V_{EE} = 0V$ ,  
 $V_{RT} = +5V$ ,  $V_{RB} = +3V$ ,  $T_a = 25^\circ C$ 

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit	
Maximum conversion rate	$F_c$	$V_{IN} = 5 \text{ to } 3V$ $f_{IN} = F_c/4 - 1 \text{ kHz}$	20			MSPS	
Supply current	$I_{CC} + I_{EE}$		56	71	88	mA	
Reference pin current	$I_{REF}$		11	15	18	mA	
Analog input capacitance	$C_{IN}$	$V_{IN} = 4V + 0.07V_{rms}$		30	35	pF	
Analog input bias current	$I_{IN}$	$V_{IN} = 4V$	15	50	100	$\mu A$	
Reference resistance (VRT to VRB)	$R_{REF}$			130		$\Omega$	
Offset voltage	VRT	$E_{OT}$	8	13	19	mV	
	VRB	$E_{OB}$	0	5	11	mV	
Digital input voltage	$V_{IH}$		2.0			V	
	$V_{IL}$				0.8	V	
Digital input current	$I_{IH}$	$V_{CC} = \text{Max.}$	$V_{IH} = 2.7V$	0	-100	-150	$\mu A$
	$I_{IL}$		$V_{IL} = 0.5V$	-0.1	-0.32	-0.5	mA
Digital output voltage	$V_{OH}$	$V_{CC} = \text{Min.}$	$I_{OH} = -500\mu A$	2.7	3.4		V
	$V_{OL}$		$I_{OL} = 3mA$			0.5	V
Output data delay	$T_{DLH}$	$F_o = 1 (74S00)$		11	25	30	ns
	$T_{DHL}$			13	26	35	ns
Non linearity	$E_L$	$F_c = 20 \text{ MSPS}$ $V_{IN} = 5 \text{ to } 3V$			$\pm 1/2$	LSB	
Differential non linearity	$E_D$				$\pm 1/2$	LSB	
Differential gain error	$DG$	NTSC 40 IRE mod. ramp, $F_c = 14.3 \text{ MSPS}$			1.5	%	
Differential phase error	$DP$				0.5	deg.	
Aperture jitter	$E_{AP}$			30		ps	
Sampling delay	$t_{ds}$		5	7	9	ns	




**Electrical Characteristics**  
**(Dual supply)**
 $V_{CC} = +5V$ ,  $DGND = 0V$ ,  $AGND = 0V$ ,  $V_{EE} = -5V$ ,  
 $V_{RT} = 0V$ ,  $V_{RB} = -2V$ ,  $T_a = 25^\circ C$ 

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit	
Maximum conversion rate	$F_c$	$V_{IN} = 0$ to $-2V$ $f_{in} = F_c/4 - 1$ kHz	20			MSPS	
Supply current	$I_{CC}$		7	10	14	mA	
	$I_{EE}$		50	62	75	mA	
Reference pin current	$I_{REF}$		11	15	18	mA	
Analog input capacitance	$C_{IN}$	$V_{IN} = -1V$ $+ 0.07 V_{rms}$		30	35	pF	
Analog input bias current	$I_{IN}$	$V_{IN} = -1V$	15	50	100	$\mu A$	
Reference resistance ( $V_{RT}$ to $V_{RB}$ )	$R_{REF}$			130		$\Omega$	
Offset voltage	$V_{RT}$	$E_{OT}$	8	13	19	mV	
	$V_{RB}$	$E_{OB}$	0	5	11	mV	
Digital input voltage	$V_{IH}$		2.0			V	
	$V_{IL}$				0.8	V	
Digital input current	$I_{IH}$	$V_{CC} = \text{Max.}$	$V_{IH} = 2.7V$	0	-100	-150	$\mu A$
	$I_{IL}$		$V_{IL} = 0.5V$	-0.1	-0.32	-0.5	mA
Digital output voltage	$V_{OH}$	$V_{CC} = \text{Min.}$	$I_{OH} = -500\mu A$	2.7	3.4		V
	$V_{OL}$		$I_{OL} = 3mA$			0.5	V
Output data delay	$T_{DLH}$	$F_O = 1$ (74S00)		11	25	30	ns
	$T_{DHL}$			13	26	35	ns
Non linearity	$E_L$	$F_c = 20$ MSPS $V_{IN} = 0$ to $-2V$			$\pm 1/2$	LSB	
Differential non linearity	$E_D$				$\pm 1/2$	LSB	
Differential gain error	$DG$	NTSC 40 IRE mod. ramp, $F_c = 14.3$ MSPS			1.5	%	
Differential phase error	$DP$				0.5	deg.	
Aperture jitter	$E_{AP}$			30		ps	
Sampling delay	$t_{ds}$		5	7	9	ns	


Application Circuit and Electrical Characteristics Test Circuit



Single supply

1)





Dual supply







2)




Aperture jitter  
Sampling delay

Test circuit


3)



Timing Chart



# Application Circuit (Single supply)



IC1 : 74S374 or 74ALS374

74LS374 is also available for 15 MSPS or less conversion rate.

A2 : LM301 or LM308

∇ : Analog GND

⏏ : Digital GND

\* : Ceramic Chip capacitor 0.01μF

(---) : To be selected

+5V ← ○


AG ∇

DG ⏏


+12V ← ○

-12V ← ○

# Application Circuit (Dual supply)



- IC1 : 74S374 or 74ALS374
- 74LS374 is also available for 15 MSPS or less conversion rate.
- A2 : LM301 or LM308
- ∇ : Analog GND
- ⏏ : Digital GND
- \* : Ceramic chip capacitor 0.01 $\mu$ F
- (---) : To be selected



### Notes on Application

1. Each of DGND pins (12, 18) and each of VCC Pins (13, 17) are divided in internal circuit. All of the pins should be connected to respective PCB patterns.
2. Layout of the analog and digital sections should be separated to reduce noise effect.  
VEE pins to AGND and VCC pins to DGND should be bypassed as closely as possible by means of  $1\mu\text{F}$  and  $0.01\mu\text{F}$  capacitors.  
For the  $0.01\mu\text{F}$ , a ceramic chip capacitor should be used.
3. The input capacitance of the analog input is much smaller than that of the Flash Type A/D converters in use so far. It is necessary to use an amplifier with sufficient band width and driving power.  
Pins VIN (1, 28) are divided in it, so they should be connected together. When driving with a low output impedance amplifier, parasitic oscillation may occur. This can be prevented by introducing between the amplifier output and A/D input a small resistance of 2 to  $10\Omega$  with smaller inductance, in series. And, that also each VIN pins are divided with small resistances (shown in the Application Circuit) is effective.  
The amplifier output and A/D input should be connected as closely as possible.
4. Voltage between VRT to VRB is equivalent to the dynamic range of the analog input. VRB pin should be bypassed to AGND by means of  $1\mu\text{F}$  and  $0.01\mu\text{F}$  capacitors.  
Through bypassing VRM pin with a  $0.01\mu\text{F}$  capacitor to AGND, characteristics at high frequency become more balanced. Also, VRM pin can be used as a trimming pin for more precise linearity compensation.
5. CLK line should be wired in short distance and that should be separated from the other section to reduce the inductive.
6. Analog input signal is sampled at the positive going edge of the CLK, and a corresponding digital data appears to the output parts at the negative going edge with a short delay time ( $T_{DLH}$ ,  $T_{DHL}$ ).  
If digital data will be latched externally, it should be latched at the negative going edge. (See the Timing Chart)
7. It is recommended to connect free pins to AGND for prevention of noise effect.



**8-bit 20 MSPS Flash A/D Converter (TTL I/O)**

**Description**

CXA1096P is an 8-bit 20 MSPS high speed A/D converter IC. This IC is suitable for a wide range of applications where A/D high speed operation is required.

**Features**

- Resolution 8-bit  $\pm 1/2$  LSB
- High speed operation 20MSPS
- Wide band analog input 8MHz ( $-3$ dB)
- Low input capacitance 30pF (Typ.)
- Low power consumption 350mW (Typ.)
- I/O level TTL
- Two ways of power supply  
(Single +5V or dual +5V/-5.2V)
- Sample and Hold amplifier not required
- Binary or Two's complement mode
- Pin-to-pin compatible with TDC1048 (TRW)

**Function**

8-bit, 20MSPS flash A/D converter

**Structure**

Bipolar silicon monolithic IC

**Applications**


- Digital TV
- High speed signal processing

**Absolute Maximum Ratings (Ta = 25°C)**

• Supply voltage	VCC—DGND	0 to +6	V
	VEE—AGND	0 to -6	V
	AGND—DGND	0 to +6	V
• Input voltage(analog)	VIN	VEE to AGND +0.3	V
• Input voltage (reference)	VRT, VRB, VRM	VEE to AGND +0.3	V
	VRT - VRB	2.5	V
• Input current (VRM)	IVRM	-3 to +3	mA
• Input voltage (digital)	CLK, MINV, LINV	DGND-0.5 to VCC	V
• Operating temperature	Topr	-20 to +75	°C
• Storage temperature	Tstg	-55 to +150	°C
• Allowable power dissipation	Pd	1.48	W

**Package Outline**


Unit: mm



**Recommended Operating Conditions**

• Supply voltage (Single supply)	VCC, AGND	4.75 to 5.25	V	
	DGND, VEE	0	V	
	(Dual supply)	VCC	4.75 to 5.25	V
		VEE	-5.5 to -4.75	V
	DGND, AGND	0	V	
• Reference input	VRT	AGND - 0.1 to AGND + 0.1	V	
	VRB	AGND - 2.2 to AGND - 1.8	V	
• Analog input	VIN	VRB to VRT		
• Clock pulse width	TPW1	35 (Min.)	ns	
	TPW0	10 (Min.)	ns	

**Block Diagram**



Pin Description and Equivalent Circuit

No.	Symbol	Voltage	Equivalent circuit	Description
1 to 4 13 to 16	DO to D7	TTL		Digital data output pin D0 (LSB) to D7 (MSB)
5, 11	D GND	GND		Digital GND. Separated from AGND.
6, 10	Vcc	5V (Typ.)		Digital power supply
7,8,9	VEE	GND (Single supply) - 5V (Dual supply)		Analog power supply
12	LINV	TTL		Input pins for output polarity inversion of D0 (LSB) to D6 (See the Output Coding) : when open "1" is maintained.
17	CLK	TTL		Clock input pin
18	VRT	5V (Typ.) (Single supply) GND (Dual supply)		Reference voltage (Upper level)
26	VRB	3V (Typ.) (Single supply) - 2V (Typ.) (Dual supply)		Reference voltage (Lower level)
27	VRM	4V (Typ.) (Single supply) - 1V (Typ.) (Dual supply)		Middle point of reference voltage can be used as the compensation pin for linearity

No.	Symbol	Voltage	Equivalent circuit	Description
19, 25	AGND	5V (Typ.) (Single supply) GND (Dual supply)		Analog power supply
21, 23	V <sub>IN</sub>	V <sub>RT</sub> to V <sub>RB</sub>		Analog input Pin 21 and 23 should be connected together.
28	MINV	TTL		Input pin for output polarity inversion of D7 (MSB) when open "1" is maintained.

**Output Coding**

MINV	0	0	1	1	
LINV	0	1	0	1	
AGND	1 1 1 . . . 1 1	1 0 0 . . . 0 0	0 1 1 . . . 1 1	0 0 0 . . . 0 0	
.	1 1 1 . . . 1 0	1 0 0 . . . 0 1	0 1 1 . . . 1 0	0 0 0 . . . 0 1	
.	.	.	.	.	
.	.	.	.	.	
.	.	.	.	.	
V <sub>IN</sub>	1 0 0 . . . 0 0	1 1 1 . . . 1 1	0 0 0 . . . 0 0	0 1 1 . . . 1 1	
.	0 1 1 . . . 1 1	0 0 0 . . . 0 0	1 1 1 . . . 1 1	1 0 0 . . . 0 0	
.	.	.	.	.	
.	.	.	.	.	
.	0 0 0 . . . 0 1	0 1 1 . . . 1 0	1 0 0 . . . 0 1	1 1 1 . . . 1 0	
AGND-2V	0 0 0 . . . 0 0	0 1 1 . . . 1 1	1 0 0 . . . 0 0	1 1 1 . . . 1 1	

1 : V<sub>IH</sub>, V<sub>OH</sub>  
0 : V<sub>IL</sub>, V<sub>OL</sub>

**Electrical Characteristics**  
**(Single supply)**
 $V_{CC} = +5V$ ,  $DGND = 0V$ ,  $AGND = +5V$ ,  $V_{EE} = 0V$ ,  
 $V_{RT} = +5V$ ,  $V_{RB} = +3V$ ,  $T_a = 25^\circ C$ 


Item	Symbol	Test condition	Min.	Typ.	Max.	Unit	
Maximum conversion rate	Fc	$V_{IN} = 5$ to $3V$ $f_{IN} = 1$ kHz, ramp	20			MSPS	
Supply current	$I_{CC} + I_{EE}$			64	88	mA	
Reference pin current	$I_{REF}$			15	18	mA	
Analog input capacitance	$C_{IN}$	$V_{IN} = 4V + 0.07V_{rms}$		30	35	pF	
Analog input bias current	$I_{IN}$	$V_{IN} = 4V$		50	100	$\mu A$	
Reference resistance ( $V_{RT}$ to $V_{RB}$ )	$R_{REF}$			130		$\Omega$	
Offset voltage	$V_{RT}$	$E_{OT}$	8	13	19	mV	
	$V_{RB}$	$E_{OB}$	0	5	11	mV	
Digital input voltage		$V_{IH}$	2.0			V	
		$V_{IL}$			0.8	V	
Digital input current	$I_{IH}$	$V_{CC} = \text{Max.}$	$V_{IH} = 2.7V$		-100	0	$\mu A$
	$I_{IL}$		$V_{IL} = 0.5V$		-0.32	-0.5	mA
Digital output voltage	$V_{OH}$	$V_{CC} = \text{Min.}$	$I_{OH} = -500\mu A$	2.7	3.4		V
	$V_{OL}$		$I_{OL} = 3mA$			0.5	V
Output data delay	$T_{DLH}$	$F_o = 1$ (74S00)			25	30	ns
	$T_{DHL}$				26	35	ns
Non linearity	EL	$F_c = 20$ MSPS $V_{IN} = 5$ to $3V$			$\pm 1/2$	LSB	
Differential non linearity	Ed	$F_c = 20$ MSPS			$\pm 1/2$	LSB	
Differential gain error	DG	NTSC 40 IRE mod. ramp, $F_c = 14.3$ MSPS			1.5	%	
Differential phase error	DP				0.5	deg.	
Aperture jitter	EAP			30		ps	

**Electrical Characteristics**  
**(Dual supply)**
 $V_{CC} = +5V$ ,  $DGND = 0V$ ,  $AGND = 0V$ ,  $V_{EE} = -5V$ ,  
 $V_{RT} = 0V$ ,  $V_{RB} = -2V$ ,  $T_a = 25^{\circ}C$ 


Item	Symbol	Test condition	Min.	Typ.	Max.	Unit	
Maximum conversion rate	Fc	$V_{IN} = 0$ to $-2V$ $f_{in} = 1$ kHz, ramp	20			MSPS	
Supply current	ICC			10	14	mA	
	IEE			56	75	mA	
Reference pin current	IREF			15	18	mA	
Analog input capacitance	CIN	$V_{IN} = -1V$ $+ 0.07$ Vrms		30	35	pF	
Analog input bias current	IIN	$V_{IN} = -1V$		50	100	$\mu A$	
Reference resistance (VRT to VRB)	RREF			130		$\Omega$	
Offset voltage	VRT	EOT	8	13	19	mV	
	VRB	EOB	0	5	11	mV	
Digital input voltage		V <sub>IH</sub>	2.0			V	
		V <sub>IL</sub>			0.8	V	
Digital input current	I <sub>IH</sub>	$V_{CC} = \text{Max.}$	V <sub>IH</sub> = 2.7V		-100	0	$\mu A$
	I <sub>IL</sub>		V <sub>IL</sub> = 0.5V		-0.32	-0.5	mA
Digital output voltage	V <sub>OH</sub>	$V_{CC} = \text{Min.}$	I <sub>OH</sub> = -500 $\mu A$	2.7	3.4		V
	V <sub>OL</sub>		I <sub>OL</sub> = 3mA			0.5	V
Output data delay	T <sub>DLH</sub>	FO = 1 (74S00)		25	30	ns	
	T <sub>DHL</sub>			26	35	ns	
Non linearity	EL	Fc = 20 MSPS $V_{IN} = 0$ to $-2V$			$\pm 1/2$	LSB	
Differential non linearity	Ed	Fc = 20 MSPS			$\pm 1/2$	LSB	
Differential gain error	DG	NTSC 40 IRE mod. ramp, Fc = 14.3 MSPS			1.5	%	
Differential phase error	DP				0.5	deg.	
Aperture jitter	EAP			30		ps	

**Application Circuit**


Single supply




Dual supply




**Electrical Characteristics Test Circuit**







Supply current  
Analog input bias current  
Reference pin current } Test circuit



Test circuit of aperture jitter




Test circuit of digital output voltage (D0 to D7)




Test circuit of digital input current (CLK, MINV, LINV)



## Timing Chart



# Application Circuit (Single supply)



IC1 : 74S374 or 74ALS374

74LS374 is also available for 15 MS/PS or less conversion rate.


A2 : LM301 or LM308

⏚ : Analog GND


⏚ : Digital GND

\* : Ceramic Chip capacitor 0.01  $\mu$ F


⏚ : To be selected



# Application Circuit (Dual supply)



- IC1 : 74S374 or 74ALS374  
74LS374 is also available for 15 MSPS or less conversion rate.
- A2 : LM301 or LM308
- ⏏ : Analog GND
- ⏏ : Digital GND
- \* : Ceramic Chip capacitor 0.01μF
- (-W-) : To be selected



## Notes on Application

1. Each of DGND pins (5, 11) and each of VCC Pins (6, 10) are divided in internal circuit. All of the pins should be connected to respective PCB patterns.
2. Layout of the analog and digital sections should be separated to reduce noise effect.  
VEE pins to AGND and VCC pins to DGND should be bypassed as closely as possible by means of  $1\mu\text{F}$  and  $0.01\mu\text{F}$  capacitors.  
For the  $0.01\mu\text{F}$ , a ceramic chip capacitor should be used.
3. The input capacitance of the analog input is much smaller than that of the Flash Type A/D converters in use so far. It is necessary to use an amplifier with sufficient band width and driving power.  
Pins VIN (21, 23) are divided in it, so they should be connected together. When driving with a low output impedance amplifier, parasitic oscillation may occur. This can be prevented by introducing between the amplifier output and A/D input a small resistance of 2 to  $10\Omega$  with smaller inductance, in series. And, that also each VIN pins are divided with small resistances (shown in the Application Circuit) is effective.  
The amplifier output and A/D input should be connected as closely as possible.
4. Voltage between VRT to VRB is equivalent to the dynamic range of the analog input. VRB pin should be bypassed to AGND by means of  $1\mu\text{F}$  and  $0.01\mu\text{F}$  capacitors.  
Through bypassing VRM pin with a  $0.01\mu\text{F}$  capacitor to AGND, characteristics at high frequency become more balanced. Also, VRM pin can be used as a trimming pin for more precise linearity compensation.
5. CLK line should be wired in short distance and that should be separated from the other section to reduce the inductive.
6. Analog input signal is sampled at the positive going edge of the CLK, and a corresponding digital data appears to the output parts at the negative going edge with a short delay time (TDLH, TDHL).  
If digital data will be latched externally, it should be latched at the negative going edge. (See the Timing Chart)
7. It is recommended to connect free pins to AGND for prevention of noise effect.

8-bit 35 MHz High-Speed D/A Converter

**Description**

CXA1106P is an 8-bit 35 MHz high-speed D/A converter IC. Summing type current for the upper 2 bits and ladder type resistance for the lower 6 bits, ensure a low power consumption of 200 mW (Single power supply). This IC is suitable for digital TV's, graphic displays and other applications.

**Features**

- Resolution 8 bits
- High speed operation  
35MSPS (Max. conversion speed)
- Non linear error  
less than  $\pm 1/2\text{LSB}$
- Low glitch
- TTL compatible input
- +5V single power supply or  $\pm 5\text{V}$  split power supply
- Low power consumption
  - +5V single power supply      200 mW (Typ.)
  - $\pm 5\text{V}$  split power supply      400 mW (Typ.)

**Function**

8-bit 35 MHz D/A converter

**Structure**


Bipolar silicon monolithic IC

**Absolute Maximum Ratings (Ta = 25°C)**

• Supply voltage	VCC-DGND1	0 to 6	V
	VEE-AGND1,2	-6 to 0	V
	DGND2-DGND1	0 to 6	V
• Digital input voltage	Vi	DGND1-0.3 to Vcc+0.3	V
	VCLK	DGND1-0.3 to Vcc+0.3	V
• Input voltage (VSET pin)	VSET	VEE-0.3 to VEE+2.7	V
• Output current (VREF pin)	IREF	-5 to 0	mA
• Operating temperature	Topr	-20 to +75	°C
• Storage temperature	Tstg	-55 to +150	°C
• Allowable power dissipation	PD	1.27	W

**Package Outline**

Unit: mm



**Recommended Operating Conditions****Single power supply**


Item		Symbol	Min.	Typ.	Max.	Unit
Supply voltage		V <sub>CC</sub> , DGND2 AGND1, AGND2	4.75	5.00	5.25	V
		DGND2 – AGND1 DGND2 – AGND2	–0.2	0	0.2	V
		AGND1 – AGND2	–0.1	0	0.1	V
Digital input voltage	H level	V <sub>IH</sub> , V <sub>CLKH</sub>	2.0		V <sub>CC</sub>	V
	L level	V <sub>IL</sub> , V <sub>CLKL</sub>	DGND1		1.0	V
V <sub>SET</sub> input voltage		V <sub>SET</sub>	0.70	0.84	1.0	V
V <sub>REF</sub> pin current		I <sub>REF</sub>	–3.0		–0.4	mA
Clock pulse duration*		TPW1	10			ns
		TPW0	10			ns

\*Note) See Fig. 6. Timing chart


**Split power supply**

Item		Symbol	Min.	Typ.	Max.	Unit
Supply voltage		V <sub>CC</sub>	4.75	5.00	5.25	V
		V <sub>EE</sub>	–5.5	5.00	–4.75	V
		DGND2 – AGND1 DGND2 – AGND2	–0.2	0	–0.2	V
		AGND1 – AGND2	–0.1	0	0.1	V
Digital input voltage	H level	V <sub>IH</sub> , V <sub>CLKH</sub>	2.0		V <sub>CC</sub>	V
	L level	V <sub>IL</sub> , V <sub>CLKL</sub>	DGND1		1.0	V
V <sub>SET</sub> input voltage		V <sub>SET</sub>	–4.30	–4.16	–4.00	V
V <sub>REF</sub> pin current		I <sub>REF</sub>	–3.0		–0.4	mA
Clock pulse width		TPW1	10			ns
		TPW0	10			ns

**Block Diagram**






**Pin Configuration (Top View)**



## Pin Description

No.	Symbol	Equivalent circuit	Description
1	VREF		Internal reference voltage output pin 1.2 V (Typ.) An external pull down resistance is necessary. For reference see Notes on Application 1 on page 15.
2	AGND1		Set to Analog Vcc for single power supply and to Analog GND for split power supply. Connect to AGND2 and use.
3	AGND2		Connect to AGND1
4	AOUT		Analog output pin
5	DGND2		Set to Digital Vcc for single power supply and to Digital GND for split power supply.
6	Vcc		Digital Vcc
7	DGND1		Digital GND
8	NC		Non-connection



No.	Symbol	Equivalent circuit	Description
9	CLK		Clock input pin
10, 12, 15 to 20	D7, D6, D5 to D0		Digital input pin D1 to MSB, D8 to LSB
11, 13, 14	NC		Non-connection
21, 22	NC		Non connection pin. But connect to AGND or VEE
23	VEE		Set to Analog GND for single power supply and to VEE for split power supply.
24	VSET		Bias input pin Normally set $V_{SET} - V_{EE}$ to 0.84V. For reference see Notes on Application 1.

See the Application Circuit for reference.

## Electrical Characteristics (Ta = 25°C)

Single power supply VCC = DGND2 = AGND1 = AGND2 = 5V, DGND1 = VEE = 0, VSET = 0.84V

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Resolution	n			8		bit
Maximum conversion speed	f <sub>MAX</sub>	R <sub>L</sub> > 10kΩ, C <sub>L</sub> < 20pF	35			MSPS
Linearity error	EL	R <sub>L</sub> > 10 KΩ	-0.5		+0.5	LSB
Differential linear error	ED		-0.5		+0.5	LSB
Full scale output voltage	V <sub>FS</sub>	R <sub>L</sub> > 10KΩ	0.9	1.0	1.1	V
Offset voltage*	V <sub>OS</sub>	R <sub>L</sub> > 10KΩ	0	4	10	mV
Output resistance	R <sub>O</sub>		290	350	410	Ω
Power supply current	I <sub>CC</sub>	R <sub>L</sub> > 10KΩ I <sub>REF</sub> = -400μA	32	40	48	mA
Digital input current	H level	I <sub>IH</sub>	0		5	μA
	L level	I <sub>IL</sub>	-400		0	μA
VSET input current	I <sub>SET</sub>		-3		0	μA
Internal reference output voltage	V <sub>REF</sub>	I <sub>REF</sub> = -400μA	1.17	1.25	1.33	V
Accuracy output voltage range	V <sub>OC</sub>	R <sub>L</sub> > 10KΩ	0.5	1.0	1.5	V
Set up time	t <sub>s</sub>		10			ns
Hold time	t <sub>h</sub>		2			ns
Propagation delay time	t <sub>PD</sub>	R <sub>L</sub> > 10KΩ		11		ns
Glitch energy	GE	R <sub>L</sub> > 10KΩ f <sub>CLK</sub> = 1 MHz Digital lamp output		30		pV-s

\*Note) V<sub>OS</sub> = AGND2 - V<sub>255</sub> (V<sub>255</sub> is the output voltage when full input is at high level)

**Split power supply**
 $V_{CC} = 5V, DGND1 = DGND2 = AGND1 = AGND2 = 0, V_{EE} = -5V, V_{SET} - V_{EE} = 0.84V$ 

Item	Symbol	Test condition	Min.	Typ.	Max.	Unit
Resolution	n			8		bit
Maximum conversion speed	f <sub>MAX</sub>	R <sub>L</sub> > 10kΩ, C <sub>L</sub> < 20pF	35			MSPS
Linearity error	EL	R <sub>L</sub> > 10 KΩ	-0.5		+0.5	LSB
Differential linear error	ED		-0.5		+0.5	LSB
Full scale output voltage	V <sub>FS</sub>	R <sub>L</sub> > 10KΩ	0.9	1.0	1.1	V
Offset voltage	V <sub>OS</sub>	R <sub>L</sub> > 10KΩ	0	4	10	mV
Output resistance	R <sub>O</sub>		290	350	410	Ω
Power supply current	I <sub>CC</sub>	R <sub>L</sub> > 10KΩ I <sub>REF</sub> = -400μA	24	30	36	mA
	I <sub>EE</sub>		40	50	60	mA
Digital input current	H level	I <sub>IH</sub>	0		5	μA
	L level	I <sub>IL</sub>	-400		0	μA
V <sub>SET</sub> input current	I <sub>SET</sub>		-3		0	μA
Internal reference output voltage	V <sub>REF</sub>	I <sub>REF</sub> = -400μA	-3.83	-3.75	-3.67	V
Accuracy output voltage range	V <sub>OC</sub>	R <sub>L</sub> > 10KΩ	0.5	1.0	1.5	V
Set up time	t <sub>s</sub>		10			ns
Hold time	t <sub>h</sub>		2			ns
Propagation delay time	t <sub>PD</sub>	R <sub>L</sub> > 10KΩ		11		ns
Glitch energy	GE	R <sub>L</sub> > 10KΩ f <sub>CLK</sub> = 1 MHz Digital lamp output		30		pV-s


**Input/output Chart (when output full scale voltage at 1.00 V)**

Input code								Output voltage (Single supply)	Output voltage (split supply)	
MSB	1	1	1	1	1	1	LSB	1	V <sub>cc</sub>	-0V
	1	0	0	0	0	0	0	0	V <sub>cc</sub> - 0.5V	-0.5V
	0	0	0	0	0	0	0	0	V <sub>cc</sub> - 1.0V	-1.0V

**Table 1**

**Test Circuits for Electrical Characteristics**

**Test circuits for DC characteristics**



**Fig. 1**

Test circuits for maximum conversion speed




Fig. 2

Test circuits for set up time, hold time




Fig. 3

Test circuits for glitch energy






Fig. 4

Test circuits for propagation delay time






Fig. 5



Operation

Timing chart






Fig. 6

Application Circuits

(Single power supply)



(Split power supply)



## Notes on Application

### 1. Setting of VSET Pin (Pin 24)

The full-scale voltage of the D/A output is determined by VSET input voltage. As about (1.2V - VEE) DC voltage is generated at VREF pin (Pin 1) by connecting an external resistor from VREF pin to VEE pin (Pin 23), divide this voltage using resistors and apply it to VSET pin as Fig. 7.

(Example of usage)




Fig. 7

The full-scale voltage of the D/A output can be determined from the following equation.

$$V_{FS} = 1.2 (V_{SET} - V_{EE}) \quad (R_L > 10K\Omega, 0.4V \leq V_{SET} \leq 1.2V)$$

Select an external resistor R (Connected to VREF pin) so that IREF (current of an external resistor) is within the value indicated as the Recommended Operational Conditions ( $-3 \text{ mA} < I_{REF} < -0.4 \text{ mA}$ ).

### 2. Phase relation between Data and Clock

To make the best use of the inherent characteristics of this D/A converter the phase relation between the data and clock applied from the exterior, should be properly set.

Set up time ( $t_s$ ) and Hold time ( $t_h$ ) should be as indicated in the Electrical characteristics. For  $t_s$  and  $t_h$  refer to the Timing chart in Diagram-6.

Also, set the clock pulse duration according to the Recommended Operating Conditions.

### 3. D/A output pin Load

Receive the D/A output stage at high impedance, so as to obtain

$$R_L > 10K\Omega$$


$$C_L < 20pF$$

### 4. Noise reduction


Refer to the following notes in order to minimize noise contamination that occurs from outside the IC and penetrates D/A output.

- The power supply line and ground line should be made as wide as possible when fixed to the printed circuit board. Analog and Digital circuits should be separated.
- Connected a bypass capacitor between each of DVCC (Pin 6) and DGND1 (Pin 7), AGND1,2 (Pins 2, 3) and VEE (Pin 23), VSET (Pin 24) and VEE (Pin 23), respectively.


**Full-scale output voltage  $V_{FS}$  and  $V_{SET}$**   
(Single power supply)




**Full-scale output voltage  $V_{FS}$  and  $V_{SET-VEE}$**   
(Split power supply)




**Full-scale output voltage  $V_{FS}$  temperature characteristics**  
(Single power supply)




**Full-scale output voltage  $V_{FS}$  temperature characteristics**  
(Split power supply)




**Output offset voltage  $V_{OS}$  temperature characteristics**  
(Single power supply)




**Output offset voltage  $V_{OS}$  temperature characteristics**  
(Split power supply)




**Internal reference voltage VREF temperature characteristics (Single power supply)**




**Internal reference voltage VREF temperature characteristics (Split power supply)**




**Threshold voltage Vth of digital input temperature characteristics (Single power supply)**




**Threshold voltage Vth of digital input temperature characteristics (Split power supply)**




**Output offset voltage Vos to Supply voltage (Single power supply)**



**Output full-scale voltage Vfs to Supply voltage (Split power supply)**



**Internal reference voltage  $V_{REF}$  to supply voltage**  
(Single power supply)



**SONY****CXA1146****8bit 160MHz Triple VIDEO DAC**

- 160 MHz update rate
- 8bit RGB
- Sync., Blank and Overlay
- 25 $\Omega$ /37.5 $\Omega$  Load
- I(+),I(-) outputs
- RS-343A Compatible Outputs
- ECL100K and 10K Compatible Inputs
- -5.5 to -4.2 Volt Power Supply
- Pin Compatible with TDC1318 and Bt109

**Preliminary**  
Available 2Q 1988

**Absolute Maximum Ratings**

Ta = 25°C

		Unit
VEE	-7 to +0.5	V
Input voltage, Digital	VEE to +0.5	V
Input voltage, Reference	VEE to +0.5	V
Output current, I(+), I(-)	50	mA
Storage temperature	-60 to +150	°C

**Operating Conditions**

Symbol		Min	Typ	Max	Unit
VEE	Supply Voltage	-4.2	-5.2	-5.5	V
tpw1	CLK pulse width High	3.0			ns
tpw0	CLK pulse width Low	3.0			ns
ts	Set up time	1.5			ns
th	Hold time	0			ns
VIL	Input voltage Logic Low			-1.49	V
VIH	Input voltage Logic High	-1.05			V
IREF	Reference current				
Ta	Ambient temperature	-55		125	°C


## Electrical Characteristics

Ta = 25°

Symbol		Min	Typ	Max	Unit
IEE	Supply current		-200		mA
Vocp	Compliance voltage Output (+)	-1.1		1.5	V
Vocn	Compliance voltage Output (-)	-1.1		1.5	V
Ro	Equiv. output resistance				
Co	Equiv. output capacitance				
Iop	Max output current Output (+)	-44			mA
Ion	Max output current Output (-)	-44			mA
IIL	Input current Logic Low				
IiH	Input current Logic High				
Fs	Max conversion rate	160			MHz
td	CLK to output delay				
tset	Current settling time				
tr	Rise time Current			2.0	ns
ELI	Linearity error Integral			± 1/2	LSB
ELD	Linearity error Differential			± 1/2	LSB
IOF	Output offset current				
EG	Absolute gain error				
TCG	Gain error Tempco.				
BWR	Reference BW				MHz
DP	Differential phase 4XNTSC			1.0	degree
DG	Differential gain 4XNTSC			2.0	%



# CXA1146/CXA1156



**SONY****CXA1156****8bit 300MHz Triple VIDEO DAC**

- 300 MHz update rate
- 8bit RGB
- Sync., Blank and Overlay
- 25Ω/37.5Ω Load
- I(+),I(-) outputs
- RS-343A Compatible Outputs
- ECL100K and 10K Compatible Inputs
- -5.5 to -4.2 Volt Power Supply
- Pin Compatible with TDC1318 and Bt109

**Preliminary**  
Available 2Q 1988

**Absolute Maximum Ratings**

Ta = 25°C

		Unit
VEE	-7 to +0.5	V
Input voltage, Digital	VEE to +0.5	V
Input voltage, Reference	VEE to +0.5	V
Output current, I(+), I(-)	50	mA
Storage temperature	-60 to +150	°C

**Operating Conditions**


Symbol		Min	Typ	Max	Unit
VEE	Supply Voltage	-4.2	-5.2	-5.5	V
tpw1	CLK pulse width High	1.5			ns
tpw0	CLK pulse width Low	1.5			ns
ts	Set up time	1			ns
th	Hold time	0			ns
VIL	Input voltage Logic Low			-1.49	V
VIH	Input voltage Logic High	-1.05			V
IREF	Reference current				
Ta	Ambient temperature	-55		125	°C

## Electrical Characteristics

Ta = 25°

Symbol		Min	Typ	Max	Unit
IEE	Supply current		-300		mA
Vocp	Compliance voltage Output (+)	-1.1		1.5	V
Vocn	Compliance voltage Output (-)	-1.1		1.5	V
Ro	Equiv. output resistance				
Co	Equiv. output capacitance				
Iop	Max output current Output (+)	-44			mA
Ion	Max output current Output (-)	-44			mA
IIL	Input current Logic Low				
IIH	Input current Logic High				
Fs	Max conversion rate	300			MHz
td	CLK to output delay				
tset	Current settling time				
tr	Rise time Current			1.0	ns
ELI	Linearity error Integral			± 1/2	LSB
ELD	Linearity error Differential			± 1/2	LSB
IOF	Output offset current				
EG	Absolute gain error				
TCG	Gain error Tempco.				
BWR	Reference BW				MHz
DP	Differential phase 4XNTSC			1.0	degree
DG	Differential gain 4XNTSC			2.0	%

# CXA1146/CXA1156



# SONY

# CXA1236K

## 8bit 500MHz Single VIDEO DAC

- 500 MHz update rate
- 8bit Multiplexed Inputs
- Sync., Blank, Ref. White and Bright
- 25Ω/37.5Ω Load
- I(+), I(-) output
- RS-343A Compatible Output
- ECL100K and 10K Compatible Inputs
- -5.5 to -4.2 Volt Power Supply

### Absolute Maximum Ratings

Ta = 25°C

**Preliminary**  
Available 2Q 1988

		Unit
VEE	-7 to +0.5	V
Input voltage, Digital	VEE to +0.5	V
Input voltage, Reference	VEE to +0.5	V
Output current, I(+), I(-)	50	mA
Storage temperature	-60 to +150	°C


### Operating Conditions

Symbol		Min	Typ	Max	Unit
VEE	Supply Voltage	-4.2	-5.2	-5.5	V
tpw1	CLK pulse width High	1.0			ns
tpw0	CLK pulse width Low	1.0			ns
ts	Set up time	0.8			ns
th	Hold time	0			ns
VIL	Input voltage Logic Low			-1.49	V
VIH	Input voltage Logic High	-1.05			V
IREF	Reference current				
Ta	Ambient temperature	-55		125	°C

## Electrical Characteristics

Ta = 25°

Symbol		Min	Typ	Max	Unit
IEE	Supply current		-180		mA
Vocp	Compliance voltage Output (+)	-1.1		1.5	V
Vocn	Compliance voltage Output (-)	-1.1		1.5	V
Ro	Equiv. output resistance				
Co	Equiv. output capacitance				
Iop	Max output current Output (+)	-44			mA
Ion	Max output current Output (-)	-44			mA
IIL	Input current Logic Low				
IiH	Input current Logic High				
Fs	Max conversion rate	500			MHz
td	CLK to output delay				
tset	Current settling time				
tr	Rise time Current			0.5	ns
ELI	Linearity error Integral			± 1/2	LSB
ELD	Linearity error Differential			± 1/2	LSB
IOf	Output offset current				
EG	Absolute gain error				
TCG	Gain error Tempco.				
BWR	Reference BW				MHz
DP	Differential phase 4XNTSC			1.0	degree
DG	Differential gain 4XNTSC			2.0	%



**8 bit 20 MHz A/D Converter Module**

**Description**

BX-1300 is an 8-bit A/D converter Module for video signal processing, in which CX20052A (8-bit serial-parallel type high-speed A/D converter IC) and necessary peripheral circuits are combined. It can be operated only by connecting a clock pulse circuit and the power supply.

Its digital output is 8-bit parallel output at TTL level.

**Features**

- Offset adjustment available. Built-in buffer amplifier
- Clock input and digital output at TTL level
- Operation possible only by connecting a clock pulse circuit and the power supply

**Structure**

Hybrid IC

**Functions**

- Resolution 8 bit ± 1/2 LSB
- Maximum conversion rate 20 MHz (MIN)
- Analog input level 1 V<sub>p-p</sub>
- Digital output level TTL level

**Absolute Maximum Ratings (T<sub>a</sub> = 25°C)**

• Supply voltage	VCC	+5.5	V
	VEE	-5.5	V
• Operating temperature	T <sub>opr</sub>	-10 to +65	°C
• Storage temperature	T <sub>stg</sub>	-20 to +80	°C

**Recommended Operating Conditions**


• Supply voltage	VCC	+5.0 ± 0.25	V
	VEE	-5.0 ± 0.25	V
• Clock input voltage	VCLK	at TTL level	
• Input signal voltage	V <sub>IN</sub>	1	V <sub>p-p</sub>
• Reference voltage	VREF	-2	V

**Package Outline**







**Block Diagram**



**Pin Description**

No.	Symbol	Description	No.	Symbol	Description
1	AVcc	Analog +5 V	16	DVEE	Digital -5 V
2	Voff check	Offset check pin	17	CLK	Clock input (TTL level)
3	Vref check	Reference voltage check pin	21	DGND	Digital GND
4	VIN	Signal input pin	22	D8 (LSB)	Digital output (TTL)
5	Voff R	Offset VR pin (2 k Ω)	23	D7	
			24	D6	
7	AGND	Analog GND	25	D5	
12	Vref R1	Reference VR pin 	26	D4	
13	R2			27	D3
14	R3			28	D2
15	AVEE	Analog -5 V	29	D1 (MSB)	
			30	DVcc	Digital +5 V

## Electrical Characteristics

Ta = 25°C, VCC = 5V, VEE = -5 V

Item	Symbol	Min.	Typ.	Max.	Unit
Linearity error <sup>1)</sup>	LE			±1/2	LSB
Differential gain <sup>2)</sup>	DG		1.0		%
Differential phase <sup>3)</sup>	DP		0.5		%
Maximum conversion rate	FCLK MAX	20			MHz
Minimum conversion rate	FCLK MIN			5	MHz
Current consumption	ICC	105	140	175	mA
	IEE	240	300	350	mA
Analog input impedance	RIN	71.3	75	78.8	Ω
Clock input impedance	RCLK		2.5		kΩ
Variable range of input offset <sup>*)</sup>	VIN	-1.3		0.8	V

Digital output voltage VOD: at TTL level

## Measurement conditions

- 1) VIN: -0.3 to +0.7 V ramp f: 1 kHz CLK: 20 MHz  
 2), 3) VIN: NTSC 40IRE mode ramp CLK: 20 MHz

\*) Input amplitude 1 Vp-p max. See Fig. 1.





Fig. 1 Variable Range of Input Offset


**Timing Chart**




Item	Symbol	Min.	Typ.	Max.	Unit
Clock input	$\tau_{CH}$	22	25	100	ns
	$\tau_{CL}$	22	25	—	ns
Data delay	$\tau_G$	—	40	48	ns
	$\tau_D$	—	3	4	ns

Note) Set clock duty at the optimum point as long as the above conditions are satisfied.

### Measuring Circuit



# Equipment Circuit



: Analog GND  
 : Digital GND  
 No marked C : 0.1μF

IC1 : CXA1008P  
 IC2 : CX20052A  
 IC3, IC4 : HD10125  
 C16, C17, C18, C19 : tantalum condenser 3.3μF, 16V  
 Other C : Y5V characteristics, ±90%, 0.1μF, 25V  
 R : All chip resistor

Digital out put (TTL)

**Adjusting Method**

- (1) **Voff check** : Terminal for checking offset voltage.  
Adjust the variable resistor connected to the Voff R terminal so that Sample Hold output falls within the input voltage range (0 to -2 V) of the A/D converter.
- (2) **Vref check** : Terminal for adjusting reference voltage of A/D converter.  
Adjust the reference variable resistor (500 Ω) so that the reference voltage (Vref check) of the A/D converter becomes -2 V.

**Output Data Format**


Input to the A/D converter (output from the Sample Hold) is quantized into an 8-bit format within the range of reference voltage (GND to Vref check).

Step	A/D input signal voltage (Voff check)		Digital Output code							
			MSB							LSB
0 0 0	over	0. 0 0 0 0 V	1	1	1	1	1	1	1	1
		0. 0 0 0 0 V	1	1	1	1	1	1	1	1
•		•								•
•		•								•
•		•								•
1 2 7		-0. 9 9 6 1 V	1	0	0	0	0	0	0	0
1 2 9		-1. 0 0 3 9 V	0	1	1	1	1	1	1	1
•		•								•
•		•								•
•		•								•
2 5 5		-2. 0 0 0 0 V	0	0	0	0	0	0	0	0
	under	-2. 0 0 0 0 V	0	0	0	0	0	0	0	0

**Notes on Applications**

- (1) Output data is regulated by the trailing edge of the CLK input. Adjust latch timing referring to the timing chart.
- (2) Sufficient accuracy may not be achieved for output waveform if fluctuation above 0.6 V occurs in analog input (VIN) during one sample period.

Package Outline



Unit: mm


Note 1)

Recommended hold diameter for board mounting is  $\phi 1$ .

Note 2)

Pins 1, 15, 16 and 30 come with spacers, and others are square pins only.

Pattern Layout





**Evaluation Printed Circuit Boards**



### 3) Evaluation Printed Circuit Boards

Type	Function	Page
CX20017 PCB	CX20017 Evaluation Board	295
CX20018 PCB	CX20018 Evaluation Board	299
CX20052A PCB-3A/3B	8bit 20/15MHz A/D Converter Evaluation Board	310
CX20116/U CXA1066K/UK } PCB	8bit 100MHz A/D Evaluation Board	316
CX23060 PCB	CX23060 Evaluation Board	324
CXA1016P/K/UK CXA1056P/K/UK } PCB	8bit 50MHz/30MHz A/D Evaluation Board	331
CXA1076K PCB CXA1176K PCB	8bit 200/300MHz A/D Evaluation Board	340
FCX20220A-1/2	10bit/9bit 20MHz Sub-ranging A/D Converter Evaluation Board	348

**CX20017 Evaluation Board**

**Description**

CX20017PCB is the evaluation board for CX20017, Dual 16 bit, 44 kHz, Multiplexed D/A. This board consists of CX20017, a pair of Sample Hold Amplifiers (Deglitchers), an Analog switch, a pair of LPF, and a pair of output drive Amps.

**1) This PCB requires the following Input signals and power supplies**

1. The digital control signals
  - BCLK      TTL input
  - WCLK      TTL input
  - LRCK      TTL input
2. Data input
  - DATA      TTL input

3. Power supplies
  - $\pm 15V$       (+15V - 100mA,  
-15V - 200mA)


**2) The interface connectors**


- AMP, Inc MTA-100 Closed End Housings
- 6 Pin Connector
  - 3 Pin Connector
  - 2 Pin Connector (x 2)

**3) The output from the PCB**

1. L.OUTPUT
2. R.OUTPUT

**4) CX20017PCB Block Diagram**





- \* Polystylen capacitor is recommended to use.
- \*\* The one manufactured by Murate Mfg., AFL89WB 2000C3.

Fig. 1 CX20017PCB Schematic Diagram

Unit: mm




Fig. 2 CX20017PCB Check Points

### 1. CX20017 Adjustment

Fig. 2 shows the adjustment points (A, B, C). Point A is the drain of the FET (2SK152). Points B and C are the Lch and Rch Outputs respectively. LRCK is the same signal as WCLK in A/D Converter. When the maximum Input (10 Vp-p) is supplied to A/D, a max. digital input data (01 – 1 to 10 – 0) is supplied to D/A data input (10 pin of CX20017). We will adjust both outputs to 10 Vp-p. The following are the adjustment procedures:

#### 1) I. SET

Check point A. Adjust the variable resistor I. SET to get the 6 Vp-p output level. (See Fig. 3).

#### 2) L. BIAS and L. GAIN

Check point B. Turn the input level to 0 Vrms and adjust the variable resistor L.BIAS to get the 0 level output offset.

Supply the max. input 10 Vp-p to A/D and adjust the output level to 10 Vp-p with L.GAIN variable resistor.

#### 3) R.BIAS and R.GAIN19c

Change the check point to point C, and repeat adjustments with R.BIAS and R.GAIN variable resistors.




Fig. 3 The Waveform at Point A

CX20018 Evaluation Board

---

**Description**

CX20018PCB is an evaluation board for CX20018, Dual 16 bit, 44 kHz, Multiplexed A/D. This board consists of CX20018, a pair of Sample Hold Amplifiers, 84.6 MHz MCLK Oscillator Circuit, and  $\pm 5V$  Voltage Regulators.

**1) This PCB requires the following input signals and power supplies**


1. The digital control signals
  - BCLK      TTL input
  - CC        TTL input
2. Analog Inputs
  - Vin1, Vin2    10 Vp-p max.
3. Power supplies
  - $\pm 15V$       (+15V - 100mA,  
                 -15V - 200mA)

**2) The output from the PCB**

1. DATA OUT      TTL output
2. fMCLK/n        Check CX20018 data sheet

The interface connector for the PCB is recommended to use 22 positions edge connector, supplied by AMP, Inc or the other vendors.


CX20018PCB Schematic Diagram



- 300 -

CX20018PCB

SONY

**Pin Configuration for PCB**



## CX20017/18 Adjustment Procedure

Fig. 1 shows the test system for CX20018PCB and CX20017PCB.




Fig. 1 Test System

### 1. CX20018PCB Adjustment

CX20018PCB consists of 2 S/H and A/D, and 2 channel signal can be converted to a serial digital signal. Adjustment should be achieved for both S/H respectively. At first adjust Vin1.

#### 1) Check point A. (IC4 Input)

Input analog signal level at point A should be adjusted to 10 Vp-p. (See Fig. 2)





Fig. 2 Point A Waveform

#### 2) Check either L.OUTPUT or R.OUTPUT of CX20017PCB.

Adjust VR5 and VR9 to get the maximum output by eliminating a clipping waveform. VR5 is DC offset adjustment volume and VR9 is Iset adjustment volume.

#### 3) Check point B (IC5 output) and CC. (Pin8 of CX20018PCB)

Adjust VR4 to get the integrated waveform. (See Fig. 3) VR4 is the adjustment volume for the settling time of S/H.







Fig. 3 Integrated Waveform

When the sinusoidal waveform is observed at point B, magnify the range of time base. Then, the integrated waveform will be observed.

**4) Check point C. (IC6 output)**

Adjust VR6 to get the waveform at point C as the waveform in Fig. 4. After this adjustment, check CX20017PCB output.

If the output waveform is clipped, adjust VR5 to eliminate this clipping.




**Fig. 4 Point C Waveform**

**5)** Check the waveform at the monitor output of the distortion meter. VR8 is the reference voltage adjustment volume.

Adjust VR8 to get approximately  $-90$  dB distortion level.


**6)** Adjust VR4 again and get the distortion level less than  $-90$ dB.  
(See Fig. 5)

**7)** Adjustment procedure for Vin2 and the other S/H circuit is just the same as the procedure (1 through 6). However do not touch VR9, because this volume is shared for S/H1 and S/H2.



**Fig. 5 Distortion Level ( $-90$ dB)**

**CX20018PCB Block Diagram**




**Fig. 6**

( ) --- Pin Number of CX20018PCB

**2. CX20017PCB Adjustment**

Fig. 1 is also the measurement system for CX20017PCB. Fig. 8 shows the adjustment points (A, B, C). Point A is the drain of the FET (2SK152). Points B and C are the Lch and Rch Outputs respectively. LRCK is the same signal as CC in A/D converter. When the maximum input (10 Vp-p) is supplied to A/D, a maximum digital input data (01 – 1 to 10 – 0) is supplied to D/A data input (10 pin of CX20017). We will adjust both outputs to 10 Vp-p. The following are the adjustment procedures:



**Fig. 7 The Waveform at Point A**

**1) I. SET**

Check point A. Adjust the variable resistor I.SET to get the 6Vp-p output level. (See Fig. 7.)


**2) L.BIAS and L.GAIN**

Check point B. Turn the input level to 0 Vrms and adjust the variable resistor L.BIAS to get the 0 level output offset.

Supply the maximum input 10 Vp-p to A/D and adjust the output level to 10 Vp-p with L.GAIN variable resistor.

**3) R.BIAS and R.GAIN**


Change the check point to point C, and repeat adjustments with R.BIAS and R.GAIN variable resistors.



**Fig. 8 CX20017PCB Check Points**


**3. Timing Generator**

Fig. 9 shows the example of the Timing Generator circuit. Fig. 10 is the timing chart for this circuit.



**Fig. 9 Timing Generator**

- The frequency of CP is 10.58MHz when VR10 of CX20018PCB is adjusted to -4V.



**Fig. 10 Timing Chart**

## CX20018PCB DC Offset Compensation Circuit

Monolithic A/D Converter CX20018 claims 16 bit resolutions for audio signal processing. However, if the fairly high temperature stability is required, the following two issues should be considered:

1. Temperature characteristics for the integration current
2. DC offset compensation

### 1. Temperature characteristics for the integration current

The pair of integration current,  $I_0$  and  $i_0$  has temperature dependence. If the current source  $I_{set}$  is held in the fixed current level, and measured the current ratio  $I_0/I_{set}$  and  $i_0/I_{set}$ , both the temperature coefficients are around 90ppm/°C (typ.). As shown in the following figure, the integration time will be reduced for the same Input signal level when temperature comes up.

Assumes the following parameters:

T: integration time


V: threshold voltage

Csh: Sample-hold capacitance

I: Integration current

$$I \cdot T = C_{sh} \cdot V$$

$$V = \frac{I}{C_{sh}} \cdot T$$



$I/C_{sh}$  should be kept constant for temperature change. If the temperature coefficient for  $I_0/I_{set}$ ,  $I_{set}$ , and  $C_{sh}$  are defined as  $E_I(E_i)$ ,  $E_s$ , and  $E_c$  Total temperature coefficient is

$$E_{total} = E_I + E_s - E_c$$

Because of insuring high reliability CX20018PCB adopted the polystyrene capacitors for  $C_{sh}$ . The temperature coefficient is around  $-160$  ppm/°C (typ.). Current source  $I_{set}$  is adjusted by the volume VR9. To minimize the value of  $E_{total}$ , this volume should be replaced by the fixed value resistor having the positive temperature coefficient.

For example, a metal film resistor has around 100 ppm/°C temperature coefficient.  $E_{total}$  will be around 150 ppm/°C. To minimize the value  $E_{total}$ , use the polycarbonate capacitor having the positive temperature coefficient.

## 2. DC offset compensation

There are several factors to be considered to compensate DC offset, including the offset of CX20018 internal comparators, external OP amplifier's DC offset drift, and so forth.

There is one idea to compensate the total offset drift.

The recommended circuit is shown in Fig. 1.


### \* Circuit operation

Any audio signals can be separated into several components of the sine wave signal.

Pick up one sine wave signal.

When this signal is digitized, MSB will be high level for the signal portion above  $\phi$  level and MSB will be low level for the signal portion below  $\phi$  level. (See A in Fig. 11)

If there is DC offset, MSB waveform will change to B)



In Fig. 11, integration OP amplifier output. Stays  $\phi$  level when there is no DC offset.

If there is positive DC offset, the negative feedback signals come back to the limiter amplifier, IC3 or IC6 respectively.

Adjust the trimming resistor (1 M $\Omega$ ) to get to the minimal DC offset.

Fig. 12 shows the timing chart of the compensation circuit.

D Flip Flops are used to sample MSB digital output for Vin1 and Vin2. The signal output at point B and C are corresponding to the DC offsets for Vin1 and Vin2.




Fig. 11

**Timing Chart**




Fig. 12



8 bit 20/15 MHz A/D Converter Evaluation Board




**Description**

CX20052A PCB-3A/3B is an 8 bit A/D converter board for video signal processing. A high speed S/H IC CXA1008P/1009P and a high speed 8 bit A/D converter CX20052A are assembled on single small printed circuit board.

CX20052A PCB-3A with CXA1008P mounted, operates up to 20 MHz of conversion rate, and CX20052A PCB-3B with CXA1009P mounted, operates up to 15 MHz of conversion rate.


**Features**

- Resolution 8 bit  $\pm 1/2$  LSB
- Conversion rate 20 MHz CX20052A PCB-3A  
15 MHz CX20052A PCB-3B
- Analog input level 1Vp-p
- Digital output level ECL level
- Power supply  $\pm 5V$



CX20052A PCB-3A/3B Pattern

1. Block diagram



## 2. Characteristics

### 1. Supply Voltage

( $T_a = 25^\circ\text{C}$ ,  $V_{EE} = -5\text{V}$ ,  $V_{CC} = 5\text{V}$ )

Item		Symbol	Min	Typ	Max	Unit
$V_{CC}$	+5V	CX20052A PCB-3A	$I_{CC}$ $I_{EE}$	70 220	80 240	mA mA
	$V_{EE}$	-5V	CX20052A PCB-3B	$I_{CC}$ $I_{EE}$	50 200	60 220

### 2. Analog Input ( $V_{IN}$ )

Item	Symbol	Min	Typ	Max	Unit
AC Input Voltage Amplitude	$V_{IN}$			1	V
Offset Adjustable Range		$\pm 1.5$	$\pm 2.0$		V
Input Impedance	$Z_{in}$				
CX20052APCB-3A			75		$\Omega$
CX20052APCB-3B			75		$\Omega$

### 3. Digital Input ( $\overline{\text{CLK IN}}$ )

Item	Symbol	Min	Typ	Max	Unit
Input Voltage (p-p)	$V_{CLK}$	0.3	0.8	4	V
Input Impedance	$Z_{INCL}$		50		$\Omega$


### 4. Digital Output (D1–D8) (1.5k $\Omega$ to $V_{EE}$ )

Item	Symbol	Min	Typ	Max	Unit
Output Voltage	$V_{OH}$	-0.90	-0.75		V
	$V_{OL}$		-1.50	-1.35	V

### 5. Clock Output ( $\text{CLK}_{OUT}$ , $\overline{\text{CLK}}_{OUT}$ ) (See timing chart)

Item		Symbol	CX20052A PCB-3A			CX20052A PCB-3B			Unit
			Min	Typ	Max	Min	Typ	Max	
Output voltage	Amplitude	$V_{CLK}$	0.2	0.3	0.4	0.2	0.3	0.4	V
	Low Level	$V_{CLKL}$	-1.2	-1.1	-0.9	-1.2	-1.1	-0.9	V
Rise time		$t_r$		6	10		6	10	ns
Fall time		$t_f$		12	15		12	15	ns
CLK Delay		$t_F$	20	28	34	36	38	45	ns

## 3. Timing Chart



$\tau_H$  shows a timing when the A/D latches upper 4 bits.  
 $\tau_L$  shows a timing when the A/D latches lower 4 bits.

Item	Symbol	CX20052A PCB-3A			CX20052A PCB-3B			Unit
		Min	Typ	Max	Min	Typ	Max	
Clock in	$\tau_{CH}$		25			33		ns
	$\tau_{CL}$		25			33		ns
Sampling delay	$\tau_A$		6			12		ns
	$\tau_B$		25			36		ns
Clock out	$\tau_F$	20	28	34	36	38	45	ns
Data delay	$\tau_E$			8			8	ns
	$\tau_D$			4			4	ns

#### 4. Adjustment

- (1) Offset Voltage (Voffset ADJ)  
VR<sub>1</sub> should be adjusted so that the S/H output meets the input voltage range of the A/D (0 to -2V).
- (2) A/D reference voltage (Vref ADJ).  
The reference voltage of the A/D (TP5) is to be -2V. VR<sub>2</sub> should be adjusted.

#### 5. Output Data Format


The input of the A/D converter IC (S/H out) is quantized in 8 bit within the reference voltage range of VR<sub>T</sub> and VR<sub>B</sub>. The VR<sub>T</sub> and VR<sub>B</sub> are set at 0V and -2V respectively on the printed circuit board.

Step	A/D input signal voltage		Digital output code	
			MSB	LSB
0 0 0	over	0. 0 0 0 0 V	1 1 1 1 1 1 1 1	
		0. 0 0 0 0 V (VR <sub>T</sub> )	1 1 1 1 1 1 1 1	
.		.	.	
.		.	.	
.		.	.	
1 2 7		-0. 9 9 6 1 V	1 0 0 0 0 0 0 0	
1 2 9		-1. 0 0 3 9 V	0 1 1 1 1 1 1 1	
.		.	.	
.		.	.	
.		.	.	
2 5 5		-2. 0 0 0 0 V (VR <sub>B</sub> )	0 0 0 0 0 0 0 0	
	under	-2. 0 0 0 0 V	0 0 0 0 0 0 0 0	

#### 6. Note on application

- (1) Although the pull down resistors (RL: 4.3k $\Omega$ ) are mounted on the PCB, additional pull down is recommended in an external circuit. The output current at the A/D output terminal should not exceed 10 mA.
- (2) Digital output data should be latched by an external circuit to achieve a rated performance. Output data can be latched at a rising edge of CLK<sub>OUT</sub>.  
CLK<sub>OUT</sub> AND  $\overline{\text{CLK}}_{\text{OUT}}$  should be reshaped by an ECL line receiver such as MC10116 in an external circuit.
- (3) The reference voltage is derived from the V<sub>EE</sub> by a simple resistor dividing network. The power supply ( $\pm 5\text{V}$ ) should be stabilized to reduce voltage drift of the reference voltage.
- (4) To reduce CLK leak, use waveforms similar to sine waves as far as possible up to the CLK input. For satisfactory operation, a CLK input amplitude of around 300m V<sub>PP</sub> is enough.
- (5) When the S/H input deviates over 1.2V during one sampling period, the output may contain errors.

## CX20052A PCB-3A/3B Circuit




- \*1. R is a ringing preventing resistor. Select between 10 to 50 $\Omega$  according to pattern length.
- \*2. Pulldown R for Vref.
- \*3.  $R_L = 4.3k\Omega$
- \*4.  $R_1 = 2k\Omega$ ,  $VR_2 = 2k\Omega$ ,  $R_2 = 1k\Omega$

## 8 bit 100 MHz A/D Evaluation Board

### Description

The CX20116 PCB/CX20116U PCB/CX A1066K PCB/CX A1066UK PCB are the evaluation printed circuit boards for 8 bit high speed A/D converter CX20116/CX20116U/CX A1066K/CX A1066UK. On this one board, A/D, driver, standard voltage source, latches and ECL line drivers are mounted, and this PCB is designed to achieve the best performance of the A/D converter.



### PCB Characteristics

- Analog input band width 40 MHz (at -3 dB)
- Analog input impedance 75Ω
- Complementary ECL output
- Clock output (Delay time 0 to 10ns adjustable)

### Supply Voltage

- Analog +12V 80 (Max.) mA
- 12V 80 (Max.) mA
- 5.2V 250 (Max.) mA
- Digital -5.2V 460 (Max.) mA

### 1. Analog Input (Vs)

Item	Min.	Typ.	Max.	Unit
AC Input Voltage Amplitude*	-	1	1.1	V
Offset Adjustable Range	-0.25	0	1	V
Input Impedance	-	75	-	Ω

\* peak to peak

**2. Convert Input Signal (CONV)**

Item		Min.	Typ.	Max.	Unit
Input Voltage*		0.6		1.0	V
Input Impedance		—	50	—	$\Omega$
DC Level		-3		3	V
Pulse Width	Tcw 1	7.5			ns
	Tcw 0	2.5			ns

\* peak to peak

**3. Control Input (MINV, LINV)**

ECL 10K compatible


**4. Digital Output ( $D_{0toD_7}$ ,  $\overline{D}_{0to\overline{D}_7}$ )**

ECL 10K compatible, complementary output

**5. Clock Output**

ECL 10K compatible, complementary output  
Delay time adjustable

**6. Timing Chart**



Item	Symbol	Min.	Typ.	Max.	Unit
Conversion Delay	Tdc		3.5		ns
Data Delay	Tdd		5.5		ns
Clock Delay Adjustable Range*	Tc	1		10	ns

\* Adjustable in 1ns step by taps



**7. Output Coding**

MINV LINV	0 0	0 1	1 0	1 1
0V	111...11	100...00	011...11	000...00
.	111...10	100...01	011...10	000...01
.	.	.	.	.
.	.	.	.	.
Vin	100...00	111...11	000...00	011...11
.	011...11	000...00	111...11	100...00
.	.	.	.	.
.	.	.	.	.
-2V	000...01	011...10	100...01	111...10
	000...00	011...11	100...00	111...11

1 : V<sub>IH</sub>


0 : V<sub>IL</sub>

## 8. Adjusting Method of Clock Output Delay Time

Clock output delay time can be adjusted by jumper wires position on the PCB.

Tap positions should be changed simultaneously in CLK and  $\overline{\text{CLK}}$ , avoiding the effect of waveform distortion.

Delay time in each taps are 1ns.



## 9. Note on Application


### 9-1. GND, V<sub>EE</sub>



Avoiding the noise effect, GND and V<sub>EE</sub> are separated in the analog and the digital system respectively. Take care not to happen potential difference more than 50 mV between the both systems.

### 9-2. Termination of Digital Output

Termination resistance of digital output is not mounted on the PCB. To prevent waveform distortions by reflection, it is recommended to terminate on a PCB that receives the signal.


CX20116 PCB/CX20116U PCB







CX20116PCB/CX20116U PCB Pattern

# CXA1066K PCB/CXA1066UK PCB



CX20116 PCB/CX20116U PCB/CXA1066K PCB/CXA1066UK PCB

SONY




CXA1066K PCB/CXA1066UK PCB Pattern

## CX23060 Evaluation Board

**Description**

The CX23060PCB is an evaluation board for the 10 bit 1 chip A/D-D/A converter CX23060. It incorporates all parts required for the conversion operation and the variable resistors on the board


have been preset to a reference value before shipment from the factory, allowing users to evaluate the 10 bit D/A-A/D conversion by supplying the control clock in accordance with a specified timing format.

**CX23060PCB I/O Assignment (Top View)**

2 pin  $\times$  4 connectors for the input/output of analog signal


1. GND
2. Ch.1 Analog Input
3. GND
4. Ch.1 Analog Output
5. GND
6. Ch.2 Analog Output
7. GND
8. Ch.2 Analog Input

CX23060 PCB Circuit






# Block Diagram of 10 bit AD/DA CONVERTER




## CX23060 Test Signal Generation Circuit




- The CX23060 operates as a D/A converter by setting the MODE signal to 5V and as an A/D converter by setting to 0 V. Its DATA I/O terminal is connected to the internal tri-state buffer allowing external data to be input in the D/A mode and output in the A/D mode. Input/Output data are 10 bit serial data starting with LSB and coded in 2's complement.
- It is desirable for the above test circuit, where 10 MHz is used as MCK, to use an external resistor of 470 k $\Omega$  for pin 7. However, to obtain the optimum A/D conversion gain, this external resistor should be 510 k $\Omega$ . A/D conversion gain will increase about 5% of full scale level.
- The current set A/D analog input/output level is set to  $-10$  dBs IN/OUT (about 0.245 Vrms). This means full-scale data are obtained when  $-10$  dBs analog input is added to the LIN or RIN in the A/D mode. In the D/A mode,  $-4$  dBs analog output is obtained when full-scale data are added to the DATA I/O terminal. The analog output level becomes  $-10$  dBs a low pass filter 6dB insertion loss.

### Timing Format for A/D Conversion



"Convert Command" is generated in the IC when Mode Select is set to "L" state with Bit Clock (625 kHz) and Word Clock (31.25 kHz) input to the CX23060. When this "Convert Command" is at "H" state, sampling the analog input is performed, and the A/D conversion is performed at "L" state. Since the CX23060 has a coarse-fine integrating A/D conversion system, analog signal to the Sample/Hold Input while the Convert Command is at "H" state is sampled, and then the constant current weighted with the inverted analog signal is integrated when the Convert Command becomes at "L" state. By measuring the time integrated by coarse and fine constant currents, preset data on, the upper 6 bits and the lower 4 bits counters are determined. The counter data are set to the shift register when the Convert Command becomes "H" state again, and they are output serially with the LSB data leading in sync with the rising edge of the Bit Clock.

### Timing Format for D/A Conversion



Discharge Clock and Aperture Clock are generated in the IC when Mode Select is set to "H" state with Bit Clock (625 kHz) and Word Clock (31.25 kHz) input to the CX23060. The DATA input starting with LSB are loaded into the shift register in sync with the fall edge of the Bit Clock and they are divided into the upper 6 bits MSBs and lower 4 bits LSBs respectively and presetting the upper/lower counters. They start counting when Discharge Clock becomes "L" state and simultaneously the coarse and fine constant currents corresponding to the upper and lower counters are output. When the constant current output is integrated by an integrator, the D/A conversion is performed. When the counters are filled up, the counting will stop and integrating is simultaneously stopped, and the terminal voltage of the integrating capacitor at this time is sampled by the Sample/Hold aperture in the next stage while Aperture Clock is at "H" state and held while at "L" state.

### Selection of parts to be used

- (1) Use an integrating capacitor of less dielectric absorption (e.g. polystyrene) between Pin 4 and Pin 6.
- (2) Adjust the 1 KB semi-fixed resistor so the reference voltage to be generated by the reference voltage IC (TI's TL430 or TL431) becomes 3.6 V.
- (3) Tolerance of the three-division resistors, 75Ω, 390Ω and 1 kΩ to give voltage to Pins 5, 20 and 21 is 5% respectively. Approximate values of each terminal voltage is 2.5 V for Pin 5, 3.6 V for Pin 20 and 3.4 V for Pin 21.
- (4) Tolerance 1% is recommended for a 470 kΩ resistor (to be connected to Pin 7) which is an integrating current setting resistor giving the A/D conversion gain during the A/D conversion.


### Adjustment method

- (1) Use the 1MΩB semi-fixed resistor connected to Pin 8 to adjust the playback level during the D/A conversion. (910 K is provided with CX23060PCB). Input digital data corresponding to the sine wave (1 kHz) of full-scale level to Pin 28 and adjust the 1 MΩB so that the D/A output level of Lout and Rout becomes -10 dBs (0.245 Vrms). The maximum level difference between Lout and Rout channel is ±0.3 dB.
- (2) Adjustment of the A/D conversion gain during the A/D conversion is not described, but adjust the D/A output level of the reference DAC (adjusted to become -10 dBs output level described in (1)), when the analog input to be given to Pins 10 and 19 is also set to -10 dBs (0.245 Vrms). In practice, there are no correlation between analog input level of A/D and analog output level of separate D/A, because both A/D and D/A have deviations in conversion gain. So it is effective to change the analog input level of Pins 10 and 19 properly, or to provide a level adjustment amp to Pins 13 and 16.
- (3) For the offset adjustment during A/D conversion, adjust the variable resistor (22KB), which is used with the resistors of 10 and 39K. In practice, adjust the 22KB so that the data output of pin 28 becomes "0000000000" when the analog input of LIN and RIN are shorted to the ground. Least significant 2 to 3 bits may be affected by noise.

## 8 bit 50 MHz/30 MHz A/D Evaluation Board

### Description

The CXA1056P PCB/CXA1056K PCB/CXA1056UK PCB/CXA1016P PCB/CXA1016K PCB/CXA1016UK PCB are the evaluation printed circuit boards for 8 bit high speed A/D converter CXA1056P/CXA1056K/CXA1056UK/CXA1016P/CXA1016K/CXA1016UK. On this one board, A/D converter, driver, reference voltage source, latches and ECL line drivers are mounted, and this PCB is designed to achieve the best performance of the A/D converter.



### PCB Characteristics

- Analog input band width                    20 MHz (at -3 dB): CXA1056P PCB  
    15 MHz (at -3 dB): CXA1016P PCB
- Analog input impedance                    75Ω
- Complementary ECL output
- Clock output (Delay time 0 to 10ns adjustable)

**Supply Voltage**

● Analog	+12V	80 (Max.)	mA
	-12V	80 (Max.)	mA
	-5.2V	250 (Max.)	mA
● Digital	-5.2V	460 (Max.)	mA

**1. Analog Input (Vs)**

Item	Min.	Typ.	Max.	Unit
AC Input Voltage Amplitude*		1	1.1	V
Offset Adjustable Range	-0.25	0	1	V
Input Impedance	-	75	-	Ω

\* peak to peak

**2. Convert Input Signal (CONV)**

Item		Min.	Typ.	Max.	Unit
Input Voltage*		0.6		1.0	V
Input Impedance		-	50	-	Ω
DC Level Range		-3		3	V
Pulse Width	CXA1056P PCB CXA1056K PCB CXA1056UK PCB	Tcw 1	14.0		ns
		Tcw 0	4.5		ns
	CXA1016P PCB CXA1016K PCB CXA1016UK PCB	Tcw 1	22.5		ns
		Tcw 0	7.5		ns

\* peak to peak

**3. Control Input (MINV, LINV)**

ECL 10K compatible


**4. Digital Output (D<sub>0</sub>toD<sub>7</sub>, D<sub>0</sub>toD<sub>7</sub>)**

ECL 10K compatible, complementary output

**5. Clock Output**

ECL 10K compatible, complementary output  
Delay time adjustable

6. Timing Chart



Item	Symbol	Min.	Typ.	Max.	Unit
Conversion Delay	Tdc		4.0		ns
Data Delay	Tdd		5.5		ns
Clock Delay Adjustable Range*	Tc	1		10	ns

\* Adjustable in 1ns step by taps

7. Output Coding

	0 0	0 1	1 0	1 1
0V	111...11	100...00	011...11	000...00
.	111...01	100...01	011...10	000...01
.	.	.	.	.
.	.	.	.	.
Vin	100...00	111...11	000...00	011...11
.	011...11	000...00	111...11	100...00
.	.	.	.	.
.	.	.	.	.
.	000...01	011...10	100...01	111...10
-2V	000...00	011...11	100...00	111...11

1 : VIH  
 0 : VIL




## 8. Adjusting Method of Clock Output Delay Time

Clock output delay time can be adjusted by jumper wires position on the PCB.

Tap positions should be changed simultaneously in CLK and  $\overline{\text{CLK}}$ , avoiding the effect of waveform distortion.

Delay time in each taps are 1ns.




## 9. Note on Application

### 9-1. GND, VEE


Avoiding the noise effect, GND and V<sub>EE</sub> are separated in the analog and the digital system respectively. Take care not to happen potential difference more than 50 mV between the both systems.

### 9-2. Termination of Digital Output

Termination resistance of digital output is not mounted on the PCB. To prevent waveform distortions by reflection, it is recommended to terminate on a PCB that receives the signal.




**CXA1056P/CXA1016P**





**CXA1056K PCB/CXA1056UK PCB/CXA1016K PCB/CXA1016UK PCB**

# CXA1056P PCB/CXA1016P PCB




CXA1056P PCB/CXA1056K PCB/CXA1056UK PCB/  
 CXA1016P PCB/CXA1016K PCB/CXA1016UK PCB

SONY




**CXA1056P PCB/CXA1016P PCB**

CXA1056K PCB/CXA1056UK PCB/CXA1016K PCB/CXA1016UK PCB



CXA1056P PCB/CXA1056K PCB/CXA1056UK PCB/  
 CXA1016P PCB/CXA1016K PCB/CXA1016UK PCB

SONY.



CXA1056K PCB/CXA1056UK PCB/CXA1016K PCB/CXA1016UK PCB Pattern

# SONY® CXA1076K PCB/CXA1176K PCB

## 8-bit 200/300 MSPS ADC Evaluation Board

### Feature

The CXA1076K PCB/CXA1176K PCB are the evaluation printed circuit boards for 8-bit ultra fast A/D converter IC's CXA1076K PCB/CXA1176K PCB. The board is consisted of an ultra fast ADC, input amplifier, voltage reference, clock buffer, timing circuit and ECL buffer for the output data.


The input impedance both for analog and clock input terminals is  $50\Omega$ . The output terminals provide complementary ECL level having a capability of driving into  $50\Omega$  load. Complementary ECL clock output is provided for external use.

The input voltage range is 1V peak to peak into  $50\Omega$ . The input amplifier has a gain of  $-2X$ , and has a capability to adjust offset voltage to interface to the ADC's input level of 0 to  $-2V$ .

### PCB Characteristics

• Analog input impedance		50	$\Omega$	
• Analog input level		1	V (peak to peak)	
• DC offset voltage range		0 to +1	V	
• Clock input impedance		50	$\Omega$	
• Supply voltage				
Analog	+15	V	50	mA
	-15	V	100	mA
	-5.2	V	160	mA (CXA1076K PCB)
			250	mA (CXA1176K PCB)
Digital	-5.2	V	60	mA (CXA1076K PCB)
			95	mA (CXA1176K PCB)
	-4.5	V	1000	mA

### Block Diagram



## Electrical Characteristics

### 1) Analog Input (Vs)

Item	Min.	Typ.	Max.	Unit
AC peak to peak level			1	V
DC input level	-0.2	0	+1	V
Input impedance		50		$\Omega$

### 2) Clock Input (CONV)

		Min.	Typ.	Max.	Unit
Input voltage		0.3	0.8	1	V
DC input level		-5	0	+5	V
Input impedance			50		$\Omega$
Pulse width	Tcw1		1/2fs		
	Tcw0		1/2fs		

### 3) Control input (MINV, LINV)

ECL compatible (Low with left open)


### 4) Digital output (DATA: D<sub>0</sub> to D<sub>7</sub>, $\overline{D_0}$ to $\overline{D_7}$ , OVER RANGE)

ECL 100K compatible, without pulling down

### 5) Clock output (CLKout, $\overline{CLKout}$ )

ECL 100K compatible, without pulling down

### 6) Timing Chart





## CXA1076K PCB

Item	Symbol	Min.	Typ.	Max.	Unit
Conversion delay	Tds	0.8	0.9	1.2	ns
	Tdc	4.0		6.0	ns
Data delay	Td	2.6	2.9	3.3	ns
	Tdd		4.0		ns
Clock delay	Tc		4.0		ns

## CXA1176K PCB

Item	Symbol	Min.	Typ.	Max.	Unit
Conversion delay	Tds	0.6	0.8	1.1	ns
	Tdc	4.0		6.0	ns
Data delay	Td	2.4	2.7	3.1	ns
	Tdd		3.8		ns
Clock delay	Tc		4.0		ns

Td1 and Td2 are adjustable: 0 to 2 ns. See paragraph 3 for more detail.

## Adjustment

### 1. Input Full Scale Range

The input full scale range of the ADC is 0 to  $-2V$ , which is determined by VRT(OV) and VRB( $-2V$ ) terminals of the ADC. The voltage reference on the PCB is factory adjusted for  $-2V$  for VRB.

'Full Scale' trimmer VR3 can be used to adjust VRB by monitoring TP1.

As the input amplifier has a gain of  $-2X$ , the input range at the input port Vs is 1V peak to peak for full scale input range.

### 2. Input Offset voltage

'Offset' trimmer VR1 can be used to adjust input offset voltage. The trimmer is factory adjusted to give a  $-1V$  offset voltage at the ADC's input terminal with no input voltage applied to the input port Vs.

The input signal of 1V peak to peak with a DC offset of 0 to  $+1V$  can be adjusted by VR1 that the input signal falls into ADC's full scale range.

### 3. Clock Duty and Data Output Timing (Refer to Timing Chart)

Convert signal at CONV port is AC coupled and translated into ECL level. A clean sine wave or a square wave with 50% duty is recommended as CONV signal. CONV signal is divided into two directions: one for CLKout pulse for external use and another for CLK pulse for the ADC.

CLKout pulse is simply buffered by 100K line receiver and appears at CLKout port of the PCB with delay time of  $T_c$  from the CONV signal.

Two delay lines TD1 and TD2 have two roles for timing adjustment, clock duty and data output timing. TD1 and TD2 can be adjusted by sliding a tab on the top of the delay line. Total delay time is 2 ns for both delay lines. Set TD1 TD2 for normal setup.

In these setup the clock pulse width  $tpw1$ , ADC clock timing  $T_{dc}$ , clock output timing  $T_c$  and data output timing are stated nominally as follows,

$$Tpw1 = Tcw1 + (Td1 - Td2) \text{ ns}$$

$$Tdc = 4.0 + Td2 \text{ ns}$$

$$Tc = 4.0 \text{ ns}$$

$$Tdc + Tdd = 8.0 + Td2 \text{ ns}$$

where  $Tcw1$  is a half of the sampling period  $1/2f_s$  if the CONV signal has the duty of 50%.

$Td1 - Td2$  adjusts the clock duty and  $Td2$  adjusts the timing between clock output and data output.

### 4. Linearity


Although the ADC itself has an internal linearity compensation circuit and has the integral and a differential linearity of  $\pm 1/2$  LSB, more precise adjustment for the integral linearity can be obtained by adjusting 'Linearity' trimmer VR2 (not mounted, use  $1K\Omega$  potentiometer).

**Output Format**




The table shows the output format for the ADC. Be careful that the PCB has the input amplifier with voltage gain of  $-2X$ .

Vin	Step	MINV	1	0	1	0				
		LINV	1	1	0	0				
		OR	MSB	LSB	OR	MSB	LSB	OR	MSB	LSB
0V		0	0 0 0 0	0 0 0 0	0 0 1 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1
	0	1	0 0 0 0	1 1 0 0	1 0 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1
	1	1	0 0 0 0	1 1 0 0	1 0 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1
-1V	127	1	0 1 1 1	1 1 1 1	1 0 0 0	1 0 0 0	1 0 0 0	1 0 0 0	1 0 0 0	1 0 0 0
	128	1	1 0 0 0	1 0 0 0	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1
-2V	254	1	1 1 1 1	1 0 1 1	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0
	255	1	1 1 1 1	1 0 1 1	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0


**Component Position and Dimension (not to scale)**




Board Layout (not to scale)




Pin Configuration CXA1076K/CXA1176K (Top View)



Pin Configuration of IC Socket (Bottom View)



# Schematic Circuit



↓ AnalogGND

⏏ DigitalGND

- \* : Ceramic Chip Capacitor 100nF
- TD1, TD2 : Delay Line ELMEC VDK2010
- IC1 : Comlinear CLC231
- IC2 :  $\mu$ PC254D or equivalent
- IC3, IC4, IC5 : F100114

CXA1076K PCB/CXA1176K PCB

SONY®

## 10/9 Bit 20 MHz Sub-ranging A/D Converter Evaluation Board


### Description

The FCX20220A-1/-2 is an evaluation printed circuit board for the 10/9-bit high speed A/D converter CX20220A-1/-2. On this one board, A/D converter, sample hold, voltage reference and ECL line drivers are mounted, and this PCB is designed to achieve the best performance of the A/D converter. Conversion up to 20 MHz is possible.

### Features

- Resolution
  - 10 bit  $\pm 1$  LSB (FCX20220A-1)
  - 9 bit  $\pm 1$  LSB (FCX20220A-2)
- Maximum conversion rate
  - 20 MHz
- Analog input level
  - 1 V<sub>p-p</sub>
- Digital input level
  - ECL level
- Digital output level
  - ECL level
- Supply voltage
  - $\pm 12$
  - $\pm 5V$
- Analog input bandwidth
  - 10 MHz
- Analog input impedance
  - 75  $\Omega$

### Block Diagram



**Supply Voltage**

Item	Symbol	Min.	Typ.	Max.	Unit
+12V	IVCC1		110	130	mA
-12V	IVEE1		-170	-200	mA
+5V	IVCC2		80	100	mA
-5V	IVEE2		-450	-520	mA

**Analog Input**

Item	Symbol	Min.	Typ.	Max.	Unit
AC input voltage amplitude	V <sub>IN</sub>		1	2	V
Offset adjustable range		-2		+2	V
Input impedance	Z <sub>IN</sub>		75		Ω

**Digital Input**

Item	Symbol	Min.	Typ.	Max.	Unit
Input voltage	V <sub>CLK H</sub>	-1.1			V
	V <sub>CLK L</sub>			-1.5	V
Input impedance	Z <sub>IN CLK</sub>		50		Ω

**Digital Output (D1 to D10)**


ECL 10K compatible (open emitter)

**Clock Output**

ECL 10K compatible, complementary output (open emitter).



Timing Chart



$T_H$  is the timing in which the upper level comparator compares  $V_{IN}$  and  $V_{REF}$  and latch the result.  
 $T_L$  is the timing in which the lower level comparator compares  $V_{IN}$  and  $V_{REF}$  and latches the result.

Item	Symbol	Min.	Typ.	Max.	Unit
Input clock pulse width	$TPW0$	25			ns
	$TPW1$	25			ns
Sampling pulse delay	$\tau_A$		2		ns
Sampling pulse width *1	$\tau_B$		10		ns
Sampling delay	$\tau_C$		5		ns
A/D clock delay *2	$\tau_D$		30		ns
A/D clock pulse width *3	$\tau_E$		22		ns
A/D output data delay	$\tau_F$		10		ns
Latch output data delay	$\tau_G$		2		ns
Clock output delay	$\tau_D$		30		ns

Note) \*1 Adjustable in 2ns step using taps of delay line 1 (DL1).  
 \*2 Adjustable in 5ns step using taps of delay line 2 (DL2).  
 \*3 Adjustable in 2ns step using taps of delay line 3 (DL3).

**Output Data Format**

A/D converter input (S/H out) is quantized to 10/9 bit under the reference voltage range of VREF.T to VREF.B. VREF.T = 0V, VREF.B = -2V are set on this PCB.

(FCX20220A-1)

A/D input signal voltage	Step	Digital output coding									
		MSB					LSB				
		1	2	3	4	5	6	8	9	0	10
VREF.T ⋮ VREF.B	0 0 0 0	1	1	1	1	1	1	1	1	1	1
	0 0 0 1	1	1	1	1	1	1	1	1	1	0
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
	5 1 1	1	0	0	0	0	0	0	0	0	1
	5 1 2	1	0	0	0	0	0	0	0	0	0
	5 1 3	0	1	1	1	1	1	1	1	1	1
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
	1 0 2 3	0	0	0	0	0	0	0	0	0	1
	1 0 2 3	0	0	0	0	0	0	0	0	0	0

1: VOH  
0: VOL

**Adjusting Procedure**


1. VREF (Full Scale) adjustment  
Adjust VR3 (Full Scale), monitoring TP3 (VREF.B), for the voltage reading of -2V.
2. Offset adjustment  
Apply sine wave of 1 Vp-p to VIN pin, and monitor TP2 (A/D input). Adjust VR2 (offset) so that the input voltage for the A/D is centered at -1V.
3. Vgain adjustment  
Adjust VR2 (Gain) monitoring TP2 so that the input voltage for the A/D falls into the range of 0V to -2V.
4. VCC adjustment  
Check TP4 (VCC) and adjust VR5 (VCC adj) so that the voltage reading is around +2V.
5. Dumping resistance adjustment  
Adjust VR4 (Damping) so that the A/D performs best result for the electrical characteristics (Linearity, DG, DP and so on).

**Notes on Application**


1. Termination resistance of digital output is not mounted on the PCB. To prevent waveform distortion by reflection, it is recommended to terminate on a PCB that receives the signal.
2. (Adjustment around DL1, DL2 and DL3)  
See Application Circuit on page 6.

1. In case of 20 MHz, sampling frequency


2. In case of 14 MHz, sampling frequency



Differential Gain Wave Form




Differential Phase Wave Form



Condition Clock: 20 MHz  
Signal: NTSC. 40IRE mod. ramp.

# Application Circuit




List of Parts

Resistance		Carbon	Semi-constant resistance	
R1	82 Ω	"	VR1	2k Ω
R2	1k Ω	"	VR2	5k Ω
R3	10k Ω	"	VR3	2k Ω
R4	15 Ω	"	VR4	100 Ω
R5	15 Ω	"	VR5	200 Ω
R6	75 Ω	"		
R7	2.7k Ω	"	Capacitor	
R8	2.7k Ω	"	C1	0.1 μF
R9	15 Ω	"		
R10	120 Ω	"		
R11	62 Ω	"		
R12	120 Ω	"	C39	0.1 μF
R13	15 Ω	"	C40	10pF
R14	15 Ω	"	C41	47 μ/16V
R15	270 Ω	"		
R16	10 Ω	"		
R17	47 Ω	"		
R18	680 Ω	"	C46	47 μ/16V
R19	680 Ω	"		
R20	75 Ω	"	Transistor	
R21	2.7k Ω	"	Q1	2SA1206
R22	15 Ω	"	Q2	2SA1206
R23	2.7k Ω	"	Q3	2SK105
R24	360 Ω	"	Q4	2SK105
R26	360 Ω	"	Q5	2SC2408
R27	15 Ω	"	Q6	2SC2408
R28	150 Ω	"	Q7	2SC2408
R29	2k Ω	"	Q8	2SA1206
R30	4.7 Ω	"	Q9	2SC2408
R31	10 Ω	"	Q10	2SC2408
R32	820 Ω	"	Q11	2SA1206
R33	150 Ω	"	Q12	2SC2408
R34	15 Ω	"	Q13	2SC2408
R35	1.5k Ω	"	Q14	2SC2408
R36	2.7k Ω	"		
R37	560 Ω	"	Diode	
R39	15 Ω	"	D1	1SS97-1
R40	100 Ω	"	D2	1SS97-1
R41	100 Ω	"	D3	1SS97-1
R42	10 Ω	"	D4	1SS97-1
R43	51 Ω	"	D5	1S1587
R44	82 Ω	"	D6	1SZ51
R45	130 Ω	"		
R46	560 Ω	"	IC	
R47	560 Ω	"	OP1	HA5195-5
R48	560 Ω	"	OP2	LM358P
R49	82 Ω	"	A1	HD10116
R50	130 Ω	"	A2	HD10116
R51	82 Ω	"	A3	HD10116
R52	130 Ω	"	B1	MC10176
R53	560 Ω	"	B2	MC10176
R54	560 Ω	"		
R55	560 Ω	"	Others	
R56	560 Ω	"	DL1	SDL20N500
R57	56 Ω	"	DL2	SDL50N500
R58	56 Ω	"	DL3	SDL20N500
R59	56 Ω	"	P1	
R60	56 Ω	"	TP1	
R61	2.7k Ω	"		
R62	56 Ω	"		
R63	2.7k Ω	"		
R64	56 Ω	"	TPS	
R65	100 Ω	"		

Ceramic  
Ceramic  
Ceramic  
Tantalum  
Tantalum

\*1 The following is the delay line connection.



\*2 The inductance of the pulse transformer is as follows:

- (1) - (6) 7 ± 3 μH
- (2) - (5) 7 ± 3 μH
- (3) (4) 7 ± 3 μH


\*3 The recommended connectors are NS-P006 and NS-LP017.

\*4 The recommended connectors for PCB are KELCORP4610-072-112.


- \*1
- \*1
- \*1
- Pulse transformer \*2
- Test pin
- 
- Test pin
- Connector\*3

The PCB Pattern and Dimensions


(unit: mm, general tolerance  $\pm 0.3$  mm)



Component Side



Soldering Side





**Application Notes**



#### 4) Application Notes

Type	Function	Page
CX20052A	8bit 20MHz Sub-ranging A/D Converter	359
CX20116/U CXA1066K/UK CXA1056P/K/UK CXA1016P/K/UK	8bit High-speed A/D Converter	366

## 8 bit 20 MHz Sub-ranging A/D Converter

## CX20052A


The CX20052A is a serial/parallel A/D converter designed for video signal processing. Because it works on both high-speed clock and 7.8 mV-step analog voltage (at  $-2.0\text{V}$  full scale) as input signal, care should be taken to the design of a peripheral circuit to obtain a good performance. In addition, attention should also be paid to the relation-between the sampling pulse and the clock of the CX20052A since it requires an external sample/hold circuit.

## 1. Terminals

### 1-1. Analog voltage input terminal $V_{IN}$

Only the signals that have been held in the external sample/hold circuit should be input to the  $V_{IN}$ .

The input bias current is about  $20\mu\text{A}$  and the input capacity is about  $70\text{pF}$ .




\*Details on the sample/hold circuit will be described later.

**1-2. Reference voltage terminals  $V_{REF.T}$ ,  $V_{REF.B}$**


The reference voltage is applied to both the upper and lower comparators by these terminals. The  $V_{REF.T}$  and  $V_{REF.B}$  should always be connected with the GND and  $-2.0V$ , respectively.

There is a resistance value of approximately 50 ohms in between the  $V_{REF.T}$  and  $V_{REF.B}$ . Current of about 40 mA will flow when voltage of  $-2.0V$  is applied there. Because the converter's characteristics may deteriorate if the reference voltage is affected by the clock a by-pass capacitor of which capacity is  $1\mu F$  (tantalum) + 1,000pF (ceramic) should also be used.



**1-3. Reference voltage adjustment terminals  $V_{REF.ADJ1}$ ,  $V_{REF.ADJ2}$ ,  $V_{REF.ADJ3}$**

As shown in the figure below, adjustment terminals are provided in the reference resistance as described in the 1-2 section. They are usually opened, and are connected with the GND or the  $V_{REF.B}$  through each resistance if an adjustment is required.



**1-4. Grounding terminals ANALOG GND, DIGITAL GND**

There should be as much GND space as possible for reduced inductance and resistance when the converter is mounted on a printed circuit board. Because both ANALOG GND and DIGITAL GND are provided, it is sometimes recommended that they should be separately positioned on the surface of the printed circuit board.

**1-5. Power voltage terminal  $V_{EE}$** 

The terminal should be connected with  $-5.0V$ . In addition, a by-pass capacitor should also be used for GND.

**1-6. Digital output terminals  $D_1, D_2, D_3, D_4, D_5, D_6, D_7, D_8$** 

All the digital output terminals are provided as an open emitter. Load resistance should be selected so that the output current does not exceed the 10 mA (4.3 kohms are equivalent to about 1 mA)

The  $D_1$  denotes MSB, while the  $D_8$  means LSB. The following table shows the relation between analog input voltages and digital output codes.

Step	Input signal voltage (2V, FS)	Digital output code	
		MSB	LSB
0 0 0	0.0 0 0 0 V	1 1 1 1 1 1 1 1	
.	.	.	
.	.	.	
1 2 7	0.9 9 6 1 V	1 0 0 0 0 0 0 0	
1 2 8	1.0 0 3 9 V	0 1 1 1 1 1 1 1	
1 2 9	1.0 1 1 8 V	0 1 1 1 1 1 1 0	
.	.	.	
.	.	.	
2 5 5	-2.0 0 0 0 V	0 0 0 0 0 0 0 0	

**1-7. Clock input terminals CLOCK IN, CLOCK IN**


The clock input is complementary and is usually driven by the ECL of the complementary output.

**1-8. Other terminals**

Although the Pin 1 (H.COMP.BIAS) terminal is not used in the CX20052A, bias voltage keeps generating in the internal circuitry. Therefore, the terminal should not be connected with the GND, power voltage or any other terminals. The Pins 16, 17, and 18 (N.C) are always disconnected.

## 2. Clock timing

Basically, the CX20052 is a serial/parallel A/D converter so that an external sample/hold circuit is required. Care should therefore be taken to a timing between the clock of the CX20052A and waveforms of the sample/hold circuit.



$T_H$  means a timing where  $V_{IN}$  and  $V_{REF}$  are compared and latched by the upper comparator, while  $T_L$  denotes a timing where  $V_{IN}$  and  $V_{REF}$  are compared and latched by the lower comparator.

$T_A = T_A$  (aperture time + settling time of the sample/hold circuit used)

Although the output data can be picked up as it passes through  $\tau_D$  from  $T_L$ , it is easier and more accurate to latch it by judging from the rise-up time of the clock. The clock duty should be set at a point where DG and DP are considered optimum.

### 3. Sample/hold circuit

Refer to the following pages for circuit applications. In addition, a printed circuit board is also available for evaluation, on which a sample/hold IC CXA1008P/1009P and the CX20052A are mounted.





---

**8 bit High-Speed A/D Converter**CX20116/CX20116U/CXA1066K/CXA1066UK/  
CXA1056P/CXA1056K/CXA1056UK/  
CXA1016P/CXA1016K/CXA1016UK

---

The 8 bit A/Ds for which the flash system has been employed require no externally connected circuits that call for complicated adjustments, and thus make it easy to use. However, because of the high speed conversion they enable, careful design on PCB patterns will be needed to be exercised at relatively high frequencies when operating them.

**1. V<sub>EE</sub> GND**

V<sub>EE</sub>'s and GND's of the A/Ds have been circuitally separated within the IC into those for the digital circuit and those for the analog circuit. Up to about 50 MHz of clock frequencies the PC board patterns need not be separated, but when employing a higher frequency clock, the separated use of patterns is recommended for noise suppression.

When employing V<sub>EE</sub>'s separated into digital and analog applications, devices may be destroyed if one end of the V<sub>EE</sub>'s is turned on with the other left connected to GND via a low impedance for one second or longer.

Both the digital and analog V<sub>EE</sub> terminals should be bypassed to their respective GNDs with two capacitors each, one 1 $\mu$ F and the other 0.01 $\mu$ F, at a location as close to the terminal as possible. For the 0.01 $\mu$ F, a ceramic chip capacitor is best suited.

**2. Timing**

The analog input will be sampled at the rising edge of CLK, and digital data is output at the next rising edge of 1CLK cycle later. The delay from the rising edge of CLK to the digital data, T<sub>d</sub>, is typically 3.5ns, thus it will be possible to latch data with a 10K or 100K series positive edge triggered ECL latch at the same CLK timing and phase as that of the A/Ds.

**3. Analog Input (V<sub>in</sub>) (See Fig. 1.)**

A slew rate of 250V/ $\mu$ s will be required to take full advantage of the wide 40 MHz and above input frequency band of CX20116/CX20116U/CXA1066/CXA1066UK. Although the analog input capacitance has been reduced to be 35pF or vastly smaller than that of the conventional flash type A/D converters, the A/Ds have to be driven with an input amplifier that has a wide frequency band and

sufficient drive capabilities.

For a simple hook-up, a combination of Harris HA-2540, 5195 or equivalent with an appropriate buffer may be used.

As the input impedance of the devices is capacitive, the driving amplifier occasionally falls into an instable condition and oscillates locally. This instability can be prevented with a resistor added between the output terminal of the amplifier and the input terminal of the A/D. For this application, a resistor from 2 to 10 ohms is recommended.

#### 4. Clock Inputs (CLK, $\overline{\text{CLK}}$ ) (See Fig. 2.)

The clock is usually used to be differentially supplied to two terminals, CLK and  $\overline{\text{CLK}}$ , but it may also be used as a single input CLK by adding on a capacitor of 1,000pF between the  $\overline{\text{CLK}}$  terminal and GND. In this case, the  $\overline{\text{CLK}}$  terminal will be held at the threshold potential of the ECL ( $-1.3\text{V}$ ).

#### 5. Logic Control Inputs (MINV, LINV) (See Fig. 3.)

The selection of output codes in response to the analog input will be enabled by the logic states assigned to the MINV and LINV terminals, and will facilitate the application of this converter.

The MINV and LINV terminals will be held at a "LOW" level (= "0") when they are in an open state. Their "High" level may be obtained by a pullup to GND with either a single diode stage or  $3.9\text{k}\Omega$ .

#### 6. Digital Outputs (D0 to D7) (See Fig. 4.)

Digital outputs require external pull-down resistors. To pull down to  $V_{EE} = -5.2\text{V}$ , resistors in a range of  $500\Omega$  to  $1\text{k}\Omega$  are recommended.

#### 7. Reference Inputs ( $V_{RT}$ , $V_{RB}$ , $V_{RS}$ ) (See Fig. 5.)

The  $V_{RT}$  to  $V_{RB}$  inter-terminal voltage corresponds to the A/Ds input dynamic range. While slight offsets are presented on the  $V_{RT}$  and  $V_{RB}$  terminal sides, adjustments will be possible within the range of  $V_{RT} = 0\text{V} \pm 0.1\text{V}$  and  $V_{RB} = -2\text{V} \pm 0.2\text{V}$ .

The  $V_{RB}$  terminal should be bypassed to GND with  $1\mu\text{F}$  and  $0.01\mu\text{F}$  capacitors in parallel.

When the  $V_{RM}$  terminal has been bypassed to GND with a  $0.01\mu\text{F}$  capacitor, high frequency characteristics of the converter will be further stabilized. The  $V_{RM}$  terminal may also be utilized as a trimming terminal for more accurate linearity compensation.

## 8. Blank Terminals

Operations with all blank terminals connected to GND are recommended.

## 9. Others

The converters are very sensitive to noise level because the comparator hysteresis has been designed extremely small to enable high speed operations. The PC board must be designed carefully to reduce ground plane impedance.

### Equivalent input and output circuits




Fig. 1 Analog input




Fig. 2 CLK, CLK input




Fig. 3 MINV, LINV input




Fig. 4 Digital output




Fig. 5 Linearity compensation

## 10. Operation (See the block diagram and timing chart.)

1. The reference voltage, which has been obtained by dividing equally the voltage across  $V_{RT}$  to  $V_{RB}$  into 256 by the reference resistance, is applied to the respective + (positive) input sides of 256 clocked comparators. An analog input is applied to the - (negative) input sides of all the 256 clocked comparators from the  $V_{IN}$  terminal.

2. When the state of CLK is in Low, the master (front stage) of the comparator compares the respective reference voltage and the analog input voltage which is ever-changing.
3. When the CLK moves from Low into Hi, each master simultaneously latches the state prior to the CLK transition, and as a result, it provides conditions of "11 ... 1100 .. 0" in sequence from the  $V_{RT}$  side to the  $V_{RB}$  side.
4. The output of the master is ANDed between the respective adjacent outputs, and "1" stands only when neighboring 2 outputs become "10", and the all other outputs become "0".
5. The result of the AND is latched in the slave latch when CLK moves from Hi into Low. Output of the slave is divided into 4 blocks and each block has 32 clocked comparators, and they are coded into binary codes of 6 bits respectively by the transistor matrix circuit.
6. The 6 bit codes are further coded into 8 bit codes by the transistor matrix circuit after they are respectively latched, and they are then output into the ECL level by the output buffer after being 8 bit latched. The output data is delayed 1 clock from the data sampling point and appears at the output pin.
7. Two polarity inversion inputs such as MINV and LINV are fed externally to the output buffer, and each of them selects output polarity of MSB and LSB's, respectively.

**Block Diagram**




Fig. 6

Timing Chart




Fig. 7

Dots (•) in the chart demote respective latch timings.

### 11. Dynamic Performance

Figures 8 to 18 show the dynamic performance of the A/D's. The performance is measured with the aid of the digital signal processing in which the parameters are derived directly from the A/D's digital output data. SNR is defined as RMS Signal to RMS Noise.

Fig. 8(a) shows the signal to noise ratio (SNR) of the CX20116/CX20116U/CXA1066K/CXA1066UK at a sampling rate of 102.4 MHz and 81.92 MHz. The FFT spectrum is shown in Fig. 9 and Fig. 10.

The effective bit is shown in Fig. 8 (b), which is derived from the difference between the measured data and an ideal sine-wave best fitted to the measured data.




Fig. 8 SNR and effective bit of CX20116/CX20116U/CXA1066K/CXA1066UK




Fig. 9 CX20116/CX20116U  
 Spectrum with the aid of FFT at 102.4 MHz  
 sampling and 10.1 MHz input.







Fig. 10 CX20116/CX20116U  
 Spectrum with the aid of FFT at 102.4 MHz  
 sampling and 25.1 MHz input.




**Fig. 11 CX20116/CX20116U**  
Reconstructed waveform. 102.4 MHz  
sampling, 10.1 MHz input.



**Fig. 12 CX20116/CX20116U**  
Reconstructed waveform with the best  
fitted sine wave. 102.4 MHz sampling,  
25.1 MHz input.



**Fig. 13 CX20116/CX20116U**  
Beat waveform at 41 MHz,  
 $\Delta f = 0.08$  MHz.



**Fig. 14 CX20116/CX20116U**  
Envelope test waveform at 41.04 MHz  
input and 81.92 MHz sampling.




Fig. 15 SNR of CXA1056P/CXA1056K/CXA1056UK




Fig. 16 SNR of CXA1016P/CXA1016K/CXA1016UK




Fig. 17 CXA1056P/CXA1056K/CXA1056UK  
Spectrum with the aid of FFT at 51.2 MHz  
sampling and 9.95 MHz input.




Fig. 18 CXA1016P/CXA1016K/CXA1016UK  
Spectrum with the aid of FFT at 30.72 MHz  
sampling and 5.01 MHz input.



**SONY SALES OFFICES:**

Sites	Address	Phone	Fax
<b>Corporate &amp; Administration Western Office</b>	10833 Valley View St. Cypress, CA 90630-0016	714/229-4192	714/229-4271
<b>Northeast Office</b>	57 Wells Avenue Newton, MA 02159	617/527-4560	617/969-6353
<b>Central Office</b>	3201 Premier Drive Suite 110 Irving, TX 75063	214/550-5200	214/550-5296
<b>North Central</b>	500 Park Blvd., Hamilton Lakes #245 Itasca, IL 60143	312/773-6071	312/860-7809

Specifications are subject to change without notice. SONY assumes no responsibility for any infringement of patents or other rights which may result from the use or application of any product described herein. No license is granted by implication or otherwise under any patent or other rights of SONY. Any references to products of other manufacturers are solely for convenience of comparison, and do not imply that such products will be operable or suitable for any particular use.

---

Printed in the USA  
Copyright 1987  
Sony Corporation of America

---

## **REPRESENTATIVE OFFICES:**

**Alabama:** Interep Assoc., Inc., 205/478-1036, 205/533-1730  
**Arizona:** Shefler-Kahn, 602/257-9015  
**Arkansas:** B.P. Sales, 918/744-9964  
**California:** (San Diego and Imperial) Addem Sales, 619/729-9216  
(Southern CA, excluding San Diego) Varigon, Inc., 714/855-0233  
(Northern CA, Counties: Monterey/Kings/Tulare/Inyo) Brooks Technical Group, 415/960-3880  
**Colorado:** Electrodyne, 303/695-8903  
**Connecticut:** Betronic Associates, 617/894-8400  
**Delaware:** Beacon North, Inc., 800/336-3747  
**District of Columbia:** Beacon North, Inc., 800/336-3747  
**Florida:** Naylor & Assoc., 305/291-2774  
**Georgia:** Interep Associates, 404/449-8680  
**Hawaii:** Brooks Technical Group, 415/960-3880  
**Idaho:** Electrodyne, 801/486-3801  
**Illinois:** (Northern) Micro-Tex, Inc., 312/381-9500  
(Southern) Centech, Inc., 312/291-4230  
**Indiana:** Giesting & Associates, 317/844-5222  
**Iowa:** J.R. Sales, 319/393-2232  
**Kansas:** Centech, Inc., 816/358-8100  
**Kentucky:** Giesting & Associates, 513/385-1105  
**Louisiana:** B-P Sales, 214/234-8438  
**Maine:** Betronic Associates, 617/894-8400  
**Maryland:** Beacon North, 800/336-3747  
**Massachusetts:** Betronic Associates, 617/894-8400  
**Michigan:** Giesting & Assoc., 313/478-8106  
**Minnesota:** High Tech Sales, 612/944-7274  
**Mississippi:** Interep Associates, Inc., 205/533-1730  
**Missouri:** Centech, Inc., 816/358-8100  
**Montana:** Electrodyne, 801/486-3801  
**Nebraska:** J.R. Sales, 319/393-2232  
**Nevada:** High Tech Sales, 612/944-7274  
**New Hampshire:** Betronic Associates, 617/894-8400  
**New Jersey:** S-J Associates, Inc., 609/866-1234  
**New Mexico:** Shefler-Kahn, 505/345-3591  
**New York:** (Manhattan) S-J Associates, Inc., 718/291-3232  
(Upstate) Advanced Components Corp., 315/699-2671  
**North Carolina:** Naylor Assoc., Inc., 919/544-7211  
**North Dakota:** High-Tech Sales, 612/944-7274  
**Ohio:** Giesting & Associates, 216/261-9705 or 513/385-1105  
**Oklahoma:** B.P. Sales, 918/744-9964  
**Oregon:** Vantage Corp., 503/620-3280  
**Pennsylvania:** (East) S.J. Assoc., 609/866-1234  
(West) Giesting & Assoc., Inc., 513/385-1105  
**Rhode Island:** Betronic Associates, 617/894-8400  
**South Carolina:** Naylor Assoc., Inc., 704/892-1366  
**South Dakota:** High-Tech Sales, 612/944-7274  
**Texas:** B-P Sales, 214/234-8438, 713/782-4144 or 512/346-9186  
(El Paso County) Shefler-Kahn, 505/345-3591  
**Tennessee:** Interep Assoc., Inc., 615/639-3491  
**Utah:** Electrodyne, 801/486-3801  
**Vermont:** Betronic Associates, 617/894-8400  
**Virginia:** Beacon North, Inc., 703/478-2480 or 804/239-8486  
**Washington:** Vantage Corp., 206/455-3460  
**West Virginia:** Giesting & Assoc., 513/385-1105  
**Wisconsin:** (Western) High-Tech Sales, 612/944-7274  
(Eastern) Micro-Tex, Inc., 414/542-5352  
**Wyoming:** Electrodyne, 801/486-3801

**CANADA:** (Ontario) Dynasty Components, 613/738-1202 or 416/674-8060  
 (Quebec) Dynasty Components, 514/620-7734  
 (British Columbia) Dynasty Components, 604/688-2010

**DISTRIBUTOR OFFICES:**

<b>Alabama:</b> Huntsville .....	Marshall Industries, 205/881-9235
<b>Arizona:</b> Phoenix .....	Marshall Industries, 602/968-6181
Scottsdale .....	Western Micro, 602/948-4240
Tempe .....	Marshall Industries, 602/968-6181
<b>California:</b> Saratoga .....	Western Micro, 408/725-1660
Irvine .....	Marshall Industries, 714/458-5395
Los Angeles .....	Marshall Industries, 818/407-0101
Northridge .....	Western Micro, 818/700-9922, 800/538-3401
Orange .....	Ryno Electronics, 714/637-0200
Sacramento .....	Marshall Industries, 916/635-9700
San Diego .....	Marshall Industries, 619/578-9600
San Diego .....	Ryno Electronics, 619/453-8430
San Francisco .....	Marshall Industries, 408/943-4600
Sunnyvale .....	Diplomat Electronics, 408/737-0204
<b>Colorado:</b> Denver .....	Marshall Industries, 303/427-1818
<b>Connecticut:</b> Danbury .....	Diplomat, 203/797-9674
Wallingford .....	Marshall Industries, 203/265-3822
<b>Florida:</b> Clearwater .....	Diplomat Electronics, 813/443-4514
Ft. Lauderdale .....	Diplomat Electronics, 305/974-8700
Ft. Lauderdale .....	Marshall Industries, 305/928-0661
Ft. Lauderdale .....	Reptron, 305/979-8227
Orlando .....	Marshall Industries, 305/841-1878
Tampa .....	Marshall Industries, 813/576-1399
Tampa .....	Reptron, 813/855-4656
<b>Georgia:</b> Atlanta .....	Marshall Industries, 404/923-5750
Norcross .....	Reptron, 404/446-1300
<b>Illinois:</b> Chicago .....	Marshall Industries, 312/490-0155
Schaumburg .....	Reptron, 312/882-1700
<b>Indiana:</b> Indianapolis .....	Marshall Industries, 317/297-0483
<b>Kansas:</b> Kansas City .....	Marshall Industries, 913/492-3121
<b>Maryland:</b> Columbia .....	Diplomat Electronics, 301/995-1226
Columbia .....	Vantage Components, 301/720-5100
Gaithersburg .....	Marshall Industries, 301/840-9450
<b>Massachusetts:</b> Boston .....	Marshall Industries, 617/272-8200
Burlington .....	Western Micro, 617/229-5850
<b>Michigan:</b> Livonia .....	Marshall Industries, 313/525-5850
Livonia .....	Reptron, 313/525-2700
<b>Minnesota:</b> Minneapolis .....	Marshall Industries, 612/559-2211
Minnnetonka .....	Reptron, 612/938-0000
<b>New Jersey:</b> Clifton .....	Vantage Components, 201/777-4100
Fairfield .....	Marshall Industries, 201/882-0320
Totowa .....	Diplomat Electronics, 201/785-1830
<b>New York:</b> Binghamton .....	Marshall Industries, 607/798-1611
Commack .....	Vantage Components, 516/543-2000
Long Island .....	Marshall Industries, 516/454-6400
Rochester .....	Marshall Industries, 716/235-7620
<b>North Carolina:</b> Raleigh .....	Marshall Industries, 919/878-9882
<b>Ohio:</b> Cleveland .....	Marshall Industries, 216/248-1788
Dayton .....	Marshall Industries, 513/236-8088
Worthington .....	Reptron, 614/436-6675
<b>Oregon:</b> Beaverton .....	Western Micro, 503/629-2082
Portland .....	Marshall Industries, 503/644-5050
<b>Pennsylvania:</b> Philadelphia .....	Marshall Industries, 609/234-9100
Pittsburgh .....	Marshall Industries, 412/963-0441
<b>Texas:</b> Austin .....	Diplomat Electronics, 512/836-8707
Austin .....	Marshall Industries, 512/837-1991
Dallas .....	Diplomat Electronics, 214/980-1888

Dallas .....	Marshall Industries, 214/233-5200
Houston .....	Marshall Industries, 713/895-9200
<b>Utah:</b> Salt Lake City .....	Diplomat Electronics, 801/486-4134
Salt Lake City .....	Marshall Industries, 801/261-0901
<b>Washington:</b> Redmond .....	Western Micro, 206/881-6737
Seattle .....	Marshall Industries, 206/747-9100
<b>Wisconsin:</b> Milwaukee .....	Marshall Industries, 414/797-8400
<b>CANADA:</b> British Columbia .....	Future/Space Electronics, 604/294-1167
Ontario .....	Future/Space Electronics, 416/636-8814
Ontario .....	Future/Space Electronics, 613/596-5340
Quebec .....	Future/Space Electronics, 514/697-8676













**SONY®**

**Sony Semiconductor**

