# Signetics 

## Bipolar



## Bipolar LSI Data Manual 1984

Signetics reserves the right to make changes in the products contained in this book in order to improve design or performance and to supply the best possible products. Signetics also assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representations that the circuits are free from patent infringement. Applications for any integrated circuits contained in this publication are for illustration purposes only and Signetics makes no representation or warranty that such applications will be suitable for the use specified without further testing or modification. Reproduction of any portion hereof without the prior written consent of Signetics is prohibited.

The LSI Division of Signetics designs and manufactures a broad range of Bipolar products that includes both standard off-the-shelf devices as well as semicustom parts. Our standard product line is headed by a unique MicroController that is specifically designed for high-speed control applications. With peripherals that are presently available and those planned for the future, the MicroController provides a competitive edge in complex controller systems where speed, flexibility, reliability, and economy are prime considerations.

Semicustom products include gate arrays processed in one of four basic technologies Integrated Schottky Logic (ISL), Composite Cell Logic (CCL), Emitter Coupled/Common Mode Logic (ECL/CML), and Complementary Metal Oxide Silicon (CMOS). These products provide the designer with various combinations of speed, packing densities, I/O capabilities, and power dissipation. Ail semicustom processes and tired-and-proven and Computer Aided Design (CAD) assures quick turnaround and error-free products.

All standard and semicustom products are processed, screened, and tested to the highest quality standards and, as indicated in the accompanying specifications, many of the parts are qualified for Military applications.

Signetics is continually developing new products to meet the changing needs of the world and the Marketing Department of the Bipolar LSI Division is continually searching for new and better ways of serving our customers - this manual being one of those ways. For further assistance, please call upon us or your nearest Signetics Sales Office.

Although every attempt has been made to ensure accuracy of the information contained herein, Signetics assumes no liability for errors. Suggestions for improvement in this document are always welcome.

## PRODUCT DELETIONS

## DELETIONS

| 8 8T35 | PORT |
| :--- | :--- |
| 8 T33 | PORT |
| $8 T 39$ | PORT |
| 8 T31 | PORT |
| 8 T32 | PORT |
| 8 T36 | PORT |
| $8 T 42$ | $4-$ Input $/ 4$ - Output PORT |

## CONTENTS

Section 9 - Semicustom Products Index ..... 9-1
ACE 600 Advanced Customized ECL (ACE) ..... 9-3
ACE 900 Advanced Customized ECL (ACE) ..... 9-3
ACE 1320 Advanced Customized ECL (ACE) ..... 9-5
ACE 1400 Advanced Customized ECL (ACE) ..... 9-5
ACE 2200 Advanced Customized ECL (ACE) ..... 9-5
Semi-Custom Family Composite Cell Logic (CCL) ..... 9-7
SCC0330-M CMOS Gate Array (M-Series) ..... 9-16
SCC0450-M CMOS Gate Array (M-Series) ..... 9-16
SCC0700-M CMOS Gate Array (M-Series) ..... 9-16
SCC1100-M CMOS Gate Array (M-Series) ..... 9-16
FLEXXTM Array Semicustom LSI ..... 9-26
8A1200ISL Gate Array9-28
8A1260 ISL Gate Array ..... 9-38
8 A1542 ISL Gate Array ..... 9-46
8A1664 ISL Gate Array ..... 9-56
8A1864 ISL Gate Array ..... 9-57
8 A2176 ISL Gate Array ..... 9-58
CG1001 ..... 9-59
Section 10 - Military
Index ..... 10-1
Military Product Guide ..... 10-3
Section 11 - Appendices
Index ..... 11-1
Package Outlines ..... 11-3
F Hermetic Cerdip ..... 11-4
G Leadless Chip Carrier ..... 11-6
I Ceramic Dual-In-Line ..... 11-7
N Plastic Dual-In-Line ..... 11-9
Y Leaded Chip Carrier ..... 11-12
Section 12 - Sales Office
Office Listing ..... 12-1
Ordering Information ..... vii
Product Status Definitions ..... x
Section 1 - Indices
Numerical Index ..... 1-1
Cross Reference Guide ..... 1-2
Section 2 - Quality and Reliability
Progress in Quality ..... 2-1
Section 3 - 8X300 Family ..... 3-1
3-3
Microcontroller $8 \times 300$ ..... 3-5
Microcontroller $8 \times 305$ ..... 3-25
8-Bit Latched Bidirectional I/O Ports 8 T31 ..... 3-47
8 T32 8-Bit Latched Addressable Bidirectional I/O Ports ..... 3-51
8 873 8-Bit Latched Addressable Bidirectional I/O Ports ..... 3-51
$8 \times 371$ 8-Bit Latched Bidirectional I/O Ports ..... 3-59
$8 \times 372$ Addressable/Bidirectional I/O Ports ..... 3-66
$8 \times 376$ Addressable/Bidirectional I/O Ports ..... 3-66
8X374 Addressable/Bidirectional I/O Ports with Parity ..... 3-75
8X382 4-Input/4-Output Addressable I/O Ports ..... 3-84
8X310 Interrupt Control Coprocessor ..... 3-93
$8 \times 320$ Bus Interface Register Array ..... 3-105
$8 \times 330$ Floppy Disk Formatter/Controller ..... 3-113
$8 \times 360$ Memory Address Director ..... 3-129
$8 \times 350$ 2048-Bit Bipolar RAM $(256 \times 8)$ ..... 3-130
8X353 Bipolar RAM $(32 \times 8)$ ..... 3-134
8X355 LIFO Stack Memory ( $32 \times 8$ ) ..... 3-135
Section 4 - Product Support Index ..... 4-1
8X300 Family Product Support ..... 4-3
Prototyping System 8X300KT1SK ..... 4-4
ICEPACK 8X305 ..... 4-26
Development Data I/O Port Programmer 8X300/8X305 ..... 4-28
Section 5 - Software Support Index ..... 5-1
8X300AS1SS MCCAP Cross Assembler Program ..... 5-3
8X300AS2SS MCCAP Cross Assembler Installation Guide ..... 5-4
Section 6 - Sequencers Index ..... 6-1
Microprogram Control Unit S/N3001 ..... 6-3
Central Processing Element S/N3002 ..... 6-11
Control Store Sequencer 8X02A ..... 6-21
Section 7 - Special Purpose Circuits Index ..... 7-1
CRC Generator/Checker 8X01A ..... 7-3
9401 CRC Generator/Checker ..... 7-3
9403 64-Bit FIFO Buffer Memory ( $16 \times 4$ ) ..... 7-7
$8 \times 41$ Autodirectional Bus Transceiver ..... 7-17
8X60 FIFO RAM Controller (FRC) ..... 7-22
2960 Error Detection and Correction (EDC) Unit ..... 7-30
2964B Dynamic Memory Controller ..... 7-31
Section 8 - Semicustom Service
Index ..... 8-1
Semicustom Service ..... 8-3

## ORDERING INFORMATION

## Package Styles

CK = Chip " S " visual and glassivation
$\mathbf{I}=$ Hermetic laminated DIP
D = Microminiature SO molded (epoxy)
$\mathbf{N}=$ DIP molded (epoxy)
EC = DMOS Products TO-46 header
$\mathbf{P}=$ DIP (ground pin) molded (epoxy)
EE = DMOS Products TO-72 header
$\mathbf{Q}=$ Hermetic laminated flat pack
F = Hermetic CERDIP
FE $=$ Hermetic CERDIP - 8 lead
$\mathbf{R}=$ Hermetic flat pack BeO base
$\mathbf{G}=$ Chip carrier, leadless, type C
$\mathbf{U}=$ Plastic power (single-in-line)
$\mathbf{H}=$ Hermetic metal header
$\mathbf{W}=$ Hermetic flat pack - CERPAC

\begin{tabular}{|c|c|c|c|c|}
\hline PART NUMBER \& CROSS REF. PART NO. \& PRODUCT FAMILY \& PRODUCT DESCRIPTION \& FOOT NOTES \\
\hline \begin{tabular}{l}
N74160N \\
N74161N
\end{tabular} \& \({ }^{\mid}\)

Dack

Devic \& | LOG |
| :--- |
| Indus |
| - Com |
| Type-See |
| umber |
| amıly and T | \& Sync 4-Bit Decade Counter Sync 4-Bit Bınary Counter $\longrightarrow$ Description of Product Family duct Family—See Table 4 Standard Part Number lexity of Logıc Parts ble 2 \& able 3 <br>

\hline
\end{tabular}

|  | CMOS GATE ARRAY PART NUMBERING SYSTEM $\qquad$ <br> Process Varıation $\mathrm{C}=\mathrm{CMOS}$ <br> Basic Part Number $\qquad$ <br> 0330 <br> 0440 <br> 0700 <br> 1100 <br> 1700 <br> Performance Variation $\qquad$ $\begin{aligned} & M=\text { Medıum speed }(4 \mu) \\ & H=\text { High speed }(3 \mu) \end{aligned}$ |
| :---: | :---: |

## ORDERING INFORMATION

## ORDERING INFORMATION

The Signetics Military Products are available in a variety of different process levels and several different packages. The correct ordering code or part number for the devices is an alphanumeric sequence as explained below. Not all devices are available in all
the packages. The ordering codes on the individual data sheets indicate the present or planned availability of the products. However, availability of specific part numbers can be obtained from your local sales office or franchised distributor.

## Ordering Code

1) JM38510/07801BJB




NOTE

1) and 2) JAN qualified products
2) and 4) Non-JAN MIL-STD-883 products

For minimum quantity orders, contact your local Signetics sales representative.

## PACKAGES AVAILABLE*

F = Ceramic DIP
I = Ceramic DIP
G = Ceramic Leadless Chip Carrier
W = Ceramic Flatpack

* See Package Outlınes sectıon for more informatıon

For the latest military product information, please request a Military Products Guide from Publications Services, 4081746-2111.

BIPOLAR LSI ORDERING INFORMATION
3X300 I/O Peripheral Components
Various 8X300/8X305 MicroController I/O parts and bus expanders can be ordered with an address preprogrammed at the factory or unprogrammed to permit feild address assignment. Addresses in range indicated as STOCK in the table below may be ordered in any quantity. Addresses outside of the STOCK range but indicated as AVAILABLE require a minimum order of 250 pieces per line item per part type. To order, use the part number indicated in the table, substituting the desired address of xx or xxx when ordering preprogrammed parts.

| PART <br> NUMBER | ADDRESSES |  | ORDER NUMBER |  |
| :---: | :---: | :---: | :---: | :---: |
|  | AVAILABLE | STOCK | UNPROGRAMMED | PREPROGRAMMED |
| N8T32F | $000-255$ | None | N8T32F | N8T32F-xxx |
| N8T32N | $000-255$ | $000-015$ | N8T32N | N8T32N-xxx |
| N8T36F | $000-255$ | None | N8T36F | N8T36F-xxx |
| N8T36N | $000-255$ | $000-015$ | N8T36N | N8T36N-xxx |
| N8X372N | $000-255$ | $000-015$ | N8X372N | N8X372N-xxx |
| N8X374N | $000-255$ | $000-015$ | N8X374N | N8X374-xxx |
| N8X376N | $000-255$ | $000-015$ | N8X376N | N8X376N-xxx |
| N8X382N | $000-255$ | $000-015$ | N8X382N | N8X382N-xxX |

## MCCAP 8X300/8X305 CROSSASSEMBLER PROGRAM

MCCAP, the crossassembler program for the $8 \times 300$ and $8 \times 305$ Micro-Controllers, is supplied as a 9 -track magnetic tape containing FORTRAN IV source code for the crossassembler program. For compatibility with various computer systems, the tape is available in various combinations of density and data encoding. To order, use the following part numbers.

| NUMBER | DENSITY | ENCODING |
| :---: | :---: | :---: |
| $8 \times 300$ AS1-1 SS | 800 | ASCII |
| 8X300 AS1-2 SS | 800 | EBCDIC |
| 8X300 AS1-3 SS | 1600 | ASCII |
| 8X300 AS1-4 SS | 1600 | EBCDIC |
| 8X300 AS2SS | SINGLEI | FLOPPY |
|  | DOUBLE | DISK |

## DEFINITION OF TERMS

| Data Sheet Identification | Product Status | Definition |
| :---: | :---: | :---: |
| Preview | Formative or In Design | This data sheet contains the design specifications for product development Specifications may change in any manner without notice. |
| Advance Information | Sampling or Pre-Production | This data sheet contaıns advance information and specifications are subject to change without notice |
| Preliminary | First <br> Production | This data sheet contains prelimınary data and supplementary data will be published at a later date Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |
| No Identification Noted | Full Production | This data sheet contains final specifications. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

Section 1 Indices

Signetics
STANDARD PRODUCTS
$8 \times 300$ MicroController ..... 3-5
8X305 MicroController ..... 3-25
$8 \times 310$ Interrupt Control Coprocessor ..... 3-93
8X320 Bus Interface Register Array ..... 3-105
8X330 Floppy Disk Controller ..... 3-113
8X350 2048-Bit Bipolar RAM ( $256 \times 8$ ) ..... 3-130
$8 \times 353$ Bipolar RAM ( $32 \times 8$ ) ..... 3-134
$8 \times 355$ LIFO Memory ( $32 \times 8$ ) ..... 3-135
8X360 Memory Address Director ..... 3-129
8X371 8-Bit Latched Bidirectional I/O Port ..... 3-59
8X372/8X376 Addressable/Bidirectional I/O Ports ..... 3-66
8X374 Addressable/Bidirectional I/O Port with Parity ..... 3-75
$8 \times 382$ 4-Input/4-Output Addressable I/O Port ..... 3-84
8 T31 8-Bit Latched Bidirectional I/O Ports ..... 3-47
8T32/8X36 8-Bit Latched Addressable Bidirectional I/O Ports ..... 3-51
$8 \times 41$ Auto-Directional Bus Transceiver ..... 7-17
$8 \times 60$ FIFO RAM Controller (FRC) ..... 7-22
8X01A/9401 CRC Generator/Checker ..... 7-3
9403 64-Bit FIFO Buffer Memory ..... 7-7
3001 Microprogram Control Unit ..... 6-3
3002 Central Processing Element ..... 6-11
2960 Error Detection/Correction Unit ..... 7-30
2964B Dynamic Memory Controller ..... 7-31
PRODUCT SUPPORT
8X300KT1SK
Summary
8X305 Prototyping System and Memory Expansion ..... 4-4
8X300AS155*
8X300AS155* 8X305 MCCAP Cross Assembler ..... 5-3
8X300AS255
8X300AS255 8X305 MCCAP Cross Assembler for ISIS ..... 5-4
SEMICUSTOM SERVICE ..... 8-3
SEMICUSTOM PRODUCTS
ISL- 8A1200 Gate Array ..... 9-28
8A1260 Gate Array ..... 9-38
8A1542 Gate Array ..... 9-46
8A1664 Gate Array ..... 9-56
8A1864 Gate Array ..... 9-57
8A2176 Gate Array ..... 9-58
CG1001 Evaluation Circuit ..... 9-59
FLEXX ${ }^{\text {TM }}$ Array ..... 9-26
CCL- Semi-Custom Family ..... 9-7
CMOS- SCC0330-M, SCC0450-M, SCC0700-M, and SCC1100-M Gate Arrays ..... 9-16
ECL/CML (ACE)- ACE 600 \& ACE 900 Gate Arrays ..... 9-3
ACE 1320, ACE 1400, and ACE 2200 Gate Arrays ..... 9-5

[^0]
## BIPOLAR CROSS REFERENCE

| Manufacture | AMD | FAIRCHILD | SIGNETICS |
| :---: | :---: | :---: | :---: |

PACKAGE CROSS REFERENCES

| Hermetic DIP | D | D, R | F-FE |
| :--- | :---: | :---: | :---: |
| Molded DIP | P | P | N |
| Mini-Molded DIP | T | T | NE |
| Metal Can | H | H | H |
| Small Outline (SO) | - | - | D |


| AMD | SIGNETICS |
| :--- | ---: |
| AM8X305 | $8 \times 305$ |
| AM2960DC | N2960 |
| AM2964B | N2964B |
|  |  |
| Fairchild | SIGNETICS |
| 9401 | N9401N |
| $9403 A$ | N9403N |

## Section 2 <br> Quality and Reliability

## INDUSTRY REQUIRES IMPROVED PRODUCT QUALITY

In recent years United States industry, and particularly those of you who buy integrated circuits, has increasingly demanded improved product quality. We at Signetics believe you have every right to expect quality products. If you buy components from a quality conscious manufacturer, the reward can be summed up in the words, lower cost of ownership.

Those of you who invest in costly test equipment and engineering to assure that incoming products meet your specifications have a special understanding of the cost of ownership. And your cost does not end there; you are also burdened with inflated inventories, lengthened lead times, and more rework.

## Signetics Understands Customers' Needs

Signetics has long had an organization of quality professionals inside the operating units, coordinated by a corporate quality department. This organization provides leadership, feedback, and direction for achieving our high level of quality. Special programs are targeted on specific quality issues. For example, a program to reduce electrically defective units improved outgoing quality levels by an order of magnitude.

This graph shows how dramatically electrical, mechanical, and visual defects have been reduced across all product lines.

These improvements result from our emphasis on defect prevention which allows us to build quality into the product during manufacturing instead of relying on screening and sampling to remove defective parts.

The corresponding improvement in the estimated process quality (which measures the level of defective units produced during the manufacturing process prior to outgoing quality assurance) conclusively supports this fact.

You benefit from improved and more consistent product conformance at lower product cost.

In 1980 (see accompanyıng diagram) we recognized that in order to achieve outgong levels on the order of 100 PPM (parts per million), down from an industry practice of 10,000 PPM, we needed to supplement our traditional quality programs with one that encompassed all activities and all levels of the company. Such unprecedented low defect levels could only be achieved by contributions from all employees, from the $R$ and D laboratory to the shipping dock. In short, a program that would effect a total cultural change within Signetics in our attitude toward quality.

This new concept is based on the 14 -step quality improvement program developed by Phil Crosby and outlined in his book Quality is Free.. The program focuses on defect prevention as the means of attaining improved quality.

## Quality Pays Off for Our Customers

Signetics' dedicated programs in product quality improvement, supplemented by close working relationships with many of our customers, have improved outgoing product quality more than


Figure 1. Reduction of Defects
twenty-fold. Today many major customers no longer test Signetics circuits. Incoming product moves directly from the receiving dock to the production line, greatly accelerating throughput and reducing inventories. Additional customers have pared significantly the amount of sampling done on our products. Others are beginning to adopt these cost-saving practices.

We closely monitor the electrical, visual, and mechanical quality of all our products and review each return to find and correct the causes. Since 1981, over $90 \%$ of our customers report a significant improvement in our overall quality.

At Signetics, quality means more than working circuits. It means on-time delivery of the right quantity of the right product at the agreed upon price. Our quality improvement programs extend out from the traditional areas of product conformance into the administrative areas which affect order entry, scheduling, delivery, shipping, and invoicing.

## SIGNETICS—PROGRESS IN QUALITY

## Performance To Schedule

Signetics' attention to administrative quality has resulted in improved performance to schedule Doing it right the first time


Figure 2. On Time Delivery
Signetics is Organized for Quality
Managing Cultural Change-
The "14-Step"' Program
Quality College
Quality Improvement Teams
"Make Certain" Program
Corrective Action Teams
Error Cause Removal System
Engineering Quality
into the Product
SURE Program
Manufacturing Plant Product Monitoring Qualification Programs
Vendor Certification Programs
Product Quality Program
Supporting
Quality Maintenance
Product Line
Quality and Reliability Assurance
Corporate Quality and Reliability
Failure Analysis Laboratories
Reliability Data Base
Statistical Quality Control

## Ongoing Quality Programs at Signetics

The "14-Step"' Quality Improvement Program, or "Do it Right the First Time"

The intent of this innovative program is to change the perception of Signetics' employees that somehow quality is solely a manufacturing issue where some level of defects is inevitable. This attitude has been replaced by one of acceptance of the
fact that all errors and defects are preventable, a point of view shared by technical and administrative functions equally, and, we are sure, welcomed by our customers.

This program is company-wide and top down. It is personally led by President Charles Harwood who, with his staff, forms the corporate quality improvement team which implements corporate quality policy. Supporting the corporate quality improvement team are more than 40 quality improvement teams representing every unit in the company, each led by the unit manager.

Key components of the program are the Quality College, the "Make Certain" Program, Corrective Action Teams, and the Error Cause Removal System.

The core concepts of doing it right the first time are embodied in the four absolutes of quality:

1. The definition of quality is conformance to requirements.
2. The system to achieve quality improvement is prevention.
3. The performance standard is zero defects.
4. The measurement system is the cost of quality.

## Quality College

Almost continuously in session, the Quality College is a prerequisite for all management and technical employees. The intensive two-day curriculum is built around the four "absolutes" of quality; colleges are conducted at company facilities throughout the world. More than 3000 employees have attended.
"'Making Certain"—Administrative Quality Improvement
Signetics' experience has shown that the largest source of errors affectıng product and service quality is found in paperwork and in other admınistrative functions. The "Make Certain' program focuses the attention of management and administrative personnel on error prevention, beginning with each employee's own actions.

This program promotes defect prevention in three ways: by educating employees as to the impact and cost of administrative errors, by changing attitudes from accepting occasional errors to one of accepting a personal work standard of zero defects, and by providing a formal mechanism for preventing errors.

## Corrective Action Teams

Employees with the perspective, knowledge, and necessary skills are formed into ad hoc groups called Corrective Action Teams. These teams, the major force within the company for quality improvement, resolve administrative, technical, and manufacturing problems.

## Error Cause Removal (ECR) System

The ECR System permits our employees to report to management any impediment to doing their job right the first time. Once
reported, management is obliged to respond promptly with a corrective program. Doing it right the first time in all company activities produces lower cost of ownership through product defect prevention and in all other ways meets our customers' expectations.

## Product Quality Program

To reduce defects in outgoing products to nearly immeasurable levels, we created the Product Quality Program. This is managed by the Product Engineering Council, a task force composed of the top product engineering and test professionals in the company. This group:

1) Sets aggressive product quality improvement goals.
2) Provides corporate level visibility and focuses on problem areas.
3) Serves as a corporate resource for any group requiring assistance in quality improvement.
4) Serves as a corporate resource for any group requiring assistance in quality improvement.
5) Drives quality improvement projects.

As a result of this aggressive program, every major customer who reports back to us on product performance is reporting significant progress.

## Standard Quality Programs

"SURE'—This acronym stands for Systematic Uniform Reliability Evaluation and is an on-going product evaluation first introduced in 1964. This activity provides our customers and us with an ongoing view of reliability performance of all generic families of Signetics' products.

Product Monitor-Each manufacturing facility monitors its generic product groups with short term stress tests, pressure pot and thermal shock. These tests are performed weekly, and performance trends are monitored to ensure that unwanted process deviations are spotted quickly and corrected before appearing in product received by our customers.

Qualification-Formal qualification procedures are required for all new or changed products, processes and facilities. These procedures ensure the high level of product reliability our customers expect. New facilities are qualified by the corporation and by the quality organizations of the product line that will operate the facility. After qualification, products manufactured by the new facility are subjected to highly-accelerated environmental stresses to ensure that the products can meet rigorous failure rate requirements. New or changed processes are qualified similarly.

Failure Analysis-This vital function is conducted by product line and plant failure analysis units coordinated through the corporate failure analysis group, a part of corporate reliability engineering. Our ten failure analysis groups will be expanded to 16 by the end of 1984 in our ongoing effort to accelerate and improve our understanding of product failure mechanisms.

Reliability Data Base-This computerized data base contains product reliability information collected from around the world.

It is updated and published quarterly in "Signetics Product Reliability Summary."

Many customers use this information in lieu of running their own qualification tests, thereby eliminating time-consuming and costly procedures.

Vendor Certification Program-Our vendors are taking ownership of their own product quality by establishing improved process control and inspection systems. They subscribe to the zero defects philosophy. Progress has been excellent. Through intensive work with vendors, we have improved our lot acceptance rate on incoming materials as shown in the graph. Simultaneously, waivers of incoming material have been eliminated.

$$
\begin{aligned}
& \text { Material Waivers } \\
& \hline 1983-0 \text { (Goal) } \\
& 1982-2 \\
& 1981-3 \\
& 1980-134
\end{aligned}
$$

Higher incoming quality material to us ensures higher outgoing quality products for you.


Figure 3. Lot Acceptance Rate from Signetics Vendors

## QUALITY AND RELIABILITY ORGANIZATION

Quality and reliability specialists at the product line level are involved in all aspects of the product, from design through every step in the manufacturing process, and provide product assurance testing of outgoing product. A separate corporate level group provides direction and common facilities.

## Quality and Reliability Function

- Manufacturing quality control
- Product assurance testing
- Laboratory facilities
-failure analysis, chemical, metallurgy, thin film, oxides
- Environmental stress testing
- Quality and reliability engineering
- Customer liaison


## Communicating With Each Other

For information on Signetics' quality programs or for any question concerning product quality, the field representative in your area will provide you with the quickest access to answers. Or, write on your letterhead directly to the Corporate Director of Quality at the corporate address shown on the back of this folder.

We are dedicated to preventing defects. When product problems do occur, we want to know about them so we can eliminate their causes. We are committed to zero defects. Here are some ways we can help each other:

- Provide us with one informed contact within your organization. This will establish continuity and build confidence levels.
- Periodic face-to-face exchanges of data and quality improvement ideas between your engineers and ours can help prevent problems before they occur.
- Test correlation data is very useful. Line pull information and field failure reports also help us improve product performance.
- Provide us with as much specific data on the problem as soon as possible to speed analysis and enable us to take corrective action.
- An advance sample of the devices in question can start us on the problem resolution before physical return of shipment.

This teamwork with you will allow us to achieve our mutual goal of improved product quality.

## Quality Terms

Many terms and acronyms for quality have come into common use in conversation, in correspondence, and in the many reports on the subject in this quality conscious time. To help us all speak the same language, we hope the following.glossary is useful to you.

AQL- Acceptable Quality Level-the maximum percent defective that, for the purpose of sampling inspection, can be considered satisfactory as a process average.
AOQ- Average Outgoing Quality-the average percent defective shipped (from accepted tests only) using rectifying inspection sampling. Rectifying is rescreening rejected lots and removing all defectives.

AOQL- Average Outgoing Quality Limit—the worst, or limit of, average quality of outgoing product including accepted lots and rejected lots that have been screened.
a- Producer's risk of a sampling plan-the probability that a "good" lot will be rejected by the sampling plan.

B- Consumer's risk of a sampling plan-the prob-

CAT- Corrective Action Teams-intra- and interdepartment teams formed to solve problems.
Defect- Any nonconformance of the unit or product with a specified requirement.

Defective- A unit of product which contains one or more defects.

ECR- Error Cause Removal-a system allowing all employees to communicate problems that prevent them from performing their job correctly the first time.

EPQ- Estimated Process Quality-the measure of the performance of the product without rescreens. Expressed in percent or PPM.
Make An element of Signetics' Quality Program Certain- established for problem solving in administrative activities. Make Certain helps people "do it right the first time."

LAR- Lot Acceptance Rate-the number of lots accepted, divided by the total lots inspected, times 100.

LRR- Lot Rejection Rate-the number of lots rejected, divided by the total lots inspected, times 100.

LTPD- Lot Tolerance Percent Defective-the level of defectiveness that is unsatisfactory and should be rejected by the sampling plan.
PPM- Parts Per Million-a unit of measure of defects identified in a product or process expressed in defects per million units.
Quality- Conformance to requirements (specification).
SQC-
Statistical Quality Control-a process control tool used to manage the manufacturing processes to ensure that they do not produce defects.

SUPR- Signetics Upgraded Product Reliability—a program offered on commercial products to provide customers with improved, reliable product.

SURE- Systematic and Uniform Reliability Evaluation-a program which consists of repetitive environmental stress management of all Signetics' generic product families.

URR- Unit Rejection Rate-the sum of all units rejected, divided by the total number of units which were inspected. Expressed in percent or PPM. Under certain conditions, the EPQ or AOQ may be the same as the URR.
ZD- Zero Defects—Signetics' quality performance standard.

## SIGNETICS-PROGRESS IN QUALITY

## ASSURING THE QUALITY OF LSI DIVISION PRODUCTS

Quality is built into the LSI Division product. Our in-process inspections have gone beyond testing to verify that the product will meet spec. Instead, all our inspection criteria meet the much tighter standard of assuring that the processes used to make our products are all in control. By the time the product reaches the end of our production line, our process average is $9983 / 100 \%$ good. The final $100 \%$ testing sequence improves even this level to $9993 / 100 \%$ ( 700 ''ppm') before the product is shipped.

Figure 1 shows a brief summary of the process.

## TABLE II-LṠI QUALITY LEVELS

The following is a brief glimpse of our actual quality performance. The measure is SOQ. Please contact us for more complete information.

|  | PPM |
| :--- | ---: |
| Period 1, 1983 | 1500 |
| Period 2, 1983 | 1200 |
| Period 3, 1983 | 1124 |
| Period 4, 1983 | 1410 |
| Period 5, 1983 | 671 |
| Period 6, 1983 | 658 |

## TABLE III-LSI DIVISION RELIABILITY SUMMARY

For more complete data summaries, please ask for the latest LSI Division SURE III Test Program Report. The following capsule summary shows process averages for the first half of 1983.



Figure 4. The LSI Process

## NOTES

Signetics

## Section 3 8X300 Family

## INDEX



## FEATURES

- Minimum Parts Count
- Bipolar Device Using Low Power Schottky Technology
- High Performance
- Source/Destination Architecture
- Design Flexibility
- After-Sales Support


## USER BENEFITS

- Reduced Cost
- Extended Life of Product
- Full System Drive Without Buffering
- TTL Compatibility
- Proven Reliability
- Instruction Cycle Time of 200ns (8X305) or 250ns (8X300)
- Bit Addressability - Instruction Data Formats of 1-to-8 Bits Without Added Delay
- Efficient Use of Fixed Instruction Set
- Easy to Program
- Well-Suited for Control Applications
- Single-Chip Processor
- Full Complement of Support Devices
- Development System
- Training
- Complete Documentation
- Applications Support from Qualified Field Engineers



## NOTES

1 The shaded devices are designed to take advantage of the improved performance of the $8 \times 305$
2 Refer to "Reference Table" on next page for a descriptive summary of each part in the $8 \times 300$ Family
3 The actual parts used in a specific system are selected based on the application requirements

## PRODUCT LINE OVERVIEW

The Bipolar LSI Microprocessor product line is centered around two high-speed, Schottky-fabricated, MicroControllers and a large family of I/O devices, support ICs, and development support tools to expedite and simplify system design. No other microprocessor product line offers the advantages of the 8X300 Family in systems requiring intelligent control of high-speed data streams.

The MicroControllers themselves are capable of fetching, decoding, and executing each instruction in one machine cycle (250ns for the $8 \times 300$ and 200 ns for the $8 \times 305$ ). A single instruction can read data from the bus, mask it, shift it, perform an ALU operation on it, rotate it, merge it, and return it to the bus. The architecture and instruction set of each processor are designed to provide high data throughput with both bit and byte oriented operations. The 8X305 offers more on-chip registers
and significant data handling capability improvements over the original $8 \times 300$.

Because of its extremely high speed, the $8 \times 300$ family is able to perform through software many operations that would otherwise require additional hardware in the system. For example, using either MicroController, the 8X330 Floppy Disc Controller, and other support devices, a complete diskette drive controller can be built using only 10 Integrated Circuits. The resulting controller is programmable and capable of supporting multiple drive types and formats. Low parts counts typical of $8 \times 300$ Family designs result in reduced assembly and testing time, lower power consumption, and improved reliability.

The $8 \times 300$ Family is implemented using bipolar, Low-power Schottky technology to provide TTL speeds and drive capability without additional buffering. In addition, the family is compatible with most
special-purpose devices often required in control applications. The excellent environmental characteristics of the technology make the 8X300 family ideal for military applications as well.

A complete complement of development support tools are offered to simplify design using the $8 \times 300$. A self-contained universal development system is available that supports full speed in-circuit emulation. Software tools are provided to enable use of mainframe or minicomputers to generate $8 \times 300$ software. Complete documentation is in place, including both data sheets and comprehensive reference manuals. In addition, evaluation and demonstration systems are available. To supplement these tools, Signetics employs a large, professional staff of applications engineers both in the field and at the factory to support your 8X300 design efforts.

## 8X300 FAMILY REFERENCE TABLE

| PART NO. | PRODUCT DESCRIPTION | FUNCTION |
| :--- | :--- | :--- |
| $8 \times 300$ | MicroController | 250ns processor for I/O and data control |
| $8 \times 305$ | MicroController | 200ns processor for I/O and data control |
| $8 \times 310$ | Interrupt Controller | 3 prioritzed interrupts with 4-level stack |
| $8 \times 320$ | Bus Interface Array | 2-port RAM for 8/16-bit mailbox interfacing |
| $8 \times 330$ | Floppy Disk Controller | 1Mb/sec data rate, programmable, supports ECC |
| $8 \times 350$ | Bipolar RAM | 256 $\times 8$ high-speed memory with bus interface |
| $8 \times 360$ | Memory Address Director | 16-bit address controller for working storage |
| $8 \times 337$ | Transparent I/O Port | High-speed, 8-bit bidirectional, 3-state |
| $8 \times 372$ | Addressable I/O Port | High-speed, 8-bit bidirectional, synchronous, 3-state |
| $8 \times 376$ | Addressable I/O Port | High-speed, 8-bit bidirectional, asynchronous, 3-state |
| $8 \times 382$ | Addressable I/O Port | High-speed, 4-in/4-out, 3-state |
| $8 T 31$ | Transparent I/O Port | 8-bit bidirectional, 3-state |
| $8 T 32$ | Addressable I/O Port | 8-bit bidirectional, synchronous, 3-state |
| $8 T 36$ | Addressable I/O Port | 8-bit bidirectional, asynchronous, 3-state |

## FEATURES

- Fetch, Decode, and Execute a 16-bit instruction in a minimum of $\mathbf{2 5 0}$-nanoseconds (one machine cycle)
- Bit-oriented instruction set (addressable single-ormultiple bit subfields)
- Separate address, instruction, and I/O buses
- Source/destination architecture
- On-Chip oscillator and timing generation
- Eight 8-bit working registers
- TTL inputs and outputs
- BiPolar Low-Power Schottky technology
- 3-State I/O bus
- Single +5V supply


## ARCHITECTURAL OVERVIEW

The Signetics 8X300 Microcontroller (Figure 1) is a highspeed bipolar microprocessor implemented with low-power Schottky technology. The $8 \times 300$ brings together all the qualities needed-SPEED, FLEXIBILITY, and ECONOMYfor systems design in the many areas that require reliable bit stream management. Consider!-5V operation, TTL bus compatibility, and an on-chip clock-the result, a system with fewer parts. Consider! - the inherent power of LSI logic (programmable Rotate, Mask, Shift, and Merge functions in the data-processing path) and the ability to Fetch, Decode, and Execute a 16 -bit instruction in a minimum of 250 -nanoseconds-the result, a system with superior bit handling capabilities. Consider!-the 250 ns cycle time in conjunction with extended microcode-the result, the flexibility of bit-slice devices with the programming ease of MOS microprocessors. Now, consider the results!-a device tailored to bit-stream management in the areas of Industrial Control, Input/Output Control, and Data Communications.

The 8X300 uses three separate buses-one for 13-bit instruction addresses, one for 16-bit instructions, and a bidirectional 8 -bit input / output data bus; except for the I/O bus, there are no time multiplexing of functions.

PIN CONFIGURATION



Figure 1. CPU Architecture and PIN Designations For $\mathbf{8 \times 3 0 0}$ Microcontroller
MICROCONTROLLER


Figure 2. Typical 8×300 System with Pin Definitions

## TYPICAL 8X300 SYSTEM HOOKUP

Although the system hookup shown in Figure 2 is of the simplest form, it provides a fundamental look at the $8 \times 300$ microcontroller and peripheral relationships. As indicated, program storage can be either ROM or PROM and, by using various addressing-methods/decoding-schemes, memory paging techniques can be easily implemented. Also, by proper bit assignment, some external interface logic and, under software control, the program memory can be used as a storage device for interrupt-service subroutines. The user interface ( $\overline{\mathrm{IV} \varnothing}$ through $\overline{\mathrm{IV} 7 \text { ) }}$ is capable of addressing 256 Input/ Output ports and, with the additional bank-select bit ( $\overline{\mathrm{LB}}$ and $\overline{\mathrm{RB}}$ ), the number of addressable $\mathrm{I} / \mathrm{O}$ ports is 512 the left bank and right bank each consisting of 256 ports. The I/O ports of each bank can be used in a variety of ways; one of these ways is shown in Figure 2. When $\overline{\mathrm{LB}}$ is active low, the left bank can be enabled and, providing there is an address match, anyone of $128 \mathrm{I} / \mathrm{O}$ ports or anyone of 128 locations within the RAM memory can be accessed for input/output operations. When $\overline{\mathrm{RB}}$ is active low, the same set of conditions are applicable to the right bank. With some sacrifice in speed, any given I/O port can be interfaced to a memory peripheral or other I/O device of the user.

## PROGRAM STORAGE INTERFACE

As shown in Figure 2, program storage is connected to output address lines AO through A12 (A12 = LSB) and input instruction lines 10 through 115. An address output on AO/A12 identifies one 16-bit instruction word in program storage. The instruction word is subsequently input on 10/115 and defines the microcontroller operations which are to follow.
The Signetics 82S115 PROM or any TTL-compatible memory can be used for program storage. (Note. The worst-case access time depends upon the instruction cycle time, and also, the overall system configuration.)

## I/O INTERFACE AND CONTROL

An 8-bit I/O data bus is used by the microcontroller to communicate with two fields of I/O devices. The complementary $\overline{L B}$ and $\overline{R B}$ signals identify which field of the I/O devices is enabled.
Both data and address information are output on the $1 / 0$ bus. The SC (Select Command) and WC (Write Command) signals distinguish between data and address information as follows:

| SC | WC | FUNCTION |
| :--- | :--- | :--- |
| High | Low | I/O address is being output on the <br> I/O (V) bus <br> Low <br> (IV) data is being output on the I/O <br> Ln) <br> Low <br> High data expected from selected <br> Invalid (not generated by $8 \times 300$ ) |

## DATA PROCESSING

From a data processing point of view, the $8 \times 300$ microcontroller chip (Figure 1) contains eight 8 -bit working
registers (R1 through R6, R11, AUXiliary), an arithmetic logic unit (ALU), an overflow register (OVF), rotate/shift/ mask/merge logic, and a bidirectional 8-bit I/O bus. Internal 8 -bit data paths connect the registers and I/O bus to the ALU inputs, and the ALU output to the registers and I/O bus. Inputs to the ALU are preceded by the data-rotate and datamask logic and the ALU output is followed by the shift and merge logic. Any one or all of the logic functions can operate on 8 -bits of data in a single instruction cycle. Data from the source register can be right-rotated (end around) before processing by the ALU; external data (I/O bus) can also be masked to isolate a portion of the 8 -bit field. Since the ALU always processes 8 -bits of data, bit positions not specified by the mask operation are filled with zeroes.

When less than 8-bits of data are specified as output to the $1 / O$ bus from the ALU, the data field (shifted and masked, as required) is merged with prior contents of the $1 / \mathrm{O}$ latches to form the output data. Bit positions of the I/O data not affected by the logic operations are not modified. Depending upon whether an I/O peripheral or an internal register is specified in the instruction as the source of data, the I/O latches contain, respectively, I/O-bus source data or destination data. For instance, when an internal register is specified as a source of data and an I/O peripheral as the destination, data from the peripheral is read into the $1 / 0$ latches at the start of the instruction cycle; processed data is then merged with contents of the I/O latches to form the I/O output data at the end of the instruction cycle. When an I/O peripheral is specified as both data source and destination, data from the source is used both as the input to the I/O latches and as data to be processed; the processed data is then merged with data from the I/O latches to form the previously-described I/O bus output. If the data source and destination are on opposite banks of the $8 \times 300$ bus, the destination data is written with a full 8 -bits, since the prior contents were not stored in the I/O latches.

## INSTRUCTION CYCLE

Each microcontroller operation is executed in a single instruction cycle. The instruction cycle is divided into quarters with each quarter cycle being as short as 62.5nanoseconds. Figure 3 shows the general functions that occur during each quarter cycle; specifics regarding minimum/maximum timing and other critical values are described under "Design Parameters" in this data sheet. During the first quarter cycle, a new instruction from program storage is input on signal lines 10 through 115; simultaneously, new data is fetched via the input/output bus (IVO through IV7). At the end of the first quarter cycle, the new instruction is latched in the instruction register and the new I/O data is present at the input of the chip but is not, as yet, latched by the IV latches.

In the second quarter cycle, the I/O data stabilizes and preliminary processing is completed; at the end of this quarter, the IV latches are closed and final processing can be accomplished. During the third quarter cycle, the address for the next instruction is output to the I/O (IV) bus, control signals are generated, and I/O data is setup for the output
phase. During the fourth quarter cycle, a master clock signal (MCLK) generated by the $8 \times 300$ is used to latch valid address or data into peripheral devices connected to the IV bus; MCLK is also used to synchronize any external logic with timing circuits of the $8 \times 300$. To summarize the action, the first half of the instruction cycle deals primarily with input functions and the second half is mostly concerned with output functions.


Figure 3. Instruction Cycle and MCLK with: Crystal $=\mathbf{8 M H z}$ and Cycle Time = 250 ns

## INSTRUCTION SET

## General Format and Basic Operations

The 16 -bit instruction word ( 10 through 15) from program storage is input to the instruction register (Figure 1) and is
subsequently decoded to implement the events to occur during the current instruction cycle. The instruction word is formatted as follows:


Rather than discrete instructions, the three operation code (OP CODE) bits specify eight instruction classes. Each instruction class is subject to a number of powerful variations; these variations are specified by the thirteen operand bits. General areas of control for the eight instruction classes are:

- Arithmetic and Logic Operations (ADD, AND, AND XOR)
- Movement of Data and Constants (MOVE and XMIT)
- Branch or Test (JMP, NZT, and XEC)

Basic operations for each of the eight instruction classes are as follows; a summary of the instruction set is provided in Table 1.

MOVE-data in source register or I/O-bus input is moved to destination register or I/O-bus output. Data can be shifted any number of places and/or masked to any length.

ADD-data in source register or I/ O-but input is added to content of AUX (RO) register and the result is placed in the destination register or I/O-bus output. Data can be shifted and/or masked, as required.

Table 1. SUMMARY OF $8 \times 300$ INSTRUCTION SET

| instruc CLASS | OPCODE | FORMATS |  |  |  | DESCRIPTION | $\begin{aligned} & \text { I/O CONT } \\ & \text { SIG } \end{aligned}$ | STATE OF CONTROL SIGNAL DURING INSTRUCTION CYCLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | INPUT PHASE (INSTRUCTION INPUT \& DATA PROCESSING) |  | OUTPUT PHASE (ADDRESS \& I/O BUS) |
| move | 0 | F1: Register012 <br> OPCODEInvalid value078. 178Invalid value108,208 |  | 89 | $\frac{1112131415}{}$ |  | (S) $\rightarrow$ D <br> Move content of internal register specified by S-field to internal register specified by D-field Prior to the "MOVE" operation, right-rotate contents of internal source register by octal value ( 0 through 7 ) defined by the $R$-field | $\begin{aligned} & S C= \\ & W C= \\ & \frac{W B}{L B}= \\ & \frac{L B}{=}= \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & \text { Hif "D" }=07_{8}, 17_{8} \\ & L L \text { if "D" }=17_{8} \\ & \text { Hif "D" }{ }^{2}=07_{8} \end{aligned}$ |
|  |  | F2: I/O Bus <br> 012 <br> OPCODE <br> $\begin{array}{l}\text { Valid value } \\ \text { Invalid valu }\end{array}$ |  | 8 9 10 <br>  $L$  | 1112131415 | Move right-rotated I/O bus (source) data specified by the S-field to internal register specified by the D-field The L-field specifies the length of source data starting from the LSB-position and, If less than 8 -bits, the remaining bits are filled with zeroes | $\begin{aligned} & S C= \\ & W C= \\ & \frac{W B}{L B}= \end{aligned}$ | $\begin{array}{\|l} \hline L \\ L \\ L_{1} \text { " } \mathrm{S} \text { " }=20_{8}-27_{8} \\ H_{\text {If }} \text { " } \mathrm{S} \text { " }=30_{8}^{-37} \end{array}$ | $\begin{aligned} & H \text { if "D" }=07_{8}, 17_{8} \\ & L \\ & H \text { if "D" }=17_{8} \\ & L \text { if "D" }=07_{8} \end{aligned}$ |
|  |  | F2: Register <br> 0123 <br> OPCODE${ }^{\text {Invalid valu }} \begin{array}{l}\text { Vald value }\end{array}$ |  | 89 <br> 9 <br> 10 | 1112131415 <br> D <br> 78 | Move contents of internal register specified by the S-field to the I/O latches Before outputting on I/O bus, data is shifted as specified by the least significant octal digit of the $D$ field and the bits specified by the L-field are merged with the latched I/O data | $\begin{aligned} & S C= \\ & W C= \\ & \frac{L B}{L B}= \end{aligned}$ |  | $\begin{aligned} & L \\ & H \\ & L \text { if "D" }=20_{8}-27_{8} \\ & H \text { if "D" }{ }^{2}=30_{8}-37_{8} \end{aligned}$ |
|  |  | F2: I/O Bus <br> O 12 <br> OPCODE |  | 8 9 10 <br>  $L$  | 1112131415 | Move right rotated I/O-bus (source) data specified by the S -field to the $\mathrm{I} / \mathrm{O}$ latches Be fore outputting on I/O bus, shift data as specified by the $D$-field, then merge source and latched I/O data as specified by the $L$ (length) field | $\begin{aligned} & S C= \\ & W C= \\ & \frac{W C}{L B}= \\ & \frac{L B}{}= \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \text { if "D" }=20_{8}-27_{8} \\ & H \text { if "D" }=30_{8}-37_{8} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & H \\ & \mathrm{~L} \text { If "D" }=20_{8}-27_{8} \\ & H \text { if "D" }=30_{8}-37_{8} \end{aligned}$ |

Table 1. SUMMARY OF $8 \times 300$ INSTRUCTION SET (Continued)

| instruc CLASS | OPCODE | FORMATS |  |  |  | DESCRIPTION | $\begin{gathered} \text { I/O CONT } \\ \text { SIG } \end{gathered}$ | STATE OF CONTROL SIGNAL dURING INSTRUCTION CYCLE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | INPUT PHASE (INSTRUCTION INPUT \& DATA PROCESSING) |  | OUTPUT PHASE (ADDRESS \& I/O BUS) |
| ADD | 1 | Same as MOVE instruction class |  |  |  |  | (S) plus (AUX) $\rightarrow D$ <br> Same as MOVE instruction class except that contents of AUX (RO) register are ADDed to the source data if there is a "carry" from MSB, then OVF (overflow) $=1$, otherwise OVF $=0$ | Same as MOVE instruction class |  |  |
| AND | 2 | Same as MOVE instruction class |  |  |  | $(S) \wedge(A \cup X) \rightarrow D$ <br> Same as MOVE instruction class except that contents of AUX (RO) register are ANDed with source data | Same as MOVE instruction class |  |  |
| XOR | 3 | Same as MOVE instruction class |  |  |  | (S) $\oplus(A \cup X) \rightarrow D$ <br> Same as MOVE instruction class except that contents of AUX (RO) register are exclusively ORed with source data | Same as MOVE instruction class |  |  |
| XEC | 4 | F3: Register <br> Invalid valu 078,178 Valid value $000_{8}^{-37}$ | Immediate <br> 3 4 5 6 |  | $\begin{array}{lllll} \hline 1 & 12 \quad 13 & 14 \quad 15 \\ \hline J & & & \\ \hline \end{array}$ | Execute instruction at current page address offset by J (ilteral) + (S). Return to normal instruction flow unless a branch is encountered. <br> Execute instruction at an address determined by replacing the low-order 8 -bits of the Program Counter with the following derived sum <br> - Value of literal (J-field) plus <br> - Contents of internal register specified by Sfield <br> The PC is not incremented and the overflow status (OVF) is not changed | $\begin{aligned} & \mathrm{SC}= \\ & \mathrm{WC}= \\ & \mathrm{LB}= \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & X \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & X \end{aligned}$ |
|  |  | Valid values of "S" $20_{8}^{-378}$Valid values of "J": $00_{8}^{-378}$ |  |  |  | Execute instruction at an address determined by replacing the low-order <br> 5-bits of Program Counter with the following derived sum <br> - 5-bit value of literal (J-field) plus <br> - Value of rotated source data specified by S-field (The L-field specifies the length of source data starting from the LSB-position and, if less than 8 -bits, the remaining bits are filled with zeros, the Program Counter is not incremented and the overflow status (OVF) is not changed) | $\begin{aligned} & S C= \\ & W C= \\ & \frac{L B}{L B}= \\ & \frac{L B}{}= \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \text { if "S" }=20_{8}-27_{8} \\ & \mathrm{~L} \text { 保 " } \mathrm{S} \text { " }=3 \mathrm{O}_{8}-37_{8} \end{aligned}$ | $\begin{array}{\|l} \hline L \\ L \\ X \\ X \\ \hline \end{array}$ |
| NZT | 5 | F3: Register <br> 0 1 2 <br> OPCODE <br> $\begin{array}{l}\text { Invalid valu } \\ \text { Valid values }\end{array}$ |  |  | 112131415  <br> $J$  | If data specified by the S-field is not equal to zero, jump to current page address offset by value of J-field; otherwise, increment the Program Counter. <br> If contents of internal register specified by Sfield is non-zero, transfer to address determined by replacing the low-order 8 -bits of Program Counter with " J ", otherwise, increment PC | $\begin{aligned} & \mathrm{SC}= \\ & \mathrm{WC}= \\ & \frac{L B}{L B}= \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & X \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & X \end{aligned}$ |
|  |  | F4: 1/O Bus <br> O 1 2 <br> OPCODE <br> $\begin{array}{l}\text { Valid values } \\ \text { Valid values }\end{array}$ |  | 8 9 10 <br>  $L$  | 1112131415 <br> J | If right-rotated I/O bus data is non-zero, transfer to address determined by replacing loworder 5-bits of Program Counter with "J", otherwise, increment PC (The L-field specifies the length of source I/O data starting from the LSB-position and, if less than 8 -bits, the remaining bits are filled with zeroes) | $\begin{aligned} & \mathrm{SC}= \\ & \mathrm{WC}= \\ & \overline{\mathrm{LB}}= \\ & \mathrm{LB}= \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \text { if "S" }=20_{8}-27_{8} \\ & H \text { if "S" }=30_{8}-37_{8} \end{aligned}$ | L L X X |
| XмIT | 6 | F3: Register <br> Invalid valu Valid value |  |  | 1 12131415   <br> $J$    | Transmit J $\rightarrow$ D <br> Transmit and store 8-bit binary pattern in Jfield to internal register specified by D-field | $\begin{aligned} & \mathrm{SC}= \\ & \mathrm{WC}= \\ & \frac{\mathrm{LB}}{\mathrm{LB}}= \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & X \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & H \text { if } D=07_{8} \text { or } 17_{8}^{8} \\ & L \text { if }=17_{8} \\ & H \text { if } D=07_{8} \end{aligned}$ |
|  |  | F4: 1/O Bus012 <br> OPCODE${ }^{\text {Valld values }}$Valld value | Immediate     <br> 3 4 5 6 7 <br>   $D$   <br> of "D" $20_{8}-3$ <br> of "J" $008_{8}^{-37}$ | 8 9 10 <br>  $L$  <br> 78 | 1112131415 | Transmit binary pattern in J-field to I/O bus Before putting data on I/O bus, shift literal value " J " as specified by the D -field and merge bits specified by the L-field with existing I/O bus data If the L -field specifies more than 5 bits starting from the LSB-position, all remaining bits are set to zero | $\begin{aligned} & S C= \\ & W C= \\ & \frac{L B}{\overline{L B}}= \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & L \text { If } D=20_{8}-27_{8} \\ & H \text { if } D=30_{8}-37_{8} \end{aligned}$ | $\begin{array}{\|l\|} \hline L \\ H \\ L \text { if } D=20_{8}-27_{8} \\ H \text { is } D=30_{8}^{-37_{8}} \end{array}$ |
| JMP | 7 | F5: Address <br> 0 P12 <br> OPCODE. <br> Valld value | Immediate <br> 14567 | $\frac{891011}{\text { A }}$ | $\begin{array}{llll} 12 & 13 & 14 \quad 15 \end{array}$ | Jump to address in program storage specified by A-field, this address is loaded into the Address Register and the Program Counter | $\begin{aligned} & \mathrm{SC}= \\ & \mathrm{WC}= \\ & \mathrm{LB}= \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & X \end{aligned}$ | $\begin{array}{\|l} \mathrm{L} \\ \mathrm{~L} \\ \mathrm{X} \end{array}$ |

NOTES - $\overline{R B}$ is complement of $\overline{L B}, X=$ Undefined

AND-data in source register or I/O-bus input is ANDed with content of AUX (RO) register and the result is placed in the destination register or 1/O-bus output. Data can be shifted and/or masked, as required.

XOR—data in source register or I/ O-bus input is exclusively ORed with contents of AUX (RO) register and the result is placed in the destination register or I/O-bus output. Data can be shifted and/or masked, as required.

XMIT-immediate data field of instruction word replaces data in destination register or I/O-bus output.
XEC-executes instruction at the program address which is formed by replacing the least significant bits of the last address with the sum of:

- Literal (J) field value of instruction plus,
- Value of data in source register or I/O-bus input.

NZT-least significant bits of program address are replaced by literal ( J ) field of instruction if the source register or I/O-bus is not equal to zero.

JMP—program address is replaced by address field of the instruction word.

## Instruction Fields

As shown in Table 1, each instruction contains an operations
code (OPCODE) field and from one-to-three operand fields. The operand fields are: Source (S), Destination (D), Rotate/ Length (R/L), Literal (J), and Address (A). The OPCODE and operand fields are briefly described in the following paragraphs.

Operations Code Field: The three-bit OPCODE field specifies one of eight classes of $8 \times 300$ instructions; octal designations for this field and operands for each instruction class are shown in Table 1.

Source (S) and Destination (D) Fields: The five-bit (S) and (D) fields specify the source and destination of data for the operation defined by the OPCODE field. The AUXiliary (RO) register is an implied second operand for the ADD, AND, and XOR instructions, each of which require two source fields. That is, instructions of the form:

## ADD X, Y

imply a third operand, say $Z$, located in the AUX (RO) register. Thus, the operation for the preceding expression is actually ( $X+Z$ ), with the result stored in Y . The ( S ) and / or (D) fields can specify an internal $8 \times 300$ register or any one-to-eight bit I/O field; octal values for these registers and Source/ Destination field assignments are provided in Table 2.

Table 2. OCTAL ADDRESSES OF $8 \times 300$ REGISTERS AND ADDRESS/BIT ASSIGNMENTS OF SOURCE/DESTINATION FIELDS

| Octal Value | 8×300 Register | Octal Value | 8×300 Register |
| :---: | :---: | :---: | :---: |
| 00 | Auxiliary (RO) | 10 | OVF (Overflow Register) used only as a source |
| 01 | R1 | 11 | R11 |
| 02 | R2 | 12 | Unassigned |
| 03 | R3 | 13 | Unassigned |
| 04 | R4 | 14 | Unassigned |
| 05 | R5 | 15 | Unassigned |
| 06 | R6 | 16 | Unassigned |
| 07 | *IOL Register-Left Bank <br> I/O Address Register; Used only as destination | 17 | *IOR Register-Right Bank I/O Address Register; Used only as destination |

## NOTE

*If IOL or IOR is specified as a source of data, the source data is all zeroes


Rotate (R) and Length (L) Field: The three-bit R/L field performs one of two functions, specifying either the field length ( L ) or a right-rotate ( R ). For a given instruction, the specified function depends upon the contents of the source (S) and destination (D) fields.

- When an internal register is specified by both the source and destination fields, the (R) field is invoked and it specifies a right-rotate of the data specified in the ( $S$ ) field-see accompanying diagram. The source-register data (up to eight-bits) is right-rotated within one instruction cycle. (The right-rotate function is implemented on the bus and not in the source register.)

RIGHT-ROTATE FUNCTION


- When either or both of the source and destination fields specify a variable-length I/O data field, the (L) field specifies the length of the I/O data field-see accompanying diagram. If the source field specifies an $\mathrm{I} / \mathrm{O}$ address $\left(\mathrm{2O}_{8}{ }^{-}\right.$ 378 ) and the destination field specifies an internal register ( $00_{8}-06_{8}, 07_{8}, 118_{8}$, or $17_{8}$ ), the L-field specifies the length of source data; the source data is formed by right-rotating the I/O bus data according to the source address (Table 2) and then masking result as specified by L-field. If length is less than eight-bits, all remaining bits are set to zero prior to processing data in the ALU. If the source field specifies an internal register $\left(0_{8},-06_{8}, 10_{8}\right.$, or $118_{8}$ ) and the destination field specifies I/O bus data ( $20_{8}-378$ ), the $L$ field specifies the length of the destination data. To form the destination data, the ALU output is left-shifted according to the destination address (Table 2) and then masked to the required length - see DATA LENGTH SPECIFICATION. The destination data is merged with data in the I/O latches to finalize the I/O bus data. Hence, a one-to-eight bit destination data field can be inserted into the existing eight-bit I/O port without modifying surrounding bits. If both the source and destination fields specify $1 / O$ bus data $\left(20_{8}-378\right)$, the Lfield specifies the length of both the source and destination data.

DATA LENGTH SPECIFICATION


To form the source data, the I/O bus data is right-rotated according to the source address (Table 2) and then masked to the required length-see preceding DATA LENGTH SPECIFICATION. If length is less than eight-bits, all remaining bits are set to zero before processing in the ALU. To form the destination data, the ALU output is left-shifted according to the destination address (Table 2) and masked to the required length specification. The destination data is then merged into the I/O bus data that was used to obtain the source; thus, if the source and destination addresses are on the same bank, the I/O bus data written to the destination register appears unmodified, except for bits changed during the shift-and-mask operations. If the source and destination addresses refer to different banks, the destination register is changed to contain the contents of the source register in those bit positions not affected by the destination data.
J -Field: The 5 -bit or 8 -bit ( J ) field is used to load a literal value (contained in the instruction) into a register, into a variable I/O data field, or to modify the low-order bits of the Program Counter. The bit-length of the (J) field is implied by the (S) field in the XEC, NZT, and XMIT instructions, based on the following considerations.

- When the source ( S ) field specifies an internal register, the literal value of the J -field is an 8 -bit binary number.
- When the source ( S ) field specifies a variable I/O data field, the literal value of the J -field is a 5 -bit binary number.
A-Field: The 13-bit (A) field is an address field which allows the $8 \times 300$ to directly address up 8192 locations in Program Storage memory.


## INSTRUCTION SEQUENCE CONTROL

## Formation of Instruction Address

The Address Register and Program Counter are used to generate addresses for accessing an instruction from program storage. The instruction address is formed in any one of four ways:

- For all except the JMP, XEC, and a "satisfied" NZT instruction, the Program Counter is incremented by one and placed in the Address Register.
- For the JMP instruction, the 13-bit A-field contained in the JMP instruction word replaces the contents of both the Address Register and Program Counter.
- For the XEC instruction, the Address Register is loaded with the high-order bits of the Program Counter modified as follows:
XEC using I/O Bus Data: low order 5-bits of ALU output replaces counterpart bits in Address Register.
XEC using Data from Internal Register: low order 8-bits of ALU output replaces counterpart bits in Address Register.
The Program Counter is not modified for either of the above conditions.
- For a "satisfied" NZT instruction, the low order 5-bits (NZT source is I/O Bus Data) or low order 8/bits (NZT source is an Internal Register) of both the Address Register and Program Counter are loaded with the literal value specified by J-field of the instruction word.


## Data Addressing

The source and/or destination addresses of the data to be operated upon are specified as part of the instruction word. As shown in Table 3, source/destination addresses are specified using a five-bit address ( $0_{8}$ through 378 ). When the most significant octal digit is a 0 or 1 , the source and / or destination address is an internal register; if the most significant digit is a 2 or 3 , an I/O bus address is indicated- 2 specifying a left-bank (LB) address and 3 specifying a rightbank (RB) address. The least significant octal digit ( 0 through 7) indicates either a specific internal register address or positioning information for the least significant bit when specifying I/O bus data. Referring to Table 1, the AUXiliary register (00) is the implied source of the second argument for the ADD, AND, and XOR operations. IOL (destination address $07_{8}$ ) and IVR (destination address 178 ) provide a means of routing address information to $/ / O$ registers. With IOL or IOR specified as the destination address, the data is placed on the I/O bus during the output phase of the instruction cycle. Simultaneously, a select command (SC) is generated to inform all I/O devices that information on the $\mathrm{I} / \mathrm{O}$ bus is to be considered as an $1 / \mathrm{O}$ address. Since IOL and IOR are not harware registers, they should never be specified as a source address.

Control outputs $\overline{\mathrm{LB}}$ and $\overline{\mathrm{RB}}$ are used to partition I/O bus devices into two fields of 256 addresses. With LB in the active-low state and a source address of $208-278$, the left bank of I/O devices are enabled during the input phase of the instruction cycle. With $\overline{R B}$ in the active-low state and a source address of $30_{8}-37_{8}$, the right bank of devices are enabled. During the output phase, $\overline{\mathrm{RB}}$ is low if the destination address is IOR ( 178 ) or $30_{8}-37_{8}$; $\overline{L B}$ is low if the destination address is IOL ( 078 ) or $\mathbf{2 0}_{8}-27_{8}$. Each address field
( $\overline{\mathrm{LB}}$ and $\overline{\mathrm{RB}}$ ) can have a different $\mathrm{I} / \mathrm{O}$ device selected; thus, two devices can be directly accessed within one instruction cycle.

Table 3. SOURCE/DESTINATION ADDRESSES


## DESIGN PARAMETERS

Hardware design of an 8X300-based system largely consists of the following operations:

- Selecting and interfacing a Program Storage deviceROM, PROM, etc. (Pins 2 through 9 and 45 through 49 for 13-bit address interface; Pins 13 through 28 for 16bit instruction interface.)
- Selecting and interfacing Input/Output devicesRAM, Multiplexers, $1 / O$ Ports, and other eight-bit addressable I/O devices. (Pins 33 through 36 and pins 38 through 41 for eight-bit I/O interface.)
- Choosing and implementing System Clock-Capaci-tor-Controlled, Crystal-Controlled, or Externally-Driven. (Pins 10 and 11 for System Clock interface.)
- Selection of 5 -volt power supply and off-chip seriespass transistor.
- External logic, as required, to meet the control requirements of a particular application.

All information required for easy implementation of these design requirements is provided under the following captions.

- DC Characteristics
- AC Characteristics
- Timing Considerations
- Clock Considerations
- HALT/RESET Logic
- Voltage Regulator


## DC CHARACTERISTICS (Commercial Part) $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage |  | 475 | 5.0 | 5.25 | V | $5 \mathrm{~V} \pm 5 \%$; pin 37 only |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage |  | $\begin{aligned} & 0.6 \\ & 2.0 \end{aligned}$ |  | 2.0 | V | X 1 and X 2 All other pins |
| $\mathrm{V}_{\mathrm{IL}}$ | Low level input voltage |  |  |  | $\begin{aligned} & 0.4 \\ & 0.8 \end{aligned}$ | V | X 1 and X 2 <br> All other pins |
| VOH | High level output voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{min} ; \mathrm{I}^{\text {OH }}=-3 \mathrm{~mA}$ | 2.4 | 3.0 |  | v |  |
| VOL | Low level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{min} ; \mathrm{IOL}=6 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{min} ; \mathrm{IOL}_{\mathrm{OL}}=16 \mathrm{~mA} \end{aligned}$ |  | $\begin{aligned} & 0.39 \\ & 0.39 \end{aligned}$ | $\begin{aligned} & 0.55 \\ & 0.55 \end{aligned}$ | V | AO through A12 <br> All other outputs |
| $\mathrm{V}_{\mathrm{CR}}$ | Regulator voltage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 3.1 |  | V | From series-pass transistor |
| $\mathrm{V}_{\text {IC }}$ | Input clamp voltage | $\mathrm{V}_{C C}=\min ; \mathrm{l}_{1 \times}=-10 \mathrm{~mA}$ |  |  | -1.5 | v | Crystal inputs X1 and X2 do not have internal clamp diodes. |
| ${ }^{1 / H}$ | High-level input current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\max ; \mathrm{V}_{\mathrm{IH}} \\ &=0.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IH}}=4.5 \mathrm{~V} \end{aligned}$ |  | 1 | $\begin{aligned} & 3.0 \\ & 50 \end{aligned}$ | ${ }_{\mu \mathrm{A}}^{\mathrm{mA}}$ | X1 and X2 <br> All other pins |
| ILL | Low-level input current | $\mathrm{V}_{\mathrm{CC}}=\max ; \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  | $\begin{aligned} & -0.13 \\ & -0.67 \\ & -0.23 \end{aligned}$ | $\begin{gathered} -3 \\ -0.2 \\ -1.6 \\ -0.4 \end{gathered}$ | mA | $\begin{aligned} & \frac{\mathrm{X} 1 \text { and } \mathrm{X} 2}{\mathrm{IVO}-\mathrm{IV7}} \\ & \frac{10-115}{\mathrm{HALT}} \text { and } \overline{\text { RESET }} \end{aligned}$ |
| los | Short circuit output current | $V_{C C}=\max ; V_{C R}=V_{C R H}$ (Note: At any time, no more than one output should be connected to ground.) | -30 |  | -140 | mA | All output pins |
| Icc | Supply current | $\mathrm{V}_{\mathrm{CC}}=$ max; $\mathrm{V}_{\text {CR }}=\mathrm{V}_{\text {CRH }}$ |  |  | 160 | mA |  |
| IREG | Regulator control | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | -14 |  | -21 | mA |  |
| ICR | Regulator current | $\mathrm{V}_{C C}=$ max |  |  | 230 | mA | $70^{\circ} \mathrm{C}$ |
|  |  |  |  |  | 265 | mA | $25^{\circ} \mathrm{C}$ |
|  |  |  |  |  | 290 | mA | $0^{\circ} \mathrm{C}$ |

NOTES
1 Operating temperature ranges are guaranteed after thermal equilibrium has been 2 All voltages measured with respect to ground terminal reached

AC CHARACTERISTICS (Commercial Part) CONDITIONS: $\mathrm{V}_{C C}=5 \mathrm{~V}( \pm 5 \%), \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $3 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ LOADING: (See test circuits)

|  | PARAMETER (NOTE 1) | LIMITS (INSTRUCTION CYCLE TIME = 250 ns ) |  |  | LIMITS (INSTRUCTION CYCLE TIME > 250 ns ) |  |  | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| TPC | Processor cycle time | 250 |  |  | 250 |  |  | ns |  |
| $\mathrm{T}_{\mathrm{CP}}$ | X1 clock period | 125 |  |  | 125 |  |  | ns |  |
| $\mathrm{T}_{\mathrm{CH}}$ | X1 clock high time | 62 |  |  | 62 |  |  | ns |  |
| TCL | X 1 clock low time | 62 |  |  | 62 |  |  | ns |  |
| TMCH | MCLK high delay | 31 | 42 | 52 | 31 | 42 | 52 | ns |  |
| $\mathrm{T}_{\mathrm{MCL}}$ | MCLK low delay | 31 | 42 | 52 | 31 | 42 | 52 | ns |  |
| $\mathrm{T}_{W}$ | MCLK pulse width | 55 | 62 | 69 | $\mathrm{T}_{4 \mathrm{Q}-7}$ | $\mathrm{T}_{4} \mathrm{Q}$ |  | ns | Note 2 |
| TAS | X1 falling edge to address stable | 50 | 63 | 80 | 50 | 63 | 80 | ns | Note 7 |

AC CHARACTERISTICS (Commercial Part)
(Continued)

CONDITIONS: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}( \pm 5 \%), \mathrm{V}_{I N}=\mathrm{OV}$ or $3 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ LOADING: (See test circuits)

|  | PARAMETER (NOTE 1) | LIMITS (INSTRUCTION CYCLE TIME = 250 ns ) |  |  | LIMITS (INSTRUCTION CYCLE TIME > 250 ns) |  |  | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| TMAS | MCLK falling edge to address stable | 130 | 143 | 160 | $\begin{gathered} \mathrm{T}_{1} \mathrm{Q}_{+5}+\mathrm{T}_{2 \mathrm{~L}} \mathrm{Q} \end{gathered}$ | $\begin{gathered} \mathrm{T}_{10}+\mathrm{T}_{2 \mathrm{Q}} \mathrm{Q} \\ +18 \end{gathered}$ | $\begin{gathered} \mathrm{T}_{1 \mathrm{Q}}+\mathrm{T}_{2 \mathrm{Q}} \\ +35 \end{gathered}$ | ns | Notes 2, 3, \& 7 |
| TIA | Instruction to address |  |  | 170 |  |  | $\mathrm{T}_{2 \mathrm{Q}}+108$ | ns | Notes 2, 3, \& 8 |
| TIVA | Input data to address |  |  | 105 |  |  | 105 | ns | Notes 3 \& 9 |
| TIS | Instruction set-up time ( X 1 rising edge) | -7 |  |  | -7 |  |  | ns | Note 10 |
| TMIS | MCLK falling edge to instruction stable |  |  | 20 |  |  | $\mathrm{T}_{1} \mathrm{Q}^{-42}$ | ns | Notes 2, 4, \& 10 |
| $\mathrm{T}_{\text {IH }}$ | Instruction hold time (X1 rising edge) | 45 |  |  | 45 |  |  | ns | Note 11 |
| $\mathrm{T}_{\text {MIH }}$ | Instruction hold time) (MCLK falling edge) | 60 |  |  | $\mathrm{T}_{1} \mathrm{Q}^{-2}$ |  |  | ns | Notes 2 \& 11 |
| TWH | X 1 falling edge to SC/WC rising edge | 40 | 49 | 58 | 40 | 49 | 58 | ns |  |
| TMWH | MCLK falling edge to SC/WC rising edge | 125 | 130 | 135 | $\mathrm{T}_{1} \mathrm{Q}+\mathrm{T}_{2} \mathrm{Q}$ | $\begin{gathered} \mathrm{T}_{1 \mathrm{Q}}+\mathrm{T}_{2 \mathrm{Q}} \mathrm{Q} \\ +5 \end{gathered}$ | $\begin{array}{\|c} \hline \mathrm{T}_{1} \mathrm{Q}+\mathrm{T}_{2 \mathrm{Q}} \\ +10 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ | Note 2 |
| TWL | X1 falling edge to SC/WC falling edge | 40 | 49 | 58 | 40 | 49 | 58 | ns |  |
| TMWL | MCLK falling edge to SC/WC falling edge | 5 | 7 | 15 | 5 | 7 | 15 | ns |  |
| TIBS | X1 falling edge to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (Input phase) | 48 | 60 | 70 | 48 | 60 | 70 | ns |  |
| TMIBS | MCLK falling edge to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (Input phase) | 7 | 17 | 25 | 7 | 17 | 25 | ns |  |
| TIIBS | Instruction to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (Input phase) |  | 27 | 35 |  | 27 | 35 | ns |  |
| TOBS | X1 falling edge to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (Output phase) | 48 | 60 | 70 | 48 | 60 | 70 | ns |  |
| TMOBS | MCLK falling edge to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (Output phase) | 132 | 137 | 147 | $\begin{gathered} \mathrm{T}_{1} \mathrm{Q}^{+\mathrm{T}_{2} \mathrm{Q}} \\ +7 \end{gathered}$ | $\begin{gathered} \hline \mathrm{T}_{1 \mathrm{Q}}+\mathrm{T}_{2 \mathrm{Q}} \mathrm{Q} \\ +12 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{T}_{1 \mathrm{Q}}+\mathrm{T}_{2 \mathrm{~L}} \mathrm{Q} \\ +22 \\ \hline \end{gathered}$ | ns | Note 2 |
| TIDS | Input data set-up time (X1 falling edge) | 25 | 16 |  | 25 | 16 |  | ns |  |
| TMIDS | MCLK falling edge to input data stable |  | 65 | 55 |  | $\begin{gathered} \hline \mathrm{T}_{1} \mathrm{Q}^{+} \mathrm{T}_{2 \mathrm{Q}} \\ -60 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline \mathrm{T}_{1} \mathrm{Q}+\mathrm{T}_{2 \mathrm{Q}} \\ -70 \\ \hline \end{array}$ | ns | Notes 2 \& 5 |
| TIDH | Input data hold time (X1 falling edge) | 40 | 30 |  | 40 | 30 |  | ns |  |
| TMDIH | Input data hold time (MCLK falling edge) | 125 | 112 |  | $T_{1 Q}+T_{2 Q}$ | $\begin{gathered} \mathrm{T}_{1 \mathrm{Q}}+\mathrm{T}_{2 \mathrm{Q}} \mathrm{Q} \\ -13 \\ \hline \end{gathered}$ |  | ns | Note 2 |
| TODH | Output data hold time (X1 falling edge) | 55 | 65 | 75 | 55 | 65 | 75 | ns |  |
| TMODH | Output data hold time (MCLK falling edge) | 11 | 20 | 25 | 11 | 20 | 25 | ns |  |
| TODS | Output data stable ( X 1 falling edge) | 74 | 84 | 94 | 74 | 84 | 94 | ns | Notes 12, 14, \& 15 |
| TMODS | Output data stable (MCLK falling edge) | 150 | 160 | 170 | $\begin{gathered} \mathrm{T}_{1} \mathrm{Q}^{+} \mathrm{T}_{2} \mathrm{Q} \\ +25 \end{gathered}$ | $\begin{gathered} \mathrm{T}_{10} \mathrm{O}^{+} \mathrm{T}_{2 \mathrm{Q}} \\ +35 \end{gathered}$ | $\begin{gathered} \mathrm{T}_{1 \mathrm{Q}}+\mathrm{T}_{2 \mathrm{Q}} \mathrm{Q} \\ +45 \end{gathered}$ | ns | Notes 2, 12, $14, \& 15$ |

$\begin{aligned} & \text { AC CHARACTERISTICS (Commercial Part) } \\ & \text { (Continued) }\end{aligned} \begin{aligned} & \text { CONDITIONS: } \\ & \text { LOADING: }\end{aligned} \underset{\text { (See test circuits) }}{V(\mathrm{VCO}}=5 \mathrm{~V}( \pm 5 \%), ~ \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $3 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$

|  | PARAMETER (NOTE 1) | LIMITS (INSTRUCTION CYCLE TIME = 250 ns ) |  |  | LIMITS (INSTRUCTION CYCLE TIME > 250 ns) |  |  | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| TDD | Input data to output data | 104 | 120 | 136 | 104 | 120 | 136 | ns | Notes 13 \& 15 |
| THS | HALT set-up time ( X 1 rising edge) | 0 |  |  | 0 |  |  | ns |  |
| TMHS | MCLK falling edge to HALT falling edge |  |  | 18 |  |  | $\mathrm{T}_{1} \mathrm{Q}^{-44}$ | ns | Notes 2 \& 6 |
| THH | $\overline{\text { HALT }}$ hold time (X1 rising edge) | 32 |  |  | 32 |  |  | ns |  |
| TMHH | $\overline{\text { HALT }}$ hold time (MCLK falling edge) | 50 |  |  | $\mathrm{T}_{1 Q^{-12}}$ |  |  | ns | Note 2 |
| $\mathrm{T}_{\mathrm{ACC}}$ | Program storage access time |  |  | 80 |  |  |  | ns |  |
| TIO | I/O port output enable time ( $\overline{\mathrm{LB}} / \widehat{\mathrm{RB}}$ to valid IV data input) |  |  | 30 |  |  |  | ns |  |

NOTES:

1. X1 and X2 inputs are driven by an external pulse generator with an amplitude of 1.5 volts; all timing parameters are measured at this voltage level.
2 Respectively, $T_{1 Q}, T_{2 Q}, T_{3 Q}$, and $T_{4 Q}$ represent tume intervals for the first, second, third, and fourth quarter cycles.
2. Capacitive loading for the address bus is $\mathbf{1 5 0}$ picofarads.
3. Same as TIS but referenced to falling edge of MCLK.
4. Same as TIDS but referenced to falling edge of MCLK.
5. Same as THS but referenced to falling edge of MCLK
6. TAS is obtained by forcing a valid instruction and an I/O bus input to occur eariser than the specified minımum set-up time; the TAS parameter then represents the earliest time that the address bus is valid
7. TIA is obtained by forcing a valid instruction input to occur earlier than the minımum set-up time.
8. TIVA is obtained by forcing a valid I/O bus input to just meet the minimum set-up time.
9. TMIS represents the set-up time required by internal latches of the $8 \times 300$. In system applications, the instruction input may have to be valid before the worst-case set-up time in order for the system to respond with a valid I/O bus input that meets the I/O bus input set-up time (TIDS and TMIDS).
10. TIH represents the hold time required by internal latches of the $8 \times 300$ To generate proper LB/RB signals, the instruction must be held valid until the address bus changes.
12 TODS is obtained by forcing a valid I/O bus input to occur earlier than the I/O bus input set-up time (TIDS); this tıming parameter represents the earliest time that the I/O output data can be valid.
11. TDD is obtained by forcing a valid I/ $O$ bus input to just meet the minimum $\mathrm{I} / \mathrm{O}$ bus input set-up tıme; thus timing parameter represents the latest tıme that the I/O output data can be valid.
12. The minimum figure for these parameters represents the earliest time that I/O bus output drivers of the $8 \times 300$ will turn on.
13. For TIDS $\geq 35 \mathrm{~ns}$, TODS or TMODS should be used to determine when the output data is stable.

## TEST CIRCUITS



## DC CHARACTERISTICS (Military Part)

$\mathrm{S} 8 \times 300-1-40^{\circ} \mathrm{C} \leq \mathrm{TC} \leq 100^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$
S8X300-2-20 ${ }^{\circ} \mathrm{C} \leq \mathrm{TC} \leq 100^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| PARAMETER |  | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathbf{I H}}$ | High level input voltage $x_{1}, x_{2}$ <br> All others |  |  | $\begin{aligned} & 0.6 \\ & 2.0 \end{aligned}$ |  |  | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage X1, X2 <br> All others |  |  |  | $\begin{aligned} & 0.4 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| $V_{\text {IC }}$ | Input clamp voltage (Notes 1 \& 5) | $\begin{aligned} & V_{C C}=\min \\ & I_{I}=-10 \mathrm{~mA} \end{aligned}$ |  |  | -1.5 | V |
| ${ }_{1+}$ | High level input current $\mathrm{X} 1, \mathrm{X} 2$ <br> All others | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\max \\ & \mathrm{V}_{\mathrm{IH}}=0.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=\max \\ & \mathrm{V}_{\mathrm{IH}}=4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} 3.0 \\ 0.05 \end{gathered}$ | mA |
| ILL | Low level input current X1, X2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\max \\ & \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V} \end{aligned}$ |  |  | -3.0 | mA |
|  | $\overline{\text { IVO-IV7 }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\max \\ & \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V} \end{aligned}$ |  |  | -0.3 | mA |
|  | $10-115$ | $\begin{aligned} & V_{\mathrm{CC}}=\max \\ & \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V} \end{aligned}$ |  |  | -1.6 | mA |
|  | HALT, $\overline{\text { RESET }}$ | $\begin{aligned} & V_{\mathrm{CC}}=\max \\ & \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V} \end{aligned}$ |  |  | -0.4 | mA |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage AO-A 12 <br> All others | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{min} \\ \mathrm{I}_{\mathrm{L}}=4.25 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{CC}}=\mathrm{min} \\ \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA} \end{gathered}$ |  |  | $\begin{aligned} & 0.55 \\ & 0.55 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\begin{gathered} \mathrm{v}_{\mathrm{CC}}=\min \\ \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} \end{gathered}$ | 2.4 |  |  | V |
| Ios | Short circuit output current (Note 2) | $V_{C C}=\max$ | -30 |  | $-140$ | mA |
| Icc | Supply current (Note 4) | $\mathrm{V}_{C C}=\max$ |  |  | 160 | mA |
| IREG | Regulator control | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | -14 |  | -21 | mA |
| ICR | Regulator current | $\mathrm{V}_{\mathrm{CC}}=$ max |  |  | 285 | mA |
| ICR | Regulator current | $\begin{aligned} & \mathrm{TC} \geq 25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC}}=\max \end{aligned}$ |  |  | 330 | mA |
| $\mathrm{V}_{\mathrm{CR}}$ | Regulator voltage | $\begin{gathered} \mathrm{TC}<25^{\circ} \mathrm{C} \\ \text { (Note 3) } \end{gathered}$ |  | 3.1 |  | V |

## NOTES

1 Crystal inputs X1 and X2 do not have clamp diodes
5 Test each input one at a tıme
2 Only one output may be grounded at a time
6 All voltages are with respect to ground terminal
3 From series-passed transistor under the following conditions
7 The operating temperature ranges are guaranteed after thermal equilibrium has been reached
4 Pin 37 only
8. Storage temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

AC CHARACTERISTICS (Military Part) CONDItIONS: S8X300-1- $V_{C C}=5 \mathrm{~V}( \pm 5 \%)-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 100^{\circ} \mathrm{C}$
S8X300-2- $V_{C C}=5 \mathrm{~V}( \pm 10 \%)-20^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 100^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS (NOTES $1 \& 2$ ) | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Clock: <br> TPC | Processor cycle time |  |  | 300 |  |  | ns |
| TCP | X 1 clock period |  | 150 |  |  | ns |
| T CH | X1 clock high time |  | 62 |  |  | ns |
| TCL | X1 clock low time |  | 62 |  |  | ns |
| Controls: THS | $\overline{\text { HALT }}$ set-up time ( X 1 rising edge) |  | 0 |  |  | ns |
| $\mathrm{T}_{\mathrm{HH}}$ | $\overline{\text { HALT }}$ hold time ( X 1 rising edge) |  | 50 |  |  | ns |
| Instructions: TAS | X1 falling edge to address stable | $C L=100 \mathrm{pF}$ | 35 |  | 92 | ns |
| TIS | Instruction set-up time ( X 1 rising edge) |  | 0 |  |  | ns |
| $\mathrm{TIH}^{\text {H }}$ | Instruction hold time ( X 1 rising edge) |  | 50 |  |  | ns |
| $\mathrm{T}_{\mathrm{MCH}}$ | MCLK high delay | $\mathrm{X} 1=2.0 \mathrm{~V}$ | 20 |  | 55 | ns |
| TMCL | MCLK low delay | $\mathrm{X1}=2.0 \mathrm{~V}$ | 20 |  | 55 | ns |
| TWH | X1 falling edge to SC/WC rising edge |  |  |  | 80 | ns |
| TWL | X1 falling edge to SC/WC falling edge |  |  |  | 80 | ns |
| TIIBS | Instruction to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (input phase) |  |  |  | 52 | ns |
| TIBS | X 1 falling edge to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (input phase) |  | 24 |  |  | ns |
| TOBS | $X 1$ falling edge to $\overline{L B} / \overline{R B}$ (output phase) |  |  |  | 90 | ns |
| TIDS | Input data set-up time ( X 1 falling edge) |  | 36 |  |  | ns |
| TIDH | Input data hold time ( X 1 falling edge) |  | 50 |  |  | ns |
| TODS | Output data stable ( X 1 falling edge) |  |  |  | 125 | ns |
| TODH | Output data hold time ( X 1 falling edge) |  | 35 |  | 85 | ns |
| TACC | Instruction access time | Provided by worst case timing | 80 |  |  | ns |
| TIO | Data I/O access time | Provided by worst case timing | 40 |  |  | ns |

notes.
1 Operating temperature ranges are guaranteed after thermal equilibrium has been reached.
2 Unless otherwise noted $\mathrm{CL}=300 \mathrm{pF}, \mathrm{VIN}=3 \mathrm{~V}$

## TIMING CONSIDERATIONS (Commercial Part)

As shown in the "AC CHARACTERISTICS" table for this part, the minimum instruction cycle time is 25 ns , whereas, the maximum is determined by the on-chip oscillator frequency and can be any value the user chooses. With an instruction cycle time of 250 ns , the part can be characterized in terms of absolute values; these are shown in the first "LIMITS" column of the table. When the instruction cycle time is greater than 250 ns , certain parameters are cycle-time dependent; thus, these parameters are specified in terms of the
four quarter cycles ( $T_{1 Q}, T_{2 Q}, T_{3 Q}$, and $T_{4 Q}$ ) that make up one instruction cycle-see 8X300 TIMING DIAGRAM. As the time interval for each instruction cycle increases (becomes greater than 250 ns ), the delay for all parameters that are cycle-time dependent is likewise increased. In some cases, these delays have a significant impact on timing relationships and other areas of systems design; subsequent paragraphs describe these timing parameters and reliable methods of calculation.

## 8X300 TIMING DIAGRAM



Timing parameters for the $8 \times 300$ are normally measured with reference to X1 or MCLK; those referenced to MCLK are prefaced with an " $M$ " in the mnemonic-TMAS, TMIH, and so on. To determine the timing relationship between a particular signal, say " $A$ " and MCLK, the user should, at all times, use the value specified in the table-DO NOT
calculate the value by adding or subtracting two or more parameters that are referenced to X 1 . When deriving timing relationships between two signals ( $A$ to $B$, etc.) by adding or subtracting the parameter values, the user must consistently use the same parameter reference-MCLK or X1.

System determinants for the instruction cycle time are:

- Propagation delays within the $8 \times 300$
- Access time of Program Storage
- Enable time of the I/O port

Normally, the instruction cycle time is constrained by one or more of the following conditions:
Condition 1-Instruction or MCLK to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (input phase) plus I/O port access time (TIO) $\leq$ IV data setup time (Figure 4a).

Condition 2-Program storage access time (TACC) plus instruction to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (input phase) plus I/O port access time (TIO) plus IV data (input phase) to address $\leq$ instruction time (Figure 4b).
Condition 3-Program storage access time plus instruction to address $\leq$ instruction cycle time (Figure 4c).


Figure 4. Constraints of 8X300 Instruction Cycle Time

From condition \#1 and with an instruction cycle time of 250 ns , the I/O port access time (TIO) can be calculated as follows:

$$
\text { TMIBS + TIO } \leq \text { TMIDS }
$$

transposing, TIO $\leq$ TMIDS - TMIBS
substituting, $\quad$ TIO $\leq 55 \mathrm{~ns}-25 \mathrm{~ns}$

$$
\text { result, } \mathrm{TIO} \leq 30 \mathrm{~ns}
$$

Using 30 ns for TIO, the constraint imposed by condition \# 1 can also be used to calculate the minimum cycle time:

$$
\text { TMIBS }+ \text { TIO } \leq \text { TMIDS }
$$

thus, $\quad 25 n s+30 \mathrm{~ns} \leq \mathrm{T}_{1 Q}+\mathrm{T}_{2 \mathrm{Q}}-70$
$25 \mathrm{~ns}+30 \mathrm{~ns} \leq 1 / 2$ cycle -70 therefore, the worst-case instruction cycle time is 250 ns . With subject parameters referenced to $\mathrm{X}_{1}$, the same calculations are valid:

$$
\text { TIBS + TIO + TIDS } \leq 1 / 2 \text { cycle }
$$

thus, $70 \mathrm{~ns}+30 \mathrm{~ns}+25 \mathrm{~ns} \leq 1 / 2$ cycle therefore, the worst-case instruction cycle time is again 250 ns . From condition \#2 and with an instruction cycle time of 250 ns , the program storage access time can be calculated:

$$
\begin{array}{ll}
\text { TACC }+ \text { TIIBS }+ \text { TIO }+ \text { TIVA } \leq 250 n s \\
\text { transposing, } & \text { TACC } \leq 250 n s-\text { TIIBS }- \text { TIO }- \text { TIVA }
\end{array}
$$

$$
\text { substituting, TACC } \leq 250 \mathrm{~ns}-35 \mathrm{~ns}-30 \mathrm{~ns}-105 \mathrm{~ns}
$$

thus, TACC $\leq 80$ ns hence, for an instruction cycle time of 250 ns , a program storage access time of 80 ns is implied. The constraint imposed by condition \#3 can be used to verify the maximum program storage access time:

$$
\text { TIA }+ \text { TACC } \leq \text { Instruction Cycle }
$$

thus, TACC $\leq 250 \mathrm{~ns}-170 \mathrm{~ns}$
and, TACC $\leq 80 \mathrm{~ns}$, confirming that a program storage access time of 80 ns is satisfactory.
For an instruction cycle time of 250 ns and a program storage access time of 80 ns (Condition \#2/Figure 4b), the instruction should be valid 10 ns before the falling edge of MCLK. This relationship can be derived by the following equation:

$$
\begin{aligned}
& 250 \mathrm{~ns}-\text { TMAS }- \text { TACC } \\
= & 250 \mathrm{~ns}-160 \mathrm{~ns}-80 \mathrm{~ns} \\
= & 10 \mathrm{~ns}
\end{aligned}
$$

It is important to note that, during the input phase, the beginning of a valid $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ signal is determined by either the instruction to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ delay (TIIBS) or the delay from the falling edge of MCLK to $\overline{L B} / \overline{R B}$ (TMIBS). Assuming the instruction is valid 10 ns before the falling edge of MCLK and adding the instruction-to-LB/RB delay (TIIBS) $=30 \mathrm{~ns}$ ), the $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ signal will be valid 25 ns after the falling edge of MCLK. With a fast program storage memory and with a valid instruction more than 10 ns before the falling edge of MCLK-the $\overline{L B} / \overline{R B}$ signal will, due to the TMIBS delay, still be valid 25 ns after the falling edge of MCLK. Using a worstcase instruction cycle time of 250 ns , the user cannot gain a speed advantage by selecting a memory with faster access time. Under the same conditions, a speed advantage cannot be obtained by using an I/ O port with fast access time (TIO) because the address bus will be stable 80 ns (TAS) after the beginning of the third quarter cycle-no matter how early the IV data input is valid.

## Internal Timing and Timing Relationships

All timing and timing-control signals of the 8X300 are generated by the oscillator and sequencer shown in Figure 5. The sequencer outputs direct and control all of the timing parameters specified in the TIMING DIAGRAM. Observe that each input quarter cycle bears a fixed relationship to X 1 via the propagation delay.

General and interactive timing relationships pertaining to I/O signals of the $8 \times 300$ are shown in Figure 6. Example-in the input phase, the switching point of the $\overline{L B} / \overline{R B}$ signal is caused by the worst-case delay from the instruction to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ or from the beginning of the first internal quarter cycle to $\overline{L B} / \overline{R B}$; the two arrows pointing to the $\overline{L B} / \overline{\mathrm{RB}}$ transition indicate this "either/or" dependency. This information coupled with tabular values and the TIMING DIAGRAM provides the user with the wherewithal to calculate any and all system timing parameters.

## CLOCK CONSIDERATIONS

The on-chip oscillator and timing-generation circuits of the $8 \times 300$ can be controlled by any one of the following methods:
Capacitor: if timing is not critical
Crystal: if precise timing is required
External Drive: if application requires that the $8 \times 300$ be synchronized with system clock
Capacitor Timing: A non-polarized ceramic or mica capacitor with a working voltage equal to or greater than 25 -volts is recommended. The lead lengths of capacitor should be approximately the same and as short as possible; also, the


Figure 5. Timing and Timing Control Signals of the $8 \times 300$
timing circuits should not be in close proximity to external sources of noise. For various capacitor ( $C_{x}$ ) values, the cycle time can be approximated as:

| $\mathbf{C}_{\mathbf{x}}$ (in pF) | APPROXIMATE CYCLE TIME |
| :---: | :---: |
| 100 | 300 ns |
| 200 | 500 ns |
| 500 | $1.1 \mu \mathrm{~s}$ |
| 1000 | $2.0 \mu \mathrm{~s}$ |



Figure 6. Timing Relationships of $8 \times 300$ I/O Signals

Crystal Timing: When a crystal is used, the on-chip oscillator operates at the resonant frequency ( $f_{0}$ ) of the crystal; the series-resonant quartz crystal connects to the 8X300 via pins 10 (X1) and 11 (X2). The lead lengths of the crystal should be approximately equal and as short as possible; also, the timing circuits should not be in close proximity to external sources of noise. The crystal should be hermetically sealed (HC type can) and have the following electrical characteristics:
Type: Fundamental mode, series resonant Impedance at Fundamental: 35 -ohms maximum Impedance at Harmonics and Spurs: $\mathbf{5 0}$-ohms minimum

The resonant frequency ( $f_{0}$ ) of the crystal is related to the desired cycle time $(T)$ by the equation $f_{O}=2 / T$; for a cycle time of $250 \mathrm{~ns}, \mathrm{f}_{\mathrm{O}}=8 \mathrm{MHz}$.
Using an External Clock: The $8 \times 300$ can be synchronized with an external clock by simply connecting appropriate drive circuits to the X1/X2 inputs. Figure 7 shows how the on-chip oscillator can be driven from the complementary outputs of a pulse generator. In applications where the microcontroller must be driven from a master clock, the X1/X2 lines can be interfaced to TTL logic as shown in Figure 8.

pULSE GENERATOR CHARACTERISTICS

$$
z_{\text {OUT }}=50 \Omega \quad \mathrm{v}_{\text {OUT }}=0-1 \text { VOLT }
$$

RISETIME $\leqslant 10$ nSEC SKEW $\leqslant 10 \mathrm{~ns}$


Figure 8. Clocking with TTL

## RESET Logic

The RESET line (pin 43) can be driven from a high (inactive) state to a low (active) state at any time with respect to the system clock, that is, the reset function is asynchronous. To ensure proper operation, the RESET line should be held low (active) for one full instruction time. When the line is driven from a high state to an active-low state, several events occur-the precise instant of occurrence is basically a function of the propagation delay for that particular event. As shown in the acompanying RESET timing diagram, these events are:

- The Program Counter and Address Register are set to an all-zero configuration and remain in that state as long as the RESET line is low. Other than PC and AR, reset does not affect other internal registers.
- The input/output (IV) bus goes three-state and remains in that mode as long as the RESET line is low.
- The Select Command and Write Command signals are driven low and remain inactive as long as the RESET line is low.
- The Left Bank/Right Bank signals are undefined for the period in which the RESET line is low.
During the time RESET is active-low, MCLK is inhibited; moreover, if the RESET line is driven low during the last two
quarter cycles, MCLK can be shortened for that particular machine cycle. When RESET line is driven high (inactive) -one-quarter to one full instruction cycle later-MCLK appears just before normal operation is resumed. The $\overline{\text { RESET/MCLK relationship is clearly shown by " } B \text { " in the }}$ timing diagram. As long as the RESET line is active-low, the $\overline{\text { HALT signal (described next) is not sampled by internal }}$ logic of the $8 \times 300$.


## HALT Logic

The $\overline{\text { HALT }}$ signal is sampled via internal chip logic at the end of the first internal quarter of each instruction cycle. If, when sampled, the HALT signal is active-low, a halt is immediately executed and the current instruction cycle is terminated; however, the halt cycle does not inhibit MCLK nor does it affect any internal registers of the 8X300. As long as the HALT line is active-low, the SC and WC lines are low (inactive) and the input/output (IV) bus remains in the three-state mode of operation. The halt cycle continues until, when again sampled, the HALT line is found to be high; at this time, normal operation is resumed. Timing for the halt signal is shown in the accompanying diagram.

## RESET TIMING DIAGRAM



## HALT TIMING DIAGRAM


notes

1. The $\overline{\text { HALT }}$ signal can switch from High to Low at any time during this interval.
2. The HALT signal can switch from Low to High at any time during this interval

Timing Descriptions:
$\mathbf{T H S}^{\mathbf{- s e t}}$-up time from HALT to X 1 (independent of instruction cycie time)
$\mathbf{T H H}$-hold time from $\mathrm{X}_{1}$ to $\overline{\text { HALT }}$ (independent of instruction cycle time) $\mathbf{T}_{\text {MHS }}$-set-up time from MCLK to HALT (dependent upon instruction cycle tume) $\mathbf{T}_{\mathbf{M H H}}$-hold time from MCLK to $\overline{\text { HALT }}$ (dependent upon instruction cycle time)

## VOLTAGE REGULATOR

All internal logic of the $8 \times 300$ is powered by an on-chip voltage regulator that requires an external series-pass transistor. Electrical specifications for the off-chip power transistor and a typical hook-up are shown in the accompanying diagram. To minimize lead inductance, the transistor should be as close as possible to the $8 \times 300$ package and the emitter should be ac-grounded via a 0.1 -microfarad ceramic capacitor.


## FEATURES

- Fetch, Decode, and Execute a 16-bit instruction in a minimum of 200 nanoseconds (one machine cycle)
- Bit-oriented instruction set (addressable single-ormultiple bit subfields)
- Separate buses for instruction, Instruction Address and Three-State I/O
- Thirteen 8-bit general-purpose working registers
- Source/destination architecture
- Blpolar low-power Schottky technology/TTL inputs and outputs
- On-chip oscillator and timing generation
- Single +5V supply
- 0.9-in. 50-pin DIP


## PRODUCT DESCRIPTION

The Signetics $8 \times 305$ MicroController (Figure 1) is a highspeed bipolar microprocessor implemented with lowpower Schottky technology. In a single chip, the 8X305 combines speed, flexibility, and a bit-oriented instruction set. These features and other basic characteristics of the chip combine to provide cost-effective solutions for a broad range of applications. The $8 \times 305$ is particularly useful in systems that require high-speed bit manipulations - sophisticated controllers, data communications, very fast interface control, and other applications of a similar nature.

The $8 \times 305$ can fetch, decode, and execute a 16 -bit instruction word in a minimum of 200 nanoseconds. Within one instruction cycle, the 8 -bit data-processing path can be programmed to rotate, mask, shift, and/or merge single or multiple bit subfields and, in addition, perform an ALU operation; in the same instruction, an external data field can be input, processed, and output to a specified destination - likewise, single or multiple bit data fields can be internally moved from a given source to a given destination. To summarize, fixed or variable-length data fields can be fetched, processed, operated on by the ALU, and moved to a different location - all in a timeframe of 200 nanoseconds. To interface with I/O and program memory, the 8X305 uses a 13 -bit instruction address bus, a 16 -bit instruction bus, an 8 -bit bidirectional multiplexed I/O data/address bus and a 5-bit I/O control bus.
A wide selection of I/O devices, interface chips, and special-purpose parts are available for systems use. In most applications, the more powerful $8 \times 305$ is functionally interchangeable with its predecessor - the 8X300.

## ASSOCIATED DOCUMENTATION

Other documents directly relating to design and applications use of the 8X305 MicroController are:

- Product Capabilities Manual
- 8X305 Users Manual

These documents and other current literature (Data Sheets, Product Bulletins, Applications Notes, etc.) are available at all Signetics Sales and Service Offices - see rear cover of this data sheet for the office in your locality.

## PIN CONFIGURATION

N, I PACKAGE

$8 \times 305 \mathrm{~N}, 8 \times 3051$ S8×3051/883B, $58 \times 3051 / 883 \mathrm{C}$


Figure 1. Architecture and Pin Designations for 8X305 MicroController


Figure 2. Designations and Descriptions for Pins of 8X305 MicroController.

## FUNCTIONAL OPERATION

## Typical System Configuration

Although the system hookup shown in Figure 3 is of the simplest form, it provides a fundamental look at the 8X305 MicroController and peripheral relationships. As indicated, the 8X305 can directly address up to 8 K words of program storage - either ROM or PROM. The user interface ( $\overline{\mathrm{IVO}}$ through $\overline{\mathrm{IV} 7}$ ) is capable of uniquely address-
ing 256 Input/Output locations and, with additional bank bits ( $\overline{\mathrm{LB}}, \overline{\mathrm{RB}}$ ), this number is expanded to 512 - each bank comprising 256 addressable locations. The addressable locations of each bank can be used in a variety of ways; a simple method of implementation is shown in Figure 3. When $\overline{L B}$ is active low, the left bank is enabled and any one of 256 locations within the RAM memory can be accessed for input/output operations. A similar set of "enable/access" conditions are applicable to the right bank when $\overline{R B}$ is active low.


Figure 3. Typical 8X305 System Hookup

BASIC OPERATIONS OF 8X305 Refer to a later discussion of "Instruction Fields" for a detailed examination of all operand fields and subdivisions thereof-" $S$ " $\left(S_{0}, S_{1}\right)$, " $D$ " ( $\left.D_{0}, D_{1}\right)$, "R", " $L$ ", " $J$ ", and " $A$ "

## MOVE OPERATIONS

| SOURCE | DATA PROCESSING (PRE-ALU) | ALU | DATA PROCESSING (POST-ALU) | DESTINATION |
| :---: | :---: | :---: | :---: | :---: |
| R0-R17 as specified by " S " field of instruction | Right rotate as specified by "R" field of instruction | No operation | No operation | R0-R7, R11-R17 as specified by "D" field of instruction |
| REGISTER-TO.IV BUS |  |  |  |  |
| SOURCE | DATA PROCESSING (PRE-ALU) | ALU | DATA PROCESSING (POST-ALU) | DESTINATION |
| R0-R17 as specified by " S " field of instruction | No operation | No operation | Shift and merge as specified by " $D_{0}$ " and "L" fields of instruction | Variable length field of $\overline{I V}$ bus - Left Bank ( $\overline{\mathrm{LB}}$ ) or Right Bank ( $\overline{\mathrm{RB}}$ ) as specified by " $D_{0}$ " and " $D_{1}$ " fields of instruction |
| IV BUS-TO-REGISTER |  |  |  |  |
| SOURCE | DATA PROCESSING (PRE-ALU) | ALU | DATA PROCESSING (POST-ALU) | DESTINATION |
| Variable length field of $\overline{1 V}$ bus-Left Bank ( $\overline{\mathrm{LB}}$ ) or Right Bank ( $\overline{\mathrm{RB}}$ ) as specified by " $\mathrm{S}_{1}$ " and " $\mathrm{S}_{0}$ " fields of instruction | Right rotate and mask as specified by " $\mathrm{S}_{0}$ " and " L " fields of instruction | No operation | No operation | R0-R7, R11-R17 as specified by "D" field of instruction |
| IV BUS-TO-IV BUS |  |  |  |  |
| SOURCE | DATA PROCESSING (PRE•ALU) | ALU | DATA PROCESSING (POST-ALU) | DESTINATION |
| Variable length field of $\overline{I V}$ bus-Left Bank ( $\overline{\mathrm{LB}}$ ) or Right Bank ( $\overline{\mathrm{RB}}$ ) as specıfied by " $\mathrm{S}_{1}$ " and " $\mathrm{S}_{0}$ " fields of instruction | Right rotate and mask as specified by " $\mathrm{S}_{0}$ " and "L" fields of instruction | No operation | Shift and merge as specified by " $D_{0}$ " and "L" fields of instruction | Variable length field of $\overline{I V}$ bus - Left Bank ( $\overline{\mathrm{LB}}$ ) or Right Bank ( $\overline{\mathrm{RB}}$ ) as specified by " $D_{0}$ " and " $D_{1}$ " fields of instruction |

## ADD OPERATIONS



Same as MOVE operations, except source data is ADDed to contents of AUXiliary Register RO via the ALU, if appropriate, Overflow Register R10 (OVF) is also set.


## AND OPERATIONS



Same as MOVE operations, except source data is ANDed with contents of AUXiliary Register RO via the ALU.


## EXCLUSIVE OR (XOR) OPERATIONS



Same as MOVE operations, except source data is Exclusively ORed with contents of AUXIliary Register RO via the ALU


## EXECUTE (XEC) OPERATIONS



NON-ZERO TRANSFER (NZT) OPERATIONS


TRANSMIT (XMIT) OPERATIONS


## JUMP (JMP) OPERATION



## Program Storage Interface

As shown in Figure 3, program storage is connected to output address lines $A_{0}$ through $A_{12}\left(A_{12}=L S B\right)$ and input instruction lines $I_{0}$ through $I_{15}$. An address output on $A_{0} / A_{12}$ identifies one 16 -bit instruction word in program storage. The instruction word is subsequently input on $I_{0} / I_{15}$ and defines the MicroController operation which is to follow - one instruction word equals one completed operation. Any TTL-compatible memory can be used for program storage provided the worst-case access time is compatible with the instruction cycle time used for the application - see timing section for appropriate calculations.

## I/O Interface and Control

An 8-bit bidirectional I/O bus, referred to as the Interface Vector (IV) bus, provides a communication link between the MicroController and the two banks of I/O devices. The $\overline{\mathrm{LB}}$ (Left Bank) and $\overline{\mathrm{RB}}$ (Right Bank) control signals identify which bank is enabled; when both $\overline{\mathrm{LB}}$ and $\overline{\mathrm{RB}}$ are high (inactive), neither bank is enabled and the $\overline{\mathrm{V}}$ bus is inactive (three-state). A functional analysis of the Left and Right Bank signals is shown below:

## Data Processing

Basically, the data processing path of the 8X305 consists of the Rotate/Mask logic, the Arithmetic Logic Unit (ALU), the Shift/ Merge functions, on-chip memory (sixteen 8-bit registers), and the bidirectional IV bus interface with its associated driver circuits and internal latches. The onboard memory and the $\overline{\mathrm{V}}$ bus are connected to both inputs and outputs of the ALU via internal 8-bit data paths - see Figure 1. Inputs to the ALU are preceded by rightrotate and data-mask functions; the ALU output is followed by the left-shift and merge operations. Depending on the desired operation, any one or all of the functions (Rotate/Mask/Shift/Merge) can operate on 8 bits of data in a single instruction cycle. For a summary of all dataprocessing capabilities, refer to BASIC OPERATIONS OF THE 8X305 described earlier in this data sheet.

## Instruction Cycle

Each operation of the $8 \times 305$ is executed in a single instruction cycle. The instruction cycle is internally divided into four equal parts - each part being as short as 50 nanoseconds. Figure 4 shows the general functions that

| $\overline{\mathrm{LB}}$ | $\overline{\mathrm{RB}}$ | FUNCTION |
| :---: | :---: | :--- |
| Low | Low | This state is not generated by the 8X305. |
| Low | High | Enable left bank devices. |
| High | Low | Enable right bank devices. |
| High | High | Disable all devices; $\overline{\mathrm{V}}$ bus is three-state. |

Both data and I/O address information are multiplexed on the IV bus. The SC (Select Command) and WC (Write Command) signals distinguish between data and I/O address information as follows:

| LB/RB | SC | WC | FUNCTION |
| :---: | :---: | :---: | :--- |
| High | Low | Low | The $\overline{I V}$ bus is three-state and not <br> looking for input data. |
| Low | Low | Low | The $\overline{\mathrm{IV}}$ bus is reading input data. <br> Low |
| Low | High | Data is being output. |  |
| Low | High | Low | Address is being output. <br> X |
| High | High | This condition is never generated. |  |



Figure 4. Instruction Cycle and MCLK with: Crystal $=\mathbf{1 0} \mathbf{M H z}$ and Cycle Time $=\mathbf{2 0 0}$ nanoseconds.
occur during each quarter cycle; specifics regarding minimum/maximum timing and other critical values are described later in this data sheet. During the first quarter cycle, a new instruction from program storage is input via $I_{0}-I_{15}$ and decoded. If an I/O operation is indicated, new data is fetched from a specified internal register or via the $\overline{\mathrm{IV}}$ bus. At the end of the first quarter cycle, the new instruction is latched into the instruction register.
In the second quarter cycle, the I/O input data stabilizes and preliminary processing is completed; at the end of this quarter, the $\overline{\mathrm{V}}$ latches close and final processing can be accomplished, thus completing the input phase of the instruction cycle. During the third quarter cycle, the address for the next instruction is output to the instruction address bus, $\overline{\mathrm{V}}$ control signals are generated, and both data and destination are setup for the remainder of the output phase. During the fourth quarter cycle, a master clock signal (MCLK) generated by the $8 \times 305$ is used to latch either the I/O-enabling address or the I/O data into peripheral devices connected to the $\overline{\mathrm{V}}$ bus; MCLK can also be used to synchronize any external logic with timing circuits of the $8 \times 305$. To summarize the action, the first half of the instruction cycle deals primarily with input functions and the second half is mostly concerned with output functions.

## INSTRUCTION SET

## General Format and Operating Principles

The 16-bit instruction word ( $I_{0}$ through $I_{15}$ ) from program storage is input to the instruction register (Figure 1) and is subsequently decoded to implement the events to occur during the current instruction cycle.

The general format for each instruction word is as follows:


The 3-bit operation code (OPCODE) define any one of eight classes of instructions; variations within each class are specified by the remaining thirteen operand bits. The eight instruction classes can be separated into two control areas - data and program; general functions within these areas are:

- Data Control -

ADD
AND
Arithmetic and Logic Operations
XOR
$\left.\begin{array}{l}\text { MOVE } \\ \text { XMIT }\end{array}\right\}$ Movement of Data and Constants

- Program Control

| C |  |
| :---: | :---: |
| NZT | Branch or Test |
| JMP |  |

## Instruction Fields

As shown in Table 1, each instruction word consists of an operation code (OPCODE) field and from one to three operand fields. The possible operand fields are: Source (S), Destination (D), Rotate/Length (R/L), Literal (J), and Address (A). The OPCODE and operand fields are described in the paragraphs that follow the table.

Table 1. FUNCTIONAL DESCRIPTION OF INSTRUCTION SET


Table 1. FUNCTIONAL DESCRIPTION OF INSTRUCTION SET (Continued)


Table 1. FUNCTIONAL DESCRIPTION OF INSTRUCTION SET (Concluded)


Note.
$\mathrm{S}_{0}$ specifies the LSB of rotated input data field
$\mathrm{S}_{1}$ specifies the bank of $\overline{\mathrm{V}}$ bus from which source data will be input
$D_{0}$ specifies bit position in I/O device with which LSB of processed data will be aligned and
$D_{1}$ specifies the bank of $\overline{\mathrm{V}}$ bus which will be the destination

Operations Code Field. The 3-bit OPCODE field specifies one of eight classes of 8X305 instructions; octal designations for this field and operands for each instruction class are shown in the preceding table.

Source (S) and Destination (D) Fields. The 5-bit " $S$ " and " $D$ " fields specify the source and destination, respective-
ly, for whatever operation is defined by the OPeration CODE. The " $S$ " and/or " $D$ " fields can specify an internal 8X305 register or any one-to-eight bit field within an I/O device; octal values and source/destination field assignments for all internal registers are shown in Table 2.

Table 2. OCTAL ADDRESSES AND SOURCE/DESTINATION FIELDS FOR 8X305 REGISTERS

| ADDRESS | REGISTER DESIGNATION | SOURCE | DESTI- <br> NATION | ADDRESS | REGISTER DESIGNATION | SOURCE | DESTI. <br> NATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $00_{8}$ | R0 (AUX)-General <br> purpose register | X | X | $10_{8}$ | R10 (OVF-Overflow <br> register) | X | X |
| $01_{8}$ | R1-General purpose <br> register | X | X | $11_{8}$ | R11-General purpose <br> register | X | X |
| $02_{8}$ | R2-General purpose <br> register | X | X | $12_{8}$ | R12-General purpose <br> regıster (Note) | X | X |
| $03_{8}$ | R3-General purpose <br> register | X | X | $13_{8}$ | R13-General purpose <br> register (Note) | X | X |
| $04_{8}$ | R4-General purpose <br> register | X | X | $14_{8}$ | R14-General purpose <br> register | X | X |
| $05_{8}$ | R5-General purpose <br> register | X | X | $15_{8}$ | R15-General purpose <br> register | X | X |
| $06_{8}$ | R6-General purpose <br> register | X | X | $16_{8}$ | R16-General purpose <br> register | X | X |
| $07_{8}$ | R7-Special purpose <br> register (refer to next <br> paragraph) | X | X | $17_{8}$ | R17-Special purpose <br> register (refer to next <br> paragraph) | X | X |

Note
R12 and R13 function as general purpose working registers for all operations except transmit (XMIT) During a transmit instruction where R12 or R13 is the destination, the 8-bit " $J$ " field is immediately transferred to the $\overline{\mathrm{V}}$ bus, for this operation, the contents of the designated register remain unchanged

In instructions where R78 $8_{8}$ (IVL) or R178 (IVR) is specified as the destination, the 8 -bit value is output on the $\overline{\mathrm{V}}$ bus as an I/O device address or memory location; register R7 selects the Left Bank and register R17 selects the Right Bank. The results are also stored into the specified internal register ( $\mathrm{R} 7_{8}$ or $\mathrm{R17} 7_{8}$ ) and may later be accessed as source data. When the $\overline{I V}$ bus is specified as a source and/or destination, the " $S$ " and " $D$ " fields are split into two parts, that is,

- Source (S) $=S_{1}, S_{0}$ and Destination (D) $=D_{1}, D_{0}$ where, $S_{0}$ specifies the LSB of rotated input data field $\mathrm{S}_{1}$ specifies the bank of $\overline{\mathrm{V}}$ bus from which source data will be input
$\mathrm{D}_{0}$ specifies bit position in I/O device with which LSB of processed data will be aligned and $D_{1}$ specifies the bank of IV bus which will be the destination



## Notes

1 The field length of 0-to-8 bits is specified by the " $L$ " field 2 For the Right Bank, $30_{8}-37_{8}$ perform equivalent I/O functions

Rotate (R) and Length (L) Field. The 3-bit R/L field performs one of two functions, specifying either the field length (L) for I/O operations or a right-rotate (R) for internal operations. For a given instruction, the specified function depends upon the contents of the Source (S) and Destination (D) fields.
When an internal register is specified by both the source and destination fields, the " $R$ " field is invoked and it specifies a right-rotate of the data specified in the " S " field - see accompanying diagram. The source-register data (up to 8 bits) is right-rotated during the "input phase" of the instruction cycle (Figure 4) and this function is always performed prior to any ALU operation. (Note: The right-rotate function is implemented on the bus and not in the source register.)

## RIGHT-ROTATE FUNCTION



When either or both of the source and destination fields specify a variable-length I/O data field, the "L" field specifies the length of the I/O data field - see following diagram. If the source field specifies an $\overline{I V}$ address $\left(20_{8}-37_{8}\right)$ and the destination field specifies an internal register $\left(00_{8}-07_{8}, 11_{8}-17_{8}\right)$, the " $L$ " field specifies the length of source data; the source data is formed by rightrotating the $\overline{\mathrm{V}}$ bus data according to the source address and then masking result as specified by the "L" field. If length is less than 8 bits, all remaining bits are set to zero prior to processing data in the ALU. If the source field
specifies an internal register $\left(0_{8}-17_{8}\right)$ and the destination field specifies $\overline{\mathrm{IV}}$ bus data $\left(20_{8}-37_{8}\right)$, the " $L$ " field specifies the length of the destination data. To form the destination data, the ALU output is left-shifted according to the destination address and then masked to the required length - see $\overline{I V}$ DATA LENGTH SPECIFICATION. The destination data is merged with data in the I/O latches to finalize the $\overline{\mathrm{V}}$ bus data. Hence, a one-to-eight bit destination data field can be inserted into the existing 8 -bit I/O port without modifying surrounding bits. If both the source and destination fields specify $\overline{\text { IV }}$ bus data $\left(20_{8}-37_{8}\right)$, the " $L$ " field specifies the length of both the source and destination data.

## IV DATA LENGTH SPECIFICATION (No Rotate Function Specified)



To form the source data, the $\overline{\mathrm{IV}}$ bus input data is rightrotated according to the source address and then masked to the required length - see $\overline{I V}$ DATA LENGTH SPECIFICATION. If length is less than 8 bits, all remaining bits are set to zero before processing in the ALU. To form the destination data, the ALU output is left-shifted according to the destination address and masked to the required length specification. The destination data is then merged into the $\overline{\mathrm{V}}$ bus data that was used to obtain the source; thus, if the source and destination addresses are on the same bank, the IV bus data written to the destination I/O Port appears unmodified, except for bits changed during the shift-and-mask operations. If the source and destination addresses refer to different banks, the destination I/O Port is changed to contain the contents of the source I/O Port in those bit positions not affected by the destination data.

J Field. The 5 -bit or 8 -bit " J " field is used to load a literal value (contained in the instruction) into a register, into a variable I/O data field, or to modify the low-order bits of the Program Counter. The bit length of the " J " field is implied by the " $S$ " and " $L$ " fields in the XEC, NZT, and XMIT instructions, based on the following conditions:

- When the Source ( S ) field specifies an internal register, the literal value of the " J " field is an 8 -bit binary number.
- When the Source (S) field specifies a variable I/O data field, the literal value of the " J " field is a 5 -bit binary number.

A Field. The 13-bit " $A$ " field is an address field which allows the 8X305 to directly branch to any of the 8192 locations in Program Storage memory.

## Formation of Instruction Address

The Address Register and Program Counter are used to generate addresses for accessing an instruction from program storage. The instruction address is formed in one of the following ways:

- For all except the JMP, XEC, and a "satisfied" NZT instruction, the Program Counter is incremented by one and placed in the Address Register.
- For the JMP instruction, the 13-bit "A" field contained in the JMP instruction word replaces the contents of both the Address Register and the Program Counter.
- For the XEC instruction, the Address Register is loaded with bits from the Program Counter modified as follows:

XEC using $\overline{I V}$ Bus Data - low-order 5 bits of ALU output replaces counterpart bits in Address Register XEC using Data from Internal Register - low-order 8 bits of ALU output replaces counterpart bits in Address Register
The Program Counter is not modified for either of the above conditions.

- For a "satisfied" NZT instruction, the low-order 5 bits (NZT source is $\overline{\mathrm{V}}$ bus data) or low-order 8 bits (NZT source is an internal register) of both the Address Register and Program Counter are loaded with the literal value specified by the " J " field of instruction word.


## Data Addressing

The source and/or destination addresses of the data to be operated upon are specified as part of the instruction word. As shown earlier, source/destination addresses are specified using a 5 -bit code $\left(0_{8}-37_{8}\right)$. When the most significant octal digit is a " 0 " or " 1 ", the source and/or destination address is an internal register; if the most significant digit is a 2 or 3 , an $\overline{\mathrm{V}}$ bus operation is indicated -2 specifying a Left-Bank ( $\overline{\mathrm{LB}}$ ) operation and 3 specifying a Right-Bank ( $\overline{\mathrm{RB}}$ ) operation. The least significant octal digit ( 0 through 7) indicates either a specific internal register address or positioning information for the least significant bit when specifying $\overline{\mathrm{V}}$ bus data. Referring to Table 1, AUXiliary register RO $\left(0_{8}\right)$ is the implied source
of the second argument for the ADD, AND, and XOR operations. IVL register R7 and IVR register R17 (destination addresses $07_{8}$ and $17_{8}$, respectively) provide a means of routing enabling address information to I/O peripherals. With IVL or IVR specified as the destination address, data is placed on the $\overline{\mathrm{V}}$ bus during the output phase of the instruction cycle; simultaneously, a Select Command (SC) is generated to inform all I/O devices that information on the IV bus is to be considered as an I/O address. Since the contents of IVL and IVR are preserved, either register may later be accessed as a source of data.

Control outputs $\overline{\mathrm{LB}}$ and $\overline{\mathrm{RB}}$ are used to partition I/O bus devices into two fields of 256 addresses. With $\overline{\mathrm{LB}}$ in the active-low state and a source address of $20_{8}-27_{8}$, the left bank of $1 / O$ devices are enabled during the input phase of the instruction cycle. With RB in the active-low state and a source address of $30_{8}-37_{8}$, the right bank of devices are enabled. During the output phase, $\overline{L B}$ is low if the destination address is $07_{8}$ or $20_{8}-27_{8}$, whereas $\overline{\mathrm{RB}}$ is low if the destination address is $17_{8}$ or $30_{8}-37_{8}$. Each address field ( $\overline{\mathrm{LB}}$ and $\overline{\mathrm{RB}}$ ) can have a different $1 / \mathrm{O}$ device selected, that is, data can be transferred from a device in one bank to a device in the other in one instruction cycle.

## DESIGN PARAMETERS

Hardware design of an 8X305-based system largely consists of the following operations:

- Selecting and interfacing a Program Storage device ROM, PROM, etc.
- Selecting and interfacing input/output devices - RAM, Ports, and other 8 -bit addressable I/O devices.
- Choosing and implementing System Clock - Capaci-tor-Controlled, Crystal-Controlled, or Externally-Driven.
- Selection of an off-chip series-pass transistor.


## VOLTAGE REGULATOR

All internal logic of the $8 \times 305$ is powered by an on-chip voltage regulator that requires an external series-pass transistor. Electrical specifications for the off-chip power transistor and a typical hook-up are shown in the accompanying diagram. To minimize lead inductance, the transistor should be as close as possible to the $8 \times 305$ package and the emitter should be ac-grounded via a 0.1 microfarad ceramic capacitor.

All information required for easy implementation of these design requirements is provided under the following captions:

- Ordering Information
- Voltage Regulator
- DC Characteristics
- AC Characteristics
- Timing Considerations
- Clock Considerations
- HALT/RESET Logic


DC CHARACTERISTICS (Commercial Part) $4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant 5.25 \mathrm{~V}, 0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$
ABSOLUTE MAXIMUM RATINGS
Storage Temperature ( $T_{\text {STG }}$ ) ratings are from -65 to $+150^{\circ} \mathrm{C}$

| PIN | DESCRIPTION | RATING | UNIT | PIN | DESCRIPTION | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | +7.0 | V | All other pins | Logic input voltage | 5.5 | V |
| $\mathrm{X} 1, \mathrm{X} 2$ | Crystal input voltage | 2.0 | V |  |  |  |  |


| PARAMETER |  | TEST CONDITIONS |  | LIMITS |  |  | UNIT | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  |  |  |  | 4.75 | 5.0 | 5.25 | V |  |
| $\mathrm{V}_{1 \text { H }}$ | High level input voltage |  |  | $\begin{aligned} & 0.6 \\ & 2.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 5.5 \end{aligned}$ | V | X1 and X2 <br> All other pins |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage |  |  |  |  | $\begin{aligned} & \hline 0.4 \\ & 0.8 \end{aligned}$ | V | $\begin{aligned} & \text { X1 and X2 } \\ & \text { All other pins } \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{min}$; | $=-3 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{mi} \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{mi} \end{aligned}$ | $\begin{aligned} & \mathrm{L}=6 \mathrm{~mA} \\ & \mathrm{~L}=16 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 0.55 \\ & 0.55 \end{aligned}$ | V | $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ <br> All other outputs |
| $V_{C R}$ | Regulator voltage |  |  |  | $\begin{aligned} & 3.1 \\ & 2.9 \end{aligned}$ |  | V | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IC }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{min} ;$ | $=-10 \mathrm{~mA}$ |  |  | -1.5 | V | Crystal inputs X1 and X2 do not have internal clamp diodes |
| $\mathrm{I}_{\mathrm{H}}$ | High level input current | $V_{C C}=\max$ | $\begin{aligned} & \mathrm{V}_{1 \mathrm{H}}=0.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{H}}=4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 4.0 \\ & 50 \end{aligned}$ | $\begin{gathered} \mathrm{mA} \\ \mu \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { X1 and X2 } \\ & \text { All other pins } \end{aligned}$ |
| $I_{\text {IL }}$ | Low-level input current | $\mathrm{V}_{C C}=\mathrm{max}$ | $=0.4 \mathrm{~V}$ |  |  | $\begin{gathered} -3 \\ -0.2 \\ -1.6 \\ -0.4 \end{gathered}$ | mA | $\begin{aligned} & \hline \frac{\mathrm{X} 1 \text { and } \mathrm{X} 2}{\mathrm{IV0}-\overline{\mathrm{IV7}}} \\ & \frac{10-115}{\text { HALT and } \overline{\text { RESET }}} \end{aligned}$ |
| los | Short circuit output current | $\mathrm{V}_{\mathrm{CC}}=$ max; (No more than one connecte | At any time, no put should be ground.) | -30 |  | - 140 | mA | All output pins |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current |  |  |  |  | $\begin{aligned} & 180 \\ & 195 \\ & \hline \end{aligned}$ | mA | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{I}_{\text {REG }}$ | Regulator control | $\mathrm{V}_{\text {cc }}$ |  | - 10 |  | -25 | mA | Max available base drive for series-pass transistor |
| $I_{\text {CR }}$ | Regulator current |  |  |  |  | $\begin{aligned} & 200 \\ & 230 \\ & \hline \end{aligned}$ | mA | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |

## Notes.

1 Operating temperature ranges are guaranteed after thermal equilibrium has been reached
2 All voltages measured with respect to ground terminal
AC CHARACTERISTICS (Commercial Part) CONDITIONS: $4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant 5.25 \mathrm{~V} ; 0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ LOADING: (See test circuits)

|  | PARAMETER (Note 1) | LIMITS (INSTRUCTION CYCLE TIME = 200ns) |  |  | LIMITS (INSTRUCTION CYCLE TIME > 200ns) |  |  | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| $\mathrm{T}_{\mathrm{PC}}$ | Processor cycle time | 200 |  |  | 200 |  |  | ns |  |
| $\mathrm{T}_{\text {CP }}$ | X1 clock period | 100 |  |  | 100 |  |  | ns |  |
| $\mathrm{T}_{\mathrm{CH}}$ | X1 clock hıgh time | 50 |  |  | 50 |  |  | ns |  |
| $\mathrm{T}_{\mathrm{CL}}$ | X1 clock low time | 50 |  |  | 50 |  |  | ns |  |
| $\mathrm{T}_{\mathrm{MCL}}$ | MCLK low delay | 15 |  | 40 | 15 |  | 40 | ns |  |
| $T_{w}$ | MCLK pulse width | 40 |  | 60 | $\mathrm{T}_{4 \mathrm{Q}}-10$ |  | $\mathrm{T}_{4 \mathrm{Q}}+10$ | ns | Note 2 |
| $\mathrm{T}_{\text {MODO }}$ | Output driver turn on time MCLK falling edge | 125 |  | 145 | $\begin{gathered} \mathrm{T}_{1 Q \mathrm{Q}} \\ \mathrm{~T}_{2 Q}+25 \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{1 Q \mathrm{Q}}+ \\ \mathrm{T}_{2 Q}+45 \end{gathered}$ | ns | Note 9 |

AC CHARACTERISTICS (Commercial Part) CONDITIONS: $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V} ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ (Continued)

LOADING: (See test circuits)

| PARAMETER (Note 1) |  | LIMITS (INSTRUCTION CYCLE TIME = 200ns) |  |  | LIMITS (INSTRUCTION) CYCLE TIME > 200ns) |  |  | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| $\mathrm{T}_{\mathrm{DI}}$ | Output driver turn-on time (SC/WC rising edge) | 20 |  |  | 20 |  |  | ns | Note 10 |
| $\mathrm{T}_{\mathrm{DD}}$ | Input data to output data | 85 |  | 105 | 85 |  | 105 | ns |  |
| $\mathrm{T}_{\text {MHS }}$ | MCLK falling edge to $\overline{\text { HALT }}$ falling edge |  |  | 30 |  |  | T ${ }_{10}-20$ | ns | Note 2 |
| $\mathrm{T}_{\text {MHH }}$ | HALT hold time (MCLK falling edge) | 65 |  |  | T $\mathrm{T}_{1 \mathrm{Q}}+15$ |  |  | ns | Note 2 |
| $\mathrm{T}_{\text {ACC }}$ | Program storage access time |  |  | 60 |  |  |  | ns |  |
| $\mathrm{T}_{10}$ | I/O port output enable time ( $\overline{\mathrm{LR}} / \overline{\mathrm{RB}}$ to valide $\overline{\mathrm{IV}}$ data input) |  |  | 30 |  |  |  | ns |  |
| TMAS | MCLK falling edge to address stable |  |  | 140 |  |  | $\begin{gathered} T_{1 Q}+ \\ T_{2 Q}+40 \end{gathered}$ | ns | Notes 2, 3 \& 4 |
| T ${ }_{\text {IA }}$ | Instruction to address |  |  | 140 |  |  | $\mathrm{T}_{2 \mathrm{Q}}+90$ | ns | Notes 2, 3 \& 5 |
| TiVA | Input data to address |  |  | 85 |  |  | 85 | ns | Notes 3 \& 6 |
| $\mathrm{T}_{\text {MIS }}$ | MCLK falling edge to instruction stable |  |  | 30 |  |  | $\mathrm{T}_{10}-20$ | ns | Notes 2 \& 10 |
| $\mathrm{T}_{\text {MIH }}$ | Instruction hold time (MCLK falling edge) | 55 |  |  | $\mathrm{T}_{1 Q}+5$ |  |  | ns | Notes 2 \& 8 |
| TMWH | MCLK falling edge to SC/WC rising edge | 105 |  | 125 | $\begin{gathered} T_{1 Q+}+ \\ T_{2 Q}+5 \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{1 Q}+ \\ \mathrm{T}_{2 \mathrm{Q}}+25 \\ \hline \end{gathered}$ | ns | Note 2 |
| TMWL | MCLK falling edge to SC/WC falling edge | 5 |  | 15 | 5 |  | 15 | ns |  |
| TMibs | MCLK falling edge to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (Input phase) | 10 |  | 25 | 10 |  | 25 | ns |  |
| $\mathrm{T}_{\text {IIBS }}$ | Instruction to $\overline{\overline{L B} / \overline{R B} \text { (Input phase) }}$ |  |  | 25 |  |  | 25 | ns |  |
| TMobs | MCLK falling edge to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (Output phase) | 115 |  | 145 | $\begin{gathered} \mathrm{T}_{1 Q}+ \\ \mathrm{T}_{2 Q}+15 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{1 Q}+ \\ \mathrm{T}_{2 Q}+45 \\ \hline \end{gathered}$ | ns | Note 2 |
| $\mathrm{T}_{\text {MIDS }}$ | MCLK falling edge to input data stable |  |  | 55 |  |  | $\begin{gathered} T_{1 Q}+ \\ T_{2 Q}-45 \end{gathered}$ | ns | Note 2 |
| $\mathrm{T}_{\text {MIDH }}$ | Input data hold time (MCLK falling edge) | 115 |  |  | $\begin{gathered} \mathrm{T}_{1 Q}+ \\ \mathrm{T}_{2 \mathrm{Q}}+15 \end{gathered}$ |  |  | ns | Note 2 |
| TMODH | Output data hold time (MCLK falling edge) | 11 |  |  | 11 |  |  | ns |  |
| TMods | Output data stable (MCLK falling edge) | 130 |  | 150 | $\begin{gathered} \mathrm{T}_{1 Q \mathrm{Q}}+ \\ \mathrm{T}_{2 Q}+30 \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{1 Q}+ \\ \mathrm{T}_{2 Q}+50 \end{gathered}$ | ns | Note 2 |

## NOTES

1 X 1 and X 2 inputs are driven by an external pulse generator with an amplitude of 15 volts, all timing parameters are measured at this voltage level
2 Respectively, $T_{1 Q}, T_{2 Q}, T_{3 Q}$, and $T_{4 Q}$ represent time intervals for the first, second, third, and fourth quarter cycles
3 Capacitive loading for the address bus is 150 picofarads
$4 \mathrm{~T}_{\text {MAS }}$ is obtained by forcing a valid instruction and an I/O bus input to occur earlier than the specified minımum set up time
$5 \mathrm{~T}_{I A}$ is obtained by forcing a valid instruction input to occur eartier than the minimum set up time
6 TIVA is obtained by forcing a valid I/O bus input to meet the minium set up time
7. TMIS represents the setup time required by internal latches of the $8 \times 305$ In system applications, the instruction input may have to be valid before the worst-case set up time in order for the system to respond with a valid I/O bus input that meets the I/O bus input set up time (TIDS and TMIDS)
8. $T_{M I H}$ represents the hold time required by internal latches of the $8 \times 305$ To generate proper $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ signals, the instruction must be held valid until the address bus changes

9 The minimum figure for these parameters represents the earliest time that I/O bus output drivers of the 8X305 will turn on
10 This parameter represents the latest time that the output drivers of the input device should be turned off

## TEST CIRCUITS



ABSOLUTE MAXIMUM RATINGS Storage Temperature ( $\mathrm{T}_{\text {STG }}$ ) ratings are from -65 to $+150^{\circ} \mathrm{C}$

| PIN | DESCRIPTION | RATING | UNIT | PIN | DESCRIPTION | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | +7.0 | V | All other pins | Logic input pins | 5.5 | V |
| $\mathrm{X} 1, \mathrm{X} 2$ | Crystal input voltage | 2.0 | V |  |  |  |  |

DC CHARACTERISTICS (Military Part) $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS |  | LIMITS |  |  | UNIT | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  |  |  |  | 4.5 | 5.0 | 5.5 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage |  |  | $\begin{aligned} & 0.6 \\ & 2.0 \end{aligned}$ |  | 2.0 | V | $\begin{aligned} & \text { X1 and X2 } \\ & \text { All other pins } \\ & \hline \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage |  |  |  |  | $\begin{aligned} & \hline 0.4 \\ & 0.8 \end{aligned}$ | V | $\begin{aligned} & \text { X1 and X2 } \\ & \text { All other pins } \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{m}$ | $=-3 \mathrm{~mA}$ | 2.4 |  |  | V |  |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{mi} \\ \mathrm{~V}_{\mathrm{CC}}=\mathrm{mit} \end{gathered}$ | $\begin{aligned} & \mathrm{OL}=6 \mathrm{~mA} \\ & \mathrm{~L}=16 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{aligned} & 0.55 \\ & 0.55 \end{aligned}$ | V | $\mathrm{A}_{0}$ through $\mathrm{A}_{12}$ All other outputs |
| $V_{C R}$ | Regulator voltage |  |  |  | $\begin{aligned} & \hline 3.5 \\ & 3.1 \\ & 2.6 \\ & \hline \end{aligned}$ |  | V | $\begin{aligned} & \mathrm{T}_{\mathrm{C}}=-55^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{C}}=0^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{C}}=125^{\circ} \mathrm{C} \end{aligned}$ |
| $V_{\text {IC }}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{mi}$ | $-10 \mathrm{~mA}$ |  |  | - 1.5 | V | Crystal inputs X1 and X2 do not have internal clamp diodes. |
| $\mathrm{I}_{\mathbf{H}}$ | High level input current | $\mathrm{V}_{\mathrm{CC}}=$ max | $\begin{aligned} & V_{1 H}=0.6 \mathrm{~V} \\ & V_{1 H}=4.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 4.0 \\ & 50 \end{aligned}$ | ${ }_{\mu \mathrm{A}}^{\mathrm{mA}}$ | $\begin{array}{\|l\|} \text { X1 and X2 } \\ \text { All other pins } \\ \hline \end{array}$ |
|  | Low-level input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{max}$ | $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  |  | $\begin{gathered} -3 \\ -0.3 \\ -1.6 \\ -0.4 \end{gathered}$ | mA | $\begin{array}{\|l\|} \hline \frac{\mathrm{X} 1}{} \text { and } \mathrm{X} 2 \\ \overline{\mathrm{~V} 0}-\overline{\mathrm{IV7}} \\ \frac{\mathrm{IO}-\mathrm{I15}}{\mathrm{HALT}} \text { and RESET } \\ \hline \end{array}$ |
| Ios | Short circuit output current | $\mathrm{V}_{\mathrm{CC}}=$ max; ( no more than be connec | At any time, output should to ground.) | -30 |  | - 140 | mA | All output pins |
| $\mathrm{I}_{\mathrm{cc}}$ | Supply current |  |  |  |  | $\begin{aligned} & 175 \\ & 205 \end{aligned}$ | mA | $\begin{aligned} & \mathrm{T}_{\mathrm{C}}=125^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{I}_{\text {REG }}$ | Regulator control |  |  | -10 |  | -25 | mA | Max available base drive for series-pass transistor |
| $I_{C R}$ | Regulator current |  |  | - |  | $\begin{aligned} & 180 \\ & 260 \\ & \hline \end{aligned}$ | mA | $\begin{aligned} & \mathrm{T}_{\mathrm{C}}=125^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{C}}=-55^{\circ} \mathrm{C} \end{aligned}$ |

## NOTES

1. Operating temperature ranges are guaranteed after thermal equilibrium has been reached.

2 All voltages measured with respect to ground terminal.

AC CHARACTERISTICS (Military Part) CONDITIONS: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} ;-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}$
LOADING: (See test circuits)

| PARAMETER (Note 1) |  | LIMITS (INSTRUCTION CYCLE TIME = 250ns) |  |  | LIMITS (INSTRUCTION) CYCLE TIME > 250ns) |  |  | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| $\mathrm{T}_{\text {PC }}$ | Processor cycle time | 250 |  |  | 250 |  |  | ns |  |
| $\mathrm{T}_{\mathrm{CP}}$ | X1 clock period | 125 |  |  | 125 |  |  | ns |  |
| $\mathrm{T}_{\mathrm{CH}}$ | X1 clock high time | 62 |  |  | 62 |  |  | ns |  |
| $\mathrm{T}_{\mathrm{CL}}$ | X1 clock low time | 62 |  |  | 62 |  |  | ns |  |
| $\mathrm{T}_{\text {MCL }}$ | MCLK low delay | 15 |  | 40 | 15 |  | 40 | ns |  |
| $T_{W}$ | MCLK pulse width | 47 |  | 72 | $\mathrm{T}_{4 \mathrm{Q}}-15$ |  | $\mathrm{T}_{4 \mathrm{Q}}+10$ | ns | Note 2 |
| TMODO | Output driver turn-on time (MCLK falling edge) | 145 |  | 175 | $\begin{gathered} \mathrm{T}_{1 Q}+ \\ \mathrm{T}_{2 Q}+20 \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{1 Q}+ \\ \mathrm{T}_{2 Q}+50 \end{gathered}$ | ns | Note 9 |
| $T_{D I}$ | Output driver turn-on time (SC/WC rising edge) | 20 |  |  | 20 |  |  | ns | Note 10 |
| $\mathrm{T}_{\mathrm{DD}}$ | Input data to output data | 80 |  | 115 | 80 |  | 115 | ns |  |
| $\mathrm{T}_{\text {MHS }}$ | MCLK falling edge to $\overline{\text { HALT }}$ falling edge |  |  | 40 |  |  | $\mathrm{T}_{10}-22$ | ns | Note 2 |
| $\mathrm{T}_{\text {MHH }}$ | $\overline{\text { HALT }}$ hold time (MCLK falling edge) | 80 |  |  | $\mathrm{T}_{1 \mathrm{Q}}+18$ |  |  | ns | Note 2 |
| $\mathrm{T}_{\text {ACC }}$ | Program storage access time |  |  | 90 |  |  |  | ns |  |
| $\mathrm{T}_{10}$ | I/O port output enable time ( $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ to valid $\overline{\mathrm{V}}$ data input) |  |  | 40 |  |  |  | ns |  |
| $\mathrm{T}_{\text {MAS }}$ | MCLK falling edge to address stable |  |  | 160 |  |  | $\begin{gathered} \mathrm{T}_{1 \mathrm{Q}}+ \\ \mathrm{T}_{2 \mathrm{Q}}+35 \end{gathered}$ | ns | Notes 2, 3 \& 4 |
| $\mathrm{T}_{1 /}$ | Instruction to address |  |  | 160 |  |  | $\mathrm{T}_{2 \mathrm{Q}}+98$ | ns | Notes 2, 3 \& 5 |
| TIVA | Input data to address |  |  | 90 |  |  | 90 | ns | Notes 3 \& 6 |
| $\mathrm{T}_{\text {MIS }}$ | MCLK falling edge to instruction stable |  |  | 40 |  |  | $\mathrm{T}_{10}-22$ | ns | Notes 2 \& 10 |
| $\mathrm{T}_{\text {MIH }}$ | Instruction hold time (MCLK falling edge) | 70 |  |  | $\mathrm{T}_{1 Q}+8$ |  |  | ns | Notes 2 \& 8 |
| $\mathrm{T}_{\text {MWH }}$ | MCLK falling edge to SC/WC rising edge | 127 |  | 154 | $\begin{gathered} \mathrm{T}_{1 Q+}+ \\ \mathrm{T}_{2 Q+2} \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{10}+ \\ \mathrm{T}_{2 Q}+29 \end{gathered}$ | ns | Note 2 |
| $\mathrm{T}_{\text {MWL }}$ | MCLK falling edge to SC/WC falling edge | 5 |  | 25 | 5 |  | 25 | ns |  |
| $\mathrm{T}_{\text {MIBS }}$ | MCLK falling edge to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (Input phase) | 10 |  | 35 | 10 |  | 35 | ns |  |
| $\mathrm{T}_{\text {IIBS }}$ | Instruction to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (Input phase) |  |  | 30 |  |  | 30 | ns |  |
| $\mathrm{T}_{\text {mobs }}$ | MCLK falling edge to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (Output phase) | 140 |  | 170 | $\begin{gathered} \mathrm{T}_{1 Q}+ \\ \mathrm{T}_{2 Q}+15 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{1 Q}+ \\ \mathrm{T}_{2 Q}+45 \end{gathered}$ | ns | Note 2 |
| $\mathrm{T}_{\text {MIDS }}$ | MCLK faling edge to input data stable |  |  | 75 |  |  | $\begin{gathered} \mathrm{T}_{10}+ \\ \mathrm{T}_{2 Q}-50 \\ \hline \end{gathered}$ | ns | Note 2 |
| $T_{\text {MIDH }}$ | Input data hold time (MCLK falling edge) | 140 |  |  | $\begin{gathered} \mathrm{T}_{1 Q}+ \\ \mathrm{T}_{2 Q}+15 \end{gathered}$ |  |  | ns | Note 2 |
| TMODH | Output data hold time (MCLK falling edge) | 11 |  |  | 11 |  |  | ns |  |
| TMODS | Output data stable (MCLK falling edge) | 150 |  | 180 | $\begin{gathered} \mathrm{T}_{1 Q}+ \\ \mathrm{T}_{2 Q}+25 \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{1 \mathrm{Q}}+ \\ \mathrm{T}_{2 Q}+55 \end{gathered}$ | ns | Note 2 |

NOTES
1 X1 and X2 inputs are driven by an external pulse generator with an amplitude of 1.5 volts, all timing parameters are measured at this voltage level.
2 Respectively, $T_{1 Q}, T_{2 Q}, T_{3 Q}$, and $T_{4 Q}$ represent time intervals for the first, second, third, and fourth quarter cycles.
3. Capacitive loading for the address bus is 150 picofarads.

4 TMAS is obtained by forcing a valid instruction and an I/O bus input to occur earlier than the specified minımum set up time.
5. $T_{I A}$ is obtained by forcing a valid instruction input to occur earlier than the minımum set up time.

6 TIVA is obtained by forcing a valid I/O bus input to meet the minium set up time
7 TMIS represents the setup time required by internal latches of the $8 \times 305$. In system applications, the instruction input may have to be valid before the worst-case set up time in order for the system to respond with a valid I/O bus input that meets the I/O bus input set up time ( $T_{I D S}$ and $T_{\text {MIDS }}$ )
8. $T_{\text {MIH }}$ represents the hold time required by internal latches of the $8 \times 305$. To generate proper $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ signals, the instruction must be held valid until the address bus changes

9 The minimum figure for these.parameters represents the earliest time that l/O bus output drivers of the $8 \times 305$ will turn on.
10. This parameter represents the latest time that the output drivers of the input device should be turned off.

## TIMING CONSIDERATIONS (Commercial Part)

As shown in the AC CHARACTERISTICS table for the commercial part, the minimum instruction cycle time is 200 nanoseconds; whereas, the maximum is determined by the on-chip oscillator frequency and can be any value the user chooses. With an instruction cycle time of 200 nanoseconds, the part can be characterized in terms of absolute values; these are shown in the first "LIMITS" column of the table. When the instruction cycle time is greater than 200 nanoseconds, certain parameters are cycle-time dependent; thus, these parameters are specified in terms of the four quarter cycles ( $T_{1 Q}, T_{2 Q}, T_{3 Q}$, and $\mathrm{T}_{4 \mathrm{Q}}$ ) that make up one instruction cycle - see 8X305 TIMING DIAGRAM. As the time interval for each instruction cycle increases (becomes greater than 200 nanoseconds), the delay for all parameters that are cycle-time dependent is likewise increased. In some cases, these delays have a significant impact on timing relationships and other areas of systems design; subsequent paragraphs describe these timing parameters and reliable methods of calculation.

Timing parameters for the 8X305 are normally measured with reference to MCLK.

System determinants for the instruction cycle time are:

- Propagation delays within the 8X305
- Access time of Program Storage
- Enable time of the I/O port

Normally, the instruction cycle time is constrained by one or more of the following conditions:

Condition 1 - Instruction or MCLK to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ (input phase) plus I/O port access time (TIO) $\leq$ IV data set up time (Figure 5a).
Condition 2 - Program storage access time (TACC) plus instruction to $\overline{L B} / R B$ (input phase) plus I/O port access time (TIO) plus IV data (input phase) to address $\leq$ instruction cycle time (Figure 5b).
Condition 3 - Program storage access time plus instruction to address $\leq$ instruction cycle time (Figure 5c).


Figure 5. Constraints of $8 \times 305$ Instruction Cycle Time

## 8X305 TIMING DIAGRAM



From condition \#1 and with an instruction cycle time of 200ns, the I/O port access time (TIO) can be calculated as follows:

TMIBS + TIO $\leq$ TMIDS
transposing, TIO $\leq$ TMIDS $=$ TMIBS
substituting, TIO $\leq 55 n s-25 n s$
result, $\mathrm{TIO} \leq 30 \mathrm{~ns}$
Using 30ns for TIO, the constraint imposed by condition \#1 can also be used to calculate the minimum cycle time:

$$
\text { TMIBS + TIO } \leq \text { TMIDS }
$$

thus, $25 n s+30 n s \leq T_{1 Q}+T_{2 Q}-45$
$25 n s+30 n s \leq 1 / 2$ cycle -45 therefore, the worst-case instruction cycle time is 200 ns . With subject parameters referenced to X1, the same calculations are valid:

$$
\text { TIBS + TIO + TIDS } \leq 1 / 2 \text { cycle }
$$

thus, $45 n s+30 n s+25 n s \leq 1 / 2$ cycle therefore, the worst-case instruction cycle time is again 200 ns . From condition \#2 and with an instruction cycle time of 200 ns , the program storage access time can be calculated:

$$
\text { TACC + TIIBS + TIO + TIVA } \leq 200 \mathrm{~ns}
$$

transposing, TACC $\leq 200 \mathrm{~ns}$ - TIIBS - TIO - TIVA
substituting, $\quad$ TACC $\leq 200 n s-25 n s-30 n s-85 n s$
thus, TACC $\leq 60 \mathrm{~ns}$ hence, for an instruction cycle time of 200 ns , a program storage access time of 60 ns is implied. The constraint imposed by condition \#3 can be used to verify the maximum program storage access time:

$$
\text { TIA + TACC } \leq \text { Instruction Cycle }
$$

thus, TACC $\leq 200 \mathrm{~ns}-140 \mathrm{~ns}$
and, TACC $\leq 60 \mathrm{~ns}$, confirming that a program storage access time of 60 ns is satisfactory.
For an instruction cycle time of 200 ns and a program storage access time of 60ns (Condition \#2/Figure 5b), the instruction should be valid at the falling edge of MCLK. This relationship can be derived by the following equation:

$$
\begin{aligned}
& 200 \mathrm{~ns}-\text { TMAS }- \text { TACC } \\
= & 200 \mathrm{~ns}-140 \mathrm{~ns}-60 \mathrm{~ns} \\
= & 0 \mathrm{~ns}
\end{aligned}
$$

It is important to note that, during the input phase, the beginning of a valid $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ signal is determined by either the instruction to $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ delay (TIIBS) or the delay from the falling edge of MCLK to $\overline{L B} / \overline{R B}$ (TMIBS). Assuming the instruction is valid at the falling edge of MCLK and adding the instruction-to- $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ delay (TIIBS $=25 \mathrm{~ns}$ ), the $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ signal will be valid 25 ns after the falling edge of MCLK. With a fast program storage memory and with a valid instruction before the falling edge of MCLK - the $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ signal will, due to the TMIBS delay, still be valid 25 ns after the falling edge of MCLK. Using a worst-case instruction cycle time of 200 ns , the user cannot gain a speed advantage by selecting a memory with faster access time. Under the same conditions, a speed advantage cannot be obtained by using an I/O port with fast access time (TIO) because the address bus will be stable

55 ns (TAS) after the beginning of the third quarter cycle - no matter how early the $\overline{\mathrm{IV}}$ data input is valid.

## CLOCK CONSIDERATIONS

The on-chip oscillator and timing-generation circuits of the $8 \times 305$ can be controlled by any one of the following methods:

Capacitor - if timing is not critical
Crystal - if precise timing is required
External Drive - if application requires that the 8X305 be driven from a system clock
Capacitor Timing. A non-polarized ceramic or mica capacitor with a working voltage equal to or greater than 25 volts is recommended. The lead lengths of capacitor should be approximately the same and as short as possible; also, the timing circuits should not be in close proximity to external sources of noise. For various capacitor $\left(C_{x}\right)$ values, the cycle time can be approximated as:

| $\mathbf{C}_{\mathbf{X}}$ (in pF) | APPROXIMATE CYCLE TIME |
| :---: | :---: |
| 100 | 300 ns |
| 200 | 500 ns |
| 500 | $1.1 \mu \mathrm{~s}$ |
| 1000 | $2.0 \mu \mathrm{~s}$ |

Crystal Timing. When a crystal is used, the on-chip oscillator operates at the resonant frequency ( $f_{0}$ ) of the crystal; the series-resonant quartz crystal connects to the 8 X305 via pins 10 (X1) and 11 (X2). The lead lengths of the crystal should be approximately equal and as short as possible; also, the timing circuits should not be in close proximity to external sources of noise. The crystal should be hermetically sealed (HC type can) and have the following electrical characteristics:

Type - Fundamental mode, series resonant Impedance at Fundamental - 35 ohms maximum
Impedance at Harmonics and Spurs - 50 ohms minimum
The resonant frequency ( $f_{0}$ ) of the crystal is related to the desired cycle time $(T)$ by the equation: $f_{o}=2 / T$; thus, for a cycle time of 200 nanoseconds, $f_{0}=10 \mathrm{MHz}$.

## HALT Logic

The $\overline{\mathrm{HALT}}$ signal is sampled via internal chip logic at the end of the first internal quarter of each instruction cycle. If, when sampled, the HALT signal is active-low, a halt is immediately executed and the current instruction cycle is terminated; however, the halt cycle does not inhibit MCLK nor does it affect any internal registers of the 8X305. As long as the $\overline{\mathrm{HALT}}$ line is active-low, the SC and WC lines are low (inactive), the Left Bank ( $\overline{L B}$ )/Right Bank ( $\overline{\mathrm{RB}}$ ) signals are high (inactive), and the $\overline{\mathrm{IV}}$ bus remains in the three-state mode of operation. Normal operation resumes at the next cycle in which $\overline{\text { HALT }}$ is high when sampled - see HALT TIMING DIAGRAM.

## HALT TIMING DIAGRAM



Notes.

1. The $\overline{\text { HALT }}$ signal can switch from High to Low at any time during this interval.
2. The $\overline{\text { HALT }}$ signal can switch from Low to High at any time during this interval

Timing Descriptions.
$T_{H S}-8 e t-u p$ time from $\overline{\text { HALT }}$ to $X 1$ (independent of instruction cycle time)
$T_{H H-h}$-hold time from X1 to $\overline{\text { HALT }}$ (independent of instruction cycle time) TMHS-set-up time from MCLK to HALT (dependent upon instruction cycle time) $\mathbf{T}_{\text {MHH }}$-hold time from MCLK to HALT (dependent upon instruction cycle time)


Figure 7. Timing Relationships of $8 \times 305$ I/O Signals

Using an External Clock. The 8X305 can be synchronized with an external clock by simply connecting appropriate drive circuits to the X1/X2 inputs. Figure 8 shows how the on-chip oscillator can be driven from the complementary outputs of a pulse generator. In applications where the MicroController must be driven from a master clock, the X1/X2 lines can be interfaced to TTL logic as shown in Figure 9.


Figure 8. Clocking with a Pulse Generator


Figure 9. Clocking with TTL

## RESET Logic

$\overline{\text { RESET }}$ (pin 43) can be driven from a high (inactive) state to a low (active) state at any time with respect to the system clock, that is, the reset function is asynchronous. To ensure proper operation, $\overline{\text { RESET must be held low }}$ (active) for one full instruction time. When the line is driven from a high state to an active-low state, several events occur - the precise instant of occurrence is basically a function of the propagation delay for that particular event. As shown in the RESET TIMING DIAGRAM, these events are:

- The Program Counter and Address Register are set to address zero and remain in that state as long as the $\overline{\text { RESET }}$ line is low. Other than PC and AR, RESET does not affect other internal registers.
- The input/output (IV) bus goes three-state and remains in that condition as long as the RESET line is low.
- The Select Command and Write Command signals are driven low and remain low as long as the RESET line is low.
- The Left Bank/Right Bank ( $\overline{\mathrm{LB}} / \overline{\mathrm{RB}}$ ) signals are forced high asynchronously for the period in which the RESET line is low.
During the time $\overline{\text { RESET }}$ is active-low, MCLK is inhibited; moreover, if the $\overline{\text { RESET }}$ line is driven low during the last two quarter cycles, MCLK may be shortened for that particular machine cycle. When RESET line is driven high (inactive) - one quarter to one full instruction cycle later, MCLK appears just before normal operation is resumed. The RESET/MCLK relationship is clearly shown by " $B$ " in the timing diagram. As long as the RESET line is activelow, the HALT signal (described next) is not sampled by internal logic of the $8 \times 305$.


## RESET TIMING DIAGRAM



## FEATURES

- Dual bidirectional ports
- Independent port operation (User-port priority for data entry)
- User data input synchronous
- At power-up, User-port outputs are high and Microprocessor-port outputs are high-Z
- Three-state TTL outputs for high-drive capabilities
- Directly compatible with 8X300 Microcontroller
- Single +5 V supply


## PRODUCT DESCRIPTION

The 8T31 is an 8-bit bidirectional data register designed to function as Input/Output interface elements in microprocessor systems.

Each part contains eight clocked data latches that are accessible from either a microprocessor port or a user port. Separate I/O control is provided for each port. The two ports operate independently, except that when both are attempting to input data into the data latches, the User port (UD0-UD7) has priority. The master enable (ME) signal enables or disables the microprocessor bus regardless of the state of the other inputs but has no effect on the user bus.

A unique feature of these parts is their ability to start up in a predetermined state. If the clock is maintained at a level of less than 0.8 volts until the power supply reaches 3.5 volts, all bits of the user port will wakeup at a "logic 1 " level and those of the microprocessor port will wakeup in the high-impedance state

LOGIC DIAGRAM


## PIN CONFIGURATION



## PIN DESIGNATION

| PIN | SYMBOL | NAME AND FUNCTION | TYPE |
| :---: | :---: | :---: | :---: |
| 1-8 | UDO-UD7 | User Data I/O Lines. Bidirectional data lines to communicate with user's equipment | Acitve high three-state |
| 16-23 | IV0-IV7 | Microprocessor Bus. Bidirectional data lines to communicate with controlling digital system. | Active low three-state |
| 10 | $\overline{\mathrm{BIC}}$ : | Input Control. User input to control writing into the $\mathrm{I} / \mathrm{O}$ Port from the user data lines. | Active low |
| 9 | $\overline{\mathrm{BOC}}$. | Output Control. User input to control reading from the I/O Port onto the user data lines. | Active low |
| 11 | $\overline{\mathrm{ME}}$ : | Master Enable. System input to enable or disable all other system inputs and outputs. It has no effect on user inputs and outputs. | Active low |
| 15 | WC: | Write Command. When WC is high, stores contents of $\overline{\mathrm{IVO}}-\mathrm{IV7}$ as data. | Active high |
| 14 | $\overline{\mathrm{RC}}$ | Read Command. When RC is low, data is presented on IVO-IV7. | Active low |
| 13 | MCLK | Master Clock. Input to strobe data into the latches. See function tables for details | Active high |
| 24 | $\mathrm{V}_{\mathrm{CC}}$ | 5 V power connection. |  |
| 12 | GND: | Ground |  |

Table 1. USER PORT CONTROL FUNCTION

| $\overline{\text { BIC }}$ | $\overline{\text { BOC }}$ | MCLK | USER DATA BUS FUNCTION |
| :---: | :---: | :---: | :---: |
| H | L | X | Output Data |
| L | X | H | Input Data |
| H | H | X | Inactive |

$H=$ High Level $L=$ Low Level $X=$ Don't care

## USER DATA BUS CONTROL

The activity of the user data bus is controlled by the $\overline{\mathrm{BIC}}$ and $\overline{\mathrm{BOC}}$ inputs as shown in Table 1.

The user data input is a synchronous function with MCLK. A low level on the $\overline{B I C}$ input allows data on the user data bus to be written into the data latches only if MCLK is at a high level. A low level on the BIC input allows data on the user data bus to be latched regardless of the level of the MCLK input.
To avoid conflicts at the data latches, input from the microprocessor port is inhibited when BIC is at a low level. Under all other conditions the 2 ports operate independently.

## MICROPROCESSOR BUS CONTROL

As is shown in Table 2, the activity of the microprocessor port is controlled by the $\overline{\mathrm{ME}}$, RC, WC and BIC inputs, as well as the state of an internal status latch. BIC is included to show user port priority over the microprocessor port for data input.

## BUS OPERATION

Data written into the 8 T 31 from one port will appear inverted when read from the other port. Data written into the 8 T 31 from one port will not be inverted when read from the same port.

Table 2. MICROPROCESSOR PORT CONTROL FUNCTION

| ME | $\overline{\mathbf{R C}}$ | WC | MCLK | $\overline{B I C}$ | MICROPROCESSOR BUS FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | X | X | Output Data |
| L | X | H | H | H | Input Data |
| X | H | L | X | X | Inactive |
| X | X | H | X | L | Inactive |
| H | X | X | X | X | Inactive |

DC ELECTRICAL CHARACTERISTICS $V_{C C}=5 \mathrm{~V} \pm 5 \%, 0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}$ unless otherwise specified.


NOTES
1 The input current includes the three-state/open collector leakage current of the output driver on the data lines
2 Only one output may be shorted at a tıme

## PARAMETER MEASUREMENT INFORMATION



AC ELECTRICAL CHARACTERISTICS $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$


NOTES
1 Data delays referenced to the clock are valid only if the input data is stable at the arrival of the clock and the hold time requirement is met
2 Set up and hold tımes given are for "normal" operation $\overline{B I C}$ setup and hoid tımes are for a user write operation $\overline{R C}$ setup and hold times are for an I/O Port select operation $\overline{M E}$ and WC setup and hold tımes are for a microprocessor bus write operation
3 Times are referenced to MCLK

## VOLTAGE WAVEFORMS



## FEATURES

- Independent port operation (user-port priority for data entry)
- User data input available as synchronous (8T32) or as asynchronous (8T36)
- User data bus available with three-state (8T32, 8T36)
- At power-up, user-port outputs are high and microprocessor-port outputs are high-z; status latch (from address compare) is also cleared at power-up
- Three-state TTL outputs for high-drive capabilities
- Directly compatible with $8 \times 300$ microcontroller
- Single +5 V supply


## PRODUCT IDENTITY

8T32- Three-state, field-programmable (addresses 0-255), synchronous user port.
8 T 36 -Three-state, field-programmable (addresses 0-255), asynchronous user port

## PRODUCT DESCRIPTION

8T32/8T36. Each of these I/O Bytes is an addressable and bi-directional register designed for use as an interface element in any system with TTL-compatible buses. (Note. Since these I/O Bytes are frequently used with the 8X300 Microcontroller and its associated Interface Vector bus, the 8T32-8T36 family of parts are commonly called IV Bytes.) Each I/O Byte contains eight identical data latches (Bits 0 through 7); the latches are accessed from etther of two 8 -bit ports-one port connecting to the microprocessor ( $8 \times 300$ ) and the other port connecting to the user device.

Separate controls are provided for each port and the two ports operate independently, except when both attempt to input data at the same time; in this case, the user port bus has proority.

The address of each I/O Byte is fieldprogrammable and the microprocessor port is accessed when a valid address is received; the user port is accessible at all times. A selected Byte is automatically deselected when the address of another I/O Byte is sensed on the address/data bus. A Master Enable (ME) Input is available for use as a ninth address bit, allowing direct access to 512 I/O Bytes without address decoding.

A unique feature of these parts is their ability to start up in a predetermined state. If the clock is maintained at a level of less than 0.8 volts until the power supply reaches 3.5 volts, all bits of the user port will wakeup at a "logic 1 " level and those of the microprocessor port will wakeup in the high-impedance state.

## PIN CONFIGURATION



ORDER NUMBERS
contact local sales represenative

A stock of 8T32s and 8T36s with addresses " 1 " through " 10 " are maintained in inventory; with a longer lead time, a small quantity of address " 11 " through " 50 " are also available.

*Switch indicates synchronous/asynchronous user write option Switch shown for synchronous version

## PIN DESCRIPTION

| PIN | SYMBOL | NAME AND FUNCTION | TYPE |
| :---: | :---: | :---: | :---: |
| 1-8 | UD0-UD7 | User Data I/O Lines Bidirectıonal data lines to communicate with user's equipment Either tristate or open collector outputs are avallable | Active high |
| 16-23 | $\overline{\mathrm{IVO}} \mathrm{IV} \overline{\mathrm{IV}}$ | Microprocessor Bus Bidirectional data lines to communicate with controlling digital system (microprocessor) | Active low three-state |
| 10 | $\overline{\text { BIC }}$ | Input Control User input to control writing into the I/O Port from the user data lines | Active low |
| 9 | $\overline{B O C}$ | Output Control User input to control reading from the I/O Port onto the user data lines | Active low |
| 11 | $\overline{M E}$ | Master Enable System input to enable or disable all other system inputs and outputs It has no effect on user inputs and outputs | Active low |
| 15 | WC | Write Command. When WC is high and SC is low, I/O Port, if selected, stores contents of $\overline{\mathrm{IVO}}-\overline{\mathrm{IV7}}$ as data. | Active high |
| 14 | SC | Select Command. When SC is high and WC is low, data on $\overline{\mathrm{VVO}}-\overline{\mathrm{V} 7}$ is interpreted as an address I/O Port selects itself if its address is identical to $\mu \mathrm{P}$ bus data; it de-selects itself otherwise | Active high |
| 13 | MCLK | Master Clock Input to strobe data into the latches See function tables for detalls | Active high |
| 24 | VCC | 5 V power connection |  |
| 12 | GND | Ground |  |

Table 1. USER PORT CONTROL FUNCTION

| $\overline{\text { BIC }}$ | $\overline{3}$ BOC | MCLK | USER DATA BUS FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 8T32 | 8T36 |
|  | L | X | Output Data | Output Data |
| L | X | H | Input Data | Input Data |
| L | X | L | Inactive | Input Data |
| H | H | X | Inactive | Inactive |

$H=$ High Level L = Low Level $X=$ Don't care

Table 2. MICROPROCESSOR PORT CONTROL FUNCTION

| $\overline{\text { ME }}$ | SC | WC | MCLK | $\overline{\text { BIC }}$ | STATUS <br> LATCH | I/O PORT <br> FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | X | X | SET | Output Data |
| L | L | H | H | H | SET | Input Data |
| L | H | L | H | X | X | Input Address |
| L | H | H | H | L | X | Input Address |
| L | H | H | H | H | X | Input Data and Address |
| L | X | H | L | X | X | Inactive |
| L | H | X | L | X | X | Inactive |
| L | L | H | H | L | X | Inactive |
| L | L | X | X | X | Not Set | Inactive |
| H | X | X | X | X | X | Inactive |

## USER DATA BUS

The activity of the user data bus is con trolled by the $\overline{\mathrm{BIC}}$ and $\overline{\mathrm{BOC}}$ inputs as shown in Table 1.

For the 8 T 32 , user data input is a synchronous function with MCLK. A low level on the $\overline{B I C}$ input allows data on the user data bus to be written into the data latches only if MCLK is at a high level. For the $8 T 36$, user data input is an asynchronous function. A low level on the $\overline{\mathrm{BIC}}$ input allows data on the user data bus to be latched regardless of the level of the MCLK input Note that when the $8 T 36$, is used with the $8 \times 300$ Microcontroller, care must be taken to insure that the Microprocessor bus is stable when it is being read by the $8 \times 300$ Mıcrocontroller.

To avoid conflicts at the Data Latches, input from the Microprocessor Port is inhibited when $\overline{\mathrm{BIC}}$ is at a low level. Under all other conditions the two ports operate independently

## MICROPROCESSOR <br> BUS CONTROL

As is shown in Table 2, the activity of the microprocessor port is controlled by the $\overline{\mathrm{ME}}$, $\mathrm{SC}, \mathrm{WC}$, and $\overline{\mathrm{BIC}}$ inputs, as well as the state of an internal status latch. $\overline{B I C}$ is included to show user port priority over the microprocessor port for data input.

Each I/O Port's status latch stores the result of the most recent I/O Port select; it is set when the I/O Port's internal address matches the Microprocessor Bus. It is cleared when an address that differs from the internal address is presented on the Microprocessor Bus.

In normal operation, the state of the status latch acts like a master enable; the microprocessor port can transfer data only when the status latch is set.

When SC and WC are both high, data on the Microprocessor Bus is accepted as data, whether or not the I/O Port was selected. The data is also interpreted as an address. The I/O Port sets its select status if its address matches the data read when SC and WC were both high; it resets its select status otherwise.

## BUS OPERATION

Data written into the I/O Port from one port will appear inverted when read from the other port. Data written into the I/O Port from one port will not be inverted when read from the same port.

AC ELECTRICAL CHARACTERISTICS $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 5 \%$

| PARAMETER | INPUT | TEST CONDITION | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ${ }^{t_{P D}}$ User data delay (Note 1) | $\begin{gathered} \text { UD X } \\ \text { MCLK } \\ \overline{\mathrm{BIC}} \dagger \end{gathered}$ | $C_{L}=50 \mathrm{pF}$ |  | $\begin{aligned} & 25 \\ & 45 \\ & 40 \end{aligned}$ | $\begin{aligned} & 38 \\ & 61 \\ & 55 \end{aligned}$ | ns |
| ${ }^{\text {t }}$ OE User output enable | $\overline{B O C}$ | $C_{L}=50 \mathrm{pF}$ | 18 | 26 | 47 | ns |
| ${ }^{\text {t }} \mathrm{OD}$ User output disable | $\frac{\overline{\mathrm{BIC}}}{\overline{\mathrm{BOC}}}$ | $C_{L}=50 \mathrm{pF}$ | $\begin{aligned} & 18 \\ & 16 \end{aligned}$ | $\begin{aligned} & 28 \\ & 23 \end{aligned}$ | $\begin{aligned} & 35 \\ & 33 \end{aligned}$ | ns |
| ${ }^{\text {t PD }} \quad \mu \mathrm{P}$ data delay (Note 1) | $\begin{aligned} & \overline{I V X} \\ & \text { MCLK } \end{aligned}$ | $C_{L}=50 \mathrm{pF}$ |  | $\begin{aligned} & 38 \\ & 48 \end{aligned}$ | $\begin{aligned} & 53 \\ & 61 \end{aligned}$ | ns |
| ${ }^{\text {t }}$ OE $\mu \mathrm{P}$ output enable | $\begin{aligned} & \overline{M E} \\ & \mathrm{SC} \\ & \mathrm{WC} \end{aligned}$ | $C_{L}=50 \mathrm{pF}$ | 14 | 19 | 25 | ns |
| ${ }^{\text {t }} \mathrm{OD} \mu \mathrm{P}$ output disable | $\begin{aligned} & \overline{M E} \\ & \mathrm{SC} \\ & \mathrm{WC} \end{aligned}$ | $C_{L}=50 \mathrm{pF}$ | 13 | 17 | 32 | ns |
| ${ }^{\text {}}$ W Minımum pulse width | MCLK $\overline{\mathrm{BIC}}+$ |  | $\begin{aligned} & 40 \\ & 35 \end{aligned}$ |  |  | ns |
| ${ }^{\text {t }}$ SETUP Minımum setup time | $\begin{aligned} & \text { UD X口 } \\ & \begin{array}{l} \overline{\mathrm{BIC}} \\ \overline{\mathrm{IVX}} \\ \overline{\mathrm{ME}} \\ \mathrm{SC} \\ \mathrm{WC} \end{array} \end{aligned}$ | (Note 2) | $\begin{aligned} & 15 \\ & 25 \\ & 55 \\ & 30 \\ & 30 \\ & 30 \end{aligned}$ |  |  | ns |
| ${ }^{\text {t HOLD }}$ Minimum hold time | $\begin{aligned} & \text { UD XD } \\ & \overline{\overline{B C}^{*}} \\ & \overline{\mathrm{VX}} \\ & \overline{\mathrm{ME}} \\ & \mathrm{SC} \\ & \mathrm{WC} \end{aligned}$ | (Note 2) | $\begin{array}{r} 25 \\ 10 \\ 10 \\ 5 \\ 5 \\ 5 \end{array}$ |  |  | ns |

[^1]
## NOTES:

1. Data delays referenced to the clock are valid only if the input data is stable at the arrival of the clock and the hold time requirement is met.
2. Set up and hold times given are for "normal" operation. BIC setup and hold times are for a user write operation. SC setup and hold times are for I/O Port select operation. $\overline{M E}$ setup and hold times are for both IV write and select operations.

DC ELECTRICAL CHARACTERISTICS $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| PARAMETER |  | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{1} \mathrm{H}$ | High-level input voltage |  |  | 2.0 |  | 55 | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | -10 |  | 8 | V |
| VCL | Input clamp voltage | $11=-5 \mathrm{~mA}$ |  |  | -1.0 | V |
| $\mathrm{IIH}^{\text {H }}$ | High-level input current ${ }^{1}$ | $\begin{aligned} & V_{C C}=525 \mathrm{~V} \\ & V_{I H}=5.25 \mathrm{~V} \end{aligned}$ |  | <10 | 100 | $\mu \mathrm{A}$ |
| IIL | Low level input current ${ }^{1}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IL}}=.5 \mathrm{~V} \end{gathered}$ |  | -350 | -550 | $\mu \mathrm{A}$ |
| VOL | Low-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=475 \mathrm{~V} \\ & \mathrm{l} \mathrm{OL}=16 \mathrm{~mA} \\ & \hline \end{aligned}$ |  |  | . 55 | V |
| VOH | High-level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{IOH}^{2}=-3.2 \mathrm{~mA} \end{aligned}$ | 2.4 |  |  | V |
| los | Short-circuit output current ${ }^{2}$ UD bus IV bus | $\begin{aligned} & V_{C C}=4.75 \mathrm{~V} \\ & V_{C C}=4.75 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{aligned} & 10 \\ & 20 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| Icc | Supply current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |  | 100 | 150 | mA |

NOTES
1 The input current includes the Three-state/Open Collector leakage current of the output driver on the data lines
Only one output may be shorted at a time
These limits do not apply during address programming
TEST LOAD CIRCUIT (OPEN COLLECTOR OUTPUTS)


NOTE: $C_{L}$ includes fixture capacitance.

Absolute Maximum Ratings:
Supply vortage ${ }^{3}$
7 V
Input voltage ${ }^{3}$ 55 V

## VOLTAGE WAVEFORMS <br> (Cont'd)

| DATA DELAY TIMES Input Data Reference | DATA DELAY TIMES <br> Clock Referenced |
| :---: | :---: |
| SETUP AND HOLD TIMES | OUTPUT ENABLE AND DISABLE TIMES <br> (Three-State Outputs) <br> Waveform \#1 is for an output with internal conditions such that the output is Low when the three-state driver is enabled Waveform \#2 is for the opposite condition |

## ADDRESS PROGRAMMING

The I/O Port is manufactured such that an address of all high levels ( $>2 \mathrm{~V}$ ) on the Microprocessor Bus inputs matches the Port's internal address. To program a bit so a lowlevel input ( $<0.8 \mathrm{~V}$ ) matches, the following procedure should be used:

1. Set all control inputs to their inactive state ( $\overline{B C C}=\overline{\mathrm{BOC}}=\overline{\mathrm{ME}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{SC}=\mathrm{WC}=$ MCLK = GND). Leave all Microprocessor Bus I/O_pins open.
2. Rase $\mathrm{V}_{\mathrm{CC}}$ to $7.75 \mathrm{~V} \pm .25 \mathrm{~V}$.
3. After $\mathrm{V}_{\mathrm{CC}}$ has stabilized, apply a single programming pulse to the user data bus bit where a low-level match is desired. The voltage should be limited to 18 V ; the current should be limited 75 mA . Apply the pulse as shown in Figure 1.
4. Return $\mathrm{V}_{\mathrm{CC}}$ to OV . (Note 1).
5. Repeat this procedure for each bit where a low-level match is desired.
6. Verify that the proper address is programmed by setting the Port's status latch (IV0-IV7 $=$ desired address, $\overline{\mathrm{ME}}=\mathrm{WC}=$ $L, S C=$ MCLK $=H$ ). If the proper address has been programmed, data presented at the $\mu \mathrm{P}$ bus will appear inverted on the user bus outputs. (Use normal $\mathrm{V}_{\mathrm{CC}}$ and input voltage for verification.)

After the desired address has been programmed, a second procedure must be followed to isolate the address circuitry. The procedure is:


| ? |
| :--- |

Figure 1


Figure 2

1. Set $\mathrm{V}_{\mathrm{CC}}$ and all control inputs to OV . $\left(\mathrm{V}_{\mathrm{CC}}=\right.$ $\overline{\mathrm{BIC}}=\overline{\mathrm{BOC}}=\overline{\mathrm{ME}}=\mathrm{SC}=\mathrm{WC}=\mathrm{MCLK}$ $=0 \mathrm{~V}$ ). Leave all Microprocessor Bus I/O pins open.
2. Apply a protect programming pulse to every user data bus pin, one at a time. The voltage should be limited to 14 V ; the current should be limited to 150 mA . Apply the pulse as shown in Figure 2.
3. Verify that the address circuitry is isolated by applying 7 V to each user data bus pin and measuring less than 1 mA of input current. The conditions should be the same as in step 1 above. The rise time on the verification voltage must be slower than $100 \mu \mathrm{~s}$.

## PROGRAMMING SPECIFICATIONS ${ }^{1}$

| PARAMETER |  | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CCP}}$ | Programming supply voltage Address Protect |  | $\mathrm{V}_{\mathrm{CCP}}=8.0 \mathrm{~V}$ | 7.5 | 0 | 8.0 | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| $\mathrm{I}_{\mathrm{CCP}}$ | Programming supply current | 250 |  |  |  | mA |
|  | Max time $\mathrm{V}_{\text {CCP }}>5.25 \mathrm{~V}$ | 1.0 |  |  |  | s |
|  | Programming voltage Address | $\begin{aligned} & 17.5 \\ & 13.5 \end{aligned}$ |  | $\begin{aligned} & 18.5 \\ & 14.0 \end{aligned}$ |  | v |
|  | Protect |  |  |  |  |  |
|  | Programming current Address Protect |  |  | 75 150 |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  | Programming pulse rise time Address Protect | $\begin{gathered} .1 \\ 100 \end{gathered}$ |  | 1 |  | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \end{aligned}$ |
|  | Programming pulse width | . 5 |  | 1 |  | ms |

note

1. If all programming can be done in less than 1 second, $\mathrm{V}_{\mathrm{CC}}$ may remain at 7.75 V for the entire programming cycle.

## APPLICATIONS

Figure 3 shows some of the various ways to use the l/O Port in a system. By controlling the $\overline{B I C}$ and $\overline{B O C}$ lines, the device may be used for the input and output of data, control, and status signals. I/O Port 1 functions bidirectionally for data transfer and I/O Port 2 provides a similar function for discrete status and control lines. I/O Ports 3 and 4 serve as dedicated output and input ports, respectively.


Figure 3

## FEATURES

- Two bidirectional 8-bit busses
- Independent bus operation (user-bus priority for data entry)
- User data input synchronous with respect to MCLK
- Three-state TTL outputs with high-drive capabilities
- Power-up to predetermined logic state
- Directly compatible with 8X305 (or 8X300) MicroControllers
- Single +5 V supply
- 0.4 inch 24-pin DIP


## PRODUCT DESCRIPTION

The 8X371 I/O Port is a bidirectional device designed for use as an interface element in systems that use TTL-

## 8X371 PACKAGE and PIN DESIGNATIONS


compatible busses. Typically, the $8 \times 371$ is used with the 8X305 MicroController and its associated Interface Vector (IV) bus; however, it can also be used with the $8 \times 300$ MicroController or an equivalent microprocessor. The $8 \times 371$ is functionally the same and pin-for-pin compatible with the older $8 \mathrm{~T} 31 / 8 \times 31$ but features improved performance and increased drive current. As shown in the logic diagram of Figure 1, the 8X371 consists of eight identical data latches-bits 0 through 7. The latches are accessed from either of two 8-bit busses-the MicroController (IV bus) and the user data (UD bus). Separate controls are provided for each bus and both busses operate independently, except when both attempt to input data at the same time; in such situations, the user bus always has priority. A Master Enable ( $\overline{\mathrm{ME}}$ ) input is available for additional control over the $\overline{\mathrm{V}}$ bus. The data latches are transparent, in that, while either bus is enabled for input, all input-data transitions are propagated to the other bus, if enabled for output.


Figure 1. Logic Diagram for $8 \times 371$ I/O Port

## FUNCTIONAL OPERATION

## UD Bus Control

As shown in Table 1, the User Data (UD) bus interface is controlled by the UIC and UOC inputs. Data input to the UD bus is synchronous with MCLK, that is, with UIC low, information is written into the data latches only when MCLK is high. Output drivers on the UD bus are enabled when $\overline{U O C}$ is low and UIC is high.

Table 1. INPUT/OUTPUT CONTROL OF UD BUS

| $\overline{\text { UIC }}$ | $\overline{\text { UOC }}$ | MCLK | FUNCTION OF UD BUS |
| :---: | :---: | :---: | :--- |
| H | L | X | Output data |
| L | X | H | Input data |
| L | X | L | Inactive |
| H | H | X | Inactive |

$\mathrm{X}=$ don't care

## IV Bus Control

Input/output control of the $\overline{\mathrm{V}}$ bus is shown in Table 2; this bus is controlled by RC, WC, ME, and MCLK. The IV bus is enabled for output (MicroController read operation) when ME, RC, and WC are all low. Data is written into the data latches from the $\overline{I V}$ bus when $\overline{M E}$ is low and both WC and MCLK are high. To avoid data-input conflicts, inputs from the $\bar{V}$ bus are inhibited when $\overline{U I C}$ is low; under all other conditions, the IV and UD busses operate independently. The MicroController Left Bank ( $\overline{\mathrm{LB}}$ ) and Right Bank ( $\overline{\mathrm{RB}})$

Table 2. INPUT/OUTPUT CONTROL OF IV BUS

| $\overline{M E}$ | $\overline{\text { RC }}$ | WC | MCLK | $\overline{\text { UIC }}$ | FUNCTION <br> OF IV BUS |
| :---: | :---: | :---: | :---: | :---: | :--- |
| L | L | L | X | X | Output Data |
| L | X | H | H | H | Input Data |
| L | H | L | X | X | Inactive |
| L | X | H | X | L | Inactive |
| L | X | H | L | H | Inactive |
| H | X | X | X | X | Inactive |

outputs can control the $\overline{\mathrm{ME}}$ inputs for two banks of I/O devices, thus acting as a ninth address bit. If more than one I/O Port (including the addressable parts-8X372, 8X376, $8 \times 382$, etc.) are to be connected to the same bank ( $\overline{\mathrm{LB}}$ or $\overline{\mathrm{RB}})$ of the MicroController, selection of each 8X371 must be accomplished with external control logic to avoid bus conflicts.

## Bus Logic Levels

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note. A logic " 1 " in MicroController software corresponds to a high level on the UD bus even though the $\overline{I V}$ bus is inverted.) The 8X382 wakes up in the unselected state with all data bits latched at the "logic 1" level (UD bus outputs high if enabled).

## DC ELECTRICAL CHARACTERISTICS

COMMERCIAL $475 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 525 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$
MILITARY. $45 \mathrm{~V} \leq \mathrm{VCC} \leq 55 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}$

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |  |
| :--- | :--- | :---: | :---: |
| VCC | Power supply voltage | +7 | Vdc |
| VIN | Input voltage | +55 | Vdc |
| TSTG | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |


| PARAMETER |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| Vcc | Supply Voltage |  |  | 475 | 5 | 525 | 45 | 5 | 55 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 20 |  |  | 20 |  |  | V |
| VIL | Low Level Input Voltage |  |  |  | 08 |  |  | 0.8 | V |
| VCL | Input Clamp Voltage | $V_{C C}=M ı n, l_{1}=-10 \mathrm{~mA}$ |  |  | -15 |  |  | -1.5 | V |
| $\mathrm{IIH}^{\text {H }}$ | High Level Input Current ${ }^{1}$ | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IH }}=27 \mathrm{~V}$ |  | 5 | 100 |  | 5 | 100 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current1 | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IL }}<05 \mathrm{~V}$ |  | -350 | -550 |  | -350 | -550 | $\mu \mathrm{A}$ |
| Vol | ```Low Level Output Voltage IV Bus (\overline{IVO-IV7)} User Bus (UD4-UD7)``` | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIn}$, $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  | 055 |  |  | 055 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=24 \mathrm{~mA}$ |  |  | 055 |  |  | 055 | V |
| VOH | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOH}=-3.2 \mathrm{~mA}$ | 24 |  |  | 24 |  |  | V |
| los | Short Circuit Output Current ${ }^{3}$ <br> IV Bus ( $\overline{\mathrm{IVO}}-\mathrm{IV} 7$ ) <br> UD Bus (UD4-UD7) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ | -20 |  |  | -20 |  |  | mA |
|  |  | $V_{C C}=$ Max | -10 |  |  | -10 |  |  | mA |
| Icc | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{ME}}=\overline{\mathrm{UOC}}=\mathrm{V}_{\mathrm{CC}}$ |  | 90 | 150 |  | 90 | 150 | mA |

Notes
1 The input current includes the Three-state leakage current of the output driver on the data lines
2 Only one output may be shorted at a time

## AC ELECTRICAL CHARACTERISTICS (Cont!d)

COMMERCIAL: $4.75 \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$
MILITARY: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}$
LOADING. See TEST LOADING CIRCUITS

| PARAMETER | REFERENCES |  | TEST CONDITIONS | LIMITS (Commercial) |  |  | LIMITS (military) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM | TO |  | Min | Typ | Max | Min | Typ | Max |  |
| Pulse Widths: <br> $t_{\text {W1 }}$ Clock High | $\uparrow$ MCLK | IMCLK |  | 35 |  |  | 35 |  |  | ns |
| $\mathrm{t}_{\text {W2 }} \quad$ User Input Control | $\downarrow$ UIC | $\uparrow \overline{\text { UIC }}$ | MCLK $=$ High | 35 |  |  | 35 |  |  | ns |
| Propagation Delays: <br> $t_{\text {PD1 }}$ UD Propagation Delay | UD | IV | $\begin{aligned} & \mathrm{MCLK}=\mathrm{HIgh} \\ & \overline{\mathrm{RC}}=\mathrm{WC}=\overline{\mathrm{ME}}=\overline{\mathrm{UCI}}=\text { Low } \end{aligned}$ |  |  | 30 |  |  | 30 | ns |
| $\mathrm{t}_{\text {PD2 } 2}$ UD Clock Delay | ¢MCLK | $\overline{\mathrm{V}}$ | $\begin{aligned} & \mathrm{UD}=\mathrm{Stable} ; \\ & \overline{\mathrm{RC}}=\mathrm{WC}=\overline{\mathrm{ME}}=\overline{\mathrm{UIC}}=\text { Low } \end{aligned}$ |  |  | 50 |  |  | 50 | ns |
| $\mathrm{t}_{\text {PD3 }}$ UD Input Delay | $\downarrow$ VIC | IV | $\begin{aligned} & \begin{array}{l} \mathrm{UD}=\text { Stable } ; \mathrm{MCLK}=\text { High } \\ \overline{\mathrm{RC}}=\mathrm{WC}=\overline{\mathrm{ME}}=\text { Low } \end{array} \end{aligned}$ |  |  | 50 |  |  | 50 | ns |
| $\mathrm{t}_{\text {PD4 }}$ $\overline{\mathrm{IV}}$ Data <br>  Propagation Delay | $\overline{\mathrm{V}}$ | UD | $\begin{aligned} & \mathrm{MCLK}=\mathrm{WC}=\overline{\mathrm{UIC}}=\text { High; } \\ & \overline{\mathrm{ME}}=\overline{\mathrm{UOC}}=\overline{\mathrm{RC}}=\text { Low } \end{aligned}$ |  |  | 45 |  |  | 45 | ns |
| t PD5 $^{\bar{V}}$ Data  <br>  Clock Delay | $\uparrow$ MCLK | UD | $\begin{aligned} & \text { WC }=\overline{\mathrm{UIC}}=\text { High; } \overline{\mathrm{V}}=\text { Stable } \\ & \overline{\mathrm{ME}}=\overline{\mathrm{UOC}}=\overline{\mathrm{RC}}=\text { Low } \end{aligned}$ |  |  | 55 |  |  | 55 | ns |
| Output Enable Timing: $\mathrm{t}_{\text {OE1 }}$ UD Output Enable | IUOC | UD | $\overline{\text { UIC }}=\mathrm{High}$ |  |  | 30 |  |  | 30 | ns |
| $\mathrm{t}_{\text {OE2 }}$ UD Input Recovey | $\uparrow$ ¢UIC | UD | $\overline{\mathrm{UOC}}=$ Low |  |  | 30 |  |  | 30 | ns |
| $\mathrm{t}_{\text {OE3 }}$ $\overline{\mathrm{V}}$ Data <br>  Master Enable | $\downarrow \overline{M E}$ | $\overline{\mathrm{V}}$ | $\mathrm{WC}=\overline{\mathrm{RC}}=$ Low |  |  | 22 |  |  | 25 | ns |
| $\mathrm{t}_{\text {OE4 }} \quad \overline{\mathrm{V}}$ Data Read Enable | $\downarrow \overline{R C}$ | $\overline{\mathrm{V}}$ | $\mathrm{WC}=\overline{\mathrm{ME}}=$ Low |  |  | 25 |  |  | 25 | ns |
| $\begin{array}{cc}\mathrm{t}_{\text {OE5 }} \quad \overline{\mathrm{V}} \text { Data } \\ & \text { Write Recovery }\end{array}$ | IWC | IV | $\overline{\mathrm{RC}}=\overline{\mathrm{ME}}=$ Low |  |  | 25 |  |  | 25 | ns |
| Output Disable Timing: $t_{0 D 1}$ UD Output Disable | ^UOC | UD | $\overline{\text { UIC }}=\mathrm{HIgh}$ |  |  | 25 |  |  | 25 | ns |
| $t_{\text {OD2 }} \quad$UD Input <br> Override | VUIC | UD | $\overline{\text { UOC }}=$ Low |  |  | 30 |  |  | 30 | ns |
| $\mathrm{t}_{\mathrm{OD} 3}{ }^{1} \quad \overline{\mathrm{IV}}$ Data Master Disable | $\uparrow \overline{M E}$ | $\overline{\mathrm{V}}$ | $\mathrm{WC}=\overline{\mathrm{RC}}=$ Low |  |  | 20 |  |  | 20 | ns |
| $\mathrm{t}_{\text {OD4 } 4}$ $\overline{\text { V }}$ Data <br> Read Disable  | $\uparrow \overline{R C}$ | IV | $\mathrm{WC}=\overline{\mathrm{ME}}=$ Low |  |  | 20 |  |  | 20 | ns |
| toD5 $\overline{\text { V }}$ Data <br>  Write Override | $\uparrow$ ¢VC | IV | $\overline{\mathrm{RC}}=\overline{\mathrm{ME}}=$ Low |  |  | 20 |  |  | 20 | ns |
| Setup Time: <br> $\mathrm{t}_{\text {S1 }}$ UD Clock Setup Time | UD | \MCLK | $\overline{\text { UIC }}=$ Low | 15 |  |  | 15 |  |  | ns |
| $\mathrm{t}_{\text {S2 }}$ UD Setup Time | UD | $\uparrow$ ¢IC | MCLK = Hıgh | 15 |  |  | 15 |  |  | ns |
| $\mathrm{t}_{\mathrm{S} 3} \begin{gathered}\text { User Input Control } \\ \text { Setup Time }\end{gathered}$ | $\downarrow$ UIC | VMCLK |  | 25 |  |  | 25 |  |  | ns |
| $\mathrm{t}_{54} \quad \overline{\mathrm{~V}}$ Data  <br>  Setup Time | IV | \MCLK | $\mathrm{WC}=\overline{\mathrm{UIC}}=$ High; $\overline{\mathrm{ME}}=$ Low | 35 |  |  | 35 |  |  | ns |
| $\mathrm{t}_{\text {S5 }}{ }^{2} \quad \overline{\mathrm{~V}}$ Master Enable Setup Tıme | $\downarrow \overline{M E}$ | \MCLK | $W C=\overline{U I C}=$ High | 30 |  |  | 30 |  |  | ns |
| ${ }^{\mathrm{t}_{\text {S6 }}} \quad$IV Write Control <br> Setup Tıme | $\uparrow W C$ | \MCLK | $\overline{\mathrm{ME}}=$ Low; $\overline{\text { UIC }}=\mathrm{HIgh}$ | 30 |  |  | 30 |  |  | ns |

## AC ELECTRICAL CHARACTERISTICS (Cont'd)

| PARAMETER | REFERENCES |  | TEST CONDITIONS | LIMITS (Commercial) |  |  | LIMITS (military) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM | то |  | Min | Typ | Max | Min | Typ | Max |  |
| Hold Times: $\begin{aligned} & \mathrm{t}_{\mathrm{H} 1} \quad \text { UD Clock } \\ & \text { Hold Time } \end{aligned}$ | \MCLK | UD | $\overline{\text { UIC }}=$ Low | 15 |  |  | 15 |  |  | ns |
| $\mathrm{t}_{\mathrm{H} 2} \quad$ UD Control Hold Time | $\uparrow$ ィUIC | UD | MCLK $=$ High | 15 |  |  | 15 |  |  | ns |
| $\mathrm{t}_{\mathrm{H} 3} \begin{gathered}\text { User Input Control } \\ \text { Hold Time }\end{gathered}$ | \MCLK | 个UIC |  | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{H} 4} \quad$ IV Data  <br>  Hold Time | \MCLK | $\overline{\mathrm{V}}$ | $\mathrm{WC}=\overline{\mathrm{UIC}}=$ High; $\overline{\mathrm{ME}}=$ Low | 5 |  |  | 5 |  |  | ns |
| $\mathrm{t}_{\mathrm{H} 5}{ }^{2} \quad \overline{\mathrm{~V}}$ Master Enable $\begin{gathered}\text { Hold Time }\end{gathered}$ | ıMCLK | $\uparrow \overline{M E}$ | $\mathrm{WE}=\overline{\mathrm{UIC}}=\mathrm{HIgh}$ | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{H} 6} \quad \overline{\mathrm{~V}}$ Write Control Hold Time | \MCLK | IWC | $\overline{\mathrm{ME}}=$ Low; $=\overline{\mathrm{UIC}}=$ High | 0 |  |  | 0 |  |  | ns |

## Notes

1 These parameters are measured with a capacitive loading of 50 pf and represent the output driver turn-off time
2. If $\overline{M E}$ is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the l/O port

## 8-BIT LATCHED BIDIRECTIONAL I/O PORT


c. MicroController Write Cycle Timing

## Legend:


b. User Data Output Timing


## *PARAMETER KEY

MICROPROCESSOR

| CONTROL SIGNAL | ac timing parameters | Static Conditions |
| :---: | :---: | :---: |
| $\overline{\mathrm{ME}}$ | \% | $\mathbf{S C}=\mathbf{W C}=$ LOW |
| $\overline{\mathrm{RC}}$ | $\mathrm{t}_{\text {OE4 }} \mathrm{t}_{\text {OD }}$ | $\underline{S C}=\overline{\mathbf{M E}}=$ LOW |
| SC | $\mathrm{t}_{\text {OES }} \mathrm{t}_{\text {ODS }}$ | $\overline{\mathbf{R C}}=\overline{\mathbf{M E}}=$ LOW |

d. MicroController Select Cycle Timing

Figure 2. Timing Diagram

## TEST LOADING CIRCUITS

(

## APPLICATIONS

In some applications, performance of a MicroController system can be enhanced by using the 8X371 I/O Port instead of an addressable $8 \times 372$ port. Using a technique referred to as Extended Microcode or Fast IV Select, the address select cycles which normally precede a read or write operation when using an 8X372 can be eliminated by use of the $8 \times 371$.

This technique is often used in bit slice microprocessor designs and involves widening the program memory beyond the normal 16 -bit requirement of the MicroController. The extra bits are used as enable signals for the 8X371 ports. Thus, the $8 \times 371$ is enabled during the instruction cycle in
which it is required for input/output operations. Since the software overhead of separate address select cycles is elimınated, the overall system performance is improved.

As shown in the accompanying diagram, the program memory is extended by two bit positions ( $\mathrm{D}_{16}$ and $\mathrm{D}_{17}$ ), permitting any one of four 8X371 ports to be enabled during those instructions that perform input/output operations. Because of timing considerations, latches must be used to hold the Extended Microcode through the end of the instruction cycle. A decoder is used to obtain four enable signals from the two extra bits. The decoder outputs are ORed with the $\overline{L B}$ output of the $8 \times 305$; thus, all four I/O ports are placed on the Left Bank of the $\overline{\mathrm{V}}$ bus.

## I/O PORT SELECTION USING EXTENDED MICROCODE



## FEATURES

- Two bidirectional 8-bit busses
- Independent bus operation (user-bus priority for data entry)
- User data input synchronous (8X372) or asynchronous (8X376) with respect to MCLK
- Programmed MicroController port address
- Three-state TTL outputs with high-drive capabilities
- Power-up to predetermined logic state
- Directly compatible with $8 \times 305$ or 8X300 MicroControllers
- Single +5 V supply
- 0.4 inch 24-pin DIP


## PRODUCT IDENTITY

8X372-Synchronous, three-state, bidirectıonal I/O port with programmed address.
8X376-Asynchronous, three-state, bidirectional I/O port with programmed address.

## PRODUCT DESCRIPTION

Each of these I/O ports is an addressable device designed for use as a bidirectional interface element in systems that use TTL-compatible busses. Typically, these I/O ports are used with the $8 \times 305$ MicroController and its associated Interface Vector (IV) bus; however, either port can also be used with the $8 \times 300$ MicroController or an equivalent
microprocessor. The $8 \times 372$ and $8 \times 376$ are funtionally the same and pin-for-pin compatible with their respective counterparts, the $8 T 32 / 8 \times 32$ and $8 T 36 / 8 \times 36$, however, the new parts feature better performance, increased drive current, and improved programming procedures.

As shown in the logic diagram of Figure 1, each I/O port consists of eight identical data latches-bits 0 through 7. These latches are accessed through either of two 8-bit busses-one connectıng to the MicroController (IV bus) and the other to the user system (UD bus). Separate controls are provided for each bus and both busses operate independently, except when both attempt to input data at the same time In such situations, the user bus always has priority. The data latches are transparent, in that, while either bus is enabled for input, all transitions in input data are propagated to the other bus, if enabled for output.

Both the 8X372 and 8X376 are available with preprogrammed addresses ( $0_{10}$ through $255_{10}$ ), either device can be fieldprogrammed over the same address range. Input/output operations can begin once the I/O port is selected and appropriate control signals are generated. Port selection is implemented by putting the I/O port address ( $010-255_{10}$ ) on the $\bar{\nabla}$ bus; once selected, the I/O port remains selected until a different "port address" is put on the bus. Thus, software overhead is minimized. Data is accessible on the UD bus at all times. A Master Enable ( $\overline{\mathrm{ME}}$ ) input, which is typically connected to the Left Bank ( $\overline{\mathrm{LB}}$ ) or Right Bank ( $\overline{\mathrm{RB}}$ ) output of the MicroController, provides the capability of organizing the $\bar{\nabla}$ bus into two separate and independent banks of I/O devices.

## N, I PACKAGE



| PIN. NO. | IDENTIFIER | FUNCTION |
| :---: | :---: | :---: |
| 1-8 | UD7-UD0 | Three-state, bidirectional User Data UD bus, UDO corresponds to IVO |
| 9 | $\overline{U O C}$ | User Output Control-active low input to enable data output to UDO-UD7 |
| 10 | $\overline{U I C}$ | User Input Control-active low input to enable data input from UDO-UD7 |
| 11 | $\overline{M E}$ | Master Enable-active low input to enable the $\overline{\mathrm{IV}}$ bus for data input. data output, or $\overline{\mathbb{V}}$ address selection/deselection. UD-bus operations are unaffected |
| 12 | GND | Ground |
| 13 | MCLK | Master Clock-active high input from MicroController used to strobe data into data latches from the IV bus and. for the synchronous $8 \times 372$, from the UD bus, MCLK also synchronizes IV address selection |
| 14 | SC | Select Command-active high input from MicroController to enable $\overline{\mathrm{IV}}$ address input from the $\overline{\mathrm{V}}$ bus for device selection |
| 15 | WC | Write Command-active high input from MicroController to enable the writing of data into the data latches from the $\overline{\mathrm{IV}}$ bus, provided UIC is not low |
| 16-23 | $\overrightarrow{\text { IV0-IV7 }}$ | Interface Vector Input/Output Bus --three-state. bidirectional MicroController data bus, $\overline{\mathrm{VO} O}$ corresponds to UDO |
| 24 | $V_{C C}$ | +5V power supply |



Figure 1. Logic Diagram for 8X372/8X376 I/O Ports

## FUNCTIONAL OPERATION

## UD Bus Control

As shown in Table 1, the User Data (UD) bus interface is controlled by the UIC and UOC inputs. For the 8X372, data input from the UD bus is written synchronously with MCLK, that is, with UIC low, information is written into the data latches only when MCLK is high. In the case of the 8X376, data input is asynchronous, in that, with UIC low, data is latched in without regard to the level of MCLK (Note To avoid the possibility of processor error when using the asynchronous $8 \times 376$, the $\bar{I}$ bus should not be read during the tıme the data latches are changing due to user input.) Output drivers on the UD bus are enabled when UOC is low and UIC is high

Table 1. INPUT/OUTPUT CONTROL OF UD BUS

| UIC | UOC | MCLK | FUNCTION OF UD BUS |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $8 \times 372$ | $8 \times 376$ |
| $H$ | L | X | Output data | Output data |
| L | X | H | Input data | Input data |
| L | X | L | Inactıve | Input data |
| $H$ | H | X | Inactıve | Inactive |
| $\mathrm{X}=$ don't care |  |  |  |  |

## IV Bus Control

Input/output control of the $\overline{\mathrm{V}}$ bus is shown in Table 2; this bus is controlled by SC, WC, $\overline{M E}$, MCLK and the current state of the internal address selection latch. AS shown in Table 2, UIC is required to indicate priority of the UD bus for data input operations. The selection latch in the I/O port stores the result of the most recent $\overline{\mathrm{V}}$ address selection. The latch is set when the internally preprogrammed address of the port matches the address on the IV bus during an address-selection operation (SC = MCLK $=$ High/WC $=$ Low). The latch is cleared when the two 8 -bit address patterns are in disagreement. The IV bus can transfer data only when the selection latch is set. As shown in the APPLICATION DIAGRAM, the MicroController Left Bank $(\overline{\mathrm{LB}})$ and Right Bank ( $\overline{\mathrm{RB}}$ ) outputs can control the $\overline{\mathrm{ME}}$ inputs for two banks of I/O devices, thus, acting as a ninth address bit.

## Table 2. INPUT/OUTPUT CONTROL OF IV BUS

| $\overline{\mathrm{ME}}$ | SC | WC | MCLK | UIC | $\begin{aligned} & \text { SELECTION } \\ & \text { LATCH } \end{aligned}$ | $\begin{gathered} \text { FUNCTION OF } \\ \text { IV BUS } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | X | X | Set | Output Data |
| L | L | H | H | H | Set | Input Data |
| L | H | L | H | X | X | Input Address* |
| $\hbar$ | H | H | H | H | X | Imput data and address* |
| L | H | H | H | L | X | Input Address* |
| L | X | H | L | X | X | Inactive |
| L | H | X | L | X | X | Inactive |
| L | L | H | H | L | X | Inactive |
| L | L | X | X | X | Not Set | Inactive |
| H | X | X | X | X | X | Inactıve |

$X=$ don't care

* Selection latch is updated

Data is written into the data latches of a selected device from the $\overline{I V}$ bus when WC, MCLK, and $\overline{U I C}$ are all high and
$\overline{M E}$ is low. To prevent data-input conflicts, inputs from the IV bus are inhibited when UIC is low; under all other conditions, the $\overline{\mathrm{V}}$ and UD busses operate independently Output drivers on the $\overline{\mathrm{V}}$ bus of a selected device are enabled when $\overline{M E}, W C$, and SC are all low and the address selection latch is set. With SC and WC both high (shaded entry of Table 2), the bit pattern present on $\overline{\mathrm{VO}}-\overline{\mathrm{IV7}}$ is interpreted as both input data and IV address. Provided UIC is high, the data is latched into the data latches whether or not the I/O port has been previously selected. If the preprogrammed address of the I/O port matches the bit pattern on $\overline{\mathrm{IVO}}-\overline{\mathrm{IV7}}$ when SC and WC are both high, the selection latch is set; otherwise, it is reset. (Note The MicroController never drives both SC and WC high at the same tıme.)

## Bus Logic Levels

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note. A logic " 1 " in MicroController software corresponds to a high level on the UD bus even though the $\overline{I V}$ bus is inverted.) Both the $8 \times 372$ and $8 \times 376$ wakeup with the address selection latch in the unselected state and all data bits latched at the "logic 1" level (UD bus outputs high if enabled).

## ADDRESS PROGRAMMING AND ADDRESS PROTECT

## Programming Procedures

Both $8 \times 372$ and $8 \times 376$ can be programmed to respond to any address within a range of $0_{10}$ through 25510 . In an unprogrammed state, low level ( $\leq 0.8 \mathrm{~V}$ ) inputs on all $\overline{\mathrm{V}}$ bus lines (address 25510 ) will select the device. To program a given address bit to match a high level ( $\geq 2.0 \mathrm{~V}$ ) input on the corresponding IV pin (a logical " 0 " to the MicroController), the counterpart UD-bus pin must be pulsed according to Table 3 and the following procedures:

Step 1: $\quad$ Set all control inputs to the inactive state$\overline{U I C}=\overline{U O C}=\overline{\mathrm{ME}}=V_{\mathrm{CC}}$ and $\mathrm{SC}=W C=$ MCLK = GND; leave the UD and $\overline{\mathrm{IV}}$ bus pins open.
Step 2: Increase $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CCP}}$.
Step 3: After $V_{C c}$ has stabilized, apply a single programming pulse (Figure 2) to the user-bus bit that corresponds to the desired high-level $\overline{\mathrm{V}}$ address bit. The I/O port is programmed from the user bus (UD0-UD7) for addressing from the MicroController bus (IV0-IV7).
Step 4: Return $\mathrm{V}_{c c}$ to 0 -volts. (Note. If the programmıng of all address bits is completed in less than 1 -second, $V_{c c}$ can remain at 9.0 -volts for the required interval of time.)
Step 5: Step 1 through 3 are applicable to the programming of each address bit that requires a high-level IV match.

Table 3. PROGRAMMING SPECIFICATIONS

| PARAMETERS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |  |
| VCCP - Programming supply <br> voltage <br> Address | 8.75 | 9.0 | 9.25 | V |
| Protect |  | 0 |  | V |
| Maximum tıme VCCP $>5$ 25V |  |  | 10 | Sec |
| Programming voltage <br> Address | 875 | 90 | 925 | V |
| Protect | 8.75 |  | 9.25 | V |
| Programming current <br> Address |  |  | 5 | mA |
| Protect |  |  | 50 | mA |
| tr - Programming pulseirise <br> time <br> Address |  |  |  |  |
| Protect | 10 |  | 100 | $\mu \mathrm{~S}$ |
| t $\omega$-Programming pulse width | 05 |  | 10 | $\mu \mathrm{~S}$ |



Figure 2. Address Programming Pulse
Step 6: To verify that the address is properly programmed, return $\mathrm{V}_{\mathrm{Cc}}$ to +5 V , set $\overline{\mathrm{V} 0}-\overline{\mathrm{IV} 7}$ to the desired (inverted) binary address pattern, set $\overline{M E}=W C=$ Low and $S C=$ MCLK $=$ High. If
there are no programming errors, subsequent data written from $\overline{\mathrm{VO}}-\overline{\mathrm{IV7}}(\mathrm{WC}=\mathrm{High})$ will appear inverted on UD0-UD7.

## Address Protect

After programming the I/O Port, steps should be taken to isolate the address circuits and make these circuits permaently immune to further change.

Step 1: $\quad$ Set $V_{c c}$ and all control inputs to 0-volts (Vcc $=\overline{\mathrm{UIC}}=\overline{\mathrm{UOC}}=\overline{\mathrm{ME}}=\mathrm{SC}=\mathrm{WC}=\mathrm{MCLK}=O \mathrm{~V})$; $\overline{\mathrm{IV} 0}-\overline{\mathrm{IV7}}=$ open circuit.
Step 2: $\quad$ Taking one pin at a time, apply a protect programming pulse (Figure 3) to each userbus bit (UDO-UD7)-refer to Table 3 for $\mathrm{min} / \mathrm{max}$ specifications pertaining to voltage and current.


Figure 3. Protect Programming Pulse
Step 3: Verify that the address circuits for each bit is isolated by applying 9 -volts, in turn, to each user-bus pin (UDO-UD7) and measuring less than 200 microamperes of input current. (Note. Setup conditions are the same as those in Step 1.)

## AC ELECTRICAL CHARACTERISTICS

COMMERCIAL• $475 \mathrm{~V} \leq \mathrm{VCC}^{\prime} \leq 525 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$
MILITARY $4.5 \mathrm{~V} \leq \mathrm{V} C \mathrm{C} \leq 55 \mathrm{~V},-55^{\circ} \mathrm{C}=\mathrm{TC} \leq 125^{\circ} \mathrm{C}$
LOADING• See TEST LOADING CIRCUITS

| PARAMETER | REFERENCES ${ }^{1}$ |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MLITARY) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM | TO |  | Min | Typ | Max | Min | Typ | Max |  |
| Pulse Widths: <br> tw1 Clock High | 4 MCLK | \$MCLK |  | 35 |  |  | 35 |  |  | ns |
| tw2 User Input Control | \UІС | f | MCLK $=$ High | 35 |  |  | 35 |  |  | ns |
| Propagation Delays: tpD1 UD Propagation Delay | UD | IV | $\begin{aligned} & \mathrm{MCLK}=\mathrm{HIgh} \\ & \mathrm{SC}=\mathrm{WC}=\overline{\mathrm{ME}}=\overline{\mathrm{UIC}}=\text { Low } \end{aligned}$ |  |  | 30 |  |  | 30 | ns |
| tpD2 UD Clock Delay (8X732 only) | 4MCLK | IV | $\begin{aligned} & \mathrm{UD}=\text { Stable, } \\ & \mathrm{SC}=\mathrm{WC}=\overline{\mathrm{ME}}=\overline{\mathrm{UIC}}=\text { Low } \end{aligned}$ |  |  | 50 |  |  | 50 | ns |
| tpD3 UD Input Delay | \UIC | IV | $\begin{aligned} & \text { UD }=\text { Stable, }, \text { MCLK }=\text { High; } \\ & S C=W C=\overline{M E}=\text { Low } \end{aligned}$ |  |  | 50 |  |  | 50 | ns |
| $\begin{array}{ll} \hline \text { tpD4 } & \overline{\text { IV Data }} \\ & \text { Propagatıon Delay } \end{array}$ | IV | UD | $\begin{aligned} & \mathrm{MCLK}=\mathrm{WC}=\overline{\mathrm{UIC}}=\mathrm{High}, \\ & \overline{\mathrm{ME}}=\overline{\mathrm{UOC}}=\mathrm{SC}=\text { Low } \end{aligned}$ |  |  | 45 |  |  | 45 | ns |
| tpD5 $\overline{\text { V }}$ Data <br> Clock Delay  | ¢MCLK | UD | $\begin{aligned} & \mathrm{WC}=\overline{\overline{U I C}}=\text { High; } \overline{\mathrm{V}}=\text { Stable, } \\ & \overline{\mathrm{ME}}=\overline{\mathrm{UOC}}=\mathrm{SC}=\text { Low } \end{aligned}$ |  |  | 55 |  |  | 55 | ns |
| Output Enable Timing: toE1 UD Output Enable | \UOC | UD | $\overline{\mathrm{UIC}}=\mathrm{High}$ |  |  | 30 |  |  | 30 | ns |
| toe2 UD Input Recovery | 4 UIC | UD | $\overline{\mathrm{UOC}}=$ Low |  |  | 30 |  |  | 30 | ns |
| toes $\overline{\text { IV }}$ Data <br> Master Enable  | $\downarrow \overline{M E}$ | IV | WC=SC = Low |  |  | 22 |  |  | 25 | ns |
| toes $\quad \overline{\text { V }}$ Data | $\downarrow$ WC | IV | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low |  |  | 25 |  |  | 25 | ns |
| toe6 $\overline{\text { IV }}$ Data <br> Select Recovery  | $\downarrow$ JC | IV | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low |  |  | 25 |  |  | 25 | ns |
| Output Disable Timing: toD1 UD Output Disable | $\stackrel{\square}{\text { UOC }}$ | UD | $\overline{\text { UIC }}=\mathrm{High}$ |  |  | 25 |  |  | 25 | ns |
| toD2 UD Input Override | \UIC | UD | $\overline{\mathrm{UOC}}=$ Low |  |  | 30 |  |  | 30 | ns |
| toD3 $^{2}$ $\overline{\text { IV }}$ Data <br>  Master Disable | $4 \overline{M E}$ | IV | WC=SC=Low |  |  | 20 |  |  | 20 | ns |
| $\begin{array}{ll} \hline \text { toD4 }{ }^{2} & \overline{\text { IV Data }} \\ & \text { Write Override } \end{array}$ | 4Wc | IV | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low |  |  | 20 |  |  | 20 | ns |
| toD5 ${ }^{2}$ IV Data  <br>   <br> Select Override  | 4 Sc | IV | $\mathrm{WC}=\overline{\mathrm{ME}}=$ Low |  |  | 20 |  |  | 20 | ns |
| Setup Times: ts1 UD Clock Setup Time (8X372 only) | UD | $\downarrow$ MCLK | $\overline{\text { UIC }}=$ Low | 15 |  |  | 15 |  |  | ns |
| ts2 UD Control Setup | UD | 4 ¢IC | MCLK $=$ High | 15 |  |  | 15 |  |  | ns |
| ts3User Input Control <br> Setup Time (8X372 only) | ЈUIC | $\downarrow$ MCLK |  | 25 |  |  | 25 |  |  | ns |
| ts4 $\overline{\text { IV }}$ Data  <br>  Setup Time | IV | $\downarrow$ MCLK | $\begin{aligned} & \mathrm{WC}=\text { High or } \mathrm{SC}=\mathrm{HIgh}, \\ & \mathrm{ME}=\text { Low, } \mathrm{UIC}=\mathrm{HIgh} \end{aligned}$ | 35 |  |  | 35 |  |  | ns |
| ts5 ${ }^{3} \quad \overline{\text { IV }}$ Master Enable Setup Tıme | $\downarrow \mathrm{ME}$ | $\downarrow$ MCLK | $\begin{aligned} \mathrm{WC} & =\text { HIgh or } \mathrm{SC}=\text { High }, \\ \mathrm{UIC} & =\text { High } \end{aligned}$ | 30 |  |  | 30 |  |  | ns |
| ts6$\overline{\mathrm{V}}$ Write Control <br> Setup Tıme | 4WC | $\downarrow$ MCLK | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low, $\overline{\mathrm{UIC}}=\mathrm{High}$ | 30 |  |  | 30 |  |  | ns |

## AC ELECTRICAL CHARACTERISTICS (Cont'd)

| PARAMETER | REFERENCES |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM | TO |  | Min | Typ | Max | Min | Typ | Max |  |
| ts7 $\overline{\text { IV }}$ Select Control <br> Setup Time  | 4SC | $\downarrow$ MCLK | $\mathrm{WC}=\overline{\mathrm{ME}}=$ Low | 30 |  |  | 30 |  |  | ns |
| Hold Times: $\begin{array}{\|l} \text { t }_{\mathrm{H} 1} \\ \\ \\ \\ \text { UD Clock Hold } \\ \text { Time }(8 \times 372 \text { only }) \end{array}$ | $\downarrow$ MCLK | UD | $\overline{\text { UIC }}=$ Low | 15 |  |  | 15 |  |  | ns |
| th2 UD Control Hold Time | १UIC | UD | MCLK $=$ High | 15 |  |  | 15 |  |  | ns |
| th3 User Input Control Hold Time (8X372 only) | $\downarrow$ MCLK | 4UIC |  | 0 |  |  | 0 |  |  | ns |
| th4 $\quad \overline{\text { IV }}$ Data  <br>  Hold Time | \$MCLK | IV | $\begin{aligned} & \mathrm{WC}=\text { High or } \mathrm{SC}=\text { High; } \\ & \mathrm{ME}=\text { Low, UIC }=\text { High } \end{aligned}$ | 5 |  |  | 5 |  |  | ns |
| th $^{3}{ }^{3} \quad \overline{\mathrm{IV}}$ Master Enable Hold Time | $\downarrow$ MCLK | $4 \overline{M E}$ | $\begin{aligned} \mathrm{WC} & =H I g h \text { or } S C=H I g h, \\ U I C & =H I g h \end{aligned}$ | 0 |  |  | 0 |  |  | ns |
| th6$\overline{\text { IV }}$ Write Control <br> Hold Time | $\downarrow$ MCLK | \$WC | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low, $\overline{\mathrm{UIC}}=\mathrm{HIgh}$ | 0 |  |  | 0 |  |  | ns |
| $\begin{array}{ll} \hline \text { tH7 } \quad \overline{\bar{V}} \text { Select Control } \\ \text { Hold Tıme } \end{array}$ | \$MCLK | $\downarrow$ \C | $\mathrm{WC}=\overline{\mathrm{ME}}=$ Low | 0 |  |  | 0 |  |  | ns |

Notes
1 All measurements to the $\overline{\mathrm{V}}$ bus assumes the address selection latch is set
2 These parameters are measured with a capacitive loading of 50 pf and represent the output driver turn-off time
3 If $\overline{M E}$ is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the $1 / O$ port.


Figure 2. Timing Diagram

## TEST LOADING CIRCUITS



## APPLICATIONS

One way of using I/O Ports in a microprocessor-based system is shown in the following application diagram; there are many other ways of implementing I/O functions with these parts, both singly and in combination. By proper control of the $\overline{U I C}$ and $\overline{U O C}$ lines, the user can implement
bidirectional data transfers, exercise system control, and/or read system status. In the concept shown here, I/O Port \#1 is setup for bidirectional data transfers and I/O Ports \#2 and \#3, respectively, serve as dedicated output and input devices.


## FEATURES

- Two bidirectional 8-bit busses
- Independent bus operation (user bus priority for data entry)
- Parity generate/check logic with: Odd/Even parity select Strobed error flag output
- Synchronous data input
- Programmable MicroController port address
- Three-state TTL outputs (for all except parity error flag)
- High drive capabilities
- Power-up to predetermined state
- Directly compatible with 8X305 MicroController
- Single +5 V supply
- 0.6 inch, 28-pin DIP


## PRODUCT DESCRIPTION

The Signetics $8 \times 374$ is an addressable 8-bit I/O Port that features on-chip parity generate/check logıc. The $8 \times 374$ port is designed for applications that require an 8-bit bidirectional interface element with parity-generate and paritycheck capabilities. Typically, the $8 \times 374$ is used with the 8X305 MicroController and its associated Interface Vector (IV) bus.

## 8X374 PACKAGE AND PIN DESIGNATIONS



As shown in the logic diagram of Figure 1, the 8X374 consists of eight identical latches, bits 0 through 7. These latches are accessed through either of two 8 -bit busses, one connecting to the MicroController (IV bus) and the other to the user system (UD bus). Separate controls are provided for each bus and both busses operate independently, except when both attempt to input data at the same time. In such situations, the user bus always has priority. The data latches are transparent, in that, while either bus is enabled for input, all transitions in input data are propagated to the other bus, if enabled for output. The data latch in Figure 1 is common to both busses, that is, data traveling from the IV bus to the UD bus, or vice-versa, is latched and applied to the parity generate/check logic. The parity-bit latch is interfaced to the UD bus and latches the parity bit. The user can implement the parity features of the chip by simply selecting odd or even parity via the Parity SeLect (PSL) input pin. When data is output to the UD bus, a parity bit is generated and appended to each byte of data; for incoming data, parity is checked and the result is transmitted to an error-flag latch. The status of the latch $(0=$ no parity error $/ 1=$ parity error) is reflected by the Error Flag (EF) output pin. Operation of the error-flag latch is controlled by the Error Flag Hold (EFH) signal. With EFH low, the operation is transparent; when high the contents of the latch are frozen to avoid false errors while data latches are changing.


Figure 1. Logic Diagram for 8X374 I/O Port

The $8 \times 374$ is available with either preprogrammed addresses ( 010 to $255_{10}$ ) or unprogrammed; the device can be fieldprogrammed over the same address range as the preprogrammed port. Input/Output operations to the MicroController bus can begin once the 8X374 enabling address has been selected and appropriate control signals from the IV bus are generated. Port selection is implemented by putting the $8 \times 374$ address ( $0_{10}$ to 25510 ) on the IV bus. Once selected, the I/O port remains selected until a different port address is put on the bus.
With appropriate control inputs, data is accessible on the UD bus at all times. A Master Enable (ME) input, which is typically connected to the Left Bank (LB) or Right Bank (RB) output of the MicroController, provides the capability of organizing the IV bus into two separate and independent banks of I/O devices.

## FUNCTIONAL OPERATION

## UD Bus Control

As shown in Table 1, the User Data (UD) bus and parity-bit interface are controlled by the UIC and UOC inputs. Data from the UD bus is written synchronously with MCLK, that is with UIC low, information is written into the data latches only when MCLK is high. Output drivers on the UD bus are enabled when UOC is low and UIC is high.

Table 1. INPUT/OUTPUT CONTROL OF UD BUS

|  |  |  | Function of UD Bus |  |
| :---: | :---: | :---: | :--- | :--- |
| UIC | UOC | MCLK | 8-Bit Data Bus | Parity Bit |
| H | L | X | Output data | Output parity |
| L | X | H | Input data | Input parity |
| L | X | L | Inactive | Inactive |
| H | H | X | Inactive | Inactive |

X = Don't Care

## IV Bus Control

Input/Output control of the IV bus is shown in Table 2; this bus is controlled by SC, WC, ME, MCLK and the current state of the internal address selection latch. As shown in Table 2, UIC is required to indicate priority of the UD bus for data input operations. The selection latch in the I/O port stores the result of the most recent IV address selection. The latch is set when the internally preprogrammed address of the port matches the address on the IV bus during an address-selection operation (SC $=$ MCLK $=$ High; ME $=$ WC $=$ Low). The latch is cleared when the two 8-bit address patterns are in disagreement. The IV bus can transfer data only when the selection latch is set. As shown in the APPLICATION DIAGRAM, the $8 \times 305$ Left Bank (LB) and Right Bank (RB) outputs can control the ME inputs for two banks of I/O devices, thus, acting as a ninth address bit.

Table 2. INPUT/OUTPUT CONTROL OF IV BUS

| ME | SC | wC | MCLK | UIC | Selection <br> Latch | Function <br> of IV Bus |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | X | X | Set | Output Data |
| L | L | H | H | H | Set | Input Data |
| L | H | L | H | X | X | Input |
| L | X | H | L | X | X | Inactive |
| L | H | X | L | X | X | Inactive |
| L | L | H | H | L | X | Inactive |
| L | L | X | X | X | Not Set | Inactive |
| H | X | X | X | X | X | Inactive |

$X=$ Don't Care
*Selection latch is updated.

Data is written into the data latches of a selected device from the IV bus when WC, MCLK and UIC are all high and ME is low. To prevent data-ınput conflicts, inputs from the IV bus are inhibited when UIC is low, under all other conditions, the IV and UD busses operate independently. Output drivers on the IV bus of a selected device are enabled when ME, WC, and SC are all low and the address selection latch is set.

## Parity Generate/Check Logic

The Parity Bit (PB) pin provides both parity-generate and parity-check capabilities according to user data bus controls. With UIC low (active), a parity check is performed on the input data stream; with UOC low (active) and UIC high, the $8 \times 374$ generates the parity-bit for the output data stream. The user can select odd or even parity via the Parity SeLect (PSL) input control, $1=$ even parity and $0=$ odd parity. As data and parity are input to the data latches and the parity-bit latch from the UD bus and PB line (Figure 1), parity errors (if any) are continuously detected by the paritycheck logic. Parity error status enters the error flag latch (if enabled) and appears at the EF output pin. The error latch can be strobed by the Error Flag Hold (EFH) control to latch in valid error status; otherwise, the error flag is transparent to the user. (Note: If the sytem uses less than eight data bits, keeping zeros in unused data latches preserves proper parity operation.)

## Bus Logic Levels

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note: A logic "1" in MicroController software corresponds to a high level on the UD bus even though the IV bus
is inverted.) The $8 \times 374$ wakes up with the address selection latch in the unselected state, all data bits latched at the "logic 1" level (UD bus outputs high if enabled), and the EF output high.

## ADDRESS PROGRAMMING AND ADDRESS PROTECT

## Programming Procedures

The 8X374 can be programmed to respond to any address within a range of $0_{10}$ through $255_{10}$. In an unprogrammed state, low level ( $\leq 0.8 \mathrm{~V}$ ) inputs on all IV bus lines (address $255_{10}$ ) will select the device. To program a given address bit to match a high level ( $\geq 2.0 \mathrm{~V}$ ) input on the corresponding IV pin (a logical " 0 " to the MicroController), the counterpart UD-bus pin must be pulsed according to Table 3 and the following procedures:

Step 1: Set all control inputs to the inactive state, UIC = $U O C=M E=V C C$ and $S C=W C=M C L K=0 \mathrm{~V}$; leave the UD and IV bus pins open.

Table 3. PROGRAMMING SPECIFICATIONS

| Parameters | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |
| VCCP — Programming supply voltage: <br> Address | 8.75 | 9.0 | 9.25 | V |
| Protect |  | 0 |  | V |
| Maximum Time Vcc $>5.25 \mathrm{~V}$ |  |  | 1.0 | sec |
| Programming voltage: Address | 8.75 | 9.0 | 9.25 | V |
| Protect | 875 |  | 9.25 | V |
| Programming current: Address |  |  | 5 | mA |
| Protect |  |  | 50 | mA |
| $t_{r}$ - Programming pulse rise time: <br> Address | 10 |  | 100 | $\mu \mathrm{s}$ |
| Protect | 10 |  | 100 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {w }}$ - Programming pulse width | 0.5 |  | 1.0 | ms |

Step 2: Increase $V_{c c}$ to $V_{c c p}$.
Step 3: After Vcc has stabilized, apply a single programming pulse (Figure 2) to the user-bus bit that corresponds to the desired high-level IV address bit. The I/O port is programmed from the user bus (UD0-UD7) for addressing from the MicroController bus (IV0-IV7).
Step 4: Return $V_{C C}$ to 0 volts. (Note: If the programming of all address bits is completed in less than one second, VCC can remain at $\mathrm{V}_{\mathrm{CCP}}$ for the required interval of time.)

Step 5: Step 1 through Step 3 are applicable to the programming of each address bit that requires a high-level IV match.
Step 6: To verify that the address is properly programmed, return VCc to +5 V and set IV0-IV7 to the desired address pattern (inverted). Set ME $=W C=$ Low and SC $=$ MCLK $=$ High to select the programmed I/O port. With ME $=\mathrm{SC}=$ Low and $W C=$ MCLK $=$ High, write an 8-bit pattern to the port. If there are no programming errors, the transmitted data pattern will appear inverted at UDO-UD7 of selected port.


Figure 2. Address Programming Pulse

## ADDRESS PROTECT

After programming the I/O Port, optional steps can be taken to isolate the fuse circuits and to make these circuits permanently immune to further change.

Step 1: Set $\mathrm{V}_{c c}$ and all control inputs to 0 volts, $\mathrm{V}_{c c}=$ UIC $=\mathrm{UOC}=\mathrm{ME}=\mathrm{SC}=\mathrm{WC}=\mathrm{MCLK}=0 \mathrm{~V}, \mathrm{IVO-IV7}=$ open circuit.

Step 2: Taking one pin at a time, apply a protect programming pulse (Figure 3) to each user-bus bit (UD0-UD7). Refer to Table 3 for $\mathrm{min} / \max$ specifications pertaining to voltage and current.
Step 3: Verify that the address circuits for each bit are isolated by applying VCCP, in turn, to each user-bus pin (UDO-UD7) and measuring less than 200 microamperes of input current. (Note: Setup conditions are the same as those in Step 1.)


Figure 3. Protect Programming Pulse

## DC ELECTRICAL CHARACTERISTICS

COMMERCIAL: $\mathrm{VCC}=5 \mathrm{~V}( \pm 5 \%) ; \mathrm{T}_{\mathrm{A}} \geq 0^{\circ} \mathrm{C}$

$$
\mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}
$$

MILITARY: $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}( \pm 10 \%) ; \mathrm{T}_{\mathrm{A}} \geq-55^{\circ} \mathrm{C}$
TC $\leq 125^{\circ} \mathrm{C}$

ABSOLUTE MAXIMUM RATINGS

|  | Parameter | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Vcc | Power supply voltage ${ }^{[3]}$ | +7 | V DC |
| VIN | Input voltage ${ }^{[3]}$ | +5.5 | V DC |
| Tstg | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |


| Parameter |  | Test Conditions | Limits (Commercial) |  |  | Limits (Military) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| VCC | Supply Voltage |  |  | 4.75 | 5 | 5.25 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  |  | 2.0 |  |  | V |
| VIL | Low Level Input Voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| VCL | Input Clamp Voltage | $V_{C C}=\mathrm{Min} ; \mathrm{I}_{\mathrm{I}}=-10 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| IIH | High Level Input Current ${ }^{11]}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ |  | 5.0 | 100 |  | 5.0 | 250 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current ${ }^{11]}$ | $\mathrm{V}_{\text {cc }}=$ Max; $\mathrm{V}_{\text {IL }}=0.5 \mathrm{~V}$ |  | -350 | -550 |  | -350 | -550 | $\mu \mathrm{A}$ |
| VoL | Low Level Output Voltage IV Bus (IVO-IV7) <br> User Bus (UD0-UD7) and PB EF | $\mathrm{VCC}=\mathrm{Min} ; \mathrm{loL}=16 \mathrm{~mA}$ |  |  | 0.55 |  |  | 0.55 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{lOL}=24 \mathrm{~mA}$ |  |  | 0.55 |  |  | 0.55 | V |
|  |  | $\mathrm{V}_{C C}=\mathrm{Min} ; \mathrm{lOL}=8 \mathrm{~mA}$ |  |  | 0.55 |  |  | 0.55 | V |
| VOH | High Level Output Voltage EF Others | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 |  |  | 2.4 |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$; $\mathrm{IOH}=-3.2 \mathrm{~mA}$ | 2.4 |  |  | 2.4 |  |  | V |
| los | Short Circuit Output Current ${ }^{[2]}$ IV Bus (ㄷV0-IV7) UD Bus (UD0-UD7) | $V_{C C}=$ Max | -20 |  |  | -20 |  |  | mA |
|  |  | $\mathrm{Vcc}=\mathrm{Max}$ | -10 |  |  | -10 |  |  | mA |
| Icc | Supply Current | $\mathrm{V}_{\mathrm{cc}}=\mathrm{Max} ; \overline{\mathrm{ME}}=\overline{\mathrm{UOC}}=\mathrm{V}_{\mathrm{cc}}$ |  | 90 | 150 |  | 90 | 160 | mA |

## Notes:

1. The input current includes the high-Z leakage current of the output drivers ( $\overline{\mathrm{IVO}}-\overline{\mathrm{IV7}}$, UDO-UD7) on the data lines.
2. Only one output may be shorted at a time for testing purposes.
3. These limits do not apply during address programmıng.

## AC ELECTRICAL CHARACTERISTICS

COMMERCIAL: VCC $=5 \mathrm{~V}( \pm 5 \%)$; $\mathrm{T}_{\mathrm{A}} \geq 0^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$
MILITARY: $\mathrm{VCC}_{C}=5 \mathrm{~V}( \pm 10 \%) ; \mathrm{T}_{\mathrm{A}} \geq-55^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{C}} \leq 125^{\circ} \mathrm{C}$
LOADING: See TEST LOADING CIRCUITS

| Parameter | References |  | Test Conditions[1] | Limits (Commercial) |  |  | Limits (Military) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From | To |  | Min | Typ | Max | Min | Typ | Max |  |
| Pulse Widths: tw1 Clock High | AMCLK | +MCLK |  | 35 |  |  | 35 |  |  | ns |
| tw2 User Input Control | $\downarrow$ UIC | А | MCLK $=$ High | 35 |  |  | 35 |  |  | ns |
| Propagation Delays: tpD1 UD Propagation Delay | UD | IV | $\begin{aligned} & \text { MCLK }=\text { High } \\ & \text { SC }=W C=\overline{M E}=\overline{U I C}= \\ & \text { Low } \end{aligned}$ |  |  | 40 |  |  | 40 | ns |
| tpD2 UD Clock Delay | 4MCLK | $\overline{\mathrm{V}}$ | $\begin{aligned} & \text { UD }=\text { Stable; } \\ & \mathrm{SC}=\mathrm{WC}=\overline{\mathrm{ME}}=\overline{\mathrm{UIC}}= \\ & \text { Low } \end{aligned}$ |  |  | 50 |  |  | 50 | ns |
| tpD3 UD Input Delay | +UIC | IV | $\begin{aligned} & \mathrm{UD}=\text { Stable; } \\ & \mathrm{MCLK}=\mathrm{High} ; \\ & S C=\mathrm{WC}=\overline{\mathrm{ME}}=\text { Low } \end{aligned}$ |  |  | 50 |  |  | 50 | ns |
| tpD4 IV Data Propagation Delay | $\overline{\mathrm{V}}$ | UD | MCLK $=W C=\overline{U I C}=$ High; $\overline{\mathrm{ME}}=\overline{\mathrm{UOC}}=\mathrm{SC}=\text { Low }$ |  |  | 45 |  |  | 45 | ns |
| tpD5 IV Data Clock Delay | AMCLK | UD | $\begin{aligned} & \mathrm{WC}=\overline{\mathrm{UIC}}=\text { High; } \\ & \overline{\mathrm{V}}=\mathrm{Stable}, \\ & \overline{\mathrm{ME}}=\overline{\mathrm{UOC}}=\mathrm{SC}=\text { Low } \end{aligned}$ |  |  | 55 |  |  | 55 | ns |
| tPD6 Error Flag Propagation Delay | UD, PB | EF | $\begin{aligned} & \text { MCLK = High; } \\ & \overline{U I C}=\text { EFH }=\text { Low } \end{aligned}$ |  |  | 55 |  |  | 55 | ns |
| tpD7 Parity Generate Propagation Delay | $\overline{\mathrm{V}}$ | PB | $\begin{aligned} & \mathrm{MCLK}=\mathrm{WC}=\overline{\mathrm{UIC}}= \\ & \text { High; } \overline{\mathrm{UOC}}=\overline{\mathrm{ME}}=\text { Low } \end{aligned}$ |  |  | 55 |  |  | 55 | ns |
| tpD8 Error Flag Strobe Delay[3] | \EFH | EF |  |  |  | 20 |  |  | 20 | ns |
| Output Enable Timing: toE1 UD Output Enable | \UOC | UD, PB | $\overline{\text { UIC }}=$ High |  |  | 30 |  |  | 30 | ns |
| toe2 UD Input Recovery | АUIC | UD, PB | $\overline{\text { UOC }}$ = Low |  |  | 30 |  |  | 30 | ns |
| toe3IV Data Master <br> Enable | + $\overline{M E}$ | IV | WC = SC = Low |  |  | 22 |  |  | 25 | ns |
| toe4 $\overline{\mathrm{V}}$ Data Write Recovery | +WC | IV | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low |  |  | 25 |  |  | 25 | ns |
| toes $\overline{\mathrm{V}}$ Data Select Recovery | +SC | $\overline{\mathrm{V}}$ | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low |  |  | 25 |  |  | 25 | ns |

## AC ELECTRICAL CHARACTERISTICS (Continued)

| Parameter | References |  | Test Conditions ${ }^{[1]}$ | Limits (Commercial) |  |  | $\begin{aligned} & \text { Limits } \\ & \text { (Military) } \end{aligned}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From | To |  | Min | Typ | Max | Min | Typ | Max |  |
| Output Disable Timing: toD1 UD Output Disable | $4 \overline{U O C}$ | UD, PB | $\overline{U I C}=\mathrm{HIgh}$ |  |  | 25 |  |  | 25 | ns |
| toD2 UD Input Override | $\downarrow$ UIC | UD, PB | $\overline{U O C}=$ Low |  |  | 30 |  |  | 30 | ns |
| toD3 IV Data Master Disable | $4 \overline{\mathrm{ME}}$ | IV | $\mathrm{WC}=\mathrm{SC}=$ Low |  |  | 20 |  |  | 20 | ns |
| tod4 IV Data Write Override | 4WC | $\overline{\mathrm{IV}}$ | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low |  |  | 20 |  |  | 20 | ns |
| tod5 IV Data Select Override | 4SC | $\overline{\mathrm{V}}$ | $\mathrm{WC}=\overline{\mathrm{ME}}=$ Low |  |  | 20 |  |  | 20 | ns |
| Setup Times: <br> ts1 UD Clock Setup Time | UD, PB | *MCLK | $\overline{\text { UIC }}=$ Low | 15 |  |  | 15 |  |  | ns |
| ts2 UD Control Setup Time | UD, PB | $4 \overline{U T C}$ | MCLK $=$ High | 15 |  |  | 15 |  |  | ns |
| ts3 User Input Control Setup Time | $\downarrow$ \IC | *MCLK |  | 25 |  |  | 25 |  |  | ns |
| ts4 IV Data Setup Tıme | $\overline{\mathrm{I}}$ | *MCLK | $\begin{aligned} & \mathrm{WC}=\text { High or } \mathrm{SC}=\text { High; } \\ & \overline{\mathrm{ME}}=\text { Low; } \overline{\mathrm{UI} \mathrm{C}}=\text { High } \end{aligned}$ | 35 |  |  | 35 |  |  | ns |
| ${ }^{\text {tS }} 5^{\|2\|} \overline{\mathrm{V}}$ Master Enable Setup Time | + $\overline{M E}$ | *MCLK | $\begin{aligned} \mathrm{WC} & =\text { High or } S C=\text { High }, \\ U I C & =\text { High } \end{aligned}$ | 30 |  |  | 30 |  |  | ns |
| ts6 IV Write Control Setup Time | 4WC | \#MCLK | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low; $\overline{\mathrm{UIC}}=\mathrm{HIgh}$ | 30 |  |  | 30 |  |  | ns |
| tS7 $\overline{\text { V }}$ Select Control Setup Time | 4SC | *MCLK | $\mathrm{WC}=\overline{\mathrm{ME}}=$ Low | 30 |  |  | 30 |  |  | ns |
| Hold Times: <br> $t^{\text {H }} 1$ UD Clock Hold Time | tMCLK | UD, PB | $\overline{\text { UIC }}=$ Low | 15 |  |  | 15 |  |  | ns |
| $\mathrm{t}_{\mathrm{H} 2}$ UD Control Hold Time | $4 \overline{U I C}$ | UD, PB | MCLK $=$ High | 15 |  |  | 15 |  |  | ns |
| th3 $^{\text {H3 }}$ User Input Control Hold Time | *MCLK | UUIC |  | 0 |  |  | 0 |  |  | ns |
| $t_{\text {H } 4}$ IV Data Hold Tıme | *MCLK | IV | $\begin{aligned} & \mathrm{WC}=\text { High or } \mathrm{SC}=\text { High }, \\ & \overline{\mathrm{ME}}=\text { Low }, \overline{\mathrm{UIC}}=\text { High } \end{aligned}$ | 5 |  |  | 5 |  |  | ns |
| ${ }^{\mathrm{t}} \mathrm{H} 5^{\|2\|} \overline{\mathrm{IV}}$ Master Enable Hold Time | *MCLK | $4 \overline{M E}$ | $\begin{aligned} W C & =\text { High or } S C=H I g h ; \\ U I C & =H I g h \end{aligned}$ | 0 |  |  | 0 |  |  | ns |
| ${ }^{\mathrm{t}} \mathrm{H} 6$ IV Write Control Hold Time | *MCLK | *WC | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low; $\overline{U T C}=$ High | 0 |  |  | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{H} 7} \overline{\mathrm{~V}}$ Select Control Hold Time | *MCLK | 1SC | $\mathrm{WC}=\overline{\mathrm{ME}}=$ Low | 0 |  |  | 0 |  |  | ns |

## Notes:

1 All measurements to the $\overline{\mathrm{V}}$ bus assumes the address selection latch is set
2 If $\overline{M E}$ is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O port.
3 Parameters are measured by holding $\overline{U I C}=$ High and MCLK = Low and changing the state of the PSL input before each EFH pulse.

## TIMING DIAGRAMS



## TEST LOADING CIRCUITS



## APPLICATIONS

As shown in the following diagram, the $8 \times 374$ can be used with other I/O ports to provide a complete range of input/ output functions By proper control of the UIC and UOC lines, the user can perform bidirectional data transfers,
exercise system control, read system status and, by using the $8 \times 374$, implement a bidırectional parity-controlled data stream To use the parity capabilities, the user need only select even or odd parity (PSL = 1 or 0 ) and connect the PB pin to the system parity bit The EFH and EF pins can be wired according to system requirements

## APPLICATIONS DIAGRAM



1. Up to $\mathbf{2 5 6}$ discrete addresses can be assigned to each bank ( $\overline{\mathrm{LB}}$ or $\overline{\mathrm{RB}}$ ).

## FEATURES

- Bidirectional 8-bit MicroController (IV) bus
- User bus-four input bits and four output bits
- Independent bus operation
- Synchronous user data input
- Programmed MicroController port address
- Three-state TTL outputs with high-drive capabilities
- Power-up to predetermined logic state
- Directly compatible with 8X305 or 8X300 MicroControllers
- Single +5 V supply
- 0.4 inch 24-pin DIP


## PRODUCT DESCRIPTION

The 8X382 I/O Port is an addressable, three-state device designed for use as an interface element in systems that use TTL-compatible busses. Typically, the 8X382 is used with the 8X305 MicroController and its associated Interface Vector $(\overline{\mathrm{IV}})$ bus; however, it can also be used with the 8X300 MicroController or an equivalent microprocessor. The $8 \times 382$ is functionally the same and pin-for-pin compatible with the older 8X42; however, the new port features better performance, increased drive current, and improved programming procedures.
As shown in the logic diagram of Figure 1, the I/O port
consists of eight data latches-bits 0 through 7. These latches are accessed through either of two busses-an 8-bit bidirectional IV bus connected to the MicroController and a User Data (UD) bus consisting of four dedicated inputs (bits UDO through UD3) and four dedicated outputs (bits UD4 through UD7). All eight bits may be read from or four data bits (IV4-IV7) can be written into via the IV bus; eight bits of I/O address can be written from the $\overline{I V}$ bus. Separate controls are provided for each bus and both busses operate independently. The I/O data latches are transparent, in that, when either bus is enabled for input, all transitions in input data are propagated to the other bus, if that bus in enabled for output.
The $8 \times 382$ is available with preprogrammed addresses $\left(0_{10}\right.$ through 25510); it can also be field-programmed over the same address range. Input/output operations can begin once the I/O port is selected and appropriate control signals are generated. Port selection is implemented by putting the I/O port address ( $010-255_{10}$ ) on the IV bus; once selected, the I/O port remains selected until a different "port address" is put on the bus. Thus, software overhead is minimized. Data is accessible on the UD bus at all times. A Master Enable ( $\overline{\mathrm{ME}}$ ) input, which is typically connected to the Left Bank ( $\overline{\mathrm{LB}}$ ) or RightBank ( $\overline{\mathrm{RB}}$ ) output of the MicroController, provides the capability of organizing the $\overline{\mathrm{V}}$ bus into two separate and independent banks of I/O devices.

## 8X382 PACKAGE and PIN DESIGNATIONS




Figure 1. Logic Diagram for $8 \times 382$ I/O Port

## FUNCTIONAL OPERATION

## UD Bus Control

As shown in Table 1, the User Data-bus interface is controlled by the UIC and UOC inputs. Data input to UDOUD3 is synchronous with MCLK, that is, with UIC low, information is written into the data latches only when MCLK is high. The output drivers of UD4-UD7 bus are enabled when $\overline{U O C}$ is low
Table 1. INPUT/OUTPUT CONTROL OF UD BUS

| $\bar{*}$ UIC | UOC | MCLK | FUNCTION OF UD BUS |  |
| :---: | :---: | :---: | :--- | :--- |
|  |  |  | UDO-UD3 | UD4-UD7 |
| $H$ | L | X | Inactive | Output Data |
| L | X | H | Input Data | Inactive |
| L | X | L | Inactıve | Inactıve |
| $H$ | H | X | Inactıve | Inactive |

$X=$ don't care

## $\overline{\text { IV Bus Control }}$

Input/output control of the $\overline{\mathrm{V}}$ bus is shown in Table 2; this bus is controlled by SC, WC, $\overline{M E}$, MCLK and the current state of an internal address selection latch. The address selection latch in the I/O port stores the result of the most recent $\overline{\mathrm{V}}$ address selection. The latch is set when the internally preprogrammed address of the port matches the address on the $\overline{\mathrm{V}}$ bus during an address-selection operation ( $\mathrm{SC}=\mathrm{MCLK}=\mathrm{High} / \mathrm{WC}=\mathrm{Low}$ ). The latch is cleared when the two 8-bit address patterns are in disagreement. The IV bus can transfer data only when the selection latch is set. The MicroController Left Bank ( $\overline{\mathrm{LB}}$ ) and Right Bank ( $\overline{\mathrm{RB}}$ ) outputs can control the $\overline{M E}$ inputs for two banks of I/O devices, thus, acting as ninth address bit.

Data is written into the data latches of a selected device from the $\overline{\mathrm{V}}$ bus when $\mathrm{WC}=\mathrm{MCLK}=$ High and $\overline{\mathrm{ME}}=$ Low. Output drivers on the $\overline{\mathrm{V}}$ bus of the device with the address latch set are enabled with ME, WC, and SC low. With SC and WC both high (shaded entry of Table 2), the bit pattern present on $\overline{\mathrm{IVO}}-\overline{\mathrm{IV7}}$ is interpreted as both input data (IV4-IV7 only) and TV address. The data in $\overline{\mathrm{IV} 4}-\overline{\mathrm{IV7}}$ is latched in whether or not the I/O port has been previously selected. If the preprogrammed address of the I/O port matches the bit pattern on $\overline{\mathrm{V} 0}-\overline{\mathrm{IV7}}$ when SC and WC are both high, the selection latch is set; otherwise, it is reset. (Note. The MicroController never drives both SC and WC high at the same time.)
Table 2. INPUT/OUTPUT CONTROL OF IV BUS

| $\overline{\mathrm{ME}}$ | SC | WC | MCLK | $\begin{gathered} \text { SEL } \\ \text { LATCH } \end{gathered}$ | $\begin{gathered} \hline \text { FUNCTION OF } \\ \text { IV BUS } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | X | Set | Output Data |
| L | L | H | H | Set | Input Data (IV4-IV7 only) |
| L | H | L | H | $x$ | Input Address* |
| L | H | H | H | $X$ | faput Data (1X4-1V7 only) and acturess* |
| L | X | H | L | $X$ | Inactıve |
| L | H | X | L | X | Inactıve |
| L | L | X | X | Not set | Inactive |
| H | X | X | X | $X$ | Inactive |

## Bus Logic Levels

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note. A logic "1" in MicroController software corresponds to a high level on the UD bus even though the IV bus is inverted). The 8X382 wakes up in the unselected state with all data bits latched at the "logic 1 " level (UD bus outputs high if enabled).

## ADDRESS PROGRAMMING AND ADDRESS PROTECT

## Programming Procedures

The 8X382 can be programmed to respond to any address within a range of $0_{10}$ through $255_{10}$. In an unprogrammed state, low level ( $\leq 0.8 \mathrm{~V}$ ) inputs on all $\overline{\mathrm{V}}$ bus lines (address 25510) will select the device. To program a given address bit to match a high level ( $\geq 2.0 \mathrm{~V}$ ) input on the corresponding $\overline{\mathrm{V}}$ pin (a logical " 0 " to the MicroController), the counterpart UD-bus pin must be pulsed according to Table 3 and the following procedures:

Step 1: $\quad$ Set all control inputs to the inactivestate$\overline{U I C}=\overline{U O C}=\overline{M E}=V_{C C}$ and $S C=W C=$ MCLK = GND; leave the UD and IV bus pins open.
Step 2: $\quad$ Increase $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CCP}}$.
Step 3: After $V_{C C}$ has stabilized, apply a single programming pulse (Figure 2) to the user-bus bit that corresponds to the desired high-level IV address bit. The I/O port is programmed from the user bus (UDO-UD7) for addressing from the MicroController bus (iV0-IV7).

Table 3. PROGRAMMING SPECIFICATIONS

| PARAMETERS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |  |
| VCCP - Programming supply <br> voltage <br> Address |  |  |  |  |
| Protect | 8.75 | 9.0 | 925 | V |
| Maxımum time VCCP $>5.25 \mathrm{~V}$ |  |  | 10 | Sec |
| Programmıng voltage: <br> Address | 8.75 | 90 | 925 | V |
| Protect | 8.75 |  | 9.25 | V |
| Address |  |  | 5 | mA |
| Programming current: |  |  | 50 | mA |
| Proct <br> Prame Programming pulselrise <br> Address |  |  |  |  |
| Protect | 10 |  | 100 | $\mu \mathrm{~S}$ |
| t $\omega$-Programming pulse width | 0.5 |  | 1.0 | mS |

Step 4: Return Vcc to 0-volts. (Note. If the programming of all address bits is completed in less than 1 -second, Vcc can remain at 9.0 -volts for the required interval of time.)

Step 5:

Step 6:

Steps 1 through 3 are applicable to the programming of each address bit that requires a high-level IV match.
To verify that the address is properly programmed, return $\mathrm{V}_{\mathrm{Cc}}$ to +5 V , set $\overline{\mathrm{VVO}}-\overline{\mathrm{IV} 7}$ to the desired (inverted) binary address pattern, set $\overline{M E}=W C=$ Low and $S C=$ MCLK $=$ High. If there are no programming errors, subsequent data written from $\overline{\mathrm{V} 4}-\overline{\mathrm{IV7}}(\mathrm{WC}=\mathrm{High})$ will appear inverted on UD4-UD7.


Figure 2. Address Programming Pulse

## Address Protect

After programming the I/O Port, steps should be taken to isolate the address circuits and make these circuits permanently immune to further change.

Step 1: $\quad$ Set $\mathrm{V}_{\mathrm{cc}}$ and all control inputs to 0 -volts ( $\mathrm{V}_{\mathrm{CC}}$ $=\overline{\mathrm{UIC}}=\overline{\mathrm{UOC}}=\overline{\mathrm{ME}}=\mathrm{SC}=\mathrm{WC}=\mathrm{MCLK}=$ GND $=0.0 \mathrm{~V}) ; \overline{\mathrm{V} 0}-\overline{\mathrm{V} 7}=$ open circuit.

Step 2: $\quad$ Taking one pin at a time, apply a protect programming pulse (Figure 3) to each userbus bit (UD0-UD7)-refer to Table 3 for $\mathrm{min} / \mathrm{max}$ specifications pertaining to voltage and current.

Step 3: Verify that the address circuits for each bit is isolated by applying 9 -volts, in turn, to each user-bus pin (UDO-UD7) and measuring less than 200 microamperes of input current. (Note. Setup conditions are the same as those in Step 1.)


Figure 3. Protect Programming Pulse

## DC ELECTRICAL CHARACTERISTICS

COMMERCIAL. $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ MILITARY $45 \mathrm{~V} \leq \mathrm{VCC} \leq 5.5 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{TC} \leq 125^{\circ} \mathrm{C}$

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |  |
| :--- | :--- | :---: | :---: |
| $V_{C C}$ | Power supply voltage $3^{3}$ | +7 | Vdc |
| $V_{\text {IN }}$ | Input voltage ${ }^{3}$ | +55 | $V_{d c}$ |
| $T_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |


| PARAMETER |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MLILTARY) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| V cc | Supply Voltage |  |  | 475 | 5 | 5.25 | 45 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High Level Input Voltage |  | 20 |  |  | 20 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| VCL | Input Clamp Voltage | $\mathrm{V}_{\text {cc }}=$ Min, $\mathrm{I}_{1}=-10 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| IIH | High Level Input Current ${ }^{1}$ | $\mathrm{V}_{\text {cC }}=\mathrm{Max}, \mathrm{V}_{\mathrm{IH}}=27 \mathrm{~V}$ |  | 50 | 100 |  | 5.0 | 100 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current 1 | $\mathrm{V}_{\text {cc }}=\mathrm{Max}, \mathrm{V}_{\text {IL }}=0.5 \mathrm{~V}$ |  | -350 | -550 |  | -350 | -550 | $\mu \mathrm{A}$ |
| IozH | High-Z State Output CurrentHigh Level4 | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{OH}}=25 \mathrm{~V}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| lozl | High-Z State Output CurrentLow Level ${ }^{4}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {OL }}=0.5 \mathrm{~V}$ |  |  | -100 |  |  | -100 | $\mu \mathrm{A}$ |
| VoL | Low Level Output Voltage iv Bus ( $\overline{\mathrm{V} 0}-\mathrm{IV7})$ User Bus (UD4-UD7) | $\mathrm{VCC}=\mathrm{Min} ; \mathrm{loL}=16 \mathrm{~mA}$ |  |  | 0.55 |  |  | 0.55 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{loL}=24 \mathrm{~mA}$ |  |  | 0.55 |  |  | 0.55 | V |
| VOH | High Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min, $\mathrm{IOH}=-3.2 \mathrm{~mA}$ | 24 |  |  | 24 |  |  | V |
| los | Short Circuit Output Current² iv Bus (IV0-IV7) UD Bus (UD4-UD7) | $V_{C C}=$ Max | -20 |  |  | -20 |  |  | mA |
|  |  | $\mathrm{V}_{\text {cc }}=$ Max | -10 |  |  | -10 |  |  | mA |
| Icc | Supply Current | $\mathrm{Vcc}=$ Max, $\overline{\mathrm{ME}}=\overline{\mathrm{UOC}}=\mathrm{V}_{\text {cc }}$ |  | 90 | 150 |  | 90 | 150 | mA |

Notes
1 The input current includes the Three-state leakage current of the output driver on the data lines
3 These limits do not apply during address programming

2 Only one output may be shorted at a tıme
4 Applies only to pins UD4-UD7

AC ELECTRICAL CHARACTERISTICS
COMMERCIAL: $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$
MILITARY: $4.5 \mathrm{~V} \leq \mathrm{VCC} \leq 5.5 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{TC} \leq 125^{\circ} \mathrm{C}$
LOADING: See TEST LOADING CIRCUITS

| PARAMETER | REFERENCES ${ }^{1}$ |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MLITAAY) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM | TO |  | Min | Typ | Max | Min | Typ | Max |  |
| Pulse Widths: <br> tw1 Clock High | 4MCLK | $\downarrow$ MCLK |  | 35 |  |  | 35 |  |  | ns |
| tw2 User Input Control | गUIC | ¢ | MCLK $=$ High | 35 |  |  | 35 |  |  | ns |
| Propagation Delays: tpD1 UD Propagatıon Delay | UD0-3 | $\overline{\mathrm{V}} \mathrm{V}_{0-3}$ | $\begin{aligned} & M C L K=H I g h \\ & S C=W C=\overline{M E}=\overline{U I C}=\text { Low } \end{aligned}$ |  |  | 30 |  |  | 30 | ns |
| tpD2 UD Clock Delay | 4MCLK | $\overline{\mathrm{V}} \overline{0}_{0-3}$ | $U D_{0-3}=$ Stable, $M C L K=$ Hıgh; $\mathrm{SC}=\mathrm{WC}=\overline{\mathrm{ME}}=\overline{\mathrm{UIC}}=$ Low |  |  | 50 |  |  | 50 | ns |
| tpD3 UD Input Delay | $\sqrt{\text { JIC }}$ | $\overline{\mathrm{IV}} \mathrm{V}_{0-3}$ | $\begin{aligned} & \text { UDO-3 }_{=}=\text {Stable; MCLK }=\text { HIgh }, \\ & S C=W C=\overline{M E}=\text { Low } \end{aligned}$ |  |  | 50 |  |  | 50 | ns |
| $\begin{array}{ll} \hline \text { tpD4 } & \overline{\text { IV Data }} \\ & \text { Propagatıon Delay } \end{array}$ | $\overline{1 V}_{4-7}$ | UD4-7 | $\begin{aligned} & \mathrm{MCLK}=\mathrm{WC}=\mathrm{High} ; \\ & \overline{\mathrm{ME}}=\overline{\mathrm{UOC}}=\mathrm{SC}=\text { Low } \end{aligned}$ |  |  | 45 |  |  | 45 | ns |
| $\begin{array}{ll} \hline \text { tpD5 } & \text { IV Data } \\ & \text { Clock Delay } \end{array}$ | 4MCLK | UD ${ }_{4-7}$ | $\begin{aligned} & \overline{\mathrm{V}}_{4-7}=\text { Stable, } \mathrm{WC}=\text { High; } \\ & \overline{\mathrm{ME}}=\overline{\mathrm{UOC}}=\mathrm{SC}=\text { Low } \end{aligned}$ |  |  | 55 |  |  | 55 | ns |
| Output Enable Timing: toE1 UD Output Enable | $\sqrt{\text { UOC }}$ | UD ${ }_{4-7}$ |  |  |  | 30 |  |  | 30 | ns |
| toes $\overline{\text { IV }}$ Data  <br>  Master Enable | $\downarrow \overline{M E}$ | IV | WC=SC= Low |  |  | 22 |  |  | 25 | ns |
| toes $\overline{\text { IV Data }}$ Write Recovery | \$WC | IV | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low |  |  | 25 |  |  | 25 | ns |
| toe6 $\overline{\text { IV }}$ Data <br> Select Recovery  | $\downarrow$ SC | IV | $\mathrm{WC}=\overline{\mathrm{ME}}=$ Low |  |  | 25 |  |  | 25 | ns |
| Output Disable Timing: toD1 UD Output Disable | 4UOC | UD ${ }_{4-7}$ |  |  |  | 25 |  |  | 25 | ns |
| toD3 $^{2}$ $\overline{\text { IV }}$Data <br> Master Disable | $4 \overline{M E}$ | IV | WC=SC= Low |  |  | 25 |  |  | 25 | ns |
| $\begin{array}{ll} \hline \text { toD5 }^{2} & \overline{\mathrm{~V}} \text { Data } \\ \text { Write Override } \end{array}$ | 4WC | IV | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low |  |  | 20 |  |  | 20 | ns |
| toD6 $^{2}$ $\bar{V}$ Data <br> Select Override  | 4SC | IV | $W C=\overline{M E}=$ Low |  |  | 20 |  |  | 20 | ns |
| Setup Times: <br> ts1 UD Clock Setup Time | UD0-3 | \$MCLK | $\overline{\text { UIC }}=$ Low | 15 |  |  | 15 |  |  | ns |
| ts2 UD Control | UD0-3 | 4UIC | MCLK = High | 15 |  |  | 15 |  |  | ns |
| ts3 User Input Control Setup Time | गUIC | $\downarrow$ MCLK |  | 25 |  |  | 25 |  |  | ns |
| ts4 $\bar{V}$ Data <br> Setup Time | $\overline{\mathrm{V}}$ | $\downarrow$ MCLK | $\begin{aligned} & \mathrm{WC}=\text { High or } S C=\text { High; } \\ & \overline{M E}=\text { Low, } \end{aligned}$ | 35 |  |  | 35 |  |  | ns |
| ts $5^{3}$ $\overline{\mathrm{IV}}$ Master Enable <br> Setup Tıme | $\downarrow$ \} | \$MCLK | $W C=H i g h$ or $S C=H i g h$ | 30 |  |  | 30 |  |  | ns |
| ts6IV Write Control <br> Setup Time | 4WC | \MCLK | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low; | 30 |  |  | 30 | , |  | ns |
| ts7 $\overline{\text { IV }}$ Select Control <br> Setup Time  | 4SC | $\downarrow$ MCLK | $W C=\overline{M E}=$ Low | 30 |  |  | 30 |  |  | ns |

## AC ELECTRICAL CHARACTERISTICS (Cont'd)

| PARAMETER | REFERENCES |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM | TO |  | Min | Typ | Max | Min | Typ | Max |  |
| Hold Times: <br> th1 UD Clock Hold Time | $\downarrow$ MCLK | UD | $\overline{\text { UIC }}=$ Low | 15 |  |  | 15 |  |  | ns |
| th2 UD Control | $\stackrel{\text { tuİ }}{ }$ | UD | MCLK $=$ High | 15 |  |  | 15 |  |  | ns |
| th3 User Input Control | \$MCLK | 4UIC |  | 0 |  |  | 0 |  |  | ns |
| tH4 Data Hold Time | $\downarrow$ MCLK | IV | $\begin{aligned} & \mathrm{WC}=\text { High or } \mathrm{SC}=\mathrm{High}, \\ & \mathrm{ME}=\text { Low } \end{aligned}$ | 5 |  |  | 5 |  |  | ns |
| tH5 ${ }^{3} \quad$Master Enable <br> Hold Time | $\downarrow$ MCLK | $4 \overline{M E}$ | $W C=$ High or SC $=$ Hıgh; | 0 |  |  | 0 |  |  | ns |
| th6$\overline{\text { IV }}$ Write Control <br> Hold Time | 4MCLK | $\downarrow$ ¢ ${ }^{\text {d }}$ | $\mathrm{SC}=\overline{\mathrm{ME}}=$ Low | 0 |  |  | 0 |  |  | ns |
| $\begin{array}{ll}\text { th7 } & \overline{\text { IV }} \text { Select Control } \\ \text { Hold Time }\end{array}$ | 4MCLK | $\downarrow$ ¢C | $\mathrm{WC}=\overline{\mathrm{ME}}=$ Low | 0 |  |  | 0 |  |  | ns |

Notes'
1 All measurements to the IV bus assumes the address selection latch is set
2 These parameters are measured with a capacitive loading of 50 of and represent the output driver turn-off time
3 If $\overline{M E}$ is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O port

a. User Data Input Timing

c. MicroController Write Cycle Timing

## Legend:


b. User Data Output Timing

d. MicroController Select Cycle Timing

e. MicroController Output Enable Timing

Figure 4. Timing Diagrams

## TEST LOADING CIRCUITS



## APPLICATIONS

When compared to other MicroController ports in the $8 \times 370$ series, the $8 \times 382$ has some unique features that provide real design advantages in certain applications. Connection of the I/O port to the MicroController is simple and straightforward in that like pin names are tied together. The system designer must also decide on which bank of the MicroController to place the $8 \times 382$ and then connect the $\overline{\mathrm{ME}}$ pin of the port to either the $\overline{\mathrm{LB}}$ (Left Bank) or $\overline{\mathrm{RB}}$ (Right Bank) of the MicroController.

The $8 \times 382$ is unique because it can be used for both dedicated input and output operations. In the system
shown below, the user interface requires nine (9) dedicated inputs and eleven (11) dedicated outputs. Observe that by using an 8X382, the problem is solved by three devices, whereas, four $8 \times 372$ ports are required for the same solution.
Another important use of the $8 \times 382$ is in implementing a handshake interface. Since both input and output bits reside in the same port, I/O operations can be performed without port re-addressing. Users may also find the 8X382 an advantage in the layout of Printed Circuit boards, since random control/status signals can be grouped within the same device position.


Figure 5. Logic Diagram for 8X382 I/O Port

## FEATURES

- Three prioritized interrupts
- Subroutine handling capabilities
- 4-level LIFO stack for return address storage
- Interrupt masking by software and hardware
- Stack full flag
- Directly compatible with 8X305 MicroController
- Bipolar ISL (Integrated Schottky Logic) and low-power Schottky technology
- Single +5 volt power supply
- 0.6 inch, 40 -pin DIP


## PRODUCT DESCRIPTION

The Signetics $8 \times 310$ Interrupt Control Coprocessor (ICC) supports the $8 \times 305$ MicroController in systems that are interrupt driven and those that require subroutine handling capabilities.

As shown in Figure 1, the ICC provides three prioritized interrupt request lines, INT 0 (highest priority), INT 1 and

INT 2. A low-to-high transition applied to any of these input lines latches in an interrupt request which may be serviced when sampled by the ICC once each instruction cycle of the MicroController. When an interrupt request is serviced, the ICC forces the MicroController to jump to one of three fixed locations in program memory; instruction addresses 4, 5, and 6 correspond to INT 0, INT 1 and INT 2. At each of these addresses, the user programs a JMP instruction to another address where the user's interrupt service routine begins.

During interrupt servicing, the ICC also stores the proper return address into a four deep, Last-In-First-Out (LIFO) stack. At the conclusion of the interrupt service routine, the user program instructs the ICC to return to the main program at the location previously stored in the stack. The return operation is implemented by coding a special RETURN instruction which is decoded directly off the instruction bus by the ICC. There are five such special instructions relating to interrupt and subroutine handling functions performed by the ICC. These instruction codes are all treated as non-operational instructions (NOPs) by the MicroController.


Figure 1. Typical System Connections Using ICC

An internal one-bit mask is used to inhibit interrupt servicing. Whenever the mask is set, the ICC does not respond to any pending interrupt requests; however, any requests remain latched for future servicing. The mask can be set and cleared either by the user program or automatically during certain ICC functions. The special instructions SET MASK and CLEAR MASK are provided for user control. The Interrupt Disable input also inhibits interrupt request servicing.
The ICC provides a facility for implementing subroutines in the user program. A special PUSH instruction directs the

ICC to store the return address into the stack in a manner similar to interrupt servicing. The jump to the subroutine, however, is performed by the user program. Subroutines may be nested (called from within other subroutines) depending on remaining vacancies in the four deep stack.
In general, the ICC adds some useful and very flexible facilities to the 8X305-based system. It offers both hardware and software capabilities that can improve efficiency and decrease program size. These features, from both a chip and system aspect, are described in subsequent paragraphs.

## 8X310 PACKAGE AND PIN DESIGNATIONS



## FUNCTIONAL OPERATION

## Basic Functions

The ICC performs the three general functions indicated below.

Function 1: Provides a means for the 8X305 MicroController to respond to interrupt requests by diverting the program flow of the 8X305 MicroController to the proper interrupt service routine or, in the case of a subroutine, the ICC stores the return address in the 4-level LIFO stack (Figure 2).

Function 2: Returns the user to the proper point in the main program for both interrupt and subroutine activities.
Function 3: Provides both automatic and programmed masking capabilities.

## Interrupt Requests and Priority Considerations

An interrupt is requested when any one of the ICC input pins INT 0, INT 1, or INT 2 undergoes a low-to-high transition; this request is temporarily stored in an internal edge-triggered latch that corresponds to the affected interrupt input. The interrupt request latches are part of the Priority and Mask Logic shown in Figure 2. Unless masked or otherwise disabled, the ICC samples these latches once each instruction cycle. Any or all of the latches may be set when sampled by the ICC; however, only the interrupt of
highest priority will be serviced - the remaining interrupts will be held in queue. Thus, if INT 0 , INT 1 and INT 2 simultaneously compete for service, INT 0 is the first to be serviced followed, in order, by INT 1 and INT 2; likewise, if INT 1 and INT 2 compete for service, INT 1, being of higher priority will be serviced first. The CLEAR INTERRUPT instruction resets all interrupt request latches without affecting an interrupt service routine that is already in progress.

The highest priority interrupt request will be serviced when sampled by the ICC provided interrupts in general are not inhibited and a previous interrupt of equal or higher priority is not currently being serviced. The general masking of interrupts is discussed later. To determine priorities, the ICC keeps track of any interrupt that is serviced until the corresponding service routine returns. A subsequent interrupt request may interrupt a service routine in progress only if it is of a higher priority than that of the current interrupt being serviced. If, for example, INT 1 is requested and serviced, then before its service routine finishes, a request on INT 0 can be serviced as a second level interruption. However, a request on INT 2 or a second request on INT 1 must wait until the original INT 1 service routine returns. The interrupt service routine that was interrupted will resume execution at the point of interruption when the higher priority service routine returns (i.e. in the same manner as when returning to the main program).


Figure 2. 8X310 Interrupt/Control Coprocessor - Functional Block Diagram

## Interrupt Servicing

Interrupts are sampled only at the conclusion of an instruction cycle while the next instruction is being fetched from Program Memory.
When an interrupt request is serviced, the following general steps are performed:

- Address of the instruction that would normally be executed next is pushed into the 4 -level LIFO Stack (Figure 2) for subsequent return to the main program.
- The ICC disables program storage and forces a JMP instruction onto the Instruction bus of the 8X305 MicroController. (Note: Because of timing considerations, the HALT signal is driven low to suspend operation of the MicroController for one instruction cycle; this permits the source of instruction data to change from program storage to the ICC without conflict.) The JMP instruction from the ICC transfers the MicroController to one of the three fixed program locations shown below. In each of these addresses, the user will normally store a JMP instruction to the interrupt service routine for that partic-
ular interrupt. Details of these operations are described later.

```
INT O
Address 4
INT 1 ..........................................................................
```



## Return from Interrupt Service Routine

Upon completion of the interrupt service routine, the user codes the special RETURN instruction. When executed, the ICC performs the following steps

- The return address is popped from the LIFO stack.
- The ICC disables program storage and forces a JMP instruction onto the MicroController instruction bus with the return address from the stack. (The HALT signal is driven low for one instruction cycle.)
- The JMP instruction from the ICC transfers the MicroController to the instruction that was about to execute at the time the interrupt was taken

A typical structure for a user program which handles interrupts is shown in the following example:

| Address |  | Instruction | Comment |
| :---: | :---: | :---: | :---: |
| 0 |  | (any) | First instruction executed after system reset |
| - |  | - |  |
| $\bullet$ |  | - |  |
| 3 |  | JMP MAIN | Jump around interrupt vector locations. |
| 4 |  | JMP SERVO | Service INT 0 interrupt. |
| 5 |  | JMP SERV1 | Service INT 1 interrupt. |
| 6 |  | JMP SERV2 | Service INT 2 interrupt. |
| 7 | MAIN | (any) | Continue main program. |
| - |  | - |  |
| - |  | - |  |
|  | SERVO | (any) | Begin INT 0 service routine. |
| - |  | - |  |
| - |  | $\bullet$ |  |
|  |  | MAIN R6,R6 | ICC RETURN instruction. End INT 0 service routine (resume main program execution). |
|  | SERV1 | (any) | Begin INT 1 service routine. |
| $\bullet$ |  |  |  |
| - |  | - |  |
|  |  | MOVE R6,R6 | RETURN from INT 1 service routine. |
|  | SERV2 | (any) | Begin INT 2 service routıne. |
|  |  | $\bullet$ |  |
|  |  | $\bullet$ |  |
|  |  | MOVE R6,R6 | RETURN from INT 2 service routine. |

## Instruction Set

The five instructions shown in Table 1 allow the user to efficiently manage both the interrupt and subroutine capabilities of the ICC in an 8X310/8X305-based system. When an ICC instruction appears in the program, it is inter-
preted as a NOP by the $8 \times 305$ but is captured and decoded by the ICC to perform the desired function. The capture-and-decode functions of the chip are automatic. Assembly and object codes for each ICC instruction are shown in Table 1.

Table 1. INSTRUCTION SET FOR ICC

| Instruction | Instruction Codes |  | 8X305 <br> Operation | Description of ICC Operation |
| :---: | :---: | :---: | :---: | :---: |
|  | Assembler | Binary |  |  |
| SET MASK | MOVE R5,R5 | $l_{0}=$ MSB $I_{15}=$ LSB <br> 0 000 <br> 00101 000 <br> 00101  | NOP | When executed, sets interrupt mask, thus inhibiting all interrupt servicing. |
| CLEAR MASK | MOVE R4,R4 | 0000010000000100 | NOP | When executed, clears interrupt mask for all interrupts |
| RETURN | MOVE R6,R6 | 0000011000000110 | NOP | When executed returns program to address at top of LIFO stack. |
| PUSH | MOVE R3,R3 | 0000001100000011 | NOP | Pushes "address + 2" onto stack if PUSH is programmed on odd address in program memory and "address + 1 " if PUSH is programmed on even address. |
| CLEAR INTERRUPT | MOVE R2,R2 | 0000001000000010 | NOP | Clears all interrupt requests; an interrupt service routine that is in progress is unaffected. |

## Interrupt Masking Operations

Certain operations performed by the ICC and also some system considerations require that program execution not be interrupted for a specified interval of time. The servicing of interrupts by the ICC can be inhibited in a number of ways. Any time interrupts are inhibited, the ICC ignores any latched interrupt requests. However, the interrupt request latches are not cleared so that any previously pending requests remain latched. Also, during an interval when interrupt servicing is inhibited, any new interrupt signals received will get latched. As soon as interrupt servicing is enabled, any latched requests can be serviced on a priority basis.

The primary means of inhibiting interrupt servicing is the internal one-bit mask (latch). This mask can be set (to inhibit interrupts) or cleared under control of the user program using the special ICC instructions SET MASK and CLEAR MASK - See Table 1. With these instructions, segments of
the user program can be isolated so as to proceed without interruptions. Frequently, uninterruptable segments are needed at the very beginning of the user program (initialization routine) and at the beginning of, or throughout an interrupt service routine. To facilitate this, the ICC automatically sets the mask whenever the MicroController executes address zero (typically resulting from a system reset) and whenever the ICC services an interrupt. The ICC also automatically clears the mask after performing a RETURN operation from an interrupt service routine; a RETURN from a subroutine does not affect the status of the interrupt mask.

The Interrupt Disable (ID) input pin may also be used to inhibit interrupt servicing. Interrupt servicing remains disabled as long as a high level is applied to the input. The ID input has no effect, however, on the status of the internal interrupt mask.

To ensure proper program flow, the ICC suspends interrupt servicing momentarily during certain situations. During the cycle in which the MicroController encounters an XEC (Execute) instruction an interrupt will not be serviced. This is because the XEC causes the MicroController to issue an address of an instruction to be executed out of the sequence of normal program flow. This would not be a valid address.
Interrupts are also suspended during execution of a PUSH or RETURN instruction and the instruction immediately following. This ensures proper operation of the LIFO stack. In addition, no interrupts are latched or serviced and no special ICC instructions are decoded at address zero which resets the ICC.

## Subroutine Calling

The ICC provides for subroutine calling by storing the proper return address into the LIFO stack under control of the user program. Two instructions are required to implement a subroutine call - a PUSH instruction executed by the ICC and a JMP to the subroutine executed by the MicroController. The PUSH instruction is normally programmed at an odd-numbered address in program memory immediately followed by the JMP. When the PUSH instruction is executed, the ICC finds the address of the next instruction (JMP to subroutine) on the MicroController's address bus. internally changes the least-significant bit to one (effectively adds one to the address) and stores this into the stack. Program execution proceeds normally and the MicroController makes the jump to the beginning of the subroutine. The subroutine may be located at any convenient place in program memory.

Upon completion of the subroutine, the user codes the RETURN instruction in the same manner as for an interrupt service routine. At that point, the ICC forces the MicroController to resume execution of the main program at the instruction immediately following the JMP-to-subroutine instruction.

The code for a typical subroutine call-and-return is shown in the following example.


## Stack Operation

The LIFO stack holds up to four 13-bit program addresses which allows the ICC to return from a subroutine or interrupt service routine. When all four stack locations are filled, the STack Full (STF) output pin is driven high and remains high until a RETURN (or reset) operation occurs. If an additional interrupt is serviced or subroutine called while the stack is full, the stack will overflow and the oldest return address will be overwritten and lost. That is, the stack retains the four most recent entries. After an overflow, the status of the STF output is not valid (until a reset operation occurs).

To prevent an interrupt from overflowing the stack, the user can connect the STF output directly to the Interrupt Disable (ID) input of the ICC. Then, even if the internal mask and priorities permit interrupt servicing, the interrupt request
must still wait for the most recent service routine or subroutıne to return.

Because subroutine calling is controlled explicitly by the user software, the user can always ensure that subroutine nesting alone could not overflow the stack. However, care must be taken whenever calling a subroutıne from within an interrupt service routine since the number of remaining stack locations may vary at the time the interrupt is taken. If, for example, three stack locations are already filled (STF is low) at the time an interrupt is serviced, then a subroutine call executed within the interrupt service routine would cause the stack to overflow and the earliest return address to be lost.

As mentioned earlier, whenever a RETURN operation is performed from an interrupt service routine, the internal interrupt mask is automatically cleared. A RETURN from a
subroutine, however, does not affect the status of the mask. To accomplish this, a flag bit is added to each of the four stack locations which records whether each address pushed into the stack is caused by an interrupt or a subroutine call. This flag is read during a RETURN operation to determine whether or not the interrupt mask is cleared. This allows interrupt servicing and subroutine calls to be intermixed in any order.

## Initialization

The ICC decodes address zero as a reset command to perform certain initialization functions. (Zero is the first address generated after the MicroController is reset.) Specifically, the Instruction-bus drivers are placed in a high-impedance state, HALT output is set high, RD output is set low, and all interrupt request latches are cleared. The interrupt mask is set so that any initialization routine by the user will not be interrupted until a CLEAR MASK instruction (MOVE R4,R4) is executed. The LIFO stack is reset to an empty state and the STF output is set low.

## SYSTEM TIMING RELATIONSHIPS

## Interrupt Servicing

Interrupt servicing begins at the end of a MicroController instruction cycle when the 8X305's MCLK signal goes from low-to-high. Starting from this point, processing of the interrupt proceeds as follows:

From the rising edge of MCLK 1 :

- Interrupt mask is set to inhibit other interrupts.
- HALT output is driven low to stop internal operation of the 8X305 MicroController for one instruction cycle; MCLK is unaffected. ROM Disable (RD) output is driven high to disable program memory.

From the falling edge of MCLK 1 :

- Takes address of next instruction from address bus and pushes it onto the top of stack to be used as the return address to the main program.
From the rising edge of MCLK 2 :
- The ICC forces a JMP onto the instruction bus to one of three fixed vector addresses:

INT 0
Address 4
INT 1 Address 5
INT 2 Address 6

- Releases HALT (high) which allows the MicroController to complete the JMP to the above specified vector location in program memory.
From the rising edge of MCLK 3 :
- Instruction-bus drivers of the ICC are disabled.
- ROM Disable (RD) pin is cleared (low) enabling the program memory which resumes control of the Instruction bus.


## Return Operation

When the interrupt service routine or subroutine is completed, the RETURN instruction initiates the following sequence of events:
From the rising edge of MCLK 1 :

- Interrupts are temporarily inhibited through third MCLK cycle.
- HALT output is driven low to stop MicroController for one instruction cycle.
- RD output is set high to disable program memory.

From the rising edge of MCLK 2 :

- HALT output is driven high (cleared).
- A JMP instruction to address stored at top of LIFO stack is forced onto the Instruction bus by the ICC. (The stack is popped.)

From the rising edge of MCLK 3 :

- Instruction-bus drivers of the ICC are disabled.
- RD is cleared enabling the program memory.
- If returning from an interrupt service routine (condition recorded in extra stack bit) the interrupt mask is cleared; otherwise the mask remains unaffected.

Once the preceding return actions are completed, the 8X305 MicroController will resume execution of the instruction at the return address.

## APPLICATION HINTS

- When programmıng an interrupt service routıne or subroutine, certain system operations typically need to be considered. In many interrupt-driven systems, a handshake signal is required to acknowledge the servicing of an interrupt request. The acknowledge signal may be transmitted by the interrupt service routine using a standard I/O port from the 8X300 Family.
- If the user wants to allow a higher priority interrupt request to interrupt a service routine, then the CLEAR MASK instruction should be programmed (perhaps after completing any critical operations)
- For both service routines and subroutines, the user may need to save the contents of some or all of the working registers of the MicroController so that operation of the main program is not upset. Registers may be written out to a working storage RAM such as 8 X350 near the beginning of the routine, and restored from RAM just before returning to the main program.
- Certain subroutıne callıng techniques may be used to increase the efficiency of the user program As shown in the following examples, a subroutine can automatically be repeated two, three or four times, if desired, without programming a loop.

| SUBROUTINE AUTOMATICALLY EXECUTES TWICE |  |  |  |
| :---: | :---: | :---: | :---: |
| Address | Instruction |  |  |
| $X$ (even) <br> $\mathrm{X}+1$ (odd) | SUBR2 | MOVE R3,R3 <br> (start of subroutıne) <br> $\bullet$ <br> MOVE R6,R6 | Push X+1 onto stack <br> RETURN - First tıme jumps to $X+1$, second tıme jumps back to maın program |
| SUBROUTINE AUTOMATICALLY EXECUTES THREE TIMES |  |  |  |
| $\begin{aligned} & \text { X (odd) } \\ & \text { X+1 (even) } \\ & \text { X+2 (odd) } \end{aligned}$ | SUBR3 | MOVE R3,R3 <br> MOVE R3,R3 <br> (start of subroutıne) | Push X+2 onto stack Push X+2 onto stack |
| SUBROUTINE AUTOMATICALLY EXECUTES FOUR TIAES |  |  |  |
| $X$ (even) <br> $X+1$ (odd) <br> $X+2$ (even) <br> X+3 (odd) | SUBR4 | MOVE R3,R3 <br> MOVE R3,R3 <br> NOP <br> (start of subroutıne) | Push X+1 onto stack <br> Push X+3 onto stack |

- In a manner sımılar to the MıcroController multi-way branch technıque, one of several subroutınes can be selected according to an index value.



## DC ELECTRICAL CHARACTERISTICS

COMMERCIAL: $\mathrm{V}_{C C}=5.0 \mathrm{~V}( \pm 5 \%) ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ MILITARY: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}( \pm 10 \%) ; \mathrm{T}_{\mathrm{A}} \geq-55^{\circ} \mathrm{C}$

TC $\leq 125^{\circ} \mathrm{C}$

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Rating | Unit | Parameter | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC Power supply voltage | +7 | V DC | VO Off-state output voltage | +5.5 | V DC |
| $\mathrm{VIN}_{\text {IN }}$ Input voltage | +5.5 | V DC | TSTG Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |


|  | Parameter | Test Conditions |  | Limits (Commercial) |  |  | Limits (Military) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  |  | 2.0 |  |  | 2.0 |  |  | V |
| VIL | Low Level Input Voltage |  |  |  |  | 0.8 |  |  | 0.8 | V |
| VOH | High Level Output Voltage | $V_{c c}=$ Mın.; | $\mathrm{IOH}=-1.0 \mathrm{~mA}$ | 2.4 |  |  | 2.4 |  |  | V |
| Vol | Low Level Output Voltage | $\mathrm{Vcc}=\mathrm{Min}$. | COMMERCIAL: $\mathrm{loL}=8 \mathrm{~mA}$ |  |  | 0.55 |  |  |  | V |
|  |  |  | MILITARY: $\mathrm{loL}=4.25 \mathrm{~mA}$ |  |  |  |  |  | 0.55 |  |
| VCL | Input Clamp-Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{ICL}=-10 \mathrm{~mA}$ |  |  |  | -1.5 |  |  | -1.5 | V |
| $\mathrm{IIH}^{\text {H }}$ | High Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ |  |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| IIL | Low Level Input Current | $\mathrm{V}_{\text {cc }}=\mathrm{Max} ; \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  |  |  | -550 |  |  | -700 | $\mu \mathrm{A}$ |
| los | Short Circuit Output Current | $\mathrm{V}_{\mathrm{Cc}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | -15 |  | -80 | -15 |  | -80 | mA |
| Icc | Supply Current | $V_{c c}=$ Max; $\mathrm{l}_{0}-\mathrm{I}_{15}=$ High -Z |  |  |  |  |  |  |  | mA |
|  |  | $T_{A}=0^{\circ} \mathrm{C}^{[2]}$ |  |  |  | 200 |  |  |  |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  |  |  | 185 |  |  |  |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}[2]$ |  |  |  |  |  |  | 230 |  |
|  |  | TC $=125^{\circ} \mathrm{C}$ |  |  |  |  |  |  | 170 |  |

## AC ELECTRICAL CHARACTERISTICS <br> LOADING: See TEST LOADING CIRCUITS <br> COMMERCIAL: $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}( \pm 5 \%) ; 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ <br> MILITARY: $\mathrm{VCc}=5.0 \mathrm{~V}( \pm 10 \%) ; \mathrm{T}_{\mathrm{A}} \geq-55^{\circ} \mathrm{C}$ <br> $\mathrm{TC} \leq 125^{\circ} \mathrm{C}$

| Parameter | References |  | Test Conditions | Limits (Commercial) |  |  | Limits (Military) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From | To |  | Min | Typ | Max | Min | Typ | Max |  |
| Pulse Widths: twiH Interrupt High | $\hat{I I N T}_{i}$ | $\downarrow \mathrm{INT}_{i}$ |  | 30 |  |  | 30 |  |  | ns |
| twiL Interrupt Low | $\downarrow \mathrm{INT}_{i}$ | ${ }^{\prime} \mathrm{INT}_{i}$ |  | 35 |  |  | 35 |  |  | ns |
| twmh MCLK High | ¢MCLK | $\downarrow$ MCLK | For all Functions | 40 |  |  | 47 |  |  | ns |
| Propagation Delays: tprh RD High | ¢MCLK | 4RD | Interrupt or Return |  |  | 70 |  |  | 75 | ns |
| tprL RD Low | ¢MCLK | $\downarrow$ RD | Interrupt or Return |  |  | 15 |  |  | 17 | ns |
| tphl HALT Low | ¢MCLK | $\downarrow$ HALT | Interrupt or Return |  |  | 70 |  |  | 87 | ns |
| tphr HALT High | ¢MCLK | 4HALT | Interrupt or Return |  |  | 65 |  |  | 75 | ns |
| tPSH Stack Full High | \MCLK | ¢STF | Interrupt or Subroutine Call |  |  | 105 |  |  | 105 | ns |
| tPSL Stack Full Low | $\downarrow$ MCLK | ISTF | Return or Reset |  |  | 110 |  |  | 115 | ns |

## AC ELECTRICAL CHARACTERISTICS (CONTINUED)

| Parameter | References |  | Test Conditions | Limits (Commercial) |  |  | Limits (Military) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | From | To |  | Min | Typ | Max | Min | Typ | Max |  |
| Setup Times: tsIH Interrupt Input Setup[3] | ${ }^{\text {A }}$ NT ${ }_{i}$ | ¢MCLK |  | 35 |  |  | 35 |  |  | ns |
| tsA Address Setup | $\mathrm{A}_{0}-\mathrm{A}_{13}$ | ¢MCLK | Interrupt, Subroutine Call, or Reset | 0 |  |  | 0 |  |  | ns |
| tsc Instruction Setup [5] | 10-15 | \$MCLK | All Commands | Note |  |  | Note |  |  | ns |
| tsD Interrupt Disable Setup[3] | ID | ^MCLK |  | 30 |  |  | 30 |  |  | ns |
| Hold and Reset Recovery Times: <br> tHIL Interrupt Low Input Hold[3] | ¢MCLK | ${ }_{4} \mathrm{INT}_{i}$ |  | 15 |  |  | 15 |  |  | ns |
| tha Address Hold | $\downarrow$ MCLK | A0-13 | Subroutine Call or Reset | 75 |  |  | 90 |  |  | ns |
| thC Instruction Hold | $\downarrow$ MCLK | 10-15 | All Commands | 55 |  |  | 55 |  |  | ns |
| thD Interrupt Disable Hold ${ }^{\text {[3] }}$ | ^MCLK | ID |  | 25 |  |  | 25 |  |  | ns |
| t $_{\mathrm{RI}} \quad$ Interrupt Reset Recovery[4] | $\downarrow$ MCLK | ${ }^{\text {IN }}$ Ti ${ }_{\text {i }}$ | Reset or Cancel Command | 70 |  |  | 70 |  |  | ns |
| Output Enable/Disable Delays: toec Instruction Output Enable | AMCLK | 10-15 | Interrupt or Return |  |  | 70 |  |  | 87 | ns |
| todc Instruction Output Disable | AMCLK | 10-15 | Interrupt or Return |  |  | 40 |  |  | 47 | ns |

Notes:

1. All electrical characteristıcs are guaranteed after power is applied and thermal equilibrium has been reached.
2. The 200 and 230 milliampere values are worst case over the entire temperature range for the Commercial and Military parts, respectively.
3. Parameters $\mathrm{t}_{\mathrm{SI}} \mathrm{H}, \mathrm{t}_{\mathrm{HIL}}, \mathrm{TSD}_{S D}$, and $\mathrm{t}_{\mathrm{HD}}$ are used only to determine whether an interrupt request will be serviced during the current or a subsequent instruction cycle $\mathrm{The}^{I N T} \mathrm{~T}_{\mathrm{i}}$ and ID inputs are asynchronous and transitions on either input may safely occur at any time with respect to MCLK. A low-to-high transition on INT, occurring after tsiH and before thil means only that it cannot be determined for sure whether or not the interrupt request will be honored during the current instruction cycle. Similarly, transitions on ID between tSD and tHD make it uncertain as to whether or not masking applies during the current instruction cycle.
4. When clearıng interrupt requests (includıng a reset operatıon), any new low-to-high transitions appearing at the INT $\mathrm{inpu}_{i}$ inputs that occur before $t_{R I}$ risk being cleared and therefore ignored; however, any transition after $t_{R I}$ is certain to be latched.
5. COMMERCIAL: tsc (mınimum) $=15 \mathrm{~ns}-$ tPRL (actual).

MILITARY: tsc $($ minimum $)=17 \mathrm{~ns}-$ tpRL (actual).
(The required instruction enable time for the program memory depends on the sum of the tpRL and tsc.)
TEST SETUPS

RD, STF, and $\overline{\text { HALT Outputs - }}$

$\mathrm{I}_{0}-\mathrm{I}_{15}$ Outputs (toec and tode) tpzH and tphz:

tPZL and tPLZ:


## Notes:

1. VMEAS $=1.5 \mathrm{~V}$ for all input signals and RD, STF, and HALT outputs.
2. For $\mathrm{I}_{0} \mathrm{I}_{15}$ (toec): $\mathrm{V}_{\text {MEA }}=1.5 \mathrm{~V}$

For $\mathrm{l}_{0-\mathrm{I}_{15}(\mathrm{toDC})}$ VMEAS $(\mathrm{tpLz})=\mathrm{VOL}_{\mathrm{OL}}+0.5 \mathrm{~V}$
$\mathrm{V}_{\text {MEAS }}(\mathrm{tphz})=\mathrm{VOH}_{\mathrm{O}}-0.5 \mathrm{~V}$

## TIMING DIAGRAMS

## INTERRUPT REQUEST TIMING:



INTERRUPT SERVICE TIMING:


## CLEAR INTERRUPT INSTRUCTION TIMING:



TIMING DIAGRAMS (Continued)

## CALL SUBROUTINE TIMING:



RETURN TIMING (FROM INTERRUPT OR SUBROUTINE):


RESET TIMING:


## FEATURES

- 16-byte/2-port interface
- 8- or 16-bit primary port (Host) interface (User selectable)
- 8 -bit secondary port interface
- Two 8-bit flag registers (handshake control)
- DMA or programmed I/O operation
- Two three-state bidirectional ports
- Secondary port is bus compatible with $8 \times 305$
- Single 5V supply
- 40-pin package


## ARCHITECTURAL OVERVIEW

The Signetics 8X320 Bus Interface Register Array (Figure 1) is a dual-port RAM memory designed for use between a host processor and a peripheral processor. Specifically, the register array provides a convenient and economical interface between the $8 \times 305$ (or $8 \times 300$ ) Microcontroller (secondary port) and User's

Host System (primary port); the host can be almost any busoriented device-another processor, a minicomputer, or a mainframe computer. The host has 8 -bit (byte) or 16 -bit (word) access to the primary port; data can be read-from or written-into any memory location as determined by the primary-port address and control lines. The secondary port (8×305 bus) consists of eight input/output lines and four bus control lines. To implement the secondary-port interface, an 8 -bit memory location is addressed during one machine cycle and, during another cycle, data is read or written under control of the secondary ( $8 \times 305$ ) processor. Both primary and secondary ports feature three-state outputs and both ports are bidirectional.
Besides the convenience and economy of a two-port memory, the array also provides simple handshake control via two 8 -bit flag registers, logic to facilitate DMA transfers, and a writeprotect feature for the primary port in both byte and word modes of operation.

## BLOCK DIAGRAM



Figure 1. Block Diagram of $8 \times 320$ Bus Interface Register Array

| ORDER NUMBERS <br> N8X320N, N8X320I |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| PIN NO. | PARAMETER |  | FUNCTION |  |
| 1,20 | GND | Ground | Circuit ground. |  |
| 2 | DMAE | Direct Memory Access Enable | Enables primary port to facılitate DMA transfers; does not affect secondary port. |  |
| 3-18 | $\begin{aligned} & \mathrm{DO}_{\mathrm{A}}-\mathrm{D7} \mathrm{~A}^{\prime} \\ & \mathrm{DO} \mathrm{~B}_{\mathrm{B}}-\mathrm{D} 7_{\mathrm{B}} \end{aligned}$ | Primary Data Port | Sixteen 3-state lines used for data transfers to-and-from the primary data port; most significant bit is $D 0_{B}$ and least significant bit is $D 7_{A}$. |  |
| 19 | $\overline{M E}$ | Master Enable | Enables secondary port when active low (言E). |  |
| 21 | MCLK | Master Clock | When MCLK is high, and $8 \times 320$ is enabled ( $\overline{\mathrm{ME}}=$ Low), a register location may be either selected or written-into under control of SC and WC. |  |
| 22 | SC | Select Command | With SC high, WC low, MCLK high and $\overline{\text { ME }}$ low, data on $\overline{\text { VO }}$ through $\overline{\mathrm{IV7}}$ is interpreted as an address. If any one of the 16 register addresses $\left(60_{8}-77_{8}\right)$ matches that on the $/ / O$ (IV) bus, that particular register is selected and remains selected until another address on the same bank (i.e. $\overline{M E}=$ low) is output on the I/O bus-at which time, the old register is deselected and a new register may or may not be selected. |  |
| 23 | wc | Write Command | With WC high, SC low, MCLK high, and $\overline{\mathrm{ME}}$ low, the selected register stores contents of $\overline{\text { IVO-IV7 }}$ as data. |  |
| 24-31 | $\overline{\text { VO- }} \overline{\mathrm{IV} 7}$ | Secondary Data Port | Eight 3 -state lines used to transfer data or $1 / \mathrm{O}$ address to-and-from the secondary data port; most significant bit is $\overline{\mathrm{VO}}$ and least significant bit is $\overline{\mathrm{V} 7}$. |  |
| 32 | ws | Write Strobe | When active high, data appearing at the primary port $\left(\mathrm{DO}_{A}-D 7_{A} / D 0_{B}-D 7_{B}\right)$ is stored in the register array if the primary port is in the write mode. |  |
| 33 | R/ $\overline{\mathbf{W}}$ | Read/Write Control | When this signal is high, primary port is in read mode; when signal is low, primary port is in write mode. |  |
| 34 | $\overline{\text { PIOE }}$ | Programmed I/O Enable | When active low, primary port operates in programmed input/output mode with register to be read-from or written-into selected by AO-A3. |  |
| 35-38 | A0-A3 | Primary Port Address Select | Selects register or register-pair that primary port is to read-from or write-into. Most significant bit is A3; least significant bit is AO. |  |
| 39 | $B / \bar{W}$ | Byte/Word | When signal is high, the primary port operates in the byte ( 8 -bit) mode; when signal is low, the primary port operates in the word (16-bit) mode. |  |
| 40 | $\mathrm{V}_{\text {cc }}$ | Power | +5 volts. |  |

All barred symbols ( $\overline{\mathrm{DMAE}}$, etc ) denote signals that are asserted (or active) when low
(logical 0), signals that are not barred are asserted in the high state (logical 1)

## OPERATING CHARACTERISTICS <br> Memory Organization

Memory and address correlation for the 16 -register array is shown in Figure 2. From the primary port, the sixteen 8 -bit registers can be addressed in either ( 8 -bit) or word (16-bit) format; in the word mode, the registers are addressed in pairs $08 / 18,28 / 38,48 / 58, \ldots 148 / 158$, and $16_{8} / 17_{8}$. From the secondary
port, all registers are addressed in byte format-608 through 778. The memory consists of two 8 -bit flag registers and fourteen 8 -bit general-purpose registers. The flag registers facilitate information transfers between the two ports and, in addition, they protect certain registers from being written into from the primary port.


Figure 2. Memory and Address Organization for the $8 \times 320$

In either byte or word mode, the write-protect logic, implemented by bits F0 and F1 of register 608 , inhibits the primary port from writing into addresses 168 and 178 , respectively. Both write-protect bits (FO and F1) can be read or written from the secondary port; the bits are read-only from the primary port.

As shown in Table 1, flag bits F2 through F7 of 608 and F0 through $\mathrm{F7}$ of 618 are controlled by the fourteen general-purpose registers. When any one of these registers is written into by either port, the corresponding flag bit for that register is automatically set by internal logic of the $8 \times 320$. When information is read from any register, the corresponding flag bit must be reset by user software. Except for the write-protect bits, all other flag bits can be read or reset from the primary or the secondary port. Table 2 shows the relationship between bits of the flag registers and bits of the primary and secondary ports.

Table 1. CONTROL OF THE TWO FLAG REGISTERS


## Table 2. RELATIONSHIP BETWEEN FLAG REGISTER BITS AND THOSE OF PRIMARY AND SECONDARY PORTS



## FUNCTION AND CONTROL OF PRIMARY PORT

The primary port provides an 8-bit (byte) or 16-bit (word) interface between the 16 -byte memory and the user's host system. If the host is an 8 -bit system (or 16 -bit system operating in Byte mode), the sixteen bidirectional I/O lines must be tied together (D0A to $\mathrm{D0}_{\mathrm{B}}, \mathrm{D} 1_{\mathrm{A}}$ to $\mathrm{D} 1_{\mathrm{B}}, \ldots$ and $\mathrm{D} 7_{\mathrm{A}}$ to $\mathrm{D} 7_{\mathrm{B}}$ ); when data is input or output on $\mathrm{DO}_{\mathrm{A}}$ through $\mathrm{D7}_{\mathrm{A}}$, the remaining eight lines ( $\mathrm{DO}_{\mathrm{B}}$ through $D 7_{B}$ ) are high-Z and vice-versa.

Other than the Byte/ Ford control line, specific operating characteristics of the primary port are controlled by two signals PIOE (Programmed I/O Enable) and DMAE (Direct Memory Access Enable). When PIOE is active (low) and DMAE is inactive (high), the primary port operates in the programmed I/O mode - refer to Table 3; in this mode of operation, the register to be read-from or written-into is determined by four address lines (A0 through A3) and the Byte/Word control line-see Figure 2 and Table 4. In the DMA mode of operation, A1, A2, and A3 are not used; data is read-from or written-into preassigned registers: bytes $168\left(76_{8}\right)$ and $178\left(77_{8}\right)$ for the byte mode of operation and bytes $14_{8}\left(74_{8}\right) / 15_{8}\left(75_{8}\right)$ and $16_{8}\left(76_{8}\right) / 17_{8}\left(77_{8}\right)$ for the word mode of operation. In both cases, switching between bytes $16_{8}$ and $17_{8}$ in the byte mode and $148 / 15_{8}$ and $16_{8} / 17_{8}$ in the word mode is controlled by A 0 (the least significant address bit). Refer to Table 5.

Table 3. MODE CONTROL OF PRIMARY PORT

| MODE | $\overline{\text { PIOE }}$ | $\overline{\text { DMAE }}$ |
| :--- | :---: | :---: |
| Disabled (output) | 1 | 1 |
| Programmed I/O | 0 | 1 |
| DMA | X | 0 |

X = Don't Care

Table 4 defines programmed I/O operation of the primary port in terms of read/write functions and Byte/Word control. In the byte mode, data is read-from or written-into the even addresses ( $0_{8}$, $28,48,6_{8}, 10_{8}, 128,148$, and 1688 ) via data lines $\mathrm{DO}_{A}$ through D7 $\mathrm{A}^{2}$; data is read-from or written-into odd addresses ( $18,38,58,78$, $11_{8}, 13_{8}, 15_{8}$, and $178_{8}$ ) via data lines $\mathrm{DO}_{\mathrm{B}}$ through D7 ${ }_{B}$. When A0 is low (logical 0 ), even addresses are selected and when AO is high (logical 1), odd addresses are selected; thus, AO is the LSB of a 4-bit address. In the word mode, the state of AO is irrelevant, since both the odd and even bytes are, simultaneously, readfrom or written-into; thus, a register pair is selected by a 3-bit address, A1 being the LSB.
In the DMA mode of operation with $\overline{\text { DMAE }}$ set to 0 and other conditions satisfied, data is directly transferred to-or-from specified memory locations under control of Byte/ $\overline{\text { Word }}, \mathrm{R} / \overline{\mathrm{W}}$, and AO. The state of the Byte/Word control line determines whether the data word is 8 bits or 16 bits. The AO address line correlates eight of

Table 4. PRIMARY PORT OPERATING IN PROGRAMMED I/O MODE

| MODE | $\mathbf{B} / \overline{\mathbf{W}}$ | $\mathbf{A O}$ | DOA-D7A $_{\mathbf{A}}$ <br> (Even Addresses) | DOB-D7B $_{\mathbf{B}}$ <br> (Odd Addresses) |
| :---: | :---: | :---: | :---: | :---: |
| Read | 0 (Word) | X | Stored Data | Stored Data |
| Read | 1 (Byte) | 0 | Stored Data | HI-Z |
| Read | 1 (Byte) | 1 | HI-Z | Stored Data |
| Write | 0 (Word) | $X$ | Write | Write |
| Write | 1 (Byte) | 0 | Write | No Change |
| Write | 1 (Byte) | 1 | No Change | Write |

[^2]the sixteen data lines $\left(D 0_{A}-D 7_{A}\right.$ or $\left.D 0_{B}-D 7_{B}\right)$ with the proper byte/word location. Thus, in the word mode, the exchange of data between the memory and the primary port occurs via $D 0_{A}-D 7_{A}$ for bytes 148 and 168 and via $D 0_{B}-D 7_{B}$ for bytes $15_{8}$ and 178 . The byte mode of operation is similar, except that the unused eight lines are three-stated.

## FUNCTION AND CONTROL OF SECONDARY PORT

The secondary port provides an 8 -bit interface between the sixteen memory registers and the $8 \times 305$ (or other processor). As shown in Table 6, the secondary-port interface is controlled by five input signals and a status latch. The status latch is set when SC is high (MCLK high/ME low) and a valid memory address $\left(60_{8}-77_{8}\right)$ is presented to the $8 \times 320$ via the secondary data port (IV0-IV7). The latch is cleared by internal logic when an invalid memory address is presented at the secondary port. In all read/write operations from the secondary port, the status latch acts like a master enable; data can be transferred only if the status latch is set.

Table 5. DMA OPERATION OF THE PRIMARY PORT

| MODE | BYTE/WORD | AO | $\mathbf{D 0}_{\mathbf{A}}-\mathbf{D 7}_{\mathbf{A}}$ | $\mathbf{D O}_{\mathbf{B}}$-D7 $\mathbf{7}_{\mathbf{B}}$ |
| :---: | :---: | :---: | :--- | :--- |
| Read | 0 (Word) | 0 | Data stored in <br> byte 148 | Data stored in <br> byte 158 |
| Read | 0 (Word) | 1 | Data stored in <br> byte 168 | Data stored in <br> byte 178 |
| Read | 1 (Byte) | 0 | Data stored in <br> byte 168 | HI-Z |
| Read | 1 (Byte) | 1 | $\mathrm{HI}-Z$ | Data stored in <br> byte 178 |
| Write | 0 (Word) | 0 | Write to byte <br> 148 | Write to byte <br> 158 |
| Write | 0 (Word) | 1 | Write to byte <br> 168 | Write to byte <br> 178 |
| Write | 1 (Byte) | 0 | Write to byte <br> 168 | HI-Z |
| Write | 1 (Byte) | 1 | HI-Z | Write to byte <br> 178 |

Table 6. FUNCTIONAL CONTROL OF SECONDARY PORT

| $\overline{\mathrm{ME}}$ | SC ${ }^{1}$ | WC' ${ }^{1}$ | MCLK | R/W | STATUS LATCH | FUNCTION OF SECONDARY BUS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | X | X | Set | Output data from $8 \times 320$ memory to $8 \times 305$ |
| L | L | H | H | H | Set | Data from $8 \times 305$ is input and written-into a previously-selected memory location of the $8 \times 320$ (Note 2). |
| L | L | H | H | L | Set | With the primary port in the write mode ( $\mathrm{R} / \overline{\mathrm{W}}=0$ ), the secondary port is overridden and cannot write to the same register addressed by the primary port; however, the register addressed by the primary port can be read and any other register can be read-from or written-into from the secondary port (Note 2). |
| L | H | L | H | X | X | Data transmitted to the secondary port via the $\overline{\mathrm{V}}$ bus is interpreted as an address; if address is within range of $0_{8}-77_{8}$ the memory status latch is subsequently set. |
| L | L | H | L | x | x | Inactive |
| L | H | L | L | X | X | Inactive |
| L | L | X | X | X | Not Set | Inactive |
| H | X | X | X | X | X | Inactive |

Notes.
1 The SC and WC lines should never both be high at the same time, the $8 \times 305$ processor never generates this condition
2 During read or write operations, the same register can be simultaneously addressed from either port. For any write operation by both ports on the same register, the primary port has priority, other than this, the $8 \times 320$ does not indicate error conditions or resolve conflicts
3. $X=$ Don't Care.

DC CHARACTERISTICS $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C} ; 4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V}$

| PARAMETER |  | TEST CONDITIONS ${ }^{1,2}$ | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{\text {CC }}$ | Supply voltage |  |  | 4.75 | 5 | 5.25 | V |
| VIN (L) | Low level input voltage |  |  |  | 0.80 | V |
| $\mathrm{V}_{\text {IN }}(\mathrm{H})$ | High level input voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} ; \mathrm{l}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.55 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA}$ | 2.40 |  |  | V |
| $\mathrm{V}_{\mathrm{CL}}$ | Input clamp voltage | $\boldsymbol{I}=-5 \mathrm{~mA}$ |  |  | -1.00 | V |
| Icc | Supply current | $\mathrm{V}_{C C}=5.25 \mathrm{~V}$ (Both ports high-Z) |  |  | 270 | mA |
| Ios | Short circuit output current ${ }^{3}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | -20 |  | -100 | mA |
| $\underline{1 N}(L)$ | WC, MCLK, SC, \& $\overline{M E}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0.50 \mathrm{~V}$ |  |  | -1.0 | mA |
| IN (L) | $B / \bar{W}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0.50 \mathrm{~V}$ |  |  | -1.6 | mA |
| $\underline{\mathrm{I}}$ (L) | AO-A3 | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0.50 \mathrm{~V}$ |  |  | -1.0 | mA |
| IN (L) | $\overline{\text { DMAE }}$ | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V} ; \mathrm{V}_{\text {IL }}=0.5 \mathrm{~V}$ |  |  | -800 | $\mu \mathrm{A}$ |
| $\underline{1 N}(L)$ | WS, PIOE, \& R/W | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V}$ |  |  | -400 | $\mu \mathrm{A}$ |
| IN (L) | $\overline{\text { IVO-IV7 }}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V}$ |  |  | $\begin{gathered} -400 \\ \text { each line } \end{gathered}$ | $\mu \mathrm{A}$ |
| $\underline{I N}(L)$ | $\mathrm{DO}_{\mathrm{A}}-\mathrm{D7} \mathrm{~A}^{\prime} / \mathrm{DO} \mathrm{B}^{-D 7}{ }_{\mathrm{B}}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V}$ |  |  | $\begin{gathered} -400 \\ \text { each line } \end{gathered}$ | $\mu \mathrm{A}$ |
| $\underline{I N}(\mathrm{H})$ | WC, SC, MCLK, \& $\overline{\text { ME }}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{H}}=5.25 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{IN}(\mathrm{H})$ | $B / \overline{\mathbf{W}}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{H}}=5.25 \mathrm{~V}$ |  |  | 240 | $\mu \mathrm{A}$ |
| $\boldsymbol{I N}(\mathrm{H})$ | AO | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{1 \mathrm{H}}=5.25 \mathrm{~V}$ |  |  | 120 | $\mu \mathrm{A}$ |
| IN (H) | A1-A3 | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{H}}=5.25 \mathrm{~V}$ |  |  | 60 | $\mu \mathrm{A}$ |
| $\operatorname{IN}(\mathrm{H})$ | $\overline{\text { DMAE }}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{1 \mathrm{H}}=5.25 \mathrm{~V}$ |  |  | 120 | $\mu \mathrm{A}$ |
| IN (H) | WS, PIOE, \& R/7 | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{H}}=5.25 \mathrm{~V}$ |  |  | 60 | $\mu \mathrm{A}$ |
| IN (H) | $\overline{\text { IVO-IV7 }}$ and $\mathrm{DO}_{A}-\mathrm{D7} \mathrm{~A}^{\prime} / \mathrm{DO}_{\mathrm{B}}-\mathrm{D7} \mathrm{~B}_{\mathrm{B}}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{H}}=5.25 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |

Notes
1 Operating temperature ranges are guaranteed after terminal equilibrium has been reached
2 All voltages are measured with respect to ground terminal
3 Short only one output at a time

## TEST CIRCUIT



Note
$\mathrm{C}_{\mathrm{L}}$ includes Jig and probe capacitance

## AC CHARACTERISTICS OF PRIMARY PORT

$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C} ; 4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V}$
Loading: See Test Circuit


| PARAMETER |  | FROM | TO | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Typ | Max |  |
| $\mathrm{T}_{\text {AA }}$ | Address Access Time |  | A3-A0 | $D 0_{A}-D 7_{A} / D 0_{B}-D 7_{B}$ |  |  | 45 | ns |
| $\mathrm{T}_{\text {CE }}$ | Primary port enable time | $\begin{aligned} & \downarrow \overline{\mathrm{PIOE}} \\ & \downarrow \overline{\mathrm{DMAE}} \end{aligned}$ | $D 0_{A}-D 7_{A} / D 0_{B}-D 7_{B}$ |  |  | 30 | ns |
| $\mathrm{T}_{\mathrm{CD}}$ | Primary port disable time | $4 \overline{4 \overline{\text { PIOE }}}$ | $D 0_{A}-D 7_{A} / D 0_{B}-D 7_{B}$ |  |  | 35 | ns |
| T WSA | Address setup time | A3-A0 | $\downarrow$ WS | 40 |  |  | ns |
| $\mathrm{T}_{\text {WHA }}$ | Address hold time | $\downarrow$ WS | A3-A0 | 0 |  |  | ns |
| $\mathrm{T}_{\text {WSD }}$ | Primary port data setup time | $D 0_{A}-D 7_{A} / D 0_{B}-D 7_{B}$ | tWS | 30 |  |  | ns |
| T WHD | Primary port data hold time | $\downarrow$ Ws | $D 0_{A}-D 7_{A} / D 0_{B}-D 7_{B}$ | 0 |  |  | ns |
| Twsc | Write mode control setup time | $\frac{\overline{\text { PIOE }}}{\overline{\mathrm{DMAE}}}$ $\mathrm{R} / \overline{\mathrm{W}}$ | $\downarrow$ WS <br> dWS <br> +WS | $\begin{aligned} & 30 \\ & 40 \\ & 30 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{T}_{\text {WHC }}$ | Write mode control hold time | \WS | PIOE $\overline{\text { DMAE }}$ R/W | $\begin{aligned} & 10 \\ & 10 \\ & 10 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{T}_{\mathrm{WP}}$ | Write strobe pulse width |  |  | 25 |  |  | ns |
| $\mathrm{T}_{\mathrm{PD} 1{ }^{1}}$ | Primary port data delay | $D 0_{A}-\mathrm{D} 7_{A} / \mathrm{D} 0_{B}-\mathrm{D} 7_{\mathrm{B}}$ | $\overline{\text { IV0-IV7 }}$ |  |  | 75 | ns |
| $\mathrm{TPD2}^{2}$ | Primary port data delay from WS | 4WS | $\overline{\text { IV0-IV7 }}$ |  |  | 75 | ns |

Notes
1 Measurement with Write Strobe set High and the control signais of the secondary port set for output data from the same register
2 Measurement with primary port data stable and control signals of secondary port set for output data from the same register.

## AC CHARACTERISTICS OF SECONDARY PORT <br> $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, 4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V}$ Loading: See Test Circuit



| PARAMETER |  | FROM | TO | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Typ | Max |  |
| $t_{w}$ | MCLK pulse width |  |  |  | 30 |  |  | ns |
| $\mathrm{T}_{\text {SD1 }}$ | Data setup time | $\overline{\text { IV0-IV7 }}$ | $\downarrow$ MCLK | 35 |  |  | ns |
| $\mathrm{T}_{\text {SD2 }}$ | $\overline{\mathrm{ME}}$ setup time | $\overline{\mathrm{ME}}$ | $\downarrow$ MCLK | 30 |  |  | ns |
| $\mathrm{T}_{\text {SD3 }}$ | SC setup time | SC | $\downarrow$ MCLK | 30 |  |  | ns |
| $\mathrm{T}_{\text {SD4 }}$ | WC setup time | WC | $\downarrow$ MCLK | 30 |  |  | ns |
| $\mathrm{T}_{\mathrm{HD} 1}$ | Data hold time | $\downarrow$ MCLK | IVO-IV7 | 0 |  |  | ns |
| $\mathrm{T}_{\mathrm{HD2}}$ | $\overline{\mathrm{ME}}$ hold time | $\downarrow$ MCLK | $\overline{\mathrm{ME}}$ | 0 |  |  | ns |
| $\mathrm{T}_{\text {HD3 }}$ | SC hold time | $\downarrow$ MCLK | SC | 0 |  |  | ns |
| $\mathrm{T}_{\mathrm{HD4}}$ | WC hold time | $\downarrow$ MCLK | WC | 0 |  |  | ns |
| $\mathrm{T}_{\text {PD3 }}$ (Note) | $\overline{\mathrm{V}}$ propagation delay | $\overline{\mathrm{V}}$ | $D 0_{A}-D 7_{A} / D 0_{B}-D 7_{B}$ |  |  | 45 | ns |
| $\mathrm{T}_{\text {OE }}$ | Output enable | $\overline{\mathrm{ME}}, \mathrm{SC}$, or WC | IV0-IV7 |  |  | 30 | ns |
| TOD | Output disable | $\overline{\mathrm{ME}}, \mathrm{SC}$, or WC | IV0-IV7 |  |  | 20 | ns |

Note:
Measured with MCLK = High and control signals of the primary port set for output data from the same register

## FEATURES

- Single or double density encoding/decoding
- On-chip data separator
- Programmable:

FM, MFM, and M2FM encoding/decoding
Preamble Polarity
Data transfer rate
Address mark encoding/decoding
Sector length
Output port (7-bits disk command)
Input port (5-bits disk status)

- Write Precompensation with on/off control
- On-chip phase lock loop
- CRC generator with
software-controlled error correction capabilities
- 40-pin package
- +5 volt operation


## PRODUCT DESCRIPTION

The Signetics $8 \times 330$ Floppy Disk Formatter/Controller is a monolithic peripheral device of the $8 \times 300$ Family. The
chip uses Bipolar-Schottky $/ 1^{2}$ L-Technology and some very unique features to provide $8 \times 330$ customers with a competitive edge in both simple and complicated diskcontroller designs. The competitive advantage is measurable in terms of "systems parts count", "error correction capabilities", and "overall design concepts" that are applications oriented. Except for a crystal, a capacitor, an external transistor acting as a series-pass element for the on-chip voltage regulator, an active low-pass filter, and an optional off-chip voltage controlled oscillator (refer to Features and Option), the $8 \times 330$ contains all processing circuits and the required control logic to encode/decode double-density (MFM/M ${ }^{2}$ FM) and single-density (FM) codes. Even the data-separation and write-precompensation logic are located on the chip; in addition, 16 -bytes of scratch-pad RAM are provided for storage of various control/status parameters.

OPTION: External Voltage Controlled Oscillator (VCO). For critical applications, window margins can be improved by as much as $6 \%$ with the use of an external VCO.

## BLOCK DIAGRAM



## 8X330 PACKAGE/PIN DESIGNATIONS



PIN NO. MNEMONIC \& DEFINITION
FUNCTION

| 1,20 | GND | Ground | Circuit ground |
| :---: | :---: | :---: | :---: |
| 2, 3 | $\mathrm{X} 1, \mathrm{X} 2$ | Crystal inputs | Inputs from a crystal that determines frequency of an on-chip crystal oscillator |
| 4 | $\overline{\text { DW }}$ | Data write | A series of negative-going pulses transmitted to the disk drive The data write signal produces pulses (with precompensation, if required) for data and clock in accordance with the applicable encoding rules (FM, MFM or M2FM) |
| 5 | $\overline{\mathrm{DR}}$ | Data read | Negative-going pulses transmitted from the disk drive to a Schmitttrigger input of the $8 \times 330$, these pulses represent encoded data and clock from the disk media |
| 6-12 | DC1-DC7 | Disk commands | Seven outputs from the $8 \times 330$ that allow general-purpose control, of one or more disk drives |
| 13-17 | DS1-DS5 | Disk status | Five general-purpose Schmitttrigger inputs from the disk drive (or drives) that provide status information for the $8 \times 300$ |

PIN NO. MNEMONIC \& DEFINITION

## FUNCTION

| 18 | $\overline{P F}$ | Power fall | Schmitt-trigger input from external logic that is active (low) when the "user-sensed" power supply voltage drops below a predetermined value |
| :---: | :---: | :---: | :---: |
| 19 | WG | Write gate | When active (low), this 40milliampere open-collector output enables writing to the disk media When $\overline{\mathrm{PF}}$ is low, the write gate is inhıbited during perıods of power supply uncertainty |
| 21 | $\overline{M E}$ | Master enable | When this input signal is active (low), the $8 \times 330$ can be accessed and enabled by the $8 \times 300$ (Refer to the $\overline{L B}$ and $\overline{\mathrm{AB}}$ pinout discriptıons of the 8X300 for further detall) |
| 22 | MCLK | Master clock | When active high and with $\overline{M E}$ in the active-low state, this input signal provides a means whereby the I/O output from the $8 \times 300$ is interpreted as an enabling address (provided there is an address match) or as input data (if one of the $8 \times 330$ registers has already been selected) |
| 23 | SC | Select command | When this signal is active (high), the information output on pins $\overline{\text { VO }}$ IV7 of the $8 \times 300$ is interpreted as an address input by the $8 \times 330$ |

When this signal is active (high), the information output on pins IV0$\overline{\mathrm{IV7}}$ of the $8 \times 300$ is interpreted as input data by the 8X330
Eight three-state input/output lines that provide bidirectional data transfers between the $8 \times 300$ and the enabled I/O device, $\overline{\mathrm{IV7}}$ is the Least Significant Bit.

Open-collector output of on-chip phase detector which indicates (by a negative-going, quantized, pulse-width modulated signal) that internal CCO frequency is too high
Open-collector output of on-chip phase detector which indicates (by a negative-going, quantized, pulse-width modulated signal) that internal CCO frequency is too low.

35 CCO Frequency Con- Varıable input current from extrol Input for Cur-ternal low-pass filter that rent-Controlled controls the frequency Oscillator of the oscillator

36-37 C1, C2 Capacitor input Inputs for capacitor that determinals termines center frequency of the current-controlled oscillator
38 VCR
39 VR
$40 \quad V_{C C}$

## SYSTEM INTERFACE

A typical floppy disk controller using an 8X300 microcontroller and the 8X330 is shown in Figure 2. The non-shaded portion of this particular configuration can service the command, status, and input/output requirements of two double-sided disk drives and, under software supervision, the system can read/write single-density (FM) or doubledensity (MFM/M2FM) codes. Interface requirements are simple-on one hand, consisting of the 8X300 microcontroller and, on the other, the two disk drives. All 8X330 control and data registers directly linked to the microprocessor interface (Figure 1) are addressable and appear to the $8 \times 300$ as simple I/O ports; a 13-bit address bus and a 16bit instruction bus provide communications between the $8 \times 300$ and up to 8 K of microprogram storage.
The disk-drive interface consists of seven (7) output control lines (DC1-DC7), five (5) input status lines (DS1-DS5), a write gate ( $\overline{W G}$ ), a data- write output (DW), and a data-read input (DR). The twelve command/status lines are not dedicated;
thus, the user can assign system functions to best suit a given application. As shown in Figure 2, all control lines except $\overline{W G}$ are buffered to accommodate a reasonable distance between the controller and the disk media; the Write Gate, being a 40-milliampere output, requires no buffering.
As shown by the shaded part of Figure 2, the control and status lines can be expanded with peripheral hardware-the 8 T32 (in this example) being only one method of implementation. Using this particular technique, one I/O port is totally dedicated to output control, whereas, the other port is totally dedicated to input status. With additional hardware and supporting software, the disk-drive system can be expanded without limit; however, from a point of being practical, five or six drives is sufficient for most applications. By using the programmable features of the $8 \times 330$, the user can emphasize and prioritize those system parameters that are most important-economics, reliability and/or speed.


Figure 2. Typical Interface Using an $\mathbf{8 \times 3 0 0}$ Microcontroller

## FUNCTIONAL OPERATION

As shown in Figure 2, the interface between the $8 \times 300$ and 8X330 consists of twelve (12) lines-IV0-IV7, SC, WC, MCLK, and $\overline{M E}$; the Master Enable ( $\overline{\mathrm{ME}}$ ) input (pin 21) is driven from either the $\overline{\mathrm{LB}}$ (Left Bank) or $\overline{\mathrm{RB}}$ (Right Bank) output of the $8 \times 300$. An expanded view of this interface is shown in Figure 3 and, as indicated, the $8 \times 330$ appears as a number of addressable registers (1108-1278 and 1328-1378) under input/output control of the 8X300. These registers are used for general-purpose storage, data-transfer operations, disk commands, disk status, and various control functions. Design-oriented information for these registers and other data-processing/logic functions of the $8 \times 330$ are described in the paragraphs that follow; in all of these registers, bit 0 is the Most Significant Bit (MSB).

## NOTE

When power is first applied to the $8 \times 330$, the Disk Command lines (DC1-DC7), the Write Gate (WG) output, and contents of Command/Status Register \#2 (CSR \#2) are set to 1 (high) The wakeup state of all other bits is undefined

## General-Purpose Register File

This general-purpose (scratch pad) memory is directly accessible by the $8 \times 300$ and is used to store system variables such as track address, sector address and other necessary parameters. The sixteen 8 -bit registers $\left(110_{8}\right.$ 1278) provide sufficient on-chip memory to accommodate a minimum of two disk drives; the maximum number of drives that this non-dedicated memory file can support depends on several factors-system configuration, reliability requirements, economic constraints, and so on. Because of the on-chip file, all other system memory can be dedicated to the purpose of handling data to-and-from the disk media.


Figure 3. An Expanded View of the 8X330/8X300 Interface

Command/Status Register \#1 (CSR 1/Address 1328)
The disk status (read) or disk-command (write) contents of this register are interpreted as follows; unless otherwise indicated, all bits of CSR 1 are read/write from the I/O bus.

## Bit 0 (Write Gate Enable)

Enables write gate output ( $\overline{W G} / \mathrm{pin} 19$ ) to disk drive(s)-the write gate ( $\overline{\mathrm{WG})}$ cannot be enabled unless the PF input pin (18) is high. When the WGE bit is set to 0 , the $\overline{W G}$ ouput pin is low (enabled); when WGE is set to 1 , the $\overline{W G}$ output is high (disabled). If the PF input goes low while the WG output is low, the $\bar{W} G$ output will go high and the Write Gate Enable bit is reset to 1 .

## Bit 1 (CRC Enable)

When set to 1, permits internal CRC register to compute remainders on the data stream in either read or write modes of operation. When set to 0 , the CRC register becomes the source of data. A change in the CRC Enable bit does not become effective until the "next BYTRA flag appears" following the command bit change-refer to description of CSR 1/Bit 6.

## Bit 2 (Data Register Control)

When set to 0, contents of data register consists of interleaved data-and-clock bits; starting from the MSB (IV0) position, register contents are: Clock 1, Data 1, Clock 2, Data 2, Clock 3, Data 3, Clock 4, and Data 4. When writing an address mark, the appropriate data/clock pattern is loaded into the data register by the $8 \times 300$. Since each byte of data from the processor becomes an interleaved pattern (4-bits of data and 4-bits of clock) in the 8X330 data register, two bytes from the processor are required to write each full byte of address mark to the drive-eight bit cells with each cell containing a possible data and/or clock transition, or a total of 16 bit positions. When writing address marks, the normal on-chip clock insertion circuitry of the $8 \times 330$ is inhibited; thus, the user is free to define any clock/data pattern for the address mark.

When reading address marks, the data register is loaded with data and clock representing four bit cells from the disk media. The information in the data register can then be compared with the expected address mark by the $8 \times 300$ on a nibble-by-nibble basis. When the DRC bit is set to 1 , the data register contains separated data (no clocks). A state change in this bit does not become effective until the "next BYTRA flag appears" following the state-change command.

## Bit 3 (Sync Enable)

The Sync Enable bit allows the on-chip data separator to obtain bit and byte synchronization; this bit also controls initialization of the CRC Register. With the 8X330 in Read mode and with Bit 3 set to 0 , bit synchronization occurs. The Preamble field is assumed to be all "zeroes" or all "ones" as determined by the Preamble Select bit (CSR 2/Bit 4).

When the proper number of preamble bytes, as determined by the disk-control program, have been found, the Sync Enable bit should be changed, under program direction, to
a 1. This puts the $8 \times 330$ in the Address-Mark search mode. Accordingly, all bits of the CRC Register are preset to 1, the BYte TRAnsfer flag is inhibited, and the 8X330 examines the data stream for an Address Mark. The Address Mark is detected by observing the data and clock bits to find a change in the normal Preamble pattern. Byte synchronization is achieved by assuming that the change occurred in the bit cell determined by two Bit Select bits (CSR 2/Bits 2 and 3).

When the pattern change is found indicating the start of an Address Mark, the $8 \times 330$ starts CRC computation and synchronizes BYTRA to the byte boundaries. Note that the 8X330 presumes an Address Mark by finding a change in the preamble pattern; however, it is up to the $8 \times 300$ to read the Address Mark and to establish its validity or non-validity

In write mode, setting the Sync Enable bit to 0 presets all bits of the CRC Register to 1. Setting the Sync Enable bit to 1 allows CRC computation to begin at the next byte boundary.

## Bit 4 (Load Counter)

When set to 1, transfers 8-bits of data from Sector Length register and 1-bit (MSB) of data from Byte Counter (refer to next description) to 9-bit Byte Counter. Loading of the 9-bit Byte Counter is effective one bit-cell time after the Load Counter bit is set to 1 . In both the read and write modes of operation, the Byte Counter is incremented by BYTRA. The Load Counter bit is self-clearing and always returns a 0 when read.

## NOTE

The Load Counter bit must be set one or more instruction cycles after setting the Byte Counter MSB, that is, bits 4 and 5 of CSR 1 cannot be set during th same instruction cycle

## Bit 5 (Byte Counter MSB)

This bit is used to set and monitor the state of the ninth (MSB) bit in the Byte Counter; reading this bit always returns the current state of MSB in the Byte Counter. The MSB of the Byte Counter is set to the value of CSR 1/Bit 5 when the Load Counter bit (CSR 1/Bit 4) is asserted-refer to preceding description.

## NOTE

The Byte Counter MSB must be set one or more instruction cycles before the Load Counter bits-bits 4 and 5 of CSR 1 cannot be set during the same instruction cycle

## Bit 6 (BYTRA)

During a disk read operation, the BYte TRAnsfer flag is automatically set to 0 when 8 -bits of information are transferred from the Data Shift Register to the Data Register -see Figure 1. During a disk write operation, BYTRA is automatically set to 0 when 8 -bits are transferred from the Data Register to the Data Shift Register. BYTRA (a read-
only bit) is reset to a 1 when the Data Register (address 1378) is selected by the user's program. During read/write operations, the 1-to- 0 transition of the BYTRA flag increments the Byte Counter to keep count of bytes read or bytes written. All read-only bits of the $8 \times 330$ are designed to remain stable during the monitor period; thus, to read a status change of BYTRA, Disk-Status bit, the Byte Counter MSB, or other read-only bit requires a two-instruction loop similar to:

$$
\begin{array}{cccc}
\text { TEST } & \text { SEL } & \text { CSR } 1 & \\
& \text { NZT } & \text { BYTRA, } & \text { TEST }
\end{array}
$$

## Bit 7 (Disk Status 1)

Reflects state ( 0 or 1 ) of input DS1 (pin 17); this is a userdefinable read-only bit.
note
A high input on any one of the Disk Status lines of the $8 \times 330$ is read by the $8 \times 300$ program as a logical 1 and a low input on the status lines is read as a logical 0

## Command/Status Register \#2 (CSR 2/Address 1338)

The disk status (read) or disk-command (write) contents of this register are interpreted as follows:

## Bit 0 (Precompensation Enable)

This command bit determines whether or not precompensation is applied to the data stream being written onto the disk. When set to 0 , precompensation is inhibited. When set to 1 and with double-density encoding, write precompensation is applied to the following data/clock bit patterns:

| Precomp <br> Time | Data/Clock Pattern <br> (in Data Shift Reg) | Bit Being <br> Written | Bits Already Written <br> to Disk |  |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| 2T (Late) | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 2T (Late) | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 2T (Early) | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 2T (Early) | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

$$
\begin{aligned}
\text { where, } \quad T & =\frac{1}{\text { crystal frequency }} \text { if bit } 7 \text { of } \operatorname{CSR} 2(1 / 2 F)=1 \\
T & =\frac{2}{\text { crystal frequency }} \text { if bit } 7 \text { of } \operatorname{CSR} 2(1 / 2 F)=0
\end{aligned}
$$

## Bit 1 (Read Mode)

When set to 0 , the $8 \times 330$ reads data from the disk and transfers it to the Data Register; when set to 1, data from the Data Register is transferred to the disk, provided the Write Gate Enable bit (CSR1/Bit 0 ) is set to 1 . With WGE set to 0 and the Read Mode bit set to 1 , the current-controlled oscillator is forced to lock onto the crystal oscillator; this technique is used during a data-read operation to ensure rapid acquisition of the disk data.

## Bits 2,3 (Bit Selects 1 and 0 )

Together with the Sync Enable (CSR 1/Bit 3), these two bits allow the user to establish byte boundaries for the data stream; this is done in the following way. After bit synchronization is established, and the preamble pattern is verified, the $8 \times 330$ looks for a change in the normal preamble pattern. As shown in the following truth table, Bit Select 1
(Bit 2) and Bit Select 0 (Bit 3) identifies the bit cell within the first nibble of the first Address-Mark byte in which the first deviation from the normal preamble is expected. BYTRA is always referenced to bit cell 0.

| BS 0 | BS 1 | Bit Cell |  |
| :---: | :---: | :---: | :---: |
|  | 0 | 0 |  |
| 0 | 1 |  | 1 |
| 1 | 0 |  | 2 |
| 1 | 1 |  | 3 |

## Bit 4 (Preamble Select)

This bit is used only for bit sychronization-refer to CSR 1/Bit 3. With Bit 1 of CSR 2 set to 0 (Read Mode) and the Preamble Select bit set to 0 , the preamble field is assumed to be all zeroes; with the Preamble Select it set to 1, the preamble field is assumed to be all ones. In either case, preamble validity is determined by the $8 \times 300$.
Bits 5,6 (E1 and E2)
Together, E1 and E2 select the encoding scheme used to write data on the disk-refer to truth table that follows.

| E1 | E2 | Encoding Scheme |
| :---: | :---: | :---: |
| 1 | X | FM |
| 0 | 0 | MFM |
| 0 | 1 | M 2 FM |
| don't care |  |  |

## Bit 7 (1/2F)

This bit allows the data transfer rate to be changed without modification of the frequency-selective components in the data-separation logic; thus, differences in data transfer rates between standard-and-mini floppies can be accommodated via software-no component or other hardware changes. Assuming an 8 MHz crystal and with the $1 / 2 \mathrm{~F}$ bit set to 1 , the data transfer rate is 250K-bits per second in the single-density (FM) mode and 500K-bits per second in the double-density (MFM/M2FM) mode. When set to 0 , the transfer rates are halved-125K-bits and 250K-bits, respectively. When using frequencies other than 8 MHz , the data transfer rate is determined as follows:

| Bit $7(1 / 2 F)$ | Single-Density <br> (FM) | Double-Density <br> (MFM/M2FM) |  |
| :---: | :---: | :---: | :---: |
|  | $\frac{x \text { xal freq }}{64}$ | $\frac{x \text { tal freq }}{32}$ |  |
| 1 | $\frac{x t a l}{32}$ |  | $\frac{x \text { xtal freq }}{16}$ |

## Command/Status Register \#3 (CSR 3/Address 1348)

This register contains seven bits (Bit 0 through Bit 6 ) which determines the state of the disk-command outputs; writing to Bit 7 has no effect and reading Bit 7 always returns a zero. When a logical " 1 " is specified by the 8X300 program for a given disk-command line, a high will appear at the output of the 8X330 for that particular command line. Each bit and the output pin it controls are summarized below.

| Bit (CSR 3) | Control Function | Pkg Pin No. |
| :---: | :---: | :---: |
| 0 | DC1 Output | 12 |
| 1 | DC2 Output | 11 |
| 2 | DC3 Output | 10 |
| 3 | DC4 Output | 9 |
| 4 | DC5 Output | 8 |
| 5 | DC6 Output | 7 |
| 6 | DC7 Output | 6 |

## Command/Status Register \#4 (CSR 4/Address 1358)

This register contains four bits (Bit 0 through Bit 3) which reflect the state of the disk-status inputs to the $8 \times 330$; reading all other bits ( 4 through 7 ) always returns a zero. These read-only bits and the reflected status they represent are as follows; the information specified by notation for Bit 7/CSR 1 is applicable to these input lines.

| Bit (CSR 4) |  | Control Function |  |
| :---: | :---: | :---: | :---: |
|  | Pkg Pin No. |  |  |
|  | DS2 Input | 16 |  |
| 2 | DS3 Input | 15 |  |
| 2 | DS4 Input | 14 |  |
| 3 | DS5 Input |  | 13 |

## Sector Length Register-Address 1368

This register contains the load value for the lower eight (LSBs) bits of the Byte Counter Data is transferred from the Sector Length Register to the Byte Counter under control of Load Counter Bit in CSR 1. When the contents of this register are transferred to another location via a read or write commands, the original holding of data is not lost; thus, if the same data is to be used more than once, a repetitive read or write can be implemented without reloading the register.

## Data Register-Address 1378

Together with the Data Shift Register, the Data Register is used for bidirectional transfer of data between the $8 \times 330$ and the I/O bus. All transfers to-and-from this register are made in conjunction with Bit 6 (BYTRA-Byte Transfer Flag) of CSR 1. When the Data Register Control bit (CSR $1 /$ Bit 2 ) is set to 0 , the content of this register is interleaved with four bits of data and four bits of clock. When data is transferred from the Data Register to the Data Shift Register, the original content of the Data Register is not lost.

## Phase Lock Loop (PLL) and Data Separation Logic

An expanded view of the phase-lock loop and the dataseparation logic is shown in Figure 4. Basically, the PLL consists of two counters, a phase detector, and a feedback loop containing a low-pass filter (off-chip) that controls a phase-locked oscillator (CCO). In simplified form, the dataseparation logic consists of data flip-flops (pulse synchronizer) and other circuits required to separate data and clock transitions. In the read mode, the output of the phaselocked oscillator (CCO) is applied to the clock inputs of counter \#1, counter \#2, and the pulse synchronization circuits. Essentially, the frequencies of the two counters are identical (phase relationships may or may not be identical); to maintain proper frequencies and to continuously correct for any phase deviations, the following actions occur.

Preset values which represent, respectively, nominal midpoints of the clock and data windows are present at counter
\#2 and, when an output appears at the pulse synchronizer, these preset values are entered. The count sequence for both counters is from " 0 to F "; hence, the phase difference between Carry 1 (counter \#1) and Carry 2 (counter \#2) actually corresponds to any phase deviation between the CCO and the synchronized data from the disk. The phase detector measures the phase difference between the two carry inputs and produces a series of quantized pulses whose widths are proportional to the phase error at the end of each counting cycle. After integration by the low-pass filter, a current proportional to the phase error is applied to the current-controlled oscillator. Accordingly, the CCO is driven in a direction (pump-up or pump-down) to correct any phase difference between the synchronized disk data and the feedback-controlled clock. Phase detector characteristics for both single-and-double density formats are shown in Figures 5 and 6.


Figure 4. Simplified Block of Phase-Lock Loop


Figure 5. Phase Detector Characteristic for Single-Density (FM) Format

## Data Processing and Error-Check Functions

These functions of the $8 \times 330$ are summarized in Figures 7 and 8 . The read/write operations are software-controlled by previously-described bits of command/status registers

CSR1 and CSR2. For the sake of simplicity, control lines and much of the control logic associated with the data processing and error-check functions are omitted in the read/write diagrams.


Figure 7. Simplified Block of Data Processing and Error Check Functions-Write Mode


Figure 8. Simplified Block of Data Processing and Error Check Functions-Read Mode

DC CHARACTERISTICS
$V_{C C}=5 \mathrm{~V}( \pm 5 \%), \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | LIMITS |  |  | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage |  |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V | For all inputs except $X_{1}, X_{2}$, $\mathrm{C} 1, \mathrm{C} 2, \mathrm{CCO}$, and $\mathrm{V}_{\mathrm{CR}}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Low level input voltage |  | -1.0 |  | 0.8 | V |  |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 4.75 | 5.0 | 5.25 | v | 5 V ( $\pm 5 \%$ ) |  |
| $\mathrm{V}_{\text {CR }}$ | Regulator voltage | $V_{C C}=5 \mathrm{~V}$ |  | 3.1 |  | v | From series-pass transistor |  |
| $\mathrm{V}_{\mathrm{CL}}$ | Input clamp voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} \\ & \mathrm{I}_{\mathrm{N}}=-5 \mathrm{~mA} \end{aligned}$ | -1.0 |  |  | V | Inputs X1, X2, C1, C2, and CC0 do not have internal clamp diodes. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \\ & \mathrm{IOH}^{2}=-0.4 \mathrm{~mA} \end{aligned}$ | 2.7 |  |  | V | DC1 through DC7 (Pins 6-12) \& $\overline{D W}$ (Pin 4) |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{IOH}=-3 \mathrm{~mA}$ | 2.4 |  |  | v | $\overline{\mathrm{IVO}}$ - $\overline{\mathrm{V7}}$ (Pins 25-32) |  |
| V OL | Low level output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \\ & \mathrm{IOL}=8 \mathrm{~mA} \end{aligned}$ |  |  | 0.5 | v | DC1 through DC7 (Pins 6-12); $\overline{\text { PUP, }} \overline{\text { PDN (Pins 33, 34); }} \overline{\mathrm{DW}}$ (Pin 4) |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  |  | 0.55 | V | $\overline{\mathrm{IVO}}$ - $\overline{\mathrm{V7}}$ (Pins 25-32) |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA}$ |  |  | 0.55 | V | $\overline{\mathrm{WG}}$ (Pin 19) |  |
| ICEX | Open-collector leakage current with output set to 1. | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \\ & \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\overline{W G}} \text { (Pin 19); } \overline{\text { PUP (Pin 34); }} \\ & \overline{\text { PDN }} \text { (Pin 33) } \end{aligned}$ |  |
|  | High level input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ | DS1-DS5 (Pins 13-17); $\overline{\mathrm{PF}}$ (Pin 18); $\overline{\mathrm{DR}}$ (Pin 5) |  |
|  |  |  |  |  | 40 | $\mu \mathrm{A}$ | $\overline{\mathrm{ME}}$ (Pin 21); MCLK (Pin 22); <br> SC (Pin 23); WC (Pin 24) |  |
|  |  | $V_{C C}=M a x ;$ <br> $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}$; <br> CCO (Pin 35) input current $=0 \mathrm{~mA}$ |  |  | 4 | mA | With C1 (Pin 36) under test, C2 (Pin 37) is open and, vice-versa. |  |
|  |  | $V_{C C}=M a x ; V_{I N}=5.25 \mathrm{~V}$ CCO (Pin 35) input current $=1 \mathrm{~mA}$ |  |  | 2 | mA |  |  |
|  |  | $\begin{aligned} & V_{C C}=M a x ; \\ & V_{I N}=0.6 V \end{aligned}$ |  |  | 4 | mA | With X2 (Pin 2) under test, X1 (Pin 3 ) is open and, vice-versa. |  |
|  |  | $V_{C C}=M a x ; V_{I N}=4.5 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ | $\overline{\mathrm{IVO}}$ - $\overline{\mathrm{IV7}}$ (pins 25-32) |  |
| $\mathrm{v}_{\text {cco }}$ | Input voltage for current-controlled oscillator | $V_{C C}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> CCO input current <br> $($ Pin 35) $=300 \mu \mathrm{~A}$ |  | 750 |  | mV |  |  |

DC CHARACTERISTICS (Cont'd) $V_{C C}=5 \mathrm{~V}( \pm 5 \%), T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | LIMITS |  |  | UNITS | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
|  | Low level input current |  | $\begin{aligned} & V_{C C}=M a x ; \\ & V_{I N}=0.4 V \end{aligned}$ |  |  | -400 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{DS} 1-\mathrm{DS5} \text { (Pins 13-17); } \\ & \overline{\mathrm{PF}} \text { (Pin 18); } \overline{\mathrm{DR}} \text { (Pin 5) } \end{aligned}$ |
|  |  |  |  |  | -800 | $\mu \mathrm{A}$ | $\overline{\mathrm{ME}}$ (Pin 21); MCLK (pin 22); SC (Pin 23); WC (Pin 24) |
|  |  |  |  |  | -4 | mA | X1 (Pin 2), X2 (Pin 3), with X1 under test, X 2 is open and, vice-versa. |
|  |  | $\begin{aligned} & V_{C C}=M a x \\ & V_{I N}=0.5 \mathrm{~V} \end{aligned}$ |  |  | -550 | $\mu \mathrm{A}$ | IVO-IV7 (Pins 25-32) |
| Ios | Output short-circuit current | $\begin{aligned} & V_{C C}=\text { Max; } \\ & \text { Output }=" 1 " ; V_{\text {OUT }}=" 0 " . \end{aligned}$ <br> (NOTE <br> At any time, no more than one output should be connected to ground) | -15 |  | -100 | mA | DC1-DC7 (Pins 6-12) \& $\overline{\text { DW }}$ (Pin 4) |
|  |  |  | -30 |  | -140 | mA | $\overline{\text { IVO-IV7 }}$ (Pins 25-32) |
| I'c | (Pin 40) | $\mathrm{V}_{\mathrm{CC}}=$ Max |  |  | 200 | mA |  |
| ICR |  | $\mathrm{V}_{\text {CC }}=$ Max |  |  | 250 | mA |  |
| IREG | (Pin 39) | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CR}}=0 \mathrm{~V} \& \mathrm{~V}_{\mathrm{R}}=2 \mathrm{~V}$ | -16 |  | -27 | mA |  |

## notes

1 Operating temperature ranges are guaranteed after thermal equilibrium has been reached
All voltages measured with respect to ground terminal
3 Unless otherwise specified, each test requires that $V_{C R}$ be supplied through a seriespass transistor as shown in the accompanying drawing


AC CHARACTERISTICS $V_{C C}=5 \mathrm{~V}( \pm 5 \%), \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| MNEMONIC | REFERENCE | INPUT | OUTPUT | Min | Typ | Max | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPD |  | VF | WG |  |  | 60 ns | Refer to Note 3 and Test Loading Circuit \#1. |
| tpi |  | $\sqrt{\text { MCLK }}$ | WG |  |  | 100ns |  |
| tPD |  | - $\sqrt{\text { MCLK }}$ | $\overline{\text { WG }}$ |  |  | 100ns |  |
| tPD |  | - $\sqrt{\text { MCLK }}$ | DC1-7/ |  |  | 70ns | Refer to Note 3 and Test Loading Circuit \#2. |
| tPD |  | - $\sqrt{\text { MCLK }}$ | $\overline{\mathrm{DC} 1-7}$ |  |  | 70ns |  |
| $t_{\text {pw }}$ |  | , $\overline{\mathrm{PF}}$ |  | 50ns |  |  |  |
| ${ }_{\text {t }}^{\text {pw }}$ w |  | $\overline{\overline{D R}}$ |  | 50ns |  |  |  |
| ${ }^{\text {tpw }}$ |  |  | VW |  |  |  | Note 1 |
| tsetup | Sc | Input on DS1-5 |  | 55ns |  |  | Note 2 |
| tsETUP | WC | Input on DS1-5 |  | 55ns |  |  | Note 2 |
| tsetup | , ME | Input on DS1-5 |  | 55ns |  |  | Note 2 |
| thold | 1 sc | Input on DS1-5 |  | Ons |  |  | Note 2 |
| thold | 1 WC | Input on DS1-5 |  | Ons |  |  | Note 2 |
| thold | VME | Input on DS1-5 |  | Ons |  |  | Note 2 |
| $\begin{aligned} & \mathrm{tOE}-\overline{\mathrm{ME}}, \\ & \mathrm{SC} \& \mathrm{WC} \end{aligned}$ |  |  | 1/O bus |  |  | 25ns | Refer to Test Loading Circuit \#3. |
| $\begin{aligned} & \mathrm{tOD}-\overline{\mathrm{ME}} \\ & \mathrm{SC} \text { \& } \mathrm{WC} \end{aligned}$ |  |  | $\left\lvert\, \begin{gathered} 1 / 0 \text { bus } \\ \text { (three-state) } \end{gathered}\right.$ |  |  | 30ns |  |
| $t_{w}$ (MCLK pulse width) |  | $\sqrt{\text { MCLK }}$ |  | 45ns |  |  |  |
| tSD (data setup time) | MCLK L | 1/O bus |  | 50ns |  |  |  |
| ${ }^{\text {tsD }}$ (ME setup time) | MCLK L | $\overline{M E}$ |  | 45ns |  |  |  |
| tSD (SC setup time) | MCLK L | SC |  | 45ns |  |  |  |
| tSD (WC setup time) | MCLK | WC |  | 45ns |  |  |  |
| thD (data hold time) | $\overline{\text { MCLK }}$ | 1/O bus |  | Ons |  |  |  |

AC CHARACTERISTICS (Cont'd) $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}( \pm 5 \%), \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| MNEMONIC | REFERENCE | INPUT | OUTPUT | Min | Typ | Max | COMMENTS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| thD ( $\overline{\text { ME }}$ hold <br> time) | MCLK | $\overline{\text { ME }}$ |  | Ons |  |  |  |
| thD <br> time) | SC hold | MCLK | SC |  | Ons |  |  |
| thD (WC hold <br> time) | MCLK | WC |  | Ons |  |  |  |

1 Write pulse width $=2 / \mathrm{F}_{\text {XTAL }}$, that is, for 8 MHz crystal, $\mathrm{t}_{\mathrm{pw}}=250 \mathrm{\eta sec}$ (typical)
2 Changes on DS 1-5 are not stored in read mode ( $\overline{\mathrm{ME}}=0, \mathrm{SC}=0$, and $\mathrm{WC}=0$ )
3 During the period when MCLK is high, measurement is made with $\overline{M E}=$ Low, $S C=$ Low,
and $W C=\mathrm{High}$

TEST LOADING CIRCUIT

## CIRCUIT \# 1

CIRCUIT \#2
CIRCUIT \#3


TIMING DIAGRAM


## CLOCK REQUIREMENTS

Crystal Oscillator.The on-chip crystal oscillator circuit is designed for operation using an external series-resonant quartz crystal; alternately the crystal oscillator can be driven with complementary outputs of a pulse generator or interfaced to a master clock source via TTL logic-see accompanying circuits. When a crystal is used, the on-chip oscillator operates at the resonant frequency (f.) of the crystal; the crystal connects to the $8 \times 330$ via pins 3 (X1) and 2 (X2). The lead lengths of the crystal should be approximately equal and as short as possible; also, avoid close proximity to all potential noise sources. The crystal should be hermetically sealed (HC type can) and have the following electrical characteristics:

Type: Fundamental mode, series resonant Impedance at Fundamental: 35 -ohms maximum Impedance at Harmonics and Spurs: 50 -ohms minimum

When the crystal oscillator is externally-driven, typical waveforms are as follows:

## CLOCKING XTAL OSC WITH PULSE GEN



## CLOCKING XTAL OSC WITH OPEN-COLLECTOR TTL



TYPICAL WAVE FORM


## Current-Controlled Oscillator (CCO).

A non-polarized ceramic or mica capacitor is recommended for the current-controlled oscillator. The capacitor connects to the $8 \times 330$ via pins 37 (C2) and 36 (C1); lead lengths of the capacitor should be approximately the same and as short as possible. When the input current to the CCO is near zero (maximum frequency), the capacitor value should be chosen so that the high-limit rest frequency of the oscillator does not exceed 24 MHz . If the rest frequency is higher than 24 MHz , synchronization of the CCO with the crystal oscillator just prior to the read operation, may be impeded. The curves in Figure 9 (current-versus-frequency) and Figure 8 (capacitance-versus-frequency) show how these design parameters affect operation of the CCO over a temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. A suitable test circuit for verification/validation of the current-controlled oscillator is also shown in Figure 10. Like the crystal oscillator, the CCO can be driven with the TTL output of a pulse generator or interfaced to a master clock via TTL logic-see accompanying diagrams.

CLOCKING WITH OPEN-COLLECTOR TTL


## CLOCKING WITH PULSE GENERATOR




Figure 9. Current-versus-Frequency with: VCC $=\mathbf{5 V}$ and Capacitance $=\mathbf{2 5}$ Plcofarads


Figure 10. Capacitance-versus-Frequency with: $\mathbf{V C C}_{\mathbf{C C}}=\mathbf{5 V}, \mathrm{VCR}=\mathbf{2 . 5 V}$, and $\mathrm{I}=\mathbf{3 0 0} \mu \mathrm{A}$

## VOLTAGE REGULATOR

All internal logic of the $8 \times 330$ is powered by an on-chip voltage regulator that requires an external series-pass transistor. Electrical specifications for the off-chip power transistor and a typical hook-up are shown in accompanying diagrams. To minimize lead inductance, the transistor should be as close as possible to the $8 \times 330$ package and the emitter should be ac-grounded via a 0.1-microfarad capacitor.


## TYPICAL HOOK-UP



## FEATURES

- Address control for working storage
- 16-bit addressing capability
- Byte and word addressing support
- Automatic increment and decrement
- 11 Address and word-count registers
- Reduces number of $8 \times 305$ instructions required


## PRODUCT DESCRIPTION

The $8 \times 360$ Memory Address Director (MAD) is a high-performance member of the $8 \times 300$ Family that generates sequential memory addresses to facilitate the transfer of data to and from memory. The MAD provides a highly-efficient and cost-effective
solution for DMA and other applications requiring large workingstorage memories and high-speed data transfers. Once initialized with such information as starting address, ending address, byte count, address increment, address decrement, etc., the 8X360 performs all bookkeeping chores automatıcally and all address-management software is off-loaded from the processor. The $8 \times 360$ can be addressed by conventional means or by extended microcode; system status is available to the user via I/O pins.

## BLOCK DIAGRAM OF 8X360



## 8X360 APPLICATIONS



## FEATURES

- On-chip address latches
- 3-state outputs
- Schottky clamped TTL
- Internal control logic for $8 \times 300$ system
- Directly interfaces with the $8 \times 300$ bipolar microprocessor with no external logic
- May be used on left or right bank


## APPLICATIONS

- $8 \times 300$ or $8 \times 305$ working storage


## DESCRIPTION

The 8X350 bipolar RAM is designed principally as a working storage element in an $8 \times 300$ based system. Internal circuitry is provided for direct use in $8 \times 300$ applications. When used with the 8X300, the RAM address and data buses are tied together and connected to the IV bus of the system.
The data inputs and outputs share a common I/O bus with 3 -state outputs.
The $8 \times 350$ is available in commercial and military temperature ranges. For the commercial temperature range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$ specify N8X350-F, and for the miltiary temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ specify S8X350-F.

TYPICAL I/O STRUCTURE


PIN CONFIGURATION


ABSOLUTE MAXIMUM RATINGS

|  | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage | +7 | Vdc |
| VIN | Input voltage | +5.5 | Vdc |
|  | Output voltage |  | Vdc |
| $\mathrm{V}_{\mathrm{OH}}$ | High | +5.5 |  |
| $\mathrm{V}_{\mathrm{O}}$ | Off-state | +5.5 |  |
|  | Temperature range |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating |  |  |
|  | Commercial | 0 to +75 |  |
|  | Military | -55 to +125 |  |
| TSTG | Storage | -65 to +150 |  |


| MODE | $\overline{\text { ME }}$ | SC | WC | MCLK | BUSSED <br> DATA/ADDRESS <br> LINES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Hold address Disable data out | 1 | X | x | X | High Z data out |
| Input new address | 0 | 1 | 0 | 1 | Address High Z |
| Disable data out | 0 | 1 | 0 | 0 | High $Z$ data out |
| Hold address Write data | 0 | 0 | 1 | 1 | Data in |
| Hold address Disable data out | 0 | 0 | 1 | 0 | High Z data out |
| Hold address Read data | 0 | 0 | 0 | X | Data out |
| Undefined state ${ }^{12}$ | 0 | 1 | 1 | 1 | - |
| Hold address ${ }^{12}$ Disable data out | 0 | 1 | 1 | 0 | High Z data out |

## BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS2 N $8 \times 350: 0^{\circ} \mathrm{C} \leq T_{A} \leq+75^{\circ} \mathrm{C}, 4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V}$
S8X350: $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}, 4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V}$

| PARAMETER |  | TEST CONDITIONS | N8×350 |  |  | S8X350 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\begin{aligned} & V_{\text {IL }} \\ & V_{I H} \\ & V_{I C} \end{aligned}$ | Input voltage Low ${ }^{1}$ High ${ }^{1}$ Clamp ${ }^{1,3}$ |  | $\begin{gathered} V_{C C}=\operatorname{Min} \\ V_{C C}=M a x \\ V_{C C}=M i n, I_{N}=-12 \mathrm{~mA} \end{gathered}$ | 2.0 |  | $\begin{gathered} .85 \\ -1.2 \end{gathered}$ | 2.0 |  | $\begin{array}{r} .80 \\ -1.2 \\ \hline \end{array}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ $\mathrm{VOH}_{\mathrm{OH}}$ | Output voltage Low ${ }^{1,4}$ High ${ }^{1,5}$ | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =\mathrm{Min} \\ \mathrm{IOL} & =9.6 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OH}} & =-2 \mathrm{~mA} \end{aligned}$ | 2.4 |  | 0.5 | 2.4 |  | . 5 | V |
| $\begin{aligned} & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{IIH}^{2} \end{aligned}$ | Input current Low High | $\begin{aligned} & V_{I N}=0.45 \mathrm{~V} \\ & V_{I N}=5.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} -100 \\ 25 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} -150 \\ 50 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { lo(ofF) } \\ & \text { los } \end{aligned}$ | Output current High Z state Short circuit ${ }^{3,6}$ | $\begin{gathered} \overline{\mathrm{ME}}=\text { High, } \mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V} \\ \overline{\mathrm{ME}}=\mathrm{High}, \mathrm{~V}_{\mathrm{OUT}}=0.5 \mathrm{~V} \\ \mathrm{SC}=\mathrm{WC}, \overline{\mathrm{ME}}=\text { Low, } \\ \mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}, \text { Stored High } \end{gathered}$ | -20 |  | $\begin{gathered} 40 \\ -100 \\ -70 \end{gathered}$ | -15 |  | $\begin{gathered} 60 \\ -100 \\ -85 \end{gathered}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> mA |
| ICC | $\mathrm{V}_{\text {CC }}$ supply current ${ }^{7}$ | $V_{C C}=$ Max |  |  | 185 |  |  | 200 | mA |
| $\mathrm{C}_{\mathrm{IN}}$ COUT | Capacitance Input Output | $\begin{gathered} \overline{\mathrm{ME}}=\text { High, } \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{OUT}}=2.0 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 5 \\ & 8 \end{aligned}$ |  |  | 5 8 |  | pF |

AC ELECTRICAL CHARACTERISTICS 2,9 N8X350: $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+75^{\circ} \mathrm{C}, 4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V} \mathrm{R}_{1}=470 \Omega, \mathrm{R}_{2}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ S8X350: $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}, 4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.25 \mathrm{~V}$

|  | PARAMETER | то | FROM | N8X350 |  |  | S8X350 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{T}_{\mathrm{E} 1} \\ & \mathrm{~T}_{\mathrm{E} 2} \end{aligned}$ | Enable time Output Output | Data out Data out | $\frac{\mathrm{SC}-}{\mathrm{ME}-}$ |  |  | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ |  |  | $\begin{aligned} & 40 \\ & 40 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{T}_{\mathrm{D} 1} \\ & \mathrm{~T}_{\mathrm{D} 2} \end{aligned}$ | Disable time Output Output | Data out Data out | $\frac{\mathrm{SC}+}{\mathrm{ME}+}$ |  |  | $\begin{aligned} & 35 \\ & 35 \end{aligned}$ |  |  | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | ns |
| TW | Pulse width Master clock ${ }^{8}$ |  |  | 40 |  |  | 50 |  |  | ns |
| $\begin{aligned} & T_{S A} \\ & T_{H A} \\ & T_{S D} \\ & T_{S D} \\ & T_{H D} \\ & T_{S 3} \\ & T_{H 3} \\ & T_{S 1} \\ & T_{\mathrm{H} 2} \\ & T_{\mathrm{H} 2} \\ & T_{H 1} \\ & T_{H} \end{aligned}$ | Setup and hold time Setup time Hold time Setup time Hold time Setup time Hold time Setup time Hold time Setup time Hold time Hold time | MCLK-MCLKData in MCLKME + MCLK$\overline{\text { ME }}$ $\overline{\mathrm{ME}}-$ SC-WC- | Address <br> MCLK- <br> Data in <br> MCLK -$\overline{\mathrm{ME}}-$ <br> MCLK$\overline{M E}-$ <br> MCLK-SC-,WC-MCLK-MCLK- | $\begin{gathered} 30 \\ 5 \\ 35 \\ 5 \\ 40 \\ 5 \\ 5 \\ 30 \\ 5 \\ 0 \\ 5 \\ 5 \end{gathered}$ |  |  | $\begin{gathered} 40 \\ 10 \\ 45 \\ 10 \\ 50 \\ 5 \\ 40 \\ 5 \\ 5 \\ 5 \\ 5 \\ 5 \end{gathered}$ |  |  | ns |

[^3]
## TIMING DIAGRAMS



NOTES
1 All voltage values are with respect to network ground terminal
2 The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2 -minute warm-up Typical thermal resistance values of the package at maximum temperature are $\Theta_{\text {JA }}$ junction to ambient at 400 fpm air flow $-50^{\circ} \mathrm{C} /$ watt
$\Theta_{\text {JA }}$ Junction to ambient - still air $-90^{\circ} \mathrm{C} /$ watt
$\Theta_{\text {JA }}$ Junction to case $-20^{\circ} \mathrm{C} /$ watt
3 Test each pin one at a tıme
4 Measured with a logic low stored Output sink current is supplied through a resistor to $V_{C C}$
5 Measured with a logic high stored
6 Duration of the short circuit should not exceed 1 second
$7^{\prime} \mathrm{CC}$ is measured with the write enable and memory enable inputs grounded, all other inputs at 45 V and the output open
Minimum required to guarantee a Write into the slowest bit
Applied to the $8 \times 300$ based system with the data and address pins tied to the IV Bus
$10 \mathrm{SC}+\overline{\mathrm{ME}}=1$ to avoid bus conflict
$11 \mathrm{WC}+\overline{\mathrm{ME}}=1$ to avoid bus conflict
12 The SC and WC outputs from the $8 \times 300$ are never at 1 simultaneously

## TIMING DEFINITIONS

TS1 Required delay between beginning of Master Enable low and falling edge of Master Clock.
TSA Required delay between beginning of valid address and falling edge of Master Clock.
THA Required delay between falling edge of Master Clock and end of valid Address.
TH1 Required delay between falling edge of Master Clock and when Select Command becomes low.
$\mathrm{T}_{\mathrm{E} 1}$ Delay between beginning of Se lect Command low and beginning of valid data output on the IV Bus.
TD1 Delay between when select Command becomes high and end of valid data output on the IV Bus.
$\mathrm{T}_{\mathrm{H} 2}$ Required delay between falling edge of Master Clock and when Master Enable becomes low.
TE2 Delay between when Master Enable becomes low and beginning of valid data output on the IV Bus.
TD2 Delay between when Master Enable becomes high and end of valid data output on the IV Bus.
TS2 Required delay between when Se lect Command or Write Command becomes low and when Master Enable becomes low.

Tw

TS3 Required delay between when Master Enable becomes low and falling edge of Master Clock.
TH3 Required delay between falling edge of Master Clock and when Master Enable becomes high.
TSD Required delay between beginning of valid data input on the IV Bus and falling edge of Master Clock.
THD Required delay between falling edge of Master Clock and end of valid data input on the IV Bus.
$\mathrm{T}_{\mathrm{H} 4} \quad$ Required delay between falling edge of Master Clock and when Write Command becomes low.

## VOLTAGE WAVEFORM



Measurements All circuit delays are measured at the +15 V level of inputs and output

TYPICAL 8X350 APPLICATION


3

## TEST LOAD CIRCUIT



## FEATURES

- 32 bytes of storage
- Dedicated port address
- Fast select feature for use with extended microcode
- On chip address decoding
- Separate address input pins
- Single 5 volt power supply
- 0.3 inch, slim line package


## PRODUCT DESCRIPTION

The 8X353 is a 32-byte RAM designed principally as a work-

## BLOCK DIAGRAM

ing storage element in 8X305-based systems. The 8X353 is ideal for applications requiring a relatively small amount of data storage and maximum I/O flexibility. Since the 8X353 takes up 32 of 256 locations on a controller bank, this device allows single-cycle, bank to bank data transfer and other implementations in which the user does not wish to dedicate an entire I/O bank to data storage. Contributing to the versatility of the 8 X 353 is a fast select feature which allows the chip to be selected externally of the $\overline{\mathrm{V}}$ bus. A block diagram and summary of operation is shown below.

ORDERING INFORMATION
Contact Local Sales Representative


SUMMARY OF OPERATION

| INPUT |  |  |  |  |  | RESULTING OUTPUT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{ME}}$ | SC | WC | MCLK | $\overline{\text { FS }}$ | SELECT <br> LATCH | $\begin{gathered} \overline{\mathrm{IV}} \\ \text { BUS } \end{gathered}$ | $\begin{gathered} \text { ADDRESS } \\ \text { BUS } \end{gathered}$ | DATA | ADDRESS LATCH | SELECT <br> LATCH |
| H | X | X | X | H | X | Ignore | Ignore | Keep | Keep | Keep |
| H | X | X | H | L | X | Ignore | Input | Keep | Update | Keep |
| H | X | X | L | L | X | Ignore | Ignore | Keep | Keep | Keep |
| L | L | L | L | L | X | Output | Ignore | Keep | Keep | Keep |
| L | L | L | L | H | L | Ignore | Ignore | Keep | Keep | Keep |
| L | L | L | L | H | H | Output | Ignore | Keep | Keep | Keep |
| L | X | L | H | L | X | Ignore | Input | Keep | Update | Keep |
| L | L | H | L | X | X | Ignore | Ignore | Keep | Keep | Keep |
| L | L | H | H | L | X | Input | Ignore | Update | Keep | Keep |
| L | L | H | H | H | L | Ignore | Ignore | Keep | Keep | Keep |
| L | L | H | H | H | H | Input | Ignore | Update | Keep | Keep |
| L | H | L | L | X | X | Ignore | Ignore | Keep | Keep | Keep |
| L | H | L | H | X | X | Input (Address) | Input | Keep | Update | Update* |
| X | H | H | X | X | X | Not Defined |  |  |  |  |

## Notes'

Depending on IV bus data $X=$ don't care

## FEATURES

- 32 bytes of storage
- Cascadable LIFO operation
- Dedicated port address
- Fast select feature for use with extended microcode
- Three state TTL outputs
- Single 5 volt power supply
- 0.3 inch, slim line package


## PRODUCT DESCRIPTION

The 8X355 is a Last In/First Out stack memory designed to be compatible with 8X305-based systems. In addition to a 32-byte storage capacity, the 8X355 contains the necessary logic to allow cascaded operation.

The LIFO stack may be addressed using either conventional 8 X 305 techniques, i.e., $\overline{\mathrm{V}}$ bus select, or, in systems where extremely high performance is required, extended microcode can be implemented. A single enabling address is employed so that once enabled, a stack of $8 \times 355$ s can accept an uninterrupted stream of data. By omitting the need for address select cycles prior to each data access, the LIFO stack delivers a much higher performance than conventional memories; this feature is particularly valuable for saving internal registers during interrupt servicing.

ORDERING INFORMATION
Contact Local Sales Representative

## BLOCK DIAGRAM



TYPICAL CASCADED CONFIGURATION

| \#1 |  |  | INPUT |  |  |  | RESULTING OUTPUT |  |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FOUT | EIN | EIN | FIN | EOUT | FOUT | EOUT | FOUT | PUSH | POP |  |
|  | FIN | EOUT | X | X | L | L | Not possible |  |  |  | Empty and full status |
| \#2 | 4 | $\downarrow$ | L | L | L | H | Update | H | Yes | No | Top of data stack at top of \#1 |
|  | FOUT | EIN | L | L | H | L | H | Update | No | Yes | Top of data stack at top of \#2 |
|  | FIN | EOUT | L | L | H | H | Update | Update | Yes | Yes | Top of data stack within \#2 |
| \#3 |  | $\downarrow$ | X | H | X | X | L | H | No | No | Top of data stack below \#2 |
|  | $\begin{aligned} & \hline \overline{\text { FOUT }} \\ & \text { FIN } \end{aligned}$ | $\begin{gathered} \overline{\overline{E I N}} \\ \overline{\text { EOUT }} \end{gathered}$ | H | L | X | H | Not defined |  |  |  | Top of data stack moves from bottom to top |
|  |  | $\downarrow$ | H | L | H | L | H | L | No | No | Top of data stack above \#2 |

Notes.
Status sıgnals and Push/Pop operations reference stack chıp \#2
X $=$ don't care

## NOTES

Signetics

NOTES

Signetics

## NOTES

Signetics

## Section 4 <br> Product Support

## INDEX



Signetics

## SUPPORT FACILITIES

The $8 \times 300$ Family is strongly supported with Development Systems, Support Software, Applications, Training and Documentation Together, this support provides the user with a powerful set of tools to evaluate, design, debug, and implement a simple or complex system.

## DEVELOPMENT SYSTEMS

EZ-PRO (Manufactured by American Automation)

- Universal Development System
- Relocating macroassembler
- Full speed in-circuit emulator/debugger
- Maximum memory support 8X305 ICEPACK (Manufactured by Sigen Corp.)
- Full speed in-circuit emulator/debugger
- RS-232 interface to CP/M or Intellec
- 4K word memory/8-bit extended microcode
- Low cost

Signetics 8X305 Prototyping System

- Single board module
- RS-232 interface
- Resident monitor
- 256 to 4096 words of Writable Control Storage
- Mınimum cost


## SOFTWARE

MCCAP CrossAssembler

- Full function macroassembler
- Free format source code
- Symbolic address assignment
- Nested macro support
- Cross-reference table
- Supports extended microcode
- Multiple output formats
- Available in two versions
- FORTRAN source code
- Intellec/ISIS object code


## APPLICATIONS SUPPORT

Field applications engineers
Product applications engineers
Application notes

- Floppy disk controller
- ECC
- Hard disk controller
- Local network interfacıng


## TRAINING AND DOCUMENTATION

- Videocassette traıning course
- Desıgner's seminar
- 8X305 User's Manual
- 8X300 Family Product Capabilities Manual
- MCCAP Programming Manual
- Full complement of Data Sheets



## 8X305 Prototyping System

This document provides the information required to understand, set up and operate the 8X305 Prototyping System It is recommended that the user become thoroughly familiar with the $8 \times 305$ MicroController and the high speed peripherals that support the device For this purpose, the following documents are recommended

- 8X305 Users Manual - comprehensive functıonal detail, interface characterıstics, hardware and software design data, and systems information for the 8X305 MicroController
- 8X300 Family Product Capabilities Manual - overview of the 8 X300 Family of parts, including application information on the 8X305 MicroController and its support devices.
- MCCAP Manual - complete descriptıon of the powerful MicroController CrossAssembler Program for the 8X300 and 8X305
- Data Sheets - electrical and functional characteristics for each member of the $8 \times 300$ Family and related parts.
- 8X305 MicroController
- 8X310 Interrupt Control Coprocessor
- 8X320 Bus Interface Register Array
- 8X330 Floppy Disk Formatter/Controller
- 8X338 Local Area Network Controller
- 8X350 256 Byte Bipolar RAM
- 8X360 Memory Address Director
- 8X371 Latched 8-bit Bıdırectional I/O Port
- 8X372/8X376 Addressable 8-bit Bidirectıonal I/O Port
- 8X374 Addressable 8-bit Bidirectional I/O Port with Parity
- 8X382 Addressable 4-IN/4-OUT I/O Port
- 8X60 FIFO RAM Controller
INTRODUCTION ..... 4-6
1.1 System Description ..... 4-7
1.2 Architectural Overview ..... 4-7
1.2.1 User Interface ..... 4-7
1.2.2 Monitor Processor and Run/Step Logic ..... 4-7
1.2.3 Writeable Control Storage ..... 4-7
1.2.4 8X305 MiroController and Peripherals ..... 4-7
SYSTEM SETUP ..... 4-8
2.1 Power Connections ..... 4-8
2.2 RS-232 Interface ..... 4-8
2.3 Baud Rate Selection ..... 4-8
2.4 External Oscillator Connections ..... 4-8
2.5 Inhibit Jumper for 8X310 ROM Disable ..... 4-8
SYSTEM OPERATION ..... 4-9
3.1 Power Up and Diagnostics ..... 4-9
3.2 Monitor Program ..... 4-9
3.3 Command Syntax Diagrams ..... 4-9
3.4 Sample Usage ..... 4-9
3.5 Breakpoints ..... 4-9
3.6 ASCII HEX QUOTE Format ..... 4-13
3.7 XEC (Execute) Instructions ..... 4-13
3.8 $8 \times 310$ Interrupt Control Coprocessor Considerations ..... 4-13
USER CONNECTIONS ..... 4-15
4.1 Wire-Wrap Area. ..... 4-15
4.2 IV Bus Connection ..... 4-15
4.3 I/O Ports ..... 4-15
4.4 Extended Microcode Capability ..... 4-15
4.5 $8 \times 310$ Connections ..... 4-16
4.6 $8 \times 320$ Connections ..... 4-16
4.7 8X360 Connections ..... 4-16
4.8 Memory Expansion ..... 4-16
THEORY OF OPERATION ..... 4-18
5.1 Functions of the Monitor Processor ..... 4-18
5.2 8X305 Family ..... 4-18
5.3 Writeable Control Storage ..... 4-19
5.4 Run/Step Logic ..... 4-19
Appendices ..... 4-20
A. 8X300KT1SK Prototyping System Schematic ..... 4-21
B. 8X300KT1SK PCB Layout and Parts Placement ..... 4-22
C. Parts List ..... 4-23
D. Memory Expansion Assembly Schematic ..... 4-25
Tables and Figures ..... 4-6
1-1. 8X305 Prototyping System ..... 4-6
2-1. RS-232 Connector ..... 4-8
2-2. Baud Rates ..... 4-8
3-1a. Syntax Definitions ..... 4-10
3-1b. Syntax Flow ..... 4-11
3-1c. Syntax Flow ..... 4-12
3-2. ASSCII HEX QUOTE Format ..... 4-13
3-3. Sample Usage ..... 4-14
4-1. IV Bus Connector J2 ..... 4-15
4-2. I/O Port Connectors J4, J5 and J6 ..... 4-15
4-3. Extended Microcode Bits at Connector J3 ..... 4-15
4-4. 8X320 Signal Connections ..... 4-16
4-5. 8X360 Signal Connections ..... 4-16
4-6. Memory Expansion Connector J1 ..... 4-17
5-1. Detailed Block Diagram ..... 4-18
5-2. Write Cycle Variations ..... 4-19


Figure 1-1. 8X305 Prototyping System

### 1.1 SYSTEM DESCRIPTION

The $8 \times 305$ Prototyping System is a powerful design support tool that aids the engineer in the evaluation, design, and prototyping of systems based on the Signetics 8X305 MicroController and its family of support devices. Its advanced features permit the development of both 8X305 firmware and application circuitry. The prototyping systems capabilities are adequate to serve as a complete development system for simple systems and provide a low-cost tool for evaluating portions of more complex designs.

### 1.2 ARCHITECTURAL OVERVIEW

As shown in Figure 1-1, the 8X305 Prototyping System consists of a single printed circuit board that includes an $8 \times 305$ MicroController and various $8 \times 305$ Family peripheral devices. The 8X305's microprogram resides in Writeable Control Storage (WCS). A Monitor Processor controls operation of the $8 \times 305$ by loading the WCS, activating the Run/ Step logic, and directly placing instructions onto the 8X305's Instruction bus. The Monitor Processor also controls the User Interface, which is through a standard RS-232 connector. The remainder of the board is occupied by power connections and a large wire-wrap area for prototyping of user-developed circuits. A complete discussion of the operation and interrelationship of these functions is contained in later chapters.

### 1.2.1 USER INTERFACE

The User Interface of the 8X305 Prototyping System is accomplished through a standard RS-232 connector. Data rates from 110 to 19,200 baud are switch selected by the user. The monitor program contained in the system controls all user communication, which is accomplished interactively through a straightforward and user-friendly syntax. While the operation of the system requires only a low-cost "dumb" terminal, it can be connected to a host computer to support more advanced developments. Commands are included to support up and down loading of programs in such applications.

### 1.2.2 MONITOR PROCESSOR AND RUN/STEP LOGIC

Operation of the system is controlled by the Monitor Processor, which is implemented using an 8035 Microprocessor. The Monitor Processor is responsible for the following functions:

- User interaction
- Loading Writeable Control Storage
- Loading and reading 8X305 registers and I/O devices
- Control of Run/Step logic

Programming for the Monitor Processor is supplied by Signetics and is contained in a PROM.

### 1.2.3 WRITEABLE CONTROL STORAGE

8X305 MicroController programs are executed from a Writeable Control Storage (WCS) that is contained on the board. The prototyping system is supplied with 256 words of instruction memory. An expansion module is available to support address space requirements of up to 4096 words. The WCS is sufficiently fast to permit full speed operation of the 8X305.
Writeable Control Storage words are 25 bits wide to support advanced microprogramming requirements. Sixteen of these bits contain actual $8 \times 305$ instructions. Eight of the remaining bits are used to support "Extended Microcode" designs as described in the 8X305 Users Manual. The 25th bit, transparent to the user, is set by the Monitor Processor to control breakpoints.

Since the three-bus architecture of the $8 \times 305$ does not permit the MicroController to modify its own program memory, the WCS is loaded by the Monitor Processor

### 1.2.4 8X305 MICROCONTROLLER AND PERIPHERALS

An 8X305 MicroController and various $8 \times 300$ Family peripheral devices are included in the prototyping system.
The Instruction and Program Address busses of the $8 \times 305$ are connected to Writeable Control Storage (WCS) as well as an $8 \times 310$ Interrupt Control Coprocessor (ICC). The interrupt and status pins of the $8 \times 310$ are available to the user for use in prototyping realtime or other interrupt driven systems.
The 8X305's IV bus is connected to the following $8 \times 300$ Family peripheral devices:
(1) $8 \times 320$ Bus Interface Register Array
(1) $8 \times 350256$ Byte Bipolar RAM
(1) $8 \times 360$ Memory Address Director
(3) 8X372 Addressable 8-bit Bidirectional I/O Ports

IV bus data and control signal connections are also available to the user to permit attachment of other devices or user developed logic. User interface connections to the $8 \times 320,8 \times 360$, and 8X372's are available adjacent to the wire-wrap area to permit prototyping of various $8 \times 305$ based designs.

### 2.1 POWER CONNECTIONS

## CAUTION

Power connections must be properly made; otherwise, component damage will result.

Power connections to the Prototyping System are made through four binding posts located on the left hand edge of the board These are labeled GROUND, $+5,-12$, and +12 Without options or user circuitry in the wire-wrap area, the current drawn from each power source is as follows.
+5 VDC - less than 25 amperes +12 VDC - less than 20 milliamperes - 12 VDC - less than 20 milliamperes

Additional current must be supplied for any optıons or user cırcuitry added to the board. At the user's option, a DC-to-DC converter (converts +5 VDC to $\pm 12$ VDC) can be installed in the space allotted to the -12 VDC and +12 VDC binding posts. Refer to the parts list in Appendix B for the manufacturer and part number of the recommended device

### 2.2 RS-232 INTERFACE

An RS-232 connector is provided in the lower left-hand corner of the system for interconnection to the user's CRT terminal, and is connected as shown in Table 2-1

Table 2-1 RS-232 CONNECTOR

| Pin <br> No. | Sıgnal | Description |
| :---: | :---: | :---: |
| 1 | GND | Ground |
| 2 | TXD | Transmit Data(ın) |
| 3 | RXD | Receive Data(out) |
| 4 | RTS | Request to Send(in) |
| 5 | CTS | Clear to Send(out) |
| 6 | DSR | Data Set Ready(out) |
| 7 | GND | Ground |
| 8 | CAD | Carrier Detect(out) |

RS-232 specifications call for data communications equipment (DCE), such as this system, to be connected to data terminal equipment (DTE), such as the user's CRT terminal When connecting this system to another DCE, such as a
host computer, be sure to interchange TXD (pin 2) with RXD (pin 3), and RTS (pın 4) with CTS (pin 5). This can be done on the cable or it can be accomplished logically by using a Null Modem Due to the variety of interpretations of RS-232, some terminals may not immediately work with the Prototyping System. If difficulties are encountered, first reduce the connections to three signals TXD, RXD, and GND Then if necessary, interchange TXD and RXD sıgnals

### 2.3 BAUD RATE SELECTION

Any of the eight baud rates listed in Table 2-2 may be selected by proper setting of switches B2, B1 and B0 located near the RS-232 connector

## Table 2-2 BAUD RATE

| $\frac{\text { B2 }}{0}$ | $\frac{\text { B1 }}{2}$ | $\frac{\text { B0 }}{2}$ | $\frac{$ Baud  <br>  Rate }{19200} |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 9600 |
| 0 | 1 | 0 | 4800 |
| 0 | 1 | 1 | 2400 |
| 1 | 0 | 0 | 1200 |
| 1 | 0 | 1 | 600 |
| 1 | 1 | 0 | 300 |
| 1 | 1 | 1 | 110 |
| $(0=$ Switch off, $1=$ Switch on $)$ |  |  |  |
|  |  |  |  |

For hard-copy printıng terminals, an optıonal line-feed feature may be selected to avoid over-strike of characters after a backspace on error. This feature is selected by setting the LF switch located next to switch BO to the ON position

### 2.4 EXTERNAL OSCILLATOR CONNECTIONS

## CAUTION

To prevent possible damage to the crystal, never apply an external oscıllator signal to X1 or X2 input with crystal Y2 connected to the circuit.

The Prototyping System is supplied with a 10 MHz crystal, therefore it operates the 8X305 MicroController at Its full rated speed of 200 nanoseconds per instruction. The crystal may be changed by the user to any frequency from 4 MHz to 10 MHz Alternatively, an external oscillator may be connected to the X1 and X2 inputs of the 8X305, as described in the 8X305 Users Manual The external oscillator may operate at any frequency between 02 MHz and 10 MHz Note that the $8 \times 305$ is capable of running at frequencies lower than 02 MHz , but the PrototypIng System's Monitor Processor expects the $8 \times 305$ to be finished executing an instruction within 10 microseconds, thereby imposing a lower limit of 02 MHz Tie points for X1 and X2 are located next to crystal Y2 and the $8 \times 305 \mathrm{Be}$ sure to disconnect crystal Y2 before connecting the external oscillator inputs to X 1 and X 2

### 2.5 INHIBIT JUMPER FOR 8X310 ROM DISABLE

The 8X310 Interrupt Control Coprocessor connects to the Instruction and Address buses of the $8 \times 305 \mathrm{It}$ accomplishes interrupt and subroutine control by disabling the control storage that contains the $8 \times 305$ 's microprogram and placıng specific JMP instructions onto the instruction bus To permit the Prototyping System to operate either with or without an 8X310 in the circuit, a jumper is incorporated into the ROM Disable (RD) circuitry
When the $8 \times 310$ Interrupt Control Coprocessor is physically present in location U16, the ROM Disable Inhibit Jumper located at R14 next to the $8 \times 310$ must not be present so that the $8 \times 310$ can disable WCS and avoid bus contention problems When the $8 \times 310$ is not present, this jumper must be connected to the board at location R14 to permanently enable the Writeable Control Store RAMs

### 3.1 POWER UP AND DIAGNOSTICS

When power is applied to the Prototyping System, resident diagnostic programs are executed to test the MicroController and Writeable Control Store (WCS) The following message is then printed

## $8 \times 305$ PROTOTYPING SYSTEM

```
REV n
SYSTEM CHECK ON
```

* 

where " $n$ " equals the current revision level

If the Prototyping System is functioning improperly, either "MEMORY ERROR" or " $8 \times 305$ ERROR" messages will be printed Then the "prompt" character (*) will be printed and the user may examıne WCS memory or $8 \times 305$ functions to diagnose the problem

### 3.2 MONITOR PROGRAM

With the printing of the "prompt" character (*), system control passes to the monitor program The user may then enter any of the ten monitor commands

I INPUT 8X305 instructions into memory:
Accepts a startıng WCS memory address and then permits the entering of an $8 \times 305$ instruction in mnemonic form and an extension instruction in octal notation
n Register examine/change, where " n " = register number: Displays the register number and its contents and allows a new value to be substituted
(R0 may be accessed by its alternate name AUX by entering " $A$ " or, R10 may be accessed by its alternate name OVF by entering " 0 ")

G GO execute user's $8 \times 305$ program:
Accepts a starting memory address and executes at full speed untIl a breakpoint or keyboard entry is reached. Then the contents of the registers and the next executable instruction are displayed, and single stepping can proceed

## MEMORY and breakpoint examine/

 change:Accepts a starting WCS memory address and then displays the contents of that location in mnemonic form and indicates a possible breakpoint by an exclamation point A breakpoint at this location may be set by typing an exclamation point or cleared by typing a backspace A new $8 \times 305$ instruction and extension instruction is then entered by typing an I, as with the INPUT command.

L LB, left-bank examine/change:
Accepts a bank address (or the currently enabled address, if a blank is entered) and displays the contents of that left-bank address (0-377 octal) A new value may be entered to substitute for the original content

## RB, right-bank examine/change:

Operates the same as the LB command except action is upon the right-bank.

DUMP memory contents to terminal:
Accepts a startıng WCS memory address and an ending address, and then dumps the memory contents from the start address to the end address onto the RS-232 port in ASCII HEX QUOTE format as described in Section 36

F
STEP, single step user's program: Accepts a starting memory address and displays the contents of the registers and the instruction at that memory address The instruction is executed by hitting the space bar; and successive instructions by successively hittıng the space bar
$\square$

FILL memory contents from ter- minal:
Accepts a starting WCS memory address and fills memory in ASCII HEX QUOTE format as described in Section 36

## X XCODE, temporarily set extended microcode latch:

Accepts a new extension code value to be temporarily set in the extended microcode latch for control of user circuitry The content of the extended microcode section of WCS is not changed by this command
Although the user need only enter a single letter command, the monitor will respond by typing the whole commandname as indicated in capitals above
Any of the commands may be aborted before completion by typing an ASCII "control-C" character While entering any number (sequence of octal digits), corrections may be made by entering a backspace character and then entering the correct number

### 3.3 COMMAND SYNTAX DIAGRAMS

System commands and monitor responses are defined in the syntax diagrams in Figure 3-1a, b and c.

### 3.4 SAMPLE USAGE

The sample program in Figure $3-3$ is shown to give the user an idea of a typical session and includes most commands used by the Prototyping System A short program is input to WCS via the terminal Keyboard that contınually increments R6 of the 8X305 and writes each new (incremented) value to location 133 of the $8 \times 350$ on the RightBank of the IV Bus and to I/O Port 001 on the Left-Bank Since extended microcode is not needed in this example, none was entered as indicated by "/000"

### 3.5 BREAKPOINTS

Breakpoints are designed to halt the $8 \times 305$ just prior to the execution of an instruction on which a breakpoint has been specified If the GO command is issued to start at an address that has a breakpoint set, the system will not stop on that address immediately if the $8 \times 305$ should access that address again then a breakpoint stop will occur

| $\bigcirc . \bigcirc$ | SPECIFIC CHARACTER STRINGS |
| :---: | :---: |
| (0) , STIEP | $=$ UPPERCASE FOR LIteral strings |
| contents | UNDERLINED FOR MONITOR TYPED STRINGS |
|  | $=$ defined elsewhere in the syntax diagrams |
| C | transparent operation |
| (cr) | = CARriage retu |
| (6) | $=$ BLANK (SPACE-BAR) |
| (b) | $=$ BACK-SPACE (CONTROL - H) (DELETES PREVIOUS KEYBOARD ENTRY) |
| (1) | $=$ breakpoint |
| (control-c) <br> (numbers) | = CANCEL COMMAND, RETURNS TO PROMPT <br> = octal base number srstem used throughout |
| (bell) (3) (18) | $=$ MONITOR'S RESPONSE TO INPUT OR SYNTA |
|  | ECTO |

Figure 3-1a. Syntax Definitions


Figure 3-1b. Syntax Flow


Figure 3-1c. Syntax Flow


Figure 3-2. Example of ASCII HEX QUOTE Format

### 3.6 ASCII HEX QUOTE FORMAT

Memory contents to and from the terminal durıng the DUMP and FILL commands are in an object code format commonly supported by PROM programming hardware known as "ASCII HEX QUOTE" format. Each block of eight-bit wide data is preceeded by an STX (ASCII Start of Text) character. Then each 8-bit byte is represented by 2 ASCII HEX characters (0, 1, 2, 3, 4, 5, $6,7,8,9, A, B, C, D, E, F)$ followed by a single quote ('). As many bytes as necessary may be transmitted until an ETX (ASCII End of Text) character terminates the block. Three such blocks are transmitted for any specified memory range. high byte of $8 \times 305$ instruction, low byte of 8X305 instruction, and extended microcode byte Figure 3-2 shows an example of ASCII HEX QUOTE format.

### 3.7 XEC (EXECUTE) INSTRUCTIONS

When steppıng through a user program and an 8X305 XEC instruction is encountered, the system will display an "XR" after the next instruction to indicate an XEC range of address
Note that stepping must start on or before an XEC instruction for the program flow to be correct If while running a program, a breakpoint or stop occurs on an instruction that is the target of an XEC instruction, an "XR" will not be displayed and program flow will not be correct if single stepping is then begun.
It is valid to nest any number of XEC instructions Single stepping will work properly provided that the user start on or before the first XEC instruction.

### 3.8 8X310 <br> INTERRUPT CONTROL COPROCESSOR CONSIDERATIONS

Certain 8X305 "NOP" instructıons have specific meanings to the 8 X310 as indicated in the data sheet When using an $8 \times 310$ in the system, the user must start running or stepping from an instruction that is not an 8X310 instruction It is valid, however, to start running and encounter a breakpoint or stop on an $8 \times 310$ instruction and then continue single stepping the program.


Figure 3-3. Sample Usage

### 4.1 WIRE-WRAP AREA

The wire-wrap area located at the top of the board provides 26 square inches for user prototyping. This space accommodates standard IC widths from 0.3 to 0.9 inches and also provides power and ground connections.

### 4.2 IV BUS CONNECTIONS

The IV bus is the major communications link between the $8 \times 305$ MicroController and its family of peripherals. The bus is logically partitioned into two banks, referred to as the Left-Bank and Right-Bank. In the Prototyping System the 8X350 Working Storage RAM is connected to the Left-Bank, and the 8X320 Register Array, 8X360 Memory Address Director, and 8X372 I/O Ports are connected to the Right-Bank. All IV bus signals are present at connector J2 as shown in Table 4-1.

Table 4-1 IV BUS CONNECTOR J2

| Pin <br> No. | Signal | Description |
| :---: | :---: | :---: |
| 1 | IVO | BUS (MSB) |
| 3 | $\overline{\mathrm{V} 1}$ | BUS |
| 5 | $\overline{\mathrm{V} 2}$ | BUS |
| 7 | IV3 | BUS |
| 9 | $\overline{\text { IV4 }}$ | BUS |
| 11 | IV5 | BUS |
| 13 | IV6 | BUS |
| 15 | IV7 | BUS(LSB) |
| 17 | $V_{C C}$ | +5V |
| 19 | $V_{\text {CC }}$ | +5V |
| 21 | HALT | Halt |
| 23 | RESET | Reset |
| 25 | MCLK | Clock |
| 27 | $\overline{\text { LB }}$ | Left-Bank |
| 29 | $\overline{R B}$ | Right-Bank |
| 31 | SC | Select Control |
| 33 | WC | Write Control |
| (All even pins) | GND | Ground |

### 4.3 I/O PORTS

These 8X372 I/O ports have been provided on the Right-Bank of the IV bus for latching of input or output data. The ports are programmed for addresses 000,001 and 002 and all signals are available at connectors $\mathrm{J} 4, \mathrm{~J} 5$ and J 6 respectively. Signals on these connectors are described in Table 4-2. Note that I/O port compatibility allows the user to substitute an $8 \times 376$ or $8 \times 382$ for any one of the $8 \times 372$ I/O ports. (One 8X371 non-addressable I/O port may be substituted, but ONLY if all other components on that bank are removed.)

Table 4-2 I/O PORT CONNECTORS J4, J5, AND J6

| Pin   <br> $\frac{\text { No. }}{2}$ $\frac{\text { Signal }}{\text { UD7 }}$ Usescription Data (LSB) <br> 4 UD6 User Data <br> 6 UD5 User Data <br> 8 UD4 User Data <br> 10 UD3 User Data <br> 12 UD2 User Data <br> 14 UD1 User Data <br> 16 UD0 User Data (MSB) <br> 18 $\overline{\text { UOC }}$ Output Control <br> 20 UIC Input Control <br> (All odd GND Ground <br> pins)   |
| :---: | :---: | :--- |

### 4.4 EXTENDED MICROCODE CAPABILITY

"Extended Microcode" is a technique commonly used in 8X305 MicroController based designs to optimize performance. It is implemented by designing program memory to be wider than the 16-bit instruction word required for the $8 \times 305$. The additional bits are referred to as the extension and can be used for fast I/O selection or other system control and status monitoring purposes.
The Prototyping System uses a 24 -bit instruction word, thus providing facilities for 8 bits of extended microcode. These bits are accessible to the user at connector J3 as shown in Table 4-3.

Table 4-3 EXTENDED MICROCODE BITS AT CONNECTOR J3

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Signal | Description |
| :---: | :---: | :---: |
| 1 |  | No Connection |
| 3 | ED0 | Extended Microcode (MSB) |
| 5 | ED1 | Extended Microcode |
| 7 | ED2 | Extended Microcode |
| 9 | ED3 | Extended Microcode |
| 11 | ED4 | Extended Microcode |
| 13 | ED5 | Extended Microcode |
| 15 | ED6 | Extended Microcode |
| 17 | ED7 | Extended Microcode (LSB) |
| 19 |  | No Connection |
| (All even pins) | GND | Ground |

Table 4-4 8X320 SIGNAL CONNECTIONS

| Signal | Description |
| :---: | :---: |
| $B / \bar{W}$ | Byte/Word Control |
| A0 | Prımary Port Address (LSB) |
| A1 | Primary Port Address |
| A2 | Prımary Port Address |
| A3 | Primary Port Address (MSB) |
| $\overline{\text { PIOE }}$ | Programmed I/O Enable |
| R/W | Read/Write Control |
| WS | Write Strobe |
| $\overline{\text { DMAE }}$ | Direct Mem. Access Enable |
| D7A | Prımary Data Port (LSB) |
| D6A | Prımary Data Port |
| D5A | Primary Data Port |
| D4A | Primary Data Port |
| D3A | Primary Data Port |
| D2A | Prımary Data Port |
| D1A | Prımary Data Port |
| D0A | Primary Data Port |
| D7B | Primary Data Port |
| D6B | Prımary Data Port |
| D5B | Prımary Data Port |
| D4B | Prımary Data Port |
| D3B | Primary Data Port |
| D2B | Primary Data Port |
| D1B | Prımary Data Port |
| DOB | Primary Data Port (MSB) |

### 4.5 8X310 CONNECTIONS

The $8 \times 310$ is connected to the $8 \times 305$ MicroController and the Writeable Control Store RAM to provide interrupt and subroutine capability. Five additional signals are provided for user interface as described in the $8 \times 310$ data sheet. These signals are accessible at tie points just to the right of the $8 \times 310$ chip:

| STF | Stack Full Status |
| :--- | :--- |
| ID | Interrupt Disable Control |
| INT0 | Interrupt 0 Input |
| INT1 | Interrupt 1 Input |
| INT2 | Interrupt 2 Input |

### 4.6 8X320 CONNECTIONS

An 8X320 Bus Interface Register Array has ben provided on the IV Bus as a Right-Bank I/O device for interfacing to the user's system. The primary data, status and command signals are accessible at tie points located between the 8X320 and the wire-wrap area. A list of these signals is provided in Table 4-4.

### 4.7 8X360 CONNECTIONS

The 8X360 Memory Address Director has been incorporated into the Prototyping System design to facilitate implementation of a DMA channel. It is connected to the IV Bus as a RightBank I/O device. Interconnection to the signals listed in Table 4-5 can be made at the tie points located between the 8X360 and the wire-wrap area.
In applications using extended microcode to enable I/O devices care must be taken to avoid IV Bus contention with $8 \times 300$ Family peripheral devices enabled through the more commonly used address - select cycle. Refer to the 8X305 Users Manual for more information on extended microcode operations.

### 4.8 MEMORY EXPANSION

The Prototyping System is provided with 256 24-bit words of Writeable Control Storage; 16 bits for $8 \times 305$ instructions and 8 bits for extended microcode. The depth of Control Storage can be increased by the connection of an expansion module to connector J 1 , as shown in Table 4-6. A 4096 word Writeable Control Storage Expansion Module is available from Signetics (Part Number 8 X300KT2SK). A schematic for this expansion module is provided in Appendix D.

Table 4-5 8X360 SIGNAL CONNECTIONS

| Signal | Description |
| :---: | :---: |
| CLK | Clock Input |
| TC | Terminal Count Status |
| LABN | Loop Abort Control |
| TSCL | Tri-state Control |
| A0 | Address Output (LSB) |
| A1 | Address Output |
| A2 | Address Output |
| A3 | Address Output |
| A4 | Address Output |
| A5 | Address Output |
| A6 | Address Output |
| A7 | Address Output |
| A8 | Address Output |
| A9 | Address Output |
| A10 | Address Output |
| A11 | Address Output |
| A12 | Address Output |
| A13 | Address Output |
| A14 | Address Output |
| A15 | Address Output (MSB) |
| RS0 | Regıster Select (LSB) |
| RS1 | Register Select |
| RS2 | Regıster Select |
| RS3 | Regıster Select (MSB) |

Table 4-6 MEMORY EXPANSION CONNECTOR J1

| Pin <br> No. | Signal | Description | Pin <br> No. | Signal | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | RAMEN | Disables on-board RAM | 2 | 115 | 8X305 Instruction (LSB) |
| 3 | GND | Ground | 4 | 114 | $8 \times 305$ Instruction |
| 5 | GND | Ground | 6 | 113 | $8 \times 305$ Instruction |
| 7 | OD | Output Disable | 8 | 112 | $8 \times 305$ Instruction |
| 9 | BKPT | Breakpoint | 10 | 111 | $8 \times 305$ Instruction |
| 11 | $\bar{W}$ | Write | 12 | 110 | $8 \times 305$ Instruction |
| 13 | - | No Connection | 14 | 19 | $8 \times 305$ Instruction |
| 15 | - | No Connection | 16 | 18 | $8 \times 305$ Instruction |
| 17 | - | No Connection | 18 | 17 | $8 \times 305$ Instruction |
| 19 | - | No Connection | 20 | 16 | $8 \times 305$ Instruction |
| 21 | CE1 | Chip Enable | 22 | 15 | $8 \times 305$ Instruction |
| 23 | A0 | $8 \times 305$ Address (MSB) | 24 | 14 | $8 \times 305$ Instruction |
| 25 | A1 | $8 \times 305$ Address | 26 | 13 | $8 \times 305$ Instruction |
| 27 | A2 | $8 \times 305$ Address | 28 | 12 | 8X305 Instruction |
| 29 | A3 | 8X305 Address | 30 | 11 | $8 \times 305$ Instruction |
| 31 | A4 | 8X305 Address | 32 | 10 | $8 \times 305$ Instruction (MSB) |
| 33 | A5 | 8X305 Address | 34 | E7 | Extended Mıcrocode (LSB) |
| 35 | A6 | $8 \times 305$ Address | 36 | E6 | Extended Microcode |
| 37 | A7 | $8 \times 305$ Address | 38 | E5 | Extended Microcode |
| 39 | A8 | $8 \times 305$ Address | 40 | E4 | Extended Microcode |
| 41 | A9 | $8 \times 305$ Address | 42 | E3 | Extended Mıcrocode |
| 43 | A10 | $8 \times 305$ Address | 44 | E2 | Extended Microcode |
| 45 | A11 | $8 \times 305$ Address | 46 | E1 | Extended Mıcrocode |
| 47 | A12 | $8 \times 305$ Address (LSB) | 48 | E0 | Extended Microcode (MSB) |
| 49 | $\mathrm{V}_{\mathrm{CC}}$ | +5V | 50 | $\mathrm{V}_{\mathrm{CC}}$ | $+5 \mathrm{~V}$ |

As can be noted with the aid of the block diagram in Figure 5-1, the 8X305 prototyping system board contains circuits which may be categorized as follows:

1. Monitor Processor
2. 8X305 MicroController and Family
3. Writeable Control Store
4. Run/Step Logic

### 5.1 FUNCTIONS OF THE MONITOR PROCESSOR

The Monitor Processor, an 8035 microprocessor and peripherals, controls all the commands and operations described in Chapter 3. The Monitor Processor handles all communication with the terminal as well as reading and writing the $8 \times 305$ 's program storage, registers, and I/O port contents.
The $8 \times 305$ can execute instructions from Writeable Control Storage or an instruction that is latched into the 8243
by the Monitor Processor. Typically the instruction in the 8243 will store or read an $8 \times 305$ 's register contents, I/O Port contents, or set the address in the 8X305 Program Counter.
The 8243 is also used to read and write the contents of Writeable Control Store. Since the 8X305 does not have an address bus that can be three-stated and because a buffer would increase the memory access time, to read a specific memory location a JMP is "forced" upon the 8X305 by way of the 8243 to set the address lines.
The Monitor Processor reads the register contents of the 8X305 by forcing an XEC Rn, 000, where Rn is the desired register. This causes the register contents to be placed on the lower eight address lines of the $8 \times 305$ where it may be read by the Monitor Processor and sent out on the RS-232 interface. To store a value into the $8 \times 305$, the Monitor Processor will force a XMT Rn, XXX, where XXX is the desired register contents. (For R12 and R13, this will be
accomplished by a XMT followed by a MOV.)

### 5.2 8X305 FAMILY

With the following two exceptions the $8 \times 305$ MicroController and its supporting peripherals connect to the prototyping system in a conventional manner:

1. Rather than a direct tie to the MCLK output of the $8 \times 305$, the MCLK input to the $8 \times 310$ Interrupt Control Coprocessor is gated. The gating circuits are required to implement correct single-step operation of the system.
2. The HALT and RESET inputs to the 8 X 305 are gated. Connected in this manner, the HALT and RESET signals will only affect the MicroController in the run mode. User circuits requiring either or both of these inputs should pick up the signals via the IV Bus connector J2.


Figure 5-1. Detailed Block Diagram

### 5.3 WRITEABLE CONTROL STORAGE

Instead of the usual PROM or ROM instruction storage found in a typical 8X305 based system, a Writeable Control Store (WCS) has been implemented with high speed RAM to facilitate programming via the RS-232 terminal. The RAM memory provides $256 \times 16$ bits for $8 \times 305$ instruction storage, $256 \times 8$ bits for extended microcode, and $256 \times 1$ bit for breakpoints. If extended microcode is not desired the RAM chip at U21 may be removed and references to the extension will be removed from the display. Any one or all memory address locations may contain a breakpoint.

Note that no page decodıng is provided on the board, so the 256 words of instructions will be repeated every 256 addresses throughout the entire 8 K memory range of the $8 \times 305$.
The memory may be expanded up to the full 8 K directly addressable by the 8X305. A 4 K word Writeable Control Storage Expansion Module is available from Signetics (Part Number 8X300KT2SK). When the additional memory is installed in J1, the RAM enable (RAMEN) signal is grounded to disable the on-board 256-word memory, and the Monitor Processor is signaled to provide the correct write cycle at J1 for the added RAM. See Figure 5-2 for the differences:

## WRITE CYCLE FOR 82S212 RAMS



WRITE CYCLE FOR 1420 RAMS


Figure 5-2. Write Cycle Variations

### 5.4 RUN STEP LOGIC

The Run-Step logic consists of components U5, U6, U7, U9 and U10 on the schematic in Appendix A. These circuits provide the control logic required to allow the $8 \times 305$ to execute instructions at full speed or in a single step mode of operation. This is easily accomplished since all instructions are executed within one machine cycle, the time from the falling edge of MCLK to the next falling edge of MCLK. The HALT input is sampled by the $8 \times 305$ sometime after the falling edge of MCLK. If it is low, the address lines of the MicroController are held stable; the current instruction is executed after the HALT input goes high (inactive). During the time that the HALT input is low (active), the MCLK output is unaffected. Inputs to the Run-Step logic are labeled RUN/WAIT, STEP, BKPT and MCLK; the output is labeled HALT and connected directly to the HALT input of the 8X305 MicroController.

Two of the inputs, RUN/WAIT and STEP, are controlled by the Monitor Processor. The BKPT input connects to the extra bit in WCS that is used for breakpoints. The MCLK input comes directly from the MCLK output of the 8X305.

During single stepping the RUN/WAIT line is low and a pulse on the STEP line causes the 8X305 to execute only the current instruction. This is because the HALT line will go high for just one machine cycle. Entering the run mode the RUN/WAIT line is high and a pulse on the STEP line causes the 8X305 to begin executing instructions from the current address at full speed. The HALT input will go high and remain so until the RUN/WAIT line is brought low or until a breakpoint is encountered.

## Appendices

A. 8 X 300 KT 1 SK Prototyping System Schematic
B. $8 \times 300 \mathrm{KT} 1 \mathrm{SK}$ PCB Layout and Parts Placement
C. Parts List
D. Memory Expansion Assembly Schematic


YSレLYOOEX8 SヨOIONヨddV


| Item No. | Manufacturer | Part Number | Description | Designator | Qty. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Signetics | MC1488N | Quad Line Driver | U1 | 1 |
| 2 | Signetics | SCN2661CC1N28 | EPCI | U2 | 1 |
| 3 | Signetics | N74LS04N | Hex Inverter | U3, U12 | 2 |
| 4 | Signetics | N74LS08N | Quad AND Gate | U4 | 1 |
| 5 | Signetics | N74S74N | Dual D-Flip-Flop | U5 | 1 |
| 6 | Signetics | N74S112N | Dual J-K Flip-Flop | U6 | 1 |
| 7 | Signetics | N74S10N | Triple NAND Gate | U7 | 1 |
| 8 | Signetics | N74S32N | Quad OR Gate | U8 | 1 |
| 9 | Signetics | N74S11N | Triple AND Gate | U9, U10 | 2 |
| 10 | Signetics | MC1489N | Quad Line Receiver | U11 | 1 |
| 11 | Signetics | N74LS373N | Octal Latch | U13 | 1 |
| 12 | Intel | P8255A | PPI | U14 | 1 |
| 13 | Signetics | 82S212N | $256 \times 9$ RAM | U15, U18, U21 | 3 |
| 14 | Signetics | N8X310N | Interrupt Control Coprocessor | U16 | 1 |
| 15 | Intel | 2732A-4 | $4096 \times 8$ EPROM | U17 | 1 |
| 16 | Signetics | SCN8035AC6N40 | 8-Bit Microcomputer | U19 | 1 |
| 17 | Intel | P8243 | Input/Output Expander | U20 | 1 |
| 18 | Signetics | N74F373N | Octal Latch | U22 | 1 |
| 19 | Signetics | 8X3051/N | MicroController | U23 | 1 |
| 20 | Signetics | N8X360N | Memory Address Director | U24 | 1 |
| 21 | Signetics | N8X320N | Register Array | U25 | 1 |
| 22 | Signetics | N8×372-000N | 1/O Port | U26 | 1 |
| 23 | Signetics | N8X372-001N | 1/O Port | U27 | 1 |
| 24 | Signetics | N8X372-002N | 1/O Port | U28 | 1 |
| 25 | Signetics | N8X350N | $256 \times 8$ RAM | U29 | 1 |
| 26 | ITT CANNON | DBP-25SAA | RS-232 Connector | P1 | 1 |
| 27 | TRW CINCH | 252-25-30-360 | Edge Connector, 50 Pin | J1 |  |
| 28 | Spectra-Strip | 800-579 | Header, 34 Pin | J2 | 1 |
| 29 | Spectra-Strip | 800-586 | Header, 20 Pin | J3, J4, J5, J6 | 4 |


| Item No | Manufacturer | Part Number | Description | Designator | Qty. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 30 | Reliability | VA12-12 | DC-DC Converter |  |  |
| 31 | Saronix | NMP051L | Crystal, 5688 MHz | Y1 | 1 |
| 32 | Saronix | NMP100L | Crystal, 10000 MHz | Y2 | 1 |
| 33 |  | 2N5320 | Transistor | Q1 | 1 |
| 34 | ALCO | DSS-4 | Switch, Minı-dıp | B2, B1, B0, LF | 1 |
| 35 | Smith | 230 | Binding Post |  | 4 |
| 36 |  | 1N914 | Diode | CR1 | 1 |
| 37 |  |  | CAP, $01 \mu \mathrm{~F}$ |  | 28 |
| 38 |  |  | CAP, $47 \mu \mathrm{~F}, 20 \mathrm{~V}$ | C2, C3, C4 | 3 |
| 39 |  |  | CAP, $47 \mu \mathrm{~F}, 6 \mathrm{~V}$ | C1 | 1 |
| 40 |  |  | CAP, 47 pF | C5 | 1 |
| 41 |  |  | CAP, $01 \mu \mathrm{~F}$ | C6 | 1 |
| 42 |  |  | RES, 1K, 1/4 W | R19 | 1 |
| 43 |  |  | RES, 10K, 1/4 W | R1, R2, R3 | 3 |
| 44 |  |  | RES, 390, 1/4 W | R4, R5 | 2 |
| 45 |  |  | RES, 2 2K, 1/4 W | R6-R13, R15, R17, R18, R20, R21 | 13 |
| 46 |  |  | RES, 18, 1 W | R16 | 1 |
| 47 | HH Smith | 2501 | Bolt, Nylon 4-40×3/8' | P1 | 2 |
| 48 | HH Smith | 2554 | HEX Nut, Nylon 4-40 | P1 | 2 |
| 49 | BURNDY | DILBQ50P-101 | Socket, 50 Pın | U23 | 1 |
| 50 | TI | C844002 | Socket, 40 Pın | U14, U16, U19, U24, U25 | 5 |
| 51 | TI | C842802 | Socket, 0 6" 28 Pin | U2 | 1 |
| 52 | TI | C842402 | Socket, 0.6" 24 Pin | U17. U20 | 2 |
| 53 | EMC | 17424-01-445 | Socket, 04 " 24 Pın | U26, U27, U28 | 3 |
| 54 | TI | C842202 | Socket, 04 " 22 Pin | U15, U18, <br> U21, U29 | 4 |
| 55 | TI | C842002 | Socket, 03 3'20 Pin | U22 | 1 |
| 56 | Signetics | PCB-82001 | PC Board |  | 1 |
| 57 | HH Smith | 2450 | Rubber Bumper |  | 5 |

Appendix C. Parts List (continued


Appendix D. Memory Expansion Assembly Schematic


## FEATURES

- Diagnostic Monitor for controlled program execution, 32 breakpoints, register, memory and I/O port examination/change, download/upload memory
- In-line assembler/disassembler for fast debugging of 8X305 code in symbolic assembly language
- System trace memory for 128 addresses, 12 bites each
- On-board emulation memory of $4096 \times 24$ bits
- Supports all other 8X305 family devices
- Supports microcoded designs using expanded instruction widths
- Power-on diagnostics
- Emulator and software runs with other CP/M* or ISIS* based systems


## COMPLETE HARDWARE/SOFTWARE DEVELOPMENT SYSTEM INCLUDING:

- 8X305 Emulator module
- CP/M 2.2 System - Z80A, 64K RAM, dual minifloppies with 1.6 Mbytes storage
- Screen oriented editor for easy program development
- Cross Assembler supporting Signetics standard format mnemonics
- IBM P.C. version available


## FASTER PRODUCT DEVELOPMENT

Demanding control applications based on the low cost, high performance Signetics $8 \times 305$ bipolar microcontroller can now be developed and implemented quickly and economically with the SIGEN 8 X305 ICEPACK.

ICEPACK is a powerful, high performance development and in-circuit emulation system for use with the 8X305 series microcontroller product family. Designed for CP/M compatibility, ICEPACK provides a cost-effective means of rapid product development without the costly dedicated resources previously required.

[^4]
## PERFORMANCE YOU NEED

ICEPACK provides both the hardware performance and software tools needed for efficient 8X305 product development throughout a broad range of applications. Designed specifically by SIGEN for the development of $8 \times 305$ based products, ICEPACK performance has been proven throughout a variety of products. Its capabilities are especially useful in real time control applications.

The ICEPACK Emulator module simply plugs into the prototype system 8X305 socket through a flat ribbon cable. The ICEPACK's superior noise immunity eliminates typical problems associated with circuit interfacing. The ICEPACK Emulator hardware features high speed electronics supporting clock operation up to 10 MHz . Rugged packaging assures long life and reliable operation.

## ICEPACK software includes:

- Powerful screen oriented Editor for easy program devlopment.
- Full featured Cross Assembler supporting standard Signetics mnemonics.
- Powerful diagnostic Monitor enabling controlled program execution including single stepping, breakpoint setting, memory and register examination an modification.
- In-line assembler/disassembler for easy assembly language and debug and patching.


## FITS YOUR REQUIREMENTS

ICEPACK is available ready to use as a system, or ready to interface to your floppy based CP/M system. Either way, you get the same powerful ICEPACK System capabilities. The ICEPACK System includes a Z80A based, 64K RAM, dual flop-
py system, ICEPACK Emulator, interface adapter, CP/M 2.2 and all ICEPACK software and manuals. The ICEPACK Subsystem includes Emulator, parallel interface adapter, interface cables, ICEPACK software, and user manuals.

## TECHNICAL SPECIFICATIONS

Power Requirements: 115/230VAC, 100 W

| Physical | (CP/M System) | (Emulator) |
| :--- | :--- | :--- |
| Height | 7.5 inches 190 mm | 1 inch 25 mm |
| Width | 9.5 inches 241 mm | 6 inches 152 mm |
| Depth | 14.5 inches 368 mm | 8 inches 204 mm |
| Weight | 13.0 pounds 5.9 kg | 1 pound .45 kg |

Operating Temperature: $0^{\circ} \mathrm{C}$ to $+40^{\circ} \mathrm{C}$
Storage: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Cables
(Target System)

- 100 wire flat cable, 18 inches long
- 20 wire flat cable, 18 inches long
(CP/M System)
- 37 wire flat cable, 5 feet long

Enclosure
(Emulator)

- Anodized brushed aluminum
(CP/M System)
- High impact plastic with internal shielding


## Hardware Features

- Real time in-circuit emulation to 10 MHz without wait states.
- 8 K words of 35 ns RAM, 16 or 32 -bit words.
- Memory mapping in 1 K word increments.
- Compatible with 8X310 Interrupt Control Chip.
- Trace capability includes 128 cycles of address, IV bus, RB, LB, WC, SC, and 3 selectable points in target system. Both input and output phases are traced in each cycle.
- Downloading and Uploading capability provided.
- I/O Port Programmer for 8X372, 8X376, 8X382.


## Software Features

- Relocating macroassembler compatible with Signetics MCCAP.
- Linking editor permits linking separately-assembled modules to form one load module.
- Debugger program controls single stepping, stopping on a specified address, printing trace information, disasembling, program patching, changing register contents and memory management. Symbolic debug capability is provided.
- Command file capability provided in the Asembler, Lınking Editor, and Debugger program.
- PROM formatting program available. Slices 16 and 32-bit words into 4 or 8 -bit groups.


## BLOCK DIAGRAM

The block diagram shows how the 8X300/305 support devices are incorporated in an EZ-PRO system. Devices unique to the 8X300/305 includes the AA-572-8X35 In-Circuit Emulator, the AA-572-8X35-M Emulator Extension and the AA-574-8X37 I/O Port Programmer. The Emulator Extension provides an extra sixteen bits of word length over the basic sixteen bits required for the $8 \times 300 / 305$ processor and may or may not be required in a particular development. Note that the emulator consists of three printed circuit board assemblies and the extension, two.

The Address Control assembly incorporates trace memory and logic for memory mapping, stopping, and single stepping as well as circuitry required to communicate with the User Interface and Master Processor. Each Emulator Memory assembly is equipped with 8 K 16-bit words of 35 ns memory as well as interface circuitry. This memory is loaded and unloaded under control of the Master Processor and is accessed by addresses generated by the 8X300/305.

The 8X300/305 User Interface has the processor mounted on it along with cable termination networks, cable drivers, some logic and test points. Test points are provided for the three points which may be traced in the target system, connection to the 8X310 Interrupt Control Chip and oscilloscope sync.

## TARGET SYSTEM



[^5]The Extension User Interface is equipped with six DIP sockets and cables which permit connection into PROM sockets located in the target system. Four of the sockets are 18 pin (for 4 -bit wide PROMs) and two are 24 pin (for 8 -bit wide PROMs). Either set of sockets and cables may be used. Pin outs are compatible with Signetics 82S137, 185, 181, and 191 PROM types.

PROM programming is supported in two ways. Both require that PMFORM, the PROM formatting program, be utilized. After PMFORM has created files consisting of either 4-bit or 8-bit wide slices of the object program words, these files may be directed to a DATA I/O (or equivalent) PROM programmer connected to the RS232 printer port. Alternatively, with 8-bit wide slices, the AA-574-27XX EPROM Programmer may be utilized to write the files into 2716 or 2732 EPROMs. With appropriate off-line equipment, information in the EPROMs may be transferred into bipolar PROMs.

The I/O Port Programmer consists of a printed board assembly, an adaptor that fits into the ZIF socket located on the front of the AA-570 Basic Development Unit and a program. After checking to see that the $8 \times 372 / 376,382$ is properly oriented in the ZIF socket and fuses are unblown, the program permits the desired address to be programmed into the I/O port. Complete checking is then accomplished including validation of the address and transfer of information in both directions through the port.

## EZ-PRO SYSTEM ELEMENTS

 FOR 8X300/305 SUPPORTModel Description
AA-570-200 Basic Development Unit
AA-59X
AA-572-8X35
AA-572-8X35-M
AA-562
AA-563
AA-553
AA-574-8X37
AA-574-27XX EPROM Programmer for 2716 \& 2732
Note that all required programs except PMFROM are supplied at no extra cost.

## 303A-8X PROGRAMMING TEST ADAPTER

The 303A-8X Programming Test Adapter is designed to program address fuses and activate protect fuses for Signetics' I/O Ports 8X372, 8X374, 8X376, and 8X382. Error messages are displayed if the programmed part is defective or if ambiguous addresses occur during the programming procedure. The test adapter operates in conjunction with the Data I/O Logic PAK 303A-V01 and various models of the Data I/O (System 19, 29A, and 100A). The Programming Test Adapter is quick and easy to use and most Signetics' Franchised Distributors provide on-site programming capabilities for customer parts.

## NOTES

NOTES

Signetics

## NOTES

## Section 5 8X300 Family Software Support

## INDEX

## Section 5 - Software Support



Signetics

The MicroController Cross Assembler Program (MCCAP) has been developed to support the Signetics 8X300/8X305 MicroController. MCCAP provides many powerful features including macros, automatic subroutine handling, conditional assembly and extended instructions. These features significantly reduce the time required to compose and assemble MicroController programs. When combined with standard assembler features such as mnemonic op-codes and address labels, these extended features make MCCAP a powerful programming tool.

As input, MCCAP accepts source code written according to the rules presented in this manual. After assembling the source input, MCCAP produces an assembly listing and machinereadable object module.

MCCAP is written in ANSI standard FORTRAN IV and is available on the more popular timesharing services. MCCAP is also available as a fully supported product from Signetics for use on a user's in-house system.

## MCCAP 8X300/8X305 CROSS ASSEMBLER PROGRAM

MCCAP, the crossassembler program for the 8X300 and 8X305 Micro-Controllers, is supplied as a 9-track magnetic tape containing FORTRAN IV source code for the crossassembler program. For compatibility with various computer systems, the tape is available in various combinations of density and data encoding. To order, use the following part numbers:

| NUMBER | DENSITY | ENCODING |
| :---: | :---: | :---: |
| $8 \times 300$ AS1-1SS | 800 BPI | ASCII |
| $8 \times 300$ AS1-2SS | 800 BPI | EBCDIC |
| $8 \times 300$ AS1-3SS | 1600 BPI | ASCII |
| $8 \times 300$ AS1-4SS | 1600 BPI | EBCDIC |

## INTRODUCTION

The 8X300AS2 runs on an Intel Intellec ${ }^{\text {TM }}$ Microcomputer Development System with 64K memory under the contorl of ISIS II operating system.

The 8X300AS2 is composed of a two-pass crossassembler program and a PROM formatter overlay. Both programs are written entirely in Intel 8080 Assembly language, and are assembled on the Intel 8080/8085 Macro Assembler version 4.0, linked and located to execute in overlay.

It assembles both 8X300 and 8X305 programs. Also needed is at least one single or double density disk drive with the PROM formatter overlay always residing in drive zero.

The 8X300AS2 software is contained on three diskettes. Disks 1 and 2 contain the Single Density version and disk 3 contains the Double Density version. Both versions will be shipped when ordered under this part number.

NOTES

Signetics

## NOTES

Signetics

## Section 6 Sequencers

## INDEX

Section 6 - Sequencers
Index
Microprogram Control Unit ..... 6-1 ..... 6-1
S/N3001 ..... 6-3
Central Processing Element S/N3002 ..... 6-11
8X02A
Central Processing Eleme
Control Store Sequencer. ..... 6-21

## FEATURES

- Schottky TTL process
- 45ns cycle time (typ.)
- Direct addressing of standard bipolar PROM or ROM
- 512 microinstruction addressability
- Advanced organization: 9-bit microprogram address register and bus organized to address memory by row and column
4-bit program latch
2.flag registers
- 11 address control functions:

3 jump and test latch functions
16 way jump and test instructions

- 8 flag control functions: 4 flag input functions 4 flag output functions


## DESCRIPTION

The SN3001 MCU is 1 element of a bipolar microcomputer set. When used with the SN3002, 54/74S182, ROM or PROM memory, a powerful microprogrammed computer can be implemented.

The 3001 MCU controls the fetch sequence of microinstructions from the microprogram memory. Functions performed by the 3001 include:

- Maintenance of microprogram address register
- Selection of next microinstruction address
- Decoding and testing of data supplied via several input buses
- Saving and testıng of carry output data from the central processing (CP) array
- Control of carry/shift input data to the CP array
- Control of microprogram interrupts

BLOCK DIAGRAM

## PIN DESIGNATION

| PIN | SYMBOL | NAME AND FUNCTION | TYPE |
| :---: | :---: | :---: | :---: |
| 1-4 | $\overline{\mathrm{PX}}_{4}-\overline{\mathrm{PX}}_{7}$ | Primary Instruction Bus Inputs <br> Data on the primary instruction bus is tested by the JPX function to determine the next microprogram address. | Active low |
| 5,6,8,10 | $\overline{S X}_{0}-\overline{S X}_{3}$ | Secondary Instruction Bus Inputs <br> Data on the secondary instruction bus is synchronously loaded into the PR-latch while the data on the PX-bus is being tested (JPX). During a subsequent cycle, the contents of the PR-latch may be tested by the JPR, JLL, or JRL functions to determine the next microprogram address. | Active low |
| 7,9,11 | $\mathrm{PR}_{0}-\mathrm{PR}_{2}$ | PR-Latch Outputs <br> The PR-latch outputs ( $\mathrm{SX}_{0}-\mathrm{SX}_{2}$ ) are synchronously enabled by the JCE function. They can be used to modify microinstructions at the outputs of the microprogram memory or to provide additional control lines. | Open Collector |
| $\begin{aligned} & 12,13 \\ & 15,16 \end{aligned}$ | $\mathrm{FC}_{0}-\mathrm{FC}_{3}$ | Flag Logic Control Inputs <br> The flat logic control inputs are used to cross-switch the flags (C and Z) with the flag logic input (FI) and the flag logic output (FO). | Active high |
| 14 | $\overline{\mathrm{FO}}$ | Flag Logic Output <br> The outputs of the flags (C and Z) are multiplexed internally to form the common flag logic output. The output may also be forced to a logical 0 or logical 1. | Active low <br> Three-state |
| 17 | $\overline{\mathrm{FI}}$ | Flag Logic Input <br> The flag logic input is demultiplexed internally and applied to the inputs of the flags ( C and Z ). Note: The flag input data is saved in the F-latch when the clock input (CLK) is low. | Active low |
| 18 | ISE | Interrupt Strobe Enable Output <br> The interrupt strobe enable output goes to logical 1 when one of the JZR functions are selected (see Functional Description). It can be used to provide the strobe signal required by interrupt circuits. | Active high |
| 19 | CLK | Clock Input |  |
| 20 | GND | Ground - |  |
| $\begin{aligned} & 21-24 \\ & 37-39 \end{aligned}$ | $\mathrm{AC}_{0}-\mathrm{AC}_{6}$ | Next Address Control Function Inputs All jump functions are selected by these control lines. | Active high |
| 25 | EN | Enable Input <br> When in the high state, the enable input enables the microprogram address, PR-latch and flag outputs. |  |
| 26-29 | $\mathrm{MA}_{0}-\mathrm{MA}_{3}$ | Microprogram Column Address Outputs | Three-state |
| 30-34 | $\mathrm{MA}_{4}-\mathrm{MA}_{8}$ | Microprogram Row Address Outputs | Three-state |
| 35 | ERA | Enable Row Address Input <br> When in the low state, the enable row address input independently disables the microprogram row address outputs. It can be used to facilitate the implementation of priority interrupt systems. | Active high |
| 36 | LD | Microprogram Address Load Input <br> When the active high state, the microprogram address load input inhibits all jump functions and synchronously loads the data on the instruction buses into the microprogram address register. However, it does not inhibit the operation of the PR-latch or the generation of the interrupt strobe enable. | Active high |
| 40 | $\mathrm{V}_{\mathrm{Cc}}$ | +5 Volt supply |  |

## THEORY OF OPERATION

The MCU controls the sequence of microinstructions in the microprogram memory. The MCU simultaniously controls 2 flip-flops (C, Z) which are interactive with the carry-in and carry-out logic of an array of CPEs.

The functional control of the MCU provides both unconditional jumps to new memory locations and jumps which are dependent on the state of MCU flags or the state of the "PR" latch. Each intruction has a "jump set" associated with it. This "jump set" is the total group of memory locations which can be addressed by that instruction.

The MCU utilizes a two-dimensional addressing scheme in the microprogram memory. Microprogram memory is organized as 32 rows and 16 columns for a total of 512 words. Word length is variable according to application. Address is accomplished by a 9-bit address organized as a 5 -bit row and 4 -bit column address.


## FUNCTIONAL DESCRIPTION

The following is a description of each of the eleven address control functions. The symbols shown below are used to specify row and colunm addresses.

| MNEMONIC | FUNCTION |
| :---: | :--- |
| row $_{\mathrm{n}}$ | 5-bit next row address <br> where $n$ is the decimal <br> row address |
| col $_{\mathrm{n}}$ | 4-bit next column address <br> where $n$ is the decimal <br> column address. |

## Unconditional Address <br> Control (Jump) Functions

The jump functions use the current microprogram address (i.e., the contents of the microprogram address register prior to the rising edge of the clock) and several bits from the address control inputs (ACO-AC6) to generate the next microprogram address.

## Flag Conditional Address Control (Jump Test) Functions

The jump/test flag functions use the current microprogram address, the contents of the selected fag or latch, and several bits from the address control function to generate the next microprogram address.

## JUMP FUNCTION TABLE

| MNEMONIC | NAME AND FUNCTION |
| :---: | :--- |
| JCC | Jump in current column. $\mathrm{AC}_{0}-A C_{4}$ are used to select 1 of 32 row addres- <br> ses in the current column, specified by $\mathrm{MA}_{0}-\mathrm{MA}_{3}$, as the next address. <br> Jump to zero row. $\mathrm{AC}_{0}-\mathrm{AC}_{3}$ are used to select 1 of 16 column addresses <br> in row <br> JCR as the next address. <br> Jump in current row. $\mathrm{AC}_{0}-\mathrm{AC}_{3}$ are used to select 1 of 16 addresses in the <br> current row, specified by $\mathrm{MA}_{4}-\mathrm{MA}_{8}$, as the next address. <br> Jump in current column/row group and enable PR-latch outputs. $\mathrm{AC}_{0}-A C_{2}$ <br> are used to select 1 of 8 row addresses in the current row group, specified <br> by $\mathrm{MA}_{7}-\mathrm{MA}_{8}$, as the next row address. The current column is specified by <br> $\mathrm{MA}_{0}-\mathrm{MA}_{3}$. The PR-latch outputs are asynchronously enabled. |

## JUMP/TEST FUNCTION TABLE

| MNEMONIC | NAME AND FUNCTION |
| :---: | :---: |
| JFL | Jump/test F-latch. $\mathrm{AC}_{0}-\mathrm{AC}_{3}$ are used to select 1 of 16 row addresses in the current row group, specified by $\mathrm{MA}_{8}$, as the next row address. If the current column group, specified by $\mathrm{MA}_{3}$, is col $_{0}-$ col $_{7}$, the F-latch is used to select $\mathrm{Col}_{2}$ or $\mathrm{COl}_{3}$ as the next column address. If $\mathrm{MA}_{3}$ specifies column group $\mathrm{col}_{8}-\mathrm{Col}_{15}$, the F-latch is used to select $\mathrm{col}_{10}$ or $\mathrm{col}_{11}$ as the next column address. |
| JCF | Jump/test C -flag, $\mathrm{AC}_{0}-\mathrm{AC}_{2}$ are used to select 1 of 8 row addresses in the current row group, specified by $\mathrm{MA}_{7}$ and $\mathrm{MA}_{8}$, as the next row address. If the current column group specified by $\mathrm{MA}_{3}$ is $\mathrm{Col}_{0}-\mathrm{col}_{7}$, the C -flag is used to selet $\mathrm{COl}_{2}$ or $\mathrm{Col}_{3}$ as the next column address. If $\mathrm{MA}_{3}$ specifies column gorup $\mathrm{col}_{8}-\mathrm{col}_{15}$, the C-flag is used to select $\mathrm{col}_{10}$ or $\mathrm{col}_{11}$ as the next column address. |
| JZF | Jump/test Z-flag. Identical to the JCF function described above, except that the Z-flag, rather than the C -flag, is used to select the next column address. |
| JPR | Jump/test PR-latch. $\mathrm{AC}_{0}-\mathrm{AC}_{2}$ are used to select 1 of 8 row addresses in the current row group, specified by $\mathrm{MA}_{7}$ and $\mathrm{MA}_{8}$, as the next row address. The 4 PR-latch bits are used to select 1 of 16 possible column addresses as the next column address. |
| JLL | Jump/test rightmost PR-latch bits. $\mathrm{AC}_{0}-\mathrm{AC}_{2}$ are used to select 1 of 8 row addresses in the current row group, specified by $\mathrm{MA}_{7}$ and $\mathrm{MA}_{8}$, as the next row address. $\mathrm{PR}_{2}$ and $\mathrm{PR}_{3}$ are used to select 1 of 4 column addresses in $\mathrm{COO}_{4}$ through $\mathrm{COO}_{7}$ as the next column address. |
| JRL | Jump/test rightmost PR-latch bits. $\mathrm{AC}_{0}$ and $\mathrm{AC}_{1}$ are used to select 1 of 4 high-order row addresses in the current row group, specified by $\mathrm{MA}_{7}$ and $\mathrm{MA}_{8}$, as the next row address. $\mathrm{PR}_{0}$ and $\mathrm{PR}_{1}$ are used to select 1 of 4 possible column addresses in $\mathrm{col}_{12}$ through $\mathrm{col}_{16}$ as the next column address. |
| JPX | Jump/test PX-bus and load PR-latch. $\mathrm{AC}_{0}$ and $A C_{1}$ are used to select 1 of 4 row addresses in the current row group, specified by $\mathrm{MA}_{6}-\mathrm{MA}_{8}$, as the next row address. $\mathrm{PX}_{4}-\mathrm{PX}_{7}$ are used to select 1 of 16 possible column addresses as the next column address. $\mathrm{SX}_{0}-\mathrm{SX}_{3}$ data is locked in the PRlatch at the rising edge of the clock. |

## PX-Bus and PR-Latch <br> Conditional Address Control (Jump/Test) Functions

The PX-bus jump/test function uses the data on the primary instruction bus ( $\mathrm{PX}_{4}-\mathrm{PX}_{7}$ ), the current microprogram address control function to generate the next microprogram address. The PRlatch jump/test functions use the data in the PR-latch, the current microprogram address, and several selection bits from the address control function to generate the next microprogram address.

## Flag Control Functions

The flag control functions of the MCU are selected by the 4 input lines designated $\mathrm{FC}_{0}-\mathrm{FC}_{3}$. Function code formats are given in "Flag Control Function summary".

The following is a detailed description of each of the 8 flag control functions.

## Flag Input Control Functions

The flag input control functions select which flag or flags will be set to the current value of the flag input (FI) line.

Data on FI is stored in the F-latch when the clock is low. The content of the F-latch is loaded into the C and/or Z flag on the rising edge of the clock.

Flag Output Control Functions The flag output control functions select the value to which the flag output (FO) line will be forced.

FLAG CONTROL FUNCTION

| MNEMONIC | FUNCTION DESCRIPTION |
| :---: | :--- |
| SCZ | $\begin{array}{l}\text { Set C-flag and Z-flag to FI The C-flag and the Z-flag are both set to } \\ \text { the value of FI. } \\ \text { STZ }\end{array}$ |
| Set Z-flag to FI. The Z-flag is set to the value of FI. The C-flag is |  |
| unaffected. |  |$]$| Set C-flag to FI The C-flag is set to the value of FI The Z-flag is |
| :--- |
| unaffected. |
| Hold C-flag and Z-flag The values in the C-flag and Z-flag are |
| unaffected. |

## FLAG OUTPUT CONTROL FUNCTION TABLE

| MNEMONIC | FUNCTION DESCRIPTION |
| :---: | :--- |
| FF0 | Force FO to 0 FO is forced to the value of logical 0. |
| FFC | Force FO to C. FO is forced to the value of the C-flag. |
| FFZ | Force FO to Z FO is forced to the value of the Z-flag. |
| FF1 | Force FO to 1 FO is forced to the value of logical 1 |

FLAG CONTROL FUNCTION SUMMARY

| TYPE | MNEMONIC | DESCRIPTION | FC $_{\mathbf{1}}$ | $\mathbf{0}$ |
| :---: | :---: | :--- | :---: | :---: |
| Flag | SCZ | Set C-flag and Z-flag to f | 0 | 0 |
|  | STZ | Set Z-flag to f | 0 | 0 |
|  | STC | Set C-flag to f | 1 | 1 |
|  | HCZ | Hold C-flag and Z-flag | 1 | 1 |
| TYPE | MNEMONIC | DESCRIPTION | FC $_{3}$ | 2 |
| Flag | FFO | Force FO to 0 | 0 | 0 |
|  | FFC | Force FO to C-flag | 1 | 0 |
|  | FFZ | Force FO to Z-flag | 0 | 1 |
|  | FF1 | Force FO to 1 | 1 | 1 |


| LOAD FUNCTION | NEXT ROW |  |  |  |  | NEXT COL |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD | MA 8 | 7 | 6 | 5 | 4 | $\mathrm{MA}_{3}$ | 2 | 1 | 0 |
| 0 | See Address Control Function Summary |  |  |  |  |  |  |  |  |
| 1 | 0 | $\mathrm{X}_{3}$ | $\mathrm{X}_{2}$ | X | X | $\mathrm{X}_{7}$ | $\mathrm{X}_{6}$ | $\mathrm{X}_{5}$ | $\mathrm{X}_{4}$ |

NOTE
$f=$ Contents of the F- latch $\quad x n=$ Data on PX- or SX-bus line $n$ (active low)

## ADDRESS CONTROL FUNCTION SUMMARY

| MNEMONIC | DESCRIPTION | FUNCTION |  |  |  |  |  |  | NEXT ROW |  |  |  |  | NEXT COL |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{AC}_{6}$ | 5 | 4 | 3 | 2 | 1 | 0 | M ${ }_{8}$ | 7 | 6 | 5 | 4 | $\mathrm{MA}_{3}$ | 2 | 1 | 0 |
| JCC | Jump in current column | 0 | 0 | $\mathrm{d}_{4}$ | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{d}_{4}$ | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ |
| JZR | Jump to zero row | 0 | 1 | 0 | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | 0 | 0 | 0 | 0 | 0 | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ |
| JCR | Jump in current row | 0 | 1 | 1 | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{m}_{6}$ | $\mathrm{m}_{5}$ | $\mathrm{m}_{4}$ | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ |
| JCE | Jump in column/enable | 1 | 1 | 1 | 0 | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{3}$ | $\mathrm{m}_{2}$ | $\mathrm{m}_{1}$ | $\mathrm{m}_{0}$ |
| JFL | Jump/test F-latch | 1 | 0 | 0 | $d_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{d}_{3}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{3}$ | 0 | 1 | $f$ |
| JCF | Jump/test C-flag | 1 | 0 | 1 | 1 | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{3}$ | 0 | 1 | c |
| JZF | Jump/test Z-flag | 1 | 0 | 1 | 1 | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{3}$ | 0 | 1 | Z |
| JPR | Jump/test PR-latch | 1 | 1 | 0 | 0 | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{p}_{3}$ | $\mathrm{p}_{2}$ | $p_{1}$ | $p_{0}$ |
| JLL | Jump/test left PR bits | 1 | 1 | 0 | 1 | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ |  | 1 | $p_{3}$ | $\mathrm{p}_{2}$ |
| JRL | Jump/test right PR bits | 1 | 1 | 1 | 1 | 1 | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | 1 | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | 1 | 1 | $\mathrm{p}_{1}$ | $\mathrm{p}_{0}$ |
| JPX | Jump/test PX-bus | 1 | 1 | 1 | 1 | 0 | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{m}_{8}$ | $\mathrm{m}_{7}$ | $\mathrm{m}_{6}$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{0}$ | $\mathrm{x}_{7}$ | $\mathrm{x}_{6}$ | $\mathrm{x}_{5}$ | $\mathrm{x}_{4}$ |

NOTE
dn = Data on address control line $n$
$\mathrm{mn}=$ Data in microprogram address register bit n
$P n=$ Data in PR-latch bit $n$
$\mathrm{xn}=$ Data on PX -bus line n (active low)
$\mathrm{f}, \mathrm{c}, \mathbf{z}=$ Contents of F-latch, C-flag, or Z-flag respectively

## STROBE FUNCTIONS

The load function of the MCU is controlled by the input line designated LD. If the LD line is active high at the rising edge of the clock, the data on the primary and secondary instruction buses, $\mathrm{PX}_{4}-\mathrm{PX}_{7}$ and $\mathrm{SX}_{0}-\mathrm{SX}_{3}$, is loaded into the microprogram address register. $\mathrm{PX}_{4}-\mathrm{PX}_{7}$ are loaded into $\mathrm{MA}_{4}-\mathrm{MA}_{7}$. The high-order bit of the microprogram address register $\mathrm{MA}_{8}$ is set to a logical 0 . The bits from primary instruction bus select 1 of 16 possible column addresses. Likewise, the bits from the secondary instruction bus select 1 of the first 16 row addresses.

The MCU generates an interrupt strobe enable on the output line designated ISE. The line is placed in the active high state whenever a JZR to $\mathrm{col}_{15}$ is selected as the address control function. Generally, the start of a macroinstruction fetch sequence is situated at row ${ }_{0}$ and $\mathrm{col}_{15}$ so the interrupt control may be enabled at the beginning of the fetch/execute cycle. The interrupt control responds to the interrupt by pullng the enable row address (ERA) input line low to override the selected next row address from the MCU. Then by gating an alternative next row address on to the row address lines of the microprogram memory, the microprogram may be forced to enter an interrupt handling routine. The alternative row address placed on the microprogram memory address lines does not alter the contents of the microprogram address register. Therefore, subsequent jump functions will utilize the row address in the register, and not the alternative row address, to determine the next microprogram addess.

Note, the load function always overrides the address control function on $\mathrm{AC}_{0}-\mathrm{AC}_{6}$. It does not, however, override the latch enable or load sub-functions of the JCE or JPX instruction, respectively. In addition, it does not inhibit the interrupt strobe enable or any of the flag control functions.

## JUMP SET DIAGRAMS

The following 10 diagrams illustrate the jump set for each of the 11 jump and jump/test functions of the MCU. Location 341 indicated by the circled square, represents 1 current row ( $\mathrm{row}_{21}$ ) and current column ( $\mathrm{COl}_{5}$ ) address. The dark boxes indicate the microprogram locations that may be selected by the particular function as the next address.

JUMP SET DIAGRAMS


JUMP SET DIAGRAMS (Continued)


AC ELECTRICAL CHARACTERISTICS N3001 $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \pm 5 \%$ $\mathrm{S} 3001 \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 10 \%$

| PARAMETER |  | N3001 |  |  | S3001 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ ${ }^{1}$ | Max | Min | Typ ${ }^{1}$ | Max |  |
| $\mathrm{t}_{\mathrm{CY}}$ | Cycle Time ${ }^{2}$ | 60 | 45 |  | 95 | 45 |  | ns |
| $\mathrm{t}_{\mathrm{PW}}$ | Clock Puise Width | 17 | 10 |  | 40 | 10 |  | ns |
| $\mathrm{t}_{\text {SF }}$ | Control and Data Input Set-Up Times: LD, $\mathrm{AC}_{0}-\mathrm{AC}_{6}$ (Set to " 1 "/' 0 ") | 20 | 3/14 |  | 20 | 3/14 |  | ns |
| $\mathrm{t}_{\text {SK }}$ | $\mathrm{FC}_{0}, \mathrm{FC}_{1}$ | 7 | 5 |  | 10 | 5 |  | ns |
| $\mathrm{t}_{\text {S }}$ | $\mathrm{PX}_{4}-\mathrm{PX}_{7}$ (Set to "1'/'"0') | 28 | 4/13 |  | 35 | 4/13 |  | ns |
| $\mathrm{t}_{\mathrm{SI}}$ | Fl (set to " 1 "/ ' 0 ') | 12 | -6/0 |  | 15 | -6/10 |  | ns |
| $\mathrm{t}_{\mathrm{SX}}$ | $\mathrm{SX}_{0}-\mathrm{SX}_{3}$ | 15 | 5 |  | 35 | 5 |  | ns |
| $\mathrm{t}_{\mathrm{HF}}$ | Control and Data Input Hold Times: LD, $\mathrm{AC}_{0}-\mathrm{AC}_{6}$ (Hold to " 1 "/'" 0 ') | 4 | -3/-14 |  | 5 | $-3 /-14$ |  | ns |
| $\mathrm{t}_{\mathrm{HK}}$ | $\mathrm{FC}_{0}, \mathrm{FC}_{1}$ | 4 | -5 |  | 10 | -5 |  | ns |
| $\mathrm{t}_{\mathrm{HX}}$ | $\mathrm{PX}_{4}-\mathrm{PX}_{7}$ (Hold to " 1 '/' '0') | 0 | $-4 /-13$ |  | 25 | $-4 /-13$ |  | ns |
| $\mathrm{t}_{\mathrm{HI}}$ | FI (Hold to " 1 '/ ' 0 ') | 16 | 6.5/0 |  | 22 | 6.5/0 |  | ns |
| $\mathrm{t}_{\mathrm{HX}}$ | $\mathrm{SX}_{0}-\mathrm{SX}_{3}$ | 0 | -5 |  | 25 | -5 |  | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Propagation Delay from Clock Input (CLK) to Outputs ( $\mathrm{mA}_{0}-\mathrm{mA}_{8}, \mathrm{FO}$ ) (tPHL/tPLH) |  | $17 / 24$ | 36 | 10 | $17 / 24$ | 45 | ns |
| $\mathrm{t}_{\mathrm{KO}}$ | Propagation Delay from Control Inputs $\mathrm{FC}_{2}$ and $\mathrm{FC}_{3}$ to Flag Out (FO) |  | 13 | 24 |  | 13 | 50 | ns |
| $\mathrm{t}_{\mathrm{FO}}$ | Propagation Delay from Control Inputs $\mathrm{AC}_{0}-\mathrm{AC}_{6}$ to Latch Outputs ( $\mathrm{PR}_{0}-\mathrm{PR}_{2}$ ) |  | 21 | 32 |  | 21 | 50 | ns |
| $\mathrm{t}_{\mathrm{E}}$ | Propagation Delay from Enable Inputs EN and ERA to Outputs ( $\mathrm{mA}_{0}-\mathrm{mA}_{8}$, $\mathrm{FO}, \mathrm{PR}_{0}-\mathrm{PR}_{2}$ |  | 17 | 26 |  | 17 | 35 | ns |
| $\mathrm{t}_{\mathrm{FI}}$ | Propagation Delay from Control Inputs $\mathrm{AC}_{0}-\mathrm{AC}_{6}$ to Interrupt Strobe Enable Output (ISE) |  | 20 | 32 |  | 20 | 40 | ns |

NOTE

1. Typical values are for $\mathrm{TA}=25^{\circ} \mathrm{C}$ and 5.0 supply voltage
2. $\mathrm{S} 3001: \mathrm{tCY}=\mathrm{tWP}+\mathrm{tSF}+\mathrm{tCO}$

## VOLTAGE WAVEFORMS



## FEATURES

- 45ns cycle time (typ)
- Easy expansion to multiple of 2 bits
- 11 general purpose registers
- Full function accumulator
- Useful functions include: 2's complement arithmetic Logical AND, OR, NOT, exclusiveNOR
Increment, decrement Shift left/shift right Bit testing and zero detection Carry look-ahead generation Masking via K-bus Conditioned clocking allowing nondestructive testing of data in accumulator and scratchpad
- 3 input buses
- 2 output buses
- Control bus


## DESCRIPTION

The N3002 Central Processing Element (CPE) is one part of a bipolar microcomputer set. The N3002 is organized as a 2-bit slice and performs the logical and arithmetic functions required by microinstructions. A system with any number of bits in a data word can be implemented by using multiple N3002s, the N3001 microcomputer control unit, the N74S 182 carry look-ahead unit and ROM or PROM memory

FUNCTION TRUTH TABLE

| FUNCTION <br> GROUP | $\mathbf{F}_{\mathbf{6}}$ | $\mathbf{F}_{\mathbf{5}}$ | $\mathbf{F}_{\mathbf{4}}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 |
| 4 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 |
| 6 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 |


| REGISTER <br> GROUP | REGISTER | $F_{3}$ | $F_{2}$ | $F_{1}$ | $\mathbf{F}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{R}_{0}$ | 0 | 0 | 0 | 0 |
|  | $\mathrm{R}_{1}$ | 0 | 0 | 0 | 1 |
|  | $\mathrm{R}_{2}$ | 0 | 0 | 1 | 0 |
|  | $\mathrm{R}_{3}$ | 0 | 0 | 1 | 1 |
|  | $\mathrm{R}_{4}$ | 0 | 1 | 0 | 0 |
| I | $\mathrm{R}_{5}$ | 0 | 1 | 0 | 1 |
|  | $\mathrm{R}_{6}$ | 0 | 1 | 1 | 0 |
|  | $\mathrm{R}_{7}$ | 0 | 1 | 1 | 1 |
|  | $\mathrm{R}_{8}$ | 1 | 0 | 0 | 0 |
|  | $\mathrm{R}_{9}$ | 1 | 0 | 0 | 1 |
|  | T | 1 | 1 | 0 | 0 |
|  | AC | 1 | 1 | 0 | 1 |
| II | T | 1 | 0 | 1 | 0 |
|  | AC | 1 | 0 | 1 | 1 |
|  | T | 1 | 1 | 1 | 0 |
|  | AC | 1 | 1 | 1 | 1 |

PIN CONFIGURATION


## BLOCK DIAGRAM



## PIN DESCRIPTION

| PIN | SYMBOL | NAME AND FUNCTION | TYPE |
| :---: | :---: | :---: | :---: |
| 1, 2 | $I_{0}-I_{1}$ | External Bus Input <br> The external bus inputs provide a separate input port for external input devices. | Active low |
| 3, 4 | $\mathrm{K}_{0}-\mathrm{K}_{1}$ | Mask Bus Inputs <br> The mask bus inputs provide a separate input port from the microprogram memory, to allow mask or constant entry | Active low |
| 5, 6 | X, Y | Standard Carry Look-Ahead Cascade Outputs <br> The cascade outputs allow high speed arithmetic operations to be performed when they are used in conjunction with the 74S182 Look-Ahead Carry Generator | Active high |
| 7 | CO | Ripple Carry Out <br> The ripple carry output is only disabled during shift right operations. | Active low Three-state |
| 8 | RO | Shift Right Output <br> The shift right output is only enabled during shift right operations. | Active low Three-state |
| 9 | LI | Shift Right Input | Active low |
| 10 | Cl | Carry Input | Actıve low |
| 11 | EA | Memory Address Enable Input When in the low state, the memory address enable input enables the memory address outputs ( $A_{0}-A_{1}$ ). | Active low |
| 12-13 | $A_{0}-A_{1}$ | Memory Address Bus Outputs <br> The memory address bus outputs are the buffered outputs of the memory address register (MAR). | Active low <br> Three-state |
| 14 | GND | Ground |  |
| $\begin{aligned} & 14-17 \\ & 24-27 \end{aligned}$ | $F_{0}-F_{6}$ | Micro-Function Bus Inputs <br> The micro-function bus inputs control ALU function and register selection. | Active high |
| 18 | CLK | Clock Input |  |
| 19-20 | $\mathrm{D}_{0}-\mathrm{D}_{1}$ | Memory Data Bus Outputs <br> The memory data bus outputs are the buffered outputs of the full function accumulator register (AC). | Active low <br> Three-state |
| 21-22 | $M_{0}-M_{1}$ | Memory Data Bus Inputs <br> The memory data bus inputs provide a separate input port for memory data. | Active low |
| 23 | ED | Memory Data Enable Input <br> When in the low state, the memory data enable input enables the memory data outputs ( $D_{0}-D_{1}$ ). | Active low |
| 28 | $\mathrm{V}_{\mathrm{CC}}$ | +5 Volt Supply |  |

## SYSTEM DESCRIPTION

## Microfunction Decoder and K-Bus

Basic microfunctions are controlled by a 7 -bit bus $\left(F_{0}-F_{6}\right)$ which is organized into 2 groups. The higher 3 bits ( $F_{4}-F_{6}$ ) are designated as F-Group and the lower 4 bits ( $F_{0}-F_{3}$ ) are designated as the R-Group The F-Group specifies the type of operation to be performed and the R-Group specifies the registers involved.
The F-Bus instructs the microfunction decoder to:

- Select ALU functions to be performed
- Generate scratchpad register addreșs
- Control A and B multiplexer

The resulting microfunction action can be:

- Data transfer
- Shift operations
- Increment and decrement
- Initialize stack
- Test for zero conditions
- 2's complement addition and subtraction
- Bit masking
- Maintain program counter


## A and B Multiplexers

A and B multiplexers select the proper 2 operands to the ALU.
A multiplexer selects inputs from one of the following:

- M-bus (data from maın memory)
- Scratchpad registers
- Accumulator

B multiplexer selects inputs from one of the following:

- I-bus (data from external I/O devices)
- Accumulator
- K-bus (literal or masking information from micro-program memory)


## Scratchpad Registers

- Contains 11 registers ( $\mathrm{R}_{0}-\mathrm{R}_{9}, \mathrm{~T}$ )
- Scratchpad register outputs are multiplexed to the ALU via the A multiplexer
- Used to store intermediate results from arithmetic/logic operations
- Can be used as program counter


## Arithmetic/Logic Unit (ALU)

The ALU performs the arithmetic and logic operations of the CPE.
Arithmetic operations are:

- 2's complement addition
- Incrementing
- Decrementing
- Shift left
- Shift right

Logical operations are:

- Transfer
- AND
- Inclusive-OR
- Exclusive-NOR
- Logic complement

ALU operation results are then stored in the accumulator and/or scratchpad registers. For easy expansion to larger arrays carry lookahead outputs ( X and Y ) and cascading shift inputs (LI, RO) are provided.

## CENTRAL PROCESSING ELEMENT

## Accumulator

- Stores results from ALU operations
- The output of accumulator is multiplexed into ALU via the A and B multiplexer as one of the operands


## Input Buses

M-bus: Data bus from main memory

- Accepts 2 bits of data from main memory into CPE
- Is multiplexed into the ALU via the A multiplexer

I-bus: Data bus from input/output devices Accepts 2 bits of data from external input/output devices into CPE

- Is multiplexed into the ALU via the B multiplexer

K-bus: A special feature of the N3002 CPE

- During arithmetic operations, the K-bus can be used to mask portions of the field being operated on
- Select or remove accumulator from operation by placing K-bus in all " 1 " or all " 0 " state respectively
- During non-arithmetic operation, the carry circuit can be used in conjunction with the K-bus for word-wise-OR operation for bit testing
- Supply literal or constant data to CPE


## Output Buses

A-bus and Memory Address Register

- Main memory address is stored in the memory address register (MAR)
- Main memory is addressed via the A-bus
- MAR and A-bus may also be used to generate device address when executıng I/O instructions
- A-bus has Tri-State outputs

D-bus: Data bus from CPE to main memory or to I/O devices

- Sends buffered accumulator outputs to main memory or the external I/O devices
- D-bus has Tri-State outputs

FUNCTION DESCRIPTION

| $\begin{gathered} F \\ \text { GROUP } \end{gathered}$ | $\left\lvert\, \begin{gathered} R \\ \text { GROUP } \end{gathered}\right.$ | $\begin{gathered} \text { K } \\ \text { BUS } \end{gathered}$ | NAME | EQUATION | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | I* | $\begin{aligned} & x \mathrm{x} \\ & 00 \\ & 11 \end{aligned}$ | ILR <br> ALR | $\begin{gathered} R_{n}+(A C K)+C l \rightarrow R_{n}, A C \\ R_{n}+C l \rightarrow R, A C \\ A C+R_{n}+C l \rightarrow R_{n}, A C \end{gathered}$ | Logically AND AC with K-bus. Add the result to $R_{n}$ and carry input (CI). Deposit the sum in $A C$ and $R_{n}$. <br> Conditionally increment $R_{n}$ and load the result in AC. Used to load AC from $R_{n}$ or to increment $R_{n}$ and load a copy of the results in AC. <br> Add $A C$ and $C I$ to $R_{n}$ and load the result in $A C$. Used to add $A C$ to a register. If $R_{n}$ is $A C$, then $A C$ is shifted left one bit position. |
| 0 | II | XX <br> 00 <br> 11 | ACM <br> AMA | $\begin{gathered} M+(A C \quad K)+C l \rightarrow A T \\ M+C l \rightarrow A T \\ M+A M+C l \rightarrow A T \end{gathered}$ | Logically AND AC with the K-bus. Add the result to Cl and the M-bus. Deposit the sum in AC or T. <br> Add Cl to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register. <br> Add the M-bus to AC and Cl , and load the result in AC or T , as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register. |
| 0 | III | XX | - | $\begin{aligned} & A T_{L} \vee\left(I_{L} \wedge K_{L}\right) \\ & L I \vee R O \\ & \left.L\left(I_{H} \wedge K_{H}\right) \wedge A T_{H}\right] \rightarrow A T_{H} \\ & {\left[A T_{L} \wedge\left(I_{L} \wedge K_{L}\right)\right]} \\ & {\left[A T_{H} \vee\left(I_{H} \wedge K_{H}\right)\right] \rightarrow A T_{L}} \\ & \qquad A T_{L} \rightarrow R O \\ & \qquad A T_{H} \rightarrow A T_{L} \\ & \quad L_{I} \rightarrow A T_{H} \end{aligned}$ | None <br> Shift AC or T, as specified, right one bit position. Place the previous low order bit value on RO and fill the high order bit from the data on LI Used to shift or rotate AC or T right one bit. |
| 1 | I | $\begin{aligned} & \text { XX } \\ & 00 \\ & 11 \end{aligned}$ | LMI <br> DSM | $\begin{gathered} K \vee R_{n} \rightarrow M A R \\ R_{n}+K+C l \rightarrow R_{n} \\ R_{n} \rightarrow M A R m R_{n}+C l \rightarrow R_{n} \\ \\ \\ 11 \rightarrow M A R, R_{n}-1+C l \rightarrow R_{n} \end{gathered}$ | Logically OR $R_{n}$ with the K-bus. Deposit the result in MAR. Add the K-bus to $R_{n}$ and $C$. Deposit the result in $R_{n}$. <br> Load MAR from $R_{n}$. Conditionally increment $R_{n}$. Used to maintain a macro-instruction program counter. <br> Set MAR to all ones. Conditionally decrement $R_{n}$ by one. Used to force MAR to its highest address and to decrement $R_{n}$. |
| 1 | II | XX <br> 00 <br> 11 | LMM <br> LDM | $\begin{gathered} \mathrm{KVM} \rightarrow \mathrm{MAR} \\ \mathrm{M}+\mathrm{K}+\mathrm{Cl} \rightarrow \mathrm{AT} \\ \mathrm{M} \rightarrow \mathrm{MAR}, \mathrm{M}+\mathrm{Cl} \rightarrow \mathrm{AT} \\ \\ \\ 11 \rightarrow \mathrm{MAR} \\ \mathrm{M}-1+\mathrm{Cl} \rightarrow \mathrm{AT} \end{gathered}$ | Logically OR the M-bus with the K-bus. Deposit the result in MAR. Add the K-bus to the M-bus and Cl . Deposit the sum in AC or T . <br> Load MAR from the M-bus. Add CI to the M-bus. Deposit the result in AC or T . Used to load the address register with memory data for macroinstructions using indirect addressing. <br> Set MAR to all ones. Subtract one from the M-bus. Add Cl to the difference and deposit the result in AC or T, as specified. Used to load decremented memory data in AC or $T$. |

## FUNCTION DESCRIPTION (Cont'd)

| $\begin{gathered} \text { F } \\ \text { GROUP } \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathbf{R} \\ \text { GROUP } \end{array}$ | $\begin{gathered} \mathrm{K} \\ \text { BUS } \end{gathered}$ | NAME | EQUATION | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | III | XX <br> 00 <br> 11 | $\begin{gathered} - \\ \text { CIA } \\ \text { DCA } \end{gathered}$ | $\left\{\begin{array}{c} (\overline{\mathrm{AT}} \vee \mathrm{~K})+(\mathrm{AT} \wedge \mathrm{~K})+\mathrm{Cl} \rightarrow \mathrm{AT} \\ \overline{\mathrm{AT}}+\mathrm{Cl} \rightarrow \mathrm{AT} \\ \overline{\mathrm{AT}}-1+\mathrm{Cl} \rightarrow \mathrm{AT} \end{array}\right.$ | Logically OR the K-bus with the complement of AC or T, as specified. Add the result to the logical AND of specified register with the K-bus. Add the sum to Cl . Deposit the result in the specified register. <br> Add Cl to the complement of AC or T , as specified. Deposit the result in the specified register. Used to form the 1's or 2's complement of AC or T. <br> Subtract one from AC or T, as specified. Add Cl to the difference and deposit the sum in the specified register. Used to decrement AC or T. |
| 2 | 1 | $x x$ ०० $11$ | CSR <br> SDR | $(A C \wedge K)-1+C l \rightarrow R_{n}$ $\mathrm{Cl}-1 \rightarrow \mathrm{R}_{\mathrm{n}}$ <br> (See Note 1) $A C-1+C l \rightarrow R_{n}$ <br> (See Note 1) | Logically AND the K-bus with AC. Subtract one from the result and add the difference to Cl . Deposit the sum in $\mathrm{R}_{\mathrm{n}}$. <br> Subtract one from Cl and deposit the difference in $\mathrm{R}_{\mathrm{n}}$. Used to conditionally clear or set $R_{n}$ to all 0's or 1's, respecitively <br> Subtract one from AC and add the difference to $C l$. Deposit the sum in $R_{n}$. Used to store $A C$ in $R_{n}$, or to store the decremented value of $A C$ in $R_{n}$. |
| 2 | 11 | XX <br> 00 <br> 11 | CSA <br> SDA | $(A C \wedge K)-1+C l \rightarrow A T$ <br> (See Note 1) <br> Cl - $1 \rightarrow \mathrm{AT}$ <br> (See Note 1) $\mathrm{AC}-1+\mathrm{Cl} \rightarrow \mathrm{AT}$ <br> (See Note 1) | Logically AND the K-bus with AC. Subtract one from the result and add the difference to Cl . Deposit the sum in AC or T , as specified. <br> Subtract one from Cl and deposit the difference in AC or T . Used to condi tonally clear or set AC or T. <br> Subtract one from AC and add the difference to Cl . Deposit the sum in AC or T. Used to store AC in T, or decrement AC, or store the decremented value of $A C$ in $T$. |
| 2 | III | $x x$ <br> 00 <br> 11 | CSA <br> LDI | $\begin{gathered} (\mathrm{I} \wedge \mathrm{~K})-1+\mathrm{Cl} \rightarrow \mathrm{AT} \\ (\text { See Note } 1 \text { ) } \\ \mathrm{Cl}-1 \rightarrow \mathrm{AT} \\ \mathrm{I}-1+\mathrm{Cl} \rightarrow \mathrm{AT} \end{gathered}$ | Logically AND the data of the K-bus with the data on the I-bus. Subtract one from the result and add the difference to CI . Deposit the sum in AC or $T$, as specified. <br> Subtract one from Cl and deposit the difference in AC or T Used to condıtionally clear or set AC or T <br> Subtract one from the data on the I-bus and add the difference to Cl . Deposit the sum in AC or T, as specified Used to load input bus data or decremented input bus data in the specified register. |
| 3 | 1 | $\begin{gathered} x X \\ 00 \\ 11 \end{gathered}$ | INR <br> ADR | $\begin{gathered} R_{n}+(A C \wedge K)+C l \rightarrow R_{n} \\ R_{n}+C l \rightarrow R_{n} \\ A C+R_{n}+C l \rightarrow R_{n} \end{gathered}$ | Logically AND AC with the K-bus. Add $\mathrm{R}_{\mathrm{n}}$ and Cl to the result. Deposit the sum in $R_{n}$. <br> Add Cl to $\mathrm{R}_{\mathrm{n}}$ and deposit the sum in $\mathrm{R}_{\mathrm{n}}$ Used to increment $\mathrm{R}_{\mathrm{n}}$. <br> Add $A C$ to $R_{n}$ Add the result to $C l$ and deposit the sum in $R_{n}$. Used to add the accumulator to a register or to add the incremented value of the accumulator to a register |
| 3 | 11 | XX 00 | ACM <br> AMA | $\begin{gathered} M+(A C \wedge K)+C l \rightarrow A T \\ M+C l \rightarrow A T \\ M+A C+C l \rightarrow A T \end{gathered}$ | Logically AND AC with the K-bus. Add the result to Cl and the M-bus. Deposit the sum in AC or T. <br> Add Cl to M-bus Load the result in AC or T , as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register. <br> Add the M-bus to AC and Cl , and load the result in AC or T , as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register |

NOTE

[^6]
## FUNCTION DESCRIPTION (Cont'd)

| $\begin{gathered} \text { F } \\ \text { GROUP } \end{gathered}$ | $\begin{gathered} \mathbf{R} \\ \text { GROUP } \end{gathered}$ | $\begin{gathered} K \\ \text { BUS } \end{gathered}$ | NAME | EQUATION | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | III | $\begin{gathered} \mathrm{XX} \\ 00 \\ 11 \end{gathered}$ | INA AIA | $\begin{gathered} \mathrm{AT}+(\mathrm{I} \wedge \mathrm{~K})+\mathrm{Cl} \rightarrow \mathrm{AT} \\ \mathrm{AT}+\mathrm{Cl} \rightarrow \mathrm{AT} \\ \mathrm{I}+\mathrm{AT}+\mathrm{Cl} \rightarrow \mathrm{AT} \end{gathered}$ | Logically AND the K-bus with the l-bus. Add Cl and the contents of AC or T , as specified, to the result. Deposit the sum in the specified register. <br> Conditionally increment AC or $T$. Used to increment $A C$ or $T$. <br> Add the I -bus to AC or T . Add Cl to the result and deposit the sum in the specified register. Used to add input data or incremented input data to the specified register. |
| 4 | 1 | XX <br> 00 <br> 11 | CLR <br> ANM | $\begin{gathered} \mathrm{CI} \vee\left(\mathrm{R}_{n} \wedge \mathrm{AC} \wedge \mathrm{~K}\right) \rightarrow \mathrm{CO} \\ \mathrm{R}_{\mathrm{n}} \wedge(\mathrm{AC} \wedge \mathrm{~K}) \rightarrow \mathrm{R}_{\mathrm{n}} \\ \\ \mathrm{Cl} \rightarrow \mathrm{CO}, \mathrm{O} \rightarrow \mathrm{R}_{\mathrm{n}} \\ \\ \mathrm{Cl} \vee\left(\mathrm{R}_{\mathrm{n}} \wedge \mathrm{AC}\right) \rightarrow \mathrm{CO} \\ \mathrm{R}_{\mathrm{n}} \wedge \mathrm{AC} \rightarrow \mathrm{R}_{\mathrm{n}} \end{gathered}$ | Logically AND the K-bus with AC. Logıcally AND the result with the contents of $R_{n}$. Deposit the final result in $R_{n}$. Logically OR the value of Cl with the word-wise OR of the bits of the final result. Place the value of the carry OR on the carry output (CO) line. <br> Clear $\mathrm{R}_{\mathrm{n}}$ to all O's. Force CO to Cl . Used to clear a register and force CO to Cl . <br> Logically AND AC with $R_{n}$. Deposit the result in $R_{n}$. Force CO to one if the result is non-zero. Used to AND the accumulator with a register and test for a zero result. |
| 4 | II | XX <br> 00 <br> 11 | CLA <br> ANM | $\begin{gathered} \mathrm{Cl} \vee(\mathrm{M} \wedge \mathrm{AC} \wedge \mathrm{~K}) \rightarrow \mathrm{CO} \\ \mathrm{M} \wedge(\mathrm{AC} \wedge \mathrm{~K}) \rightarrow \mathrm{AT} \\ \\ \mathrm{CI} \rightarrow \mathrm{CO}, \mathrm{O} \rightarrow \mathrm{AT} \\ \mathrm{CI} \vee(\mathrm{M} \wedge \mathrm{AC}) \rightarrow \mathrm{CO} \\ \mathrm{M} \wedge \mathrm{AC} \rightarrow \mathrm{AT} \end{gathered}$ | Logically AND the K-bus with AC. Logıcally AND the result with The M-bus. Deposit the final result in AC ot T. Logically OR the value of Cl with the word-wise OR of the bits of the final result. Place the value of the carry OR on CO. <br> Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to Cl . <br> Logically AND the M-bus with AC. Deposit the result in AC or T. Force CO to one if the result is non-zero. Used to AND the M-bus data to the accumulator and test for a zero result. |
| 4 | III | XX <br> 00 <br> 11 | > CLA > ANI | $\begin{gathered} \mathrm{CI} \mathrm{\vee}(\mathrm{AT} \wedge 1 \wedge \mathrm{~K}) \rightarrow \mathrm{CO} \\ \mathrm{AT} \wedge(\mathrm{I} \wedge \mathrm{~K}) \rightarrow \mathrm{AT} \\ \\ \mathrm{CI} \rightarrow \mathrm{CO}, \mathrm{O} \rightarrow \mathrm{AT} \\ \\ \mathrm{Cl} \vee(\mathrm{AT} \wedge \mathrm{I}) \rightarrow \mathrm{CO} \\ \mathrm{AT} \wedge 1 \rightarrow \mathrm{AT} \end{gathered}$ | Logically AND the l-bus with the K-bus. Logically AND the result with AC or T . Deposit the final result in the specified register. Logically OR CI with the word-wise OR of the final result. Place the value of the carry OR on CO. <br> Clear AC or T, as specified, to all O's. Force CO to Cl. Used to clear the specified register and force CO to Cl . <br> Logically AND the I-bus with AC or T, as specified. Deposit the result in the specified register. Force CO to one if the result is non-zero. Used to AND the I-bus to the accumulator and test for a zero result. |
| 5 | 1 | XX <br> 00 <br> 11 | $\begin{gathered} - \\ \text { CLR } \\ \text { TZR } \end{gathered}$ | $\begin{gathered} \mathrm{CI} \vee\left(\mathrm{R}_{\mathrm{n}} \wedge \mathrm{~K}\right) \rightarrow \mathrm{CO} \\ \mathrm{~K} \wedge \mathrm{R}_{n} \rightarrow \mathrm{R}_{\mathrm{n}} \\ \mathrm{CI} \rightarrow \mathrm{CO}, \mathrm{O} \rightarrow \mathrm{R}_{\mathrm{n}} \\ \mathrm{CI} \vee \mathrm{R}_{n} \rightarrow \mathrm{CO} \\ \mathrm{R}_{\mathrm{n}} \rightarrow \mathrm{R}_{\mathrm{n}} \end{gathered}$ | Logically AND the K-bus with $\mathbf{R}_{\mathrm{n}}$. Deposit the result in $\mathrm{R}_{\mathrm{n}}$. Logıcally OR CI with the word-wise OR of the result. Place the value of the carry OR on CO. <br> Clear $\mathrm{R}_{\mathrm{n}}$ to all O's. Force CO to Cl . Used to clear a register and force CO to Cl . <br> Force CO to one if $\mathrm{R}_{\mathrm{n}}$ is non-zero. Used to test a register for zero. Also used to AND K-bus data with a register for masking and, optionally, testing for a zero result. |
| 5 | 11 | XX <br> 00 <br> 11 | $\begin{aligned} & \text { CLA } \\ & \text { LTM } \end{aligned}$ | $\begin{gathered} \mathrm{Cl} \vee(\mathrm{M} \wedge \mathrm{~K}) \rightarrow \mathrm{CO} \\ \mathrm{~K} \wedge \mathrm{M} \rightarrow \mathrm{AT} \end{gathered}$ | Logically AND the K-bus with the M-bus. Deposit the result in AC or T, as specified. Logically OR Cl with the work-wise OR of the result. Place the value of the carry OR on CO. <br> Clear AC or T, as specified, to all O's. Force CO to Cl. Used to clear the specified register and force CO to CI . <br> Load AC or T, as specified, from the M-bus. Force CO to one if the result is non-zero. Used to load the specified register from memory and test for zero result. Also used to AND the K-bus with the M-bus for masking and, optionally, testing for a zero result. |

## FUNCTION DESCRIPTION (Cont'd)

| $\begin{gathered} \mathrm{F} \\ \text { GROUP } \end{gathered}$ | R GROUP | $\begin{gathered} \mathrm{K} \\ \text { BUS } \end{gathered}$ | NAME | EQUATION | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | III | XX <br> 00 <br> 11 | $\begin{gathered} - \\ \text { CLA } \\ \text { TZA } \end{gathered}$ | $\begin{gathered} \mathrm{Cl} \vee(\mathrm{AT} \wedge \mathrm{~K}) \rightarrow \mathrm{CO} \\ \mathrm{~K} \wedge \mathrm{AT} \rightarrow \mathrm{AT} \\ \mathrm{CI} \rightarrow \mathrm{CO}, \mathrm{O} \rightarrow \mathrm{AT} \\ \mathrm{Cl} \vee \mathrm{AT} \rightarrow \mathrm{CO} \\ \mathrm{AT} \rightarrow \mathrm{AT} \end{gathered}$ | Logically AND the K-bus with AC or T, as specified. Deposit the result in the specified register. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO. <br> Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to Cl . <br> Force CO to one if AC or T, as specified, is non-zero. Used to test the specified register for zero. Also used to AND the K-bus to the specified register for masking and, optionally, testing for a zero result. |
| 6 | 1 | $\begin{gathered} \mathrm{XX} \\ \text { oo } \\ 11 \end{gathered}$ | NOP ORR | $\begin{gathered} C I \vee(A C \wedge K) \rightarrow C O \\ R_{n} \vee(A C \wedge K) \rightarrow R_{n} \\ \\ C I \rightarrow C O, R_{n} \rightarrow R_{n} \\ C I \vee A C \rightarrow C O \\ R_{n} \vee A C \rightarrow R_{n} \end{gathered}$ | Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the result of the carry OR on CO. Logically OR $R_{n}$ with the logical AND of AC and the K-bus. Deposit the result in $R_{n}$. <br> Force CO to Cl . Used as a null operation or to force CO to Cl . <br> Force CO to one if AC is non-zero. Logically OR AC with $R_{n}$. Deposit the result in $R_{n}$. Used to OR the accumulator to a register and, optionally, test the previous accumulator value for zero. |
| 6 | 11 | XX <br> 00 <br> 11 | LMF <br> ORM | $\begin{aligned} & \mathrm{CI} \vee(\mathrm{AC} \wedge \mathrm{~K}) \rightarrow \mathrm{CO} \\ & \mathrm{M} \vee(\mathrm{AC} \wedge \mathrm{~K}) \rightarrow \mathrm{AT} \\ & \\ & \mathrm{Cl} \rightarrow \mathrm{CO}, \mathrm{M} \rightarrow \mathrm{AT} \\ & \\ & \mathrm{Cl} \vee \mathrm{AC} \rightarrow \mathrm{CO} \\ & \mathrm{M} \vee \mathrm{AC} \rightarrow \mathrm{AT} \end{aligned}$ | Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the carry OR on CO. Logically OR the M-bus, with the logical AND of AC and the K-bus. Deposit the final result in AC or T. <br> Load AC or T, as specified, from the M-bus. Force CO to CI. Used to load the specified register with memory data and force CO to Ci . <br> Force CO to one if AC is non-zero. Logically OR the M-bus with AC. Deposit the result in AC or T, as specified. Used to OR M-bus with the AC and, optionally, test the previous value of $A C$ for zero. |
| 6 | III | $x x$ <br> 00 <br> 11 | NOP <br> ORI | $\begin{aligned} & \mathrm{CI} \vee(\mathrm{I} \wedge \mathrm{~K}) \rightarrow \mathrm{CO} \\ & \mathrm{AT} \vee(\mathrm{I} \wedge \mathrm{I}) \rightarrow \mathrm{AT} \\ & \\ & \\ & \mathrm{Cl} \rightarrow \mathrm{CO}, \mathrm{AT} \rightarrow \mathrm{AT} \\ & \mathrm{CI} \vee \mathrm{~A} \rightarrow \mathrm{CO} \\ & \mathrm{I} \vee \mathrm{AT} \rightarrow \end{aligned}$ | Logical OR CI with the word-wise OR of the logical AND of the I-bus and the K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Logically OR the result with AC or T, as specified. Deposit the final result in the specified register. <br> Force CO to Cl . Used as a null operation or to force CO to CI . <br> Force CO to one if the data on the l-bus is non-zero. Logically OR the I-bus to AC or T, as specified. Deposit the result in the specified register. Used to OR I-bus data with the specified register and, optionally, test the I-bus data for zero. |
| 7 | 1 | $x \mathrm{x}$ <br> 00 <br> 11 | CMR <br> XNR | $\begin{gathered} \mathrm{Cl} \vee\left(\mathrm{R}_{\mathrm{n}} \wedge \mathrm{AC} \wedge \mathrm{~K}\right) \rightarrow \mathrm{CO} \\ \mathrm{R}_{\mathrm{n}} \bar{\oplus}(\mathrm{AC} \wedge \mathrm{~K}) \rightarrow \mathrm{R}_{\mathrm{n}} \\ \\ \mathrm{Cl} \rightarrow \mathrm{CO}, \mathrm{R}_{n} \rightarrow \mathrm{R}_{\mathrm{n}} \\ \mathrm{Cl}\left(\mathrm{R}_{\mathrm{n}} \vee \mathrm{AC}\right) \rightarrow \mathrm{CO} \\ \mathrm{R}_{\mathrm{n}} \oplus \mathrm{AC} \rightarrow \mathrm{R}_{\mathrm{n}} \end{gathered}$ | Logically OR CI with the word-wise OR of the logical AND of $R_{n}$ and AC and the K-bus. Place the carry OR on CO. Logically AND the K-bus with $A C$. Exclusive-NOR the result with $R_{n}$. Deposit the final result in $R_{n}$. <br> Complement the contents of $\mathrm{R}_{\mathrm{n}}$. Force CO to CI . <br> Force CO to one if the logical AND of AC and $R_{n}$ is non-zero. ExclusiveNOR AC with $R_{n}$. Deposit the result in $R_{n}$. Used to exclusive-NOR the accumulator with a register. |

## FUNCTION DESCRIPTION (Cont'd)

| F <br> GROUP | R <br> GROUP | K <br> BUS | NAME | EQUATION | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :--- |


| SYMBOL | MEANING |
| :---: | :---: |
| I,K,M | Data on the $I, K$, and $M$ buses, respectively |
| Cl,LI | Data on the carry input and left input, respectively |
| CO,RO | Data on the carry output and right output, respectively |
| $\mathrm{R}_{\mathrm{n}}$ | Contents of register n Including T and AC (R-Group I) |
| AC | Contents of the accumulator |
| AT | Contents of AC or T, as specified |
| MAR | Contents of the memory address register |
| L, H | As subscripts, designate low and high ordr bit, respectively |
| + | 2's complement addition |
| - | 2's complement subtraction |
| $\wedge$ | Logical AND |
| $\checkmark$ | Logical OR |
| $\oplus$ | Exclusive-NOR |
| $\rightarrow$ | Deposit into |

AC ELECTRICAL CHARACTERISTICS
$\mathrm{N} 3001=\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$
$\mathrm{S} 3001=\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$

| PARAMETER | N3002 |  |  | S3002 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ* | Max | Min | Typ* | Max |  |
| tCY Clock Cycle Time | 70 | 45 |  | 120 | 45 |  | ns |
| tWP Clock Pulse Width | 17 | 10 |  | 42 | 10 |  | ns |
| tFS Function Input Set-Up Time ( $\mathrm{F}_{0}$ through $\mathrm{F}_{6}$ ) | 48 | $-23 \rightarrow 35$ |  | 70 | $-23 \rightarrow 35$ |  | ns |
| Data Set-Up Time: |  |  |  |  |  |  |  |
| tDS $\quad I_{0}, I_{1}, M_{0}, M_{1}, K_{0}, K_{1}$ | 40 | $12 \rightarrow 29$ |  | 60 | $\xrightarrow{12 \rightarrow 29}$ |  | ns |
| tSS $\mathrm{LI}, \mathrm{Cl}$ | 21 | $0 \rightarrow 7$ |  | 30 | $0 \rightarrow 7$ |  | ns |
| Data and Function Hold Tıme: |  |  |  |  |  |  |  |
| tFH $\mathrm{F}_{0}$ through $\mathrm{F}_{6}$ | 4 | 0 |  | 5 | 0 |  | ns |
| tDH $\mathbf{1}_{0}, \mathrm{I}_{1}, \mathrm{M}_{0}, \mathrm{M}_{1}, \mathrm{~K}_{0}, \mathrm{~K}_{1}$ | 4 | $-28 \rightarrow-11$ |  | 5 | $-28 \rightarrow-11$ |  | ns |
| tSH $\mathrm{LI}, \mathrm{Cl}$ | 12 | $-7 \rightarrow 0$ |  | 15 | $-7 \rightarrow 0$ |  | ns |
| Propagation Delay to $\mathrm{X}, \mathrm{Y}, \mathrm{RO}$ from: |  |  |  |  |  |  |  |
| tXF Any Function Input |  | 28 | 52 |  | 28 | 65 | ns |
| tXD Any Data Input |  | $16 \rightarrow 20$ | 33 |  | $16 \rightarrow 20$ | 65 | ns |
| tXT Tralling Edge of CLK |  | 33 | 48 |  | 33 | 75 | ns |
| tXL Leadıng Edge of CLK | 13 | $18 \rightarrow 40$ | 70 | 13 | $18 \rightarrow 40$ | 90 | ns |
| Propagation Delay to CO from: |  |  |  |  |  |  |  |
| tCL Leading Edge of CLK | 16 | $24 \rightarrow 44$ | 70 |  | $24 \rightarrow 44$ | 90 | ns |
| tCL Tralling Edge of CLK |  | $30 \rightarrow 40$ | 56 |  | $30 \rightarrow 40$ | 100 | ns |
| tCF Any Function Input |  | $25 \rightarrow 35$ | 52 |  | $25 \rightarrow 35$ | 75 | ns |
| tCD Any Data Input |  | $17 \rightarrow 23$ | 55 |  | $17 \rightarrow 23$ | 65 | ns |
| tCC Cl (Ripple Carry) |  | $9 \rightarrow 13$ | 20 |  | $9 \rightarrow 13$ | 30 | ns |
| Propagatıon Delay to $A_{0}, A_{1}, D_{0}, D_{1}$ from: |  |  |  |  |  |  |  |
| tDL Leading Edge of CLK |  | 17 $\rightarrow 25$ | 40 |  | 17 $\rightarrow 25$ | 75 | ns |
| tDE Enable Input ED, EA |  | $10 \rightarrow 12$ | 20 |  | $10 \rightarrow 12$ | 35 | ns |

*NOTE
Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and typical supply voltage.

## CARRY LOOK-AHEAD CONFIGURATION



## TYPICAL CONFIGURATIONS



## VOLTAGE WAVEFORMS



## FEATURES

- 10-Bit Address Generator (1024 Microinstruction

Addressability)

- Operating Frequency Exceeding 12 MHz
- Direct Branching Over Full Address Range
- Conditional Branching
- Subroutine Branching Capability
- 4-Level Stack Register File
- Loop Control Facility Using Stack
- Three-State Address Outputs


## 8X02A PACKAGE AND PIN DESIGNATIONS

## PRODUCT DESCRIPTION

The Signetics 8X02A Control Store Sequencer generates addresses to access instructions from a microprogram memory (control store). This high-speed device provides an efficient means of controlling the flow through a microprogram with a powerful set of sequencing functions. The 8X02A can directly address up to 1024 microinstructions; however, the total address space can be expanded by adding conventional paging techniques. Combined with memory, the 8X02A forms a powerful control section for CPU's, controllers, test equipment, and other microprogram-controlied systems.



Figure 1. 8X02A Control Store Sequencer-Functional Block Diagram

## FUNCTIONAL OPERATION

As shown in Figure 1, the data appearing on the address output pins ( $A_{0}-A_{g}$ ) is the contents of the 10-bit Address Register. On the rising edge of the clock input pulse (CLK), a new address is latched into the Address Register. This new address is supplied via the Address Multiplexer which selects one of five sources:

- Branch Address Input ( $\mathrm{B}_{0}-\mathrm{Bg}_{\mathrm{g}}$ )
- Current Address + 1
- Current Address +2 (for the SKIP function)
- Stack Register File (most recent entry)
- All Zeroes (RESET)

The selection of the next address is determined by the "Address Control Function" specified by inputs $\mathrm{AC}_{0}-\mathrm{AC}_{2}$ and the TEST input. Table 1 defines the eight Address Control Functions.

The "Reset" (RST) Address Control Function unconditionally forces all Address Register bits to zero on the rising edge of CLK. Sequential microprogram flow is provided by the "Increment" (INC) function which unconditionally increments the Address Register by one for each clock cycle. The Address Register automatically wraps around from the highest address (all "1s") to the lowest address (all "Os").

As shown in Table 1, the TEST input is used to conditionally execute four of the eight Address Control Functions. If the TEST input is low (false), the Address Register is simply incremented by one-(for the BLT function, the Stack Pointer is also decremented). If the TEST input is high (true), the sequencer executes one of the following:

- Skip (TSK)-the Address Register is incremented by two.
- Branch (BRT)-the Address Register is loaded from the Branch Address Inputs.
- Branch-to-Subroutine (BSR).
- Branch-to-Loop (BLT).

The Stack Register File holds up to four 10-bit addresses and operates in the Last-In/First-Out (LIFO) mode. A Stack Pointer keeps track of the next register of the Stack File to be written into; the pointer is incremented after each "push" and decremented after each "pop"-see Table 1. When branching to a subroutine
(BSR), the return address (current address +1 ) is "pushed" onto the stack and the branch address input is loaded into the Address Register. To return from a subroutine, the "POP" function pops the return address off the stack and loads it into the Address Register.
The "Push-for-Looping" (PLP) function may be specified in the first instruction of a loop to "push" the current address onto the stack; the Address Register is incremented. A "Branch-to-Loop" (BLT) function placed at the end of the loop "pops" the stack and conditionally branches to the top-of-loop address, depending on the TEST input. If the test for repeating the loop is satisfied (TEST input high), the sequencer causes a branch back to the first instruction of the loop in which the top-of-loop address is "pushed" back onto the stack. If the test fails (TEST input low), the top-of-loop address is discarded, the stack pointer is decremented and the Address Register is incremented. A combination of subroutines and loops may be nested up to four levels deep.
In abnormal circumstances, the Stack Pointer will wraparound from the fourth to the first register of the Stack File and vice-versa. If the stack is full (four addresses currently stored), an additional "push" causes the first (oldest) entry to be overwritten-(the four most recent entries are always maintained). If the stack is empty, a "pop" will access the fourth register of the Stack File; however, the contents of this register may be unpredictable.

The three-state address outputs ( $\mathrm{A}_{0}-\mathrm{A}_{g}$ ) are controlled by a common enable input ( $\overline{\mathrm{NN}}$ ). When the enable input is high, the output drivers are placed in the high-impedance state allowing alternative access to the microprogram memory. Other circuit functions are unaffected by $\overline{\mathrm{EN}}$.

## Note

To implement a RESET externally it is necessary to force all Address Control Inputs ( $\mathrm{AC}_{0}-\mathrm{AC}_{2}$ ) to the high state until at least one rising edge of CLK has occurred. If the AC inputs are supplied directly from the microprogram memory, a RESET may be accomplished by disabling the memory outputs. Pullup resistors should be provided to achieve the required high voltage level.

Table 1. ADDRESS CONTROL FUNCTIONS

| MNEMONIC AND DESCRIPTION | CONTROL LINES |  |  |  | NEXT ADDRESS | STACK OPERATION | STACK POINTER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{AC}_{2}$ | $\mathrm{AC}_{1}$ | $\mathrm{AC}_{0}$ | TEST |  |  |  |
| TSK - Test and skip | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Current address +1 <br> Current address +2 | No change No change | No change No change |
| INC - Increment | 0 | 0 | 1 | x | Current address +1 | No change | No change |
| $\begin{array}{ll} \hline \text { BLT } \quad \text { - Branch to Loop if } \\ & \text { Test Condition is True } \end{array}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $0$ | Current address + 1 <br> From stack register file | POP (Ignore data) POP (Read) | Decrement by 1 Decrement by 1 |
| $\begin{array}{cc} \text { POP } & \begin{array}{c} \text {-Pop stack (Return } \\ \text { from subroutine) } \end{array} \end{array}$ | 0 | 1 | 1 | x | From stack register file | POP (Read) | Decrement by 1 |
| BSR $\left.\begin{array}{c}\text { - Branch to Subroutine if } \\ \text { Test Condition is True }\end{array}\right]$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Current address + 1 <br> Branch address inputs $\mathrm{B}_{0}-\mathrm{Bg}_{9}$ | No change PUSH (Write current address + 1) | No change Increment by 1 |
| PLP - Push for Looping | 1 | 0 | 1 | x | Current address + 1 | PUSH (Write current address) | Increment by 1 |
| $\begin{aligned} & \text { BRT Branch if Test Condition } \\ & \text { is True } \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | Current address +1 Branch address inputs $\mathrm{B}_{0}-\mathrm{B}_{9}$ | No change No change | No change No change |
| RST - Reset Address to Zero | 1 | 1 | 1 | x | All zeroes | No change | No change |

ABSOLUTE MAXIMUM RATINGS

|  | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage | +7 | Vdc |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage | +5.5 | Vdc |
| $\mathrm{V}_{\mathrm{O}}$ | Off-State output voltage | +5.5 | $\mathrm{Vdc}^{2}$ |
| TSTG $^{2}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS

## CONDITIONS:

Commercial-
$V_{C C}=5.0 \mathrm{~V}( \pm 5 \%)$
$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$

| PARAMETER | DESCRIPTION | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP ${ }^{1}$ | MAX |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage Low Level Input Voltage Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}$ |  |  | 0.8 |  |
| $V_{1 C}$ |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{I}^{\prime}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage <br> Low Level Output Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{IOH}=-2.6 \mathrm{~mA}$ | 2.4 | 3.4 |  |  |
| $\mathrm{VOL}_{\text {O }}$ |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{IOL}=8 \mathrm{~mA}$ |  | 0.42 | 0.5 |  |
| 11 | Input Current at Maximum Input Voltage | $\mathrm{V}_{\text {CC }}=$ Max; $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | 1 | 100 | $\mu \mathrm{A}$ |
| IIH | High Level Input Current: $\mathrm{AC}_{2}-\mathrm{AC}_{0}$, TEST, CLK | $\mathrm{V}_{\mathrm{CC}}=$ Max; $\mathrm{V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ |  | $<0.1$ | 40 | $\mu \mathrm{A}$ |
|  | $\mathrm{Bg}_{9}-\mathrm{B}_{0}$, EN |  |  | <0.1 | 20 |  |
| IIL | Low Level Input Current: $A_{2}-A C_{0}, T E S T, C L K$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |  | -24 | -800 | $\mu \mathrm{A}$ |
|  | $\mathrm{Bg}_{9}-\mathrm{B}_{0}, \overline{\mathrm{EN}}$ |  |  | -12 | -400 |  |
| los | Short Circuit Output Current ${ }^{2}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}$ | -15 | -60 | -100 | mA |
| lozh | High-Z State Output Current-High Level | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{OH}}=2.7 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |
| Iozl | High-Z State Output Current-Low Level | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |
| Icc | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  | 170 | 250 | mA |

## NOTES:

1 Typical limits are $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{OV}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
2 For purposes of testing, not more than one output should be shorted at a time

## AC ELECTRICAL CHARACTERISTICS

## CONDITIONS:

Commercial-
$V_{C C}=5.0 \mathrm{~V}( \pm 5 \%)$
$0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$
Loading-
See TEST LOADING
CIRCUIT

| PARAMETERS ${ }^{1}$ | REFERENCES |  | LIMITS ${ }^{4}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM | то | MIN | TYP ${ }^{2}$ | MAX |  |
| Pulse Width: <br> tcw - Clock cycle time | $\uparrow$ CLK | 4 CLK | 80 |  |  | ns |
| tpWH - Clock high | 4 CLK | $\downarrow$ CLK | 35 | 24 |  | ns |
| tpWL - Clock low | $\downarrow$ CLK | 4 CLK | 15 | 9 |  | ns |
| Propagation Delay: tplZ - Low to High-Z | $\uparrow \overline{E N}$ | $A_{0} \cdot A_{9}$ |  | 14 | 20 | ns |
| tPHZ - High to High-Z | $4 \overline{\text { EN }}$ | $A_{0}-A_{9}$ |  | 35 | 42 | ns |
| tpZL - High-Z to Low | $\dagger \overline{E N}$ | $A_{0}-A_{9}$ |  | 10 | 20 | ns |
| tPZH - High-Z to High | $\downarrow \overline{\text { EN }}$ | $A_{0}-A_{9}$ |  | 20 | 30 | ns |
| tPHL - High to Low | 4 CLK | $\downarrow A_{0}-A_{9}$ |  | 25 | 45 | ns |
| tplH - Low to High | 4 CLK | $\dagger A_{0}-A_{9}$ |  | 25 | 45 | ns |
| tha - Address output hold time ${ }^{3}$ | 4 CLK | $\mathrm{A}_{0}-\mathrm{A}_{9}$ | 13 |  |  | ns |
| Set-Up/Hold Times: <br> tSF - Function set-up time | $\mathrm{AC}_{0}-\mathrm{AC}_{2}$ | 4 CLK | 20 | 18 |  | ns |
| tSK - Branch set-up time | $\mathrm{B}_{0}-\mathrm{B}_{9}$ | 4 CLK | 15 | 7 |  | ns |
| tSI - Test set-up time | TEST | 1 CLK | 20 | 15 |  | ns |
| thF - Function hold time | ¢ CLK | $\mathrm{AC}_{0}-\mathrm{AC}_{2}$ | 20 | 2 |  | ns |
| $t_{\text {HK }}$ - Branch hold time | 4 CLK | $\mathrm{B}_{0}-\mathrm{Bg}_{9}$ | 15 | 9 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ - Test hold time | 1 CLK | TEST | 12 | -2 |  | ns |

## NOTES

1 Parameter definitions are illustrated in the Timing Diagrams - See Figure 2
2. Typical limits are $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{OV}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$3 t_{H A}$ is the minımum time the current address outputs remain stable before changing This delay may be used to provide some of the hold times required for the $A C, B$, and TEST inputs, if these inputs are determined by the microprogram memory ad dressed by the 8X02A
4 This data supersedes the November, 1980 edition of this data sheet


Figure 2. Timing Diagrams
AC VOLTAGE WAVEFORMS and TEST LOADING


## APPLICATION

## FUNCTIONAL DESCRIPTION

Figure 3 shows a typical configuration of an 8X02A-based control section in a CPU application. Microinstructions read from the memory are used to produce control signals for the CPU and to determine the next microinstruction via the 8X02A Address Control inputs $\left(A C_{0}-A C_{2}\right)$. In the case of a conditional branch or skip, the status condition applied to the 8X02A TEST input is selected according to the microinstruction. In a branch-type microinstruction, a
branch field typically supplies the 8X02A Branch Address inputs ( $\mathrm{B}_{0}-\mathrm{Bg}_{\mathrm{g}}$ ). (In non-branching instructions, this field may contain other CPU control information.) When a macroinstruction is presented to the CPU, the starting address of the microprogram routine which executes the macroinstruction is presented to the Branch Address inputs. Similar configurations may be used for other applications in which the Branch Address inputs are typically supplied directly from the microprogram memory.


Figure 3. Control Section of a Microprogrammed CPU

NOTES

Signetics

## NOTES

## Section 7 <br> Special Purpose Circuits

## INDEX

Section 7 - Special Purpose Circuits
Index ..... 7-1
8X01A CRC Generator/Checker ..... 7-3
9401 CRC Generator/Checker ..... 7-39403$8 \times 41$
8X602960
2964B
64 -Bit FIFO Buffer Memory $(16 \times 4)$ ..... $7-7$
Autodirectional Bus Transceiver ..... 7-17
FIFO RAM Controller (FRC) ..... 7-22
Error Detection and Correction (EDC) Unit ..... 7-30
Dynamic Memory Controller ..... 7-31

## PRELIMINARY

## DESIGN FEATURES

- TTL inputs /outputs
- 12MHz (Max) data rate
- Separate preset/reset controls
- SDLC specified pattern match (8x01A only)
- Automatic right justification
- Pin-for-pin compatibility and functionally identical with $8 \times 01$ (8X01A only)
- $V_{C C}=5 V$
- 14-Pin DIP


## USE AND APPLICATION

- Floppy and other disk systems
- Digital cassette and cartridge systems
- Data communication systems


## PRODUCT DESCRIPTION

The CRC Generator/Checker (8X01A or 9401) provides errorcorrection capabilities for digital systems that handie serial data. The two parts differ in that the 8X01A provides Synchronous Data Link Control (SDLC).

The serial data stream is divided by a selected polynomial; the remainder resulting from this algebraic process is transmitted at the end of the data stream as a Cyclic Redundancy Check Character (CRCC). At the receiving end, the same calculation is performed on the data. If the received message is error-free, the calculated remainder should satisfy a predetermined pattern. In most cases, the remainder is zero; however, where SDLC protocols (8X01A only) are used, the correct remainder is 1111000010111000 ( $X^{0}$ $\mathrm{X}^{15}$ ).
Eight polynomials are provided and any of these can be selected via a 3-bit control bus. Popular polynomials, such as CRC-16 and CCITT are implemented and the one selected can be programmed to start with all zeroes or all ones. Right justification for polynomials of degree less than 16 is automatic.

## FUNCTIONAL OPERATION

## 8X01A and 9401

The CRC Generator/Checker circuit provides a means of detecting errors in a serial data communications environment. A binary message can be interpreted as a binary polynomial $H(x)$. This polynomial can be divided by a generator polynomial $P(x)$ such that $H(x)=$ $P(x) Q(x)+R(x)$ whereby $Q(x)$ is the quotient and $R(x)$ is the remainder. During transmission, the remainder is appended to the end of the message as check bits. For a given message, a unique remainder is generated. Hardware implementation of division is simply a feedback shift register with Exclusive-OR gating. Subtraction and addition in modulo 2 is implemented by the Exclusive-OR function. The number of shift register stages is equal to the degree of the divisor polynomial.

The accompanying truth table defines the polynomials implemented in the CRC circuit. Each polynomial can be selected via control inputs $S_{0}, S_{1}$ and $S_{2}$. To generate the check bits, the data stream is entered via the Data (D) input, using the high to low transition of the Clock ( $\overline{C P}$ ) input. This data is gated with the most significant output (Q) of the shift register which, in turn, controls the exclusive OR gates. The Check Word Enable (CWE) must be held high while the data is being entered. After the last data bit is entered, the CWE is brought low and the check bits are shifted out of the register and appended to the data bits using external gating-see Check Word Generation diagram.

To check an incoming message for errors, both the data and check bits are entered through the "D" input with the CWE input held high. The 801A while not in the data path, monitors the message. After the last check bit is entered, in the 8X01A, the ERror output is made valid by a high-to-low transition of $\overline{\mathrm{CP}}$. If no error is detected during the data transmission, all bits of the internal register are low and the ERror output is also low; if an error is detected, it is reflected by the bit pattern and the ERror output is high. The ERror output status remains valid until the next high-to-low transition of $\overline{C P}$ or until initialized by the preset ( $\overline{\mathrm{P}}$ ) or reset (MR) functions. The $\overline{\mathrm{PME}}$ line must be high if the ERror output is used to indicate an all-zero result.

A high level applied to the Master Reset (MR) input asynchronously clears the shift register. A low level applied to the Preset ( $P$ ) input asynchronously sets all bits to the appropriate state if the controlcode inputs $\left(S_{0}, S_{1}\right.$, and $\left.S_{2}\right)$ specify a 16 -bit polynomial. In the

## 8X01A \& 9401 PACKAGE/PIN DESIGNATOR




NOTE
Refer to Truth Table on next page for selection of polynomials.

# CRC GENERATOR/CHECKER 

## PRELIMINARY

## FUNCTIONAL OPERATION (cont'd)

case of check polynomials that are 8-or-12 bits in length, only the most significant 8 -or- 12 bits of the shift register are set; all remaining bits are cleared.

## 8X01A ONLY

For data communications using the Synchronous Data Link Control (SDLC) protocol, the 8X01A is preset to an all-ones configuration before any accumulation is done; this applies to both transmitting and receiving modes of operation. Using SDLC, the check sum shifted out of the 8X01A must be inverted.

During the receiving mode, a special pattern of $1111000010111000\left(X^{0}-X^{15}\right)$ is used in place of all-zeroes to check for a valid message. The Pattern Match Enable pin allows the user to select this option. If $\overline{\text { PME }}$ is low during the last bit time of the message, the ERror output is low providing the result matches the special pattern; if an error occurs, ER is high.

TRUTH TABLE

| SELECT CODE |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $S_{2}$ | $S_{1}$ | $S_{0}$ |  |  |
| L | L | L | $x^{16}+x^{15}+x^{2}+1$ | CRC-16 |
| L | L | $H$ | $x^{16}+x^{14}+x+1$ | CRC-16 REVERSE |
| L | $H$ | L | $x^{16}+x^{15}+x^{13}+x^{7}+x^{4}+x^{2}+x^{1}+1$ |  |
| L | $H$ | $H$ | $x^{12}+x^{11}+x^{3}+x^{2}+x+1$ | CRC-12 |
| $H$ | L | L | $x^{8}+x^{7}+x^{5}+x^{4}+x+1$ |  |
| $H$ | L | $H$ | $x^{8}+1$ | LRC-8 |
| $H$ | $H$ | L | $x^{16}+x^{12}+x^{5}+1$ | CRC-CCITT |
| $H$ | $H$ | $H$ | $x^{16}+x^{11}+x^{4}+1$ | CRC-CCITT REVERSE |

RECOMMENDED OPERATING CONDITIONS

| \multirow{2}{*}{ PARAMETER } |  | LIMITS |  |  | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Typ | Max |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.75 | 5.0 | 5.25 | V |
| $\overline{\mathrm{CP}}$ | Clock input | 0 |  | 12 | MHz |

## DC ELECTRICAL CHARACTERISTICS FOR 8X01A

| PARAMETER | DESCRIPTION | TEST CONDITIONS ${ }^{1}$ | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage |  | 2.0 |  |  | 20 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage |  |  |  | 0.8 |  |  | 0.7 | V |
| $V_{\text {IC }}$ | Input clamp diode voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}^{\mathrm{N}}=-18 \mathrm{~mA}$ |  | -0.9 | $-1.5$ |  | -0.9 | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.7 | 34 |  | 2.4 | 3.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Mın}, \mathrm{IOL}=4.0 \mathrm{~mA}$ |  | 0.35 | 0.4 |  | 0.35 | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 045 | 0.5 |  | - | - | V |
| IIL | Input low current | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -0.22 | -0.36 |  | -0.22 | -0.36 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Input high current Max input current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| 1 H |  | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| IOS | Output short cırcuit current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=\mathrm{OV}^{2}$ | -10 |  | -42 | -10 |  | -42 | mA |
| ${ }^{1} \mathrm{CC}$ | Supply current | $\mathrm{V}_{\mathrm{CC}}=$ Max, inputs open |  | 60 | 110 |  | 60 | 110 | mA |

## DC ELECTRICAL CHARACTERISTICS FOR 9401

| PARAMETER | DESCRIPTION | TEST CONDITIONS ${ }^{1}$ | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{I}} \mathrm{H}$ | Input high voltage | Guar. input high voltage | 2.0 |  |  | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Input low voltage | Guar. input low voltage |  |  | 08 |  |  | 0.7 | V |
| $V_{\text {IC }}$ | Input clamp diode voltage | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Min} \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | -0.9 | -1.5 |  | -0.9 | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 | 3.4 |  | 2.4 | 3.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  | 0.35 | 0.4 |  | 0.35 | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Mın}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | 045 | 0.5 |  | - | - | V |
| IL | Input low current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  | -0.22 | -0.36 |  | -0.22 | -036 | mA |
| $\mathrm{IIH}^{\text {H }}$ | Input high current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  | 10 | 40 |  | 10 | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\text {IN }}=55 \mathrm{~V}$ |  |  | 1.0 |  |  | 1.0 | mA |
| IOS | Output short circuit current ${ }^{2}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | -15 |  | -100 | -15 |  | -100 | mA |
| ${ }^{\prime} \mathrm{CC}$ | Supply current | $V_{C C}=$ Max, inputs open |  | 70 | 110 |  | 70 | 110 | mA |

NOTES 1 Commercial- $V_{C C}($ min $)=475 \mathrm{~V}, \mathrm{~V}_{C C}($ max $)=525 \mathrm{~V} \quad$ Military $-V_{C C}($ min $)=450 \mathrm{~V}, \mathrm{~V}_{C C}($ max $)=550 \mathrm{~V} 2$ No more than one output should be shorted at a time

AC ELECTRICAL CHARACTERISTICS FOR 8X01A $\quad \mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| PARAMETER | DESCRIPTION | FROM | то | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| ${ }^{\prime}$ max | Max clock freq |  |  |  | 12 |  |  | 12 |  |  | MHz |
| $\begin{aligned} & \text { PULSE WIDTHS: } \\ & t_{w}-\overline{C P}(L) \\ & t_{w}-\bar{P}(L) \\ & t_{w}-M R(H) \end{aligned}$ | Clock low <br> Preset low <br> Master reset high |  |  | See figure 2 <br> See figure 3 <br> See figure 4 | $\begin{aligned} & 35 \\ & 35 \\ & 35 \end{aligned}$ |  |  | $\begin{aligned} & 35 \\ & 35 \\ & 35 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\begin{aligned} & \text { SETUP/HOLD } \\ & \text { TIMES: } \\ & t_{s}-D \\ & t_{s}-C W E \\ & t_{h}-D \& C W E \end{aligned}$ | Setup time Setup time Hold time | Data <br> CWE <br> Data \& CWE | Clock Clock Clock | See figure 5 | $\begin{gathered} 55 \\ 55 \\ 0 \end{gathered}$ |  |  | $\begin{gathered} 55 \\ 55 \\ 0 \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| PROPAGATION DELAY: <br> tPLH,PHL <br> tPLH,PHL <br> ${ }^{\text {tPLH,PHL}}$ <br> ${ }^{\text {tPLH,PHL}}$ <br> ${ }^{\text {tPLH,PHL }}$ <br> ${ }^{\text {tPLH,PHL}}$ | Low-to-High and High-to-Low Low-to-High and High-to-Low Low-to-High and High-to-Low Low-to-High and High-to-Low Low-to-High and High-to-Low Low-to-High and High-to-Low | $\overline{\text { PRESET }}$ <br> Master reset <br> PRESET <br> Master reset <br> $\overline{C P}$ <br> $\overline{C P}$ | Data output Data output Error output Error output Data output Error output | See figures $1,2, \& 3$ See figure 4 See figure 3 See figure 4 See figure 2 See figure 2 |  |  | 55 <br> 55 <br> 55 <br> 55 <br> 55 <br> 55 |  |  | 55 55 55 55 55 55 |  |
| ${ }_{\text {t }}$ REC | Recovery time | Preset, MR | Clock | See fig. 3 \& 4 | 35 |  |  | 35 |  |  | ns |

AC ELECTRICAL CHARACTERISTICS FOR $9401 \quad \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| PARAMETER | DESCRIPTION | FROM | то | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $f_{\text {max }}$ | Max clock freq |  |  |  | 12 | 20 |  | 12 | 20 |  | MHz |
| $\begin{aligned} & \text { PULSE WIDTHS: } \\ & t_{w}-\overline{-\bar{P}(L)} \\ & t_{w}-\bar{P}(L) \\ & t_{w}-M R(H) \\ & \hline \end{aligned}$ | Clock low <br> Preset low <br> Master reset high |  |  | See figure 2 See figure 3 See figure 4 | $\begin{aligned} & 35 \\ & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 30 \\ & 25 \end{aligned}$ |  | $\begin{aligned} & 35 \\ & 40 \\ & 35 \end{aligned}$ | $\begin{aligned} & 30 \\ & 25 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| SETUP/HOLD <br> TIMES: $\begin{aligned} & \mathrm{t}_{\mathrm{s}}-\mathrm{D} \\ & \mathrm{t}_{\mathbf{s}}-\mathrm{CWE} \\ & \mathrm{t}_{\mathrm{h}}-\mathrm{D} \& \mathrm{CWE} \end{aligned}$ | Setup time Setup time Hold time | Data <br> CWE <br> Data \& CWE | Clock Clock Clock | See figure 5 | $\begin{gathered} 55 \\ 55 \\ 0 \\ \hline \end{gathered}$ | $\begin{aligned} & 35 \\ & 35 \\ & -8 \end{aligned}$ |  | $\begin{gathered} 55 \\ 55 \\ 0 \end{gathered}$ | $\begin{aligned} & 35 \\ & 35 \\ & -8 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| PROPAGATION DELAY: <br> tPLH,PHL <br> ${ }^{\text {tPLH,PHL}}$ <br> ${ }^{\text {tPLH,PHL}}$ <br> ${ }^{\text {tPLH,PHL }}$ <br> ${ }^{\text {tPLH,PHL}}$ <br> ${ }^{\text {tPLH,PHL}}$ | Low-to-High and High-to-Low Low-to-High and High-to-Low Low-to-High and High-to-Low Low-to-High and High-to-Low Low-to-High and High-to-Low Low-to-High and High-to-Low | PRESET <br> Master reset <br> $\overline{\text { PRESET }}$ <br> Master reset <br> $\overline{\mathrm{CP}}$ <br> $\overline{C P}$ | Data output Data output Error output Error output Data output Error output | See figures $1,2, \& 3$ <br> See figure 4 <br> See figure 3 <br> See figure 4 <br> See figure 2 <br> See figure 2 |  | 40 30 40 40 30 40 | 60 55 60 60 55 60 |  | 40 30 40 40 30 40 | 60 55 60 60 55 60 | ns ns ns ns ns ns |
| trec | Recovery time | Preset, MR | Clock | See fig. 3 \& 4 | 35 | 25 |  | 35 | 25 |  | ns |

PRELIMINARY

## TEST CIRCUIT



INPUT/OUTPUT STRUCTURES



Figure 1. Check Word Generation


Figure 2. Propagation Delay - $\overline{\mathbf{C P}}$ to $Q$ and $\overline{\mathbf{C P}}$ to $\mathbf{E R}$


Figure 3. Propagation Delay - $\bar{P}$ to $Q$ and $E R$; Recovery Time- $\overline{\mathbf{P}}$ to $\overline{\mathbf{C P}}$.


Figure 4. Propagation Delay - MR to $Q$ and ER; Recovery Time - MR to $\overline{\mathbf{C P}}$


Figure 5. Setup and Hold Times - D to $\overline{\mathbf{C P}}$, CWE to $\overline{\mathrm{CP}}$, and $\overline{\text { PME }}$ to $\overline{\mathrm{CP}}$

## FEATURES

- 10MHz Serial or Parallel Data Rate
- Serial or Parallel Input and Output
- Expandable Without External Logic
- Three-State Outputs
- Fully TTL-Compatible
- Slim (0.4 in.) 24-Pin DIP


## PRODUCT DESCRIPTION

The 9403 is an expandable fall-through type First-In First-Out (FIFO) Buffer Memory that is optimized for high-speed disc/tape controllers and communication-buffer applications. In multiples of four, the device can be expanded to any number of bits and subsequently, to any number of words. Serial or parallel data can be asynchronously entered or retrieved which makes the 9403 the cost-effective solution for implementing buffer memories.

## PIN DESIGNATIONS \& DESCRIPTIONS



## FUNCTIONAL DESCRIPTION

As shown in Figure 1, the 9403 consists of three parts which operate asynchronously and are virtually independent. These parts are:

- Input Register-with serial and parallel data inputs and control signals that permit easy expansion and a handshake interface.
- FIFO Stack-4-bit wide, 14 -word deep fall-through type with self-contained control logic.
- Output Register - with serial and parallel data outputs and control signals that permit easy expansion and a handshake interface.


Figure 1. Simplified Block Diagram of 9403 Buffer Memory

## INPUT REGISTER

Data can be entered serially or, using the parallel mode of operation, data is entered in 4 -bit increments. In either case, the data is subsequently transferred to the fall-through stack;
the functional equivalent of this register is shown in Figure 2. The Input Register Full (IRF) status signal is internally generated by the $\underline{R}$ egister $\underline{S}$ tatus (RS) flip-flop; when initialized, the $\bar{Q}$ (류F) output of this flip-flop is high.


Figure 2. Functional Equivalent of Input Register

## Serial Entry (Input Register)

Serial data is entered via the $D_{S}$ input and is handled by a 5 -bit shift register consisting of flip-flops F3, F2, F1, F0, and RS. With IES and PL both low, each high-to-low transition of the serial input clock ( $\overline{\mathrm{CPSI}}$ ) shifts the input data in domıno order from F3 to F2 to F1 to F0. After the fourth clock transition, the four bits of serial data are alıgned in F3 through FO and RS is set, forcing $\overline{\mathrm{RF}}$ low and inhibitıng $\overline{\mathrm{CPSI}}$ until contents of the input register are transferred to the stack. Figure 3 shows how a serial train of 64 -bits would appear in the 9403 -four bits (B60-B63) in the input register, 56 bits (B4-B59) in the stack, and four bits ( $\mathrm{BO}-\mathrm{B} 3$ ) in the output register.

## Parallel Entry (Input Register)

When PL is high and $\overline{\mathrm{CPSI}}$ is low (Figure 2), flip-flops FO-F3 are loaded with data and $\overline{\mathrm{RF}}$ is forced low This condition remains until current data is transferred to the stack Once the data is transferred, $\overline{\mathrm{RF}}$ is driven high and new data can again be clocked into the input flip-flops if parallel expansion is not being implemented, $\overline{\mathrm{ES}}$ must be low to establish row mastership-refer to discussion of parallel expansion


Figure 3. Final Bit Positions Resulting from a Serial Train of 64 -Bits

## STACK OPERATION

As shown in Figure 2, the outputs of FO-F3 are applied to the stack under control of a signal derived from TTS. When TTS is low, an attempt to inititate a fall-through action is made if the top location of stack is empty, data is loaded and the input register is re-initialized provided PL is low. Note that initialization is postponed until PL is again low. Thus, automatic FIFO action is achieved by connecting the $\overline{\mathrm{TTS}}$ input to the $\overline{\mathrm{IRF}}$ output

The RS flip-flop (Figure 2) records the fact that data has been transferred to the stack; this flip-flop is not cleared until PL goes low. Therefore, if a particular data word is transferred to the stack and falls to the second location before PL goes low, the same word will not be re-transferred even though IRF and TTS are still low. Once data enters the stack, "fall-through" is automatic; a delay is necessary only when waiting for the next stack location to empty. In the 9403, as in most modern FIFO designs, the $\overline{M R}$ input initializes the stack control section and does not clear the data

## OUTPUT REGISTER

This register receives and stores 4-bits of data from the bottom stack location and, on demand, outputs the data onto a three-state 4-bit parallel data bus or a three-state serial data bus. The Output Register Full ( $\overline{O R E}$ ) status signal is internallygenerated by the FX flip-flop, when data is transferred from the

## Retrieval of Parallel Data

With the stack empty and $\overline{\mathrm{MR}}$ in the active-low state, the $\overline{\mathrm{ORE}}$ output goes low, signifying that the output register is also empty When new data is entered and has fallen through to bottom location of the stack, it is automatically transferred to the output register, provided the Transfer Out Parallel (TOP)


Figure 4. Functional Equivalent of Output Register
stack to the output register, $\overline{\text { ORE }}$ goes high The functional equivalent of the output register is shown in Figure 4

## Retrieval of Serial Data

When the FIFO stack is empty and $\overline{M R}$ is driven low, the $\overline{\text { ORE }}$ output goes low to indicate that the output register is ready to accept new data from the stack After new data is entered and falls through to the bottom stack location, it is transferred to the output register provided $\overline{T O S}$ is low and TOP is high As a result of the data transfer, $\overline{\text { ORE }}$ goes high indicatıng valid data in the output register Subsequently, the $\bar{Q}_{S}$ output is automatically enabled and the first data bit is transmitted to the threestate serial data bus Henceforth, a serial shift of data occurs on each high-to-low transition of $\overline{\mathrm{CPSO}}$. On the fourth transition, the register is emptied, $\overline{O R E}$ is forced low, and serial output $\bar{Q}_{S}$ is disabled To request a new word from the stack, the $\overline{\text { TOS }}$ input can be connected to the $\overline{\text { ORE output }}$
input is high When the data is transferred from stack-to-register, $\overline{O R E}$ goes high and valıd data appears at $Q_{0} Q_{3}$ (Figure 4), provided the three-state buffers are enabled, that is, $\overline{E O}$ is active-low When TOP goes low, $\overline{\mathrm{ORE}}$ is driven low which indicates that the data output cycle is complete; however, the original data remains latched in the flip-flops until the next word (if available) is transferred from the stack to the output register.

For parallel operation, $\overline{\mathrm{CPSO}}$ must be low, whereas, $\overline{\mathrm{TOS}}$ should be grounded for single-slice operation or connected to the appropriate $\overline{O R E}$ for expanded operation The TOP input is not edge-triggered, therefore, if it goes high before data is avaılable from stack but data becomes available before it goes low, the data will be transferred to the output register However, internal control circuits prevent the same data from being transferred twice if TOP goes high and returns to low before data is available from the stack, $\overline{O R E}$ will remain low, indicating the absence of valid output data.

## VERTICAL EXPANSION

In a vertical structure, the 9403 can be expanded to achieve greater word capacity without any external parts; a 46-word by 4-bit FIFO is shown in Figure 5. Using the same technique and simular connections, any FIFO of $15 n+1$ words (where $n$ is the number of devices) can be constructed. Observe that word expansion does not sacrifice flexibility of the 9403 FIFO as regards serial/parallel input and output.

## HORIZONTAL EXPANSION

The 9403 can be horizontally expanded to store long words in multiples of 4 -bits, again without external logic. Connections required to form a 16 -word by 12 -bit FIFO are shown in Figure 6 , using sımilar technıques, any 16 -word by $4 n$-bit FIFO (where $n$ is the number of devices) can be constructed.

For horizontal or bit expansion, it is good practice to connect, respectively, the $\overline{\mathrm{RF}}$ and $\overline{\mathrm{ORE}}$ outputs of the right-most device (most significant device) to the $\overline{\mathrm{TTS}}$ and $\overline{\mathrm{TOS}}$ inputs of all devices to the left (least significant devices) to guarantee that no operation is initiated before each and every device is ready Word expansion does not affect the ability of the 9403 to handle serial/parallel inputs and outputs, however, the ripple form of expansion shown in Figure 6 does extract a penalty in speed of operation Whereas a single 9403 is guaranteed to operate at 10 MHz , an array of four FIFOs connected as shown is guaranteed to operate at 43 MHz


Figure 5. Word Expansion


Figure 6. Bit Expansion

## HORIZONTAL AND VERTICAL EXPANSION

In addition to bit-or-word expansion, the 9403 can be used to expand in both the horizontal and vertical directions; a 31-word by 16 -bit FIFO is shown in Figure 7 Using the same or similar techniques, any FIFO of $15 m+1$ words by $4 n$-bits can be constructed, where $m$ is the number of devices in a column and $n$ is
the number of devices in a row.
The chart appended to Figure 7 shows the final positions for a contiguous serial entry of 496 bits. Figures 8 and 9, respectively, show the timing relationships involved for data-entry and data-retrieval pertaining to the 31 -word by 16 -bit array


Figure 7. Horizontal and Vertical Expansion-31X16 FIFO


Figure 8. Entry of Serial Data for Array of Figure 7


Figure 9. Retrieval of Serial Data for Array of Figure 7

## INTERLOCKING CIRCUITS

Most conventional FIFO designs provide the status-signal counterparts of $\overline{\mathrm{IRF}}$ and $\overline{\mathrm{ORE}}$. However, when these devices are used in arrays, variations in unit-to-unit operating speeds
require the use of external gating to ensure that all devices have, in fact, completed the last operation. The 9403 incorporates simple but effective master/slave interlocking circuits to elıminate these gatıng requirements.


Figure 10. Functional Equivalent of Interlocking Circuits

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER |  |  | RATING |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power supply voltage | +7 | Vdc |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage | +55 | Vdc |
| $\mathrm{V}_{\mathrm{O}}$ | Off-state output voltage | +5.5 | $\mathrm{Vdc}_{\mathrm{dc}}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operatıng temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS Over operating temperature range unless otherwise noted

| PARAMETER |  | TEST CONDITIONS ${ }^{\mathbf{1 , 2}}$ | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high voltage |  | Guaranteed input high voltage | 2.0 |  |  | V |
| $V_{\text {IL }}$ | Input low voltage | Guaranteed input low voltage |  |  | 0.8 | $v$ |
| $V^{\text {CD }}$ | Input Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  | -0.9 | $-1.5$ | v |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage, $\overline{\text { ORE, }} \overline{\text { IRF }}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 24 | 3.4 |  | $v$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage, $\mathrm{Q}_{0}-\mathrm{Q}_{3}, \mathrm{Q}_{5}$ | $\mathrm{l}^{\mathrm{OH}}=-5.7 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$ | 2.4 | 3.1 |  | $v$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage, $Q_{0}-Q_{3} ; Q_{S}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{IOL}=16 \mathrm{~mA}$ |  | 0.35 | 0.5 | $v$ |
| $\mathrm{V}_{\text {OL }}$ | Output low voltage, $\overline{\text { ORE, IRF }}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{l} \mathrm{OL}=8.0 \mathrm{~mA}$ |  | 0.35 | 0.5 | $v$ |
| Iozh | Output off current high, $Q_{0}-Q_{3}, Q_{S}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=2 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IOZL | Output off current low, $Q_{0} \cdot Q_{3}, Q_{S}$ | $\mathrm{V}_{\text {CC }}=\mathrm{Max}, \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{E}}=2 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input high current | $V_{C C}=\operatorname{Max}, V_{\text {IN }}=2.7 \mathrm{~V}$ |  | 1.0 | 40 | $\mu \mathrm{A}$ |
| It | Input low current, all except $\overline{\mathrm{OES}}$ \& | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 1.0 -0.36 | mA |
| ILL | $\frac{\text { Input low current, all except OES \& }}{\text { IES }}$ | $\mathrm{V}_{\text {CC }}=$ Max, $\mathrm{V}_{\text {IN }}=04 \mathrm{~V}$ |  |  | -0.36 -0.96 -130 | mA |
| los | Output short circuit current, $Q_{0}-Q_{3}, Q_{S}$ ORE, OES | $V_{C C}=$ Max, $V_{\text {OUT }}=0,($ Note 3) | $-30$ |  | -130 | mA |
| ICC | Supply Current | $\mathrm{V}_{\text {CC }}$ Max, Inputs open |  | 115 | 170 | mA |

## NOTES

[^7]AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | FROM INPUT | ТО OUTPUT | TEST CONDITIONS ${ }^{\text {1,2,3}}$ | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  |  | Typ | Max |  |
| FALL-THROUGH TIME |  |  | Positive going PL | $Q_{0} \mathrm{Q}_{3}$ | $\overline{\text { TTS }}$ connected to $\overline{\mathrm{RF}}$, TOS connected to ORE, $\overline{\mathrm{IES}}, \overline{\mathrm{OES}}, \overline{\mathrm{EO}}, \mathrm{CPSO}$ low, TOP high (f, Fig 11) |  | 450 | 600 | ns |
| PROPAGATION DELAY ${ }^{\text {tpLH }}$ Low-to-hıgh ${ }^{\text {tpHL }}$ High-to-low |  | Negative going TTS Negative going CPSI | $\overline{\frac{\mathrm{RF}}{\mathrm{RFF}}}$ | Stack not full, PL low (a \& b, Fig 11) |  | $\begin{aligned} & 48 \\ & 18 \end{aligned}$ | $\begin{aligned} & 64 \\ & 25 \end{aligned}$ | ns |
| $\begin{aligned} & { }^{\text {tPLH }} \\ & { }^{\text {t}} \mathrm{PHL} \end{aligned}$ | Low-to-high High-to-low | Negative going CPSO | $Q_{S}$ | Serial output $\overline{\mathrm{OES}}$ low, TOP high (c \& d, Fig 11) |  | $\begin{aligned} & 30 \\ & 17 \end{aligned}$ | $\begin{aligned} & 40 \\ & 28 \end{aligned}$ | ns |
| ${ }^{\text {tPHL}}$ | High-to-low | Negative going $\overline{\text { CPSO }}$ | $\overline{\text { ORE }}$ |  |  | 32 | 42 | ns |
| ${ }^{t} \mathrm{PLH}$ ${ }^{\text {tPHL }}$ | Low-to-high High-to-low | Positive going TOP | $Q_{0} \cdot Q_{3}$ | $\overline{\mathrm{EO}}, \overline{\mathrm{CPSO}}$ low (e, Fig 11) |  | $\begin{aligned} & 40 \\ & 31 \end{aligned}$ | $\begin{aligned} & 56 \\ & 45 \end{aligned}$ | ns |
| ${ }^{\text {tpLH }}$ tpHL | Low-to-high High-to-low | Positive going TOP Negative going TOP | $\overline{\overline{\mathrm{ORE}}}$ | Parallel output, $\overline{\mathrm{EO}}, \overline{\mathrm{CPSO}}$ low (e, Fig 11) |  | $\begin{aligned} & 51 \\ & 40 \end{aligned}$ | $\begin{aligned} & 68 \\ & 54 \end{aligned}$ | ns |
| ${ }^{\text {tPLH }}$ | Low-to-high | Negative going $\overline{\text { TOS }}$ | Positive going $\overline{\text { ORE }}$ | Data in stack, TOP high, (c \& d, Fig 11) |  | 41 | 56 | ns |
| ${ }^{\text {tPHL }}$ | High-to-low | Positive going PL | Negative going IRF | Stack not full ( $g \& h$, Fig 11) |  | 20 | 33 | ns |
| ${ }^{\text {tpLH }}$ <br> ${ }^{\text {tpLH}}$ <br> ${ }^{\text {tpLH}}$ | Low-to-high Low-to-high Low-to-high | Negative going PL <br> Positive going $\overline{\mathrm{OES}}$ <br> Positive going IES | Positive going $\overline{\mathrm{IRF}}$ ORE <br> Positive going IRF |  |  | $\begin{aligned} & 33 \\ & 26 \\ & 31 \end{aligned}$ | $\begin{aligned} & 46 \\ & 44 \\ & 40 \end{aligned}$ | ns |
| ENABLE DELAY ${ }^{\text {tpZH High }}$ ${ }^{\text {tp }} \mathrm{PL}$ Low |  | $\overline{E O}$ | $Q_{0}-Q_{3}$ | Out of high impedance state |  | 9 | $\begin{aligned} & 14 \\ & 20 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{tPLL}} \\ & { }^{\mathrm{t} P \mathrm{H}} \end{aligned}$ | Low <br> High | Negative going $\overline{\mathrm{OES}}$ | $\mathrm{Q}_{\mathrm{S}}$ |  |  | 13 | $\begin{aligned} & 25 \\ & 20 \end{aligned}$ | ns |
| $\begin{array}{\|cc} \text { DISABLE DELAY } \\ \text { tpLZ }^{\text {tpHZ }} & \text { Low } \\ { }^{\text {tpHZ }} & \text { High } \end{array}$ |  | $\overline{\mathrm{EO}}$ | $Q_{0} \cdot Q_{3}$ | Into high impedance state |  | 7 | 14 | ns |
| $\begin{aligned} & { }^{\text {tpLZ }} \\ & { }^{\text {t}} \mathrm{PHZ} \end{aligned}$ | Low <br> High | Negative going $\overline{\mathrm{OES}}$ | $\mathrm{Q}_{S}$ |  |  | 7 | 14 | ns |
| APPEARANCE TIME  <br> ${ }^{\text {t AP }}$ Parallel <br> ${ }^{\text {t AS }}$ Serial |  | $\overline{\overline{O R E}}$ | $\begin{aligned} & Q_{0} \cdot Q_{3} \\ & Q_{S} \end{aligned}$ | Time elapsed between $\overline{\mathrm{ORE}}$ going high and valid data appearing at output, negative number indicates data available before $\overline{\text { ORE }}$ goes high |  | $\begin{gathered} -12 \\ 6 \end{gathered}$ | $\begin{array}{r} -5 \\ 10 \end{array}$ | ns |
| PULSE WIDTH$\begin{array}{ll} \text { tPWL } \\ \text { tPWH } & \overline{\mathrm{CPSI}} \text { low } \\ \text { tPSI high } \end{array}$ |  |  |  | Stack not full, PL low (a \& b, Fig 11) | $\begin{aligned} & 20 \\ & 33 \end{aligned}$ | $\begin{aligned} & 11 \\ & 19 \end{aligned}$ |  | ns |
| ${ }^{\text {tPWL }}$ ${ }^{\text {tPWH }}$ | TOP low <br> TOP high |  |  | $\overline{\text { CPSO }}$ low, data avallable in stack (e, Fig 11) | $\begin{aligned} & 30 \\ & 26 \end{aligned}$ | $\begin{aligned} & 17 \\ & 13 \end{aligned}$ |  | ns |
| ${ }^{\text {tpWL }}$ <br> ${ }^{\text {tPWH }}$ | $\overline{\overline{\text { CPSO }} \text { low }}$ |  |  | TOP high, data in stack, (c \& d, Fig 11) | $\begin{aligned} & 30 \\ & 32 \end{aligned}$ | $\begin{aligned} & 16 \\ & 18 \end{aligned}$ |  | ns |
| ${ }^{\text {tPWH }}$ | PL high |  |  | Stack not full ( $\mathrm{g} \& \mathrm{~h}, \mathrm{Fig}$ 11) | 40 | 29 |  | ns |
| ${ }^{\text {tPWL }}$ | $\overline{T T S}$ low (sen or parallel m |  |  | Stack not full (a, b, g, \& h, Fig 11) | 20 | 9 |  | ns |
| tPWL | $\overline{M R}$ low |  |  | (f. Fig 11) | 25 | 13 |  | ns |
| SETUP and HOLD TIME  <br> $t_{s}$ Setup time <br> $t_{h}$ Hold time |  | $\begin{aligned} & \mathrm{D}_{\mathrm{S}} \\ & \mathrm{D}_{\mathrm{S}} \end{aligned}$ | $\frac{\text { Negative } \overline{\text { CPSI }}}{}$ | PL low (a \& b, Fig 11) | 28 0 | $\begin{array}{r} 17 \\ -6 \end{array}$ |  | ns |

AC ELECTRICAL CHARACTERISTICS $\mathrm{v}_{\mathrm{CC}}=50 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Cont'd)

|  | PARAMETER | FROM | TO | TEST CONDITIONS ${ }^{\text {1,2,3}}$ |  | LIMIT |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RAMETER | FROM | TO |  | Min | Typ | Max |  |
| $t_{s}$ | Setup time | Parallel inputs | PL | Length of time parallel inputs must be applied prior to rising edge of PL | 0 | -22 |  | ns |
| $t_{\text {h }}$ | Hold tıme | Parallel inputs | PL | Length of time parallel inputs must remain applied after falling edge of PL | 2 |  |  | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Set up time (serial or parallel mode) | TTS | $\overline{\mathrm{IRF}}$ | ( $\mathrm{a}, \mathrm{b}, \mathrm{g}, \& \mathrm{~h}, \mathrm{Fig} 11$ ) | 0 | -20 |  | ns |
| $t_{s}$ | Setup time | Negative going $\overline{\text { ORE }}$ | Negative going $\overline{\text { TOS }}$ | TOP high (c \& d, Fig 11) | 0 | -24 |  | ns |
| $\begin{aligned} & t_{s} \\ & t_{s} \end{aligned}$ | Setup time <br> Setup time | Negative going $\overline{\text { IES }}$ Negative TTS | $\overline{\overline{\mathrm{CPSI}}}$ | (b, Fig 11) | $\begin{aligned} & 45 \\ & 84 \end{aligned}$ | $\begin{aligned} & 23 \\ & 58 \end{aligned}$ |  | ns |
| RECOVERY TIME ${ }^{\text {trec }}$ |  | $\overline{\mathrm{MR}}$ | Any input | (f, Fig 11) | 15 | 5 |  | ns |

NOTES
1 Initialization requires a master reset to occur after power has been applied 3 If stack is full, $\overline{\mathbb{R F}}$ will stay low
2 TTS normally connected to IRF


Figure 11. 9403 Timing and Parameter-Measurement Information


Figure 11. 9403 Timing and Parameter-Measurement Information (Cont'd)

## LOGIC DIAGRAM



## DESIGN FEATURES

- Intelligent bidirectional bus repeater with self-generating or external control
- Eight independent channels
- Open-collector outputs (meets DEC UNIBUS* specifications)
- TTL compatible
- High speed (30-nanoseconds max)
- Expandable to any number of bits
- High input impedance for every operating value of $\mathbf{V}_{\mathrm{CC}}$
- Low input current (less than 100-microamperes); high output current (up to 70 -milliamperes)
- 0.6 in. 24-pin DIP
- +5 V supply


## USE AND APPLICATION

- Minicomputers
- Microcomputers MOS/Bipolar
- Communications
- Signal buffer
- Bus fan-out extensions
- Distributed processing
- Bidirectional bus connector/isolator


## PRODUCT DESCRIPTION

The Signetics 8X41 Autodirectional Bus Transceiver is a general purpose asynchronous device ideal for system bus expansion applications. The $8 \times 41$ consists of eight data channels, each with one pair of terminals ( $A_{1}$ and $\left.B_{1}\right)$; each data channel can be operated independently.

The device requires no external controls since all intelligence is internally generated; thus, operation of the device is completely autonomous. The first logic low signal that occurs on one channel terminal $\left(A_{1}\right.$ or $\left.B_{1}\right)$ will be repeated on the corresponding terminal $\left(B_{1}\right.$ or $\left.A_{1}\right)$ of the same channel.

The $8 \times 41$ is designed for use in open-collector bus systems where high speed and low-current inputs/high-current outputs are required. In system configurations, the discrete capabilities of the bus transceiver can be expanded by parallel connection to service any number of bits. To provide reliable operation and integrity of data transfers, all channels are disabled by an on-chip power monitor whenever $\mathrm{V}_{\mathrm{CC}}$ falls below approximately 4 V .

## FUNCTIONAL OPERATION

The 8X41 (Figure 1) consists of eight functionally independent yet logically identical channels. Each channel consists of two bus terminals ( $A_{1}$ and $B_{1}$ ); each terminal is internally connected to an open-collector driver and a high-impedance receiver. The monitoring state of each channel is defined when both terminals ( $A_{1}$ and $B_{1}$ ) are "high"; in this state, the internal logic of the $8 \times 41$ continually examines the $A$ and $B$ bus signals to determine signal direction- $A_{1}$ to $B_{1}$ or $B_{1}$ to $A_{1}$. A low signal occurring at either of the two terminals causes the open-collector driver on the opposite terminal to follow suit; hence, the signal is repeated by the $8 \times 41$. For each channel, latches L1 and L2 determine signal direction. As shown in the truth table for these latches, there is no transmission of data when both signals are low, however, this condition should never occur during normal system operation.

The internal automatic direction control can be overridden by either or both of the common disable inputs- $\overline{\mathrm{DBA}}$ and $\overline{\mathrm{DAB}}$. When $\overline{\mathrm{DBA}}$ is driven low ( $\overline{\mathrm{DAB}}=$ high $)$, the $B_{1}$ to $A_{1}$ path is interrupted and the device becomes a unidirectional repeater in the $A_{1}$ to $B_{1}$ direction only. With these conditions reversed ( $\overline{\mathrm{DAB}}=$ low and $\overline{\mathrm{DBA}}=$ high ), the $A_{1}$ to $B_{1}$ path is interrupted and the chip functions as a unidirectional repeater in the $B_{1}$ to $A_{1}$ direction. When both control signals are low, data passage is inhibited in both directions. Refer to the I/O truth table for all possible input/output conditions.
*Trademark of the Digıtal Equipment Corporation

## 8X41 PACKAGE/PIN DESIGNATIONS




Figure 1. Logic Diagram of $8 \times 41$
INPUT/OUTPUT TRUTH TABLE

| EXTERNAL CONTROLS |  | INPUT SIGNALS |  | OUTPUT DRIVER SIGNALS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { DAB }}$ | $\overline{\text { DBA }}$ | $\mathrm{A}_{\mathbf{i}}$ | $\mathrm{B}_{\mathbf{i}}$ | $A D_{\text {i }}$ | $\mathrm{BD}_{\mathbf{i}}$ |
| H | H | L | L | H | H |
| H | H | L | H | H | L |
| H | H | H | L | L | H |
| H | H | H | H | H | H |
| H | L | L | L | H | L |
| H | L | L | H | H | L |
| H | L | H | L | H | H |
| H | L | H | H | H | H |
| L | H | L | L | L | H |
| L | H | L | H | H | H |
| L | H | H | L | L | H |
| L | H | H | H | H | H |
| L | L | X | X | H | H |


| $\overline{\text { DBA }}$ | $\overline{\text { DAB }}$ | FUNCTION |
| :---: | :---: | :--- |
| $\varnothing$ | 0 | Data transmission <br> inhibited |
| $\emptyset$ | 1 | $A_{i} \rightarrow B_{i}$ |
| 1 | 0 | $A_{i}-B_{i}$ |
| 1 | 1 | $A_{i} \rightarrow B_{i}$ <br> $A_{i}-B_{i}$ |

$i=$ Channel $0,1,2,3,4,5,6$, or 7
$A_{i} \rightarrow B_{i}=$ Data transmission from $A_{i}$ to $B_{i}$ $A_{i} \leftarrow B_{i}=$ Data transmission from $B_{i}$ to $A_{i}$

TRUTH TABLE FOR INTERNAL LATCHES

| LATCHES |  | DIRECTION OF DATA |
| :---: | :---: | :--- |
| L1 | L2 |  |
| 1 | 1 | Monitoring state |
| 1 | 0 | $A_{i}$ to $B_{i}$ |
| 0 | 1 | $B_{i}$ to $A_{i}$ |
| 0 | 0 | No transmission |

Notes
$A_{1}=$ External signal $A D_{1}=$ Output $A$ driver $B_{1}=$ External signal $B D_{1}=$ Output $B$ driver X = Don't care

DC CHARACTERISTICS $V_{C C}=5 \mathrm{~V}( \pm 5 \%) ; T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| PARAMETER | DESCRIPTION | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VOL | Bus output low voltage (driver ON) | $\begin{gathered} \mathrm{IOL}_{\mathrm{OL}}=70 \mathrm{~mA} ; \\ \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} \end{gathered}$ |  |  | 0.5 | V |
| ${ }^{*} \mathrm{~V}_{\mathrm{B}}$ | Bus input threshold voltage (driver OFF) |  | 1.3 |  | 1.7 | V |
| $\frac{\mathrm{V}_{\mathrm{IH}}(\overline{\mathrm{DBA}},}{\mathrm{DAB} \text { only })}$ | High level input voltage |  | 2.0 |  |  | v |
| $\frac{V_{\mathrm{IL}}(\overline{\mathrm{DBA}},}{\overline{\mathrm{DAB}} \text { only })}$ | Low level input voltage |  |  |  | 0.8 | V |
| VIC | Input clamp voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \\ & \mathrm{I}_{\mathrm{IL}}=-18 \mathrm{~mA} \\ & \hline \end{aligned}$ |  |  | -1.5 | V |
| VPD | Power ON / OFF detector threshold voltage |  | 3.7 |  | 4.35 | V |
| $\frac{\mathrm{IIH}_{\mathrm{H}}(\overline{\mathrm{DBA}},}{\mathrm{DAB} \text { only) }}$ | High level input current | $\begin{aligned} V_{C C} & =M a x ; \\ V_{I N} & =2.7 \mathrm{~V} \end{aligned}$ |  |  | 20 | $\mu \mathrm{A}$ |
| $\frac{\mathrm{IIL}^{(\mathrm{DBA}}}{\mathrm{DAB} \text { only) }}$ | Low level input current | $\begin{aligned} V_{C C} & =M a x ; \\ V_{I N} & =0.4 \mathrm{~V} \end{aligned}$ |  |  | -0.4 | mA |
| 1 | Bus input current (driver OFF) | $\begin{aligned} V_{C C} & =M a x ; \\ V_{B} & =2.5 V^{*} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} V_{C C} & =M a x ; \\ V_{B} & =O V^{*} \end{aligned}$ |  |  | -20 |  |
| loff | Bus leakage current (power OFF) | $\begin{aligned} V_{C C} & =0 V_{i} \\ V_{B} & =2.5 V^{*} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
| Icc | Supply current | $\begin{aligned} & V_{C C}=M a x ; \\ & A_{0}-A_{7}=\text { Low or } \\ & B_{0}-B_{7}=\text { Low and } \\ & \overline{\mathrm{DBA}}=\overline{\mathrm{DAB}}=\text { High } \end{aligned}$ |  | 145 | 180 | mA |

LOAD CIRCUIT FOR OUTPUTS


Note-
$\mathrm{C}_{\mathrm{L}}$ includes probe and Jig capacitance

AC CHARACTERISTICS $\quad V_{C C}=5 \mathrm{~V}( \pm 5 \%) ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| PARAMETER | DESCRIPTION | FROM | то | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max |  |
| tpLL | Propagation delay | Low $\mathrm{A}_{\mathrm{i}}$ Low $\mathrm{B}_{\mathrm{i}}$ | Low $\mathrm{BD}_{\mathrm{i}}$ Low AD ${ }_{i}$ | $\overline{\mathrm{DBA}}=\overline{\mathrm{DAB}}=\mathrm{High}$ |  |  | 30 | ns |
| tPHH | Propagation delay | High $A_{i}$ High $B_{i}$ | High $\mathrm{BD}_{\mathbf{i}}$ High AD | $\overline{\mathrm{DBA}}=\overline{\mathrm{DAB}}=\mathrm{High}$ |  |  | 30 | ns |
| toh | Propagation delay | High $\mathrm{A}_{\mathrm{i}}$ | High $\mathrm{BD}_{\mathrm{i}}$ | $\overline{\text { DBA }}=$ Low; $\overline{\text { DAB }}=$ High |  |  | 25 | ns |
|  |  | High $\mathrm{B}_{\mathrm{i}}$ | High $\mathrm{AD}_{\mathrm{i}}$ | $\overline{\mathrm{DAB}}=$ Low; $\overline{\mathrm{DBA}}=$ High |  |  | 25 | ns |
| ${ }^{\text {t }}$ DLL | Propagation delay | Low $\mathrm{A}_{\mathrm{i}}$ | Low $\mathrm{BD}_{\mathrm{i}}$ | $\overline{\mathrm{DBA}}=$ Low; $\overline{\mathrm{DAB}}=\mathrm{High}$ |  |  | 25 | ns |
|  |  | Low $\mathrm{B}_{\mathrm{i}}$ | Low $A D_{i}$ | $\overline{\mathrm{DAB}}=$ Low; $\overline{\mathrm{DBA}}=$ High |  |  | 25 | ns |
| tDEH | Propagation delay | Low $\overline{\text { DBA }}$ | High $\mathrm{AD}_{\mathrm{i}}$ | $\overline{\mathrm{DAB}}=$ Low; $\mathrm{B}_{\mathrm{i}}=$ Low |  |  | 30 | ns |
| ${ }^{\text {t }}$ DEL | Propagation delay | High DBA | Low $A D_{i}$ | $\overline{\mathrm{DAB}}=$ Low; $\mathrm{B}_{1}=$ Low |  |  | 30 | ns |
| tDEH | Propagation delay | Low DAB | High $\mathrm{BD}_{\mathrm{i}}$ | $\overline{\mathrm{DBA}}=$ Low; $\mathrm{A}_{1}=$ Low |  |  | 30 | ns |
| tDEL | Propagation delay | High DAB | Low $\mathrm{BD}_{\mathrm{i}}$ | $\overline{\mathrm{DBA}}=$ Low; $A_{i}=$ Low |  |  | 30 | ns |
| $t_{r}$ | Recovery time (see timing diagram) | - | - | $\overline{\mathrm{DBA}}=\overline{\mathrm{DAB}}=\mathrm{High}$ |  | 20 |  | ns |

[^8]
## 8X41 TIMING DIAGRAM



## USING THE 8 X41 IN A BUS-SHARED CONFIGURATION



INTERFACING 8X41 TO IEEE 488 BUS


## DESIGN FEATURES

- 12-Bit FIFO Address Generator
- Data Rate Exceeding 8MHz
- Asynchronous Read/Write Operations
- Three-State Address Outputs
- User-Defined Word Width
- Specifically Designed for Use with High-Speed Bipolar RAMs (Adaptable for Use with MOS RAMs)
- TTL Input and Output
- 16 mA Address-Drive Capability


## USE AND APPLICATION

- Interface Between Independently-Clocked Systems
- Buffer Memories for Disk and/or Tape
- Data Communication Concentrators
- CPU/Terminal Buffering
- DMA Applications
- CRT Terminals


## PRODUCT DESCRIPTION

The Signetics $8 \times 60$ FIFO RAM Controller (FRC) is an address and status generator desıgned to implement a high-speed/high-capacity First-In/First-Out (FIFO) stack utilizing standard off-the-shelf RAMs-see APPLICATIONS on the last page of this data sheet The FRC can control up to 4096 words of buffer memory; intermediate buffer sizes can be selected-refer to the memory length table on the next page. Bult-in arbitration logic handles read/write operations on a first-come/first-served basis.
As shown in Figure 1, the FRC consists of:

- A 12-Bit Write Address Generation Counter (Counter \#1) and a 12-Bit Read Address Generation Counter (Counter \#2).
- A 12-Bit Up/Down Status Counter (Counter \#3).
- Twelve Three-State Address Drivers.
- Control Logic.

The two address counters, \#1 and \#2, respectively, are used to generate write and read addresses; the outputs of these counters are multiplexed to the three-state address drivers. Counter \#3 generates full, empty, and half full status.

## PACKAGE AND PIN DESIGNATIONS




Figure 1. Functional Block Diagram of FIFO RAM Controller

## FUNCTIONAL OPERATION

The FRC operates in either of two basic modes-write into the FIFO buffer memory or read from the FIFO buffer memory. These two operations are described in subsequent paragraphs and the complete sequence is summarized in Table 1. Typical Write/Read timing relationships, arbitration logic, and chip-enable control are shown in the Timing Diagrams.

## FIFO BUFFER MEMORY-WRITE CYCLE

To perform a write operation, $\overline{\mathrm{SO}}$ must be high and SI must be low. When these conditions exist and other control parameters (Table 1) are satisfied, the write address in Counter \#1 (Figure 1) is output to the address bus via the multiplexer and WRITE output goes low. (Note. Normally, the WRITE output goes low after the address output becomes stable-refer to WRITE CYCLE TIMING DIAGRAM. The WRITE output may then act as a write or chip enable for the RAMs that are used to implement the memory.)

When the write cycle is ended ( $\overline{\mathrm{Sl}}$ is forced high), the WRITE output goes high, the address output buffers return to a high-impedance state, Counter \#1 (Write Address Generation) and Counter \#3 (Status) are both incremented, and Counter \#2 (Read Address Generation) remains unchanged.

## FIFO BUFFER MEMORY-READ CYCLE

To perform a read operation, $\overline{\mathrm{SI}}$ must be high and $\overline{\mathrm{SO}}$ must be low. When these conditions exist and other control parameters (Table 1) are satisfied, the read address contained in Counter \#2 (Figure 1) is output to the address bus and the $\overline{\operatorname{READ}}$ output goes low.

When the read cycle is ended ( $\overline{\mathrm{SO}}$ is forced high), the $\overline{\text { READ out- }}$ put goes high, the output buffers return to a high-impedance state, Counter \#2 (Read Address Generation) is incremented, Counter \#3 (Status) is decremented, and Counter \#1 (Write Address Generation) remains unchanged.

To prevent the possibility of operational conflicts. $\overline{\mathrm{SI}}$ and $\overline{\mathrm{SO}}$ are treated on a first-come/first-served basis; these two input signals are controlled by internal arbitration logic-refer to the applicable TIMING DIAGRAMS and AC CHARACTERISTICS for functional and timing relationships. If one cycle is requested while the other cycle is in progress, the requested cycle will commence as soon as the current-cycle is complete (provided other control parameters are satisfied).

As shown in the accompanying diagram, the buffer length of the FIFO memory can be hardware-selected via the Length Select (LS1, LS2) inputs. When less than the maximum length is selected, the unused high-order bits of the address outputs are held in the high-impedance state.

## MEMORY LENGTH

| LS1 | LS2 | HALF LENGTH | FULL LENGTH |
| :---: | :---: | :---: | :---: |
| L | L | 2048 | 4096 |
| H | L | 32 | 64 |
| L | H | 512 | 1024 |
| H | H | 128 | 256 |

Generation of the status output signals (HALF FULL, FULL and EMPTY) is a function of the Length Select (LS1, LS2) inputs and the current state of Status Counter \#3. In general, the status outputs reflect the conditions that follow:

- HALF FULL-this status output signals goes high on the positivegoing edge of $\overline{\mathrm{S}}$ if the MSB of the selected length of Counter \#3 becomes a " 1 ". The HALF FULL signal will go from high-to-low on the positive-going edge of $\overline{\mathrm{SO}}$ when, after the read cycle, the selected length of Counter \#3 changes from "100 . 00 " to " $\mathbf{0} 11$..11". For example, if the selected memory length is 256 words (FULL = 256), then HALF FULL = 128 words; hence, on the
positive-going edge of $\overline{\mathrm{SO}}$ when Counter \#3 reaches a count of 127, the HALF FULL output will go from high-to-low
- FULL-this signal serves both as a status output and as an override input The FULL signal goes high on the negative-going edge of ST if all bits of Counter \#3 for selected length are equal to " 1 " The FULL output goes from high-to-low on the negativegoing edge of $\overline{\mathrm{SO}}$
- EMPTY-this signal also serves as a status output and as an override input On the negative-going edge of $\overline{\text { SO }}$, the EMPTY output is driven high if Status Counter \#3 contains a value of " 1 ", on the positive-going edge of $\overline{\mathrm{SO}}$, the counter is decremented to " 0 " The EMPTY output goes from high-to-low on the negativegoing edge of $\overline{\text { SI }}$
Once the FULL signal is high, further Write Cycle Requests (ST = low) are ignored; similarly, once the EMPTY signal is high, further Read Cycle requests ( $\overline{\mathrm{SO}}=\mathrm{low}$ ) are ignored. However, to accommodate diversified applications, the FULL and EMPTY outputs are open-collector with on-chip 47 K passive pull-up resistors If either the FULL or EMPTY pins are forced low via external control, the corresponding write or read cycle may resume (provided the
Table 1. Summary of Operation

| INPUTS |  |  |  | INITIAL CONDITIONS | RESULTING OUTPUTS |  |  | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RESET }}$ | $\overline{\mathbf{C E}}$ | SI | $\overline{\mathbf{S O}}$ |  | WRITE | READ | ADDRESS BUS |  |
| L | x | x | x |  | H | H | Hi-Z | Reset all counters to 0 |
| H | X | H | H |  | H | H | $\mathrm{Hi}-\mathrm{Z}$ | No action |
| H | L | L | H | FULL $=\mathrm{L}$ | L | H | Write address from Ctr \#1 | Shift into FIFO stack (Write Cycle) |
| H | L | L | H | FULL $=\mathrm{H}$ | H | H | Hi-Z | Stack full (Write inhibited) |
| H | L | H | L | EMPTY $=\mathrm{L}$ | H | L | Read address from Ctr \#2 | Shift out of FIFO stack (Read Cycle) |
| H | L | H | L | EMPTY $=\mathrm{H}$ | H | H | Hi-Z | Stack empty (Read inhıbited) |
| H | L | L | $\downarrow$ | Write cycle in progress | L | H | Write address from Ctr \#1 | Contınue write cycle (untıl SII goes high) |
| H | L | $\downarrow$ | L | Read cycle in progress | H | L | Read address from Ctr \#2 | Contınue read cycle (untıl $\overline{\text { SO }}$ goes hıgh) |
| H | L | L | L | EMPTY $=\mathrm{H}$ | L | H | Write address from Ctr \#1 | Shift in (Read inhibited) |
| H | L | L | L | FULL $=\mathrm{H}$ | H | L | Read address from Ctr \#2 | Shift out (Write inhıbited) |
| H | L | $\uparrow$ | H | Write cycle in progress | $\uparrow$ | H | Goes to $\mathrm{HI}-\mathrm{Z}$ | Increment write address counter \#1 and status counter \#3 |
| H | L | H | $\uparrow$ | Read cycle in progress | H | $\uparrow$ | Goes to $\mathrm{HI}-\mathrm{Z}$ | Increment read address counter \#2, decrement status counter \#3 |
| H | L | $\uparrow$ | L | Write cycle in progress (Note 1) | $\uparrow$ | $\downarrow$ | Changes to read address from Ctr \#2 | Increment write address counter \#1 and status counter \#3 |
| H | L | L | $\uparrow$ | Read cycle in progress (Note 2) | $\downarrow$ | $\uparrow$ | Changes to write address from Ctr \#1 | Increment read address counter \#2, decrement status counter \#3 |
| H | H | $\downarrow$ | H |  | H | H | Hi-Z | Chip disabled |
| H | H | H | $\downarrow$ |  | H | H | $\mathrm{H}-\mathrm{Z}$ | Chip disabled |
| H | $\uparrow$ | L | x | FULL $=\mathrm{L}$, write cycle begun (Note 1) | L | H | Write address from Ctr \#1 | Contınue write cycle (untıl $\overline{\text { SI }}$ goes high) |
| H | $\uparrow$ | X | L | ```EMPTY = L, read cycle begun (Note 2)``` | H | L | Read address from Ctr \#2 | Contınue read cycle (untı $\overline{\text { SO }}$ goes high) |
| H | $\downarrow$ | L | L | $\begin{aligned} & \text { FULL }=L \text {, } \\ & \text { EMPTY }=\text { L } \end{aligned}$ | - | - | - | This set of conditions should be avoided |

## NOTES

1 Write cycle will occur if either $\overline{\mathrm{SI}}$ goes low before $\overline{\mathrm{SO}}$ goes low or EMPTY $=\mathrm{H}$ when $\overline{\mathrm{SO}}$ goes low
2 Read cycle will occur if elther $\overline{\mathrm{SO}}$ goes low before $\overline{\mathrm{SI}}$ goes low or FULL $=\mathrm{H}$ when $\overline{\mathrm{SI}}$ goes low.

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | DESCRIPTION | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Power Supply Voltage | + 7 | Vdc |
| $V_{B B}$ | Supply Voltage for Internal Circuits | +4 | Vdc |
| $V_{\text {IN }}$ | Input Voltage | +5.5 | Vdc |
| $\mathrm{V}_{0}$ | Off-State Output Voltage | +5.5 | Vdc |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

CONDITIONS: Commercial$\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}( \pm 5 \%){ }^{1}$
$\mathrm{~V}_{\mathrm{BB}}=1.5 \mathrm{~V}(+5 \%)^{1}$ $\mathrm{V}_{\mathrm{BB}}=1.5 \mathrm{~V}( \pm 5 \%)^{1}$ $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{2}$ | MAX | MIN | TYP ${ }^{2}$ | MAX |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage |  | Note 3 | 2.0 |  |  | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage: All outputs except FULL. and EMPTY | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{I}_{\mathrm{OH}}=-2.6 \mathrm{~mA}$ | 2.7 | 3.5 |  | 2.5 | 3.5 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage: Address Bus, WRITE, READ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.38 | 0.5 |  | 0.38 | 0.5 | V |
|  | HALF FULL, FULL, and EMPTY | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ; \mathrm{l}_{\mathrm{LL}}=8 \mathrm{~mA}$ |  | 0.35 | 0.5 |  | 0.35 | 0.5 | V |
| $V_{C D}$ | Diode clamp voltage: All inputs except FULL and EMPTY | $\mathrm{V}_{C C}=\mathrm{Min} ; \mathrm{I}_{\mathrm{CD}}=-18 \mathrm{~mA}$ | -1.5 | -0.8 |  | -1.5 | -0.8 |  | V |
| $I_{1 H}$ | High level input current: All inptus except FULL and EMPTY | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ |  | 0.1 | 20 |  | 0.1 | 20 | $\mu \mathrm{A}$ |
|  | FULL and EMPTY | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{H}}=2.7 \mathrm{~V}$ <br> Stack FULL or Stack EMPTY (Note 3) |  | -470 | -750 |  | -470 | -900 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Low level input current: All inputs except FULL and EMPTY | $\mathrm{V}_{\mathrm{CC}}=$ Max; $\mathrm{V}_{\text {IL }}=0.4 \mathrm{~V}$ |  | -0.17 | -0.4 |  | -0.17 | -0.4 | mA |
|  | FULL and EMPTY | $V_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ <br> Stack FULL or Stack EMPTY |  | - 1.12 | -1.8 |  | -1.12 | -1.8 | mA |
| IOH | High level output current: FULL, EMPTY | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}(\mathrm{min})$ |  | 15 | 100 |  | 15 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OZH }}$ | High-Z output current (HIGH); Address Bus (Three-State) | $\mathrm{V}_{\text {CC }}=\mathrm{Max} ; \mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  | 0.9 | 20 |  | 0.9 | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OzL }}$ | High-Z output current (LOW); Address Bus (Three-State) | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ |  | -0.6 | -20 |  | -0.6 | -20 | $\mu \mathrm{A}$ |
| 1 | Input leakage current: All inputs except FULL and EMPTY | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  | 0.03 | 0.1 |  | 0.03 | 0.1 | mA |
| $\mathrm{I}_{\text {os }}$ | Short-circuit output current: <br> Address Bus and <br> HALF FULL | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{OH}}=0 \mathrm{~V}$ | -15 | -68 | -100 | -15 | -68 | -100 | mA |
|  | WRITE, READ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max} ; \mathrm{V}_{\mathrm{OH}}=0 \mathrm{~V}$ | -40 | -73 | -100 | -40 | -73 | -100 | mA |
| $I_{\text {cc }}$ | Supply current from $\mathrm{V}_{\mathrm{CC}}$ | $\begin{array}{cc} \mathrm{V}_{\mathrm{CC}}=\text { Max; Address } & 0^{\circ} \mathrm{C} \rightarrow \\ \text { Bus }=\text { High } \mathrm{Z} & 70^{\circ} \mathrm{C} \rightarrow \end{array}$ |  | 81 | 140 | $\underline{-55^{\circ} \mathrm{C}} \rightarrow$ |  | 140 | mA |
|  |  |  |  | 81 | 110 |  |  | 100 |  |
| $\mathrm{I}_{\mathrm{BB}}$ | Supply current from $\mathrm{V}_{\mathrm{BB}}$ | $\begin{array}{cc}\mathrm{V}_{\mathrm{BB}}=\mathrm{Max} & \begin{array}{c}0^{\circ} \mathrm{C} \rightarrow \\ 700^{\circ} \mathrm{C} \rightarrow\end{array}\end{array}$ |  | 63 | 95 | $-55^{\circ} \mathrm{C}$ | 63 | 100 | mA |
|  |  |  |  | 63 | 85 | $125^{\circ} \mathrm{C}$ | 63 | 90 |  |

## NOTES

$1 \mathrm{~V}_{\mathrm{BB}}$ can be obtained from a regulated 15 V supply, alternately, proper supply current ( $\mathrm{I}_{\mathrm{BB}}$ ) can be obtained by connecting a 56 -ohm ( $\pm 5 \%, 05 \mathrm{~W}$ ) resistor in series with $V_{C C}$ as shown later in the APPLICATIONS diagram
2. Typical lımits are. $\mathrm{V}_{\mathrm{CC}}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
3. Because of the internal pull-up resistor on the FULL and EMPTY pins, a negative current is required to force the required voltage
4. $\mathrm{V}_{\mathrm{OL}}$ at $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ for Military part

## AC ELECTRICAL CHARACTERISTICS

| PARAMETERS | REFERENCES |  | TEST CONDITIONS | LIMITS (Commercal) |  |  | LIMITS (Mulitar) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM | TO |  | Min | Typ | Max | Min | Typ | Max |  |
| PULSE WIDTHS $\mathrm{T}_{\text {LH }}$ SI high | $\uparrow \overline{S I}$ | $\downarrow \overline{\mathrm{S}}$ | Stack approaching FULL (Note 1) | 25 | 13 |  | 25 | 13 |  | ns |
| $\mathrm{T}_{\text {DH }} \overline{\text { SO }}$ high | $\uparrow \overline{\text { SO }}$ | $\stackrel{\text { ¢ }}{ }$ | Stack approaching EMPTY (Note 1) | 30 | 16 |  | 30 | 16 |  | ns |
| WRITE CYCLE TIMING $\mathrm{T}_{\text {LA }}$ Address stable delay | $\downarrow \overline{\text { SI }}$ | An | FULL $=$ Low; $\overline{\text { SO }}=$ High |  | 40 | 55 |  | 40 | 60 | ns |
| $\mathrm{T}_{\text {AW }}$ Address lead time | An | \}  WRITE  |  | 3 |  |  | 0 |  |  | ns |
| $\mathrm{T}_{\text {LAW }} \overline{\text { WRITE }}$ output active delay | $\downarrow \overline{\text { SI }}$ | 1 WRITE | FULL = Low; $\overline{\text { SO }}=$ High | 35 | 51 | 65 | 35 | 51 | 70 | ns |
| $T_{\text {LW }} \overline{\text { WRITE }}$ output inactive dalay | ヶड̄I | $\uparrow \overline{\text { WRITE }}$ |  |  | 3 | 10 |  | 3 | 10 | ns |
| $\mathrm{T}_{\text {WA }}$ Address lag time | १WRITE | An |  | 20 | 34 |  | 10 | 34 |  | ns |
| $\mathrm{T}_{\text {LT }}$ Address output disable | $\uparrow \overline{S I}$ | An(Hı-Z) |  |  | 37 | 60 |  | 37 | 60 | ns |
| $\mathrm{T}_{\text {LF }} \mathrm{FULL}$ status active delay | $\downarrow \overline{S I}$ | †FULL | Stack approaching FULL; $\overline{\text { SO }}=$ High |  | 39 | 65 |  | 39 | 70 | ns |
| $\mathrm{T}_{\text {LE }}$ EMPTY status inactive delay | $\downarrow \overline{\text { SI }}$ | ปEMPTY | Stack = EMPTY |  | 40 | 65 |  | 40 | 65 | ns |
| $\mathrm{T}_{\text {HFH }}$ HALF-FULL status active delay | $\uparrow \overline{S I}$ | tHALF FULL | Stack approaching HALF-FULL |  | 30 | 45 |  | 30 | 50 | ns |
| $\mathrm{T}_{\text {DW }} \overline{\text { WRITE }}$ output active after read | $\uparrow \overline{\text { SO }}$ | \WRITE | Both $\overline{\text { SI }}$ \& $\overline{\text { READ }}=$ Low |  | 74 | 95 |  | 74 | 100 | ns |
| READ CYCLE TIMING $\mathrm{T}_{\mathrm{DA}}$ Address stable delay | $\sqrt{\text { SO }}$ | An | EMPTY = Low; $\overline{\text { SI }}=$ High |  | 40 | 55 |  | 40 | 60 | ns |
| $\mathrm{T}_{\text {AR }}$ Address lead time | An | $\downarrow$ LEAD |  | -1 |  |  | -5 |  |  | ns |
| $\mathrm{T}_{\text {DAR }} \overline{\text { READ }}$ output active delay | $\downarrow \overline{\text { SO }}$ | \READ | EMPTY = Low; $\overline{\text { SI }}=$ High | 30 | 48 | 65 |  | 35 | 70 | ns |
| $\mathrm{T}_{\text {DR }} \overline{\text { READ }}$ output inactive delay | $\uparrow \overline{\text { SO }}$ | $\uparrow \overline{R E A D}$ |  |  | 5 | 10 |  | 5 | 10 | ns |
| $T_{\text {RA }}$ Address lag time | ¢READ | An |  | 20 | 32 |  | 10 | 32 |  | ns |
| $\mathrm{T}_{\mathrm{DT}}$ Address output disable | $\uparrow \overline{S O}$ | An (Hi-Z) |  |  | 37 | 60 |  | 37 | 60 | ns |
| $\mathrm{T}_{\mathrm{DE}}$ EMPTY status active delay | $\downarrow \overline{\text { SO }}$ | ¢EMPTY | Stack approaching EMPTY; $\overline{\mathrm{Sl}}=$ High |  | 38 | 50 |  | 38 | 50 | ns |
| $\mathrm{T}_{\mathrm{DF}}$ FULL status inactive delay | $\downarrow$ ¢O | $\downarrow$ FULL | Stack = FULL |  | 38 | 50 |  | 38 | 65 | ns |
| $\mathrm{T}_{\text {HFL }}$ HALF-FULL status inactive delay | $\uparrow \overline{S O}$ | $\begin{array}{\|c\|} \hline \text { JHALF } \\ \text { FULL } \end{array}$ | Stack exactly HALF-FULL |  | 54 | 75 |  | 54 | 85 | ns |
| $\mathrm{T}_{\text {LR }} \overline{\text { READ output active after wirte }}$ | $\uparrow \bar{s} 1$ | $\sqrt{\text { READ }}$ | Both $\overline{\text { SO }}$ \& WRITE $=$ Low |  | 70 | 90 |  | 70 | 100 | ns |
| CHIP ENABLE TIMING (WIRTE) <br> $\mathrm{T}_{\text {HEW }}$ Chip enable hold time ${ }^{2}$ | $\downarrow \overline{\text { SI }}$ | $\uparrow \overline{C E}$ | FULL $=$ Low; $\overline{\text { SO }}=$ High | 10 | 1 |  | 10 | 1 |  | ns |
| $\mathrm{T}_{\text {SEW }}$ Chip disable setup time ${ }^{3}$ | $\uparrow \overline{C E}$ | $\downarrow \overline{\text { SI }}$ | FULL = Low; $\overline{\text { SO }}=$ High | 10 | 1 |  | 10 | 1 |  | ns |
| $\mathrm{T}_{\text {PEW }}$ Chip enable delay time | $\downarrow \overline{C E}$ | , WRITE | FULL = Low; $\overline{\mathrm{SI}}=$ Low; $\overline{\mathrm{SO}}=$ Hıgh |  | 69 | 95 |  | 69 | 110 | ns |
| CHIP ENABLE TIMING (READ) <br> $\mathrm{T}_{\text {HER }}$ Chip enable hold time ${ }^{2}$ | $\downarrow$ ¢O | $\uparrow \overline{C E}$ | EMPTY = Low; $\overline{\text { SI }}=$ High | 10 | 1 |  | 10 | 1 |  | ns |
| $\mathrm{T}_{\text {SER }}$ Chip disable setup time ${ }^{3}$ | $\uparrow \overline{C E}$ | $\downarrow$ SO | EMPTY = Low, $\overline{\text { SI }}=$ High | 10 | 1 |  | 10 | 1 |  | ns |
| $\mathrm{T}_{\text {PER }}$ Chip enable delay time | $\downarrow \overline{C E}$ | $\downarrow$ READ | EMPTY = Low; $\overline{\text { SO }}=$ Low; $\overline{\mathrm{Sl}}=$ High |  | 64 | 95 |  | 64 | 105 | ns |
| RESET TIMING $\mathrm{T}_{\text {RR }}$ RESET recovery | $\uparrow \overline{\text { RESET }}$ | $\downarrow$ WRITE | $\overline{\mathrm{SI}}=$ Low |  | 57 | 75 |  | 57 | 80 | ns |
| T RL $\overline{\text { RESET }}$ pulse width (low) | $\sqrt{\text { RESET }}$ | $\uparrow \overline{\mathrm{RESET}}$ |  | 25 | 8 |  | 25 | 8 |  | ns |
| FULL/EMPTY OVERRIDE TIMMING: <br> $\mathrm{T}_{\text {FW }}$ Override Recovery for FULL | IFULL | $\downarrow$ WRITE | Stack = Full; $\overline{\mathrm{SI}}=$ Low; $\overline{\mathrm{SO}}=$ High |  | 70 | 95 |  | 70 | 110 | ns |
| $\mathrm{T}_{\text {ER }}$ Override Recovery for EMPTY | IEMPTY | 㢈EAD | Stack = EMPTY; $\overline{\text { SO }}=$ Low; $\overline{\text { SI }}=$ High |  | 65 | 90 |  | 65 | 105 | ns |

NOTES 1 Such that write/read request is inhibited after stack becomes fullempty
2 The earliest rising edge of $\overline{C E}$ such that the $\overline{\text { WRITE }}$ or $\overline{\text { READ }}$ output always occurs

3 The latest rising edge of $\overline{\text { CE such that the WRITE or }}$ READ output never occurs

## TEST LOADING CIRCUITS



AC TEST WAVEFORMS
PROPAGATION DELAY
(Typıcal Example)


Note
Pulse widths and Setup/Hold tımes
are measured using the same reference points as above waveform

$V_{M}=1.5 \mathrm{~V}$

TIMING DIAGRAMS


## APPLICATIONS

## IMPLEMENTATION OF A FIFO BUFFER USING THE 8X60 AND HIGH SPEED RAM



USING 8X60 WITH HIGH-DENSITY MOS RAMs


## FEATURES

- Boosts Memory Reliability - Corrects all single-bit errors. Detects all double and some triple-bit errors. Reliability of dynamic RAM systems is increased more than 60-fold
- Very High Speed - Perfect for MOS microprocessor minicomputer and mainframe systems.
- Data in to error detect 32ns worst case
- Data in to corrected data out 65ns worst case High performance systems can use the Signetics EDC in the check-only mode to avoid memory system slowdown
- Replaces 25 to $\mathbf{5 0}$ MSI chips - All necessary features are built-in to the Signetics 2960 including diagnostics data in data out and check bit latches
- Handles Data Words From 8 to 64 Bits - The Signetics 2960 is cascadable: 1 EDC for 8 or 16 bits 2 for 32 bits 4 for 64 bits
- Easy Byte Operations - Separate byte enables on the data out latch simplifly the steps and cuts the time required for byte writes
- Built-in Diagnostics - The processor may completely exercise the EDC under software control to check for proper operation.


## PRODUCT DESCRIPTION

The Signetics 2960 Error Detection and Correction Unit (EDC) (Figure 1) contains the logic necessary to generate check bits on a 16 -bit data field according to modified Hamming Code, and to correct the data word when check bits are supplied. Operating on data read from memory, the EDC will correct any single bit error and will detect all double and some triple bit errors. For 16-bit words, 6 check bits are used. The 2960 can be expanded to operate 32 -bit words ( 7 check bits) and 64-bit words ( 8 check bits). In all configurations, the device makes the error syndrome available on separate outputs for data logging.

The Signetics 2960 also features two diagnostic modes, in which diagnostic data can be forced into portions of the chip to simplify device testing and to execute system diagnostic functions. The product is supplied in a 48 lead hermetic DIP package.


Figure 1. Block Diagram of 2960 Error Detection and Correction Unit

## FEATURES

- Operating Flexibility-controls 16 K or $\mathbf{6 4 K}$ dynamic RAMSs
- 8-Bit Refresh Counter-refresh address generation, clear input, and selectable terminal count (128 or 256) output
- Row Address Decoder-four active Row Address Select (RAS) outputs during refresh
- On-Chip Latches-dual 8-bit address latches and RAS decoder latches
- User-Selectable Refresh Modes-burst, distributed, or transparent
- 3-port, 8-bit address multiplexer with Schottky speed
- Non-inverting address for RAS and CAS signal paths


## PRODUCT DESCRIPTION

The Signetics 2964 Dynamic Memory Controller (DMC) provides address multiplexing, refresh address generation, and Row/Column control for MOS dynamic memories of any data width. The eight bit address path is designed for 64K RAMs but can be used equally well with 16K RAMs. Sixteen address input latches and two row address select latches (for higher order address) allow the DMC to control up to 256 K words of memory (with 64K RAMs) by using the internal row address decoder to select from one-of-four banks of RAMs.

## FUNCTIONAL OPERATION

The Signetics 2964B Dynamic Memory Controller (Figure 1) replaces a dozen MSI devices by grouping several unique functions. Two 8-bit latches capture and hold the memory address. These latches and a clearable, 8-bit refresh counter feed into an 8 -bit, 3 -input, Schottky speed MUX, for output to the DRAM address lines.

The 2964B also includes a special RAS decoder and CAS buffer. Placing these functions on the same chip minimizes the time skew between output functions which would otherwise be separate MSI chips, and therefore, allows a faster memory cycle time by the amount of skew eliminated.

The RAS Decoder allows upper addresses to select one-offour banks of DRAM by determining which bank receives a RAS input. During refresh ( $\overline{\text { RFSH }}=$ LOW), the decoder mode is changed to four-of-four and all banks of memory receive a RAS input for refresh in response to a RASI active LOW input. CAS is inhibited during refresh.

Burst mode refresh is accomplished by holding RFSH low and toggling RASI.
$A_{15}$ is a dual function input which controls the refresh counter's range. For 64 K DRAMs, it is an address input. For 16 K DRAMs, it can be pulled to +12 V through 1 K to terminate the refresh count at 128 instead of 256.


Figure 1. Block Diagram of 2964B Dynamic Memory Controller

## NOTES

Signetics

## NOTES

Signetics

NOTES

Signetics

## Section 8 Semicustom Service

Section 8 - Semicustom ServiceSemicustom Service ..... 8-3

## THE COMPLETE SEMICUSTOM SOLUTION

To meet your semicustom needs Signetics has developed a comprehensive semicustom service that offers one-stop shopping with state-of-the-art technology. This service gives you a choice of silicon systems ranging from CMOS to $\mathrm{T}^{2} \mathrm{~L}$ and ECL, the widest range of semicustom products in the industry, with performance capable of meeting all your semicustom logic needs. All are supported with complete inhouse capability for processing and fabrication, will full service CAD, which simplifies your design task and guarantees first-pass success for your semicustom program.

## STATE-OF-THE-ART CAD

Signetics' CAD system encompasses the complete semicustom design process, from schematic input through auto place and route, design rule checking and test generation. This fully automated procedure speeds design and makes your job easy and guarantees that your semicustom chip is developed without error and on schedule. With Signetics' CAD you are using the most up-to-date semicustom design system available.

## SCHEMATIC INPUT - FAST AND EASY

In designing a semicustom chip the first step is to enter your circuit into the computer. The most advanced method of circuit entry is Signetics schematic input system. This system only requires you to enter your schematic by use of a keyboard and mouse, which is fast and easy. The computer then automatically converts your schematic to a net list which is used for simulation and auto place and route.

For circuit entry Signetics gives you a choice of two schematic input systems, one with software originally developed by Future Net and one by Mentor. The Future Net system operates on a low cost IBM Personal Computer which you can use in your own shop or in a Signetics' sales office. The Mentor schematic input system operates on an Apollo computer which is available in one of Signetics' design centers. With either input system you will find the schematic entry step fast and easy.

## COMPUTER SIMULATION - EASY AND SURE

Once your schematic has been entered, the next and final step is to simulate the logic using our TEGAS 5 Program. To do this you enter your test vectors then submit the job from your IBM PC to Signetics' computer via telephone link. If you are using one of our design centers the simulation can be performed on-site with the Apollo computer. Upon completion of simulation the computer returns to you the resulting output vectors to allow you to check your design. Computer simulation ensures that your circuit is functioning properly before Signetics manufactures your semicustom chip.

Signetics CAD. The effects of wire delay, if any, are compensated using our WIDGET program. Using your net list which was produced by the schematic input system, Signetics performs a comprehensive design rule check, then routes the chip automatically. Using your test vectors Signetics automatically produces a test tape for final testing using our SENGEN program. The routed chip is then masked and processed using our advanced semiconductor methodology.

In performing Signetics part of the task, a key step is auto place and route, and Signetics has placed a high emphasis on developing these programs. The MEDS program automatically routes at the gate level and is used for gate arrays and creation of macros. The CALMP program is used for more advanced structures, such as Signetics FLEXX ${ }^{\top}{ }^{\text {M }}$ Array. CALMP assembles macros and gates with automatically variable routing space for optimal packing of the chip. These and other similar programs allow Signetics to offer comprehensive use of auto-routing in all our semicustom products.

## FULL IN-HOUSE CAPABILITY

As a full capability semiconductor supplier and in semicustom since 1975, Signetics has all the in-house support necessary for producing your semicustom chip. In addition to a full service CAD facility, Signetics has complete masking, wafer fabrication and processing, including military processing, for Source Control Drawing or MIL STD 883B parts production. This full capability ensures availability of parts and that your semicustom device will be processed according to your needs and on schedule.

## A FULL CHOICE OF SILICON

With Signetics you can implement your semicustom requirement with silicon that is advanced in technology and architecture. In technology you have a choice of three levels of CMOS and five kinds of bipolar arrays with gate speed ranging from 8 nsec to 0.5 nsec and various output drive levels. In architecture these products are structured as gate arrays, masterslice, composite cell, and FLEXX ${ }^{\top M}$ arrays, with up to 5000 gates and $128 \mathrm{I} / \mathrm{Os}$. These devices have been configured to encompass the complete range of semicustom applications to allow Signetics to meet your own specific needs.

## CMOS GATE ARRAYS

Signetics CMOS gate arrays are oxide-isolated, silicon gate devices built on an epi substrate which virtually eliminates latch-up. Input/Output is compatible with CMOS or LSTTL logic. These are highly advanced CMOS gate arrays with a full selection of technology and architecture.

M-Series CMOS Gate Arrays Single layer metal, 330 to 1100 gates, up to 68 I/Os, with 8 nsec gate delay typical for a 2
output gate with $5 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$.

## WHAT SIGNETICS DOES - MORE CAD

After completion of simulation your job is finished. Signetics takes over and completes the manufacture of your semicustom device, which involves the use of additional

H-Series CMOS Gate Arrays Single layer metal, 330 to 1100 gates, up to 68 I/Os, with 4 nsec gate delay typical for a 2 output gate with $5 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$.

SH-Series CMOS Gate Arrays Dual layer metal, 1250 to 5000 gates, up to 128 I/Os, with 2 nsec gate delay typical for a 2 output gate with $5 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$.

## BIPOLAR SEMICUSTOM DEVICES

Signetics bipolar semicustom devices are available with both junction isolation and oxide isolation, for $\mathrm{T}^{2} \mathrm{~L}$ and ECL applications. They are designed for high speed and high output drive.

8AXXXX Series ISL Gate Arrays Dual layer metal junction isolated Integrated Schottky Logic for T²L applications, 1200 to 2100 gates, up to 76 I/Os, with 4 nsec gate speed typical. Full military criteria.

Composite Cell Logic Three standard cell dual-layer metal libraries ranging from 3.5 nsec to 5 nsec typical gate delay. Up to 1000 actual gates, I/Os limited by package. Up to 80 mA output drive for $\mathrm{T}^{2} \mathrm{~L}$ applications. Full military criteria.

8HXXXX Series ISL Gate Arrays Dual layer metal, oxide isolated Integrated Schottky Logic for T²L applications, 1600 to 3200 gates, up to 120 I/Os, with 1.5 nsec gate speed typical. Full military criteria.

FLEXX ${ }^{\text {TM }}$ Array User-created or standard cells, dual-layer metal, variable routing space for optimal chip size, up to 2000 gates, I/Os limited by package. Oxide-isolated Integrated Schottky Logic for T2L applications, 1.5 nsec gate delay typical. Full military criteria.

ACE Masterslice Array Oxide isolated CML for ECL 10 K , ECL 100 K and $T^{2} \mathrm{~L}$ applications, 600 to 2200 gates, optional RAM on chip, up to 128 I/Os, 0.5 nsec gate delay, air cooled.


Signetics Computer Aided Design Facility used for design of semicustom devices. Provides remote access for schematic input and simulation. Signetics completes the design with design rule checking, automatic place and route, and automatic test tape generation before producing the semicustom device.

NOTES

Signetics

## NOTES

Signetics

## Section 9 <br> Semicustom Products

## INDEX

Section 9 - Semicustom Products
Index ..... 9-1
ACE 600 Advanced Customized ECL (ACE) ..... 9-3
ACE 900ACE 1320ACE 1400ACE 2200
Semi-Custom Family
SCC0330-M
SCCO450-MSCC0700-MSCC1100-M
FLEXXTM Array
8A1200
8 812608 A15428A1664
8A1864
8 A2176
CG1001
Advanced Customized ECL (ACE) ..... 9-3
Advanced Customized ECL (ACE) ..... 9-5
Advanced Customized ECL (ACE) ..... 9-5
Advanced Customized ECL (ACE) ..... 9-5
Composite Cell Logic (CCL) ..... 9-7
CMOS Gate Array (M-Series) ..... 9-16
CMOS Gate Array (M-Series) ..... 9-16
CMOS Gate Array (M-Series) ..... 9-16
CMOS Gate Array (M-Series) ..... 9-16
Semicustom LSI ..... 9-26
ISL Gate Array ..... 9-28
ISL Gate Array ..... 9-38
ISL Gate Array ..... 9-46
ISL Gate Array ..... 9-56
ISL Gate Array ..... 9-57
ISL Gate Array ..... 9-58
8A1200 Evaluation Circuit ..... 9-59

## MASTER SLICE LOGIC ARRAYS

## FEATURES

- 3-micron geometry (first metal)
- Internal gate delays as low as $\mathbf{3 0 0}$ picoseconds (average gate delay of 450 picoseconds)
- Expandable 80-cell MACRO library
- Mask-selectable rise/fall times for I/O interface cells
- Bidirectional and TTL interfaces
- $10 \mathrm{~K} / 100 \mathrm{~K}$ ECL compatibility
- Computer aided design (CAD) for layout, simulation, and testing
- Mature process (SUBILO P)
- Pin grid array packages for easy socket insertion
- 25 and 50 ohm drive capability


## PRODUCT DESCRIPTION

The Signetics Advanced Customized ECL (ACE) family of products provides the user with a cost-effective technology, futuristic speeds, and other high-performance alternatives for the design of LSI-based systems. Basic cell designs are implemented with Emitter Coupled and Common Mode Logic (ECL/CML) to guarantee the very best compromise between speed, power, and interface capabilities-see Figure 1 and TECHNICAL SUMMARY that follows.

At present, the ACE product line is available with gate complements of 600, 900, 1320, 1400, and 2200; the 1320 array
actually contains 1000 gates with an on-board 320-bit RAM. The 600/900-gate arrays, described in this data sheet, are well-suited for low-cost applications and for use in systems that do not require 25 -ohm terminations. To meet the flexibility requirements, the rise-and-fall times for I/O cells of these arrays are mask-selectable and bidirectional and TTL interfaces are standard.

All ACE arrays are I/O compatible with the 10K/100K ECL logic family and all are fabricated with a very mature process; thus, even with 3 -micron first-metal geometry, first pass success is a virtual certainty. The speed-power product for devices in the ACE family is in the neighborhood of 1 to 3 picojoules, permitting heat-sink cooling at ambient air temperatures. The ACE family and MACRO library is alternately sourced by a major supplier of semicustom devices.

To summarize, the designer, using ACE, is limited only by innovation and imagination:

- ECL/CML Technology for SPEED and EFFICIENCY
- Mature process for PRODUCT CERTAINTY
- Computer aided design for QUICK DELIVERY
- Pin grid packages (socket insertion) for RELIABILITY
- Signetics for QUALITY

ORDERING INFORMATION
Contact Local Sales Representative


Figure 1. Chip Architecture and Typical Circuit

## TECHNICAL SUMMARY OF ACE FAMILY

| PARAMETER | ACE 600 | ACE 900 | ACE 1320 | ACE 1400 | ACE 2200 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Major cells | 24 | 36 | 48 | 60 | 100 |
| Input/output cells | 28 | 28 | 96 | 96 | 128 |
| Input cells | 30 | 42 | - | - | - |
| Worst case noise margın | 24-45 mV |  | 24-45 mV |  |  |
| Junction temperature range | $30-125^{\circ} \mathrm{C}$ |  | $30-125^{\circ} \mathrm{C}$ |  |  |
| Average prop delay (internal gate) | $0.3-0.5 \mathrm{~ns}$ |  | 0.3-05 ns |  |  |
|  | 10K LEVEL | 100K LEVEL | 10K LEVEL |  | 100K LEVEL |
| Power supply | $-5.25 \mathrm{~V} \pm 5 \%$ | $-4.5 \mathrm{~V} \pm 5 \%$ | $-5.25 \mathrm{~V} \pm 5 \%$ |  | $-4.5 \mathrm{~V} \pm 5 \%$ |
| Power consumption | 2.1-27 mW | 18-2.3 mW | 46-63 mW |  | 4-55 mW |
| ACE PACKAGE TYPE AND THERMAL RESISTIVITY SELECTION |  |  |  |  |  |
| ACE 600 \& ACE 900 | PACKAGE | THERMAL RESISTIVITY ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) |  |  |  |
|  |  | HEAT SINK | NO AIR FL |  | AIR FLOW |
|  | 64 Pın | Yes | 25 |  | 13 |
|  |  | No | 50 |  | 25 |
| ACE 1320, ACE 1400 \& ACE 2200 | 144 Pın | Yes | 12 |  | 6 |
|  |  | No | 24 |  | 12 |

## FEATURES

- 3-micron geometry (first metal)
- Internal gate delays as low as 300 picoseconds (average gate delay of 450 picoseconds)
- Expandable 80-cell MACRO library
- Mask-selectable rise/fall times for I/O interface cells
- Bidirectional and TTL interfaces
- 10K/100K ECL compatibility
- Computer aided design (CAD) for layout, simulation, and testing
- Mature process (SUBILO P)
- Pin grid array packages for easy socket insertion
- 25-ohm and 50 -ohm load drive capability


## PRODUCT DESCRIPTION

The Signetıcs Advanced Customized ECL (ACE) family of products provides the user with a cost-effective technology, futuristic speeds, and other high-performance alternatives for the design of LSI-based systems. Basic cell designs are ımplemented with Emitter Coupled and Common Mode Logic (ECL/CML) to guarantee the very best compromise between speed, power, and interface capabilities-see Figure 1 and TECHNICAL SUMMARY that follows.

At present, the ACE product line is available with gate complements of $600,900,1320,1400$, and 2200; the 1320 array actually contains 1000 gates with an on-board 320-bit RAM.

The 1320/1400/2200 gate arrays, described in this data sheet, are particularly well suited for complex applications requiring relatively high gate counts and considerable design flexibility. To meet the flexibility requirements, the rise-and-fall tımes for I/C cells of these arrays are mask-selectable and bidirectional and TTL interfaces are standard.

All ACE arrays are I/O compatible with the $10 \mathrm{~K} / 100 \mathrm{~K}$ ECL logic family and all are fabricated with a very mature process; thus, even with 3-micron first-metal geometry, first pass success is a virtual certainty. The speed-power product for devices in the ACE family is in the neighborhood of 1 to 3 picojoules, permitting heat-sink cooling at ambient air temperatures. The ACE family and MACRO library is alternately sourced by a major supplier of semicustom devices.

To summarize, the designer, using ACE, is limited only by innovation and imagination:

- ECL/CML Technology for SPEED and EFFICIENCY
- Mature process for PRODUCT CERTAINTY
- Computer aided design for QUICK DELIVERY
- Pin grid packages (socket insertion) for RELIABILITY
- Signetics for QUALITY

ORDERING INFORMATION
Contact Local Sales Representative


Figure 1. Chip Architecture and Typical Circuit

## TECHNICAL SUMMARY OF ACE FAMILY

| PARAMETER | ACE 600 | ACE 900 | ACE 1320 | ACE 1400 | ACE 2200 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Major cells | 24 | 36 | 48 | 60 | 100 |
| Input/output cells | 28 | 28 | 96 | 96 | 128 |
| Input cells | 30 | 42 | - | - | - |
| Worst case noise margin | 24-45 mV |  | 24-45 mV |  |  |
| Junction temperature range | $30-125^{\circ} \mathrm{C}$ |  | 30-125 ${ }^{\circ} \mathrm{C}$ |  |  |
| Average prop delay (internal gate) | 0.3-0.5 ns |  | 0 3-0.5 ns |  |  |
|  | 10K LEVEL | 100K LEVEL | 10K LEV |  | LEVEL |
| Power supply | $-5.25 \mathrm{~V} \pm 5 \%$ | $-45 \mathrm{~V} \pm 5 \%$ | $-5.25 \mathrm{~V} \pm$ |  | $\mathrm{V} \pm 5 \%$ |
| Power consumption | 21-2.7 mW | $1.8-2.3 \mathrm{~mW}$ | 4.6-6.3 m |  | 5.5 mW |
| ACE PACKAGE TYPE AND THERMAL RESISTIVITY SELECTION |  |  |  |  |  |
| ACE 600 \& ACE 900 | PACKAGE | THERMAL RESISTIVITY ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) |  |  |  |
|  |  | HEAT SINK | NO AIR FL | W $\quad 5 \mathrm{~m}$ | AIR FLOW |
|  | 64 Pin | Yes | 25 |  | 13 |
|  |  | No | 50 |  | 25 |
| ACE 1320, ACE 1400 \& ACE 2200 | 144 Pin | Yes | 12 |  | 6 |
|  |  | No | 24 |  | 12 |

## DESIGN FEATURES

- Customer designed LSI
- Two cell libraries-EPL and ISL
- TTL compatible-each cell is functionally similar to the equivalent 7400 Logic Device
- Two-layer metal interconnects
- PNP or diode inputs
- Open-collector, active pullup, or three-state outputs
- 80-milliampere sink-current capability for output cells
- Accommodate custom cell design
- Most standard packages available
- $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ junction temperature
- $+5 \mathrm{~V}( \pm 10 \%)$ supply voltage; conditions permitting, on-chip derivation of $\mathrm{V}_{\mathrm{BB}}(+1.5 \mathrm{~V})$


## PRODUCT DESCRIPTION

Composite Cell Logic (CCL) provides a standard-cell approach to semi-custom bipolar logic. Besides the inherent advantages of LSI and proprietary design, CCL offers the designer a fast turnaround time, a high probability of first-pass success, and a die size that exactly meets all functional requirements of the logic. The CCL approach is particularly well suited to design applications where circuit complexities fall within a range of 100-to-1000 gates.

Figure 1 shows the CCL device together with two standard cells that might be used in the design process. At present, the available cells form two libraries-the Extended Performance Library (EPL) and the Integrated Schottky Library (ISL). Typically, the EPL cell (Figure 2) is used where speed is a critical factor-the speed of EPL cells is comparable to that of Schottky $T^{2}$ L logic. Note. Refer to table elsewhere in this data sheet for nominal figures pertaining to circuit propagation speeds of Schottky, Low-Power Schottky, $T^{2}$ L, and Low-Power $T^{2}$ L. All EPL cells are input-expandable with no added delay, are highly immune to internal/external noise, and use active pullups to reduce sensitivity to lead capacitance and the effects of wire-ANDing.

The packing density of an ISL cell (Figure 3) is two to three times greater than that for EPL and the power required is only onetenth $(1 / 10)$ to one-twentieth $(1 / 20)$ as great. The speed of ISL is slightly faster than that of Low-Power Schottky logic. For some circuits, the propagation speeds for ISL and EPL are nearly the same; for other circuits, there are appreciable differences. The speed-comparison table shown later in this data sheet provides a worthwhile guide for overall circuit design.

Output cells of both libraries can sink up to 80 -milliamperes of current and both EPL and ISL cells use a 16 -micron grid for easy conversion to "Automatic Place and Route" techniques-see Table 1 for a technical summary of both libraries.
Designing with CCL requires a cooperative effort between Signetics and the Customer. The contribution of each party and the overall development sequence are shown in Figure 4.

Table 1. TECHNICAL SUMMARY OF EPL AND ISL LIBRARIES

\begin{tabular}{|c|c|c|c|}
\hline PARAMETER \& \multicolumn{2}{|c|}{EPL} \& ISL \\
\hline Output structure Input structure Worst-case noise margin Junction temperature range Power supply \& \multicolumn{2}{|l|}{Active pullup Schottky diode
\[
\begin{gathered}
300 \mathrm{mV}(\text { F.O. }=15) \\
-55^{\circ} \text { to }+155^{\circ} \mathrm{C} \\
+5 \mathrm{~V}( \pm 10 \%)
\end{gathered}
\]} \& Open collector Schottky diode 70 mV (F.O. \(=15\) ) \(-55^{\circ}\) to \(+155^{\circ} \mathrm{C}\) +1.5 V ( \(\pm 10 \%\) ) \\
\hline \& \[
\begin{aligned}
\& \text { MEDIUM } \\
\& \text { POWER }
\end{aligned}
\] \& \[
\begin{aligned}
\& \text { LOW } \\
\& \text { POWER }
\end{aligned}
\] \& \\
\hline \begin{tabular}{l}
Max average speed (in ns)
\[
\begin{aligned}
\& \text { F.O. }=1\left(\mathrm{~T}_{J}=150^{\circ} \mathrm{C}\right) \\
\& \text { F.O. }=6\left(\mathrm{~T}_{J}=150^{\circ} \mathrm{C}\right)
\end{aligned}
\] \\
Max average power (in mW):
\[
\mathrm{T}_{J}=150^{\circ} \mathrm{C}
\]
\end{tabular} \& 4.5
5.5

5.6 \& $$
\begin{aligned}
& 5.5 \\
& 7.5 \\
& 2.6
\end{aligned}
$$ \& \[

$$
\begin{gathered}
6 \\
6 \text { or } 9^{*} \\
0.3
\end{gathered}
$$
\] <br>

\hline Packing density gates/mm** \& \& to 42 \& <br>
\hline
\end{tabular}

*Average speed of 6 ns requires the use of a resistor pullup cell (optional).

* *See Note 5 in Selection Guide regarding derivation of maximum values

ORDERING INFORMATION
Contact Local Sales Representative


Figure 1. Composite Cell Logic Showing Typical Cell Placement with the Use of Layout Aids.


1. Each input is driven by an active pullup, thus, the Fan-In is basically unrestricted
2 Outputs of standard cells are limited to a Fan-Out of 15; however, special-purpose clock buffer cells have Fan-Outs of up to 100

$1 \mathrm{~V}_{\mathrm{BB}}$ can be derived on-chıp, however, if power dissıpation is a critical factor, it can also be developed off-chip
2. For standard cells, up to six inputs and/or outputs can be supported, special-purpose clock buffer cells may have up to 64 outputs

Figure 3. Typical ISL Cell.


Figure 4. Development Sequence for CCL Logic Design

## TYPICAL PERFORMANCE CHARACTERISTICS

Note: The information shown in Table 1 and that in the following pages is intended only as a design reference. To improve circuit performance, subject values may change. For guaranteed values, refer to the individual Cell Data Sheets in the CCL Design Manual.

The overall performance of EPL cell structures is determined by the following parameters.

- Discrete gate delays
- Junction temperature ( $T_{J}$ )
- Gate current ( $\mathrm{I}_{\mathrm{BB}}$ ) and gate voltage ( $\mathrm{V}_{\mathrm{BB}}$ )

Gate delays are subject to several variables as shown in the accompanying graphs


## CALCULATION OF POWER DISSIPATION

At maximum junction temperature ( $T_{\mathrm{J}}$ ), the maximum power dissipation ( $\mathrm{P}_{\mathrm{d}}$ ) for any given CCL configuration is determined by the following equation-

Maximum Power Dissipation $\left(\mathrm{P}_{\mathrm{d}}\right)=\left(\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{Ja}}$ where,

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=+150^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Ambient temperature } \\
& \mathrm{P}_{\mathrm{d}}=\text { Circuit power dissipation in watts } \\
& \theta_{\mathrm{Ja}}=\text { Package thermal resistance in }{ }^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

thus,

$$
\mathrm{P}_{\mathrm{d}}(\mathrm{ISL})=\frac{\text { total internal cells }}{(0.3 \mathrm{~mW} \times \text { number of ISL } \text { gates used })}+
$$

$$
\begin{aligned}
& \frac{\text { total I/O cells }}{\Sigma\left(I_{\text {CC }} \max \right)\left(V_{\text {CC }} \max \right)}+\frac{\text { total output cells }}{\Sigma\left(V_{\text {OL }} \text { max }\right)(\text { IOL max })} \\
& P_{d}(E P L)=
\end{aligned}
$$

Selection Guide and Design Limits for EPL Cells ${ }^{\mathbf{1 , 2}}$

| $\begin{aligned} & \text { CELL } \\ & \text { IDENT } \end{aligned}$ | CELL DESCRIPTION | $\begin{gathered} \text { CELL AREA }{ }^{\left(\text {MIL }^{2}\right)} \end{gathered}$ | $\begin{gathered} \text { Icc MAX } \\ \text { (in } m A) \end{gathered}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{pdHL}} \mathrm{MAX}^{4} \\ & \text { (in ns) } \end{aligned}$ | $\mathbf{t}_{\text {pdLH }}$ MAX ${ }^{4}$ (in ns) | FAN-OUT ${ }^{5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ofates |  |  |  |  |  |  |
| ILX32 | 2-wide expandable OR, internal | 55.55 | 1.40 | 7 | 12 | 15 UL |
| ILX52 | 2-wide expandable OR, internal | 95.23 | 2.21 | 5 | 12 | 15 UL |
| IMX52 | 4-wide expandable OR, internal | 95.23 | 4.75 | 4 | 8 | 15 UL |
|  |  |  |  |  |  |  |
| ILX07 | Expandable AND, internal | 47.62 | 0.88 | 8 | 11 | 15 UL |
| IMX07 | Expandable AND, internal | 47.62 | 2.00 | 5 | 7 | 15 UL |
| RHX11 | Expandable AND, input CLK driver | 87.30 | 7.00 | 12 | 7 | 100 UL |
| RLX07 | Expandable AND, input | 47.62 | 0.97 | 8 | 13 | 15 UL |
| RLX11 | Expandable AND, input CLK driver | 71.42 | 1.85 | 7 | 7 | 40 UL |
| RMX07 | Expandable AND, input | 47.62 | 1.80 | 5 | 8 | 15 UL |
| RMX11 | Expandable AND, input CLK driver | 49.36 | 4.10 | 4 | 5 | 40 UL |
| TLX07 | Expandable AND, output | 63.49 | 1.50 | 12 | 9 | 8 mA |
| TSX07 | Expandable AND, output | 87.30 | 8.30 | 9 | 8 | 24 mA |
|  |  |  |  |  |  |  |
| ILX02 | 2-wide expandable NOR, Internal | 47.62 | 1.06 | 5 | 8 | 15 UL |
| ILX24 | 4 -wide expandable NOR, internal | 95.23 | 1.90 | 3 | 7 | 15 UL |
| IMX02 | 2-wide expandable NOR, internal | 47.62 | 2.50 | 4 | 5 | 15 UL |
| IMX24 | 4 -wide expandable NOR, internal | 95.23 | 4.40 | 4 | 4 | 15 UL |
| TLX24 | 4-wide expandable NOR, output | 95.23 | 2.15 | 7 | 9 | 8 mA |
| TSX24 | 4-wide expandable NOR, output | 142.85 | 10.10 | 8 | 5 | 24 mA |
| TZX02A | 3-state, 2-wide expandable NOR gate $(8 \mathrm{~mA} / 16 \mathrm{~mA})$ | 83.33 | 10.10 | 8 | 5 | 24 mA |
| MAP CAMES |  |  |  |  |  |  |
| ILX04 | Expandable, Internal | 31.74 | 0.60 | 4 | 7 | 15 UL |
| IMX04 | Expandable, Internal | 31.74 | 1.40 | 4 | 5 | 15 UL |
| RLX04 | Expandable, Input | 47.62 | 0.60 | 3 | 10 | 15 UL |
| RHX37 | Expandable, input CLK driver | 95.23 | 6.50 | 4 | 4 | 100 UL |
| RLX37 | Expandable, input, CLK driver | 63.49 | 1.20 | 4 | 5 | 40 UL |
| RMX04 | Expandable, input | 47.62 | 1.14 | 4 | 5 | 15 UL |
| RMX37 | Expandable, input, CLK driver | 71.42 | 2.60 | 4 | 5 | 55 UL |
| THX04 | Expandable, 40 mA output | 238.08 | 13.00 | 11 | 16 | 80 mA |
| TLX03 | Expandable, open-collector, output | 31.74 | 1.18 | 11 | 19 | 8 mA |
| TLX04 | Expandable, 8 mA output | 63.49 | 1.20 | 8 | 6 | 8 mA |
| TSX03 | Expandable open-collector, 20 mA output | 55.55 | 7.30 | 11 | 8 | 24 mA |
| TSX04 | Expandable, 20 mA output | 87.30 | 7.30 | 8 | 4 | 24 mA |
| ZLXQB | Non-expandable NAND, 8mA input | 71.42 | 1.50 | 8 | 8 | 8 mA |
| ZLX04 | 3-state expandable NAND, 8mA output | 95.23 | 3.00 | 8 | 7 | 8 mA |
| ZSX04 | 3-state expandable NAND, 20 mA output | 119.04 | 12.30 | 11 | 5 | 24 mA |
| EXCLUSVE ORMMAR EMES |  |  |  |  |  |  |
| ILX26 | 2-wide expandable XNOR, internal | 103.70 | 2.10 | 19 | 22 | 15 UL |
| ILX86 | 2-wide expandable XOR, internal | 111.10 | 1.80 | 17 | 19 | 15 UL |
| IMX26 | 2-wide expandable XNOR, internal | 103.17 | 4.40 | 13 | 13 | 15 UL |
| IMX86 | 2-wide expandable XOR, internal | 95.23 | 3.80 | 11 | 13 | 15 UL |
| Fup,FLOPS |  |  |  |  |  |  |
| ILX74 | Negative edge-triggered "D" flip-flop, internal | 261.89 | 2.80 | 17 | 12 | 15 UL |
| ILX75 | Gated "D" latch, internal | 142.85 | 1.80 | 4 | 16 | 15 UL |
| ILX79 | NAND latch, internal | 79.36 | 0.88 | 4 | 8 | 15 UL |
| IMX74 | Negative edge-triggered "D" flip-flop, internal | 258.70 | 5.90 | 8 | 8 | 15 UL |
| IMX75 | Gated "D" latch, internal | 142.85 | 3.70 | 6 | 12 | 15 UL |
| IMX79 | NAND latch, internal | 79.36 | 2.00 | 4 | 5 | 15 UL |

Selection Guide and Design Limits for EPL Cells ${ }^{1,2}$ (Continued)

| $\begin{gathered} \text { CELL } \\ \text { IDENT } \end{gathered}$ | CELL DESCRIPTION | $\begin{gathered} \text { CELL AREA }{ }^{3} \\ \text { (MIL}^{2} \text { ) } \end{gathered}$ | $\begin{gathered} \text { Icc } M A X^{4} \\ \text { (in } m A) \end{gathered}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{pdHL}} \mathrm{MAX}^{4} \\ & \text { (in ns) } \end{aligned}$ | $\begin{gathered} \mathrm{t}_{\text {pdLH }} \mathrm{MAX}^{4} \\ \text { (in ns) } \\ \hline \end{gathered}$ | FAN-OUT ${ }^{5}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCHMITf TRIGGER |  |  |  |  |  |  |
| RMX14 | Inverting, input | 87.30 | 1.90 | 3 | 5 | 15 UL |
| HIGH IMPEOANCE RECEIVER |  |  |  |  |  |  |
| RH640 | HI-Z Revr, input | 119.04 | 5.20 | 14 | 11 | 15 UL |
| POWER UPP CLEAR |  |  |  |  |  |  |
| POWER | Power-up/clear | 166.66 | 7.80 | - | - | 15 UL |
| DIODE EXPANSION |  |  |  |  |  |  |
| Twenty-six (26) dıode expansıon cells are available rangıng in die size from $794 \mathrm{Mıl}^{2}$ to $7142 \mathrm{Mil}^{2}$ |  |  |  |  |  |  |
| DUTMMY LOAD andlor PULLUPS |  |  |  |  |  |  |
| Dummy loads or pull-up cells are not required for the EPL Library. |  |  |  |  |  |  |

Notes:

1. To improve performance and to meet changing needs, the EPL library is updated on a contınuing basis via additions, deletions, and/or modifications, for the current status of any given cell, contact the nearest Signetics Sales Office
2. Custom EPL cells are available on a "qualificatıon" basıs
3. To convert $\mathrm{MII}^{2}$ to Micron ${ }^{2}$, multiply Mı-value by 645.16
4. Design limits are based on standard modeling with similar circuits used in Signetıcs standard bipolar LSI products Actual sımulation limits are maintained to be consistent with characterızation updates for the CCL libraries.
5. A fan-out Unit Load (UL) corresponds to a load factor of approximately 220 microamperes.

## Selection Guide and Design Limits for ISL Cells ${ }^{1,2}$

| $\begin{aligned} & \text { CELL } \\ & \text { IDENT } \end{aligned}$ | CELL DESCRIPTION | CELL AREA ${ }^{3}$ (MIL²) | $\begin{aligned} & \text { ICc MAX }{ }^{4,5} \\ & \text { (in } m A \text { ) } \end{aligned}$ | $\begin{gathered} \mathrm{I}_{\mathrm{BB}}{ }^{5,6} \\ \text { (in UL) } \end{gathered}$ | $\begin{gathered} \mathrm{t}_{\mathrm{pdHL}} \mathrm{MAX}^{5,7} \\ \text { (in ns) } \end{gathered}$ | $\begin{gathered} t_{\text {pdLH }} \text { MAX }{ }^{5,7} \\ \text { (in ns) } \end{gathered}$ | FAN-OUT ${ }^{6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSI CELLS |  |  |  |  |  |  |  |
| 151ILA | 8-to-1 multıplexer | 371.46 | N/A | 15 | Refer to individual Data Sheets in CCL Design Manual for these parameters |  |  |
| 161CLA | 4-bit counter | TBD | N/A | 60 |  |  |  |
| 194ILA | 4-bit left-right shift register | 13174 | N/A | 40 |  |  |  |
| 283ILA | 4-bit adder | 8571 | N/A | 55 |  |  |  |
| 934CLA | 4-bit ALU | 16507 | N/A | 30 |  |  |  |
| OR GATES |  |  |  |  |  |  |  |
| 20RIL | 2-wide expandable OR, internal | 317 | N/A | 3 | 14 | 12 | 6 UL |
| 30RIL | 3 -wide expandable OR, internal | 445 | N/A | 4 | 16 | 12 | 6 UL |
| 40NIL | 4-wide NOR/OR, internal | 50.8 | N/A | 5 | 18 | 12 | 5 or 6 UL |
| 40RIL | 4-wide expandable OR, internal | 50.8 | N/A | 5 | 18 | 12 | 6 UL |
| 60RIL | 6-wide expandable OR, internal | 1143 | N/A | 7 | 22 | 12 | 6 UL |
| AND GATES |  |  |  |  |  |  |  |
| 0071H | CLK buffer expandable AND, internal | 63.5 | 18 | N/A | 19 | 18 | 64 UL |
| 007IL | Expandable AND, internal | 254 | N/A | 2 | 12 | 12 | 6 UL |
| 007RH | CLK buffer expandable AND, input | 57.1 | 1.8 | N/A | 19 | 18 | 64 UL |
| 007RM | Expandable AND, input | 635 | 12 | N/A | 7 | 9 | 15 UL |
| 007TL | Expandable AND, output (8mA) | 63.5 | 2.0 | N/A | 13 | 15 | 8 mA |
| 007TS | Expandable AND, output ( 20 mA ) | 9523 | 83 | N/A | 12 | 14 | 24 mA |
| 009IL | 2-input expandable AND, internal | 254 | N/A | 2 | 12 | 14 | 6 UL |
| 015IL | 3-ınput expandable AND, internal | 31.7 | N/A | 2 | 12 | 16 | 6 UL |

Selection Guide and Design Limits for ISL Cells ${ }^{1,2}$ (Continued)

| $\begin{aligned} & \text { CELL } \\ & \text { IDENT } \end{aligned}$ | CELL DESCRIPTION | CELL AREA ${ }^{3}$ (MIL) | $\begin{gathered} \mathrm{I} \mathrm{Cc} \mathrm{MAX}^{4,5} \\ \text { (in } \mathrm{mA} \text { ) } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{I}_{\mathrm{BB}}{ }^{5,6} \\ \text { (in UL) } \end{gathered}$ | $\begin{gathered} \mathbf{t}_{\text {pdHL }} \mathrm{MAX}^{5,7} \\ \text { (in ns) } \end{gathered}$ | $\begin{gathered} t_{\text {pdLH }} \text { MAX }^{5,7} \\ \text { (in ns) } \end{gathered}$ | FAN-OUT ${ }^{6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOR GATES (ANDIOR INVERTERS) |  |  |  |  |  |  |  |
| 002TL | 2-wide NOR, output (8mA) | 635 | 2.0 | N/A | 13 | 9 | 8 mA |
| 002ZK | 3-state 2-wide NOR, output ( $8 / 16 \mathrm{~mA}$ ) | 133.3 | 3.9 | N/A | 20 | 10 | 16 mA |
| 027TL | 3 -wide NOR, output (8mA) | 762 | 25 | N/A | 13 | 10 | 8 mA |
| 2NRCL | 2-wide NOR, clock buffer driver | 25.4 | Note 8 | Note 8 | 2 | 12 | 6 UL |
| 2NRIH | 2-wide expandable NOR, clock buffer | 571 | 18 | N/A | 16 | 18 | 64 UL |
| 2NRIL | 2-wide expandable NOR, internal | 254 | N/A | 2 | 2 | 12 | 6 UL |
| 3NRIL | 3 -wide expandable NOR, internal | 317 | N/A | 3 | 2 | 14 | 6 UL |
| 40NIL | 4-wide NOR/OR, internal | 508 | N/A | 5 | 18 | 12 | 6 UL |
| 4NRIL | 4-wide expandable NOR, internal | 444 | N/A | 4 | 2 | 16 | 6 UL |
| 6NRIL | 6-wide expandable NOR, internal | 952 | N/A | 6 | 2 | 20 | 6 UL |
| NAND GATES |  |  |  |  |  |  |  |
| 003IL | 2-Input expandable, internal | 19 | N/A | 1 | 4 | 10 | 6 UL |
| 004IH | Clock buffer, expandable, internal | 508 | 13 | N/A | 15 | 13 | 64 UL |
| 004RH | Clock buffer, expandable, input | 635 | 13 | N/A | 15 | 13 | 64 UL |
| 004RM | Expandable, input | 571 | 16 | N/A | 3 | 10 | 15 UL |
| 004TB | Expandable, output ( $12 \mathrm{~mA} / 24 \mathrm{~mA}$ ) | 762 | 34 | N/A | 17 | 7 | 24 mA |
| 004TL | Expandable, output (8mA) | 571 | 15 | N/A | 13 | 7 | 8 mA |
| 004TS | Expandable, output (20mA) | 762 | 73 | N/A | 14 | 6 | 24 mA |
| 004ZL | 3-state expandable NAND (8mA) | 6984 | 24 | N/A | 14 | 8 | 8 mA |
| 005CL | Clock buffer driven, expandable, internal | 19 | Note 8 | Note 8 | 2 | 10 | 6 UL |
| 005IH | Expandable, internal, fan-out $=18$ | 31.7 | N/A | 3 | 2 | 14 | 18 UL |
| 005IL | Expandable, internal | 19 | N/A | 1 | 2 | 10 | 6 UL |
| 005IM | Expandable, internal, fan-out $=12$ | 19 | N/A | 2 | 2 | 12 | 12 UL |
| 005RM | Expandable, input | 698 | 16 | 3 | 3 | 13 | 15 UL |
| 005TB | Expandable, output ( 80 mA ) open collector | 17142 | 82 | N/A | 15 | 25 | 70 mA |
| 005TL | Expandable, output ( 8 mA ) open collector | 317 | 33 | N/A | 13 | 17 | 8 mA |
| 012IL | 3-ınput expandable, internal | 254 | N/A | 1 | 6 | 10 | 6 UL |
| 368ZL | 3-state expandable NAND ( $12 \mathrm{~mA} / 24 \mathrm{~mA}$ ) | 7619 | 34 | N/A | 17 | 7 | 24 mA |
| EXCLUSIVE OR/NOR GATES |  |  |  |  |  |  |  |
| 136IL | 2 -wide expandable XOR, internal | 444 | N/A | 4 | 14 | 14 | 6 UL |
| 266IL | 2-wide expandable XOR, internal | 381 | N/A | 3 | 12 | 12 | 6 UL. |
| FLIP.FLOPS |  |  |  |  |  |  |  |
| NRLIL | NOR latch, internal | 571 | N/A | 4 | 2 | 14 |  |
| TOGCM | Clock buffer driven, toggle FF, internal | 1524 | N/A | 8 | 24 | 18 | $9 \text { UL }$ |
| 074CL | Clock buffer driven "D", internal (fan-out =6) | 952 | N/A | 4 | 22 | 16 | 5 UL |
| 074CM | Clock buffer driven "D", internal (fan-out $=12$ ) | 1333 | N/A | 6 | 24 | 18 | 10 UL |
| 074IL | Positive edge-triggered "D", internal | 1143 | N/A | 6 | 22 | 16 | 5 UL |
| 075IL | Gated latch, internal | 76.2 | N/A | 5 | 4 | 16 | 5 UL |
| 2791 L | NAND latch, internal | 381 | N/A | 2 | 4 | 10 | 5 UL |
| POWIR UP CLEAR |  |  |  |  |  |  |  |
| PWRRL | Power-Up/Clear | 19 | 07 | N/A | - | - | 6 UL |
| DUMMY £OADS |  |  |  |  |  |  |  |
| REFIL REFIL | Internal dummy load Output dummy load | $\begin{aligned} & 127 \\ & 190 \end{aligned}$ | $\begin{aligned} & \text { N/A } \\ & 026 \end{aligned}$ | $\begin{array}{r} 1 \\ \mathrm{~N} / \mathrm{A} \end{array}$ | — | - | - |
| DIODE EXPANSION |  |  |  |  |  |  |  |
| Thirty-five (35) dıode expansion cells are avaılable rangıng in die size from $635 \mathrm{Mı}{ }^{2}$ to $1905 \mathrm{Mı}{ }^{2}$ |  |  |  |  |  |  |  |

## Notes:

1. To improve performance and to meet changing needs, the ISL library is updated on a continuing basis via additions, deletions, and/or modifications; for the current status of any given cell, contact the nearest Signetics Sales Office.
2. Custom ISL cells are available on a "qualification" basis.
3. To convert Mil ${ }^{2}$ to Micron², multiply Mil-value by 645.16.
4. Maximum values of ICC do not always occur at the same temperature for all ISL cells, thus Icc should not be used for calculation of power dissipation for a discrete cell. The tabularized values can properly be used for worst-case power supply design.
5. Design limits are based on standard modeling with similar circuits used in Signetics standard bipolar LSI products. Actual simulation limits are maintained to be consistent with characterization updates for the CCL libraries.
6. A Unit Load (UL) for $\mathrm{I}_{\mathrm{BB}}$ corresponds to a load factor of approximately 190 microamperes; a fan-out unit load corresponds to a load factor of approximately 220 microamperes.
7. The propagation-delay measurements were taken at $150^{\circ} \mathrm{C}$ with both fan-out and fan-in equal to 1 .
8. The internal Clock Buffer ISL cells listed below are driven by any one of the special driver cells; to compute ICC requirements, refer to appropriate data sheet(s) in CCL Design Manual.

| Driven Cells |  |
| :--- | :--- |
| Internal NOR | -C12NRCLA |
| Internal D Flip-Flop (Fan-Out $=5$ ) | -C1074CLA |
| Internal D Flip-Flop (Fan-Out $=10$ ) | -C1074CMA |
| Internal Toggle Flip-Flop | -CIT06CMA |
| Internal NAND | -C1005CLA |


| Driver Cells (Fan-Out $=\mathbf{6 4})$ |  |
| :--- | :--- |
| Internal AND | - C1007IHA |
| Input AND | - C1007RHA |
| Input NOR | - C12NRIHA |
| Internal NAND | - C1004IHA |
| Input NAND | - C1004RHA |

Table 2. Comparison of CCL to 74SI74LS Functions

| LOGIC FUNCTION | PARAMETERS ${ }^{1,3,6}$ | LOGIC DEVICES |  | $\begin{aligned} & \text { CCL (ISL } \\ & \text { CELLS) }{ }^{2} \\ & \hline \end{aligned}$ | CCL (EPL CELLS) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 74SXX | 74LSXX |  | LOW POWER | MED. POWER |
| NAND (5400) | Power (in mW) <br> $t_{\text {ON }}$ (in ns) <br> toff (in ns) | $\begin{array}{r} 35.7 \\ 5.0 \\ 4.5 \end{array}$ | $\begin{array}{r} 4.13 \\ 15.0 \\ 15.00 \end{array}$ | $\begin{array}{r} 0.31 \\ 2.00 \\ 10.00 \end{array}$ | $\begin{aligned} & 2.56 \\ & 3.00 \\ & 6.00 \end{aligned}$ | $\begin{aligned} & 5.61 \\ & 3.00 \\ & 3.00 \end{aligned}$ |
| AND (5408) | Power (in mW) ton (in ns) toff (in ns) | $\begin{array}{r} 61.2 \\ 7.5 \\ 7.0 \\ \hline \end{array}$ | $\begin{array}{r} 9.35 \\ 20.00 \\ 15.00 \end{array}$ | $\begin{gathered} 0 \\ 0 \\ 2.00^{4} \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |
| NOR (5402) | Power (in mW) <br> ton (in ns) <br> toff (in ns) | $\begin{array}{r} 50.9 \\ 5.5 \\ 5.5 \end{array}$ | $\begin{array}{r} \hline 5.91 \\ 15.00 \\ 15.00 \end{array}$ | $\begin{array}{r} 0.63 \\ 2.00 \\ 12.00 \end{array}$ | $\begin{aligned} & 4.68 \\ & 3.00 \\ & 7.00 \end{aligned}$ | $\begin{array}{r} \hline 10.45 \\ 3.00 \\ 3.00 \end{array}$ |
| OR (5432) | Power (in mW) ton (in ns) toff (in ns) | $\begin{aligned} & 68.7 \\ & 7.00 \\ & 7.00 \end{aligned}$ | $\begin{aligned} & 11.00 \\ & 22.00 \\ & 22.00 \end{aligned}$ | $\begin{array}{r} \hline 0.94 \\ 14.00 \\ 12.00 \end{array}$ | $\begin{aligned} & 6.90 \\ & 4.00 \\ & 8.00 \end{aligned}$ | $\begin{gathered} 23.90 \\ 3.00 \\ 5.00 \end{gathered}$ |
| EXCLUSIVE OR (5486) | Power (in mW) <br> ton (in ns) <br> toff (in ns) | $\begin{array}{r} 103.00 \\ 10.00 \\ 10.50 \end{array}$ | $\begin{aligned} & 13.75 \\ & 22.00 \\ & 30.00 \\ & \hline \end{aligned}$ | $\begin{array}{r} 1.25 \\ 14.00 \\ 14.00 \end{array}$ | $\begin{array}{r} 9.24 \\ 13.00 \\ 15.00 \end{array}$ | $\begin{array}{r} 19.00 \\ 8.00 \\ 8.00 \\ \hline \end{array}$ |
| EXCLUSIVE NOR (54266) | Power (in mW) <br> $t_{\text {ON }}$ (in ns) <br> toff (in ns) | N/A <br> N/A <br> N/A | $\begin{aligned} & 17.90 \\ & 30.00 \\ & 30.00 \end{aligned}$ | $\begin{array}{r} 0.94 \\ 14.00 \\ 14.00 \end{array}$ | $\begin{aligned} & 10.70 \\ & 14.00 \\ & 18.00 \end{aligned}$ | $\begin{array}{r} 22.00 \\ 9.00 \\ 11.00 \end{array}$ |
| AND/OR INVERTERS (5451) | Power (in mW) <br> ton (in ns) <br> toff (in ns) | $\begin{array}{r} 54.70 \\ 5.50 \\ 5.50 \end{array}$ | $\begin{array}{r} 6.05 \\ 20.00 \\ 20.00 \end{array}$ | $\begin{array}{r} 0.63 \\ 2.00 \\ 12.00 \end{array}$ | $\begin{aligned} & 4.68 \\ & 3.00 \\ & 7.00 \\ & \hline \end{aligned}$ | $\begin{array}{r} 10.45 \\ 3.00 \\ 3.00 \end{array}$ |
| D FLIP-FLOP (5474) | Power (in mW) <br> ton (in ns) <br> toff (in ns) <br> $F_{\text {max }}$ (in MHz ) | $\begin{array}{r} 137.50 \\ 13.50 \\ 6.00 \\ 75.00 \end{array}$ | $\begin{aligned} & 22.00 \\ & 40.00 \\ & 25.00 \\ & 25.00 \end{aligned}$ | $\begin{array}{r} 1.88 \\ 22.00 \\ 18.00 \\ 30.00 \end{array}$ | $\begin{aligned} & 15.40 \\ & 12.00 \\ & 11.00 \\ & 25.00^{5} \end{aligned}$ | $\begin{gathered} 37.10 \\ 8.00 \\ 8.00 \\ 50.00^{5} \end{gathered}$ |

Notes:

1. Unless otherwise noted, all switching parameters ( $t_{O N}$ and $t_{O F F}$ ) are at $25^{\circ} \mathrm{C} / 5 \mathrm{~V}$ max.
2. Switching parameters for ISL cells are at $150^{\circ} \mathrm{C}$ max.
3. Power $=\underline{\mathrm{ICC}_{0}+\mathrm{I}_{\mathrm{CC}}} \times \mathrm{V}_{\mathrm{CC}}$ max.
4. toff is 2 ns for each input; toff can be reduced to 0 ns with a pullup cell
5. $\mathrm{F}_{\text {max }}$ is at $150^{\circ} \mathrm{C} \mathrm{min}$.
6. ISL and CCL parameter values derived from design limits-refer to Note 4 under "Selection Guide and Design Limıts for EPL Cells."

## AC AND DC ELECTRICAL CHARACTERISTICS

$$
\begin{aligned}
& \text { Conditions }^{1}: V_{C C} \\
&=5.0 \mathrm{~V}( \pm 10 \%) \\
& V_{B B}=15 \mathrm{~V}( \pm 10 \%) \\
& T_{J}=0^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{aligned}
$$

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | DESCRIPTION | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage | +7.0 | V |
| $\mathrm{~V}_{\text {BB }}$ | ISL gate supply voltage | +7.0 | V |
| $\mathrm{E}_{\text {IN }}$ | Input voltage, contınuous | -0.5 to +5.5 | V |
| IIN $^{\text {IN }}$ | Input current, continuous | -30 to +1.0 | mA |
| $\mathrm{~V}_{\mathrm{O}}$ | Voltage applied to open- | -0.5 to +7.0 | V |
|  | collector output in |  |  |
| off-state | Ambient temperature, | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | operating |  |  |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |


| PARAMETER |  | TEST CONDITIONS ${ }^{2}$ |  | DESIGN LIMITS ${ }^{3}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| EPL GATE (ANTEANAL) |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{CC} / \mathrm{G}}$ | Power supply current per gate |  |  |  |  | 0.18 | 0.29 | 0.47 | mA |
| ILF | Input load factor |  |  |  | 1 |  | UL |
| $\mathrm{F}_{0}$ | Fan-Out |  |  |  | 15 |  |  |
| $\mathrm{t}_{\text {pdAV }}$ | Average gate propagatıon delay $=\frac{t_{\text {pdLH }}+t_{\text {pdHL }}}{2}$ | $\begin{aligned} & \text { Fan-in = } 1 \mathrm{EPL} \text { gate; } \\ & \text { Fan-out =1 EPL gate } \end{aligned}$ |  |  | 3 | 5.5 | ns |
| $\mathrm{t}_{\mathrm{pdLH}}$ | Propagation delay from low-tohigh state | Fan-In = 1 EPL gate; Fan-out $=1$ EPL gate |  |  | 4 | 7 | ns |
| $t_{\text {pdHL }}$ | Propagation delay from high-tolow state |  |  |  | 2 | 4 | ns |
| ISL GATE (INTERNAL) |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{BB} / \mathrm{G}}$ | Power supply current per gate |  |  | 110 | 150 | 190 | $\mu \mathrm{A}$ |
| ILF | Input load factor |  |  |  | 1 |  | UL |
| Fo | Fan-out |  |  |  | 6 |  | UL |
| $t_{\text {pdAV }}$ | Average gate propagation delay $=\frac{\mathrm{t}_{\text {pdLH }}+\mathrm{t}_{\text {pdHL }}}{2}$ | Fan-in = 1 ISL gate; Fan-out $=1$ ISL gate |  |  | 3 | 6 | ns |
| $t_{\text {pdLH }}$ | Propagation delay from low-tohigh state | Fan-in = 1 ISL gate; Fan-out $=1 \mathrm{ISL}$ gate |  |  | 5 | 10 | ns |
| $\mathrm{t}_{\mathrm{pdHL}}$ | Propagation delay from high-tolow state |  |  |  | 1 | 2 | ns |
| EPLIISE INPUT CELLS |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {TH }}$ | Input threshold voltage |  |  | 0.8 |  | 2.0 | V |
| $\mathrm{V}_{C D}$ | Input clamp diode voltage | $\mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| IIL | Input low current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | PNP input |  |  | -20 | mA |
|  |  |  | Diode input |  |  | -400 |  |
| $\mathrm{I}_{\mathrm{IH}}$ | Input high current | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| 1 | Maxımum input high current | $\mathrm{V}_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  |  | 100 |  |
| $\mathrm{FO}_{0}$ | Fan-out (ISL library) | Standard |  |  |  | 6 | UL |
|  |  | Clock buff |  |  |  | 64 |  |
|  | Fan-out (EPL library) | Standard |  |  |  | 15 |  |
|  |  | Clock buff |  |  |  | 55 |  |
|  |  | Clock buff |  |  |  | 100 |  |

## AC AND DC ELECTRICAL CHARACTERISTICS (Continued)

| PARAMETER |  | TEST CONDITIONS ${ }^{2}$ | DESIGN LIMITS ${ }^{3}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| EPLASL THAEESTATE OUTPUT BUFFERS |  |  |  |  |  |  |
| ILF | Input load factor |  | EPL |  |  | 1 or 9 | UL |
|  |  | ISL |  |  | 2 or 4 |  |  |
| VOL | Output low voltage | Military: 4 mA |  |  | 400 | mV |  |
|  |  | Commercial: 8 mA |  |  | 500 |  |  |
|  |  | Military: 12 mA |  |  | 400 | mV |  |
|  |  | Commercial: 24 mA |  |  | 500 |  |  |
| $\mathrm{VOH}_{\mathrm{OH}}$ | Output high voltage | Military: $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.5 |  |  | V |  |
|  |  | Commercial: $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.7 |  |  |  |  |
| los | Output short circult current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | -15 |  | -100 | mA |  |
| lolz | Three-state off current (output low) | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -20 | $\mu \mathrm{A}$ |  |
| IOHz | Three-state off current (output high) | $V_{\text {OUT }}=2.4 \mathrm{~V}$ |  |  | 20 | $\mu \mathrm{A}$ |  |

EPLISLOPEN:COLLECTOR OUTPUT BUFFEAS

| ILF Input load factor | EPL | 8 mA out |  |  | 1 | UL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 20 mA output |  |  | 3 |  |
|  |  | 80 mA output |  |  | 5 |  |
|  | ISL |  |  |  | 2 or 4 |  |
| Output low voltage | IOL | 8 mA output |  |  | 500 | mV |
|  |  | 20 mA |  |  | 500 |  |
|  |  | 70 mA |  |  | 500 |  |
|  |  | 80 mA |  |  | 800 |  |
| Output leakage current | $\mathrm{V}_{\text {OUT }}$ | $80 \mathrm{~mA}$Cells | 2.75 |  | 60 | $\mu \mathrm{A}$ |
|  |  |  | 5.5 V |  | 250 |  |
|  |  | $8 / 20 \mathrm{~mA}$Cells $\quad 5.5 \mathrm{~V}$ |  |  | 100 |  |
| ACTIVE PULLUP OUTPUT BUFFER |  |  |  |  |  |  |
| Input load factor | EPL |  |  |  | 1 or 3 | UL |
|  | ISL |  |  |  | 2 or 4 |  |
| V OL Output low voltage | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}$ or 20 mA |  |  |  | 500 | mV |
| Output high voltage | Military | $\begin{aligned} \mathrm{I}_{\mathrm{OH}}= & -400 \mu \mathrm{~A} \text { or } \\ & -1.0 \mathrm{~mA} \end{aligned}$ |  | 2.5 |  | V |
|  | Commercial | $\mathrm{IOH}_{\mathrm{OH}}=-4$ | $\mu \mathrm{A} \text { or }$ $\mathrm{nA}$ | 2.7 |  |  |
| Output short circuit current | $\mathrm{V}_{\text {OUT }}=\mathrm{OV}$ | 8 mA output 20 mA output |  | -15 | -100 | mA |
|  |  |  |  | -40 | -100 |  |

Notes:

1. Maximum power dissipation is determined from individual cell data sheets; the figures are then summed to calculate total power for the chip. The total power must be less than the Maximum Power Dissipation $\left(P_{d}\right)$ calculated earlier in this data sheet.
2. For test circuits and timing waveforms, refer to individual cell data sheets in the CCL Design Guide.
3. Design limits are based on standard modeling with similar circuits used in Signetics standard bipolar LSI products. Actual simulation limits are maintained to be consistent with characterization updates for the CCL libraries.

## FEATURES

- Customer programmable LSI
- $\mathbf{3 3 0}$ to $\mathbf{1 1 0 0}$ gate complexity
- Mature silicon gate technology with local oxidation
- Library of 60 pre-designed, fully characterized macrocells available
- Full CAD, including auto-place and auto-route, for quick error-free design
- Very low power consumption (e.g. standby power for SCC 0700 is 0.25 mW )
- Excellent noise immunity
- Power supply range 3 to 15 V
- Over $80 \%$ utilization typical
- Fully programmable I/O pins, each having a wide range of functions
- Input protection by series resistor and diode clamp to $\mathrm{V}_{\mathrm{SS}}$
- TTL outputs (buffers) drive up to four LSTTL loads
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature
- Plastic and ceramic DIP, ceramic leadless chip carriers, and plastic leaded chip carriers available


## PRODUCT DESCRIPTION

The SCCXXXX gate array family offers the circuit designer the facility to create a semi-custom circuit with a unique set of

CAD (Computer-Aided Design) tools in a well-established CMOS process.
Signetics M-Series CMOS Gate Arrays are single chip programmable devices that allow customization of user logic. Only metalization and contact are programmed in these mature CMOS devices. Thus, fast turnaround from logic to completed silicon is achieved.
Each device in this family of low power gate arrays contains numerous identical, uncommitted unit cells (Figure 1) which are interconnected by two custom masks (metal and contact). Each unit cell contains four pairs of N and P transistors. Access to the transistors is from both the top and bottom of the cells and, additionally, there are two poly feed-throughs at each side of the cell. This homogenous cell design allows for excellent routing flexibility, and many designs result in better than $80 \%$ utilization of the gates available.
The M-Series Gate Arrays are built on a mature, state-of-theart 4-micron Si-gate CMOS process incorporating an episubstrate, which significantly reduces the potential for latch as compared with other bulk CMOS processes.
Computer Aided Design (CAD) is used throughout the design process to ensure accurate implementation of customer logic (see Figure 14 for typical process flow).

ORDERING INFORMATION
Contact Local Sales Representative


Figure 1. Internal Configuration and Functional Characteristics of M-Series CMOS Gate Arrays

ABSOLUTE MAXIMUM RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

| Supply voltage range | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +18 V |
| :--- | :--- | :--- |
| Voltage on any input when pin pull up/down resistors are: <br> Used <br> Not used | $\mathrm{V}_{1}$ | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ <br> $\mathrm{~V}_{1}$ |
| DC current into any input or output | $\pm 1$ | Max .10 mA |
| Power dissipation per output | P | Max. 100 mW |
| Power dissipation per package <br> For standard temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (plastic and ceramic DIP) <br> For $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ <br> For $\mathrm{T}_{\text {amb }}=+60^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| For extended temperature range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (ceramic DIP) <br> For $\mathrm{T}_{\text {amb }}=-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ <br> For $\mathrm{T}_{\text {amb }}=+100^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{P}_{\text {tot }}$ | Max 400 mW <br> Derate linearly by $8 \mathrm{~mW} / \mathrm{K}$ to 200 mW |
| Ptorage temperature range | $\mathrm{P}_{\text {tot }}$ | Max. 400 mW <br> Derate linearly by $8 \mathrm{~mW} / \mathrm{K}$ to 200 mW |

DC ELECTRICAL CHARACTERISTICS $V_{S S}=0 V$, for all devices unless otherwise specified

| SYMBOL AND PARAMETER | OPERATING <br> TEMP ( $\left.\mathrm{T}_{\mathrm{amb}}\right)^{1}$ | SUPPLY VOLTAGE | TEST CONDITIONS | TEMPERATURE RANGE ${ }^{1}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{T}_{\text {amb }}=$ LOW |  | $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\text {amb }}=\mathrm{HIGH}$ |  |  |
|  |  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| IDD Quiescent device current | Standard | 5 | All valid input combinations, $V_{1}=V_{S S}$ or $V_{D D}$ | - | 50 | - | 50 | - | 375 | $\mu \mathrm{A}$ |
|  |  | 10 |  | - | 100 | - | 100 | - | 750 |  |
|  |  | 15 |  | - | 200 | - | 200 | - | 1500 |  |
|  | Extended | 5 |  | - | 15 | - | 15 | - | 375 |  |
|  |  | 10 |  | - | 25 | - | 25 | - | 750 |  |
|  |  | 15 |  | - | 50 | - | 50 | - | 1500 |  |
| $V_{\text {OL }}$ Output voltage Low | Both standard and extended ranges | 5 | $\begin{gathered} \mathrm{V}_{1}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{DD}}, \\ \mathrm{I}_{\mathrm{O}}<1.0 \mu \mathrm{~A} \end{gathered}$ | - | 005 | - | 005 | - | 005 | v |
|  |  | 10 |  | - | 005 | - | 005 | - | 005 |  |
|  |  | 15 |  | - | 005 | - | 005 | - | 005 |  |
| $\mathrm{V}_{\mathrm{OH}}$ Output voltage High |  | 5 |  | 495 | - | 495 | - | 495 | - |  |
|  |  | 10 |  | 995 | - | 995 | - | 995 | - |  |
|  |  | 15 |  | 1495 | - | 1495 | - | 1495 | - |  |
| $V_{\text {IL }}$ Input voltage Low. INPI/INPB | Both standard and extended ranges | 5 | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} \text { or } 4.5 \mathrm{~V} ; \\ \mathrm{I}_{\mathrm{O}}<10 \mu \mathrm{~A} \\ \mathrm{~V}_{\mathrm{O}}=10 \mathrm{~V} \text { or } 9 \mathrm{OV}, \\ \mathrm{I}_{\mathrm{O}}<10 \mu \mathrm{~A} \\ \mathrm{~V}_{\mathrm{O}}=15 \mathrm{~V} \text { or } 13.5 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{O}}<1.0 \mu \mathrm{~A} \end{gathered}$ | - | 15 | - | 15 | - | 15 |  |
|  |  | 10 |  | - | 30 | - | 3.0 | - | 30 |  |
|  |  | 15 |  | - | 4.0 | - | 40 | - | 40 |  |
| $\mathrm{V}_{\mathrm{IH}}$ Input voltage High: INPI/INPB |  | 5 |  | 35 | - | 35 | - | 35 | - |  |
|  |  | 10 |  | 70 | - | 70 | - | 70 | - |  |
|  |  | 15 |  | 110 | - | 110 | - | 110 | - |  |
| Input <br> voltage Low <br> INPA, INPD, INPS | Both standard and extended ranges | 5 | $\begin{gathered} V_{O}=05 \mathrm{~V} \text { or } 45 \mathrm{~V}, \\ \mathrm{I}_{0}<1.0 \mu \mathrm{~A} \\ \mathrm{~V}_{\mathrm{O}}=10 \mathrm{~V} \text { or } 9.0 \mathrm{~V}, \\ \mathrm{I}_{0}<10 \mu \mathrm{~A} \\ \mathrm{~V}_{\mathrm{O}}=15 \mathrm{~V} \text { or } 135 \mathrm{~V} ; \\ \mathrm{I}_{\mathrm{O}}<10 \mu \mathrm{~A} \end{gathered}$ | - | 10 | - | 10 | - | 10 |  |
|  |  | 10 |  | - | 20 | - | 20 | - | 20 |  |
|  |  | 15 |  | - | 2.5 | - | 25 | - | 25 |  |
| $\mathrm{V}_{\mathrm{IH}}$ Input voltage High: INPA, INPD, INPS |  | 5 |  | 4.0 | - | 40 | - | 40 | - |  |
|  |  | 10 |  | 80 | - | 80 | - | 80 | - |  |
|  |  | 15 |  | 125 | - | 125 | - | 12.5 | - |  |

DC ELECTRICAL CHARACTERISTICS (Continued) $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$; for all devices unless otherwise specified.

| SYMBOL <br> AND PARAMETER |  | OPERATING <br> TEMP $\left(\mathrm{T}_{\mathrm{amb}}\right)^{1}$ | $\left\|\begin{array}{c} \text { SUPPLY } \\ \text { VOLTAGE } \end{array}\right\|$ | TEST CONDITIONS | TEMPERATURE RANGE ${ }^{1}$ |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Tamb $=$ LOW |  |  | $\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\text {amb }}=\mathrm{HIGH}$ |  |  |
|  |  | MIN |  |  | MAX | MIN | MAX | MIN | MAX |  |
|  | Output (sink) current Low driver outputs |  | Standard | 5 | $\begin{gathered} V_{1}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} ; \\ \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V} \\ \mathrm{~V}_{1}=0 \mathrm{~V} \text { or } 10 \mathrm{~V} ; \\ \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} \\ \mathrm{~V}_{1}=0 \mathrm{~V} \text { or } 15 \mathrm{~V} ; \\ V_{0}=1.5 \mathrm{~V} \end{gathered}$ | 1.1 | - | 0.9 | - | 0.7 | - | mA |
|  |  |  |  | 10 |  | 4.0 | - | 3.3 | - | 2.6 | - |  |
|  |  | 15 |  | 12.0 |  | - | 10.0 | - | 8.0 | - |  |  |
|  |  | Extended | 5 | 1.2 |  | - | 0.9 | - | 0.6 | - |  |  |
|  |  |  | 10 | 4.2 |  | - | 3.3 | - | 2.2 | - |  |  |
|  |  |  | 15 | 13.0 |  | - | 10.0 | - | 6.7 | - |  |  |
| IoL Output (sink) current Low buffer outputs |  | Standard | 5 | 2.2 |  | - | 1.8 | - | 1.4 | - |  |  |
|  |  | 10 | 8.0 | - |  | 6.6 | - | 5.6 | - |  |  |
|  |  | 15 | 24.0 | - |  | 20.0 | - | 16.0 | - |  |  |
|  |  | Extended | 5 | 2.4 |  | - | 1.8 | - | 1.2 | - |  |  |
|  |  | 10 | 8.4 | - |  | 6.6 | - | 4.4 | - |  |  |
|  |  | 15 | 26.0 | - |  | 20.0 | - | 13.4 | - |  |  |
| $-^{-1}$ | Output (source) current High |  | Standard | 5 | $\begin{gathered} V_{1}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} ; \\ V_{0}=4.6 \mathrm{~V} \\ V_{1}=0 \mathrm{~V} \text { or } 10 \mathrm{~V} ; \\ V_{0}=9.5 \mathrm{~V} \\ V_{1}=0 \mathrm{~V} \text { or } 15 \mathrm{~V} ; \\ V_{O}=13.5 \mathrm{~V} \end{gathered}$ | 1.1 | - | 0.9 | - | 0.7 | - |  |
|  |  |  |  | 10 |  | 3.1 | - | 2.6 | - | 2.0 | - |  |
|  |  | 15 |  | 12.0 |  | - | 10.0 | - | 8.0 | - |  |  |
|  |  | Extended | 5 | 1.2 |  | - | 0.9 | - | 0.6 | - |  |  |
|  |  |  | 10 | 3.5 |  |  | 2.6 |  | 1.7 |  |  |  |
|  |  |  | 15 | 13.0 |  | - | 10.0 | - | 6.7 | - |  |  |
| $\pm{ }_{\text {IN }}$ | Input leakage current | Standard | 10 | $V_{1}=0 \mathrm{~V}$ or 10 V | - | 0.3 | - | 0.3 | - | 1.0 | $\mu \mathrm{A}$ |  |
|  |  |  | 15 |  | - | 0.3 | - | 0.3 | - | 1.0 |  |  |
|  |  | Extended | 10 | $\mathrm{V}_{1}=0 \mathrm{~V}$ or 15 V | - | 0.1 | - | 0.1 | - | 1.0 |  |  |
|  |  |  | 15 |  | - | 0.1 | - | 0.1 | - | 1.0 |  |  |
| $\mathrm{l}_{\text {OZH }}$ | Three-state output and open N -channel output leakage current High | Standard | 10 | $\begin{aligned} & \text { Output returned } \\ & \text { to } V_{D D} \end{aligned}$ | - | 1.6 | - | 1.6 | - | 12.0 |  |  |
|  |  |  | 15 |  | - | 1.6 | - | 1.6 | - | 12.0 |  |  |
|  |  | Extended | 10 |  | - | 0.4 | - | 0.4 | - | 5.0 |  |  |
|  |  |  | 15 |  | - | 0.4 | - | 0.4 | - | 5.0 |  |  |
| - ${ }_{\text {ozl }}$ | Three-state output and open P-channel output leakage current Low | Standard | 10 | Output returned$\text { to } V_{S S}$ | - | 1.6 | - | 1.6 | - | 12.0 |  |  |
|  |  |  | 15 |  | - | 1.6 | - | 1.6 | - | 12.0 |  |  |
|  |  | Extended | 10 |  | - | 0.4 | - | 0.4 | - | 5.0 |  |  |
|  |  |  | 15 |  | - | 0.4 | - | 0.4 | - | 5.0 |  |  |
| $\mathrm{V}_{\text {TH }}$ | Upper threshold voltage | Standard | 5 | Internal Schmitt trigger | - | - | $\left.\begin{array}{r} 3.4 \\ 6.8 \\ 10.2 \end{array}\right\} \begin{aligned} & \text { Typical } \\ & \text { values } \end{aligned}$ |  | - | - | v |  |
|  |  |  | 10 |  | - | - |  |  | - | - |  |  |
|  |  |  | 15 |  | - | - |  |  | - | - |  |  |
| $\mathrm{V}_{\text {TL }}$ | Lower threshold voltage |  | 5 |  | - | - | 2.2 |  | - | - |  |  |
|  |  |  | 10 |  | - | - | 3.0 | Typical values | - | - |  |  |
|  |  |  | 15 |  | - | - | 3.8 |  | - | - |  |  |
|  | Hysteresis voltage input: INPS | - | 5 | - | - | - | $\left.\begin{array}{l} 0.2 \\ 0.6 \\ 0.8 \end{array}\right\}$ | Typical values | - | - |  |  |
|  |  |  | 10 |  | - | - |  |  | - | - |  |  |
|  |  |  | 15 |  | - | - |  |  | - | - |  |  |

NOTES.
1 Tamb Low
2. Pin-connected pull-up and pull-down resistors are typically 7 to 78 K -ohms - see PERIPHERY
3. When pull-up or pull-down resistors are used, current limits for IDD must be extrapolated

## DC CHARACTERISTICS (Continued)



Figure 2. Minimum Output Current LOW as a Function of the Output Voltage LOW; Buffer and Driver Outputs


Figure 3. Minimum Output Current HIGH as a Function of the Supply Voltage Minus the Output Voltage HIGH

AC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\text {Ss }}=0 \mathrm{~V} ; \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$

|  | SYMBOL AND PARAMETER | $\begin{array}{\|c\|} \hline \text { PWR } \\ \text { SUP }\left(\mathrm{V}_{\mathrm{DD}}\right) \\ \hline \end{array}$ | MIN | TYP | MAX | UNIT |  | YMBOL AND PARAMETER | $\begin{array}{\|c\|} \hline \text { PWR } \\ \text { SUP (VD) } \\ \hline \end{array}$ | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {max }}$ | Maximum toggle frequency flip-flop GTOO (no set/reset) | $\begin{gathered} 5 \\ 10 \\ 15 \end{gathered}$ | $\begin{gathered} 6 \\ 12 \\ 15 \end{gathered}$ | $\begin{aligned} & 12 \\ & 24 \\ & 30 \end{aligned}$ | — | MHz <br> MHz <br> MHz | OUTPUT STAGE TPANSITION TMES: <br>  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | ${ }^{\text {t }}$ TLL | Driver outputs High-to-Low | 5 |  | 60 | 120 | ns |
| $\mathrm{f}_{\text {s }}$ | Maximum system frequency (may depend on number of gates in sequence) | 5 | 3 | 6 | - | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |  |  | 15 |  | 20 | 40 | ns |
|  |  | 15 | 9 | 18 | - |  | ${ }_{\text {t }}^{\text {THL }}$ | Buffer outputs High-to-Low | 5 |  | 30 | 60 | ns |
| $t_{p}$ | Propagation delays for 2-input NAND gate with fanout of 2 | $\begin{gathered} 5 \\ 10 \\ 15 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | $\begin{gathered} 8 \\ 3.2 \\ 2 \end{gathered}$ | $\begin{gathered} 16 \\ 6.4 \\ 4 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |  |  | 15 |  | 10 | 20 | ns |
|  |  |  |  |  |  |  | ${ }_{\text {t }}^{\text {LLH }}$ | Buffer outputs Low-to-High | 5 10 15 |  | 40 18 12 | 80 36 24 | ns ns ns |

## GATE DELAYS

## Nominal Propagation Delay

In Figures 6 through 12, examples are given of the nominal propagation delay times of several library cells, these being calculated from the delay figures given in the individual macro descriptions. These graphs are intended to provide quick-reference data to enable the designer to make an esti-
mate of critical a.c. path without having built or simulated a network.

Accurate delay figures can only be obtained after incorporating the wiring length load automatically calculated by INGATE (i.e., the result of the automatic routing program). A maximum delay is obtained by multiplying the nominal value by 2.2.

## GATE DELAYS (Continued)



Figure 4. Typical Output Current LOW as a Function of the Output Voltage LOW; Buffer and Driver Outputs


Figure 7. Nominal Propagation Delay as a Function of the Fan-Out; GNAND2 (2-Input NAND Gate)


Figure 10. Normalized Propagation Delay ( $\mathrm{t}_{\text {porm }}$ ) as a Function of the Supply Voltage


Figure 5. Typical Output Current HIGH as a Function of the Supply Voltage Minus the Output Voltage HIGH


Figure 8. Nominal Propagation Delay as a Function of the Fan-Out; GIN4 (Quadruple Inverter)


Figure 11. Output Transition Time (HIGH-to-LOW) as a Function of the Load Capacitance


Figure 6. Nominal Propagation Delay as a Function of the Fan-Out; GIN1 (Single Inverter)


Figure 9. Normalized Propagation Delay ( $\mathrm{t}_{\text {pnorm }}$ ) as a Function of the Ambient Temperature


Figure 12. Output Transition Time (LOW-to-HIGH) as a Function of the Load Capacitance for Driver and Buffer Outputs

## PERIPHERY

To provide a versatile interface, M-Series CMOS arrays have numerous I/O pads-see Figure 1a. These peripheral elements can be configured to match the input or output requirements of a wide variety of logic families. Accordingly, a bonding pad may have one of the following functions assigned to it:

- INPUT STAGE which includes an input protection circuit (series resistor and single diode clamp to $\mathrm{V}_{\mathrm{SS}}$ ). The recommended maximum load is 260 array gates, or 100 array gates for optimum speed performance. Because the input voltage is not clamped to $\mathrm{V}_{\mathrm{DD}}$, input voltages greater than the supply voltage is possible, thus allowing voltage level shifting.
- SCHMITT TRIGGER input stage for noise reduction, pulse shaping, or suppression of oscillation spikes associated with slow input clock transitions. The recommended maximum load is 10 array gates, or 5 for optimum speed performance.
- TRANSCEIVER input/output stage
- THREE-STATE output with driver or buffer performance capability for bussing applications
- COMPLEMENTARY OUTPUT with driver or buffer performance capability.
- OPEN DRAIN N- or P-transistor output
- PULL-UP/PULL-DOWN resistors (see Figure 2 for availability) may be added at various I/O stages. The values available are $5,10,15,30,60,65,70$ and 75 Kohms.


| TRAMSCEIVERS WTH INVERTER NPPUT: |  |
| :---: | :---: |
| TCDI | complementary driver output |
| TCBI | complementary buffer output |
| TPXI | open drain p-channel driver output |
| TNDI | open drain n-channel driver output |
| TNBI | open drain n-channel buffer output |
| TRANSCEIVER WITH SCHMUIT TRIGGER INPUT |  |
| TCDS | complementary driver output |
| TPXS | open drain p-channel driver output |
| TNDS | open drain n-channel driver output |
| INPUTS |  |
| INPA | direct access to array |
| INPI | inverter |
| INPD | driver |
| INPB | buffer |
| INPS | Schmitt trigger |
| OUTPUTS | $\begin{array}{r} \text { FANOUT: DRIVER }=4 \text { LSTTL LOADS © 4.5V } \\ \text { BUFFER }=6 \text { LSTTL LOADS © } 4.5 \mathrm{~V} \end{array}$ |
| OCDR | complementary driver |
| OCBU | complementary buffer |
| OTDR | 3 -state driver |
| OTBU | 3 -state buffer |
| OPDB | open drain p-channel driver |
| ONDR | open drain n-channel driver |
| ONBU | open drain n-channel buffer |
| OSCILLATORS |  |
| XTOD | crystal oscillator with driver stage |
| XTOB | crystal oscillator with buffer stage |
| RCOD | RC oscillator with driver stage |
| RCOB | RC oscillator with buffer stage |
| RESASTORS |  |
| RD | pull-down resistors |
| RU | pull-up resistors |

Figure 13. The SCCXXXX I/O Cell Library

Table 1. THE SCCXXXX GATE ARRAY CELL LIBRARY

| LIBRARY IDENT. CODE | LOGIC ELEMENT | FUNCTION | NUMBER OF UNITS | NUMBER OF EQUIV. GATES | REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Inverters/buffers |  |  |  |  |  |
| GIN1 | Inverter | A | 1/4 | 1/2 | Max. 2 in one unit |
| GIN2 | Array driver inverting | A | 1/2 | 1 | 2 times GIN1 |
| GIN3 | Array driver inverting | A | 3/4 | $1+1 / 2$ | 3 times GIN1 |
| GIN4 | Array driver inverting | A | 1 | 2 | 4 times GIN1 |
| GIN6 | Array driver inverting | A | $1+1 / 2$ | 3 | 6 times GIN1 |
| GIN8 | Array driver inverting | A | 2 | 4 | 8 times GIN1 |
| GIN12 | Array driver inverting | A | 3 | 6 | 12 times GIN1 |
| GB12 | Array buffer non-inverting | A | 1 | 2 | 2 times GIN1 |
| GB13 | Array buffer non-inverting | A | 1 | 2 | 3 times GIN1 |
| NAND/AND gates |  |  |  |  |  |
| GNAND2 | 2-input NAND | $\overline{\text { A1•A2 }}$ | 1/2 | 1 |  |
| GNAND3 | 3-input NAND | $\overline{\text { A1•A2•A3 }}$ | 3/4 | $1+1 / 2$ |  |
| GNAND4 | 4-input NAND | $\overline{\text { A1•A2•A3 }}$ A 4 | 1 | 2 |  |
| GAND2 | 2-input AND | A1-A2 | 1 | 2 | Output GIN2 |
| GAND3 | 3-input AND | A1•A2•A3 | 1 | 2 |  |
| OR/NOR gates |  |  |  |  |  |
| GNOR2 | 2-input NOR | $\overline{\mathrm{A} 1+\mathrm{A} 2}$ | 1/2 | 1 |  |
| GNOR3 | 3 -input NOR | $\overline{\overline{A 1}+A 2+A 3}$ | 3/4 | $1+1 / 2$ |  |
| GNOR4 | 4-input NOR | $\overline{A 1+A 2+A 3+A 4}$ | 1 | 2 |  |
| GOR2 | 2-input OR | A1+A2 | 1 | 2 | Output GIN2 |
| GOR3 | 3-input OR | $A 1+A 2+A 3$ | 1 | 2 |  |
| Complex logic functions |  |  |  |  |  |
| GF01 |  | $\overline{\mathrm{A} 1+\mathrm{B1} \cdot \mathrm{~B} 2}$ | 1 | 2 |  |
| GF02 |  | $\overline{\mathrm{A} 1+\mathrm{B} 1 \cdot \mathrm{~B} 1 \cdot \mathrm{B3}}$ | 1 | 2 |  |
| GF03 |  | $\overline{A 1 \cdot A 2+B 1 \cdot B 2}$ | 1 | 2 |  |
| GF06 |  | $\overline{\mathrm{A} 1+\mathrm{A} 2+\mathrm{B} 1 \cdot \mathrm{B2}}$ | 1 | 2 |  |
| GF15 |  | $\overline{A 1+B 1 \bullet(C 1+C 2)}$ | 1 | 2 |  |
| GF51 | Complex function | $\overline{\overline{A 1} \cdot(B 1+B 2)}$ | 1 | 2 |  |
| GF52 |  | $\overline{\overline{A 1} \cdot(B 1+B 2+B 3)}$ | 1 | 2 |  |
| GF53 |  | $\overline{(\overline{A 1+A}} \bar{A}) \cdot(B 1+B 2) ~$ | 1 | 2 |  |
| GF56 |  | $\overline{A 1 \cdot A 2 \cdot(B 1+B 2)}$ | 1 | 2 |  |
| GF65 |  | $\overline{A 1 \cdot(B 1+C 1 \cdot C 2)}$ | 1 | 2 |  |
| GXOR1 | EXCLUSIVE-OR | $\overline{\mathrm{A}} \cdot \overline{\mathrm{B}}+\overline{\bar{A}} \bullet \overline{\bar{B}}$ | 1 | 2 | Unbuffered |
| GXNOR1 | EXCLUSIVE-NOR | $A \cdot B+\bar{A} \cdot \bar{B}$ | 1 | 2 | Unbuffered |
| GXOR2 | EXCLUSIVE-OR | $\bar{A} \cdot \mathrm{~B}+\overline{\mathrm{A}} \cdot \overline{\mathrm{B}}$ | 1 | 2 | Buffered |
| GXNOR2 | EXCLUSIVE-NOR | $A \cdot B+\bar{A} \cdot \bar{B}$ | 1 | 2 | Buffered |
| GXOR3 | EXCLUSIVE-OR | $\bar{A} \cdot \mathrm{~B}+\overline{\mathrm{A}} \cdot \overline{\mathrm{B}}$ | 2 | 4 |  |
| Transmission gate latches |  |  |  |  |  |
| GTLO | Strobed D-LATCH without SET and RESET |  | 1 | 2 |  |
| GTLRP | Strobed D-LATCH with RESET |  | $1+1 / 2$ | 3 | Positive triggered |
| GTLRN | Strobed D-LATCH with RESET |  | $1+1 / 2$ | 3 | Negative triggered |
| GTLSP | Strobed D-LATCH with SET |  | $1+1 / 2$ | 3 | Positive triggered |
| GTLSN | Strobed D-LATCH with SET |  | $1+1 / 2$ | 3 | Negative triggered |
| GTL2 | Strobed D-LATCH with SET and RESET |  | $1+1 / 2$ | 3 |  |

Table 1. THE SCCXXXX GATE ARRAY CELL LIBRARY (Continued)

| LIBRARY IDENT. CODE | LOGIC ELEMENT | FUNCTION | NUMBER OF UNITS | NUMBER OF EQUIV. GATES | REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Compound latches |  |  |  |  |  |
| GGM0 | MASTER module without SET and RESET |  | 2 |  |  |
| GGMR | MASTER module with RESET |  | 2 |  | All positive |
| GGMS | MASTER module with SET |  | 2 | 4 | triggered |
| GGM2 | MASTER module with SET and RESET |  | 2 | $4$ |  |
| GGSO | SLAVE module without SET and RESET |  | 2 | $41$ |  |
| GGSR | SLAVE module with RESET |  | 2 | 4 , | All negative |
| GGSS | SLAVE module with SET |  | 2 |  |  |
| GGS2 | SLAVE module with SET and RESET |  | 2 |  |  |
| Transmission gate master-slave flip-flop (MD-D-FF) |  |  |  |  |  |
| GT00 | MS-D-FF without SET and RESET |  | 2 | 4 |  |
| GTROP | MS-D-FF with RESET on MASTER |  | $2+1 / 2$ | 5 | Positive triggered |
| GTRON | MS-D-FF with RESET on MASTER |  | $2+1 / 2$ | 5 | Negative triggered |
| GTRRP | MS-D-FF with RESET on MASTER and SLAVE |  | 3 | 6 | Positive triggered |
| GTRRN | MS-D-FF with RESET on MASTER and SLAVE |  | 3 | 6 | Negative triggered |
| GTSSP | MS-D-FF with SET on MASTER and SLAVE |  | 3 | 6 | Positive triggered |
| GTSSN | MS-D-FF with SET on MASTER and SLAVE |  | 3 | 6 | Negative triggered |
| GT22 | MS-D-FF with SET and RESET on MASTER and SLAVE |  | 3 | 6 |  |

## DESIGNING A GATE ARRAY CHIP

The design of a gate array chip can be subdivided into several steps, which logically succeed each other, but can sometimes be performed in parallel. (See Figure 14.)

## Logic Network Description

This transfers the user specification into a logic network description, using the gate array cells from the cell library.

The cell library contains several logic functions, ranging from simple logic gates (AND, NAND, etc.) to more complex flipflop functions. For each cell, the logic function and timing are known. A macro-facility is available for user convenience.

## SIMON - Logic Simulation

This step checks the logical behavior of the described network against the user specification. The well-proven logic simulator, SIMON, is used to simulate the response of the network on the user-supplied input stimuli. SIMON is an event-driven logic simulator with variable gate delay and uses five logic values (HIGH, LOW, UNKNOWN, etc.).
If the response of the simulated network does not comply with the user specification, the network has to be corrected and simulated again.

## INGATE, Cell Placement and Routing

The INGATE step takes care of cell placement and automatic routing in accordance with the logic network description. The
gate array cells used in the network have to be placed on the chip area in rows. The special construction of the cells results in very efficient use of the available chip area. The INGATE program calculates the wiring for the entire chip using only two mask steps (contacts and aluminum). User interaction is possible and useful for extremely dense circuits.
When large signal tracks occur on a chip, the capacitance of these can increase the fan-out driven by a gate output. This extra fan-out is computed in the INGATE program and can be fed back for use in the SIMON program to calculate the extra delay values that are necessary.

## Mask-Making

The INGATE program interfaces directly with the CIRCUIT MASK program, which produces the control tapes for the mask generators for the two masks.

## Testing

The logic simulator enables the fault coverage and efficiency of the user-supplied test sequences to be determined. The program interfaces with a test generation program that adds the d.c. parametric test and generates the control tapes to enable testing on any of the equipment used in the CAD program.
This equipment includes the following:

- Sentry VII
- Sentry 21



## DESIGN PROCEDURE

## Gate Count

The following step-by-step procedure is intended to guide the designer in determining the correct gate count.

- Simplify the logic circuit.
- Prepare a detailed logic drawing using only library cells provided in this data sheet.
- Expand all MSI functions to the level of gates and flip-flops (see e.g. the logic diagrams HE4000B family).
- Eliminate all unused functions and simplify the complex functions. Standard off-the-shelf products e.g. up/down counters, programmable counters and latches are often devices for considerable simplification.
- Partition the logic into several sections based on the pattern of interconnecting wiring. Circuits with numerous interconnections should be grouped together and interconnections between groups should be kept to a minimum.
- Examine the logic to see if complex functions can be used to reduce the gate count. Reduction can be achieved by using GF.. functions and eliminating unnecessary inversions.
- Rearrange the logic into the library cells. When fan-out is more than 10 to 15 , add or use buffers to minimize delays.
- One "equivalent gate" is a 2-input device.
- A rough estimate count can quickly be made by using HE4000B family gate count table.
- Sequential logic is more desirable as extensive, random interconnection yields a lower utilization factor. In addition, regular LSI functions, such as memories, may lead to inefficient use of a gate array.

Figure 14. Development Flow

## PACKAGING INFORMATION AND PART NUMBERING SYSTEM



## GATE COUNT FOR HE400B FAMILY

A gate count is given below of 98 different devices that are described in the HE4000B CMOS Family Databook.
Only the gates to be implemented in the array area are given.
The connections to the 'outside world' are via the inputs or outputs located in the periphery area (among the bonding pads).

Preliminary list (use for indication only)

| TYPE NUMBER | NUMBER OF EQUIV. GATES | TYPE <br> NUMBER | NUMBER OF EQUIV. GATES |
| :---: | :---: | :---: | :---: |
| HEF4000B | 4 | HEF4502B | 6 |
| HEF4001UB | 4 | HEF4508B | 12 |
| HEF4002B | 4 | HEF4510B | 82 |
| HEF4006B | 76 | HEF4511B | 49 |
| HEF4007B | $\triangle$ | HEF4512B | 26 |
| HEF4008B | 45 | HEF4514B | 60 |
| HEF4011UB | 4 | HEF4515B | 60 |
| HEF4012B | 4 | HEF4516B | 82 |
| HEF4013B | 14 | HEF4517B | 552 |
| HEF4014B | 57 | HEF4518B | 58 |
| HEF4015B | 41 | HEF4519B | 27 |
| HEF4017B | 38 | HEF4520B | 54 |
| HEF4018B | 57 | HEF4521B* | 128 |
| HEF4019B | 8 | HEF4522B | 62 |
| HEF4020B | 70 | HEF4526B | 62 |
| HEF4021B | 73 | HEF4527B | 60 |
| HEF4022B | 31 | HEF4528B | - |
| HEF4023B | 6 | HEF4531B | 36 |
| HEF4024B | 35 | HEF4532B | 24 |
| HEF4025B | 6 | HEF4534B | - |
| HEF4027B | 22 | HEF4539B | 24 |
| HEF4028B | 23 | HEF4541B** | 100 |
| HEF4029B | 75 | HEF4543B | 65 |
| HEF4030B | 12 | HEF4555B | 16 |
| HEF4031B | 277 | HEF4556B | 16 |
| HEF4035B | 46 | HEF4557B | 360 |
| HEF4040B | 61 | HEF4585B | 40 |
| HEF4041B | $\triangle$ | HEF4724B | 52 |
| HEF4042B | 11 | HEF4731B; V | 1064 |
| HEF4043B | 8 | HEF4737B; V | - |
| HEF4044B | 8 | HEF40097B | A |
| HEF4047B | - | HEF40098B | A |
| HEF4049B | A | HEF40106B | A |
| HEF4050B | $\Delta$ | HEF40160B | 54 |
| HEF4068B | 6 | HEF40161B | 54 |
| HEF4069UB | A | HEF40162B | 52 |
| HEF4070B | 12 | HEF40163B | 52 |
| HEF4071B | 8 | HEF40174B | 34 |
| HEF4072B | 6 | HEF40175B | 24 |
| HEF4073B | 6 | HEF40192B | 68 |
| HEF4075B | 6 | HEF40193B | 68 |
| HEF4076B | 30 | HEF40194B | 64 |
| HEF4077B | 12 | HEF40195B | 40 |
| HEF4078B | 6 | HEF40240B | A |
| HEF4081B | 8 | HEF40244B | - |
| HEF4082B | 4 | HEF40245B | - |
| HEF4085B | 8 | HEF40373B | 16 |
| HEF4086B | 8 | HEF40374B | 32 |
| HEF4093B | A |  |  |
| HEF4094B | 54 |  |  |

[^9]*Excluding power-on reset
$\Delta$ Located in the periphery

## FEATURES

- 1.5 nsec typical gate delay
- Up to 2000 actual gates
- I/Os limited by package
- 250uW per gate
- Up to 48 mA output drive
- TTL Compatible
- Full CAD support
- Automatic schematic input
- Circuit simulation
- Automatic place and route
- Automatic macro generation
- Hard and soft macros
- Variable die size
- Plastic and ceramic chip carriers
- Standard DIPs


## PRODUCT DESCRIPTION

The FLEXX ${ }^{\text {TM }}$ array represents a major advance in semicustom technology which combines a new concept in architecture with the most advanced CAD available. With it you can create your proprietary semicustom LSI device quickly and easily, much like gate array or standard cell methodology, but with silicon utilization as efficient as standard LSI products designed by traditional handpacking methods. As a result of its superior design and silicon utilization efficiency the FLEXX ${ }^{\text {TM }}$ Array is being used by Signetics to develop standard LSI products. The FLEXX ${ }^{\text {TM }}$ Array is now available to Signetics customers as a semicustom development tool.

## FLEXX ${ }^{\text {TM }}$ Array Architecture

As shown in the figure, the FLEXX ${ }^{\text {TM }}$ Array is composed of macros, which are rectangular assemblies of gates, with additional random gates included as required. The macros are variable in length and width for optimum routing efficiency, and the routing channel width is variable to accommodate only those traces required to route the chip. No unused gates are included. As a result of this architecture, the FLEXX ${ }^{\text {TM }}$ Array is much more efficient in silicon utilization than a gate array or standard cell array, which means that the end device will have a smaller die and therefore a lower cost.

## Multi-Level Software

To assembly the FLEXX ${ }^{\text {TM }}$ Array Signetics uses multi-level automatic place and route software. The first level automatically generates the macros; it establishes the macro width and interconnects the gates within the macro. The second level places and interconnects the macros as well as individual gates; it varies the spacing between macros to accommodate the required interconnecting traces. This process is fully automatic and can be done quickly which speeds the development of your FLEXX ${ }^{\text {TM }}$ Array.

## BENEFITS

- Fast, easy design
- Efficient use of silicon
- Proprietary LSI device
- High speed
- Replaces up to 100 SSI/MSI parts
- Reduces PCB area
- Saves manufacturing costs
- Reduces size, weight and power
- Improves system reliability


## ORDERING INFORMATION

Contact Local Sales Representative

## Fully Automatic Design

To design a FLEXX ${ }^{\text {TM }}$ Array the user enters the schematic and test vectors with a remote terminal then reviews the computer simulation of the circuit. In this procedure the user has the choice of using established ("hard") macros from Signetics computer library, modifying these macros or creating new ('soft') macros as required. Once the simulation is completed, Signetics takes over and routes the chip and procedures prototypes within ten weeks.

## Silicon Technology - Performance

The FLEXX ${ }^{\text {TM }}$ Array is a methodology for assembling a logic design on silicon; it is therefore largely independent of the particular silicon technology and can be used with CMOS and varieties of bipolar technology.

The first technology used to implement the FLEXX ${ }^{\text {TM }}$ Array is oxide isolated ISL or Integrated Schottky Logic. ISL provides a superior speed power product with the speed of LSTTL at one-tenth the power. With oxide isolation, both the speed-power product and the gate delay of ISL are reduced by a factor of three, giving the FLEXX ${ }^{\text {TM }}$ Array speed approaching ECL and power efficiency that allows large scale integration in a plastic package without special cooling.

With oxide-isolated ISL the gate used in the FLEXX ${ }^{\text {TM }}$ Array has a typical delay time of 1.5 nsec. Output buffers are capable of driving up to 48 mA . The number of actual gates which can be placed on the FLEXX ${ }^{\text {TM }}$ Array is limited to about 2000 by thermal constraints. The number of I/Os is limited only by package pin-out. Available packages currently include standard plastic and ceramic DIPs and a variety of chip carriers.

## FLEXX ${ }^{\text {TM }}$ ARRAY ARCHITECTURE



## FEATURES

- Customer programmable LSI
- 1144 ISL (NAND) gates
- Two-layer metal interconnection
- 52 Schottky buffers
- 36 I/O buffers
- LSTTL compatible
- Standard PNP inputs
- 8 mA output current sink
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ambient temperature
- 4ns gate speed (typical)
- Speed-power product-0.7 picojoules
- 22, 28, 40, or 44-pin package


## PRODUCT DESCRIPTION

The 8A1200 Gate Array (Figure 1) is an uncommitted array of ISL gates (Figure 2), Schottky buffers (Figure 3) and LSTTLcompatible I/O cells (Figure 4). Thus, up to 1200 gates can be custom interconnected to provide the advantages of both Large Scale Integration (LSI) and proprietary design. The 8A1200 array is based on a technological subset of LSI called ISL (Integrated Schottky Logic). ISL combines the best features of low-power Schottky and $I^{2}$ L Bipolar technologies.

Designing with the 8A1200 is easy and fast, requiring no more than conventional logic design, logic simulation, and custom coding of metal interconnections among preprocessed logic gates on the array - refer to Table 1 for a comparison of ISL and 74LS logic functions. The design techniques and the implementation processes are analogous to the design of a Printed Circuit Board.
Logic functions are defined by the user and are implemented by interconnecting 1144 ISL NAND gates, using two layers of metal routing Fifty-two Schottky buffers are provided to drive multi-load internal clock or enable signals. For external interface, up to 36 LSTTL I/O buffers can be specified. As shown in Figure 4, each I/O can be configured to implement any one of 11 different functions: inputs, input/output, totem-pole, open collector, and three-state.


Figure 1. Internal Configuration of 8A1200 ISL Gate Array


Figure 2. ISL Gate-Schematic Diagram


Figure 3. Schottky Buffer-Schematic Diagram

## INPUTIOUTPUT CELLS

All signals within the array interface to external pins via I/O buffers located around the device perimeter A description plus the
symbolic logic, and schematic representation for each I/O cell are shown in Figure 4

## INPUT BUFFERS

| DESCRIPTION: | SYMBOL \& LOGIC: |
| :--- | :--- |
| Low power Schottky input | INB |
| buffer with low current PNP |  |
| input transistor. |  |
|  |  |
| SCHEMATIC. |  |
|  |  |

SCHEMATIC:

DESCRIPTION:
Input cell with output driver for driving the three-state enable of three-state output cells.

## SCHEMATIC:



## DESCRIPTION:

Input with three-state driver.
This is a back-to-back configuration of an input buffer and and internal three-state driver (INB + IOCD).

## SCHEMATICS:



SYMBOL \& LOGIC:


Figure 4. Description and Symbolic, Logic, and Schematic Representation of Eleven I/O Cells

## OUTPUT BUFFERS

| DESCRIPTION: | SYMBOL \& LOGIC: |
| :--- | :--- |
| Standard low power Schottky | AP |
| output buffer with totem pole |  |
| active pull-up. |  |
|  |  |
|  | L |

SCHEMATIC:
SCHEMATIC:
SYMBOL \& LOGIC:
Standard three-state low power Schottky output.


| DESCRIPTION: $\quad$ Preliminary |  |
| :--- | :--- |
| Low power Schottky output | SYMBOL \& LOGIC: |
| buffer with open-collector |  |
| output. |  |
|  |  |
|  |  |
|  |  |
|  |  |

Preliminary
DESCRIPTION:
SYMBOL \& LOGIC:
Low power Schottky output buffer with open-collector output. Enabled from a threestate enable signal.


SCHEMATIC:


Figure 4. (continued) Description and Symbolic, Logic, and Schematic Representation of Eleven I/O Cells

## THANSCEIVERS

## Preliminary

## DESCRIPTION:

Open-collector transceiver.
This is a back-to-back configuration of an input buffer and an open-collector output buffer (INB + OC).

SYMBOL \& LOGIC:



Preliminary

## DESCRIPTION:

Enabled open-collector transceiver. This is a back-to-back configuration of an input buffer and an enabled open-collector output buffer (INB + EOC).

## SCHEMATIC:



SYMBOL \& LOGIC:


Figure 4. (continued) Description and Symbolic, Logic, and Schematic Representation of Eleven I/O Cells

## TRANSCEIVERS (Continued)

## DESCRIPTION:

Three-state transceiver. This is a back-to-back configuration of an input buffer and a threestate output in one I/O cell (INB + TS).

SCHEMATIC:


## OTHER

## DESCRIPTION:

Same as EOCD, except input is designed to interface with ISL gates. This cell is used internally and does not interface to an external pin.
sChEmATIC:


Figure 4. (continued) Description and Symbolic, Logic, and Schematic Representation of Eleven I/O Cells

## TYPICAL PERFORMANCE CHARACTERISTICS

Overall performance of the gate array is determined by the following parameters:

- Discrete gate delays
- Gate current ( $\mathrm{I}_{\mathrm{BB}}$ ) and gate voltage ( $\mathrm{V}_{\mathrm{BB}}$ )
- Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )

Gate delays are subject to several variables, any one of which can affect the overall circuit performance. An analysis of these variables is shown in the accompanying graphs.


## POWER DISSIPATION

For the purpose of package selection, the maximum power dissipation for any given implementation of the 8A1200 gate array is given by the following equation.
Maximum Power (in mW ) $=0.25 \mathrm{~mW} \times$ number of ISL
plus, $0.25 \mathrm{~mW} \times$ number of Schottky buffers used
plus, $12 \mathrm{~mW} \times$ number of TTS, TOC, and TEOC buffers
plus, $8 \mathrm{~mW} \times$ number of AP, OC, EOC, TS and IOD buffers
plus, $5 \mathrm{~mW} \times$ number of EOCD, INB, and IOCD buffers
plus, $0.5 \mathrm{~V} \times$ load current (in mA ) of output buffers
NOTE-
Load Current $=$ maxımum $\mathrm{I}_{\mathrm{OL}}$ for selected temperature range $\times$ the total number of output buffers and transceivers that cna sımultaneously be at a low output state

Table 1. COMPARISON OF ISL WITH 74LS FUNCTIONS

| LOGIC FUNCTION | PARAMETERS ${ }^{3}$ | ISL ${ }^{1}$ | 74LS | LOGIC FUNCTION | PARAMETERS ${ }^{3}$ | ISL ${ }^{1}$ | 74LS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAND (7400) | Power (in mW) | 0.30 | 2.00 | $\begin{aligned} & \text { D FLIP-FLOP (7474) } \\ & \mathrm{C} \rightarrow \overline{\mathrm{Q}} \end{aligned}$ | Power (in mW) | 1.50 | 20.00 |
|  | TON (in ns) | 2.00 | 15.00 |  | TON (in ns) | 28.00 | 40.00 |
|  | TOFF (in ns) | 10.00 | 15.00 |  | TOFF (in ns) | 28.00 | 40.00 |
| AND (7408) | Power (in mW) | 0 | 11.00 | $\begin{aligned} & \text { D LATCH (7475) } \\ & \text { DATA } \rightarrow \bar{Q} \end{aligned}$ | Power (in mW) | 1.20 | 30.00 |
|  | TON (in ns) | 0 | 20.00 |  | TON (in ns) | 5.00 | 17.00 |
|  | TOFF (in ns) | $2^{2}$ | 15.00 |  | TOFF (in ns) | 12.00 | 17.00 |
| EXCLUSIVE OR (7486) | Power (in mW) | 1.20 | 12.50 | $\begin{aligned} & \text { 4-INPUT MUX (74153) } \\ & \text { DATA } \rightarrow \bar{Q} \end{aligned}$ | Power (in mW) | 1.50 | 25.00 |
|  | TON (in ns) | 18.00 | 22.00 |  | TON (in ns) | 7.00 | 26.00 |
|  | TOFF (in ns) | 24.00 | 30.00 |  | TOFF (in ns) | 16.00 | 26.00 |
| EXCLUSIVE NOR (74266) | Power (in mW) | 0.90 | 18.00 | Notes: <br> 1. Power and delay times are given for $150^{\circ} \mathrm{C}$ MAX. <br> 2. TOFF is $2 n s$ for each input; TOFF can be reduced to $O n s$ with a pullup cell which uses 0.3 mW . |  |  |  |
|  | TON (in ns) | 15.00 | 30.00 |  |  |  |  |
|  | TOFF (in ns) | 16.00 | 30.00 |  |  |  |  |

## AC AND DC ELECTRICAL CHARACTERISTICS

Conditions: Commercial-

$$
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V}( \pm 5 \%) \\
& V_{B B}=1.5 \mathrm{~V}( \pm 10 \%) \\
& T_{A}^{\top}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}
\end{aligned}
$$

Military-
$V_{C C}=5.0 \mathrm{~V}$ ( $\pm 10 \%$ )
$V_{B B}=1.5 \mathrm{~V}( \pm 10 \%)$
$\mathrm{T}_{\mathrm{A}}{ }^{1}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | DESCRIPTION | RATING | UNIT | PARAMETER | DESCRIPTION | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | + 7.0 | V | Vo | Voltage applied to open- | -0.5 to +7.0 | V |
| $V_{B B}$ | ISL gate supply voltage | + 7.0 | $v$ |  | collector output in off-state |  |  |
| EIN | Input voltage, continuous | -0.5 to +5.5 | V | TA | Ambient temperature, operating | -55 to + 125 | ${ }^{\circ} \mathrm{C}$ |
| In | Input current, continuous | -30 to +1.0 | mA | TSTG | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |


| PARAMETER | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |

较 GATE (Internal)

| $\mathrm{I}_{\mathrm{BB}} / \mathrm{G}$ | Power supply current per gate |  |  | 190 |  | 190 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILF | Input load factor |  |  | 1 |  | 1 | Unit load |
| FO | Fanout |  |  | 4 |  | 4 | Unit load |
| $\mathrm{t}_{\mathrm{pdAV}}$ | Average gate propagation delay $\mathrm{t}_{\mathrm{pdAV}}=\frac{\mathrm{t}_{\mathrm{pdLH}}+\mathrm{t}_{\mathrm{pdHL}}}{2}$ | Fan-in = one (1) ISL gate or Schottky buffer <br> Fan-out = one (1) ISL gate or Schottky buffer | 4 | 6 | 4 | 6 | ns |
| $\mathrm{t}_{\mathrm{pdHL}}{ }^{2}$ <br> $t_{\mathrm{pdLH}}{ }^{2}$ | High-to-low propagation delay Low-to-high propagation delay | Delay is inferred from circuit simulation | 1 7 | $\begin{gathered} 2 \\ 10 \end{gathered}$ | 1 | $\begin{gathered} 2 \\ 10 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

## SCHOTTKY BUFFER (intemal)

| $\mathrm{I}_{\mathrm{BB}} / \mathrm{G}$ | Power supply current per gate |  |  | 190 |  | 190 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILF | Input load factor |  |  | 1 |  | 1 | Unit load |
| FO | Fanout |  |  | 10 |  | 10 | Unit load |
| $\mathrm{t}_{\text {pdAV }}$ | Average gate propagation delay $t_{\mathrm{pdAV}}=\frac{t_{\mathrm{pdLH}}+t_{\mathrm{pdHL}}}{2}$ | $\begin{aligned} & \text { Fan-in = } \text { one (1) ISL gate or } \\ & \text { Schottky buffer } \\ & \text { Fan-out }= \text { one (1) ISL gate or } \\ & \text { Schottky buffer } \end{aligned}$ | 4 | 6 | 4 | 6 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pdHL}}{ }^{2} \\ & \mathrm{t}_{\mathrm{pdLH}}{ }^{2} \end{aligned}$ | High-to-low propagation delay Low-to-high propagation delay | Delay is inferred from circuit simulation | 1 <br> 7 | $\begin{array}{r} 2 \\ 10 \\ \hline \end{array}$ | 1 | $\begin{gathered} 2 \\ 10 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |


| PARAMETER |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
|  |  |  |  |  |  |  |  |  |  |
| ICC | IOCD power supply current IOD power supply current |  | From array = high <br> $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$, from array $=$ high |  |  | $\begin{aligned} & 1.38 \\ & 2.53 \end{aligned}$ |  |  | $\begin{aligned} & 1.50 \\ & 2.75 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| ILF | Input load factor |  |  |  |  | 3 |  |  | Unit load |
| FO | Fanout <br> To T.S. (I/O only) <br> To Array (I/O only) | (drives 3 -state inputs only) <br> (drives internal gates) |  |  |  | $\begin{aligned} & 16 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & 16 \\ & 10 \end{aligned}$ | Inputs Unit loads |
| tpdAV | Average propagation delay $t_{\text {pdAV }}=\frac{t_{\text {pdLH }}+t_{\text {pdHL }}}{2}$ | Fan in = one (1) ISL gate or Schottky buffer <br> Fan out = one (1) from 3 -state input of an output buffer |  |  | 10 | 14 | 10 | 14 | ns |
| INPUT BUFFERS; INB, EOCD, TEOC ${ }^{3}$ (to array), IOD (to array), TOC (to array), ITS ${ }^{\text {a }}$ (to array |  |  |  |  |  |  |  |  |  |
| Icc | TOC, supply current INB, EOCD, supply current IOD, supply current TEOC, supply current TTS, supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}, \text { from Array }=\mathrm{L} \\ & \mathrm{~V}_{\mathrm{IN}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=3 \mathrm{~V}, \text { from Array }=H \\ & \mathrm{~V}_{\mathrm{IN}}=3 \mathrm{~V}, \text { from } \mathrm{TS}=\mathrm{H}, \text { from } \\ & \quad \text { Array }=\mathrm{L} \\ & \text { From Array }=\mathrm{L}, \text { from } T S=H \\ & V_{I N}=3 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1.76 \\ & 1.15 \\ & 253 \\ & 3.11 \\ & 3.11 \end{aligned}$ |  |  | $\begin{aligned} & 1.90 \\ & 1.25 \\ & 2.75 \\ & 3.35 \\ & \\ & 3.35 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA |
| $V_{\text {TH }}$ | Input threshold voltage |  | 0.80 |  | 2.0 | 0.80 |  | 2.0 | V |
| $\mathrm{V}_{\text {CD }}$ | Input clamp diode voltage | IIN $=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -15 | V |
| IIL | Input low current | $\mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}$ |  |  | -20 |  |  | -20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{1} \mathrm{H}$ | Input high current | $\mathrm{V}_{1 \mathrm{~N}}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Max input high current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| FO | INB \& IOD "to array" outputs EOCD \& IOD "to 3-state" outputs |  |  |  | $\begin{aligned} & 10 \\ & 16 \end{aligned}$ |  |  | $\begin{aligned} & 10 \\ & 16 \end{aligned}$ | Unit load Inputs |
| $t_{\text {pdLH }}$ | Propagation delay, low-to-high F.O. = one (1) ISL load | See Figure 5a |  | 5 | 8 |  | 5 | 8 | ns |
| $t_{\text {pdHL }}$ | Propagation delay, high-to-low F.O. = one (1) ISL load |  |  | 2 | 4 |  | 2 | 4 | ns |
| ${ }^{t}$ pdLH | Propagation delay, low-to-high F.O. = ten (10) ISL loads |  |  | 3 | 4 |  | 3 | 4 | ns |
| $t_{\text {pdHL }}$ | Propagation delay, high-to-low F.O. $=$ ten (10) ISL loads |  |  | 4 | 5 |  | 4 | 5 | ns |

OUTPGT BUFFER: AP (Active Pultap)

| ICC | Power supply current | From array = high |  |  | 1.38 |  |  | 1.50 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILF | Input load factor |  | 3 |  |  | 3 |  |  | Unit loads |
| $\mathrm{V}_{\text {OL }}$ | Output low voltage | $\begin{aligned} & \mathrm{IOL}=8 \mathrm{~mA} \\ & \mathrm{IOL}=4 \mathrm{~mA} \\ & \hline \end{aligned}$ |  |  | 500 |  |  | 400 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| V OH | Output high voltage | $\mathrm{I}^{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.7 |  |  | 2.5 |  |  | V |
| Ios | Output short circuit current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | -15 |  | -100 | -15 |  | -100 | mA |
| ${ }^{t} \mathrm{pdLH}$ <br> $t_{\mathrm{pdHL}}$ | Propagation delay, low to high output <br> Propagation delay, high to low output | See Figure 5b |  | 4 4 | 8 |  | 4 4 | 8 8 | ns |


| PARAMETER |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OPEN COLLECTOR, OUTPUT BUFFERS; OC, TOC from array), EOC, TEOC (from array) Preliminary |  |  |  |  |  |  |  |  |  |
| ICC | OC power supply current TOC power supply current EOC power supply current <br> TEOC power supply current |  | $\begin{aligned} & \text { From } \text { array }=\text { high } \\ & \text { From } \text { array }=\text { low } \\ & \text { From } \text { array }=\text { low, } \\ & \text { from T.S. }=\text { high } \\ & \text { From } \text { array }=\text { low, } \\ & \text { from T.S. }=\text { high } \end{aligned}$ |  |  | $\begin{aligned} & 1.38 \\ & 1.76 \\ & 1.96 \\ & \\ & 3.11 \end{aligned}$ |  |  | $\begin{aligned} & 1.50 \\ & 1.90 \\ & 2.10 \\ & \\ & 3.35 \end{aligned}$ | mA <br> mA <br> mA <br> mA |
| ILF | Input load factor "from array" <br> Input load factor "from T.S." |  | $3$ <br> 3 |  |  | $3$ <br> 3 | - |  | Unit load <br> Unit load |
| $\mathrm{v}_{\mathrm{OL}}$ | Output low voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \text { comm } \\ & \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA} \end{aligned}$ |  |  | 500 |  |  | 400 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output high current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $\begin{gathered} \mathrm{t}_{\mathrm{pdLLH}} \\ \mathrm{t}_{\mathrm{pdHL}} \end{gathered}$ | Propagation delay low to high output <br> Propagation delay high to low output | See Figure 5c |  | $9$ <br> 8 | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ |  | 9 <br> 8 | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ | ns ns |
| THREE-STATE OUTPUT BUFFERS: TS, TTS (from array) |  |  |  |  |  |  |  |  |  |
| ICC | TS power supply current <br> TTS power supply current | $\begin{aligned} & \text { From T.S. }=\text { high } \\ & \text { From array }=\text { low } \\ & \text { From array }=\text { low } \\ & \mathrm{V}_{\mathrm{iN}}=3 \mathrm{~V} \text {, from T.S. }=\text { high } \\ & \hline \end{aligned}$ |  |  | 1.96 <br> 3.11 |  |  | $\begin{aligned} & \hline 2.10 \\ & 3.35 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| ILF | Input load factor, etther input |  | 3 |  |  | 3 |  |  | Unit load |
| $\mathrm{V}_{\text {OL }}$ | Output low voltage | $\begin{aligned} \mathrm{I}_{\mathrm{OL}} & =8 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OL}} & =4 \mathrm{~mA} \end{aligned}$ |  |  | 500 |  |  | 400 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.7 |  |  | 2.5 |  |  | V |
| Ios | Output short circuit current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | -15 |  | -100 | -15 |  | -100 | mA |
| $\mathrm{I}_{\text {OzL }}$ | Three-state off current, output low | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -20 |  |  | -20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OzH }}$ | Three-state off current, output high | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{pdLH}}$ | Propagation delay, low to high output | See Figure 5d |  | 4 | 9 |  | 4 | 9 | ns |
| $\mathrm{t}_{\mathrm{pdHL}}$ | Propagation delay, high to low output |  |  | 6 | 10 |  | 6 | 10 | ns |
| $\mathrm{t}_{\mathrm{pdZL}}$ | Propagation delay, HI Z to low output |  |  | 11 | $14$ |  | 11 | 14 | ns |
| $\mathrm{t}_{\mathrm{pdzH}}$ | Propagation delay, HI Z to high output |  |  | 10 | 13 |  | 10 | 13 | ns |
| $\mathrm{t}_{\text {pdLz }}$ | Propagation delay, low to HIZ output |  |  | 6 | 12 |  | 6 | 12 | ns |
| $\mathrm{t}_{\mathrm{pdHz}}$ | Propagation delay, high to HI Z output |  |  | 7 | 7 |  | 7 | 7 | ns |

## NOTES

1 Maximum power disipation limit of circuit is determined by package selection
2 Guaranteed value is $t_{\text {pdAV }}$
3 For all input parameters on TEOC and TTS, the "form Three-State" input should be high


Figure 5. Test Circuits

## FEATURES

- Customer programmable LSI
- 1144 ISL (NAND) gates
- Two-layer metal interconnection
- 52 Schottky buffers
- 60 I/O buffers
- LSTTL compatible
- Standard PNP inputs
- 8 mA output current sink
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ambient temperature
- 4ns gate speed (typical)
- Speed-power product-0.7 picojoules 68 pin package


## PRODUCT DESCRIPTION

The 8A1260 Gate Array (Figure 1) is an uncommitted array of ISL gates (Figure 2), Schottky buffers (Figure 3) and LSTTLcompatible I/O cells (Figure 4). Thus, up to 1200 gates can be custom interconnected to provide the advantages of both Large Scale Integration (LSI) and proprietary design. The 8A1260 array is based on a technological subset of LSI called

ISL (Integrated Schottky Logic). ISL combines the features of Schottky and the density of $\mathrm{I}^{2} \mathrm{~L}$ Bipolar technologies.
Designing with the 8A1260 is easy and fast, requiring no more than conventional logic design, logic simulation, and custom coding of metal interconnections among preprocessed logic gates on the array. Refer to Table 1 for a comparison of ISL and 74 LS logic functions. The design techniques and the implementation processes are analogous to the design of a Printed Circuit Board.
Logic functions are defined by the user and are implemented by interconnecting 1144 ISL NAND gates, using two layers of metal routing. Fifty-two Schottky buffers are provided to drive multi-load internal clock or enable signals. For external interface, up to 60 LSTTL I/O buffers can be specified. Each I/O can be configured as 1-of-4 input buffers, 1-of-4 output buffers, or as a combination of one input buffer and one output buffer for a transceiver.

ORDERING INFORMATION
Contact Local Sales Representative


Figure 1. Internal Configuration of 8A1260


Figure 2. ISL Gate-Schematic Diagram


Figure 3. Schottky Buffer-Schematic Diagram

## INPUT/OUTPUT CELLS

All signals within the array interface to external pins via $1 / 0$ buffers located around the device perimeter

A description plus the symbolic, logic, and schematic representation for each I/O cell are shown in Figure 4
INPUT BUFFERS
DESCRIPTION:
Low Power Schottky input
buffer with internal
SCHEMATIC:


## DESCRIPTION:

Low Power Schottky input buffer with internal feedback and diode output.

SYMBOL \& LOGIC:


SCHEMATIC:


DESCRIPTION:
Internal driver with diode output.


SCHEMATIC:


Figure 4. Description and Symbolic, Logic, and Schematic Representation of Eight IIO Cells


Figure 4. (continued) Description and Symbolic, Logic, and Schematic Representation of Eight I/O Cells.

## TYPICAL PERFORMANCE CHARACTERISTICS

Overall performance of the gate array is determined by the following parameters:

- Discrete gate delays
- Gate current ( $\mathrm{I}_{\mathrm{BB}}$ ) and gate voltage ( $\mathrm{V}_{\mathrm{BB}}$ )
- Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )

Gate delays are subject to several variables, any one of which can affect the overall circuit performance. An analysis of these variables is shown in the accompanying graphs.


## POWER DISSIPATION

The maximum power dissipation for any given implementation of the 8A1260 gate array is given by the following equation.

Maximum Power (in mW ) $=0.25 \mathrm{~mW} \times$ number of ISL gates plus, $0.25 \mathrm{~mW} \times$ number of Schottky buffers used
plus, $8 \mathrm{~mW} \times$ number of AP, OC, EOC, and TS
plus, $7 \mathrm{~mW} \times$ number of $\mathrm{IN}, \mathrm{IN} 7$, ID, and ID7
plus, $0.5 \mathrm{~V} \times$ load current (in mA ) of output buffers
NOTE
Load Current $=$ maxımum IOL for selected temperature range $\times$ the total number of output buffers and transceivers that can simutaneously be at low output state

Table 1. COMPARISON OF ISL WITH 74LS FUNCTIONS

| LOGIC FUNCTION | PARAMETERS ${ }^{3}$ | ISL1 | 74LS | LOGIC FUNCTION | PARAMETERS ${ }^{3}$ | ISL1 | 74LS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAND (7400) | Power (in mW) <br> TON (in ns) <br> Toff (in ns) | $\begin{gathered} \hline 0.30 \\ 2.00 \\ 10.00 \end{gathered}$ | $\begin{aligned} & \hline 2.00 \\ & 15.00 \\ & 15.00 \end{aligned}$ | D FLIP-FLOP (7474) C $\quad$ Q | Power (in mW) <br> ToN (in ns) <br> Toff (in ns) | $\begin{aligned} & 1.50 \\ & 28.00 \\ & 28.00 \end{aligned}$ | $\begin{aligned} & 20.00 \\ & 40.00 \\ & 40.00 \end{aligned}$ |
| AND (7408) | Power (in mW) <br> Ton (in ns) <br> Toff (in ns) | $\begin{gathered} 0 \\ 0 \\ 2^{2} \end{gathered}$ | $\begin{aligned} & 11.00 \\ & 20.00 \\ & 15.00 \end{aligned}$ | $\begin{array}{cc} \hline \text { D LATCH } & (7475) \\ \text { DATA } & Q \end{array}$ | Power (in mW) <br> TON (in ns) <br> TOFF (in ns) | $\begin{gathered} 1.20 \\ 5.00 \\ 12.00 \end{gathered}$ | $\begin{aligned} & 30.00 \\ & 17.00 \\ & 17.00 \end{aligned}$ |
| EXCLUSIVE OR (7486) | Power (in mW) <br> TON (in ns) <br> Toff (in ns) | $\begin{aligned} & 1.20 \\ & 18.00 \\ & 24.00 \end{aligned}$ | $\begin{aligned} & 12.50 \\ & 22.00 \\ & 30.00 \end{aligned}$ | 4-INPUT MUX (94153) DATA Q | Power (in mW) <br> TON (in ns) <br> TOFF (in ns) | $\begin{gathered} 1.50 \\ 7.00 \\ 16.00 \end{gathered}$ | $\begin{aligned} & 25.00 \\ & 26.00 \\ & 26.00 \end{aligned}$ |
| EXCLUSIVE NOR <br> (74266) | Power (in mW) <br> TON (in ns) <br> Toff (in ns) | $\begin{gathered} 0.90 \\ 15.00 \\ 16.00 \end{gathered}$ | $\begin{aligned} & 18.00 \\ & 30.00 \\ & 30.00 \end{aligned}$ | Notes <br> 1 Power and delay tımes are given for $150^{\circ} \mathrm{C}$ max <br> 2 TOFF is 2 nanoseconds for each input, TOFF can be reduced to 0 nanoseconds with a pullup call which uses 03 mW <br> 3 LS power dissipation is based on $\mathrm{V}_{\mathrm{CC}}=\mathrm{I}_{\mathrm{MAX}}$ |  |  |  |

## AC AND DC ELECTRICAL CHARACTERISTICS

## Conditions:

| Commercial | Military- |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}( \pm 5 \%)$ | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}( \pm 10 \%)$ |
| $\mathrm{V}_{\mathrm{BB}}=1.5 \mathrm{~V}( \pm 10 \%)$ | $\mathrm{V}_{\mathrm{BB}}=1.5 \mathrm{~V}( \pm 10 \%)$ |
| $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | DESCRIPTION | RATING | UNIT | PARAMETER | DESCRIPTION | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | +7.0 | V | $\mathrm{V}_{0}$ | Voltage applied to open- | -0.5 to +7.0 | V |
| $V_{B B}$ | ISL gate supply voltage | +7.0 | V |  | collector output in off-state |  |  |
| $\mathrm{E}_{\mathrm{IN}}$ | Input voltage, continuous | -0.5 to +5.5 | V | $\mathrm{T}_{\text {A }}$ | Ambient temperature, operating | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| IIN | Input current, continuous | -30 to +1.0 | mA | TSTG | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |


| PARAMETER |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ISL GATE (internal) |  |  |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{BB}} / \mathrm{G}$ | Power supply current per gate |  |  |  |  | 190 |  |  | 190 | $\mu \mathrm{A}$ |
| ILF | Input load factor |  |  |  | 1 |  |  | 1 | Unit load |
| FO | Fan-out |  |  |  | 4 |  |  | 4 | Unit load |
| $t_{\text {pdaV }}$ | Average gate propagation $\begin{gathered} \text { delay } \\ \mathrm{t}_{\mathrm{pd} A V}=\frac{t_{\mathrm{pdLH}}+t_{\mathrm{pdHL}}}{2} \end{gathered}$ | $\begin{gathered} \text { Fan-in }=\text { one (1) ISL gate } \\ \text { or Schottky buffer } \\ \text { Fan-out }=\text { one (1) ISL gate } \\ \text { or Schottky buffer } \end{gathered}$ |  | 4 | 6 |  | 4 | 6 | ns |
| $\mathrm{t}_{\text {pdHL }}$ | High-to-low propagation delay | Delay is inferred from circuit simulation |  | 1 | 2 |  | 1 | 2 | ns |
| $t_{\text {pdLH }}$ | Low-to-high propagation delay |  |  | 7 | 10 |  | 7 | 10 | ns |


| PARAMETER |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| SCHOTTKY BUFFEA (infernal) |  |  |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{BB}} / \mathrm{G}$ | Power supply current per gate |  |  |  |  | 190 |  |  | 190 | $\mu \mathrm{A}$ |
| ILF | Input load factor |  |  |  | 1 |  |  | 1 | Unit load |
| FO | Fan-out |  |  |  | 10 |  |  | 10 | Unit load |
| $\mathrm{t}_{\text {pdAV }}$ | Average gate propagation delay $t_{p d A V}=\frac{t_{p d L H}+t_{p d H L}}{2}$ | Fan-In =one (1) ISL gate or Schottky buffer Fan-out $=$ one (1) ISL gate or Schottky buffer |  | 4 | 6 |  | 4 | 6 | ns |
| $\mathrm{t}_{\mathrm{pdHL}}$ | High-to-low propagation delay | Delay is inferred from |  | 1 | 2 |  | 1 | 2 | ns |
| $\mathrm{t}_{\text {pdLH }}$ | Low-to-high propagation delay |  |  | 7 | 10 |  | 7 | 10 | ns |
| INPUT BUFFERS: IN, 1N7, ID, and ID7 |  |  |  |  |  |  |  |  |  |
| ICC | Power supply current | $\mathrm{V}_{1 \mathrm{~N}}=3 \mathrm{~V}$ (IN from Array $=\mathrm{H}$ ) |  |  | 1.30 |  |  | 1.40 | mA |
| VTH | Input threshold voltage |  | 0.80 |  | 2.0 | 0.80 |  | 2.0 | V |
| VCD | Input clamp diode voltage | $\mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Input low current | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ |  |  | -20 |  |  | -20 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input high current | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| 1 | Max input high current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Max}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| FO | INB \& IOD "to array" outputs <br> EOCD \& IOD "to threestate" outputs |  |  |  | $10$ $16$ |  |  | 10 <br> 16 | Unit load <br> Unit load |
|  | Propagation delay, low-tohigh F.O. = one (1) ISL load |  |  | 5 | 8 |  | 5 | 8 | ns |
| $t_{\text {pdHL }}$ | Propagation delay, high-tolow F.O. = one (1) ISL load |  |  | 2 | 4 |  | 2 | 4 | ns |
| $t_{\text {pdLH }}$ | Propagation delay, low-tohigh F.O. $=$ ten (10) ISL loads | (See Fig. 5a) |  | 3 | 4 |  | 3 | 4 | ns |
| ${ }^{\text {t }}$ dHL | Propagation delay, high-tolow F.O. $=$ ten (10) ISL loads |  |  | 4 | 5 |  | 4 | 5 | ns |
| OUTPUT BUFFER: AP (Active Puallup) |  |  |  |  |  |  |  |  |  |
| ICC | Power supply current | From array = high |  |  | 1.38 |  |  | 1.50 | mA |
| ILF | Input load factor |  | 3 |  |  | 3 |  |  | Unit loads |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \\ & \mathrm{IOL}^{2}=4 \mathrm{~mA} \end{aligned}$ |  |  | 500 |  |  | 400 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.7 |  |  | 2.5 |  |  | V |
| los | Output short circut current | $\mathrm{V}_{\text {OUT }}=O \mathrm{~V}$ | -15 |  | -100 | -15 |  | -100 | mA |


| PARAMETER |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OUTPUT BUFFER: AP (Active Pullup) (contınued) |  |  |  |  |  |  |  |  |  |
| $t_{\text {pdLH }}$ | Propagation delay, low-tohigh output |  |  |  | 4 | $8$ |  | 4 | 8 | ns |
| $\mathrm{t}_{\mathrm{pdHL}}$ | Propagation delay, high-to-low output | (See Fig. 5b) |  | 4 | 8 |  | 4 | 8 | ns |
| OPEN COLLECTOR, OUTPUT BUFFERS: OC AND EOC (Prellminary) |  |  |  |  |  |  |  |  |  |
| ICC | OC power supply current EOC power supply current | $\begin{aligned} & \text { From array }=\text { high } \\ & \text { From array }=\text { low, } \\ & \text { From T.S. }=\text { high } \end{aligned}$ |  |  | $\begin{aligned} & 1.38 \\ & 1.98 \end{aligned}$ |  |  | $\begin{aligned} & 1.50 \\ & 2.10 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| ILF | Input load factor "from array" Input load factor "from T.S." |  | $3$ $3$ |  |  | 3 <br> 3 |  |  | Unit load <br> Unit load |
| VOL | Output low voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA} \end{aligned}$ |  |  | 500 |  |  | 400 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| IOH | Output high current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
|  | Propagation delay, low-to-high output |  |  |  | TBD |  | 9 |  | ns |
| $\mathrm{t}_{\mathrm{pdHL}}$ | Propagation delay, high-to-low output | (See Fig. 5c) |  | 8 | TBD |  | 8 | TBD | ns |
| THREESTATE OUTPUT BUFFERS: IS |  |  |  |  |  |  |  |  |  |
| ICC | TS power supply current | $\begin{aligned} & \text { From T.S. }=\text { high } \\ & \text { From array }=\text { low } \end{aligned}$ |  |  | 1.98 |  |  | 2.10 | mA |
| ILF | Input load factor, either input |  | 3 |  |  | 3 |  |  | Unit load |
| $\mathrm{V}_{\text {OL }}$ | Output low voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA} \end{aligned}$ |  |  | 500 |  |  | 400 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.7 |  |  | 25 |  |  | V |
| los | Output short circuit current | $\mathrm{V}_{\text {OUT }}=O \mathrm{~V}$ | -15 |  | -100 | -15 |  | -100 | mA |
| Iolz | Three-state off current, output low | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -20 |  |  | -20 | $\mu \mathrm{A}$ |
| IOHz | Three-state off current, | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $t_{\text {pdLH }}$ | Propagation delay, low-to-high output (Note) | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{~K}$ |  | 4 | 9 |  | 4 | 9 | ns |
| $\mathrm{t}_{\mathrm{pdHL}}$ | Propagation delay, high-to-low output (Note) | $C_{L}=15 \mathrm{pf}$ |  | 6 | 10 |  | 6 | 10 | ns |
| $\mathrm{t}_{\mathrm{pdZL}}$ | Propagation delay, HI-Z to low output |  |  | 11 | 14 |  | 11 | 14 | ns |
| $t_{p d Z H}$ | Propagation delay, $\mathrm{HI}-\mathrm{Z}$ to high output |  |  | 10 | 13 |  | 10 | 13 | ns |
| $t_{\text {pdLz }}$ | Propagation delay, LOW to $\mathrm{HI}-\mathrm{Z}$ output | (See Fig. 5d) |  | 6 | 12 |  | 6 | 12 | ns |
| $t_{\text {pdHz }}$ | Propagation delay, high to HI-Z output |  |  | 7 | 7 |  | 7 | 7 | ns |

[^10]

## FEATURES

- Customer programmable LSI
- 1408 ISL (NAND) gates
- Two-layer metal interconnection
- 64 Schottky buffers
- 42 I/O buffers
- LSTTL compatible
- Standard PNP inputs
- 8 mA output current sink
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ambient temperature
- 4ns gate speed (typical)
- Speed-power product-0.7 picojoules
- 28,40 , or 44 -pin package


## PRODUCT DESCRIPTION

The 8A1542 Gate Array (Figure 1) is an uncommitted array of ISL gates (Figure 2), Schottky buffers (Figure 3) and LSTTLcompatible I/O cells (Figure 4). Thus, up to 1400 gates can be custom interconnected to provide the advantages of both Large Scale Integration (LSI) and proprietary design. The 8A1542 array is based on a technological subset of LSI called ISL (Integrated Schottky Logic). ISL combines the best features of lowpower Schottky and $\mathrm{I}^{2} \mathrm{~L}$ Bipolar technologies.

Designing with the 8A1542 is easy and fast, requiring no more than conventional logic design, logic simulation, and custom coding of metal interconnections among preprocessed logic gates on the array - refer to Table 1 for a comparison of ISL and 74LS logic functions. The design techniques and the implementation processes are analogous to the design of a Printed Circuit Board.
Logic functions are defined by the user and are implemented by interconnecting 1408 ISL NAND gates, using two layers of metal routing. Sixty-four Schottky buffers are provided to drive multiload internal clock or enable signals. For external interface, up to 42 LSTTL I/O buffers can be specified. As shown in Figure 4, each I/O can be configured to implement any one of 11 different functions: inputs, input/output, totem-pole, open collector, and three-state.

## ORDERING INFORMATION

Contact Local Sales Representative


Figure 1. Internal Configuration of 8A1542 ISL Gate Array


Figure 2. ISL Gate-Schematic Diagram


Figure 3. Schottky Buffer-Schematic Diagram

## INPUTIOUTPUT CELLS

All signals within the array interface to external pins via I/O buffers located around the device perimeter. A description plus the
symbolic logic, and schematic representation for each I/O cell are shown in Figure 4.


Figure 4. Description and Symbolic, Logic, and
Schematic Representation of Eleven I/O Cells

SCHEMATIC:


|  | Preliminary |
| :--- | :--- |
| DESCRIPTION: |  |
| Low power Schottky output |  |
| buffer with open-collector \& LOGIC: |  |
| output. |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |



SCHEMATIC:


Figure 4. (continued) Description and Symbolic, Logic, and Schematic Representation of Eleven I/O Cells

## TRANSCEIVERS

## Preliminary

## DESCRIPTION:

Open-collector transceiver. This is a back-to-back configuration of an input buffer and an open-collector output buffer (INB + OC).

SCHEMATIC:

## SYMBOL \& LOGIC:




Preliminary

## DESCRIPTION:

Enabled open-collector transceiver. This is a back-to-back configuration of an input buffer and an enabled open-collector output buffer (INB + EOC).

## SCHEMATIC:



SYMBOL \& LOGIC:


Figure 4. (continued) Description and Symbolic, Logic, and Schematic Representation of Eleven I/O Cells

## TRANSCEIVERS (Continued)

## DESCRIPTION:

Three-state transceiver. This is a back-to-back configuration of an input buffer and a threestate output in one I/O cell (INB + TS).

SCHEMATIC:


SYMBOL \& LOGIC:


## OTHER

## DESCRIPTION:

Same as EOCD, except input is designed to interface with ISL gates. This cell is used internally and does not interface to an external pin.


SCHEMATIC:


Figure 4. (continued) Description and Symbolic, Logic, and Schematic Representation of Eleven I/O Cells

## TYPICAL PERFORMANCE CHARACTERISTICS

Overall performance of the gate array is determined by the following parameters:

- Discrete gate delays
- Gate current ( $\mathrm{I}_{\mathrm{BB}}$ ) and gate voltage ( $\mathrm{V}_{\mathrm{BB}}$ )
- Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )

Gate delays are subject to several variables, any one of which can affect the overall circuit performance. An analysis of these variables is shown in the accompanying graphs.


## POWER DISSIPATION

For the purpose of package selection, the maximum power dissipation for any given implementation of the 8A1542 gate array is given by the following equation.
Maximum Power (in mW ) $=0.25 \mathrm{~mW} \times$ number of ISL

$$
\begin{aligned}
& \text { plus, } 0.25 \mathrm{~mW} \times \text { number of Schottky buf- } \\
& \text { fers used } \\
& \text { plus, } 12 \mathrm{~mW} \times \text { number of TTS, TOC, and } \\
& \text { TEOC buffers }
\end{aligned}
$$

plus, $8 \mathrm{~mW} \times$ number of AP, OC, EOC, TS and IOD buffers
plus, $5 \mathrm{~mW} \times$ number of EOCD, INB, and IOCD buffers
plus, $0.5 \mathrm{~V} \times$ load current (in mA ) of output buffers

## NOTE-

Load Current $=$ maximum IOL for selected temperature range $\times$ the tota number of output buffers and transceivers that can simultaneusly be at a low output state.


0

Table 1. COMPARISON OF ISL WITH 74LS FUNCTIONS

| LOGIC FUNCTION | PARAMETERS ${ }^{3}$ | ISL ${ }^{1}$ | 74LS | LOGIC FUNCTION | PARAMETERS ${ }^{3}$ | ISL ${ }^{1}$ | 74LS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAND (7400) | Power (in mW) | 0.30 | 2.00 | $\begin{aligned} & \text { D FLIP-FLOP (7474) } \\ & C \rightarrow \bar{Q} \end{aligned}$ | Power (in mW) | 1.50 | 20.00 |
|  | Ton (in ns) | 2.00 | 15.00 |  | TON (in ns) | 28.00 | 40.00 |
|  | Toff (in ns) | 10.00 | 15.00 |  | ToFF (in ns) | 28.00 | 40.00 |
| AND (7408) | Power (in mW) | 0 | 11.00 | $\begin{aligned} & \text { D LATCH (7475) } \\ & \text { DATA } \overline{\mathbb{Q}} \end{aligned}$ | Power (in mW) | 1.20 | 30.00 |
|  | Ton (in ns) | 0 | 20.00 |  | Ton (in ns) | 5.00 | 17.00 |
|  | TOFF (in ns) | $2^{2}$ | 15.00 |  | TOFF (in ns) | 12.00 | 17.00 |
| EXCLUSIVE OR (7486) | Power (in mW) | 1.20 | 1250 | 4-INPUT MUX (74153) DATA $\rightarrow \bar{Q}$ | Power (in mW) | 1.50 | 25.00 |
|  | TON (in ns) | 18.00 | 22.00 |  | TON (in ns) | 700 | 26.00 |
|  | TOFF (in ns) | 24.00 | 3000 |  | TOFF (in ns) | 16.00 | 26.00 |
| EXCLUSIVE NOR (74266) | Power (in mW) <br> TON (in ns) <br> Toff (in ns) | $\begin{array}{r} 0.90 \\ 1500 \\ 1600 \end{array}$ | $\begin{aligned} & 1800 \\ & 3000 \\ & 3000 \end{aligned}$ | Notes <br> 1 Power and delay tımes are given for $150^{\circ} \mathrm{C}$ MAX <br> 2 TOFF is 2 ns for each input. TOFF can be reduced to 0 ns with a pullup cell which uses 03 mW <br> 3 LS power dissipation is based on $V_{C C} \times I_{M A X}$ |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

## AC AND DC ELECTRICAL CHARACTERISTICS

Conditions: Commercial-

$$
\begin{aligned}
& V_{C C}=5.0 \mathrm{~V}( \pm 5 \%) \\
& V_{B B}=15 \mathrm{~V}\left( \pm 10^{\circ}\right) \\
& T_{A}{ }^{1}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}
\end{aligned}
$$

$$
V_{C C}=50 \mathrm{~V}( \pm 10 \%)
$$

$V_{c \mathrm{C}}=5 \mathrm{OV}( \pm 10 \%)$
$V_{B B}=1.5 \mathrm{~V}( \pm 10 \%)$
$T_{A}{ }^{1}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | DESCRIPTION | RATING | UNIT | PARAMETER | DESCRIPTION | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | $+70$ | V | $\mathrm{V}_{\mathrm{O}}$ | Voltage applied to open- | -05 to +7.0 | V |
| $V_{\text {BB }}$ | ISL gate supply voltage | $+70$ | V |  | collector output in off-state |  |  |
| EIN | Input voltage, contınuous | -05 to +5.5 | V | $\mathrm{T}_{\text {A }}$ | Ambient temperature, operatıng | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| In | Input current, contınuous | -30 to +1.0 | mA | TSTG | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |


| PARAMETER | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |

ISL GATE (Internal)

| IBB/G | Power supply current per gate |  |  | 190 |  | 190 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILF | Input load factor |  |  | 1 |  | 1 | Unit load |
| FO | Fanout |  |  | 4 |  | 4 | Unit load |
| $\mathrm{t}_{\text {pdAV }}$ | Average gate propagation delay $\mathrm{t}_{\mathrm{pdAV}}=\frac{\mathrm{t}_{\mathrm{pdLH}}+\mathrm{t}_{\mathrm{pdHL}}}{2}$ | Fan-in = one (1) ISL gate or Schottky buffer <br> Fan-out $=$ one (1) ISL gate or Schottky buffer | 4 | 6 | 4 | 6 | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{pdHL}}{ }^{2} \\ & \mathrm{t}_{\mathrm{pdLL}}{ }^{2} \end{aligned}$ | High-to-low propagation delay <br> Low-to-high propagation delay | Delay is inferred from circuit simulation | 1 7 | $\begin{gathered} 2 \\ 10 \end{gathered}$ | 1 7 | $\begin{gathered} 2 \\ 10 \end{gathered}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

SCHOTTKY BUFFER (Intornal)

| $\mathrm{I}_{\mathrm{BB}} / \mathrm{G}$ | Power supply current per gate |  |  | 190 |  | 190 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILF | Input load factor |  |  | 1 |  | 1 | Unit load |
| FO | Fanout |  |  | 10 |  | 10 | Unit load |
| $\mathrm{t}_{\text {pdaV }}$ | Average gate propagation delay $t_{p d A V}=\frac{t_{p d L H}+t_{p d H L}}{2}$ | $\begin{aligned} \hline \text { Fan-in }= & \text { one (1) ISL gate or } \\ & \text { Schottky buffer } \\ \text { Fan-out }= & \text { one (1) ISL gate or } \\ & \text { Schottky buffer } \end{aligned}$ | 4 | 6 | 4 | 6 | ns |
| $\mathrm{t}_{\mathrm{pdHL}}{ }^{2}$ <br> $t_{\mathrm{pdLH}}{ }^{2}$ | High-to-low propagation delay Low-to-high propagation delay | Delay is inferred from circuit simulation | 1 7 | $\begin{gathered} 2 \\ 10 \end{gathered}$ | 1 | $\begin{gathered} 2 \\ 10 \end{gathered}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |


| PARAMETER |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| 輷THRNAL BUFFERS: 100 |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {ICC }}$ | IOCD power supply current IOD power supply current |  | From array $=$ high <br> $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}$, from array $=$ high |  |  | $\begin{aligned} & 1.38 \\ & 253 \end{aligned}$ |  |  | $\begin{aligned} & 1.50 \\ & 2.75 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| ILF | Input load factor |  | 3 |  |  | 3 |  |  | Unit load |
| FO | Fanout <br> To T.S. (I/O only) <br> To Array (I/O only) | (drives 3-state inputs only) (drives internal gates) |  |  | $\begin{aligned} & 16 \\ & 10 \end{aligned}$ |  |  | $\begin{aligned} & 16 \\ & 10 \end{aligned}$ | Inputs Unit loads |
| $t_{p d A V}$ | Average propagation delay $t_{p d A V}=\frac{t_{p d L H}+t_{p d H L}}{2}$ | Fan in=one (1) ISL gate or Schottky buffer <br> Fan out = one (1) from 3-state input of an output buffer |  | 10 | 14 |  | 10 | 14 | ns |
| INPUT BUFFERS: INB, EOCD, TEOC ${ }^{3}$ (to array), 100 (to array), TOC (to array), TTS ${ }^{3}$ (to array) |  |  |  |  |  |  |  |  |  |
| Icc | TOC, supply current INB, EOCD, supply current IOD, supply current TEOC, supply current TTS, supply current | $\begin{aligned} & V_{I N}=3 V, \text { from Array }=L \\ & V_{I N}=3 V \\ & V_{I N}=3 V, \text { from Array }=H \\ & V_{I N}=3 V, \text { from } T S=H, \text { from } \\ & \text { Array }=L \\ & \text { From Array }=L, \text { from } T S=H \\ & V_{I N}=3 V \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 1.76 \\ & 1.15 \\ & 2.53 \\ & 3.11 \\ & \\ & 311 \end{aligned}$ |  |  | $\begin{aligned} & 1.90 \\ & 1.25 \\ & 2.75 \\ & 3.35 \\ & \\ & 3.35 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA |
| $\mathrm{V}_{\text {TH }}$ | Input threshold voltage |  | 0.8 |  | 2.0 | 0.80 |  | 20 | V |
| $\mathrm{V}_{\text {CD }}$ | Input clamp diode voltage | $\mathrm{I}_{1} \mathrm{~N}=-18 \mathrm{~mA}$ |  |  | -15 |  |  | $-1.5$ | V |
| IIL | Input low current | $\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |  |  | -20 |  |  | -20 | $\mu \mathrm{A}$ |
| I H | Input high current | $\mathrm{V}_{1 \mathrm{~N}}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| 11 | Max input high current | $\mathrm{V}_{\text {IN }}=55 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=\mathrm{Max}$ |  |  | 100 |  |  | 100 | $\mu \mathrm{A}$ |
| FO | INB \& IOD "to array" outputs EOCD \& IOD "to 3-state" outputs |  |  |  | $\begin{aligned} & 10 \\ & 16 \end{aligned}$ |  |  | $\begin{aligned} & 10 \\ & 16 \end{aligned}$ | Unit Ioad Inputs |
| $t_{\text {pdLH }}$ | Propagation delay, low-to-high F O. = one (1) ISL load |  |  | 5 | 8 |  | 5 | 8 | ns |
| ${ }^{t}{ }^{\text {pdHL }}$ <br> $t_{\text {pdLH }}$ | Propagation delay, high-to-low F.O. = one (1) ISL load Propagation delay, low-to-high F.O. $=$ ten (10) ISL loads | See Figure 5a |  | 2 3 | 4 4 |  | 2 3 | 4 4 | ns |
| ${ }^{\text {t }}$ pdHL | Propagation delay, high-to-low F.O. $=$ ten (10) ISL loads |  |  | 4 | 5 |  | 4 | 5 | ns |

## OUTPUT BUFFER: AP (Active Pullup)

| ICC | Power supply current | From array $=$ high |  |  | 1.38 |  |  | 1.50 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILF | Input load factor |  | 3 |  |  | 3 |  |  | Unit loads |
| $\mathrm{V}_{\text {OL }}$ | Output low voltage | $\begin{aligned} & \mathrm{I} \mathrm{OL}=8 \mathrm{~mA} \\ & \mathrm{IOL}=4 \mathrm{~mA} \end{aligned}$ |  |  | 500 |  |  | 400 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{I}^{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.7 |  |  | 25 |  |  | V |
| Ios | Output short circuit current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | -15 |  | -100 | - 15 |  | -100 | mA |
| $t_{\text {pdLH }}$ <br> ${ }^{\mathrm{t}} \mathrm{pdHL}$ | Propagation delay, low to high output <br> Propagation delay, high to low output | See Figure 5b |  | 4 | 8 8 |  | 4 4 | 8 8 | ns ns |


| PARAMETER |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |
| OPEN COLLECTOR, OUTPUT BUFFERS: OC, TOC (from array), EOC, TEOC (from array) |  |  |  |  |  |  |  |  | efiminary |
| $I_{C C}$ | OC power supply current TOC power supply current EOC power supply current TEOC power supply current |  | $\begin{aligned} & \text { From array = high } \\ & \text { From array = low } \\ & \text { From array = low, } \\ & \text { from T.S. = high } \\ & \text { From array = low, } \\ & \text { from T.S. = high } \end{aligned}$ |  |  | $\begin{aligned} & 1.38 \\ & 1.76 \\ & 1.96 \\ & \\ & 3.11 \end{aligned}$ |  |  | $\begin{aligned} & 1.50 \\ & 1.90 \\ & 2.10 \\ & \\ & \hline .35 \end{aligned}$ | mA <br> mA <br> mA <br> mA |
| ILF | Input load factor "from array" Input load factor "from T.S." |  | $\begin{aligned} & 3 \\ & 3 \end{aligned}$ |  |  | $\begin{aligned} & 3 \\ & 3 \end{aligned}$ |  |  | Unit load Unit load |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA} \end{aligned}$ |  |  | 500 |  |  | 400 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| IOH | Output high current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $t_{\text {pdLH }}$ <br> $t_{\mathrm{pdHL}}$ | Propagation delay low to high output <br> Propagation delay high to low output | See Figure 5c |  | $9$ <br> 8 | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ |  | $\begin{aligned} & 9 \\ & 8 \end{aligned}$ | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ | ns <br> ns |
| THREE-STATE OUTPUT BUFFERS: TS, TTS (from array) |  |  |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{cc}}$ | TS power supply current <br> TTS power supply current | $\begin{aligned} & \text { From T.S. }=\text { high } \\ & \text { From array }=\text { low } \\ & \text { From array }=\text { low } \\ & \mathrm{V}_{\text {IN }}=3 \mathrm{~V} \text {, from } \mathrm{T} . \mathrm{S} .=\text { high } \end{aligned}$ |  |  | $\begin{aligned} & 1.96 \\ & 3.11 \end{aligned}$ |  |  | $\begin{aligned} & 2.10 \\ & 3.35 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| ILF | Input load factor, either input |  | 3 |  |  | 3 |  |  | Unit load |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low voltage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA} \end{aligned}$ |  |  | 500 |  |  | 400 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.7 |  |  | 2.5 |  |  | V |
| $\mathrm{l}_{\mathrm{OS}}$ | Output short circuit current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | -15 |  | -100 | -15 |  | -100 | mA |
| $\mathrm{I}_{\text {OZL }}$ | Three-state off current, output low | $\mathrm{V}_{\text {OUT }}=0.4 \mathrm{~V}$ |  |  | -20 |  |  | -20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZH}}$ | Three-state off current, output high | $\mathrm{V}_{\text {OUT }}=2.4 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{pdLH}}$ | Propagation delay, low to high output | See Figure 5d |  | 4 | 9 |  | 4 | 9 | ns |
| $\mathrm{t}_{\mathrm{pdHL}}$ | Propagation delay, high to low output |  |  | 6 | 10 |  | 6 | 10 | ns |
| $\mathrm{t}_{\mathrm{pdZL}}$ | Propagation delay, HI Z to low output |  |  | 11 | 14 |  | 11 | 14 | ns |
| $t_{\text {pdZH }}$ | Propagation delay, HI Z to high output |  |  | 10 | 13 |  | 10 | 13 | ns |
| $\mathrm{t}_{\mathrm{pdL}}$ | Propagation delay, low to HI Z output |  |  | 6 | 12 |  | 6 | 12 | ns |
| $\mathrm{t}_{\mathrm{pdHz}}$ | Propagation delay, high to HI Z output |  |  | 7 | 7 |  | 7 | 7 | ns |

## NOTES.

1 Maxımum power dissipation limit of circuit is determıned by package selection
2 Guaranteed value is $t_{p d A V}$.
3 For all input parameters on TEOC and TTS, the "from Three-State" input should be high.


## FEATURES

- Customer programmable LSI
- 1560 ISL (NAND) gates
- Two-layer metal interconnection
- 60 Schottky buffers
- 64 I/O buffers
- LS TTL compatible
- Standard PNP inputs
- 8-, or 24-milliamperes output current sink
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ambient temperature
- 4-nanosecond gate speed (typical)
- Speed-power product - 0.7 picojoules
- 68 pin package


## PRODUCT DESCRIPTION

The 8A1664 Gate Array (Figure 1) is an uncommitted array of ISL gates (Figure 2), Schottky Buffers (Figure 3), and the LSTTL compatible I/O cells. Thus, up to 1600 gates can be custom interconnected to provide the advantages of both Large Scale Integration (LSI) and proprietary design. The 8A1664 array is based on a technological subset of LSI called ISL (Integrated Schottky Logic). ISL combines the
features of Schottky and the density of 12 L Bipolar technologies.

Designing with the 8A1664 is easy and fast, requiring no more than conventional logic design, logic simulation, and custom coding of metal interconnections among preprocessed logic gates on the array. The design techniques and the implementation processes are analogous to the design of a Printed Circuit Board.

Logic functions are defined by the user and are implemented by interconnecting 1560 ISL NAND gates, using two layers of metal routing. Sixty Schottky buffers are provided to drive multi-load internal clock or enable signals. For external interface, up to 64 LS TTL I/O buffers can be specified. Each 8 -milliampere I/O site can be configured as 1 -of- 6 input/ internal buffers or as 1-of-8 output buffers; each 24-milliampere I/O site can also be configured as 1-of-6 input/internal buffers but the output buffer configuration can be 1-of-12. For a transceiver, either I/O site can be connected in combinations of one input and one output buffer.

## ORDERING INFORMATION <br> Contact Local Sales Representative



Figure 1. Internal Configuration of 8A1664

## FEATURES

## - Customer programmable LSI

- 1740 ISL (NAND) gates
- Two-layer metal interconnection
- 60 Schottky buffers
- 72 I/O buffers
- LS TTL compatible
- Standard PNP inputs
- 8-, or 24 -milliamperes output current sink
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ambient temperature
- 4-nanosecond gate speed (typical)
- Speed-power product - 0.7 picojoules
- 40-, 44-, 50 - or 68 -pin packages


## PRODUCT DESCRIPTION

The 8A1864 Gate Array (Figure 1) is an uncommitted array of ISL gates (Figure 2). Schottky buffers (Figure 3) and LSTTLcompatible I/O cells. Thus, up to 1740 gates and 60 buffers can be interconnected to provide the advantages of both Large Scale Integration (LSI) and proprietary design. The 8A1864 array is based on a technological subset of LSI called ISL (integrated Schottky Logic). ISL combines the
features of Schottky and the density of 12 L Bipolar technologies.

Designing with the 8A1864 is easy and fast, requiring no more than conventional logic design, logic simulation, and coding of metal interconnections between preprocessed logic gates on the array. The design techniques and the implementation processes are analogous to the design of a Printed Circuit Board.

Logic functions are defined by the user and are implemented by interconnecting up to 1740 ISL NAND gates, and up to 60 buffers, using two layers of metal routing. Sixty Schottky buffers are provided to drive multi-load internal clock or enable signals. For external interface, up to 64 LS TTL I/O buffers can be specified. Each 8 -milliampere I/O site can be configured as 1 -of- 6 input/internal buffers or as 1 -of- 8 output buffers; each 24 -milliampere I/O site can also be configured as $1-\mathrm{of}-6$ input/internal buffers but the output buffer configuration can be $1-\mathrm{of}-12$. For a transceiver, either I/O site can be connected in combinations of one input and one output buffer.

## ORDERING INFORMATION <br> Contact Local Sales Representative



Figure 1. Internal Configuration of 8A1864


Figure 2. ISL Gate - Schematic Diagram


Figure 3. Schottky Buffer - Schematic Diagram

## FEATURES

- Customer programmable LSI
- 2016 ISL (NAND) gates
- 72 Schottky buffers
- 76 I/O buffers
- LS TTL compatible
- Standard PNP inputs
- 8 mA and 24 mA output current sink
- $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ambient temperature
- 4 ns gate speed (typical)
- Speed power product -0.7 picojoules
- 28, 40, 68, or 84 pin package


## PRODUCT DESCRIPTION

The 8A2176 Gate Array (Figure 1) is an uncommitted array of ISL gates (Figure 2), Schottky buffers (Figure 3) and LSTTLcompatible I/O cells. Thus, up to 2016 gates can be custom interconnected to provide the advantages of both Large Scale Integration (LSI) and proprietary design. The 8A2176 76 array is based on a technological subset of LSI called ISL (In-


Figure 1. Internal Configuration of 8A1276
tegrated Schottky Logic). ISL combines the features of Schottky and the density of I2L Bipolar technologies.

Designing with the 8A2176 is easy and fast, requiring no more than conventional logic design, logic simulation, and custom coding of metal interconnections among preprocessed logic gates on the array. The design techniques and the implementation processes are analogous to the design of a Printed Circuit Board.

Logic functions are defined by the user and are implemented by interconnecting 2016 ISL NAND gates, using two layers of metal routing. Seventy-two Schottky buffers are provided to drive multi-load internal clock or enable signals. For external interface, up to 76 LSTTL I/O buffers can be specified.
Each 8-milliampere I/O site can be configured as 1-of-6 input/internal buffers or as 1-of-8 output buffers; each 24-milliampere I/O site can also be configured as 1-of-6 input/internal buffers but the output buffer configuration can be 1-of-12. For a transceiver, either I/O site can be connected in combinations of one input and one output buffer.

ORDERING INFORMATION
Contact Local Sales Representative


Figure 2. ISL Gate - Schematic Diagram


Figure 3. Schottky Buffer - Schematic Diagram

## FEATURES

## REPRESENTATIVE LOGIC FUNCTIONS:

- 8 to 1 Multiplexer (Figure 3)-similar to 74152.
- 4-Bit Adder (Figure 4)-similar to 7483.
- 4-Bit Universal Shift Register (Figure 5)—similar to 74194.


## SPECIAL TEST CIRCUITS.

- D-flip flop wired as a toggle flip flop
- Demonstration of fanout effects on ISL gates
- Test of fanin and pattern sensitivity effects on ISL gates
- Ring oscillators which show the basic gate delays of ISL gates and Schottky buffers under various layout and logical conditions


## PRODUCT DESCRIPTION

The 8A1200/CG1001 Evaluation Circuit is a committed array of ISL gates, Schottky buffers, and LSTTL I/O cells, providing the user with several logic functions that can be easily and economically implemented by the use of semi-custom LSI. Basically, the CG1001 provides a demonstration vehicle for characterizing design functions of the 8A1200 ISL Gate Array; the demonstration part contains logic functions that are representative of, and can be compared with, those of standard 7400 -series parts.

Also, the CG1001 contains several test configurations that can be used in evaluating circuit performance under various logical, topological, and environmental conditions. A block diagram of the Gate Array Evaluation Circuit is shown in Figure 2 and logic representations of each discrete function are shown in Figures 3 through 6.

## ORDERING INFORMATION

Contact Local Sales Representative

8A1200/CG1001 EVALUATION CIRCUIT



Figure 1. Package Configuration and Pin Designators of 8A1200/CG1001 Evaluation Circuit

Table 1. PIN DESCRIPTIONS OF EVALUATION CIRCUIT

| Pin No. | Description | 1/O Cell | Function |
| :---: | :---: | :---: | :---: |
| 1 | GND | -- | Ground |
| 2, 3, 4 | $\mathrm{S}_{2}, \mathrm{~S}_{1}, \mathrm{~S}_{\emptyset}$ | INB | Multıplexer-select and test-select input |
| 5 | I/O control | EOCD | Three-state control for pins 7 through $15 ; H=$ output $/ L=$ input or three-state |
| 6 | $Y_{M}$ | OC | Open-collector multıplexer output |
| 7, 8, 9, 10 | $\mathrm{Q}_{\emptyset}, \mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}$ if pin $5=$ High | TTS | Three-state shift regıster output |
|  | $I_{0}, I_{1}, I_{2}, I_{3}$ if pin 5 = Low |  | Multıplexer inputs |
| $11,12,13,14$ | $Y_{0}, Y_{1}, Y_{2}, Y_{3}$ if pin $5=H i g h$ | TTS | Three-state adder sum |
|  | $I_{4}, I_{5}, I_{6}, I_{7}$ if pin $5=$ Low |  | Multiplexer inputs |
| 15 | $\mathrm{C}_{\text {OUT }}$ | TS | Three-state carry out from adder |
| 16, 17, 18, 19 | $\mathrm{D}_{3}, \mathrm{D}_{2}, \mathrm{D}_{1}, \mathrm{D}_{\emptyset}$ | INB | Parallel data inputs for shift register |
| 20 | GND | -- | Ground |
| 21 | $V_{C C}$ | -- | +5 V supply |
| 22 | Test output enable | IOD | Three-state control for pins $\mathbf{2 5}, 28$, and 30 through $38, \mathrm{H}=$ output/ $L=\text { input }$ |
| 23 | Osc enable | INB | Ring oscillator enable input |
| 24 | Test input | INB | Input for fan-out, Wired-AND, and Schottky buffer tests |
| 25 | $\overline{M R}$ if pin $22=$ Low | TTS | Active-low input to reset shift register |
|  | Osc FC2 if pin $22=$ High |  | Far-collector ring oscillator \#2 (output) |
| 26 | CP if pın $22=$ Low | TTS | Input clock for shift register |
|  | Div Out if pin $22=$ High |  | Toggle flip-flop output |
| 27 | $\mathrm{SC}_{\emptyset} /$ Div $\operatorname{In} / \mathrm{Discharge}^{\text {a }}$ | INB | Input for multıplexer, flıp-flop, and wired-AND |
| 28 | $\mathrm{SC}_{1}$ if pin 22 = Low | TEOC | Input for multiplexer select control W/SC $\emptyset$ |
|  | Osc FC1 if pin 22 is High |  | Far-collector ring oscillator \#1 (output) |
| 29 | DSR if pin $22=$ Low | TOC | Shift right serial input |
|  | Osc NC1 if pin $22=$ High |  | Near-collector ring oscillator \#1 (output) |

Table 1. PIN DESCRIPTIONS OF EVALUATION CIRCUIT (Cont'd)

| Pin No. | Description | 1/O Cell | Function |
| :---: | :---: | :---: | :---: |
| 30 | $\begin{aligned} & \text { DSL if pin } 22=\text { Low } \\ & \text { Osc NC2 if pin } 22=\text { High } \end{aligned}$ | TTS | Shift left serial input <br> Near-collector ring oscillator \#2 (output) |
| 31 | $\begin{aligned} & \mathrm{B}_{3} \text { if pin } 22=\text { Low } \\ & \text { Osc SB2 if pin } 22=\text { HIgh } \end{aligned}$ | TTS | Adder input <br> Schottky buffer ring oscillator \#2 (output) |
| 32 | $\mathrm{A}_{3}$ if pin $22=$ Low <br> Osc FC3 if pin $22=$ High | TTS | Adder input <br> Far-collector ring oscillator \#2 (output) |
| 33 | $B_{2}$ if pin 22 = Low <br> Osc NC3 if pin $22=$ High | TTS | Adder input <br> Near-collector ring oscillator \#3 (output) |
| 34 | $\begin{aligned} & \mathrm{A}_{2} \text { if pin } 22=\text { Low } \\ & \text { Osc SB1 if pin } 22=\text { High } \end{aligned}$ | TTS | Adder input <br> Schottky buffer ring oscillator \#2 (output) |
| 35 | $\mathrm{B}_{1}$ if pin 22 = Low <br> Osc NC5 if pin $22=$ High | TTS | Adder input <br> Near-collector ring oscillator \#5 (output) |
| 36 | $\mathrm{A}_{1}$ if pin 22 = Low Osc NC4 if pin $22=$ High | TTS | Adder input <br> Near-collector ring oscillator \#4 (output) |
| 37 | $\mathrm{B}_{\emptyset}$ if pin 22 = Low <br> $\mathrm{F}_{\emptyset}$ test if pin $22=$ High | TTS | Adder input <br> Fan-out test output |
| 38 | $\mathrm{A}_{\emptyset}$ If pin 22 = Low WA test if pin $22=$ High | TTS | Adder input <br> Wired-AND test output |
| 39 | $\begin{aligned} & \mathrm{C}_{1 \mathrm{~N}} \text { if pin } 22=\text { Low } \\ & \mathrm{SB} \text { test if pin } 22=\text { High } \end{aligned}$ | TTS | Adder carry input Schottky buffer test output |
| 40 | $V_{B B}$ | -- | 1.5 V bias for ISL cells |

## FUNCTION TABLES

| 8-TO-1 MULTIPLEXER |  |  |  | ```PIN 5 = L (INPUT) PIN 22 = L (TEST OUTPUTS OFF) PIN 23 = L (OSC OFF)``` |  |  |  |  |  |  |  |  | Legend <br> $H=H i g h$ voltage level <br> $h=H$ igh voltage level one setup time prior to the Low-to-High clock transition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION $\rightarrow$ PIN NO. $\rightarrow$ | $\begin{gathered} S_{2} \\ 2 \end{gathered}$ | $\begin{aligned} & s_{1} \\ & 3 \end{aligned}$ | $\begin{gathered} S_{\emptyset} \\ 4 \end{gathered}$ | $\begin{aligned} & 10 \\ & 7 \end{aligned}$ | $\begin{gathered} \mathbf{I}_{1} \\ 8 \end{gathered}$ | $\begin{aligned} & I_{2} \\ & 9 \end{aligned}$ | $\begin{gathered} I_{3} \\ 10 \end{gathered}$ | $\begin{aligned} & I_{4} \\ & 11 \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{5} \\ & 12 \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{6} \\ & 13 \end{aligned}$ | $\begin{aligned} & I_{7} \\ & 14 \end{aligned}$ | $\begin{gathered} Y_{M} \\ 6 \end{gathered}$ |  |
| STATES $\rangle \rightarrow$ | L | L | L | L | X | X | X | X | X | X | X | L |  |
|  | L | L | L | H | X | X | X | X | X | X | X | H | $L=$ Low voltage level <br> $\ell=$ Low voltage level one setup time prior to the |
|  | L | L | H | $x$ | L | X | X | X | X | x | X | L | Low-to-High clock transition |
|  | L | L | H | X | H | X | X | X | X | X | X | H | $d_{n}\left(a_{n}\right)=$ Lower case letters indicate the state of the referenced input (or output) one setup |
|  | L | H | L | $\times$ | x | L | $x$ | $x$ | $\times$ | $x$ | x | L | time prior to the Low-to-High clock |
|  | L | H | L | x | x | H | x | x | $\times$ | $x$ | x | H | transition $\uparrow=\text { Low-to-High clock transition }$ |
|  | L | H | H | $x$ | $x$ | $x$ | L | x | $\times$ | $x$ | x | L | $x=$ Don't care |
|  | L | H | H | x | x | X | H | X | X | $x$ | x | H |  |
|  | H | L | L | X | X | X | X | L | X | x | $x$ | L |  |
|  | H | L | L | $x$ | $x$ | $x$ | $x$ | H | $x$ | $x$ | $\times$ | H |  |
|  | H | L | H | $x$ | $x$ | x | $x$ | x | L | $x$ | $x$ | L |  |
|  | H | L | H | X | $x$ | X | $x$ | $x$ | H | x | $x$ | H |  |
|  | H | H | L | $x$ | $x$ | $x$ | $x$ | x | x | L | $x$ | L |  |
|  | H | H | L | X | X | X | $x$ | X | X | H | $x$ | H |  |
|  | H | H | H | x | X | X | $x$ | X | x | X | L | L |  |
|  | H | H | H | X | X | X | X | X | X | X | H | H |  |

## FUNCTION TABLES (cont'd)

## 4-BIT SHIFT REGISTER <br> PIN $5=\mathrm{H}$ (OUTPUT) <br> PIN 22 = L (TEST OUTPUTS OFF) <br> PIN $23=$ L (OSC OFF)

| FUNCTION <br> PIN NO. $\qquad$ | $\begin{aligned} & C P \\ & 26 \end{aligned}$ | $M R$ $25$ | $\left\lvert\, \begin{gathered} \mathrm{SO}_{\emptyset} \\ 27 \end{gathered}\right.$ | $\begin{gathered} S_{1} \\ 28 \end{gathered}$ | $\left\lvert\, \begin{gathered} \mathrm{D}_{\mathrm{SR}} \\ 29 \end{gathered}\right.$ | $\begin{gathered} \mathrm{D}_{\mathrm{SL}} \\ 30 \end{gathered}$ | $\begin{aligned} & D_{\emptyset} \\ & 19 \end{aligned}$ | $\begin{aligned} & \mathrm{D}_{1} \\ & 18 \end{aligned}$ | $\begin{aligned} & D_{2} \\ & 17 \end{aligned}$ | $\begin{aligned} & D_{3} \\ & 16 \end{aligned}$ | $Q_{\emptyset}$ 7 | $\left\lvert\, \begin{aligned} & Q_{1} \\ & 8 \end{aligned}\right.$ | $\begin{aligned} & Q_{2} \\ & 9 \end{aligned}$ | $\begin{aligned} & Q_{3} \\ & 10 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOAD $\quad \longrightarrow$ | X | L | X | x | $x$ | X | $x$ | X | x | $x$ | L | L | L | L |
| HOLD $\longrightarrow$ | X | H | $\ell$ | $\ell$ | X | X | X | X | X | X | ${ }^{9} \square$ | $q_{1}$ | $\mathrm{a}_{2}$ | $\mathrm{q}_{3}$ |
| $T \rightarrow$ | $\uparrow$ | H | $\ell$ | h | X | $\ell$ | X | X | X | X | $\mathrm{q}_{1}$ | $a_{2}$ | $\mathrm{q}_{3}$ | L |
|  | $\uparrow$ | H | $\ell$ | h | X | h | X | X | X | X | $\mathrm{q}_{1}$ | $\mathrm{a}_{2}$ | $\mathrm{q}_{2}$ | H |
|  | $\uparrow$ | H | h | $\ell$ | $\ell$ | X | X | X | X | X | L | ${ }^{9} \emptyset$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{2}$ |
|  | $\uparrow$ | H | h | $\ell$ | h | X | X | X | X | X | H | $9 \emptyset$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{2}$ |
| LOAD $\quad \longrightarrow$ | $\uparrow$ | H | h | h | X | X | $\mathrm{d}_{\square}$ | $d_{1}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{3}$ | ${ }^{\text {d }} 0$ | $\mathrm{d}_{1}$ | $\mathrm{d}_{2}$ | $\mathrm{d}_{3}$ |

4-BIT ADDER (TYPICAL FUNCTION)
PIN 22 = L (TEST OUTPUTS OFF)
PIN $23=L$ (OSC OFF)

| $\begin{aligned} & \text { FUNCTION } \rightarrow \\ & \text { PIN NO. } \rightarrow \end{aligned}$ | $B_{3}$ 31 | $\begin{aligned} & A_{3} \\ & 32 \end{aligned}$ | $B_{2}$ 33 | $\begin{aligned} & A_{2} \\ & 34 \end{aligned}$ | $B_{1}$ 35 | $\begin{aligned} & A_{1} \\ & 36 \end{aligned}$ | $B_{6}$ 37 | $\begin{aligned} & A_{\emptyset} \\ & 38 \end{aligned}$ | $\begin{aligned} & C_{I N} \\ & 39 \end{aligned}$ | $\begin{aligned} & Y_{3} \\ & 14 \end{aligned}$ | $Y_{2}$ 13 | $Y_{1}$ 12 | $\begin{aligned} & Y_{\emptyset} \\ & 11 \end{aligned}$ | COUT <br> 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | H | H | L | L | L | H | H | L | L | L | L | H | H | H |
|  | H | L | L | H | H | L | H | L | H | L | L | L | L | H |
|  | L | H | H | L | H | L | L | L | H | H | H | H | H | L |

## DC ELECTRICAL CHARACTERISTICS

| PARAMETER | DESCRIPTION | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ${ }^{1} \mathrm{CC}$ | Supply current at ${ }{ }^{\text {CC }}$ | Pins 5 and $22=L$ (OUTPUT ENABLES) |  | 56 | 87 |  | 59 | 93 | mA |
| ${ }^{\prime} \mathrm{BB}$ | Supply current at $\mathrm{V}_{\text {BB }}$ |  |  | 62 | 85 |  | 62 | 93 | mA |

NOTE. All other DC CHARACTERISTICS are specific to the I/O cells and can be found in the Data Sheet pertaining to the 8A1200 ISL Gate.

## AC ELECTRICAL CHARACTERISTICS

| PARAMETERS (Note 1) | REFERENCES |  | TEST CONDITIONS |  |  | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM | то |  |  |  | MIN | TYP | MAX | VIIN |  |  | MAX |  |
| Propagation delay of 8-to-1 Multıplexer <br> ${ }^{t}$ pdHL <br> ${ }^{t}$ pdLH | PINS 7-14 <br> PINS 7.14 | $\text { PIN } 6$ | See test setup below |  |  |  | $\begin{aligned} & 40 \\ & 55 \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| TEST SETUP FOR 8-TO-1 MULTIPLEXE |  |  |  | PIN 5\# 1 (INPUT) <br> PIN 22-L ITEST OUTPUTS OFFT <br> PIN $23=1$ ( OSC OFF) |  |  |  |  |  |  |  |  |  |
|  | $\begin{gathered} S_{2} \\ 2 \end{gathered}$ | $\begin{gathered} s_{1} \\ 3 \end{gathered}$ | $\begin{gathered} S_{\emptyset} \\ 4 \end{gathered}$ | $\begin{aligned} & 10 \\ & 7 \end{aligned}$ |  | $\begin{aligned} & I_{2} \\ & 9 \end{aligned}$ | $\begin{aligned} & I_{3} \\ & 10 \end{aligned}$ | $\begin{aligned} & I_{4} \\ & 11 \end{aligned}$ | $I_{5}$ 12 | 16 13 | 17 14 |  | $\begin{gathered} Y_{M} \\ 6 \end{gathered}$ |
| StAtes | L | L | L | In | L | L | L | L | L | L | L |  | Out |
|  | L | L | H | L | in | L | L | L | L | L | L |  | Out |
|  | L | H | $L$ | L | L | In | L | L | L | L | L |  | Out |
|  | L | H | H | L | L | L | In | L | L | L | L |  | Out |
|  | H | L | $L$ | L | L | L | L | In | L | L | L |  | Out |
|  | H | L | H | L | L | L | L | L | In | L | L |  | Out |
|  | H | H | L | L | L | L | L | L | L | In | L |  | Out |
|  | H | H | H | L | L | L | L | L | L | L | In |  | Out |


| PARAMETERS (Note 1) | REFERENCES |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM | то |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Propagation delay of 4-Bit Adder |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tpdHL }}$ | PIN 39 | PIN 15 |  |  | 41 |  |  |  |  | ns |
| ${ }^{\text {t }} \mathrm{pdLH}$ |  |  | See test setup |  | 40 |  |  |  |  | ns |
| ${ }^{\text {t }}$ dHL | PIN 39 | PIN 11 | below |  | 42 |  |  |  |  | ns |
| ${ }^{\text {t }}$ diLH |  |  |  |  | 35 |  |  |  |  | ns |
| ${ }^{t} \mathrm{pdHL}$ | PIN 32 | PIN 15 |  |  | 40 |  |  |  |  | ns |
| ${ }^{\text {t }} \mathrm{PdLH}$ |  |  |  |  | 35 |  |  |  |  | ns |

## TEST SETUP FOR 4-BIT ADDER PPN $22=$ (TIEST OUTPUTS OFF) <br> P機 $23=$ (IOSCOFF)

| FUNCTION $\rightarrow$ PIN NO. $\rightarrow$ | $\begin{aligned} & B_{3} \\ & 31 \end{aligned}$ | $\begin{aligned} & A_{3} \\ & 32 \end{aligned}$ | $\begin{aligned} & B_{2} \\ & 33 \end{aligned}$ | $\begin{aligned} & A_{2} \\ & 34 \end{aligned}$ | $\begin{aligned} & \mathrm{B}_{1} \\ & 35 \end{aligned}$ | $\begin{aligned} & A_{1} \\ & 36 \end{aligned}$ | $\begin{aligned} & \mathbf{B}_{\emptyset} \\ & 37 \end{aligned}$ | $\begin{aligned} & A_{\emptyset} \\ & 38 \end{aligned}$ | $\begin{aligned} & \mathrm{c}_{1 \mathrm{~N}} \\ & 39 \end{aligned}$ | $\begin{aligned} & Y_{3} \\ & 14 \end{aligned}$ | $\begin{aligned} & Y_{2} \\ & 13 \end{aligned}$ | $\begin{aligned} & Y_{1} \\ & 12 \end{aligned}$ | $\begin{aligned} & Y_{0} \\ & 11 \end{aligned}$ | $\begin{gathered} \mathrm{C}_{\mathrm{OUT}} \\ 15 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | L | H | L | H | L | H | L | H | In | $\times$ | x | x | x | Out |
| ATES | L | L | L | L | L | L | L | L | In | $x$ | $x$ | x | Out | x |
|  | H | In | L | H | L | H | L | H | L | $\times$ | $\times$ | x | x | Out |

## AC ELECTRICAL CHARACTERISTICS (cont'd)

| PARAMETERS (Note 1) | REFERENCES |  | TEST CONDITIONS | LIMITS (COMMERCIAL) |  |  | LIMITS (MILITARY) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FROM | TO |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Propagation delay of Fan-In/Fan-Out tests |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tpdHL }}$ | PIN 24 | PIN 37 | See test setup |  | 37 |  |  |  |  | ns |
| ${ }^{\text {p }}$ pdLH |  |  | "r" below |  | 36 |  |  |  |  | ns |
| ${ }^{\text {p }}$ dHL |  |  | See test setups |  | 38 |  |  |  |  | ns |
| ${ }_{\text {pdLH }}$ |  |  | " $s$ " and " t " below |  | 35 |  |  |  |  | ns |
| ${ }^{\text {todHL }}$ |  |  | See test setups |  | 37 |  |  |  |  | ns |
| ${ }^{\text {p }}$ pdLH |  |  | ' $v$ ' and ' $w$ ' below |  | 33 |  |  |  |  | ns |
| ${ }^{\text {t }}$ pdHL | PIN 24 | PIN 38 | See test setup |  | 744 |  |  |  |  | ns |
| ${ }^{\text {p }}$ pdLH |  |  | "p" below |  | 737 |  |  |  |  | ns |
| ${ }^{\text {p }} \mathrm{pdHL}$ |  |  | See test setup |  | 39 |  |  |  |  | ns |
| ${ }^{\mathrm{t}} \mathrm{pdLH}$ |  |  | "r' below |  | 40 |  |  |  |  | ns |
| ${ }^{\text {tpdHL }}$ |  |  |  |  | 40 |  |  |  |  | ns |
| ${ }^{\text {p }}$ pdLH |  |  | below |  | 40 |  |  |  |  | ns |
| ${ }^{\text {tpdHL }}$ |  |  | See test setups <br> " $v$ ", " $w$ ", and " $x$ " |  | 51 |  |  |  |  | ns |
| ${ }^{\text {tpdL. }}$ |  |  |  |  | 40 |  |  |  |  | ns |
| ${ }^{\text {t }}$ ( ${ }^{\text {dHL }}$ | PIN 24 | PIN 39 | See test setup |  | 35 |  |  |  |  | ns |
| ${ }^{\text {tpdLH }}$ |  |  | " $r$ " below |  | 35 |  |  |  |  | ns |
| ${ }^{\text {t }} \mathrm{pdHL}$ |  |  | See test setup |  | 34 |  |  |  |  | ns |
| ${ }^{t} \mathrm{pdLH}$ |  |  | "s" below |  | 36 |  |  |  |  | ns |
| ${ }^{\text {t }} \mathrm{pdHL}$ |  |  | See test setup |  | 28 |  |  |  |  | ns |
| ${ }^{\text {tpdLH }}$ |  |  | " $v$ " below |  | 38 |  |  |  |  | ns |

## TEST SETUPS FOR FAN-IN/FAN-OUT TESTS (See DELAY COMPARISONS) <br> PEN $5=$ - (INPUTT) <br>  P搯 $23=\mathrm{L}$ (OSCOFF)

| $\begin{aligned} & \text { TEST } \\ & \text { SETUP } \end{aligned}$ | SELECTOR |  | DISCHARGE (NOTE 2) PIN 27 | LOAD <br> PIN 2 | TEST INPUT PIN 24 | $\begin{gathered} \text { FAN-OUT } \\ \text { TEST } \\ \text { PIN } 37 \end{gathered}$ | Wired-AND TEST PIN 38 | SCHOTTKY BUFFER TEST PIN 39 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} S_{1} \\ \text { PIN } 3 \end{gathered}$ | $\begin{gathered} S_{\emptyset} \\ \text { PIN }_{4} \end{gathered}$ |  |  |  |  |  |  |
| p | L | L | L | L | In | - | Out | - |
| $r$ | L | H | L | L | In | Out | Out | Out |
| s | H | L | L | L | In | Out | Out | Out |
| t | H | L | $\checkmark$ | H | In | Out | Out | - |
| $u$ | H | L | $\square$ | L | In | - | Out | - |
| v | H | H | L | L | In | Out | Out | Out |
| $w$ | H | H | 5 | H | In | Out | Out | - |
| $\times$ | H | H |  | L | In | - | Out | - |

AC ELECTRICAL CHARACTERISTICS (cont'd)


## AC ELECTRICAL CHARACTERISTICS (cont'd)



## Notes.

1. Measure $t_{p d L H}$ and $t_{p d H L}$ from "In" to "Out" for each path.
2. Discharge input (pin 27) must meet both MIN and MAX tımes for setup and hold- see WAVEFORM 1.
3. 'For $\mathrm{Q}_{\emptyset}$ and $\mathrm{Q}_{1}$ outputs (pins 7 and 8 ), propagation delay is representative of the delay through an input buffer, a three-state output buffer with a fan-in of 1, and a standard ISL "D" flip-flop.
4. For the $\mathrm{Q}_{2}$ output ( $\mathrm{p} \wedge \mathrm{n} 9$ ), the propagation delay will differ from that of $\mathrm{Q}_{\emptyset}$ and $\mathrm{Q}_{1}$ by the $\Delta$ tıme delay caused by the additional fan-in of 4 on the three-state output buffer.
5. For the $\mathrm{Q}_{3}$ output (pın 10), the propagation delay will differ from that of $Q_{\emptyset}$ and $Q_{1}$ by the $\Delta$ time delay caused by the additional fan-in of 2 on the three-state output buffer.

WAVEFORM 1: Discharge Input Timing


## DELAY COMPARISONS

| Wired-AND Test (Pin 38) |  |
| :---: | :---: |
| COMPARISON <br> (Note 1) | DESCRIPTION |
| (r) - (s) | Effect of $\Delta$ fan-in of 4 on ISL gate delay, load capacitors precharged |
| (r) - (u) | Effect of $\Delta$ fan-in of 4 on ISL gate delay, load capacıtors discharged |
| (s) - (v) | Effect of $\Delta$ fan-in of 5 on ISL gate delay, load capacitors precharged |
| $(\mathrm{u})-(\mathrm{x})$ | Effect of $\Delta$ fan-in of 5 on ISL gate delay, load capacitors discharged |
| (r) - (v) | Effect of $\Delta$ fan-in of 9 on ISL gate delay, load capacitors precharged |
| $(\mathrm{r})-(\mathrm{x})$ | Effect of $\Delta$ fan-in of 9 on ISL gate delay, load capacıtors discharged |
| (t) - (u) | Effect of dummy loads, fan-in=5 |
| (w) - (x) | Effect of dummy loads, fan-in $=10$ |
| (s) - (u) | Effect of worst case pattern sensitivity, fan-ın = 5 |
| (v) $-(x)$ | Effect of worst case pattern sensitivity, fan-ın=10 |
| (p) | Delay of 142 ISL gates + input buffer + T.S. output buffer |

## DELAY COMPARISONS (cont'd)

| Fan-Out Test (Pin 37) |  |
| :---: | :---: |
| COMPARISONS (Note 1) | DESCRIPTION (Note 2) |
| $\begin{aligned} & (r)-(s) \\ & (s)-(v) \\ & (r)-(v) \\ & (s)-(t) \\ & (v)-(w) \end{aligned}$ | Effect of $\Delta$ fan-out of 1 active load on ISL gate delay <br> Effect of $\Delta$ fan-out of 2 active loads on ISL gate delay <br> Effect of $\Delta$ far-out of 3 active loads on ISL gate delay <br> Effect of active to passive loading, fan-out $=2$ <br> Effect of active to passive loading, fan-out $=4$ |
| Schottky Buffer Test (Pin 39) |  |
| COMPARISONS (Note 1) | DESCRIPTION |
| $\begin{aligned} & (r)-(s) \\ & (s)-(v) \end{aligned}$ | Effect of resistor input to ISL gate <br> Effect of $\Delta$ fan-out of 9 on Schottky buffer delay |

Notes:

1. Letters in parentheses refer to the TEST SETUPS FOR FAN-IN/ FAN-OUT TESTS; actual numerical values are listed in the appropriate AC CHARACTERISTICS table.
2. "Active Load" means both AC and DC loading; "passive load" refers only to AC loading.

## FUNCTIONS OF RING OSCILLATORS (Note)

| DESIG/PIN NO. | DESCRIPTION |
| :--- | :--- |
| NC1/PIN 29 | Near collector ring oscillator <br> FC1/PIN 28 <br> FC2/PIN 25 collector ring oscillator <br> FC3/PIN 32 <br> Far collector ring oscillator with near collectors <br> present, but unconnected <br> Far collector ring oscillator with near collectors <br> tied together and brought out to an internal <br> probe pad |
| NC2/PIN 30 | Near collector ring oscillator with far collectors <br> all tied together and brought out to an internal <br> probe pad |
| NC3/PIN 33 | Near collector ring oscillator with far collectors <br> each individually loaded with an ISL gate <br> Near collector ring oscillator with far collectors <br> each individually pulled up to V 66 <br> separate resistors |
| NC5/PIN 35 | Near collector ring oscillator loaded with metal <br> capacitors <br> Schottky buffer ring oscillator using direct <br> input gates <br> Schottky buffer ring oscillator using resistor <br> input gates |
| SB2/PIN 31 34 |  |


| DESIGNATORS | DESCRIPTION |
| :---: | :---: |
| NC1-FC1 | Comparison of near-collector to far-collector gate delays. The delta delay is typically less than 0.2 ns and is ignored. |
| FC1-FC2 | Effect that floating collector has upon stored charge. This collector can act as a third parasitic PNP which can decrease gate delay. The delta delay is typically less than 0.3 nS and is ignored. |
| FC1-FC3 | Effect of charge sharing between several gates. Common collector acts as a capacitive current source which can decrease gate delays. The delta delay is typically less than 0.2 nS and is ignored. |
| NC2-FC3 | Comparison of effect of capacitive current source charging point. The delta delay between near collectors tied together and far collectors tied together is typically less than 0.3 nS and is ignored. |
| NC1-NC3 | Effect of farout on average gate delay. The delta delay between loaded and unloaded gates is typically less than 1.0 nS . Since the speed up of a loaded gate is a function of the state of logic on the output of the gate, this speedup is normally ignored. |
| NC3-NC4 | Effect of pullup on average gate delay. The delta delay between a gate which has a second collector connected to a gate input and one connected to a resistor to $\mathrm{V}_{\mathrm{BB}}$ is typically 0.0 nS . |
| NC5-NC1 | Effect of metal interconnect capacitors on average gate delay. The delta delay between a gate driving minimum length metal lines and one driving lines 123 grids long is typically 2.8 nS ( $.23 \mathrm{nS} /$ grid). This delta must be accounted for in logic design (max spec $=.035$ $\mathrm{nS} / \mathrm{grid}$ ). |
| SB1-SB2 | Effect of resistor inputs on average gate delay. The delta delay between gates with and without resistor inputs is typically less than 0.6 nS . This delay is due to the current limiting effect on gate delay. This delay is reflected in gate delay specs. |
| NC1 | Osc period $\div 22$ = average ISL gate delay (F.O. = 1, F.I. = 1). This gate will typically be 4.5 ns . |
| SB1 | Osc period $\div 22=$ average Schottky buffer gate delay (F.O. = 1, F.I. $=1$ ). This gate delay will typically be 4.0 nS . |

NOTE:
Oscillator enable ( $\mathbf{p i n} 23$ ) enables ring oscillators when high; when low, the oscillator is stopped to reduce power supply noise for other noise sensitive tests.


Figure 2. 8A1200/CG1001 Evaluation Circuit-Block Diagram


Figure 3. 8-to-1 Multiplexer


Figure 4. 4-Bit Adder



Figure 6a. Test Logic (Test and Divider Test)


Figure 6b. Test Logic (Fan-Out and Wired-AND Tests)


Figure 6c. Test Logic (Ring Oscillators)

## NOTES

Signetics

## NOTES

Signetics

## Section 10

 MilitarySignetics

## INDEX

Section 10 - Military
Index . ............. . ..... 10-1
Military Product Guide ..... 10-3

## MILITARY PRODUCTSI PROCESS LEVELS

The Signetics MIL-M-38510 and MIL-STD-883 Programs are organized to provide a broad selection of processing options, structured around the most commonly requested customer flows. These programs are designed to provide our customers.

- Fully compliant 883/M5004 flows on all products.
- Standard processing flows to help minimize the need for custom specifications.
- Cost savings realized by using standard processing flows in lieu of custom flows.
- Better delivery lead times by mınimizing spec negotiation time, plus allow customers to buy products off-the-shelf or in various stages of production rather than waiting for devices started specifically to custom specifications.

The following explains the different processing options available. Special device marking clearly distinguishes the type of screenıng performed. Refer to Tables 2 and 3.

## JAN QUALIFIED (JS and JB)

JAN Qualified product is designed to give you the optimum in quality and reliability. The JAN processing level is offered as the result of the government's product standardization programs, and is monitored by the Defense Electronic Supply Center (DESC), through the use of industry-wide procedures and specifications.

JAN Qualified products are manufactured, processed and tested in a government certified facility to Mil-M-38510, and appropriate device slash sheet specifications. Design documentation, lot sampling plans, electrical test data and qualification data for each specific part type has been approved by the Defense Electronic Supply Center (DESC) and products appear on the DESC Qualified Products List (QPL 38510)

Quality conformance inspection testing, per MIL-STD-883, Method 5005, is performed according to Mil-M-38510 as follows:

- Group A; each sublot. (Alternate Group A)
- Group B; one sublot for each package type every week. (Alternate Group B)
- Group C; one sublot for each microcircuit group every 13 weeks.

| JAN <br> CASE OUTLINE <br> AND <br> LEAD FINISH | SIGNETICS MILITARY PACKAGE TYPES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8-PIN | 14-PIN | 16 -PIN | 18 -PIN | 20-PIN | 24-PIN |
| PB | FE | - | - | - | - | - |
| CB | - | F | - | - | - | - |
| EB | - | - | F | - | - | F |
| JB | - | - | - | - | - | - |
| DB | - | W | - | - | - | - |
| FB | - | - | W | - | - | - |
| RB | - | - | - | - | F | - |
| VB | - | - | - | F | - |  |

Table 1 MILITARY PACKAGE AVAILABILITY

|  | JS | JB | RB |
| :---: | :---: | :---: | :---: |
|  |  |  | 883B |
| 54 | X | X | X |
| 54LS | X | X | X |
| 545 | X | X | X |
| 82 | - | - | X |
| 8T | - | - | X |
| 93XX | - | X | X |
| 96XX | - | - | X |
| Analog | - | X | X |
| Bipolar Memory | - | X | X |
| Microprocessor | - | - | X |

Table $\mathbf{2}$ MILITARY SUMMARY

- Group D, one sublot for each package type every 26 weeks.

NOTE: This category of part conforms to Quality Level $B\left(\pi_{Q}=1.0\right)$ of MIL-HDBK. 217D.
In addition to the common specs used throughout the industry for processing and testing, JAN Qualified products also possess a requirement for a standard marking used throughout the IC industry.

By implementing this government standardization program, Signetics complies with the trend of reducing the numerous similar Source Control Drawings (SCD's). This standardized trend results in a single complete and comprehensive specification, a single product flow, and a single administrative effort-for both the aerospace community and for Signetics. Because the list of Signetics' qualified products will change periodically, you may wish to contact your nearest Signetics' Sales Office or refer to the Products Qualified under Military Specification from DESC for our current update.

JAN Class $S$ products are quoted on a unit price basis only (similar to present Class B programs). There will be no lot charges for SEM inspection, electrical testing, or Group B or D quality conformance inspection. All additional charges are amortized in the unit price.

Package types currently qualified are:

1) Cerdıp-ceramic dual-in-line
2) Cerpac-ceramic flat pack

Government Source Inspection (GSI) is a requirement of the JAN 38510 Class S specification. No alterations to this specification may be instituted Therefore, the only allowed customer source inspection option is at pre-ship (verification only).

Additional program data options (such as wafer lot acceptance, attributes, Group B, D , and others) are available upon request for a nominal fee.

## MIL-STD-883, LEVEL B

Processing to this option is ideal when no JAN slash sheets are released on devices required. Product is processed to MIL-STD-883 Method 5004, and is $100 \%$ electrically tested to Signetics data sheets.

Quality conformance inspection per MIL-STD-883, Method 5005 , Group A, is performed on each sublot. Group A subgroup electrical parameters are those included in the detailed Signetics data book. Contact the factory for parametric subgroup assignments.

Generic quality conformance data per Method 5005, Groups B, C, and D, is generally available on popular device types and packages, but availability is not guaranteed. The factory must be consulted

## MILITARY PRODUCT GUIDE

prior to ordering generic data. When available, generic data is defined as follows:

- Group B: Performed once per package type every six weeks of seal.
- Group C: Performed once per microcir-
cuit group every 52 weeks of seal.
- Group D: Performed once per package type every 52 weeks of seal.

Quality conformance endpoint electrical parameters for Groups C and D are the

Group A subgroups 1, 2, and 3.
Copies of generic data, Groups A, B, C, and D, may be ordered by customers at a nominal charge.
NOTE: This category of part conforms of Quality Level B-2 $\left(\pi_{Q}=6.5\right)$ of MIL. HDBK-217D.


Table 3. REQUIREMENTS AND SCREENING FLOWS FOR STANDARD PRODUCTS

$\underline{\underline{14}}$
Table 3. REQUIREMENTS AND SCREENING FLOWS FOR STANDARD PRODUCTS (Continued)

NOTES

Signetics

## Section 11 Package Information

## INDEX

Section 11 - AppendicesIndexGIN$\mathbf{N}$11-1
Package Outlines ..... 11-3
F Hermetic Cerdip ..... $11-4$
Leadless Chip Carrier ..... 11-6
Ceramic Dual-In-Line ..... 11-7
Plastic Dual-In-Line ..... 11-9
Leaded Chip Carrier . ..... 11-12

Signetics

## INTRODUCTION

The following information applies to all packages unless otherwise specified on individual package outline drawings.

## General

1. Dimensions shown are metric units (millimeters), except those in parentheses which are English units (inches).
2. Lead spacing shall be measured within this zone.
a. Shoulder and lead tip demensions are to centerline of leads.
3. Tolerances non-cumulative.
4. Thermal resistance values are determined by utilizing the linear temperature dependence of the forward voltage drop across the substrate diode in a digital device to monitor the junction temperature rise during known power application across $V_{C C}$ and ground. The values are based upon 120 mils square die in the smallest available cavity for hermetic packages. Allunits were solder mounted to P.C. boards, with standard stand-off, for measurement.

## PLASTIC ONLY

5. Lead material: Allow 42 (Nickelltron Alloy) Olin 194 (Copper Alloy) or equivalents, solder dipped.
6. Body material: Plastic (Epoxy).
7. Rounded hole in top corner denotes lead No. 1.
8. Body dimensions do not include molding flash.
9. SO Packages-microminiature packages.

## HERMETIC ONLY

10. Lead material
a. ASTM alloy F-15 (KOVAR) or equivalent-gold plated, tin plated, or solder dipped.
b. ASTM allow F-30 (Alloy 42) or equivalent-tin plated, gold plated or solder dipped.
c. ASTM allow F-15 (KOVAR) or equivalent-gold plated.
11. Body Material
a. Eyelet, ASTM alloy F-15 or equivalent-gold or tin plated, glass body.
b. Ceramic with glass seal at leads.
c. BeO ceramic with glass seal at leads.
d. Ceramic with ASTM alloy F-30 or equivalent.
12. Lid Material
a. Nickel or tin played nickel, wold seal.
b. Ceramic, glass seal.
c. ASTM alloy F-15 or equivalent, gold plated, alloy seal.
d. BeO Ceramic with glass seal.
13. Signetics symbol, angle cut, or lead tab denotes Lead No. 1.
14. Recommended minimum offset before lead bend.
15. Maximum glass climb .010 inches.
16. Maximum glass climb or lid skew is .010 inches.
17. Typical four places.
18. Dimension also applies to seating plane.

STANDARD PRODUCTS:
SEMICUSTOM PRODUCTS


## F PACKAGE-CERAMIC

(20-PIN)


F-PACKAGE-HERMETIC (22-PIN)

(24-PIN)


CONSTRUCTION NOTES 10b, 11b, 12b

F-PACKAGE-HERMETIC
(28-PIN)


# For current information 

 contact local sales offices
## G PACKAGE-CHIP CARRIER (68-PIN)

For current information contact local sales offices

## GC-PACKAGE-CHIP CARRIER (84-PIN)

For current information contact local sales offices


I PACKAGE-HERMETIC (28-PIN)



I PACKAGE-HERMETIC (50-PIN)



N PACKAGE-PLASTIC (20-PIN)



## PACKAGE OUTLINES



# N PACKAGE-PLASTIC 

 (50-PIN)For current information contact local sales offices

Y PACKAGE-CHIP CARRIER (68-PIN)

For current information contact local sales offices

## Section 12 Sales Office

SIGNETICS
HEADQUARTERS
811 East Argues Avenue P.O. Box 3409

Sunnyvale, California 94088-3409
Phone. (408) 739-7700
ARIZONA
Phoenix
Phone: (602) 265-4444
CALIFORNIA
Canoga Park
Phone: (213) 340-1431
Cupertino
Phone: (408) 725-8100
Inglewood
Phone: (213) 670-1101
Irvine
Phone: (714) 833-8980
(213) 588-3281

San Diego
Phone: (714) 560-0242
COLORADO
Aurora
Phone: (303) 751-5011
CONNECTICUT
Danbury
Phone: (203) 748-3722
FLORIDA
Clearwater
Phone: (813) 796-7086
Ft. Lauderdale Phone: (305) 486-6300
GEORGIA
Atlanta
Phone (404) 953-0067
ILLINOIS
Schaumburg
Phone: (312) 843-7805
INDIANA
Kokomo
Phone: (317) 453-6462
KANSAS
Overland Park
Phone: (913) 341-8181
MARYLAND
Glen Burnie
Phone: (301) 787-0220
MASSACHUSETTS
Littleton
Phone: (617) 486-8411
MICHIGAN
Farmington Hills
Phone: (313) 476-1610
minNesota
Edina
Phone: (612) 835-7455
NEW JERSEY
Parsippany
Phone: (201) 334-4405

NEW YORK
Liverpool
Phone: (315) 451-5470

## Melville

Phone: (516) 752-0130
Wappingers Falls
Phone: (914) 297-4074
NORTH CAROLINA
Raleigh
Phone: (919) 851-2013
OHIO
Worthington
Phone: (614) 888-7143
PENNSYLVANIA
Horsham
Phone: (215) 443-5500
TENNESSEE
Greenville
Phone: (615) 639-0251
TEXAS
Austin
Phone' (512) 458-2591
Richardson
Phone: (214) 644-3500
CANADA
SIGNETICS CANADA, LTD.
Etobicoke, Ontario
Phone: (416) $622-9314$
Ottawa, Ontario
Tech-Trek, Ltd
Phone (613) 230-3927

## REPRESENTATIVES

ALABAMA
Huntsville
Electronic Sales, Inc
Phone: (205) 533-1735

## ARIZONA

Scottsdale
Thom Luke Sales, Inc
Phone: (602) 941-1901
CALIFORNIA
Los Gator
Sierra Technology
Phone. (408) 354-1626
Santa Clara
Magna Sales
Phone (408) 727-8753
San Diego
Mesa Engineering
Phone (619) 278-8021
CANADA
Etobicoke
Tech-Trek, Ltd
Phone. (416) 626-6676
Point Claire
Tech-Trek, Ltd.
Phone. (514) 697-3385
CONNECTICUT
Yalesville
Kanan Associates
Phone (203) 265-2404
ILLINOIS
Schaumburg
Micro-Tex, Inc
Phone: (312) 885-1131

IOWA
Marion
Rep Associates Corp
Phone: (319) 373-0152
KANSAS
Kansas City
B. C Electronic Sales Phone: (913) 342-1211
MASSACHUSETTS
Reading
Kanan Associates
Phone: (617) 944-8484

## MICHIGAN

Bloomfield Hills
Enco Marketing
Phone: (313) 642-0203

## MINNESOTA

Minneapolis High Technology Sales Phone: (612) 888-8088
MISSOURI
Bridgeton
B. C Electronic Sales

Phone: (314) 291-1101
NEVADA
Carson City
Magna Sales
Phone (702) 883-1471
NEW JERSEY
East Hanover
Emtec Sales, Inc
Phone (201) 428-0600
NEW MEXICO
Albuquerque
Power Enterprises
Phone: (505) 298-1918
NEW YORK
Ithaca
Bob Dean, Inc
Phone. (607) 257-1111
Melville
Emtec Sales, Inc
Phone: (516) 752-1630
OREGON
Hillsboro
Western Technical Sales
Phone. (503) 640-4621

## PENNSYLVANIA

Pittsburgh
Covert \& Newman Co.
Phone. (412) 531-2002
UTAH
Salt Lake City
Electrodyne
Phone' (801) 486-3801
WASHINGTON
Bellevue
Western Technical Sales
Phone. (206) 641-3900

## Spokane

Western Technical Sales
Phone: (509) 922-7600

WISCONSIN
Waukesha
Micro-Tex, Inc
Phone: (414) 542-5352

## DISTRIBUTORS

ALABAMA

## Huntsville

Hamilton/Avnet Electronics
Phone: (205) 837-7210
Pioneer Electronics
Phone: (205) 837-9300

## ARIZONA

Phoenix
Hamilton/Avnet Electronics
Phone: (602) 231-5100
Wyle Distribution Group
Phone: (602) 249-2232
CALIFORNIA
Chatsworth
Anthem Electronics
Phone: (213) 700-1000
Arrow Electronics
Phone: (213) 701-7500
Costa Mesa
Avnet Electronics
Phone: (714) 754-6111
Hamilton Electro Sales
Phone: (714) 641-4100
Culver City
Hamilton/Avnet Electronics
Phone: (213) 558-2121
Hamilton/Avnet Electronics Military
Phone: (213) 558-2901
El Segundo
Kyle Distribution Group
Phone: (213) 322-8100
Irvine
Schweber Electronics
Phone: (714) 863-0200
Wyle Distribution Group
Phone: (714) 863-9953
Sacramento
Hamilton/Avnet Electronics
Phone (916) 920-3150
San Diego
Anthem Electronics
Phone: (619) 453-4871
Arrow Electronics
Phone (619) 565-4800
Hamilton/Avnet Electronics
Phone: (619) 571-7510
Wye Distribution Group
Phone: (619) 565-9171

## San Jose

Anthem Electronics Inc.
Phone: (408) 946-8000
Santa Clara
Schweber Electronics
Phone: (408) 748-4700
Wyle Distribution Group
Phone: (408) 727-2500
Sunnyvale
Arrow Electronics
Phone: (408) 745-6600
Hamilton/Avnet Electronics
Phone: (408) 743-3366




Tustin
Anthem Electronics
Phone: (714) 730-8000
Arrow Electronics
Phone: (714) 838-5422
Woodland Hills
Avnet Electronics
Phone (213) 883-0000
CANADA
Calgary, Alberta Hamilton/Avnet Electronics Phone: (403) 230-3586 Zentronics
Phone: (403) 272-1021
Downsview, Ontario Cesco Electronics Phone: (416) 661-0220
Mississauga, Ontario Hamilton/Avnet Electronics Phone: (416) 677-7432 Zentronics Phone (416) 451-9600
Montreal, Quebec Cesco Electronics Phone: (514) 735-5511 Zentronics
Phone. (514) 735-5361
Nepean, Ontario
Zentronics
Phone: (613) $226-8840$
Ottawa, Ontario Cesco Electronics
Phone: (613) 226-6903
Hamilton/Avnet Electronics
Phone: (613) 226-1700
Quebec City
Cesco Electronics
Phone: (418) 524-4641
Vancouver
Zentronics
Phone: (604) 688-2533
Ville St. Laurent, Quebec Hamilton/Avnet Electronics Phone: (514) 331-6443

## Waterloo

Zentronics
Phone: (519) 884-5700
Winnipeg
Zentronics
Phone: (204) 775-8661
COLORADO
Aurora
Arrow Electronics
Phone (303) 696-1111
Denver
Wyle Distribution Group Phone: (303) 457-9953
Englewood
Hamilton/Avnet Electronics
Phone: (303) 740-1000
CONNECTICUT
Danbury
Hamilton/Avnet Electronics
Phone: (203) 797-2800
Schweber Electronics
Phone: (203) 792-3500
Wallingford
Arrow Electronics
Phone: (203) 265-7741

FLORIDA
Ft. Lauderdale
Arrow Electronics
Phone: (305) 776-7790
Hamilton/Avnet Electronics
Phone: (305) 971-2900

## Hollywood

Schweber Electronics
Phone: (305) 927-0511
Palm Bay
Arrow Electronics
Phone: (305) 725-1480
INDIANA
Indianapolis
Pioneer Electronics
Phone: (317) 849-7300
Arrow Electronics
Phone. (317) 243-9353
Hamilton/Avnet Electronics
Phone: (317) 844-9333

## KANSAS

Overland Park
Hamilton/Avnet Electronics
Phone' (913) 888-8900
MARYLAND
Baltimore
Arrow Electronics
Phone: (301) 247-5200
Columbia
Hamilton/Avnet Electronics
Phone (301) 995-3500
Gaithersburg
Pioneer Washington Electronics
Phone: (301) 948-0710
Schweber Electronics
Phone. (301) $840-5900$
MASSACHUSETTS
Bedford
Schweber Electronics
Phone' (617) 275-5100
Burlington
Lionex Corp.
Phone: (617) 272-9400
Woburn
Arrow Electronics
Phone' (617) 933-8130
Hamilton/Avnet Electronics
Phone: (617) 273-7500
MICHIGAN
Ann Arbor
Arrow Electronics
Phone. (313) 971-8220
Grand Rapids
Hamilton/Avnet Electronics
Phone' (616) 243-8805

## Livonia

Hamilton/Avnet Electronics
Phone: (313) 522-4700
Pioneer Electronics
Phone: (313) 525-1800
Schweber Electronics
Phone: (313) 525-8100

## MINNESOTA

Eden Prairie
Schweber Electronics Phone: (612) 941-5280
Edina
Arrow Electronics
Phone: (612) 830-1800
Minneapolis
Arrow Electronics
Phone: ( 612 ) 830-1800
Hamilton/Avnet Electronics
Phone: (612) 932-0600

Minnetonka
Hamilton/Avnet Electronics
Phone (612) 932-0666
MISSOURI
Earth City
Hamilton/Avnet Electronics
Phone: (314) 344-1200
St. Louis
Arrow Electronics
Phone: (314) 567-6888
St. Petersburg
Hamilton/Avnet Electronics
Phone: (813) 576-3930
GEORGIA
Atlanta
Schweber Electronics
Phone: (404) 449-9170
Norcross
Arrow Electronics
Phone: (404) 449-8252
Hamilton/Avnet Electronics
Phone: (404) 447-7500
Schweber Electronics
Phone (404) 449-9170
ILLINOIS
Chicago
Bell Industries
Phone: (312) 982-9210
Elk Grove
Schweber Electronics
Phone: (312) 364-3750
Schaumburg
Arrow Electronics
Phone. (312) 397-3440
Bensenville
Hamilton/Avnet Electronics
Phone. (312) 860-7700
NEW HAMPSHIRE
Manchester
Arrow Electronics
Phone' (603) 668-6968
NEW JERSEY
Cherry Hill
Hamilton/Avnet Electronics
Phone: (609) 424-0100
Fairfield
Arrow Electronics
Phone' (201) 575-5300
Hamilton/Avnet Electronics
Phone' (201) 575-3390
Lionex Corporation
Phone. (201) 227-7960
Schweber Electronics
Phone: (201) 227-7880
Moorestown
Arrow Electronics
Phone' (609) 235-1900
NEW MEXICO
Albuquerque
Hamilton/Avnet Electronics
Phone. (505) 765-1500
Arrow Electronics
Phone (505) 243-4566

## NEW YORK

Buffalo
Summit Distributors
Phone: (716) 887-2800

East Syracuse
Arrow Electronics
Phone: (315) 652-1000
Hamilton/Avnet Electronics
Phone: (315) 437-2642
Hauppauge, L.I.
Arrow Electronics
Phone: (516) 231-1000
Lionex Corp.
Phone: (516) 273-1660
Liverpool
Arrow Electronics
Phone: (315) 652-1000
Melville
Hamilton/Avnet Electronics
Phone: (516) 454-6012
Rochester
Arrow Electronics
Phone: (716) 275-0300
Hamilton/Avnet Electronics
Phone: (716) 475-9130
Schweber Electronics
Phone: (716) 424-2222
Westbury, L.I.
Schweber Electronics
Phone: (516) 334-7474
NORTH CAROLINA
Charlotte
Pioneer Electronics Phone: (704) 527-8188

## Raleigh

Arrow Electronics
Phone: (919) 876-3132
Hamilton/Avnet Electronics
Phone: (919) 878-0819
Schweber Electronics
Phone' (919) 876-0000
Winston-Salem Arrow Electronics Phone: (919) 725-8711
OHIO
Beechwood
Schweber Electronics Phone: (216) 464-2970

## Cleveland

 Hamilton/Avnet Electronics Phone. (216) 831-3500Pioneer Electronics Phone: (216) 587-3600
Centerville Arrow Electronics Phone: (513) 435-5563

## Dayton

Hamilton/Avnet Electronics
Phone: (513) 433-0610 Pioneer Standard Electronics Phone: (513) 236-9900

Arrow Electronics
Phone: (216) 248-3990

## OKLAHOMA

Tulsa
Quality Components
Phone: (918) 664-8812

## OREGON

Hillsboro
Wyle Distribution Group
Phone: (503) 640-6000


Hamilton/Avnet Electronics
Phone: (503) 635-8831
PENNSLYVANIA
Sham
Schweber Electronics
Phone: (215) 441-0600
itsburgh
Arow
Phone: (412) 856-7000
Pioneer/Pittsburgh
Phone: (412) 782-2300

Austin
Arrow Electronics
hone: (512) 835-4180 Hamiton/Avnet Electronics
hone: (512) 837-8911
Quaity Components
hone: (512) 835-0220
Arrow Electronics
Phone: (214) 386-7500
Hamiton/Avnet Electronics Phone: (214) 659-41l Phone: (214) 387-49

Schweber Electronics Phone: (214) 661-5010
ouston
Phone: (713) 530-4700
Hamilton/Avnet Electronics
13) $70-17$

Phone: (713) 784-3600
Sugar Land
Quality Components
UTAH
Salt Lake City
Avnet Electronics
ne: (801) 972-4300

Phone: 80
WASHINGTON
到evue
Arrow Electronics
(206) $643-4800$

Phone (206) 453-5844
Wyle Distribution Group
hone: (206) 453-8300
ISCONSIN

Hamilton/Avnet Electronics
Phone: (414) 784-4510

Arrow Electronics Phone: (414) 764-6600

## Waukesha

Bell Industries
Phone: (414) 784-0235

## FOR SIGNETICS

PRODUCTS WORLDWIDE:

ARGENTINA
Philips Argentina S.A
Buenos Aires
Phone: 541-7141
AUSTRALIA
Philips Industries Holdings Ltd.
Lane-Cove, N.S.W.
Phone 61-2-427-0888

## AUSTRIA

Osterrichische Philips Bauelemente
Wien
Phone. 43-222-93-26-2
BELGIUM
N. V. Philips \& MBLE

Bruxelles
Phone 32-02-242-7400
BRAZIL
Ibrape
Sao Paulo
Phone: 55-011-211-2600
CHILE
Philips Chilena S.A.
Santiago
Phone. 56-2-39-4001
COLOMBIA
Sadape S.A.
Bogota D E.
Phone. 600600
DENMARK
Miniwatt A/S
Kobenhavn N V.
Phone 45-01-69-1622

## FINLAND

Oy Philips Ab
Helsınkı
Phone. 358-1-7271
FRANCE
R.T.C. La Radiotechnique-Compelec Paris
Phone. 33-1-355-4499
GERMANY
Valvo
Hamburg
Phone 49-40-3296-19
GREECE
Philips S.A. Hellenique
Athens
Phone 9215111
HONG KONG
Philips Hong Kong, Ltd.
Kwal Chung
Phone: 852-0-245121

INDIA
Philips India \& Elect. Ltd. Bombay Phone 91-22-295144

INDONESIA
P.T. Philips-Ralin Electronics

Jakarta
Phone 716131
IRELAND
Philips Electrical Ltd.
Dublin
Phone: 353-1-69-3355
ISRAEL
Rapac Electronics, Ltd.
Tel Aviv
Phone. 972-3-477115
ITALY
Philips S.p.A.
Milano
Phone - 39-2-6994
JAPAN
Signetics Japan, Ltd.
Tokyo
Phone 813-230-1521
Osaka
Phone• 816-304-6171
KOREA
Philips Elect. Korea Ltd. Seoul
Phone 794-4202
MALAYSIA
Philips Malaysia Sdn. Berhad
Kuala Lumpur
Phone 774411
MEXICO
Electronica S.A. de C.V.
Mexico DF.
Phone. 52-721-61300
NETHERLANDS
Philips Nederland B.V.
Eindhoven
Phone 31-40-79-3333
NEW ZEALAND
Philips Electrical Ind. Ltd. Auckland
Phone. 64-9-605914
NORWAY
Norsk A/S Philips
Osio
Phone: 47-2-680200
PERU
Cadesa
Lima
Phone 326070
PHILIPPINES
Philips Industrial Dev., Inc. Makat-Rizal
Phone: 868951

PORTUGAL
Philips Portuguesa SARL
Lisboa
Phone 351-19-68-3121

## SINGAPORE

Philips Project Dev. Pte., Ltd.
Singapore
Phone: 65-253-8811

## SOUTH AFRICA

E.D.A.C. (PTY), Ltd.

Johannesburg
Phone: 27-11-614-2362

## SPAIN

Miniwatt S.A.
Barcelona
Phone: 3016312

## SWEDEN

A.B. Elcoma

Stockholm
Phone: 46-08-67-9780

## SWITZERLAND

Philips A.G.
Zurich
Phone: 41-01-988-2211

## TAIWAN

Philips Taiwan, Ltd.
Talpel
Phone 886-2-563-1717

## THAILAND

Philips Electrical Co.
of Thailand Ltd.
Bangkok
Phone: 233-6330-9

## TURKEY

Turk Philips
Ticaret A.S.
Istanbul
Phone: 435910

## UNITED KINGDOM

Mullard, Ltd.
London
Phone: 44-01-580-6633

## UNITED STATES

Signetics International Corp.
Sunnyvale, California
Phone: (408) 739-7700
URUGUAY
Luzilectron S.A.
Montevideo
Phone: 914321
VENEZUELA
Industrias Venezolanas
Philips S.A.
Caracas
Phone: 58-2-36-0511

## NOTES

Signetics
a subsidiary of U.S. Philips Corporation
Signetics Corporation
811 E. Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 408/739-7700


[^0]:    *The MCCAP Cross Assembler Manual is available on request.

[^1]:    - Applies for 8 T32.
    $\dagger$ Applies for 8T36.
    $\square$ Times are referenced to MCLK for 8T32, and are referenced to BIC for 8T36.

[^2]:    X = Don't Care

[^3]:    Notes on following page

[^4]:    *CP/M is a trademark of Digital Research Corp.
    *ISIS is a trademark of Intel Corporation.

[^5]:    Printed with permission from American Automation

[^6]:    1. 2's complement arithmetic adds $111 \quad 11$ to perform subtraction of $000 \quad 01$
[^7]:    1 Operating temperature ranges are guaranteed after terminal equilibrium has been reached

    All voltages measured with respect to ground terminal
    3 No more than one output should be shorted at a time

[^8]:    Notes $\quad A_{1}=$ External signal $\quad A D_{1}=$ Output $A$ drıver $\quad B_{1}=$ External signal $\quad B D_{1}=$ Output $B$ driver

[^9]:    'Excluding V' DD and V'SS

[^10]:    NOTE Guaranteed value is $\mathrm{t}_{\mathrm{ps}}$ (Ave)

