# Signetics

Integrated Fuse Logic 1981

## FOREWORD

Signetics Integrated Fuse Logic elements combine into single-chip dense arrays of gates, buffers, and flip-flops interconnected via fusible Ni-Cr links. IFL, in effect, lifts circuit connections from the printed circuit board and integrates them on chip where they can be selectively blown by the user with standard PROM programming equipment.

The flexible architecture of Signetics IFL elements allows a "firmware" approach to the synthesis of complex logic functions which result in distinct design advantages. Specifically, most random logic designs using discrete TTL elements can be condensed into fewer IC packages, dramatically reducing overall system cost. Also, since IFL devices can be customized or edited in the field without retooling, your products can benefit from shorter development cycles, custom design flexibility, and quick recovery from design errors.

With the ability to manipulate a flexible logic system quick to debug and adapt to changes in architecture, you gain a competitive edge, not only by compacting in a system more functions, speed, and cost advantages, but by getting your products to the market ahead of your competitors.

## **Revised November 1981**

1

# Contents

Integrated Fuse Logic Series 28 Data Specifications	
82S100/101 – FPLA	3
82S102/103-FPGA	15
82S104/105-FPLS	23
82S106/107-FPRP	45

Integrated Fuse Logic Series 20 Data Specifications
82S150/151 – FPGA 57
82S152/153-FPLA 63
82S154-159-FPLS

#### **Technical Article**

- "Field Programmable Arrays:

#### **DEFINITION OF TERMS**

Data Sheet Identification	Product Status	Definition
Preview	Formative or In Design	This data sheet contains the design specifications for product develop- ment. Specifications may change in any manner without notice.
Advance Information	Sampling or Pre-Production	This data sheet contains advance information and specifications are subject to change without notice.
Preliminary	First Production	This data sheet contains preliminary data and supplementary data will be published at a later date. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
No Identification Noted	Full Production	This data sheet contains final specifications. Signetics reserves the right to make changes at any time without notice in order to im- prove design and supply the best possible product.

<sup>©</sup> Copyright 1981 Signetics Corporation

## FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8) 825100 (T.S.)/825101 (O.C.)

#### DESCRIPTION

The 82S100 (tri-state outputs) and the 82S101 (open collector outputs) are Bipolar Programmable Logic Arrays, containing 48 product terms (AND terms), and 8 sum terms (OR terms). Each OR term controls an output function which can be programmed either true active-high (Fp), or true active-low ( $\overline{F_p}$ ). The true state of each output function is activated by any logical combination of 16-input variables, or their complements, up to 48 terms. Both devices are field programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S100 and 82S101 are fully TTL compatible, and include chip-enable control for expansion of input variables, and output inhibit. They feature either open collector or tri-state outputs for ease of expansion of product terms and application in busorganized systems.

Both devices are available in commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S100/101, F or N, and for the military temperature range (-55°C to +125°C) specify S82S100/101, F or G, I, R.

#### LOGIC FUNCTION

Typical Product Term:  $P_0 = I_0 \bullet I_1 \bullet I_2 \bullet I_5 \bullet I_{13}$ 

Typical Output Functions: @  $\overline{CE} = 0$ :  $F_0 = (P_0 + P_1 + P_2)$  @ L = Closed  $F_0 = (\overline{P_0} + \overline{P_1} + \overline{P_2})$  @ L = Open

NOTE

For each of the 8 outputs, either the function Fp (active-high) or  $\overline{F}_p$  (active low) is available, but not both. The required function polarity is programmed via link (L).

#### **FEATURES**


- Field programmable (Ni-Cr link)
- Input variables: 16
- Output functions: 8
- Product terms: 48
- Address access time: S82S100/101—80ns Max N82S100/101—50ns Max
- Power dissipation: 600mW typ
  Input loading:
  - S82S100/101: -150μA Max N82S100/101: -100μA Max
- Chip enable input
  Output option:
- 82S100: Tri-state 82S101: Open collector
- Output disable function: Tri-state — Hi-Z Open collector — Hi

#### **APPLICATIONS**

- CRT display systems
- Random logic
- Code conversion
- Peripheral controllers
- Function generators
- Look-up and decision tables
- Microprogramming
- Address mapping
- Character generators
- Sequential controllers
- Data security encoders
- Fault detectors
- Frequency synthesizers

#### INTEGRATED FUSE LOGIC SERIES 28

#### **PIN CONFIGURATION**




†Open or grounded during normal operation

#### **TRUTH TABLE**

MODE	Pn	ĊĒ	Sr f(Pn)	Fp	Fp
Disabled (82S101)	x	1	~	1	1
Disabled (82S100)	bled				Hi-Z
	1	0	Yes	1	0
Read	0	0		0	1
neau	х	0	No	0	1

#### LOGIC DIAGRAM





#### JUNE 1981


# INTEGRATED FUSE LOGIC

#### SERIES 28

82S100 (T.S.)82S101 (O.C.)

#### FPLA LOGIC DIAGRAM

**BIPOLAR MEMORY DIVISION** 



# 825100 (T.S.)/825101 (O.C.)

**SERIES 28** 

Maximum

junction Maximum ambient

Allowable thermal rise ambient

to junction

MAY 1981

150° C

75° C

75° C

# FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)

#### ABSOLUTE MAXIMUM RATINGS1

DADAI	METER	RA		
	"EICN	Min	Max	UNIT
Vcc Vin Vout Iin Iout Ta	Supply voltage Input voltage Output voltage Input currents Output currents Temperature range Operating	-30	+7 +5.5 +5.5 +30 +100	Vdc Vdc Vdc mA mA °C
Tstg	N82S100/101 S82S100/101 Storage	0 -55 -65	+75 +125 +150	

THERMAL RATINGS											
TEMPERATURE	MILI- TARY	COM- MER- CIAL									

175° C

125° C

50° C

INTEGRATED FUSE LOGIC

#### 

			N8	2\$100/	101	S82	2S100/	101	
	PARAMETER	TEST CONDITIONS	Min	Typ2	Max	Min	Typż	Max	UNI
ViH ViL ViC	Input voltage <sup>3</sup> High Low Clamp <sup>3,4</sup>	$V_{CC} = Max$ $V_{CC} = Min$ $V_{CC} = Min. I_{IN} = -18mA$	2	-0.8	0.85	2	-0.8	0.8 -1.2	V
V <sub>ОН</sub> <b>Vо∟</b>	Output voltage High (82S100)3,5 Low3,6	$V_{CC} = Min$ $I_{OH} = -2mA$ $I_{OL} = 9.6mA$	2.4	0.35	0.45	2.4	0.35	0.50	V
hн hL	Input current High Low	$V_{1N} = 5.5V$ $V_{1N} = 0.45V$		<1 -10	25 -100		<1 -10	50 -150	μA
Iolk Io(off) Ios	Output current Leakage7 Hi-Z state (82S100)7 Short circuit (82S100)4,8	$\overline{CE} = High, V_{CC} = Max$ $V_{OUT} = 5.5V$ $V_{OUT} = 5.5V$ $V_{OUT} = 0.45V$ $\overline{CE} = Low, V_{OUT} = 0V$	-20	1 1 -1	40 40 -40 -70	-15	1 1 -1	60 60 -60 -85	μΑ μΑ mA
Icc	V <sub>CC</sub> supply current <sup>9</sup>	V <sub>CC</sub> = Max		120	170		120	180	mA
Cin Cout	Capacitance <sup>7</sup> Input Output	$\overline{CE} = High, V_{CC} = 5.0V$ $V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		8 17			8 17		pF

#### 

S82S100/101: -55°C  $\leq T_A \leq$  +125°C, 4.5V  $\leq V_{CC} \leq$  5.5V

				NE	325100/1	01	Sa	2\$100/1	01	
P/	ARAMETER	то	FROM	Min	Typ2	Max	Min	Typ <sup>2</sup>	Max	UNIT
Tia Tce	Progagation delay Input Chip enable	Output Output	Input Chip enable		35 15	50 30		35 15	80 50	ns
T <sub>CD</sub>	Disable time Chip disable	Output	Chip enable		15	30		15	50	ns

NOTES on following page.

**SERIES 28** 


INTEGRATED FUSE LOGIC

MAY 1981


#### NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operation of the device specifications is not implied.
- 2. All voltage values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at a time.
- 5. Measured with  $V_{IL}$  applied to  $\overline{CE}$  and a logic high stored.
- 6. Measured with a programmed logic condition for which the output test is at a low logic level. Output
- sink current is applied thru a resistor to V<sub>CC</sub>. 7. Measured with V<sub>III</sub> applied to CE
- Measured with V<sub>IH</sub> applied to CE.
   Duration of short circuit should not exceed
- 8. Duration of short circuit should not exceed 1 second.
- 9. Icc is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.

#### **TEST LOAD CIRCUIT**



#### TIMING DIAGRAM



#### TIMING DEFINITIONS

- TCE Delay between beginning of Chip Enable low (with Input valid) and when Data Output becomes valid.
- TCD Delay between when Chip Enable becomes high and Data Output is in off state (Hi-Z or high).
- T<sub>IA</sub> Delay between beginning of valid Input (with Chip Enable low) and when Data Output becomes valid.

#### **VIRGIN DEVICE**

6

The 82S100/101 are shipped in an unprogrammed state, characterized by:

- 1. All internal Ni-Cr links are intact.
- Each product term (P-term) contains both true and complement values of every input variable I<sub>m</sub> (P-terms always logically "false").

- The "OR" Matrix contains all 48-P-terms.
   The polarity of each output is set to active high (Fp function).
- 5. All outputs are at a low logic level.


#### RECOMMENDED PROGRAMMING PROCEDURE

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the "AND" matrix, "OR" matrix, and output polarity outlined below. To maximize recovery from programming errors, leave all links in unused device areas intact.

#### SET-UP

Terminate all device outputs with a 10K resistor to +5V. Set GND (pin 14) to 0V.

#### **VOLTAGE WAVEFORM**



#### **Output Polarity**

# PROGRAM ACTIVE LOW (Fp FUNCTION)

Program output polarity before programing "AND" matrix and "OR" matrix. Program 1 output at the time. (L) links of unused outputs are not required to be fused.

- 1. Set FE (pin 1) to VFEL.
- 2. Set Vcc (pin 28) to VccL.
- 3. Set  $\overline{CE}$  (pin 19), and I<sub>0</sub> through I<sub>15</sub> to V<sub>IH</sub>. 4. Apply V<sub>OPH</sub> to the appropriate output,
- and remove after a period t<sub>p</sub>.
- 5. Repeat step 4 to program other outputs.

#### VERIFY OUTPUT POLARITY

- 1. Set FE (pin 1) to V<sub>FEL</sub>; set V<sub>CC</sub> (pin 28) to V<sub>CCS</sub>.
- Enable the chip by setting CE (pin 19) to VIL.
- 3. Address a non-existent P-term by applying V<sub>IH</sub> to all inputs I<sub>0</sub> through I<sub>15</sub>.
- 4. Verify output polarity by sensing the logic state of outputs F<sub>0</sub> through F<sub>7</sub>. All outputs at a high logic level are programmed active low (F<sub>p</sub> function), while all outputs at a low logic level are programmed active high ( $\overline{F_p}$  function).
- 5. Return VCC to VCCP or VCCL.



#### MAY 1981

# INTEGRATED FUSE LOGIC SERIES 28

### "AND" Matrix

#### PROGRAM INPUT VARIABLE

Program one input at the time and one Pterm at the time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.


- 1. Set FE (pin 1) to V<sub>FEL</sub>, and V<sub>CC</sub> (pin 28) to V<sub>CCP</sub>.
- 2. Disable all device outputs by setting  $\overrightarrow{CE}$  (pin 19) to V<sub>IH</sub>.
- Disable all input variables by applying V<sub>IX</sub> to inputs I<sub>0</sub> through I<sub>15</sub>.
- Address the P-term to be programmed (No. 0 through 47) by forcing the corresponding binary code on outputs F<sub>0</sub> through F<sub>5</sub> with F<sub>0</sub> as LSB. Use standard TTL logic levels V<sub>OHF</sub> and V<sub>OLF</sub>.
- 5a. If the P-term contains neither  $I_0$  nor  $\overline{I_0}$ (input is a Don't Care), fuse both  $I_0$  and  $\overline{I_0}$  links by executing both steps 5b and 5c, before continuing with step 7.
- $\begin{array}{l} 5\,b\ .\ If the\ P-term\ contains\ I_0,\ set\ to\ fuse\ the} \\ \hline I_0\ link\ by\ lowering\ the\ input\ voltage\ at} \\ I_0\ from\ V_{IX}\ to\ V_{IH}.\ Execute\ step\ 6. \end{array}$
- 5 c. If the P-term contains  $\overline{I_0}$ , set to fuse the I<sub>0</sub> link by lowering the input voltage at I<sub>0</sub> from V<sub>IX</sub> to V<sub>IL</sub>. Execute step 6.
- 6 a . After t<sub>D</sub> delay, raise FE (pin 1) from V<sub>FEL</sub> to V<sub>FEH</sub>.
- 6 b. After t<sub>D</sub> delay, pulse the  $\overline{CE}$  input from V<sub>IH</sub> to V<sub>IX</sub> for a period t<sub>p</sub>.
- 6 c. After t<sub>D</sub> delay, return FE input to V<sub>FEL</sub>.
- Disable programmed input by returning I<sub>0</sub> to V<sub>IX</sub>.
- 8. Repeat steps 5 through 7 for all other input variables.
- 9. Repeat steps 4 through 8 for all other Pterms.
- 10. Remove  $V_{\text{IX}}$  from all input variables.

#### VERIFY INPUT VARIABLE

- 1. Set FE (pin 1) to V<sub>FEL</sub>; set V<sub>CC</sub> (pin 28) to V<sub>CCP</sub>.
- 2. Enable  $F_7$  output by setting  $\overline{CE}$  to  $V_{IX}$ .
- 3. Disable all input variables by applying V<sub>IX</sub> to inputs I<sub>0</sub> through I<sub>15</sub>.
- Address the P-term to be verified (No. 0 through 47) by forcing the corresponding binary code on outputs F<sub>0</sub> through F<sub>5</sub>.

- 5. Interrogate input variable I<sub>0</sub> as follows:
  - A. Lower the input voltage at  $I_0$  from  $V_{IX}$  to  $V_{IH}$ , and sense the logic state of output F<sub>7</sub>.
  - B. Lower the input voltage at  $I_0$  from V<sub>IH</sub> to V<sub>IL</sub>, and sense the logic state output F<sub>7</sub>.

The state of  $I_0$  contained in the P-term is determined in accordance with the following truth table:



Note that 2 tests are required to uniquely determine the state of the input variable contained in the P-term.

- 6. Disable verified input by returning I<sub>0</sub> to Vix.
- 7. Repeat steps 5 and 6 for all other input variables.
- 8. Repeat steps 4 through 7 for all other P-terms.
- 9. Remove VIX from all input variables.

#### "OR" MATRIX PROGRAM PRODUCT TERM

Program one output at the time for one P-term at the time. All  $P_n$  links in the "OR" matrix corresponding to unused outputs and unused P-terms are not required to be fused.

- 1. Set FE (pin 1) to VFEL.
- 2. Disable the chip by setting  $\overline{CE}$  (pin 19) to V<sub>IH</sub>.
- 3. After t<sub>D</sub> delay, set V<sub>CC</sub> (pin 28) to V<sub>CCS</sub>, and inputs I<sub>6</sub> through I<sub>15</sub> to V<sub>IH</sub>, V<sub>IL</sub>, or V<sub>IX</sub>.
- Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input

variables I<sub>0</sub> through I<sub>5</sub>, with I<sub>0</sub> as LSB.
5a. If the P-term is contained in output function F<sub>0</sub> (F<sub>0</sub> = 1 or F<sub>0</sub> = 0), got to step 6, (fusing cycle not required).

82S100 (T.S.)82S101 (O.C.)

- 5b. If the P-term is **not** contained in output function  $F_0$  ( $F_0 = 0$  or  $\overline{F_0} = 1$ ), set to fuse the  $P_n$  link by forcing output  $F_0$  to VOPF.
- 6a. After t<sub>D</sub> delay, raise FE (pin 1) from VFEL to VFEH.
- 6b. After t<sub>D</sub> delay, pulse the  $\overline{CE}$  input from  $V_{IH}$  to  $V_{IX}$  for a period t<sub>p</sub>.
- After t<sub>D</sub> delay, return FE input to VFEL.
   After t<sub>D</sub> delay, remove V<sub>OPF</sub> from output F<sub>0</sub>.
- Repeat steps 5 and 6 for all other output functions.
- 8. Repeat steps 4 through 7 for all other P-terms.
- 9. Remove V<sub>CCS</sub> from V<sub>CC</sub>.

#### VERIFY PRODUCT TERM

- 1. Set FE (pin 1) to V<sub>FEL</sub>.
- 2. Disable the chip by setting  $\overline{CE}$  (pin 19) to VIH.
- 3. After  $t_D$  delay, set  $V_{CC}$  (pin 28) to  $V_{CCS}$ , and inputs  $I_0$  through  $I_{15}$  to  $V_{IH}$ ,  $V_{IL}$ , or  $V_{IX}$ .
- Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables I<sub>0</sub> through I<sub>5</sub>.
- 5. After t<sub>D</sub> delay, enable the chip by setting  $\overline{CE}$  (pin 19) to V<sub>IL</sub>.
- To determine the status of the P<sub>n</sub> link in the "OR" matrix for each output function F<sub>p</sub> or F<sub>p</sub>, sense the state of outputs F<sub>0</sub> through F<sub>7</sub>. The status of the link is given by the following truth table:

OUTP	UT	
Active High (Fp)	Active Low (Fp)	P-TERM LINK
 0 1	1 0	Fused Present


- Repeat steps 4 through 6 for all other Pterms.
- 8. Remove V<sub>CCS</sub> from V<sub>CC</sub>.

# INTEGRATED FUSE LOGIC


MAY 1981

SERIES 28


#### OUTPUT POLARITY PROGRAM-VERIFY SEQUENCE (TYPICAL)



#### "AND" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



#### "OR" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



#### **PROGRAMMING SYSTEM SPECIFICATIONS**<sup>1</sup> ( $T_A = +25^{\circ}C$ )

	PARAMETER	TEST CONDITIONS					
	PARAMETER	TEST CONDITIONS	Min	Тур	Max		
Vccs	V <sub>CC</sub> supply (program/verify "OR", verify output polarity) <sup>2</sup>	I <sub>CCS</sub> = 550mA, min, Transient or steady state	8.25	8.5	8.75	V	
VccL Iccs	V <sub>CC</sub> supply (program output polarity) I <sub>CC</sub> limit (program "OR")	$V_{CCS} = +8.5 \pm .25V$	0 550	0.4	0.8 1,000	V m/	
Voph Vopl	Output voltage Program output polarity <sup>3</sup> Idle	I <sub>ОРН</sub> = 300 ± 25mA	16.0 0	17.0 0.4	18.0 0.8	v	
Іорн	Output current limit (Program output polarity)	$V_{OPH} = +17 \pm 1V$	275	300	325	m	
Vi∺ Vi∟	Input voltage High Low		2.4 0	0.4	5.5 0.8	V	
կը կլ	Input current High Low	$V_{IH} = +5.5V$ $V_{IL} = 0V$		-	50 -500	μ	
Vohf Volf	Forced output voltage High Low		2.4 0	0.4	5.5 0.8	V	
IOHF IOLF	Output current High Low	$V_{OHF} = +5.5V$ $V_{OLF} = 0V$			100 -1	μ/ m	
Vix	CE program enable level		9.5	10	10.5	V	
lix1	Input variables current	$V_{IX} = +10V$			10	m	
lix2	CE input current	$V_{IX} = +10V$			10	m	
VFEH	FE supply (program)3	$I_{FEH} = 300 \pm 25 mA$ , Transient or steady state	16.0	17.0	18.0		
VFEL	FE supply (idle)	$I_{FEL} = -1mA$ , max	1.25	1.5	1.75	l v	
IFEH	FE supply current limit	$V_{\text{FEH}} = +17 \pm 1V$	275	300	325	m	
VCCP	Vcc supply (program/verify "AND")	I <sub>CCP</sub> = 550mA, min, Transient or steady state	4.75	5.0	5.25	V	
ICCP	I <sub>CC</sub> limit (program "AND")	$V_{CCP} = +5.0 \pm .25V$	550	[	1,000	m	
VOPF	Forced output (program)		9.5	10	10.5	l v	
IOPF	Output current (program)				10	m	
TR	Output pulse rise time	10% to 90%	10		50	μ	
tP	CE programming pulse width		0.3	0.4	0.5	m	
tD	Pulse sequence delay		10	]	]	μ	
T <sub>PR</sub>	Programming time			0.6		[ m	
TPR TPR + T					50	9	
FL	Fusing attempts per link				2	су	
Vs	Verify threshold4		1.4	1.5	1.6	\\	

NOTES

1. These are specifications which a Programming System must satisy in order to be qualified by Signetics.

2. Bypass V<sub>CC</sub> to GND with a 0.01µf capacitor to reduce voltage spikes.

3. Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.

Vs is the sensing threshold of the FPLA output voltage for a programmed link. It normally constitutes

the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
These are new limits resulting from device improvements, and which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

# 82S100 (T.S.)82S101 (O.C.) INTEGRATED FUSE LOGIC

SERIES 28


9

# 825100 (T.S.)825101 (O.C.)

#### INTEGRATED FUSE LOGIC SERIES 28

#### LOGIC PROGRAMMING

EX-OR ARRAY-(F)




The FPLA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this Table the logic state or action of variables I, P, and F, associated with each Sum Term S<sub>r</sub>, is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

#### "AND" ARRAY - (I)



#### "OR" ARRAY - (F)



#### NOTES

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates Pn.

2. Any gate Pn will be unconditionally inhibited if any one of its (I) link pairs is left intact.

#### FPLA PROGRAM TABLE (Logic)

**BIPOLAR MEMORY DIVISION** 

Γ		[												СТ												ACT		LE	VEL	1	
	اب_ ا		[		uts uts															6			, <del></del> -	<u> </u>		<u> </u>					
	N	Active Low			e e	NO	1	1	1	1	1	1	]												ου	ITPI	JT F	UN	сті	2N1	
	ш	Active	-		d on ed c		5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0		7	6	5	4	З		Γī	] [
1	OUTPUT ACTIVE LEVEL		1		<ol> <li>Polarity programmed once only</li> <li>Enter (H) for all unused outputs</li> </ol>	0	†	†	t	$\square$		<u> </u>	1			<b>†</b>			<u> </u>	<u> </u>	<u>†</u>	<u> </u>				Ť		Ť		⊢	Ť
	E				allu	1	1	1	†	-			1				1			-						+			<u> </u>	-	
	A		Γ		prog	2	1	Ī	Ť				1	1			1									<b></b>					1
1	5				≩Ĵ	3	T		Ι																						
	ГР	Active High	II	ES	olar nter	4							1																		1
	2	Active High	1-	NOTES	сш	5		L	ļ																						
	0			Z	- 0	6	<u> </u>	<u> </u>	L			ļ	L									[	ĺ			[					L
1			+	–		7						-		<u> </u>							-	-	-								<u> </u>
		₽ ot			rms	8	+	+	<u> </u>					<b> </b>		<u> </u>				<u> </u>	<u> </u>					<u> </u>					<u> </u>
ß		2 11	Ð		P-te	10	+	÷	<u> </u>				-	<u> </u>			<u> </u>						ł								<u> </u>
Ē	z	ern htii	• (period)		lari	11	+	<u>+</u>	+				+	<u> </u>									ŀ		——		┼──				├
Ξ	12	Ser	l g		t po	, 12	+	+	<u> </u>	+		<u> </u>	<u> </u>								<u> </u>		· }		<b>—</b>		<u> </u>				$\vdash$
lμ	15	Prod. Term Not Present in Fp	•		utpu Jts c	13	+	†	<b>†</b>	<b>†</b>		<b> </b>	t							<u> </u>	+	-	ŀ								1
2	3	<u>م</u> ۳			ht of	14	+	†	†				t								<u> </u>		ŀ								
Ā	E		$t \rightarrow t$	1	oi pidol	15	1	1	1								1				t –		ł				1	<b>I</b> ''		-	<u>† – – – – – – – – – – – – – – – – – – –</u>
Σ	OUTPUT FUNCTION	د			nde 1USE	16	1	[															f								[
Į₹	빌	ern P F			epe ir ur	17										-							ľ								
PROGRAM TABLE ENTRIES	Ы	Prod. Term Present in Fp	∢		Entries independent of output polarity Enter (A) for unused outputs of used P-terms	18																	Ī								
Ř		od		i.	er (/	19																	F								
		م ج		NOTES'	ыщ	20		ļ	L					<u> </u>																	
				ž	- 0	21	<b> </b>	<b> </b>						<u> </u>			-				ļ		ŀ						<b> </b>		ļ
				Γ		22		<b> </b>	ļ			ļ									ļ		ł					·			<u> </u>
	li	Don't Care	12		-	23 24		<u> </u>															-					_	<u> </u>		<u> </u>
1	ω	Ö	- (dash)		rsec	24	+						-								ļ	-	⊦								
	Ы	, L	0		of	26	+	$\vdash$															ŀ								
	I¥ ∭	ă			puts	27	1		<u>+</u>				-								ł		ŀ					-			
	INPUT VARIABLE				Enter (-) for unused inputs of used P-terms	28	+														$\vdash$		ŀ						<u> </u>	-	<u> </u>
	F	E			esn	29	1	+								-					+		h				t				t
	2	12			'n	30																	ſ								
	Ī.		ļ	{	s -) fo	31																	ľ								
		~	-	NOTE	Enter (-) P-terms	32																									
ļ		<u></u>	I	ž	<u>5</u> 4	33																									
1						34																									
⊢			L			35							L				_						ŀ				L				
						36	<b> </b>	L															ł								-
						37	<b> </b>																ł		-			-		-	
					ш	38 39	ł																⊢								
1		XX			DATE	40	<u> </u>																┝								-
		X			<u> </u>	40	†												$\vdash$				┢	_		-			+		1
1		CF (X)				42																	ŀ						+		$\mathbf{t}$
		0				43																	t								
ł					REV	44																									
			-		æ	45																	Ē								
			ŧ			46	1																Γ								
1			AH	ļ		47																	T								
			9	TS						-		<u> </u>				_		-		_	-		ħ								
			ZEI	AB		PIN NO.	2	2 1	2	2	2	2 5	2	2	2	3	4	5	6	7	8	9		1	1	1	1	1 5	1		1
ŀ	:	# ₩ ₩	SOLI;	F P.	*	NU.	0	-	2	3	4	5	6	7									┟	0	1	2	3	5	6	7	8
	CUSTOMER NAME	PURCHASE ORDER # SIGNETICS DEVICE #	CUSTOMER SYMBOLIZED PART #	TOTAL NUMBER OF PARTS	PROGRAM TABLE #	VARIABLE NAME																									

# 82\$100 (T.S.)82\$101 (O.C.)

#### INTEGRATED FUSE LOGIC SERIES 28

## 82S100 (T.S.)82S101 (O.C.)

#### INTEGRATED FUSE LOGIC SERIES 28

#### **TWX TAPE CODING**

The FPLA Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar, fanfold, etc.), or via TWX: just dial (910) 3399283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry.

A number of Program Tables can be se-

quentially assembled on a continuous tape as follows, however limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:

	MAIN	25 (C/R) MIN.	SUB HEADING (1)	25 RUBOUTS MIN.	PROGRAM TABLE DATA (1)	25 (C/R) MIN.	SUB HEADING (N)	25 RUBOUTS MIN.	PROGRAM TABLE
--	------	---------------------	-----------------------	-----------------------	---------------------------	---------------------	-----------------------	-----------------------	---------------


A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

1. Customer Name	4. Purchase Order No
2. Customer TWX No	5. Number of Program Tables
3. Date	6. Total Number of Parts

B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:

1. Signetics Device No.	4. Date
2. Program Table No	5. Customer Symbolized Part No
3. Revision	6. Number of Parts

C. Program Table data blocks in Logic format are initiated with an STX character, and terminated with an ETX character. The body of the data consists of Output Active Level, Product Term, and Output Function information separated by appropriate identifiers in accordance with the following sequence:



Entries for the 3 Data Fields are determined in accordance with the following Table:

OUTPUT FUNCTION				
	roduct terr resent in F	Product term not present in Fp		
-	A	·	(period)	

NOTES

NOTE

Enter (---) for unused inputs of used P-terms.

Entries independent of output polarity.
 Enter (A) for unused outputs of used P-terms.

NOTES

1. Polarity programmed once only.

Active high

н

**OUTPUT ACTIVE LEVEL** 

Active low

L

2. Enter (H) for all unused outputs.

Although the Product Term data are shown entered in sequence, this is not necessary. It is possible to input only one Product Term, if desired. Unused Product Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number of Product Terms entered.

NOTES


- Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.
- Terms can be re-entered any number of times. The last entry for a particular P-Term will be interpreted as valid data.
- To facilitate an orderly Teletype print out, carriage returns, line feeds, spaces, rubouts etc. may be interspersed between data groups.
- Comments are allowed between data fields, provided that an asterisk (\*) is not used in any Heading or Comment entry.


# 82S100 (T.S.)82S101 (O.C.)

# INTEGRATED FUSE LOGIC SERIES 28

MAY 1981

#### **TYPICAL APPLICATIONS**





# Signetics

#### MAY 1981

# 82S102 (O.C.)/82S103 (T.S.)

#### DESCRIPTION

The 82S102 and 82S103 are Bipolar programmable AND/NAND gate array, containing 9 gates sharing 16 common inputs. On-chip input buffers enable the user to individually program for each gate either the True ( $I_m$ ), Complement ( $\overline{I_m}$ ), or Don't Care (X) logic state of each input. In addition, the polarity of each gate output is individually programmable to implement either AND or NAND logic functions.

Alternately, if desired, OR/NOR logic functions can also be realized by programming for each gate the complement of its input variables, and output (DeMorgan theorem).

Both devices are field-programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S102 and 82S103 include chipenable control for output strobing and inhibit. They feature either open collector or tri-state outputs for ease of expansion of input variables and application in busorganized systems.

Both devices are available in the commercial and military temperature ranges. For the commercial range (0° C to  $+75^{\circ}$  C) specify N82S102/103, F or N, and for the military range (-55° C to +125° C) specify S82S102/103, F, G, I, and R.

#### FEATURES


- Field programmable (Ni-Cr link)
- 16 input variables
- 9 output functions
- Chip enable input
- I/O propagation delay: N82S102/103: 35ns max S82S102/103: 50ns max
- Power dissipation: 600mW typ
   Input loading: N82S102/103: -100μA max
- S82S102/103: -150μA max Output options:
- 82S102: Open collector 82S103: Tri-state
- Output disable function: 82S102: Hi 82S103: Hi-Z
- Fully TTL compatible

#### **APPLICATIONS**

- Random logic
- Address decoders
- Code detectors
- Peripheral selectors
- Fault monitors
- Machine state decoders

#### INTEGRATED FUSE LOGIC SERIES 28

#### **PIN CONFIGURATION**



#### LOGIC FUNCTION


Typical Output Functions @  $\overline{CE} = 0$ :

 $\begin{array}{l} \text{At } L = \text{Open:} \\ F_0 = (I_0 \bullet I_1 \bullet I_2 \bullet \ldots \bullet \overline{Im}) \\ \text{At } L = \text{Closed:} \end{array}$ 

NOTES

For each of the 9 outputs, either the function Fp (active high) or  $\overline{Fp}$  (active low) is available but not both. The required function polarity is programmed via link (L).

#### LOGIC DIAGRAM



#### ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
Vcc	Supply voltage	+7	Vdc
Vin	Input voltage	+5.5	Vdc
	Output voltage		Vdc
Voн	High (82S102)	+5.5	
Vo	Off-state (82S103)	+5.5	
lin	Input current	±30	mA
lout	Output current	+100	mA
	Temperature range		°C
TA	Operating		
	N82S102/103	0 to +75	
	S82S102/103	-55 to +125	
Tstg	Storage	-65 to +150	




# 82S102 (O.C.)/82S103 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 28

JUNE 1981

#### FPGA LOGIC DIAGRAM



# 82\$102 (O.C.)/82\$103 (T.S.)

#### INTEGRATED FUSE LOGIC **SERIES 28**

#### DC ELECTRICAL CHARACTERISTICS N82S102/103: $0^{\circ}C \le T_A \le +75^{\circ}C$ , $4.75V \le V_{CC} \le 5.25V$ S82S102/103: $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ , $4.5V \le V_{CC} \le 5.5V$

	PADAMETED	TEST CONDITIONS	N	B2S102/1	03	S	UNIT		
	PARAMETER1	TEST CONDITIONS	Min	Typ <sup>2</sup>	Max	Min	Typ2	Max	
VIL VIH	Input voltage Low <sup>1</sup> High <sup>1</sup>	V <sub>CC</sub> = Min V <sub>CC</sub> = Max	2.0		0.85	2.0		0.8	V
Vic	Clamp <sup>1,3</sup>	$V_{CC} = Min, I_{IN} = -18mA$		-0.8	-1.2		-0.8	-1.2	
Vol Voн	Output voltage Low <sup>1,4</sup> High (82S103)1,5	V <sub>CC</sub> = Min I <sub>OL</sub> = 9.6mA I <sub>OH</sub> = -2mA	2.4	0.35	0.45	2.4	0.35	0.50	V
hц hн	Input current Low High	V <sub>IN</sub> = 0.45V V <sub>IN</sub> = 5.5V	ľ	-10 <1	-100 25		-10 <1	-150 50	μA
Iolk Io(off) Ios	Output current Leakage (82S102)6 Hi-Z state (82S103)6 Short circuit (82S103)3,7	$V_{CC} = Max$ $V_{OUT} = 5.5V$ $V_{OUT} = 5.5V$ $V_{OUT} = 0.45V$ $V_{OUT} = 0V$	-20	1 1 -1	40 40 -40 -70	-15	1 1 -1	60 60 -60 -85	μΑ μΑ mA
lcc	V <sub>CC</sub> supply current <sup>8</sup>	V <sub>CC</sub> = Max		120	170		120	180	mA
Cin Cout	Capacitance Input Output <sup>6</sup>	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		8 15			8 15		pF

#### AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega, R_2 = 1k\Omega, C_L = 30pF$

N82S102/103:  $0^{\circ}C \le T_{A} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ 

S82S102/103:  $-55^{\circ}C \le T_{A} \le +125^{\circ}C, 4.5V \le V_{CC} \le 5.5V$ 

				N82S102/103			S82S103/103			
PARAMETER		TO FROM		Min	Typ2	Max	Min	Typ <sup>2</sup>	Max	UNIT
TIA TCE	Progagation delay Input Chip enable	Output Output	Input Chip enable		20 15	35 30		20 15	55 45	ns
TCD	Disable time Chip disable	Output	Chip enable		15	30		15	45	ns

NOTES

All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C. 2.

3. Test each output one at a time.

4. Measured with a programmed logic condition for which the output under test is at a low logic level.

Output sink current is supplied through a resistor to Vcc.


5. Measured with  $V_{IL}$  applied to  $\overline{CE}$  and a logic high at the output.

6. Measured with VIH applied to CE.


7. Duration of short circuit should not exceed 1 second.

8. Icc is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.

#### **TEST LOAD CIRCUIT**




#### **VOLTAGE WAVEFORM**






<sup>1.</sup> All voltage values are with respect to network ground terminal.

#### OUTPUT POLARITY PROGRAM-VERIFY SEQUENCE (TYPICAL)



#### INPUT MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



#### **VIRGIN DEVICE**

The 82S102/103 are shipped in an unprogrammed state, characterized by:

- 1. All internal Ni-Cr links are intact.
- Each gate contains both true and complement values of every input variable Im (logic Null state).
- 3. The polarity of each output is set to active low ( $\overline{F_P}$  function).
- 4. All outputs are at a high logic level.

#### RECOMMENDED PROGRAMMING PROCEDURE

To program each of 9 Boolean logic functions of 16 True, Complement, or Don't Care input variables follow the program/verify procedures for the Input Matrix and Output Polarity outlined below. To maximize recovery from programming errors, leave all links of unused gates intact.

#### SET-UP

Terminate all device outputs with a 10K $\Omega$  resistor to +5V.

#### **Output Polarity**

#### **PROGRAM ACTIVE HIGH (Fp FUNCTION)**

Program output polarity before programming inputs (for convenience). Program one output at a time. (L) links of unused outputs are not required to be fused.

- 1 . Set GND (pin 14) to 0V, and V<sub>CC</sub> (pin 28) to V<sub>CCV</sub>.
- 2. Disable all device outputs by setting CE (pin 19) to VIH.
- 3 . Disable all input variables by applying  $V_{1X}$  to inputs  $I_0$  through  $I_{15}$ .
- A.Raise V<sub>CC</sub> (pin 28) from V<sub>CCV</sub> to V<sub>CCP</sub>.
- B After t<sub>D</sub> delay, force output to be programmed to V<sub>OPF</sub>.
- C.After t<sub>D</sub> delay, pulse the CE input from V<sub>IH</sub> to V<sub>IX</sub> for a period t<sub>p</sub>.
- D.After to delay, remove VOPF voltage source from output being programmed.
- E . After t<sub>D</sub> delay, return  $V_{CC}$  (pin 28) to  $V_{CCV}$ , and verify.
- F. Repeat steps A through E for any other output.

#### VERIFY OUTPUT POLARITY

- 1 . Set GND (pin 14) to 0V, and  $V_{CC}$  (pin 28) to  $V_{CCV}.$
- 2. Disable all input variables by applying  $V_{IX}$  to inputs  $I_0$  through  $I_{15}. \label{eq:VIX}$
- A .After t<sub>D</sub> delay, set the  $\overline{CE}$  input to V<sub>IL</sub>.
- B. Verify output polarity by sensing the logic state of outputs  $F_0$  through  $F_8$ . All outputs at a low logic level are programmed active low ( $F_p$  function), while all outputs at a high logic level are programmed active high ( $F_p$  function).

## 82S102 (O.C.)/82S103 (T.S.)

# INTEGRATED FUSE LOGIC SERIES 28

#### Input Matrix PROGRAM INPUT VARIABLE

Program one input at a time for one gate at a time. Input variable links of unused gates are not required to be fused. However, unused input variables must be programmed at Don't Care for all used gates.

- 1. Set GND (pin 14) to 0V, and  $V_{CC}$  (pin 28) to  $V_{CCV}.$
- 2. Disable all device outputs by setting  $\overline{CE}$  (pin 19) to V<sub>IH</sub>.
- Disable all input variables by applying V<sub>IX</sub> to inputs I<sub>0</sub> through I<sub>15</sub>.
- A-1.If a gate contains nether  $I_0$  nor  $\overline{I_0}$  (input is a Don't Care), fuse both links by executing both steps A-2 and A-3, before continuing with step C.
- A-2.If a gate contains I<sub>0</sub>, set to fuse link by lowering the input voltage at I<sub>0</sub> from V<sub>IX</sub> to V<sub>IL</sub>. Execute step B.
- A-3.If a gate contains  $\overline{I_0}$ , set to fuse link by lowering the input voltage at I<sub>0</sub> from V<sub>IX</sub> to V<sub>IL</sub>. Execute step B.
- B-1.After t<sub>D</sub> delay, raise V<sub>CC</sub> from V<sub>CCV</sub> to V<sub>CCP</sub>.
- B-2.After t<sub>D</sub> delay, force output of gate to be programmed to V<sub>OPF</sub>.
- B-3.After t<sub>D</sub> delay, pulse the  $\overline{CE}$  input from V<sub>IH</sub> to V<sub>IL</sub> for a period t<sub>p</sub>.
- B-4.After t<sub>D</sub> delay, remove V<sub>OPF</sub> voltage source from output of gate being programmed.
- B-5.After t<sub>D</sub> delay, return  $V_{CC}$  (pin 28) to  $V_{CCV}$ , and verify.
- C. Disable programmed input by returning  $I_0$  to  $V_{IX}$ .
- D. Repeat steps A through C for all other input variables.
- E. Repeat steps A through D for all other gates to be programmed.
- F. Remove VIX from all input variables.

#### VERIFY INPUT VARIABLE

Unambiguous verification of the logic state programmed for the inputs of each gate requires prior knowledge of its programmed output polarity. Therefore, the output polarity verify procedure must precede input variable verify.

- 1 . Set GND (pin 14) to 0V, and  $V_{CC}$  (pin 28) to  $V_{CCV}.$
- Enable all outputs by setting CE (pin 19) to V<sub>IL</sub>.
- Disable all input variables by applying V<sub>IX</sub> to inputs I<sub>0</sub> through I<sub>15</sub>.
- A .Interrogate input variable  $I_0$  as follows: Lower the input voltage to  $I_0$  from V<sub>IX</sub> to V<sub>IL</sub>, and sense the logic state of outputs F<sub>0-8</sub>.

Raise the input voltage to  $I_0$  from  $V_{IL}$  to  $V_{IH}$  and sense the logic state of outputs  $F_{0-8}.$ 

# 82S102 (O.C.)/82S103 (T.S.)

INTEGRATED FUSE LOGIC SERIES 28

The state of  $I_0$  contained in each gate is determined in accordance with the given truth table. Note that 2 tests are required to uniquely determine the state of the input variable contained in each gate.

- B.Disable verified input by returning  $I_0$  to  $V_{IX}$ .
- C.Repeat steps A and B for all other input variables.
- D.Remove  $V_{\text{IX}}$  from all input variables.

10	Fp	Fp	INPUT VARIABLE STATE
0	1 0	0 1	Īo
0 1	0	1 0	IO
0 1	1 1	0	Don't care
0 1	0 0	1 1	(I <sub>0</sub> ), (Ī <u>0</u> )

#### **PROGRAMMING SYSTEMS SPECIFICATIONS1** T<sub>A</sub> = 25°C

	DADAMETED	TEST CONDITIONS		UNIT			
	PARAMETER	TEST CONDITIONS	Min	Тур	Max		
VCCP	V <sub>CC</sub> supply Program <sup>2</sup>	I <sub>ССР</sub> = 550mA, min Transient or steady state	8.25	8.5	8.75	v	
Vccv	Verify		4.75	5.0	5.25		
ICCP	I <sub>CC</sub> limit (program)	$V_{CCP} = +8.5 \pm .25V$ , Transient or steady state	550		1,000	mA	
VOPF	Forced output voltage3 (program)	$I_{OP} = 300 \pm 25 \text{mA},$ Transient or steady state	16.0	17.0	18.0	v	
IOPF	Output current (program)	$V_{OP} = +17 \pm 1V$ , Transient or steady state	275	300	325	mA	
.,	Input voltage		0.4			v	
Vi∺ Vi∟	High Low		2.4 0	0.4	5.5 0.8		
liµ li∟	Input current High Low	$V_{IH} = +5.5V$ $V_{IL} = 0V$		-	50 -500	μA	
Vix Iix1 Iix2	CE program enable level Input variables current CE input current	$V_{IX} = +10V$ $V_{IX} = +10V$	9.5	10	10.5 10.0 10.0	V m/ m/	
TR tP tD	Output pulse rise time CE programming pulse width Pulse sequence delay	10% to 90%	10 0.3 10	0.4	50 0.5	μS ms μS	
T <sub>PR</sub> T <sub>PR</sub> T <sub>PR</sub> +T <sub>PS</sub>	Programming time Programming duty cycle			0.6	100	ms %	
FL Vs	Fusing attempts per link Verify threshold4		1.4	1.5	2 1.6	cyci V	

NOTES

 These are specifications which a Programming System must satisfy in order to be qualified by Signetics

2. Bypass V<sub>CC</sub> to GND with a  $0.01\mu$ F capacitor to reduce voltage spikes.

3. Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The

recommended supply is a constant current source clamped at the specified voltage limit. 4. Vs is the sensing threshold of a gate output voltage for a programmed link. It normally constitutes the


reference voltage applied to a comparator circuit to verify a successful fusing attempt.

# 82\$102 (O.C.)/82\$103 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 28

#### LOGIC PROGRAMMING


#### TYPICAL GATE




The FPGA can be programmed by means of Logic programming equipment.

With Logic programming, the AND/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.


In this table, the logic state or action of variables I and F associated with each gate  $G_n$  is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:



#### EX-OR ARRAY - (F)



"AND" ARRAY - (I)



NOTES

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates  $G_n$ .

2. Any gate Gn will be unconditionally inhibited if any one of its (I) link pairs is left intact.

# 82\$102 (O.C.)/82\$103 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 28

#### FPGA PROGRAM TABLE (Logic)

									THIS PORTION TO BE COMPLETED BY SIGNETICS								
1									THIS PORTION TO BE COMPLETED BY SIGNETICS								
PURCHASE ORDER #								CF (XXXX)									
	SIGNETICS DEVICE #																
TOT	AL NU	MBER O	F PART	'S						1							
PRO	GRAM	TABLE	#						СОМ	MENTS	·	· ,					
									L								
F <sub>0</sub> (18)	)	-		<b>=</b>													· · · · · · · · · · · · · · · · · · ·
F <sub>1</sub> (17)	)		=	=						,,							
F <sub>2</sub> (16)	)			=													
F <sub>3</sub> (15)	)			<u> </u>				1.11.127									
F <sub>4</sub> (13)	)			=				= <del> </del>		· · · · · · · · · · · · · · · · · · ·							
F <sub>5</sub> (12)	)			=	••••			<b></b>									
F <sub>6</sub> (11)	)			=							••••						
F <sub>7</sub> (10)	)			<b>=</b>						,				<u> </u>			
F <sub>8</sub> (9)				=													
	ATE							IN	NPUT VARIABLE								
		I <sub>15</sub>	114	I <sub>13</sub>	I <sub>12</sub>	l <sub>11</sub>	I <sub>10</sub>	la	1 <sub>8</sub>	I7	l <sub>6</sub>	I <sub>5</sub>	I4	l <sub>3</sub>	l <sub>2</sub>	I <sub>1</sub>	lo
Fo		15	14	13	12		10	9		, , , , , , , , , , , , , , , , , , , ,	6	5	4	3	2	1	a
F,	16	31	30	29	28	27	26	25	24	23	22		20	10			16
F <sub>2</sub>																	
<b>F</b> <sub>3</sub>		47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
F <sub>4</sub>	48	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	46
	64	79	78	77	76	75	74	73	72	71	. 70		68	67	66	65	64
F₅	80	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	
F <sub>6</sub>	96	111	110	109	108	107	106	105	104	103	102	101	100	99	98	97	
F,	112	127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112
F <sub>8</sub>	128	143	142	141	140	139	138	137	136	135	134	133	132	131	130	129	126
P	PIN	2	2	2	2	2	2	2	2	1	2	3	4	5	6	7	8
	10.	0	1	2	3	4	5	6	7								
ABLE	NAME																
ARIV	AN																
>	•																
Activo	-High = I																
				I <sub>m</sub> = H	I <sub>m</sub> = L	Don't Care	e = -										

NOTES

1. The number in each cell in the table denotes its address for programmers with a decimal address display.

# 82\$102 (O.C.)/82\$103 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 28

#### **TWX TAPE CODING**

The FPGA Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar, fanfold, etc.), or via TWX: just dial (910) 3399283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry.

A number of Program Tables can be se-

quentially assembled on a continuous tape as follows, however limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:

24" LEADER (C/R)	(CTRL)R	MAIN   EADING	25 (C/R) MIN.	SUB HEADING (1)	25 RUBOUTS MIN.	PROGRAM TABLE DATA (1)	25 (C/R) MIN.	SUB HEADING (N)	25 RUBOUTS MIN.	PROGRAM TABLE
------------------------	---------	------------------	---------------------	-----------------------	-----------------------	---------------------------	---------------------	-----------------------	-----------------------	---------------

A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

1. Customer Name	4. Purchase Order No
2. Customer TWX No	5. Number of Program Tables
3. Date	6. Total Number of Parts

B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:

1. Signetics Device No.	4. Date
2. Program Table No	5. Customer Symbolized Part No
3. Revision	6. Number of Parts

C. Program Table data blocks in Logic format are initiated with an STX character, and terminated with an ETX character. The body of the data consists of Output Active Level and AND gates information separated by appropriate identifiers in accordance with the following sequence:

<b></b>	- START OF DATA TEXT (CONTROL A or B)		
	START OF DATA FIELD		
	GATE IDENTIFIER		
	ACTIVE LEVEL DATA (H,L)		
	START OF DATA FIELD	START OF DATA FIELD     INPUT AND OUTPUT DATA     FOR ALL GATES USED	END OF DATA TEXT (CONTROL C)
STX	G 00 * A F <sub>0</sub> * <sup>1</sup>	* G 01 * * G	10 'ETX'

Entries for the 2 Data Fields are determined in accordance with the following Table:

	INPUT	VARIABLE	OUTPUT AC	TIVE LEVEL
Ім	Тм	Don't care	Active high	Active low
Н	L	— (dash)	н	L

NOTE

Enter (---) for unused inputs of used gates.

Polarity programmed once only.
 Enter (L) for all unused outputs.

Although AND Gate data are shown entered in sequence, this is not necessary. It is possible to input only one Gate if desired. Unused Gates require no entry. ETX signalling end of Program Table may occur with less than the maximum number of AND Gates entered.

NOTES

1. Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.

2. Terms can be re-entered any number of times. The last entry for a particular P-Term will be interpreted as valid data

NOTES

3. To facilitate an orderly Teletype print out, carriage returns, line feeds, spaces, rubouts etc. may be interspersed between data groups.

4. Comments are allowed between data fields, provided that an asterisk (\*) is not used in any Heading or Comment entry.

## **Signetics**

#### MAY 1981

# 82\$104 (O.C.)/82\$105 (T.S.)

**SERIES 28** 

INTEGRATED FUSE LOGIC

#### DESCRIPTION

The 82S104 (open collector outputs) and the 82S105 (tri-state outputs) are bipolar, programmable state machines of the Mealy type. They contain logic AND-OR gate arrays with user programmable connections which control the inputs of on-chip State and Output registers. These consist respectively of 6 Qp, and 8 QF edge triggered, clocked S/R flip-flops, with an asynchronous Preset option. All flip-flops are unconditionally preset to "1" during power turn on.

The AND array combines 16 external inputs IO-15 with 6 internal inputs PO-5 fed back from the State register to form up to 48 Transition terms (AND terms). All Transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue next-state and next-output commands to their respective registers on the Low to High transition of the Clock pulse. Both True and Complement Transition terms can be generated by optional use of the internal input variable (C) from the Complement array. Also, if desired, the Preset input can be converted to Output-Enable function, as an additional user programmable option.

Both devices are available in commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S104/105, F or N, and for the military temperature range (-55°C to +125°C) specify S82S104/105, F, I, G or R.

#### **TRUTH TABLE (Output Control)**

		PUT TION	
lo	PR	Ō.E.	F <sub>N</sub>
*	н		н
+10V	L		QP
x	L		QF
*		н	H/Hi-Z
+10V		L	Qp
X		L	QF

NOTES

1. Positive Logic:

Positive Logic:  $S/R = T_0 + T_1 + T_2 + ... + T_{47}$  $T_n = C \quad (I_0 \quad I_1 \quad I_2 \dots) \quad (P_0 \quad P_1 \dots P_5)$ 2. Either Preset (active-High) or Output Enable (active-

Low) are available, but not both. The desired function is a user programmable option.

- 3. I denotes transition from Low to High level.
- 4. R = S = High is an illegal input condition.
- 5. \*= H/L/+10V
- 6. X = Don't Care (≤5.5V)


#### **FEATURES**


- Field programmable (Ni-Cr link)
- 16 input variables
- 8 output functions
- 48 transition terms
- 6-BIT state register
- 8-BIT output register
- Transition complement array
- Positive edge trigger clock
- Programmable asynchronous preset or output enable
- Power-on preset to all "1" of internal registers
- 90ns maximum I/O delay
- 650mW power dissipation (typical)
- TTL compatible
- Single +5V supply

#### **APPLICATIONS**

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator controllers
- Security locking systems

#### **BLOCK DIAGRAM**





#### TRUTH TABLE (All flip-flops)

		INPUT OPTION				STATE REGISTER	OUTPUT REGISTER	
VCC PR		PR O.E.		S R		Qp	QF	
	н		x	x	x	н	н	
	L	X	<b>↑</b>	L	L	Qp	QF	
+5V	L	X	<b>↑</b>	L	н	L	L	
	L	X	Ť	н	L	н	н	
	L	x	<b>†</b>	н	н	INDET.	INDET.	
1	x	X	х	x	x	н	н	

## **Signetics**

**BIPOLAR MEMORY DIVISION** 

**PIN DESIGNATION** 

# 82\$104 (O.C.)/82\$105 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 28

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	СК	<b>CLOCK</b> The clock input to the State and Output Registers. A Low-to-High transi- tion on this line is necessary to update the contents of both registers.	Active-High
[2-8]	I <sub>1-15</sub>	LOGIC INPUTS	Active-High
[20-27] 9	lo	The 15 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence. LOGIC/DIAGNOSTIC INPUT	Active-High
[10-13] [15-18]	F0-7	A 16th external logic input to the AND array, as above, when exercised with standard TTL levels. When I <sub>0</sub> is held at +10V, device outputs $F_{0.5}$ reflect the contents of State Register bits $P_{0.5}$ . The contents of the Output Register remain unaltered. <b>LOGIC/DIAGNOSTIC OUTPUTS</b> Eight device outputs which normally reflect the contents of Output Regis- ter bits $Q_{0.5}$ , when enabled. When I <sub>0</sub> is held at +10V, $F_{0.5} = (P_{0.5})$ , and	Active-High
19	PR/ <del>O.E.</del>	$F_{6, 7} = \text{Logic "I"}.$ PRESET OR OUTPUT ENABLE INPUT A user programmable function: • PRESET	Active-High
		Provides an asynchronous preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held High, clocking is inhibited and $F_{0-7}$ are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after Preset goes Low.	
		• <b>OUTPUT ENABLE</b> Provides an output enable function to buffers F <sub>0-7</sub> from the Output Register.	Active-Low

#### **PROGRAMMABLE VARIABLES**


The FPLS can be programmed with any clocked sequence expressed in terms of "control" variables, which are coupled to on-chip gates and flip-flops by means of programmable connections through Ni-Cr fusible links:

- (I) External control inputs for state jump conditions.
- (P) Present state, prior to clock.
- (C) Complement variable for activating and generating the complement of programmed jump conditions.

TYPICAL STATE DIAGRAM

- (T<sub>n</sub>) Transition "AND" terms including I, P.
- (N) Next state, following clock.
- (F) Next logic output, following clock.
- (P/E) Asynchronous preset, or output enable function.

#### TYPICAL STATE TRANSITION




# 82\$104 (O.C.)/82\$105 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 28

#### **FPLS LOGIC DIAGRAM**


**BIPOLAR MEMORY DIVISION** 



# 82S104 (O.C.)/82S105 (T.S.)

INTEGRATED FUSE LOGIC SERIES 28

PROGRAMMABLE CONNECTIONS ( 
Denotes fixed connection)




#### PROGRAMMING LEGEND


AND	OR	PR/O.E.	LINK	SYMBOL
			CLOSED	
			OPEN	

#### **VIRGIN DEVICE**


The FPLS is shipped with all internal links intact, so that a "dot" connection exists at all cross points in all arrays. For clarity, unprogrammed arrays are initially shown blank. The desired functional logic diagram is obtained by placing "dot" connections in used device areas where links remain intact. (Since both True and Complement input links of all AND gates are initially closed, all gates are disabled, preventing clocking. For testing purposes, clocking can occur via a factory programmed Test Array.













# 82S104 (O.C.)/82S105 (T.S.)

INTEGRATED FUSE LOGIC SERIES 28

#### **FPLS ARCHITECTURE**

The 82S104/105 Logic Sequencer is a programmable state machine of the Mealy type, in which the output is a function of the present state and the present input.

With the FPLS a user can program any logic sequence expressed as a series of jumps between stable states, triggered by a valid input condition (I) at clock time (t). All stable states are arbitrarily assigned and stored in the State Register. The logic output of the machine is also programmable, and is stored in the Output Register.

#### **CLOCKED SEQUENCE**

A synchronous logic sequence can be represented as a group of circles interconnected with arrows. The circles represent stable states, labeled with an arbitrary numerical code (binary, hex, etc.) corresponding to discrete states of a suitable register. The arrows represent state transitions, labeled with symbols denoting the jump condition and the required *change* in output. The number of states in the sequence depends on the length and complexity of the desired algorithm.

#### STATE JUMPS

The state from which a jump originates is referred as the present state (P), and the state to which a jump terminates is defined as the next state (N). A state jump always causes a change in state, but may or may not cause a change in machine output (F).

State jumps can occur only via "transition terms"  $T_n$ . These are logical AND functions of the clock (t), the present state (P), and a valid input (I). Since the clock is actually applied to the State Register,  $T_n = IeP$ . When  $T_n$  is "true", a control signal is generated and used at clock time (t) to force the contents of the State Register from (P) to (N), and to change the contents of the Output Register (if necessary). The simple state jump below, involving 2 inputs, 1 state bit, and 1 output bit, illustrates the equivalence of discrete and programmable logic implementations.

#### **FPLS LOGIC STRUCTURE**

The FPLS consists of programmable AND and OR gate arrays which control the Set and Reset inputs of a State Register, as well as monitor its output via an internal feedback path. The arrays also control an independent Output Register, added to store output commands generated during state transitions, and to hold the output constant during state sequences involving no output changes. If desired, any number of bits of the Output Register can be used to extend the width of the State Register, via external feedback.




Figure 1: Basic architecture of 82S104/105 FPLS. I, P, N, and F are multi-line paths denoting groups of binary variables programmed by the user.




Figure 2: Typical state diagram.  $I_{1-3}$  are jump conditions which must be satisfied before any transitions take place.  $F_r$  are changes in output triggered by  $I_m$ , and stored in the Output Register. State transitions  $a \rightarrow b$  and  $c \rightarrow d$  involve no output change.




Figure 3: Typical state transition between any two states of Figure 2. The arrow connecting the two states gives rise to a transition term  $T_n$ . I is the jump condition.





Figure 4: Typical state jump from state (0) to state (1), if inputs A=B="1". The jump also forces F="1", as required.

# 82S104 (O.C.)/82S105 (T.S.)

INTEGRATED FUSE LOGIC

SERIES 28



#### **INPUT BUFFERS**

16 external inputs ( $I_m$ ) and 6 internal inputs ( $P_s$ ), fed back from the state register, are combined in the AND array through two sets of True/Complement (T/C) buffers. There are a total of 22 T/C buffers, all connected to multi-input AND gates via fusible links which are initially intact.

Selective fusing of these links allows coupling either True, Complement, or Don't Care values of ( $I_m$ ) and ( $P_s$ ).




Figure 6: Typical AND gate coupled to (I) and (P) inputs. If at least one link *pair* remains intact,  $T_n$  is unconditionally forced Low.

## **Signetics**

## 82S104 (O.C.)/82S105 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 28





Figure 7: Choice of input polarity coupling to a typical AND gate. With both links open, (I) is logically Don't Care.

#### "AND" ARRAY

State jumps and output changes are triggered at clock time by valid transition terms  $T_n$ . These are logical AND functions of the present state (P) and the present input (I).

The FPLS AND array contains a total of 48 AND gates. Each gate has 45 inputs—44 connected to 22 T/C input buffers, and 1 dedicated to the Complement Array. The outputs of all AND gates are propagated through the OR array, and used at clock time (t) to force the contents of the State Register from (P) to (N). They are also used to control the Output Register, so that the FPLS 8-bit output  $F_r$  is a function of the inputs and present state.



#### **"OR" ARRAY**

In general, a clocked sequence will consist of several stable states and transitions, as determined by the complexity of the desired algorithm. All state and output changes in the state diagram imply changes in the contents of state and output registers.

Thus, each flip-flop in both registers may need to be conditionally set or reset several

times with  $T_{\rm R}$  commands. This is accomplished by selectively ORing through a programmable OR array all AND gate outputs  $T_{\rm R}$  necessary to activate the proper flip-flop control inputs.

The FPLS OR array consists of 14 pairs of OR gates, controlling the S/R inputs of 14 state and output register stages, and a single OR gate for the Complement Array. All gates have 48 inputs for connecting to all 48 AND gates.


#### **COMPLEMENT ARRAY**

The COMPLEMENT array provides an asynchronous feed back path from the OR array back to the AND array.


This structure enables the FPLS to perform both direct and complement sequential state jumps with a minimum of transition (AND) terms.

Typically direct jumps, such as  $T_1$  and  $T_2$  in Figure 11 require only a single AND gate each.

But a complement jump such as  $T_3$  generally requires many AND gates if implemented as a direct jump. However, by using the complement array, the logic requirements for this type of jump can be handled with just one more gate from the AND array.



**Signetics** 



 $\mathsf{T}_3 = \mathsf{P}_0(\overline{\mathsf{X}} \cdot \overline{\mathsf{Y}}) = \mathsf{P}_0(\overline{\mathsf{T}_1 + \mathsf{T}_2})$ 

corresponds exactly to the logic structure of the complement array.

Figure 11: (A) X and Y specify the conditional logic for direct jump transition terms  $T_1$  and  $T_2$ . The complement jump term  $T_3$  is true only when both  $T_1$  and  $T_2$  are false. (B) Note that the complementary logic expression for  $T_3$ ,  $T_1 + T_2$ ,

#### INTEGRATED FUSE LOGIC SERIES 28

MAY 1981

As indicated in Figure 12, the single complement array gate may be used for many states of the state diagram. This happens because all transition terms linked to the OR gate include the present state as a part of their conditional logic. In any particular state only those transition terms which are a function of that state are enabled; all other terms coupled to different states are disabled and do not influence the output of the complement array. As a general rule of thumb, the complement array can be used as many times as there are states.

# Signetics

 $T_3 = P_0(\overline{P_0 X + P_0 Y})$ 

 $T_3 = P_0(\overline{P_0(X + Y)})$   $T_3 = P_0(\overline{P_0} + \overline{(X + Y)})$   $T_3 = 0 + P_0(\overline{X + Y})$  $T_3 = P_0(\overline{X} \cdot \overline{Y})$ 


DIRECT


COMPLEMENT

# INTEGRATED FUSE LOGIC

MAY 1981

SERIES 28





# 82\$104 (O.C.)/82\$105 (T.S.)

INTEGRATED FUSE LOGIC SERIES 28


#### LOGIC PROGRAMMING

The FPLS can be programmed by means of Logic programming equipment.


With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly from the State Diagram using the Program Table on the following page.


In this Table, the logic state or action of control variables C, I, P, N, and F, associated with each Transition Term  $T_n$ , is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

#### "AND" ARRAY - (I), (P)




PRESET/O.E. OPTION - (P/E)







#### "OR" ARRAY - (N), (F)



"COMPLEMENT ARRAY" - (C)





#### NOTES

 This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates T<sub>n</sub>.

2. Any gate T<sub>n</sub> will be unconditionally inhibited if any one of its I or P link pairs is left intact.

 To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates T<sub>n</sub> (see flip-flop truth tables).

4. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates  $\mathsf{T}_{\mathsf{N}}$ 

#### FPLS PROGRAM TABLE (Logic)

#### **PROGRAM TABLE ENTRIES:**

Cn	lm, Pi		Ns, Fr		P/E		
GENERATE	A	I, P	н	SET	н	PRESET	н
PROPAGATE	•	Ī, P	L	RESET		O.E.	L
TRANSPARENT	_	DON'T CARE	-	NO CHANGE	-		


NOTES

- The FPLS is shipped with all links initially intact. Thus, a background of "0" for all Terms, and an "H" for the P/E option, exists in the table, shown BLANK instead for clarity.
- 2. Unused  $\rm C_n,\,I_m,\,and\,P_s$  bits are normally programmed Don't Care (—).
- 3. Unused transition and output Terms can be left blank.
- 4. Letters in variable fields are used as identifiers by logic type programmers.

82S104 (O.C.)/82S105 (T.S.)

**SERIES 28** 

INTEGRATED FUSE LOGIC



.

#### INTEGRATED FUSE LOGIC SERIES 28

# TWX TAPE CODING (LOGIC FORMAT)

The FPLS Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar, fanfold, etc.), or via TWX: just dial (910) 339-9283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry. A number of Program Tables can be sequentially assembled on a continuous tape as follows, however, limit tape length to a roll of 1.75 inch inside diameter and 4.25 inch outside diameter.

82S104 (O.C.)/82S105 (T.S.)

LEADER (C/R) U	MAIN 25 HEADING (C/R) MIN	SUB HEADING (1)	25 RUBOUTS MIN	PROGRAM TABLE DATA (1)	25 (C/R) MIN	SUB HEADING (N)	25 RUBOUTS MIN	PROGRAM TABLE DATA (N)
-------------------	---------------------------------	-----------------------	----------------------	---------------------------	--------------------	-----------------------	----------------------	------------------------

- A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:
  - Customer Name \_\_\_\_\_
     Customer TWX No. \_\_\_\_

- 4. Purchase Order No.\_\_\_
- 5. Number of Program Tables \_\_\_


5. Customer Symbolized Part No. \_\_\_\_

- 3. Date \_\_\_\_\_
- 6. Total Number of Parts \_\_\_\_

6. Number of Parts

4. Date \_\_\_\_

- B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:
  - 1. Signetics Device No. \_\_\_\_\_
  - 2. Program Table No. \_\_\_\_\_
  - 3. Revision
- C. Program Table data blocks are initiated with an STX character, and terminated with an ETX character. The body of the data consists of preset/output enable option, transition term, and output term information separated by appropriate identifiers in accordance with the following format:



# 82S104 (O.C.)/82S105 (T.S.)

INTEGRATED FUSE LOGIC SERIES 28

Intries for the Data Fields are determined in accordance with the following Table:											
COMPLEMENT VARIABLE (C)			PRESENT	PRESENT STATE (Ps)/INPUT (Im)			NEXT STATE (N <sub>S</sub> )/OUTPUT (F <sub>n</sub> )			OPTION (P/E)	
GENERATE	PROPA- GATE	TRANS- PARENT	I <sub>m</sub> , P <sub>s</sub>	Im, Ps	DON'T CARE	N <sub>s</sub> , F <sub>n</sub>	N <sub>S</sub> , F <sub>n</sub>	NO CHANGE	PRESET	OUTPUT ENABLE	
Α	•	_	н	L		н	L	_	н	L	

Although the Transition Term data are shown entered in sequence, this is not necessary. It is possible to input only one Transition Term, if desired. Unused Transition Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number of Transition Terms entered.

NOTES

1. Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.

- 3. To facilitate an orderly Teletype printout, carriage returns, line feeds, spaces, rubouts, etc., may be interspersed between data groups.
- 2. T-terms can be re-entered any number of times. The last entry for a particular T-term will be interrupted as valid data.
- Comments are allowed between data fields provided that an asterisk (\*) is not used in any Heading or Comment entry.

# 82\$104 (O.C.)/82\$105 (T.S.)

INTEGRATED FUSE LOGIC SERIES 28

### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RA	ГING	
	PARAMETER	Min	Max	UNIT
Vcc	Supply voltage		+7	Vdc
VIN	Input voltage		+5.5	Vdc
VOUT	Output voltage		+5.5	Vdc
IIN	Input currents	-30	+30	mA
IOUT	Output currents		+100	mA
	Temperature range		1	°C
Τ <sub>Α</sub>	Operating		i	
	N82S104/105	0	+75	
	S82S104/105	-55	+ 125	
TSTG	Storage	-65	+150	

THERMAL RATINGS										
TEMPERATURE	MILI- TARY	COM- Mer- Cial								
Maximum										
junction	175°C	150°C								
Maximum										
ambient	125°C	75°C								
Allowable thermai										
rise ambient										
to junction	50°C	75°C								

#### 

	<u>, , , , , , , , , , , , , , , , , , , </u>		NE	32S104/	105	SE	2S104/	105	
	PARAMETER	TEST CONDITIONS	Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	דואט
	Input voltage <sup>3</sup>								V
VIH	High	V <sub>CC</sub> = Max	2			2			
VIL	Low	V <sub>CC</sub> = Min			0.85			0.8	
VIC	Clamp <sup>3,4</sup>	$V_{CC} = Min, I_{IN} = -18mA$		-0.8	-1.2		-0.8	-1.2	
	Output voltage	V <sub>CC</sub> = Min							v
VOH	High (82S105) <sup>3,5</sup>	$I_{OH} = -2mA$	2.4			2.4			
VOL	Low <sup>3,6</sup>	I <sub>OL</sub> = 9.6mA		0.35	0.45		0.35	0.50	
	Input current								μA
Чн	High	V <sub>IN</sub> = 5.5V		<1	25		<1	50	1
hL.	Low	$V_{IN} = 0.45V$		-10	-100		-10	-150	
ΙL	Low (CK input)	$V_{IN} = 0.45V$		-50	-250		-50	-350	
	Output current	V <sub>CC</sub> = Max							
OLK	Leakage <sup>7</sup>	V <sub>OUT</sub> = 5.5V		1	40		1	60	μA
O(OFF)	Hi-Z state (82S105) <sup>7</sup>	V <sub>OUT</sub> = 5.5V		1	40		1	60	μA
		V <sub>OUT</sub> = 0.45V		-1	-40		-1	-60	
los	Short circuit (82S105) <sup>4,8</sup>	V <sub>OUT</sub> = 0V	-20		-70	-15		-85	mA
ICC	V <sub>CC</sub> supply current <sup>9</sup>	V <sub>CC</sub> = Max		120	180		120	185	mA
	Capacitance <sup>7</sup>	V <sub>CC</sub> = 5.0V							pF
CIN	Input	V <sub>IN</sub> = 2.0V	1	8			8		
COUT	Output	$V_{OUT} = 2.0V$		10			10		

NOTES

 Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation of the device specifications is not implied.

2. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

3. All voltage values are with respect to network ground terminal.

4. Test one at a time.

5. Measured with V<sub>IL</sub> applied to  $\overline{\text{O.E.}}$  and a logic high stored, or with V<sub>IH</sub> applied to PR.

6. Measured with a programmed logic condition for which the output is at a low logic level,

and V<sub>IL</sub> applied to PR/ $\overline{O.E.}$  Output sink current is supplied thru a resistor to V<sub>CC</sub>. 7. Measured with V<sub>IH</sub> applied to PR/ $\overline{O.E.}$ .

8. Duration of short circuit should not exceed 1 second.

9. I<sub>CC</sub> is measured with the PR/O.E. input grounded, all other inputs at 4.5V and the outputs open.

### 82\$104 (O.C.)/82\$105 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 28

### AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$ , $R_2 = 1k\Omega$ , $C_L = 30pF$

# $\begin{array}{l} H_1 = 470 \mathcal{U}, \ H_2 = 1 \text{KU}, \ C_L = 30 \text{PF} \\ N82S104/105: \ 0^\circ\text{C} \leq T_\text{A} \leq +75^\circ\text{C}, \ 4.75\text{V} \leq \text{V}_{\text{CC}} \leq 5.25\text{V} \\ S82S104/105: \ -55^\circ\text{C} \leq T_\text{A} \leq +125^\circ\text{C}, \ 4.5\text{V} \leq \text{V}_{\text{CC}} \leq 5.5\text{V} \\ \end{array}$

				N	32S104/	105	SE	32S104/	105	
	PARAMETER	то	FROM	Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	UNI
	Pulse width						T –			ns
тскн	Clock <sup>3</sup> high	CK-	СК+	30	15		40	15		
TCKL	Clock low	CK+	СК-	30	15		40	15		
TCKP	Period (w/o c-array)	CK+	СК+	90	65		120	65		
TPRH	Preset pulse	PR+	PR-	25	15		40	15		
	Set up time							1		ns
TIS1	Input	CK+	Input ±	60	40		80	40		1
TIS2	Input (through	CK+	Input ±	90	70		120	70		
	Complement array) <sup>4</sup>						5			
Tvs	Power-on preset	CK-	Vcc+	0	-10		5	10		Í
TPRS	Preset	CK-	PR-	0	-10		5	-10		
	Hold time									ns
т <sub>IH</sub>	Input	Input ±	СК+		-10	5		-10	10	
	Propagation delay									ns
тско	Clock	Output ±	СК+		25	30		25	40	
TOE	Output enable	Output-	0.E		20	30		20	40	
TOD	Output disable	Output+	0.E.+		20	30		20	40	
TPR	Preset	Output+	PR+		25	35	1	25	45	
TPPR	Power-on preset	Output+	Vcc+		0	10		0	20	


NOTE

1. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .


2. Diagnostic mode only.

3. To prevent spurious clocking, clock rise time (10%-90%)  $\leq$  10ns.

4. When using the Complement Array,  $T_{CKP}$  = 120ns (min).




#### **VOLTAGE WAVEFORM**





# INTEGRATED FUSE LOGIC

SERIES 28

### **TIMING DIAGRAMS**








**Signetics** 

### TIMING DIAGRAMS (Cont'd)



#### TIMING DEFINITIONS

TCKH Width of input clock pulse.

- T<sub>CKL</sub> Interval between clock pulses.
- TCKP Clock period.
- TIS1 Required delay between beginning of valid Input and positive transition TVS of clock.
- T<sub>IS2</sub> Required delay between beginning of valid Input and positive transition of clock, when using optional Complement Array (two passes necessary through the AND array).

Required delay between V<sub>CC</sub> (after power-on) and negative transition of

### 82\$104 (O.C.)/82\$105 (T.S.)

INTEGRATED FUSE LOGIC SERIES 28

- clock preceding first reliable clock pulse.
- TPRS Required delay between negative transition of asynchronous Preset and negative transition of clock preceding first reliable clock pulse.
- T<sub>IH</sub> Required delay between positive transition of clock and end of valid Input data.
- T<sub>CKO</sub> Delay between positive transition of clock and when Outputs become valid (with PR/O.E. low).
- TOE Delay between beginning of Output Enable Low and when Outputs become valid.
- T<sub>OD</sub> Delay between beginning of Output Enable High and when Outputs are in the off state.
- TSRE Delay between input I<sub>O</sub> transition to Diagnostic mode and when the Outputs reflect the contents of the State Register.

T<sub>SRD</sub> Delay between input I<sub>0</sub> transition to Logic mode and when the Outputs reflect the contents of the Output Register.

- TPR Delay between positive transition of Preset and when Outputs become valid at "1".
- TPPR Delay between V<sub>CC</sub> (after poweron) and when Outputs become preset at "1".
- TPRH Width of preset input pulse.

# 82\$104 (O.C.)/82\$105 (T.S.)

#### **INTEGRATED FUSE LOGIC SERIES 28**

to VCKP. Following still another to delay pulse I15 to VIL for a duration of tp. tD later return CK to  $V_{CKV}$  and then t<sub>D</sub> after that return I14 to VIL.

#### 3. VERIFY CYCLE:

After a to delay lower I15 to VIL for a duration of ty. At the end of ty Fo should indicate a level of VOH; a level of VOL indicates an unsuccessful fusing attempt.

4. NEXT VARIABLE SELECT (C,Ns,Fn) (SAME TERM (Tn)):

lect (C,Ns,Fn) address to I7-13, then continue with step 2.

5. NEXT VARIABLE SELECT (C,Ns,Fn) (DIFFERENT TERM (Tn)):

After to delay apply the next variable select (C,Ns,Fn) and term (Tn) addresses to respectively I7-13 and IO-5, then continue to step 2.

### **PROGRAM CYCLE POWER DOWN**

When programming of the device is complete, after to delay set I15 to VIH, I14 to VIL and CK to VCKV. After another tD delay reduce V<sub>CC</sub> to 0V.

#### VIRGIN STATE1,2,3

A factory shipped virgin device contains all fusible links intact, such that:

- 1. PR/OE option is set to PR.
- 2. All Tn terms are disabled.
- 4. All S/R flip-flop inputs are disabled.
- 5. Test array is programmed with standard test pattern.

#### RECOMMENDED PROGRAMMING PROCEDURE

To program the AND, OR, and Complement arrays in addition to the PR/OE option the following procedure should be followed. To maximize recovery from programming errors, leave all links in unused device areas intact.

#### SET-UP

Terminate all device outputs with a  $10k\Omega$  resistor to V<sub>CC</sub>. Set GND (pin 14) to 0V.

#### PROGRAM PR/OE OPTION

- 1. With PR/OE (pin 19) at GND, raise V<sub>CC</sub> to VCCP.
- 2. After t<sub>D</sub> delay pulse PR/ $\overline{\text{OE}}$  to Vix for a duration of tp.
- 3. to delay after PR/OE has returned to GND, lower V<sub>CC</sub> to V<sub>CCV</sub> or GND.

### VERIFY PR/OE OPTION

- 1. With PR/ $\overline{OE}$  at GND, set V<sub>CC</sub> to V<sub>CCV</sub>.
- 2. After a delay of to raise PR/OE to Vix for a minimum duration of T<sub>RS</sub>.
- 3. Return PR/OE to GND with a fall time less than T<sub>f</sub>.
- 4. After t<sub>D</sub> delay, pulse PR/ $\overline{OE}$  to V<sub>IH</sub> for a minimum duration of Tps.
- 5. After to delay, Fo (pin 18) indicates VOH if the PR option is selected and  $V_{OL}$  if the OE option is programmed.

#### NOTES

- 1. All outputs will be at "1", as preset by initial power-up procedure.
- 2. Device can be clocked via test array function.
- 3. Test array function MUST be deleted before incorporat
  - ing user program.

#### **PROGRAM-VERIFY "AND" ARRAY** 1. SET-UP:

With V<sub>CC</sub> at GND and CK at V<sub>CKV</sub>, select the fuse to be programmed by applying TTL voltage levels to input sets IO-5 and I7-13 in accordance with the binary address map on page 21. Also set I15 =  $V_{IH}$ , and  $I_{14} = V_{IL}$ . After t<sub>D</sub> delay raise VCC to VCCP.

#### 2. PROGRAM CYCLE:

After a delay of tD raise I14 to VIH. Proceed after another to delay to raise CK to VCKP. Following still another to delay, pulse I15 to VIL for a duration of tp. tD later return CK to VCKV, and then tD after that return I14 to VIL.

#### 3. VERIFY CYCLE:

After a to delay lower I15 to VIL for a duration of ty. At the end of ty, Fo should indicate a level of VOH; a level of VOL indicates an unsuccessful fusing attempt.

4. NEXT VARIABLE SELECT (C,Im,Ps) (SAME TERM Tn):

After to delay, apply the next variable select (C,Im,Ps) address to I7-13, then continue with step 2.

5. NEXT VARIABLE SELECT (C,Im,Ps) (DIFFERENT TERM Tn):

After to, delay apply the next variable select (C,Im,Ps) and term (Tn) addresses to respectively I7-13 and I0-5, then continue to step 2.

### **PROGRAM-VERIFY "OR" ARRAY**

1. SET-UP:

With V<sub>CC</sub> at GND and CK at V<sub>CKV</sub>, select the fuse to be programmed by applying TTL voltage levels to input sets IO-5 and I7-13 in accordance with the binary address map on page 21. Also set  $I_{14}$  = VIL, and I15 = VIH. After tD delay raise VCC to VCCP.

### 2. PROGRAM CYCLE:

After a delay of tD raise I14 to VIH. Proceed after another to delay to raise CK

# After to delay apply the next variable se-

# 82S104 (O.C.)/82S105 (T.S.)

INTEGRATED FUSE LOGIC **SERIES 28** 

### **PROGRAM CYCLE ROW/COLUMN FUSE ADDRESSING** VARIABLE SELECT Table<sup>1</sup>

-	)W )DRESS	SELECT			OW DDRESS	SELECTED			COL HEX AD	-	SELECTED
113 112 111	1 <sub>10</sub> 19 18 17	VARIAB	BLE	113 112 111	<sub>10</sub>  9  8  7	VARIABLE			I <sub>5</sub> I <sub>4</sub>	l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	TRANSITION TERM
0	0		SET	4	0		lo	Γ	0	0	0
0	1			- 4	1				0	1	1
		-		- 4	2		4		0	2	2
0	2 3			4	3		4 4		0	3	3
U	3		RESE	T 4	4		I2		0	4	4
0	4	-	SET	4	5		T <sub>2</sub>		0	5	5
0	5	ļ		4	6	I	13		0 0	6 7	6 7
		-		- 4	7		$\frac{I_3}{I_3}$		0	8	8
0	6			4	8				0	9	9
• 0	7		RESE		9		$\left  \begin{array}{c} \mathbf{I}_4 \\ \overline{\mathbf{I}}_4 \end{array} \right $		0	Ă	10
0	8	ľ	SET	4	A				õ	В	11
0	9		N₄	- ⊿	В	AND	$\frac{I_5}{I_5}$		0	Ċ	12
			RESE	T 4	с	Array	I <sub>6</sub>		0	D	13
0	A		SE1	4	D		$\frac{16}{1_6}$		0	E	14
0	В	I		-					0	F	15
		Array		- *	E		$\left  \begin{array}{c} \frac{\mathbf{I}_7}{\mathbf{I}_7} \right $		1	0	16
0	C D				1				1	1	17
U	U			T 5	0				1	2	18
0	E		SET				Ī <sub>8</sub>	ĺ	1	3	19
0	F	ļ	F1	- 5	2		<u>l</u> 9		1	4	20
			RESE	T 5	3		T <sub>9</sub>		1	5	21
1	0		SET		4				1	6	22
1	1			5	5		T <sub>10</sub>		1	7	23
1	2		SET	5	6		<u>L</u> 11		1	8	24
	3		F3 ——	°	7		T <sub>11</sub>		1	9	25
	Ŭ		RESE	T 5	8		I <sub>12</sub>		1	A	26
1	4		SET	5	9		T <sub>12</sub>		1	B	27
1	5			т 5	A		I <sub>13</sub>		1	C	28
				- 5	В		T <sub>13</sub>		1	D E	29 30
1	6 7			5	С		I <sub>14</sub>		1	F	30
'			RESE	T 5	D		T <sub>14</sub>		2	0	31
1	8		SET	5	E		I <sub>15</sub>	[	2	1	33
1	9		F6├──	- 5	F		T <sub>15</sub>		2	2	34
			RESE	6	0		Po		2	3	35
1	A		E-SEI	6	1		P <sub>0</sub>		2	4	36
1	В		RESE	т 6	2				2	5	37
1	с	Complemen		6	3		P <sub>1</sub> P <sub>1</sub>		2	6	38
		Array	"   C	6	4	{	P <sub>2</sub>		2	7	39
				- 6	5		$\frac{\Gamma_2}{P_2}$		2	8	40
1	D			6					2	9	41
		Empty Ad	dress	6	6 7		P <sub>3</sub> P <sub>3</sub>		2	Α	42
		Spac							2	В	43
		-		6 6	8		$\left  \begin{array}{c} \mathbf{P}_4 \\ \overline{\mathbf{P}}_4 \end{array} \right $		2	С	44
		1			ļ				2	D	45
				6 6	A B		$\left  \begin{array}{c} \mathbf{P}_5\\ \overline{\mathbf{P}}_5 \end{array} \right $		2	E	46
									2	F	47
	<u>+</u>			6	C	Complement	T		3	0	48
3	F			<u> </u>	1	Array		L	3	1	49

#### **TRANSITION TERM SELECT Table<sup>2</sup>**

NOTES

A row address identifies a particular variable coupled to all transition terms.
 With a variable selected by the row address the column address further selects a

coupling fuse for each term.



# 82\$104 (O.C.)/82\$105 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 28

### **PROGRAMMING SYSTEM SPECIFICATIONS**<sup>1</sup> ( $T_A = +25^{\circ}C$ )

				LIMITS		
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT
VCCP	V <sub>CC</sub> supply (program)	I <sub>CCP</sub> = 550mA min	8.25	8.5	8.75	v
VCCV	V <sub>CC</sub> supply (verify)	Transient or steady state	4.75	5.0	5.25	v
ICCP	I <sub>CC</sub> limit program	$V_{CCP} = +8.50 \pm .25V$	550		1,000	mA
	Input voltage					v
VIH	High		2.4		5.5	
VIL	Low		0	0.4	0.8	
	Input Current					μA
Чн	High	V <sub>IH</sub> = +5.5V			50	
ΨĽ	Low	V <sub>IL</sub> = OV			-500	
VIX	O.E. program enable level		9.5	10	10.5	v
lix	O.E. program input current	$V_{IX} = +10V$			10	mA
VCKP	CK supply (program) <sup>3</sup>	$I_{CKP} = 300 \pm 25 mA$	16.0	17.0	18.0	v
v		Transient or steady state				
VCKV	CK supply (idle)	I <sub>CKV</sub> = 1mA max	1.25	1.5	1.75	v
CKP	CK supply current limit	$V_{CKP} = +17 \pm 1V$	275	300	325	mA
ty	Verify time		1		ĺ	μs
TRS	Reset pulse width		1 1			μ8
TPS	Preset pulse width		1			μ8
tp	Programming pulse width		0.3	0.4	0.5	ms
ťD	Pulse sequence delay		10			μs
т <sub>R</sub>	CK Pulse rise time	10% to 90%	10		50	μs
Трув	Program-Verify time per link			0.6		ms
PDC	Programming duty cycle				100	%
FL	Fusing attempts per link			)	2	cycle
٧s	Verify threshold <sup>4</sup>		1.4	1.5	1.6	l v

NOTES


1. These are specifications which a Programming System must satisfy in order to be qualified by Signetics.

2. Bypass  $V_{CC}$  to GND with a 0.01 $\mu$ f capacitor to reduce voltage spikes.

 Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.

4. V<sub>S</sub> is the sensing threshold of the FPLS output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

### PR/O.E. OPTION PROGRAM-VERIFY SEQUENCE




### **Signetics**


# 82S104 (O.C.)/82S105 (T.S.)

INTEGRATED FUSE LOGIC SERIES 28

### "OR" ARRAY PROGRAM-VERIFY SEQUENCE (TYPICAL)



"AND" ARRAY PROGRAM-VERIFY SEQUENCE (TYPICAL)




NOTE

1. (P) and (N) represent respectively a programmed and non-programmed fuse, corresponding to logic "1" or "0" output voltage levels.

### **TEST ARRAY**

# 82S104 (O.C.)/82S105 (T.S.)

INTEGRATED FUSE LOGIC **SERIES 28** 



#### **TEST ARRAY PROGRAM (LOGIC)**

								T	RAN	ISIT	ON	TER	M															
							IN	PUT	VAF	IAB	LE (	lm)						PF	ESE	NT	STA	TE (	Ps)	]		NEX	T S1	A
NO.	c	1	1	1	1	1	1						_															
		5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0		5	4	3	Γ
48	A	н	н	н	н	н	н	н	н	н	н	H	н	н	н	н	н	н	н	н	н	н	н	]	L	L	L	
49	•	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		н	н	н	lı

OPTION (P/E)											Н		
_	OUTPUT TERM												
NEXT STATE (Ns) OUTPUT FUNCTION (Fn)													
								、 · ·	÷			<u>~</u> .	•
5	4	3	2	1	0	7	6	5	4	3	2	1	0
L	L	L	L	L	L	L	L	L	L	L	L	L	L
н	н	н	н	н	н	Н	н	н	н	н	н	н	н

#### +51 4.75V Vcc ov TCKL VIH 1.5V 1.80 CK 1.6V TiS1 Тин - TIS2-Тін 🛶 1.5V 1.5V 1.5V 1.5 ٧iL Тррр тско тско з٧ 1.5V Fo-; 1.5 1.5V ov HIGH STATE REGISTER LOW

#### **TEST CIRCUIT TIMING DIAGRAM**

**TEST ARRAY DELETED (LOGIC)** 

Both terms 48 and 49 must be deleted during user programming to

avoid interfering with the desired logic function. This is accomplished

automatically by any Signetics'

qualified programming equipment.

2317	ARRA						GIC	•)																				C	PTI	ON (	(P/E	)				
	TRANSITION TERM																	OU.	TPU	T TE	RM															
							IN	PUT	VAF	IAB	LE (	lm)						PR	ESE	INT	STA	TE (	Ps)	N	IEX1	T ST	ATE	(Ns	)		OUT	PUT	FU	NCT	ION	(Fn)
NO.	С	1	1	1	1	1	1	L_			_																									
		5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1
48	-	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н	н		-	-	-	_	_	-	_	_	-	-	_	-1
49		L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	_	-	_	_	-	_	-	-	_	-		-	_

### MAY 1981

#### MAY 1981

#### DESCRIPTION

The 82S106 (Open collector outputs) and 82S107 (3-state outputs) are bipolar Programmable ROM Patches organized as 48 words by 8 bits, addressed via a 16 bit programmable address comparator. Each word can be assigned a unique address code,  $P_n$ , within a 64K (216) address range by programming the comparator inputs High, Low, or Don't care via True/Complement input buffers.

The contents of each word are also programmable, and are enabled to the active-High Patch outputs only when a programmed address is detected, which causes the Flag output to go Low. For all unprogrammed addresses, the device outputs remain High (82S106) or Hi-Z (82S107) while the Flag output remains High. The Flag is open collector to allow wire-ANDing for expansion to more than 48 patch words.

The 82S106 and 82S107 are fully TTL compatible and can be programmed in the field by following the fusing procedure outlined in this data sheet, or by means of commercially available equipment.

Both devices are available in commercial and military temperature ranges. For the commercial range (0°C to +75°C) specify N82S106/107, F or N, and for the military temperature range (-55°C to +125°C) specify S82S106/107, F, G, or R.

#### **FEATURES**

- Field programmable (Ni-Cr link)
- Address Inputs: 16
- Data Outputs: 8
- Patch Words: 48
- Address access time: S82S106/107—100ns Max N82S106/107—70ns Max
- Power dissipation: 600mW typ
  Input loading:
  - S82S106/107: −150µA Max N82S106/107: −100µA Max
- Open collector Flag
  Output option: 82S106: Open collector
- 82S107: 3-state • Output disabled state 3-state—Hi-Z
- Open collector—Hi


### APPLICATIONS

- ROM data modifications
- Memory address trap
- Digital filter
- Interrupt request/vector generator
- Data security encoder

# 82S106 (O.C.)/82S107 (T.S.)

INTEGRATED FUSE LOGIC SERIES 28


### **PIN CONFIGURATION**



### TRUTH TABLE

?	Flag	F	)-7
$A_N = P_N$	riay	82S106	82S107
NO	1	1	Hi-Z
YES	0	Store	d Data


### LOGIC DIAGRAM



# 82S106 (O.C.)/82S107 (T.S.)

# INTEGRATED FUSE LOGIC SERIES 28

### **FPRP LOGIC DIAGRAM**



# 82\$106 (O.C.)/82\$107 (T.S.)

INTEGRATED FUSE LOGIC **SERIES 28** 

### **ABSOLUTE MAXIMUM RATINGS1**

PARAMETER	RA	TING	UNIT
	Min	Max	UNIT
Vcc       Supply voltage         ViN       Input voltage         Vout       Output voltage         In       Input currents         Iout       Output currents         Temperature range       TA         Operating       N82S106/107	-30	+7 +5.5 +5.5 +30 +100 +75	Vdc Vdc Wdc mA mA °C
S82S106/107 T <sub>STG</sub> Storage	-55 -65	+125 +150	

### **THERMAL RATINGS**

TEMPERATURE	MILI- TARY	COM- MER- CIAL
Maximum		
junction Maximum	175°C	150°C
ambient Allowable thermal	125°C	75° C
rise ambient to junction	50° C	75° C

#### $\label{eq:constraint} \textbf{DC ELECTRICAL CHARACTERISTICS} \quad \text{N82S106/107: } 0^\circ \leq \text{T}_{\text{A}} \leq +75^\circ\text{C}, \ 4.75\text{V} \leq \text{V}_{\text{CC}} \leq 5.25\text{V}$ S82S106/107: -55°C $\leq T_{A} \leq +125^{\circ}C, \ 4.5V \leq V_{CC} \leq 5.5V$

			N	1825106/1	07	s	82S106/1	07	
	PARAMETER	TEST CONDITIONS	Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	UNIT
ViH Vi∟ ViC	Input voltage <sup>2</sup> High Low Clamp <sup>2,3</sup>	$V_{CC} = Max$ $V_{CC} = Min$ $V_{CC} = Min, I_{IN} = -18mA$	2	-0.8	0.85 -1.2	2	-0.8	0.8 -1.2	V
Voh Vol Vol	Output voltage High (82S107) <sup>2,4</sup> Low <sup>2,5</sup> (F <sub>0-7</sub> ) Low <sup>2,5</sup> (Flag)	$V_{CC} = Min$ $I_{OH} = -2mA$ $I_{OL} = 9.6mA$ $I_{OL} = 4.8mA$	2.4	0.35 0.35	0.45 0.45	2.4	0.35 0.35	0.50 0.50	V
lin lic	Input current High Low	V <sub>IN</sub> = 5.5V V <sub>IN</sub> = 0.45V		<1 -10	25 -100		<1 -10	50 -150	μΑ
Iolk Io(off) Ios	Output current Leakage <sup>7</sup> Hi-Z state (82S107) <sup>6</sup> Short circuit (82S107) <sup>3,7</sup>	$V_{CC} = Max$ $V_{OUT} = 5.5V$ $V_{OUT} = 5.5V$ $V_{OUT} = 0.45V$ $V_{OUT} = 0V$	-20	1 1 -1	40 40 -40 -70	-15	1 1 -1	60 60 -60 -85	μΑ μΑ mA
Icc	V <sub>CC</sub> supply current <sup>8</sup>	V <sub>CC</sub> = Max		120	170		120	180	mA
C <sub>IN</sub> Cout	Capacitance <sup>6</sup> Input Output	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		8 17			8 17		pF

### $\label{eq:rescaled} \textbf{AC ELECTRICAL CHARACTERISTICS} \quad \textbf{R}_1 = 470 \Omega, \ \textbf{R}_2 = 1 \textbf{k} \Omega, \ \textbf{C}_L = 30 \textbf{pF}$

### N82S106/107: 0°C $\leq$ TA $\leq$ +75°C, 4.75V $\leq$ V\_{CC} $\leq$ 5.25V S82S106/107: -55° C $\leq$ T\_A $\leq$ +125° C, 4.5V $\leq$ V\_{CC} $\leq$ 5.5V

				1	1825106/1	07	S	825106/1	07	UNIT
	PARAMETER	то	FROM	Min	Тур	Max	Min	Тур	Max	
Tia Tfl		Output Flag	Input Input		45 40	70 55		100 40	100 80	ns

NOTES on following page.

MAY 1981


# 82\$106 (O.C.)/82\$107 (T.S.)

# INTEGRATED FUSE LOGIC SERIES 28


#### NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation of the device specification is not implied.
- 2. All typical values are at  $V_{CC}=5V,\,T_A=25^\circ C.$
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at the time

### TEST LOAD CIRCUIT



### TIMING DIAGRAM



### **TIMING DEFINITIONS**

- T<sub>IA</sub> Delay between latest Address variable change and when Data Output becomes stable.
- T<sub>FL</sub> Delay between latest Address variable change and when Flag output becomes stable.

#### **VIRGIN DEVICE**

The 82S106/107 are shipped in an unprogrammed state, characterized by:

- All internal Ni-Cr links are intact.
   Each comparator address (P-term) contains both true and complement values
- of every input variable I<sub>m</sub> (P-terms always logically "false").
- 3. The storage Matrix contains all "1".

- 4. The polarity of each output is set to active high.
- 5. All outputs are at a low logic level.

### RECOMMENDED PROGRAMMING PROCEDURE

To program up to 48 address-data pair locations, follow the program/verify procedures outlined below. To maximize recovery from programming errors, leave all links corresponding to unused address-data pairs intact.

#### SET-UP

Terminate all device outputs with a 10K resistor to +5V. Set GND (pin 14) to 0V.

### **VOLTAGE WAVEFORM**

5. Measured with the Patch enabled  $\left(A_{N}=P_{N}\right)$  and a logic high stored.


a resistor to Vcc.

7. Measured with the Patch disabled  $(A_N \neq P_N)$ .

B. Duration of short circuit should not exceed 1 second.
 I<sub>CC</sub> is measured with all inputs at 4.5V and the outputs open.

6. Measured with a programmed logic condition for which the output under test is at a

low logic level when the Patch is enabled (A<sub>N</sub> = P<sub>N</sub>). Output sink current is applied thru



### INTEGRATED FUSE LOGIC

### ADDRESS COMPARATOR Program Pn Address

Program one input at the time and one Pterm at the time. Unused comparator inputs must be programmed as Don't Care for all programmed P-terms.

- Set FE (pin 1) to V<sub>FEL</sub>, and V<sub>CC</sub> (pin 28) to V<sub>CCP</sub>.
- 2. Disable all device outputs by setting  $\overline{Flag}$  (pin 19) to V<sub>IH</sub>.
- Disable all comparator inputs by applying V<sub>IX</sub> to inputs I<sub>0</sub> through I<sub>15</sub>.
- 4. Address the P-term to be programmed (No. 0 through 47) by forcing the corresponding binary code on outputs  $F_0$  through  $F_5$  with  $F_0$  as LSB. Use standard TTL logic levels V<sub>OHF</sub> and V<sub>OLF</sub>.
- 5a. If the P-term contains neither  $I_0$  nor  $\overline{I_0}$ (input is a Don't Care), fuse both  $I_0$  and  $\overline{I_0}$  links by executing both steps 5b and 5c, before continuing with step 7.
- 5b. If the P-term contains  $I_0$ , set to fuse the  $\overline{I_0}$  link by lowering the input voltage at  $I_0$  from V<sub>IX</sub> to V<sub>IH</sub>. Execute step 6.
- 5c. If the P-term contains  $\overline{I_0}$ , set to fuse the  $I_0$  link by lowering the input voltage at  $I_0$  from V<sub>IX</sub> to V<sub>IL</sub>. Execute step 6.
- 6a. After t<sub>D</sub> delay, raise FE from V<sub>FEL</sub> to V<sub>FEH</sub>.
- 6b. After t<sub>D</sub> delay, pulse the  $\overline{Flag}$  input from V<sub>IH</sub> to V<sub>IX</sub> for a period t<sub>p</sub>.
- 6c. After t<sub>D</sub> delay, return FE input to V<sub>FEL</sub>.7. Disable programmed input by return-
- ing I<sub>0</sub> to V<sub>IX</sub>.
  8. Repeat steps 5 through 7 for all other input variables.
- 9. Repeat steps 4 through 8 for all other P-terms.
- 10. Remove  $V_{IX}$  from all input variables.

#### VERIFY Pn ADDRESS

- 1. Set FE to VFEL, and VCC to VCCP.
- 2. Enable  $F_7$  output by setting Flag to  $V_{IX}$ .
- 3. Disable all comparator inputs by applying V<sub>IX</sub> to inputs I<sub>0</sub> through I<sub>15</sub>.
- 4. Address the P-term to be verified (No. 0 through 47) by forcing the corresponding binary code on outputs  $F_0$  through  $F_5$ .

- 5. Interrogate Input I<sub>0</sub> as follows:
  - A. Lower the input voltage at I<sub>0</sub> from V<sub>IX</sub> to V<sub>IH</sub>, and sense the logic state of output F<sub>7</sub>.
  - B. Lower the input voltage at I<sub>0</sub> from V<sub>IH</sub> to V<sub>IL</sub>, and sense the logic state output F<sub>7</sub>.

The state of  $I_0$  contained in the P-term is determined in accordance with the following truth table:

10	F7	COMPARATOR INPUT STATE CONTAINED IN P-TERM
0 1	1 0	Īo
0 1	0 1	lo
0 1	1 1	Don't Care
0 1	0 0	(10), (10)

Note that 2 tests are required to uniquely determine the state of the input contained in the P-term.

- 6. Disable verified input by returning  $I_0$  to  $V_{IX}$ .
- 7. Repeat steps 5 and 6 for all other input variables.
- Repeat steps 4 through 7 for all other Pterms.
- 9. Remove VIX from all comparator inputs.

### **STORAGE MATRIX**

### **Program Output Data**

Program one output at the time for one P-term at the time.

- 1. Set FE to VFEL.
- 2. Disable the chip by setting  $\overline{Flag}$  to V<sub>IH</sub>. 3. After t<sub>D</sub> delay, set V<sub>CC</sub> to V<sub>CCS</sub>, and
- inputs I<sub>6</sub> through I<sub>15</sub> to V<sub>IH</sub>, V<sub>IL</sub>, or V<sub>IX</sub>.
- 4. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to comparator inputs  $I_0$  through  $I_5$ , with  $I_0$  as LSB.

#### INTEGRATED FUSE LOGIC SERIES 28

 To program a logic "0" at output F<sub>0</sub>, force F<sub>0</sub> to V<sub>OPF</sub>.

82S106 (O.C.)/82S107 (T.S.)

- 6a. After  $t_D$  delay, raise FE (pin 1) from VFEL to VFEH.
- 6b. After t<sub>D</sub> delay, pulse the  $\overline{Flag}$  input from V<sub>IH</sub> to V<sub>IX</sub> for a period t<sub>p</sub>.
- 6c. After t<sub>D</sub> delay, return FE input to VFEL.
- After t<sub>D</sub> delay, remove V<sub>OPF</sub> from output F<sub>0</sub>.
- 7. Repeat steps 5 and 6 for all other output functions.
- 8. Repeat steps 4 through 7 for all other P-terms.
- 9. Remove V<sub>CCS</sub> from V<sub>CC</sub>.

#### Verify Output Data

- 1. Set FE to VFEL.
- 2. Disable the chip by setting  $\overline{Flag}$  to V<sub>IH</sub>.
- 3. After t\_D delay, set V\_CC to V\_CCS, and inputs  $I_0$  through  $I_{15}$  to V\_IH, VIL, or VIX.
- 4. Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to comparator inputs  $I_0$  through  $I_5$ .
- 5. After t<sub>D</sub> delay, enable the chip by setting  $\overline{Flag}$  to  $V_{\text{IL}}.$
- 6. To determine the status of each output link in the Storage Matrix, sense the state of outputs  $F_0$  through  $F_7$ . The status of the link is given by the following truth table:


Fp	LINK
0	Fused
1	Present

- 7. Repeat steps 4 through 6 for all other P-terms.
- 8. Remove Vccs from Vcc.


# 82S106 (O.C.)/82S107 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 28

### ADDRESS COMPARATOR PROGRAM-VERIFY SEQUENCE (TYPICAL)



### STORAGE MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



# 82S106 (O.C.)/82S107 (T.S.)

INTEGRATED FUSE LOGIC SERIES 28

### **PROGRAMMING SYSTEM SPECIFICATIONS**<sup>1</sup> ( $T_A = +25^{\circ}C$ )

				LIMITS						
	PARAMETER	TEST CONDITIONS	Min	Тур	Max					
Vccs	V <sub>CC</sub> supply (program/verify Storage Matrix) <sup>2</sup>	I <sub>CCS</sub> = 550mA, min. Transient or steady state	8.25	8.5	8.75	v				
lccs	Icc limit	$V_{CCS} = +8.50 \pm .25V$	550		1,000	mA				
	Input voltage					V				
VIH	High		2.4		5.5					
VIL	Low		0	0.4	0.8	1				
	Input current					μA				
н	High	V <sub>IH</sub> = +5.5V	1		50					
ΙL	Low	$V_{IL} = 0V$			-500	-				
	Forced output voltage				1	v				
Vohf	High		2.4		5.5					
VOLF	Low		0	0.4	0.8					
	Output current									
OHF	High	$V_{OHF} = +5.5V$			100	μΑ				
OLF	Low	$V_{OLF} = 0V$			-1	mA				
Vix	Flag program enable level		9.5	10	10.5	V				
lix1	Input current	$V_{IX} = +10V$			10	mA				
l1X2	Flag input current	$V_{IX} = +10V$			10	mA				
VFEH	FE supply (program) <sup>3</sup>	IFEH = 300 ± 25mA, Transient or steady state	16.0	17.0	18.0	V V				
VFEL	FE supply (idle)	I <sub>FEL</sub> = -1mA, max	1.25	1.5	1.75	( V				
IFEH	FE supply current limit	$V_{FEH} = +17 \pm 1V$	275	300	325	m A				
VCCP	V <sub>CC</sub> supply (program/verify Address	$I_{CCP} = 550 \text{mA}, \text{min}.$	4.75	5.0	5.25	l v				
	Comparator)	Transient or steady state				1				
ICCP	Icc limit	$V_{CCP} = +5.0 \pm .25V$	550		1,000	mA				
Vopf	Forced output (program)		9.5	10	10.5	V				
IOPF	Output current (program)			1	10	mA				
TR	FE pulse rise time	10% to 90%	10		50	μs				
tp	Flag programming pulse width		0.3	0.4	0.5	ms				
tD	Pulse sequence delay		10			μs				
TPR	Programming time	1		0.6		ms				
TPR TPR + TPS	Programming duty cycle				50	%				
FL	Fusing attempts per link		1		2	cycl				
Vs	Verify threshold <sup>4</sup>	1	1.4	1.5	1.6					

NOTES

1. These are specifications which a Programming System must satisfy in order to be qualified by Signetics.

2. Bypass Vcc to GND with a  $0.01 \mu f$  capacitor to reduce voltage spikes.

 Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit. 4. Vs is the sensing threshold of the FPRP output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

 These are new limits resulting from device improvements, and which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

#### BIPOLAR MEMORY DIVISION

i

ī

CODE

STATE

DON'T CARE

INTEGRATED FUSE LOGIC

# FIELD PROGRAMMABLE ROM PATCH (16X48X8)

# 82S106 (O.C.)/82S107 (T.S.)

**SERIES 28** 

### LOGIC PROGRAMMING

The FPRP can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly from memory patch specifications using the Program Table on the following page.

In this Table, the logic state of variables I and F associated with each Patch address  $P_n$  is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

### "AND" ARRAY - (I),

STATE

INACTIVE 1,2




ī

CODE

Η

STATE

ł.



ī

CODE

L

STATE

ī

NOTES 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates P<sub>n</sub>.

CODE

0

2. Any gate  $P_n$  will be unconditionally inhibited if any one of its (I) link pairs is left intact.

### FPRP PROGRAM TABLE (Logic)

**BIPOLAR MEMORY DIVISION** 

									Ρ	ROC	RA	M T/	ABL	E El	NTR	IES							от		a					
						COI	MPA	RA	TOF	IN	PUT				OU	ΤΡι	JT F	UN	СТІС	)N		1				uts ar ft floa			are F	PRP
S					۱'n	1		Īm		D	on't	care	Э		".	1"			"	0"		2	Ir	nput a	and o		field	s of ir	nactiv	e
THIS PORTION TO BE COMPLETED BY SIGNETICS					Н			L		-	– (d	ash)				4		Τ	• (pe	erio	d)									
NE					N	DTE	<b>.</b>							NOT	E			<u> </u>												
sig						iter (-) terms.	for u	nuse	d inp	uts o	all a	ctive	ĺ	Ente P-ter		for ur	nused	l outp	uts of	all a	ctive									
۶											_											, –								
<u> </u>		1												TER									:					VEL		r <del></del> -
ETE					NO	├ <u>-</u>	1	[ 1	1	Γ1		עונ ן	AHI	ABL	E								H						[H]	<u>н</u> ,
ЪГ						5	4	3	2	1	0	-	8	7	Г <sub>б</sub>	5		<b>7</b> 3	<del>ا_</del>	<del> </del>	0		7		5	4				
NO:					0	J		- 3	2	1	<u> </u>	9	0	<u>                                     </u>	0		4	3	2	┣-'-	<u> </u>		-	0	5	4		2	┟──┙	0
U U					1																									
BO	4 T #				2					<u> </u>				[	ļ			I												
⊢ z	PART				3	–				┣—								├										┢──┘	┝──┥	
ē	ä				5																									
ORI	IZI				6						L			ļ					ļ											
S P	CUSTOMER SYMBOLIZED				7	+											<u> </u>													
ΪH	Ϋ́	ED			9																									
F	ВS	EI<	ا ي		10														L									<u> </u>		<u> </u>
ŝ	Ш Х	DATE RECEIVED	COMMENTS		12	+										<u> </u>							-						$\vdash$	
CF (XXX)	10	щ	Ψ		13																									
Ű.	SUS	DAT	Ő		14																	-								
					- 16														-				_							
					17																									
					18																									
					<u>19</u> 20									<u> </u>		-						-	_					<u> </u>		
					21																		_							
					22															ļ									-	
					23 24																		_					┝─┘	$\left[ - \right]$	
					25																									
					26														[											
					27													<u> </u>										<u> </u>	┝──┥	
			ļ		29																									
					30														ļ								<b></b>	ļ		
					31 32													-				-						┝──┘	┝─┤	
					33																									
			.		34																		_							
		1			35 36	-													<u> </u>			-						┝──┙	┟──┤	
		TOTAL NUMBER OF PARTS			37																									
	) #	PAI			38																									
ш Ё	ш	РF	#		39 40															<b>—</b>		-						<sup> </sup>	$\vdash$	
AM	Z	Ë	BLE	ц	40																						-		┝─┤	
Z O	Ö	MBI	TAI	DATE	42																									
MEi ASE	SOL	N	AM		43													<u> </u>					_				-	<u> </u>	┢──┥	
CUSTOMER NAME	SIGNETICS DEVICE #	AL	PROGRAM TABLE #		44															<u> </u>		$\vdash$					-	┝──┘		
SUS	3IG	01	Р.	REV_	46																									
0 1	0	F		œ	47																									

**Signetics** 

MAY 1981

# 82S106 (O.C.)/82S107 (T.S.)

**SERIES 28** 

INTEGRATED FUSE LOGIC

### 82S106 (O.C.)/82S107 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 28

### TWX TAPE CODING FORMAT

The FPRP Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar; fanfold, etc.), or via TWX: just dial (910) 3399283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry.

A number of Program Tables can be se-

quentially assembled on a continuous tape as follows, however limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:

LEADER (C/R)	CTRL) R	MAIN HEADING	25 (C/R) MIN.	SUB HEADING (1)	25 RUBOUTS MIN.	PROGRAM TABLE DATA (1)	25 (C/R) MIN.	SUB HEADING (N)	25 RUBOUTS MIN.	PROGRAM TABLE	12" TRAILERK (C/R)	7
-----------------	---------	-----------------	---------------------	-----------------------	-----------------------	---------------------------	---------------------	-----------------------	-----------------------	---------------	--------------------------	---

A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

1. Customer Name	4. Purchase Order No.
2. Customer TWX No	5. Number of Program Tables
3. Date	6. Total Number of Parts

B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:

1. Signetics Device No.	4. Date
2. Program Table No	5. Customer Symbolized Part No
3. Revision	6. Number of Parts

C. Program Table data blocks are initiated with an STX character, and terminated with an ETX character. The body of the data consists of Output Active Level, Product Term, and Output Function information separated by appropriate identifiers in accordance with the following format:

START OF DATA TEXT (CONTROL A or B)	START OF DATA FIELD	
START OF DATA FIELD ACTIVE LEVEL IDENTIFIER	T SPACE (MANDATORY)     PRODUCT TERM NUMBER     (2 DECIMAL DIGITS)     (2 DECIMAL DIGI	END OF DATA TEXT (CONTROL C)
ACTIVE LEVEL DATA (8 DIGITS)	COMPARATOR INPUT IDENTIFIER COMPARATOR INPUT DATA (16 DIGITS, H/L/-)	INPUT AND OUTPUT DATA FOR ALL PRODUCT TERMS USED
STX * А ННННННН	* P 00 * I $I_{15}I_{14}I_{13}I_{12}I_{11}I_{10}I_{9}I_{8}I_{7}I_{6}I_{5}I_{4}I_{3}I_{2}I_{1}I_{0}^{*}$ F $F_{7}F_{6}F_{5}F_{4}F_{3}F_{2}F_{1}F_{0}^{*}$ P	01* F* P

	COMPARA	TOR INPUT	OUTPUT	FUNCTION	NOTES 1. Enter (-) for unused inputs of all active P-terms.
۱ <sub>m</sub>	Īm	Don't care	"1"	"0"	<ol> <li>Enter (A) for unused outputs of all active P-terms.</li> <li>Unused inputs and outputs are FPRP terminals</li> </ol>
н	L	—(dash)	A	• (period)	left floating.

Although the Product Term data are shown entered in sequence, this is not necessary. It is possible to input only one Product Term, if desired. Unused Product Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number of Product Terms entered.


NOTES

- Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.
- 2. Terms can be re-entered any number of times. The last entry for a particular P-Term will be interpreted as valid data.
- To facilitate an orderly Teletype print out, carriage returns, line feeds, spaces, rubouts etc. may be interspersed between data groups.
- Comments are allowed between data fields, provided that an asterisk (\*) is not used in any Heading or Comment entry.


# 82S106 (O.C.)/82S107 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 28

### **TYPICAL APPLICATION**



### **EXPANSION**





# Signetics

### FIELD PROGRAMMABLE GATE ARRAY (18X12)

### Preview

### DESCRIPTION

The 82S150 and the 82S151 are single level logic elements, consisting of 12 AND gates with fusible link connections for programming I/O polarity, I/O direction and output enable control.

All gates are linked to 6 inputs (I) and 12 bidirectional I/O lines (B). These yield variable I/O gate configurations via 3 direction control gates (D), ranging from 18 inputs to 12 outputs.

On chip T/C buffers couple either True (I, B) or Complement ( $\overline{I}$ ,  $\overline{B}$ ) input polarities to each AND gate. The polarity of all gate outputs is individually programmable through a set of EX-OR gates for implementing AND/ NAND logic functions. Alternately, if desired, OR/NOR logic functions can also be realized by programming for each gate the complement of its inputs and output (DeMorgan's Theorem).

The 82S150 and the 82S151 are field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Both devices are available in a 20-pin slim line package. For the commercial temperature range (0°C to +75°C) specify N82S150/151 N or F. For the military temperature range (-55°C to +125°C) specify S82S150/151 F only.

#### **FUNCTIONAL DIAGRAM**

### FEATURES

- Field Programmable (Ni-Cr link)
- 6 inputs
- 12 AND gates
- 12 bidirectional I/O lines
- Active high or low outputs
- Programmable output enable
- Power dissipation: 650mW (typ)
- I/O propagation delay: 30ns (max)
- Input loading N82S150/151: -100μA (max) S82S150/151: -150μA (max)
- Output options 82S150: open collector 82S151: tri-state
- TTL compatible

#### **APPLICATIONS**

- Random gating functions
- Address decoding
- Code detectors
- Memory mapped I/O
- Fault monitors
- I/O port decoders


# 82\$150 (O.C.)/82\$151 (T.S.)

INTEGRATED FUSE LOGIC

MAY 1981

```
SERIES 20
```

### **PIN CONFIGURATION**




#### LOGIC FUNCTIONS

Typical Gate Functions: At L = Open X = A  $\bullet \overline{B} \bullet C \bullet \dots$ At L = <u>Closed</u> X = A  $\bullet \overline{B} \bullet C \bullet \dots$ X =  $\overline{A} + \overline{B} + \overline{C} + \dots$ NOTES:

NOTES:

- For each of the 12 outputs, either function X (active-high) or X (active-low) is available, but not both. The desired output polarity is programmed via link (L).
- 2. X, A, B, C, etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).






# FIELD PROGRAMMABLE GATE ARRAY (18X12)

### Preview

### FPGA LOGIC DIAGRAM



# 82S150 (O.C.)/82S151 (T.S.)

**SERIES 20** 

INTEGRATED FUSE LOGIC

### Preview

### **ABSOLUTE MAXIMUM RATINGS**

		RAT	TING	
	PARAMETER	Min	Max	UNIT
Vcc	Supply voltage		+7	Vdc
VIN	Input voltage		+5.5	Vdc
VOUT	Output voltage		+5.5	Vdc
IN	Input currents	-30	+30	mA
IOUT	Output currents		+100	mA
	Temperature range			C°
TA	Operating			
••	N82S150/151	0	+75	
	S82S150/151	-55	+125	
TSTG	Storage	-65	+ 150	

# 82\$150 (O.C.)/82\$151 (T.S.)

INTEGRATED FUSE LOGIC **SERIES 20** 

MAY 1981

### THERMAL RATINGS

TEMPERATURE	Mili- tary	Commer- cial
Maximum junction	175°C	150°C
Maximum ambient	125°C	75°C
Allowable thermal rise		
ambient to junction	50°C	75°C

#### N82S150/151: $0^{\circ}C \le T_{A} \le +75^{\circ}C$ , $4.75V \le V_{CC} \le 5.25V$ **DC ELECTRICAL CHACTERISTICS** S82S150/151: -55°C≤T<sub>A</sub>≤+125°C, 4.5V≤V<sub>CC</sub>≤5.5V

			NE	B2S150/	151	S	82150/	151	
	PARAMETER	TEST CONDITION	Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	UNIT
V <sub>IL</sub> VIH VIC	Input voltage <sup>3</sup> Low High Clamp <sup>3,4</sup>	$V_{CC} = Min$ $V_{CC} = Max$ $V_{CC} = Min, lin = -18mA$	2.0	.8	.85 -1.2	2.0	.8	.80 1.2	V
VOL VOL VOH	Output voltage Low <sup>3,5</sup> Low <sup>3,5</sup> High <sup>3,6</sup>	$V_{CC} = Min$ $I_{OL} = 10mA$ $I_{OL} = 8mA$ $I_{OH} = -2mA$	2.4		.5	2.4		.5	v
կլ կլ	Input Current Low High	V <sub>IN</sub> = 0.45V V <sub>IN</sub> = 5.5V			-100 40			150 50	μΑ
IOLK IO(OFF) IOS	Output Current Leakage (82S150) Hi-Z state (82S151) Short circuit (82S151) <sup>4,6,7</sup>	V <sub>CC</sub> = max V <sub>OUT</sub> = 5.5V V <sub>OUT</sub> = 5.5V V <sub>OUT</sub> = .45V V <sub>OUT</sub> = 0V	-20		40 40 40 70	- 15		60 60 60 85	μΑ μΑ mA
ICC	V <sub>CC</sub> supply current <sup>8</sup>	V <sub>CC</sub> = max	1	130	155		130	155	mA
C <sub>IN</sub> C <sub>B</sub>	Capacitance Input I/O	$V_{CC} = 5V$ $V_{IN} = 2.0V$ $V_{B} = 2.0V$		8 15			8 15		pF

# **AC ELECTRICAL CHACTERISTICS** $R_1 = 470\Omega$ , $R_2 = 1 K\Omega$

N82S150/151:  $0^{\circ}C \le T_{A} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ S82S150/151: -55°C≤T<sub>A</sub>≤+125°C, 4.5V≤V<sub>CC</sub>≤5.5V

				TEST	N8	2\$150/	151	S8	2\$150/	151	
	PARAMETER	то	FROM	CONDITIONS	Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	UNIT
TPD	Progagation delay	Output ±	Input ±	C <sub>L</sub> = 30pF		25	30		25		ns
T <sub>OE</sub> T <sub>OD</sub>	Output enable Output disable <sup>9</sup>	Output- Output+	Input ± Input ±	C <sub>L</sub> = 5pF		25 25	30 30		25 25		ns

6

1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation of the device specifications is not implied.

2. All typical values are at  $V_{CC}$  = 5V,  $T_A$  = 25°C. 3. All voltage values are with respect to network ground terminal.

4. Test one at a time. 5.

7. Duration of short circuit should not exceed 1 second. 8


9. Measured at  $V_T = V_{OL} + 0.5V$ .

NOTES

# FIELD PROGRAMMABLE GATE ARRAY (18X12)

### Preview

### TEST LOAD CIRCUIT




### IN


# INTEGRATED FUSE LOGIC SERIES 20

82\$150 (O.C.)/82\$151 (T.S.)

### **TIMING DIAGRAM**



### VOLTAGE WAVEFORM



### TIMING DEFINITIONS

- TPD Propagation delay between input and output.
- TOD Delay between input change and when output is off (Hi-Z or High).
- TOE Delay between input change and when output reflects specified output level.

82\$150 (O.C.)/82\$151 (T.S.)

**SERIES 20** 

INTEGRATED FUSE LOGIC

# FIELD PROGRAMMABLE GATE ARRAY (18X12)

### Preview


#### LOGIC PROGRAMMING

In a virgin device all Ni-Cr links are intact.


The FPGA can be programmed by means of Logic programming equipment.

With Logic programming, the AND/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.


In this Table the logic state or action of variables I and B associated with each gate Gn, Dn is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:



#### EX-OR ARRAY-(B)



"AND" ARRAY ---- (I,B)



#### NOTES

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates Gn, Dn.

2. Any gate Gn, Dn will be unconditionally inhibited if any one of its (I, B) link pairs is left intact.

# 82\$150 (O.C.)/82\$151 (T.S.)

INTEGRATED FUSE LOGIC SERIES 20

FPGA PROGRAM T	ABLE	E (Log	<b>jic)</b>														SI	ERIES	S 20			
b d b e	D2	=					-															
a contraction to the	GO	=																				
NOTES 1. The FPGA is shipped with all links intact. Thus a background of entries occasponding to states of virgin links exists in the table, shown BLANK for clerity. 2. Unused I and B bits are normally programmed Don't Care (·). 3. Unused Gates can be left blank. 4. Disregard Polarity for Gates used only as inputs.	G1	=																				
thus an	G2	=										_										
ntact. Gin lin gramm Y as ir	G3	•				- 41 - 15																
y prof	D1																_					
ih all t	G4														-							_
ing to the left of Garity.	G5																					
NES The FPGA is shipped with all links intact. Thus The FPGA is shipped with all links intact antries corresponding to states of virgin links ei anown BLANK for clarity. Unused I and B bits are normally programmed D Unused Gates can be left blank. Disregard Polarity for Gates used only as inputs	1																					
PGA II BLAN d I and d Gate	G6	•															_			-		
NOTES 1. The FI entries ahown 2. Unuse 3. Unuse	G7											-										
9 N	DO	•																				
	G8	•																				
G (er B) 1/0 A OUTPUT I	G9		<u>1</u>	·													-					
	G1																					
PROGRAM TABLE ENTRIES: 1.8 1.8 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6	G1	1=																				
ENTRIE a (a b) HGM   H (POL)		G		Γ	Γ					····,_/		AN	10									
BLE	P I N	Â	D I R.	Р 0 L.				I									3					
T o T o i		E			5	•	3	2	1	0	11	10	9	8	7	6	5	4	3	2	1	0
GRAI I.S TTIVE I.C.C.		D2		r -	ļ		 		ļ						i						<b> </b>	<u> </u>
PROGRA I.B NACTIVE I.B I.B Don't Care (AND)	6 7	00					<b> </b>		<u> </u>			·			<del> </del>							
	8	01 02					<b> </b>		}												╂───	
	9	03					<b> </b>								<u> </u>	[			 1			
(XXXX) DATE		D1		I			 								<u>∤</u>				[			
CF (XXXX) T # DATE	11	04																				
	12	05				ļ	l 				ļ				1 							
ED PAI	13	06	ļ	<b>_</b>		<u> </u>																
CUSTOMER NAME	14	07					İ															
CUSTOMER NAME PURCHASE ORDER # SIGNETICS DEVICE # CUSTOMER SYMBOLI TOTAL NUMBER OF P PROGRAM TABLE #	15	D0 08						·														
CUSTOMER NAME PURCHASE ORDEF SIGNETICS DEVICE CUSTOMER SYMBC TOTAL NUMBER OI PROGRAM TABLE	15	09																				
MEF IASE MEF NUN XAM	17	10																				
STO RCH SNE STO STO STO OGF	18	11																				
CU SIC CU PR PR			P	N	5	4	3	2	1	19	18	17	16	15	14	13	12	11	9	8	7	6
		VARIA NAN																				

#### DESCRIPTION

The 82S152 and 82S153 are two-level logic elements, consisting of 32 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.

All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.

On chip T/C buffers couple either True (I, B) or Complement  $(\overline{I}, \overline{B})$  input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for inplementing AND-OR or AND-NOR logic functions.

The 82S152 and the 82S153 are field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

Both devices are available in a 20 pin slim line package. For the commercial temperature range (0°C to +75°C) specify N82S152/153 N or F. For the military temperature range (-55°C to +125°C) specify S82S152/153 F only.


#### FUNCTIONAL DIAGRAM

#### FEATURES

- Field programmable (Ni-Cr links)
- 8 inputs
- 32 AND gates
- 10 OR gates
- 10 bidirectional I/O lines
- Active high or low outputs
   I/O propagation delay: N82S152/153: 40ns (max) S82S152/153: 60ns (max)
- Input loading N82S152/153: -100μA (max) S82S152/153: -150μA (max)
- Power dissipation:
   650mW (typ)
- Output options: 82S152: open collector 82S153: tri-state
- TTL compatible


### **APPLICATIONS**

- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing




#### INTEGRATED FUSE LOGIC SERIES 20

#### **PIN CONFIGURATION**



### LOGIC FUNCTION




NOTES

- For each of the 10 outputs, either function X (active high) or X (active low) is available, but not both. The desired output polarity is programmed via link (L).
- X, A, B, C, etc. are user defined connections to fixed inputs (I) and bidirectional pins (B).

#### INTEGRATED FUSE LOGIC SERIES 20

#### FPLA LOGIC DIAGRAM



INTEGRATED FUSE LOGIC

#### FIELD PROGRAMMABLE LOGIC ARRAY (18X32X10) 82\$152 (O.C.)/82\$153 (T.S.)

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

		RAT	ING	
	PARAMETER	Min	Max	UNIT
Vcc	Supply voltage		+7	Vdc
VIN	Input voltage		+5.5	Vdc
VOUT	Output voltage		+5.5	Vdc
4IN	Input currents	-30	+30	mA
Ιουτ	Output currents		+ 100	mA
	Temperature range			C°
TA	Operating			
	N82S152/153	0	+75	
	S82S152/153	-55	+ 125	
TSTG	Storage	65	+ 150	

### THERMAL RATINGS

TEMPERATURE	Mili- tary	Commer- cial
Maximum junction Maximum ambient Allowable thermal rise	175°C 125°C	
ambient to junction	50°C	75°C

SERIES 20

### DC ELECTRICAL CHARACTERISTICS ~ N82S152/153: 0°C $\leq$ T\_A $\leq$ +75°C, 4.75 $\leq$ V\_{CC} $\leq$ 5.25V S82S152/153: -55°C $\leq$ T<sub>A</sub> $\leq$ +125°C, 4.5V $\leq$ V<sub>CC</sub> $\leq$ 5.5V

				2\$152/	153	6	2\$152/	152	
	PARAMETER	TEST CONDITION		1	1		1		
			Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Мах	0
	Input voltage <sup>3</sup>								V
VIL	Low	V <sub>CC</sub> = min			.85			.80	
VIH	High	V <sub>CC</sub> = max	2.0			2.0			
VIC	Clamp <sup>3,4</sup>	$V_{CC} = min, lin = -18mA$		8	-1.2		8	-1.2	
	Output voltage	V <sub>CC</sub> = min						-	v
VOL	Low <sup>3,5</sup>	I <sub>OL</sub> = 15mA			.5				
VOL	Low <sup>3,5</sup>	$I_{OL} = 12mA$						.5	
VOH	High <sup>3,6</sup>	$I_{OH} = -2mA$	2.4			2.4			
	Input current								μA
ήL	Low	V <sub>IN</sub> = 0.45V			- 100			- 150	1
ЧΗ	High	V <sub>IN</sub> = 5.5V			40			50	
	Output current	V <sub>CC</sub> = max							
IOLK	Leakage (82S152)	V <sub>OUT</sub> = 5.5V			40			60	μA
O(OFF)	Hi-Z state (82S153)	V <sub>OUT</sub> = 5.5V			40			60	μA
		V <sub>OUT</sub> = .45V			-40			-60	
los	Short circuit (82S153) <sup>4,6,7</sup>	V <sub>OUT</sub> = 0V	-20		-70	- 15		-85	mA
lcc	V <sub>CC</sub> supply current <sup>8</sup>	V <sub>CC</sub> = max		130	155		130	165	mA
	Capacitance	$V_{CC} = 5V$							pF
CIN	Input	$V_{IN} = 2.0V$		8			8		
CB	1/0	$V_B = 2.0V$		15			15		

### **AC ELECTRICAL CHACTERISTICS** $R_1 = 470\Omega$ , $R_2 = 1K\Omega$

N82S152/153: 0° C  $\leq$  Ta  $\leq$  +75°C, 4.75V  $\leq$  V\_{CC}  $\leq$  5.25V  $82S152/153: -55^{\circ}C \le Ta \le +125^{\circ}C, 4.5V \le V_{CC} \le 5.5V$ 

				TEST	N82	2S152/	153	S8:	28152/	153	
	PARAMETER	то	FROM	CONDITIONS	Min	Тур	Max	Min	Тур	Max	UNIT
T <sub>PD</sub> T <sub>OE</sub>	Progagation delay Output enable	Output ± Output-	Input ± Input ±	C <sub>L</sub> = 30pF		30 25	40 35		30 25	55 45	ns
T <sub>OD</sub>	Output disable9	Output+	Input ±	$C_L = 5pF$		25	35		25	45	ns

NOTES

1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation of the device specifications is not implied.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ 

3. All voltage values are with respect to network ground terminal.

4. Test one at a time.

5. Measured with +10V applied to I7.

6. Measured with +10V applied to I<sub>0-7</sub>. Output sink current is supplied thru a resistor to V<sub>CC</sub>

7. Duration of short circuit should not exceed 1 second.


8.  $I_{CC}$  is measured with  $I_{0-7}$  and  $B_{0-9}$  at 4.5V. 9. Measured at  $V_T$  =  $V_{OL}$  + 0.5V.




# INTEGRATED FUSE LOGIC SERIES 20

### TEST LOAD CIRCUIT

### TIMING DIAGRAM






### TIMING DEFINITIONS

- TPD Propagation delay between input and output.
- T<sub>OD</sub> Delay between input change and when output is off (Hi-Z or High).
- TOE Delay between input change and when output reflects specified output level.

### **VOLTAGE WAVEFORM**



#### INTEGRATED FUSE LOGIC SERIES 20


### LOGIC PROGRAMMING


The FPLA can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.


In this Table the logic state or action of variables I, P, and B associated with each Sum Term S is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

#### "AND" ARRAY - (I,B)





#### "OR" ARRAY - (B)




#### NOTES

 This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates P<sub>n</sub>, D<sub>n</sub>.

2. Any gate Pn, Dn will be unconditionally inhibited if any one of its (I, B) link pairs is left intact.

### Signetics

# INTEGRATED FUSE LOGIC SERIES 20



#### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links intact, such that:

- 1. All outputs at "H" polarity.
- 2. All P<sub>n</sub> terms are disabled.
- 3. All P<sub>n</sub> terms are active on all outputs.
- 4. Test array is programmed with standard test pattern.

### RECOMMENDED PROGRAMMING PROCEDURE

To program the AND, OR, and polarity arrays, the following procedure should be followed. To maximize recovery from programming errors, leave all links in unused device areas intact.

#### SET-UP

Terminate all device outputs with a  $10k\Omega$  resistor to V<sub>CC</sub>. Set GND (pin 10) to 0V.

#### **PROGRAM-VERIFY**

1. SET-UP:

With V<sub>CC</sub> at GND and B<sub>8</sub> to V<sub>FSV</sub> select the fuse to be programmed by applying TTL voltage levels to the input sets in accordance with the binary address map on page 8. Also set B<sub>1</sub> = V<sub>IH</sub>, and B<sub>7</sub> = V<sub>IL</sub>. After t<sub>D</sub> delay raise V<sub>CC</sub> to V<sub>CCP</sub>.

#### 2. PROGRAM CYCLE:

After a delay of  $t_D$  raise  $B_7$  to  $V_{IH}$ . After another  $t_D$ , raise  $B_8$  to  $V_{FSP}$ . Following  $t_D$  delay, pulse  $B_1$  to  $V_{IL}$  for a duration of  $t_p$ . Wait  $t_D$  and return  $B_8$  to  $V_{FSV}$ , and then after  $t_D$  return  $B_7$  to  $V_{IL}$ .

#### INTEGRATED FUSE LOGIC SERIES 20

#### 3. VERIFY CYCLE:

After a t<sub>D</sub> delay lower B<sub>1</sub> to V<sub>IL</sub> for a duration of t<sub>V</sub>. At the end of t<sub>V</sub>, B<sub>6</sub> should indicate a level of V<sub>OH</sub>; a level of V<sub>OL</sub> indicates an unsuccessful fusing attempt.

#### 4. NEXT VARIABLE SELECT (I<sub>m</sub>, D<sub>s</sub>, X<sub>R</sub>) (SAME TERM P<sub>n</sub>):

After  $t_D$  delay, apply the next variable select (I, D, X) address to the input set and continue with step 2.

5. NEXT VARIABLE SELECT (I<sub>m</sub>, D<sub>s</sub>, X<sub>R</sub>) (DIFFERENT TERM (P<sub>n</sub>):

After  $t_D$ , delay apply the next variable select (I, D, X) and term (P<sub>n</sub>) addresses to the input set then continue to step 2.

# PROGRAM CYCLE ROW/COLUMN FUSE ADDRESSING VARIABLE SELECT Table<sup>1</sup>

INTEGRATED FUSE LOGIC SERIES 20

RO HEX AD					OW DDRESS	SELEC		COLU HEX ADD	MN	SELEC	TED
I <sub>6</sub> I <sub>7</sub> B <sub>0</sub>	B <sub>2</sub> B <sub>3</sub> B <sub>4</sub> B <sub>5</sub>	SELEC VARIA		I <sub>6</sub> I <sub>7</sub> B <sub>0</sub>	B <sub>2</sub> B <sub>3</sub> B <sub>4</sub> B <sub>5</sub>	VARIA		I <sub>0</sub> I <sub>1</sub>	12131415	PRODUCT	
0 0 0 0 0 0 0 0	0 1 2 3 4 5 6 7			3 3 3 3 3 3 3 3 3 3	0 1 2 3 4 5 6 7 8	OR Array	9 8 7 6 5 4 3 2 1	0 0 0 0 0 0 0 0 0	0 1 2 3 4 5 6 7 8		0 1 2 3 4 5 6 7 8
О	8			3	9 A	Polarity	0	0	9 A		9 10
0 0 0 0 0	9 A B C D E	AND Array		3 3 ↓ ↓ 3	B B F	Empty A Spa	Adress	0 0 0 0 1	B C D F 0 1	Logic Terms	11 12 13 14 15 16 17
0 1 1	F 0 1		<u>I7</u> I7 B9 B9			1		1 1 1 1	2 3 4 5		18 19 20 21
1	2 3		<u>В</u> 8 В8					1	6 7		22 23
1	4 5		B <sub>7</sub> B <sub>7</sub>						8 9 A		23 24 25 26
	6 7		B <sub>6</sub> B <sub>6</sub>					1	B C		27 28
1	8 9		B <sub>5</sub> B <sub>5</sub>					1	D E F		29 30 31
	A B		$\frac{B_4}{B_4}$					2 2	0		0
1	C D		<u>В</u> 3 В3					2	2		2 3
1	E F		<u>B2</u> B2					2	4 5	Control Terms	4 5
2 2	0		B <sub>1</sub> B <sub>1</sub>					2 2 2	6		6 7 8
2 2	2 3		B <sub>0</sub> B <sub>0</sub>					2 2	8 9		9
2	4	Empty A Spa						2 2 2 2 2 2 3 3 3 3 3	A B C D E F 0 1 2	Polarity Terms	0 1 2 3 4 5 6 1 8
2	¥ F							3	2 3		8 9

### TERM SELECT Table <sup>2</sup>

NOTES

1. A row address identifies a particular variable coupled to all product terms.

2. With a variable selected by the row address the column address further selects a coupling fuse for each term.



INTEGRATED FUSE LOGIC SERIES 20

### **PROGRAMMING SYSTEM SPECIFICATIONS<sup>1</sup>** ( $T_A = + 25 \degree C$ )

		TEST CONDITIONS		LIMITS			
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT	
V <sub>CCP</sub>	V <sub>CC</sub> supply (program)	I <sub>CCP</sub> = 550mA min	8.25	8.5	8.75	V	
ICCP	I <sub>CC</sub> limit program	$V_{CCP} = +8.50 \pm .25V$	550		1,000	mA	
	Input voltage					V	
VIH	High		2.4		5.5		
VIL	Low		0	0.4	0.8		
	Input Current					μA	
Iн	High	$V_{iH} = +5.5V$			50		
IIL I	Low	$V_{IL} = 0V$			- 500		
V <sub>FSP</sub>	Fuse supply (program) <sup>3</sup>	I <sub>FSP</sub> = 300 ± 25mA Transient or steady state	16.0	17.0	18.0	v	
V <sub>FSV</sub>	Fuse supply (idle)	$I_{FSV} = 1$ mA max	1.25	1.5	1.75	v	
IFSP	Fuse supply current limit	$V_{FSP} = +17 \pm 1V$	275	300	325	mA	
tv	Verify time		1			μs	
T <sub>RS</sub>	Reset pulse width		1			μs	
T <sub>PS</sub>	Preset pulse width		1			μs	
tp	Programming pulse width		0.3	0.4	0.5	ms	
t <sub>D</sub>	Pulse sequence delay		10			μs	
TR	Fuse pulse rise time	10% to 90%	10		50	μs	
T <sub>PVB</sub>	Program-Verify time per link			0.6		ms	
PDC	Programming duty cycle				100	%	
FL	Fusing attempts per link				2	cycle	
Vs	Verify threshold <sup>4</sup>		1.4	1.5	1.6	V	

NOTES

1. These are specifications which a Programming System must satisfy in order to be qualified by Signetics.

2. Bypass V<sub>CC</sub> to GND with a 0.01µf capacitor to reduce voltage spikes.

 Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.


4. V<sub>S</sub> is the sensing threshold of the FPLA output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

#### BIPOLAR MEMORY DIVISION

# FIELD PROGRAMMABLE LOGIC ARRAY (18X32X10) 82S152 (O.C.)/82S153 (T.S.)

# INTEGRATED FUSE LOGIC SERIES 20

## **ARRAY PROGRAM-VERIFY SEQUENCE (TYPICAL)**



# FIELD PROGRAMMABLE LOGIC ARRAY (18X32X10) 82S152 (O.C.)/82S153 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 20

# TWX TAPE CODING (LOGIC FORMAT)

The FPLA Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar, fanfold, etc.), or via TWX: just dial (910) 339-9283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry. A number of Program Tables can be sequentially assembled on a continuous tape as follows, however, limit tape length to a roll of 1.75 inch inside diameter and 4.25 inch outside diameter.

LEADER E HEADING (C/R) HEADING (1)	25 RUBOUTS MIN	DATA (1)	25 (C/R) MIN	SUB HEADING (N)	25 RUBOUTS MIN	PROGRAM TABLE DATA (N)	7 \
------------------------------------	----------------------	----------	--------------------	-----------------------	----------------------	---------------------------	--------


- A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:
  - 1. Customer Name
     4. Purchase Order No.

     2. Customer TWX No.
     5. Number of Program Tables

     3. Date
     6. Total Number of Parts
- B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:
  - 1. Signetics Device No. \_\_\_\_\_\_
     4. Date \_\_\_\_\_\_

     2. Program Table No. \_\_\_\_\_\_
     5. Customer Symbolized Part No. \_\_\_\_\_\_\_

     3. Revision \_\_\_\_\_\_\_
     6. Number of Parts \_\_\_\_\_\_\_
- C. Program Table data blocks are initiated with an STX character, and terminated with an ETX character. The body of the data consists of output polarity, product term, and output information separated by appropriate identifiers in accordance with the following format:



# Signetics

### Preview

#### DESCRIPTION

The 82S154/155/156/157/158/159 are Open Collector and Tri-state registered logic elements combining AND/OR gate arrays with clocked J/K flip-flops, optionally convertible to D-type via a "foldback" inverting buffer. They all have similar organization, featuring respectively 4, 6, or 8 registered I/O outputs (F), in conjunction with 8, 6, or 4 bidirectional I/O lines (B). These yield variable I/O gate and register configurations via control gates (D, L) ranging from 16 inputs to 12 outputs.

The AND/OR arrays consist of 32 AND gates and 21 OR gates with fusible link connections for programming I/O polarity and direction. All AND gates are linked to 4 inputs (I), bidirectional I/O lines (B), internal flip-flop outputs (Q), and Complement Array output ( $\overline{C}$ ). The Complement Array consists of a NOR gate optionally linked to all AND gates for generating and propagating complementary AND terms.

On chip T/C buffers couple either True (I, B, Q) or Complement ( $\overline{I}, \overline{B}, \overline{Q}, \overline{C}$ ) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. One group of OR gates drives bidirectional I/O lines (B), whose output polarity is individually programmable thru a set of EX-OR gates for implementing AND-OR or AND-NOR logic functions. Another group drives the J-K inputs of all flip-flops, as well as asynchronous Preset and Reset lines (P, R), (except the 82S158/159, where AND functions are provided).

All flip-flops are positive edge trigger and can be used as input, output, or I/O (for interfacing with a bidirectional data bus) in conjunction with load control gates (L), steering inputs (I), (B), (Q) and programmable output select lines (E).

The 82SXXX are field programmable, enabling the user to quickly generate custom patterns using standard programming equipment.

#### **FLIP-FLOP TRUTH TABLE**

Vcc	0.E.	L	СК	P	R	J	κ	Q	F
	н								H/HI-Z
+	L	х	Х	L	х	х	X	L	н
	L	х	х	н	L	х	х	н	L
	L	х	х	L	н	х	X	L	н
	L	L	t	L	L	L	L	Q	Q
+5	L	L	ŧ	L	L	L	н	L	н
	L	L	ŧ	L	L	н	. L	н а	L
	L	L	t	L	L	н	н	Q	Q
	н	н	ŧ	L	L	L	н	L	Н*
	н	н	t	L	L	н	L	н	L*
	+ 10V	x x	ŧ	х	Х	L	н	L	H**
	+ 10V	х	ŧ.	X	X	н	L	н	L**

NOTES

- 1. Positive Logic:
- $J/K = T_0 + T_1 + T_2 \dots T_{47}$  $T_n = \overline{C} \bullet (I_0 \bullet I_1 \bullet I_2 \dots) \bullet (Q_0 \bullet Q_1 \dots) \bullet (B_0 \bullet B_1 \bullet \dots)$
- 2. ∳ denotes transition from Low to High level.
- 3. X = Don't Care
- \* = Forced at F<sub>n</sub> pin for loading J/K flip-flop in I/O mode. L must be enabled, and other active T<sub>n</sub> disabled via steering input(s) I. B. or Q.
- At P = R = H, Q = H. The final state of Q depends on which is released first.
- • = Forced at F<sub>n</sub> pin to load J/K flip-flop independent of program code (Diagnostic mode).

All devices are available in a 20-pin, slim line package. For the commercial temperature range (0°C to +75°C) specify N82SXXX N or F. For the military temperature range (-55°C to +125°C) specify S82SXXX F only.


#### **FEATURES**


- Field programmable (Ni-Cr link)
- 4 Inputs
- 32 AND gates
- 21 OR gates
- Bidirectional I/O lines: 82\$154/155-8 82\$156/157-6 82\$158/159-4 • Bidirectional Registers: 82S154/155-4 82\$156/157-6 82S158/159-8 J/K, T, or D-type flip-flops Asynchronous Preset/Reset Complement Array Active high or low outputs Programmable O.E. control Positive edge trigger clock Power-on reset of all flip-flops (F<sub>n</sub> = "1") Clock frequency: N82SXXX: 15 MHz (max) S82SXXX: MHz (max) N82SXXX: - 100µA (max) Input loading:
  - S82SXXX: -150µA (max)
- Power dissipation: 650mW (typ)
- TTL Compatible

#### **APPLICATIONS**

- Random sequential logic
- Synchronous up/down counters
- Shift registers
- Bidirectional data buffers
- Timing function generators
- System controllers/synchronizers
- Priority encoder/registers

### FUNCTIONAL DIAGRAM





**I**3 5

B0 6

B1 7

B<sub>2</sub> 8

B3 9

GND 10

СК 1

10 2

1 3

12 4

3 5

Bo 6

B1 7

B<sub>2</sub> 8

B3 9

GND 10

16 F3

15 F2

14 F1

13 Fo

12 B4

11 O.E.

20 VCC

19 F7

18 F6

17 F5

16 F4

15 F3

14 F2

13 F1

12 Fo

11 O.E.

OOCAE AIZI		E E 1710 /1	
**	X II Y I - 1/X-750	55/ <i>//</i> UI	
C) /	8 (O C )/8254		
		~~~~~	

**PIN CONFIGURATION** 

INTEGRATED FUSE LOGIC

**SERIES 20** 

F = Cerdip

N = Plastic

82S158/159

82S156/157

Signetics

O.E.

(Bn/Fn)\*

(F<sub>n</sub>)\*

 $(B_n/F_n)^*$ 

### Preview

## PIN DESIGNATION PIN NO.

1

2-5

6-9

11

12, 13

14-17

18, 19

LOGIC FUNCTION

	•		
).	SYMBOL	NAME AND FUNCTION	POLARITY
	СК	<b>CLOCK</b> The clock input to all flip-flops. A Low-to-High transition on this line is necessary to update the contents of flip-flops.	Active-High
,	10-3	INPUTS Fixed logic inputs to the AND array	Active-High/Low (user defined)
	B <sub>0-3</sub>	STATIC I/O PINS Bidirectional external inputs to the AND array, or outputs from the OR array, programmable via control gates $D_{0-3}$ .	Active-High/Low (user defined)

Provides output enable functions  $E_A$  and  $E_B$  to flip-flop banks  $F_{0-3}$ and  $F_{4-7}$  respectively. May be programmed for external control,

Bidirectional static or registered I/O pins, dependent on device

Bidirectional flip-flop outputs or direct load inputs, selected via control gates  $L_{A-B}$  in conjunction with  $E_{A-B}$  output enables.

**OUTPUT ENABLE** 

configuration.

Same as 12, 13.

**REGISTERED I/O PINS** 


enable, or disable of flip-flop outputs. STATIC OR REGISTERED I/O PINS

**STATIC OR REGISTERED I/O PINS** 

(\*) Value of (n) is device dependent. Refer to circuit diagrams.

### **FLIP-FLOP FUNCTION**

The output flip-flops ( $F_N$ ) are programmable via the Flip-Flop Control Term ( $F_C$ ). A tri-state inverter is positioned between the J-K inputs as shown. If ( $F_C$ ) is programmed as active (A), then  $F_C$  controls the output state of the tri-state inverter.



When  $F_C$  = High, then flip-flop becomes a J-K type. When  $F_C$  = Low, the flip-flop becomes a D-type.

When the  $F_{C}$  is programmed as a  $\bullet$  (i.e., disabled), the flip-flop is permanently defined as a J-K type.

Typical Product Term:		$P_{n} = A \bullet \overline{B} \bullet \overline{C} \bullet D \bullet \overline{E} \bullet$	
Typical Logic Function:	At link (X) = Open	$Y = P_0 + P_1 + P_2 + \dots$	
at D <sub>Y</sub> = "1"	At link (X) = Closed	$Y = \overline{P_0 + P_1 + P_2 + \dots}$ $= \overline{P_0} \bullet \overline{P_1} \bullet \overline{P_2} \bullet \dots$	
SEQUENTIAL (J/K type Typical State Transition:	•		
$Q_2  Q_1  Q_0$		SET Q <sub>0</sub> :	$J_0 = (\overline{Q}_2 \bullet Q_1 \bullet \overline{Q}_0) \bullet \overline{A} \bullet \overline{B} \bullet C$ $K_0 = 0$
	S <sub>R</sub> Present State	SET Q <sub>0</sub> : RESET Q <sub>1</sub> :	$K_0 = 0$ $J_1 = 0$
$Q_2 Q_1 Q_0$	$\frown$		K <sub>0</sub> = 0

NOTES

 For each of the combinatorial outputs, either function Y (active-high) or Y (active-low) is available, but not both. The desired output polarity is programmed via link (X).  Y, A, B, C, etc. are user defined connections to fixed inputs (I), bidirectional pins (B), "foldback" register outputs (Q), and Complement Array (C).

- 3. Sequential state transitions occur on the positive edge
- of clock. External flip-flop outputs are given by  $F_n = \overline{Q}_n$ . 4. For D-type flip-flops,  $K_n = \overline{J}_n$ . For T-type flip-flops,

к<sub>n</sub> = J<sub>n</sub>.

**SERIES 20** 

INTEGRATED FUSE LOGIC

Active-Low

Active-High/Low

(user defined)

Active-Low

Active-High/Low

(user defined)

## Preview


### FPLS LOGIC DIAGRAM



#### INTEGRATED FUSE LOGIC SERIES 20

82\$154/155

MAY 1981




### Preview

# 82\$154/6/8 (O.C.)/82\$155/7/9 (T.S.)

### INTEGRATED FUSE LOGIC SERIES 20

FPLS LOGIC DIAGRAM






## Preview

### FPLS LOGIC DIAGRAM

# 82\$154/6/8 (O.C.)/82\$155/7/9 (T.S.)

### INTEGRATED FUSE LOGIC SERIES 20

### 82\$158/159



## Preview

### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RAT	ſING	
	PARAMETER	Min	Max	UNIT
Vcc	Supply voltage		+7	Vdc
VIN	Input voltage		+5.5	Vdc
VOUT	Output voltage		+5.5	Vdc
liΝ	Input currents	-30	+30	mA
ΙΟυτ	Output currents		+100	mA
	Temperature range			°C
TA	Operating			
	N82S154/5/6/7/8/9	0	+75	
	S82S154/5/6/7/8/9	-55	+125	
TSTG	Storage	-65	+ 150	

# 82\$154/6/8 (O.C.)/82\$155/7/9 (T.S.)

THERMAL RATINGS

INTEGRATED FUSE LOGIC **SERIES 20** 

#### COM-MILI-MER-TEMPERATURE TARY CIAL Maximum 175°C 150°C iunction Maximum ambient 125°C 75°C Allowable thermal rise ambient 50°C 75°C to junction

### DC ELECTRICAL CHARACTERISTICS N82S154/5/6/7/8/9: 0° $\leq$ T\_A $\leq$ +75°C, 4.75V $\leq$ V\_{CC} $\leq$ 5.25V $82S154/5/6/7/8/9: -55^{\circ}C \le T_{A} \le +125^{\circ}C, 4.5V \le V_{CC} \le 5.5V$

			N82S1	154/5/6	7/8/9	S82S1	54'/5/6	6/7/8/9	
	PARAMETER	TEST CONDITIONS	Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	UNIT
	Input voltage <sup>3</sup>	·····							v
VIH	High	V <sub>CC</sub> = Max	2			2			
VIL	Low	$V_{CC} = Min$			0.85			0.8	
VIC	Clamp <sup>3,4</sup>	$V_{CC} = Min, I_{IN} = -18mA$		-0.8	-1.2		-0.8	-1.2	
	Output voltage	V <sub>CC</sub> = Min							v
VOH	High (82S155/7/9) <sup>3,5</sup>	$I_{OH} = -2mA$	2.4			2.4			
VOL	Low <sup>3,6</sup>	$I_{OL} = 10 \text{mA}$		0.35	0.5				
VOL	Low <sup>3,6</sup>	$I_{OL} = 10 \text{mA}$					0.35	0.5	
	Input current			1					μA
ЧH	High	V <sub>IN</sub> = 5.5V		<1	40		<1	50	
и. И	Low	V <sub>IN</sub> = 0.45V		-10	-100		-10	-150	
li L	Low (CK input)	$V_{IN} = 0.45V$		-50	-250		-50	-350	
	Output current	V <sub>CC</sub> = Max							
IOLK	Leakage <sup>7</sup>	$V_{OUT} = 5.5V$		1	40		1	60	μA
OLIC	Hi-Z state (82S155/7/9)7	V <sub>OUT</sub> = 5.5V		1	40		1	60	μΑ
	• • • • •	V <sub>OUT</sub> = 0.45V		-1	-40		-1	-60	·
los	Short circuit (82S155/7/9) <sup>4,6,7</sup>	$V_{OUT} = 0V$	-20		-70	- 15		-85	mA
lcc	V <sub>CC</sub> supply current <sup>9</sup>	V <sub>CC</sub> = Max		130	155		130	155	mA
	Capacitance <sup>7</sup>	V <sub>CC</sub> = 5.0V							pF
CIN	Input	V <sub>IN</sub> =2.0V		8			8		
COUT	Output	$V_{OUT} = 2.0V$		15			15		

NOTES

1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation of the device specifications is not implied.

2. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ . 3. All voltage values are with respect to network ground terminal.

4. Test one at a time.

5.

6.

Measured with V<sub>IH</sub> applied to O.E.
 Duration of short circuit should not exceed 1 second.

9.  $I_{CC}$  is measured with the  $\overline{O.E.}$  input grounded, all other

inputs at 4.5V and the outputs open.

## Preview.

# 82\$154/6/8 (O.C.)/82\$155/7/9 (T.S.)

### INTEGRATED FUSE LOGIC **SERIES 20**

# AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$ , $R_2 = 1k\Omega$

 $\begin{array}{l} \mathsf{N82S154/5/6/7/8/9:0^\circ C} \leq \mathsf{T_A} \leq +75^\circ \mathsf{C}, \, 4.75\mathsf{V} \leq \mathsf{V_{CC}} \leq 5.25\mathsf{V} \\ \mathsf{S82S154/5/6/7/8/9:-55^\circ C} \leq \mathsf{T_A} \leq +125^\circ \mathsf{C}, \, 4.5\mathsf{V} \leq \mathsf{V_{CC}} \leq 5.5\mathsf{V} \\ \end{array}$ 


				TEST	N82S1	54/5/6/	7/8/9/	S82S1	54/5/6	/7/8/9	
	PARAMETER	то	FROM	CONDITIONS	Min	Typ <sup>1</sup>	Max	Min	Typ <sup>1</sup>	Max	UNIT
	Pulse width				1						ns
тскн	Clock <sup>2</sup> high	CK-	CK+		25	20			20		
TCKL	Clock low	CK+	CK-	1	25	20		ł	20		
ТСКР	Period	CK+	СК+		65	50		]	50	}	
TPRH	Preset/Reset pulse	(I,B)+	(I,B)—		25	20			20		
	Set up time										ns
TIS1	Input	CK+	(I,B) ±		35	30			30		
TIS2	Input (through F <sub>n</sub> )	CK+	F±	C <sub>L</sub> = 30pF	10	5			5		
TIS3	Input (through						ĺ	(			
	Complement array) <sup>4</sup>	CK+	(I,B) ±		45	40			40		
	Hold time										ns
TIH1	Input	CK+	(I,B) ±	1. Sec. 1. Sec		-10	0		-10		
TIH2		CK+	F±			-5	0	{	-5		
	Propagation delay										ns
тско	Clock	F±	CK+			25	30		25		
TOE1	Output enable	F-	0.E		4	20	25		20		
TOD1	Output disable <sup>3</sup>	F+	0.E.+	$C_L = 5pF$		20	25	1	20		
TPD	Output	В±	(I,B)±	$C_{I} = 30 pF$	1	35	40		35		
TOE2	Output enable	В±	(I,B)+		1	35	40	{	35		
TOD2	Output disable <sup>3</sup>	B+	(I,B)	$C_L = 5pF$		35	40		35		
TPRO	Preset/Reset	F±	(I,B)+	$C_L = 30pF$	1	50	65		50		
TPPR	Power-on preset	F-	V <sub>CC</sub> +			0	10		0		

NOTE

1. All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C. 2. To prevent spurious clocking, clock rise time (10%-90%)  $\leq$  10ns.


3. Measured at  $V_T = V_{OL} + 0.5 V$ . 4. When using the Complement Array  $T_{CKP} = 75$ ns (min).

### **TEST LOAD CIRCUIT**




### **VOLTAGE WAVEFORM**


wise specified.




### Preview

### TIMING DIAGRAMS







# 82\$154/6/8 (O.C.)/82\$155/7/9 (T.S.)

#### INTEGRATED FUSE LOGIC SERIES 20


#### **MEMORY TIMING DEFINITIONS**


- Width of input clock pulse. тскн Interval between clock pulses. TCKL Clock period. TCKP Width of preset input pulse. TPRH Required delay between beginning TIS1 of valid input and positive transition of clock. Required delay between beginning TIS2 of valid input forced at flip-flop output pins, and positive transition of clock. TIH1 Required delay between positive transition of clock and end of valid input data. Required delay between positive TIH2 transition of clock and end of valid input data forced at flip-flop output pins. тско Delay between positive transition of clock and when Outputs become valid (with O.E. low). Delay between beginning of Output TOE1 Enable Low and when Outputs become valid. Delay between beginning of Output TOD1 Enable High and when Outputs are in the off state. TPD Propagation delay between combinational inputs and outputs.
- T<sub>OE2</sub> Delay between predefined Output Enable High, and when combinational Outputs become valid.
- T<sub>OD2</sub> Delay between predefined Output Enable Low and when combinational Outputs are in the off state.
- TPRO Delay between positive transition of predefined Preset/Reset input, and when flip-flop outputs become valid.
- TPPR Delay between V<sub>CC</sub> (after poweron) and when flip-flop outputs become preset at "1" (internal Q outputs at "0").

Signetics

## Preview

### TIMING DIAGRAMS (Cont'd)





# 82\$154/6/8 (O.C.)/82\$155/7/9 (T.S.)

### INTEGRATED FUSE LOGIC SERIES 20

.

### Preview

I, B, Q

### LOGIC PROGRAMMING

The FPLS can be programmed by means of Logic Programming equipment.

With Logic programming, the AND/OR/EX-

I. B. Q

i, B, Q

### "AND" ARRAY = (I), (B), (Qp)

#### (T, L, P, R, D), (T, L, P, R, D), (T, L, P, R, D), (T, L, P, R, D)<sub>n</sub> STATE STATE CODE CODE STATE STATE CODE CODE INACTIVE 1,2 0 I. B. Q Н i, B, Q DON'T CARE L ----"COMPLEMENT" ARRAY = (C) 7 ī ACTION CODE ACTION CODE ACTION CODE ACTION CODE INACTIVE 1,3 0 GENERATE A PROPAGATE ٠ TRANSPARENT \_ "OR" ARRAY = (D TYPE) F/F = (A) AND F = (L)"OR" ARRAY = (F/F TYPE) r, a K MUST BE DISABLED IN THIS MODE K MUST BE DISABLED IN THIS MODE ACTION CODE ACTION CODE Tn STATUS Tn STATUS CODE CODE J/K OR D CONTROLLED Α • J-K ACTIVE (Set) Н INACTIVE (Reset) F/F = (A) AND F = (H) $F/F = (\bullet) AND F = (H) OR (L)$ "OR" ARRAY = (J/K TYPE)OR Tn T<sub>n</sub>

I. B. Q

ī, Β, Q

In this Table, the logic state or action of all I/O, control, and state variables is assigned a symbol which results in the proper fusing pattern of corresponding links defined as follows:

ACTION

HOLD

CODE

-

82\$154/6/8 (O.C.)/82\$155/7/9 (T.S.)

I. B. O

i, B, Q

I. B. Q

i, B, Q

#### INTEGRATED FUSE LOGIC SERIES 20

**Signetics** 

CODE

Н

ACTION

RESET

CODE

L

ACTION

TOGGLE

CODE

0


ACTION

SET


### Preview

# 82S154/6/8 (O.C.)/82S155/7/9 (T.S.)


INTEGRATED FUSE LOGIC **SERIES 20** 







## "O.E." ARRAY - (E)



NOTES

- 1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND
- gates T<sub>n</sub>. 2. Any gate (T, L, P, R, D)<sub>n</sub> will be unconditionally inhibited if any one of the I, B, or Q link pairs is left intact.
- 3. To prevent oscillations, this state is not allowed for C
- Ink pairs coupled to active gates T<sub>n</sub>.
   Although links in the O.E. array are isolated from each other,  $E_n = 0$  and  $E_n = \bullet$  are logically equivalent. But if register bank A is enabled with  $E_A = 0$ , then  $E_B$  can still be controlled (and vice versa).

CODE

Н

## Preview

## FPLS PROGRAM TABLE (Logic)

# 82\$154/6/8 (O.C.)/82\$155/7/9 (T.S.)

### INTEGRATED FUSE LOGIC

### SERIES 20 82S154/155

**PROGRAM TABLE** NOTES С (Q = J/K)EA, EB 1. The FPLS is shipped with all links intact. Thus a background of entries **ENTRIES:** INACTIVE TOGGLE 0 IDLE 0 0 corresponding to states of virgin links exists in the table, shown BLANK GENERATE A SET н CONTROL A for clarity. PROPAGATE ٠ RESET L ENABLE • 2. Program unused C, I, B, and Q bits in the AND array as (-). Program I, B(I), Q(P) TRANSPARENT HOLD -DISABLE unused Q, B, P, and R bits in the OR array as (-) or (A), as applicable. --INACTIVE 0 3. Unused Terms can be left blank. (AND) (OR) I, B, Q н 4. Q (P) and Q (N) are respectively the present and next states of flip-P, R, B(O), (Q = D) B(O) F/F TYPE I, B, Q L flops Q. J/a • ACTIVE A . HIGH н DON'T CARE -J/K or C a INACTIVE • LOW L (F/F TYPE) E<sub>B</sub> = EA = (POLARITY) (AND) (controlled) (OR) (POL.) т AND OR E 1 B(I) Q(P) Q(N) P R B(0) R M THIS PORTION TO BE COMPLETED BY SIGNETICS С 2 1 0 3 7 6 5 4 3 2 1 0 3 2 1 0 3 2 1 0 В A BA 7 6 5 4 3 2 1 0 0 1 2 3 4 5 6 # 7 CUSTOMER SYMBOLIZED PART 8 9 10 11 12 13 DATE RECEIVED 14 COMMENTS 15 CF (XXXX) 16 17 18 19 20 21 22 23 щ DAT 24 25 26 27 28 Ъ 29 30 31 FOTAL NUMBER OF PARTS Fc LB # SIGNETICS DEVICE # LA PROGRAM TABLE # PURCHASE ORDER D7 CUSTOMER NAME D6 D5 D4 D3 D2 D1 DO PIN 5 4 3 2 19 18 13 12 9 8 7 6 17 16 15 14

Signetics


### Preview

### FPLS PROGRAM TABLE (Logic)

# 82\$154/6/8 (O.C.)/82\$155/7/9 (T.S.)

INTEGRATED FUSE LOGIC SERIES 20

### 82S156/157



**Signetics** 


# 82\$154/6/8 (O.C.)/82\$155/7/9 (T.S.)

## Preview

### FPLS PROGRAM TABLE (Logic)

### INTEGRATED FUSE LOGIC SERIES 20

PROGRAM TABLE ENTRIES: I, B(I), Q(P) INACTIVE 0 I, B, 0 H	GENERATE PROPAGATE		(Q = J) TOGGLE SET RESET HOLD (Of B(O)			Ē	J/K	IOL E LE TYPE		1	co for 2. Pro uni 3. Un 3. Un	e FP rresp clar ogran used used (P) a	m unu Q, B I Tern and Q	ng to used P, a ns ca	C, I Ind F an b	teso , B, a R bits e left	f virg and C in th blar	in lin Dibit ne O nk.	ıkse: sint Ram	kists ihe A ay a	in th ND : s (—)	e tat array ) or (	) as A), a	howi (). sap	n BLA Progi plical	ANK ram ble.	
I, B, Q L DON'T CARE 1 -	ACTIVE A	]	HIGH	H			(contr	olled)				ps Q	). 	_										1			
(AND)	INACTIVE  (OR)	1	LOW (POL.	<u>ال</u> ا			$\vdash$	<b>—</b>	<u>, (</u>	=/F ' 	TYPE	E) 1		_			EB	=	-İ		EA	-		(PO	LARI	<u> </u>	
	Т					A.		1													(0	B)			ليبي		Ч
s l	) E 🛏		1	T	B	_	Ť			Q (P)	)			$\neg$			_		Q (N	ī)					B(	(0)	
	R C M	3 2	10	3		-	0 7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0	3	2	<b>I</b> I	0
₩	0			Π		Τ	Т	Τ																			
	1						Ι																				
	2					$\square$	$\perp$						$ \rightarrow $	_												$\square$	
	3	⊢∔	-	$\downarrow$	$\rightarrow$	$\rightarrow$	+	+	<u> </u>				$\rightarrow$				_					ļ.,			┝──┦	Н	$\square$
	4		┠╌┠╌	╉┥	-+	-	+	+			_	-	$\rightarrow$							_		$\vdash$				$\vdash$	μ
	5		┟╌┼╌	╉┤	$\rightarrow$	+	+-					-	+	_			_						$\vdash$			Н	$\vdash$
	7	⊢╂–		╉┤	-+	+	+	+		$\left  - \right $		-	-+	-			-		$\vdash$		$\vdash$		$\vdash$			Н	$\vdash$
THIS PORTION TO BE COMP CF (XXXX) CUSTOMER SYMBOLIZED PART DATE RECEIVED COMMENTS	8			╉┤	-+	+	+	+	-	$\left  - \right $		-	-+	-			-						$\vdash$		-	Η	$\vdash$
	9			$\uparrow$	+	+	+	$\uparrow$					+				-1	-	$\square$				Η			Η	
SE BE	0																										
	11			$\Box$				$\Box$																			
N A	12																	-									
	13		$\vdash$			_	_	$\perp$	L				$\rightarrow$														$\square$
	14		┢╌┟╴	+			-	+	L			_	$\rightarrow$				_			_							
	15		$\left  \cdot \right $	+			+	+						_			_										$\vdash$
THIS PORTIC CF (XXX) CUSTOMER SYN DATE RECEIVED COMMENTS	16 17		┝╌┼╴	+			-	+				-		_			-	_					Η				$\square$
	18		╂╌╂╌	+	-+	+	+	+		$\left  - \right $							-			_							
	19			╉─┤		-+-	+	+-									-					·		-			
	20		+-+-				╈	+-						-		$\square$					-				_		
	21		$\square$																								
	22																										
<u> </u>	23																										
DATE	24		$\vdash$	$\downarrow \downarrow$		_	$\perp$			$\square$						Ц										$\square$	$\vdash$
	25	┣-┣-	++	++			-	+	ļ							$\vdash$			$\square$						$ \rightarrow $		$\vdash$
	26 27	┝╌┝╌	╉╌╉╌	+	+			+	-	$\left  - \right $									$\vdash$	-				$\vdash$	<b></b>	$\vdash$	┝─
	27	┝┼┼	+ +	+ +	-+	-+	+	+	┼──		$\vdash$	$\left  - \right $		-		$\vdash$			$\left  \cdot \right $				-			┝─┥	
Rev       Rev	29		++-	+ -		+	+	+	$t^{-}$								-							$\square$			┢
	30		$\uparrow \uparrow$	++		$\neg$	+	+	1-							Η	-		$\square$								
	31							1																			
customer Name Purchase Order # Signetics device # Total Number of Parts Program Table #	FC			$\Box$													-							Y	Y	Y	Y
	PB															-											
	RB																	I									
	LB	$\vdash$	╉╌╋╴	+	$\square$	$\rightarrow$	-+		-						ľ												
	PA	┠┈┧╌	++	+	$\vdash$	-+	-	+	-	<b>i</b>	$\left  - \right $	$ \square$	$\vdash$														
		┠╌┼─	┝╌┝╌	+ +		-+	+	+	┣		$\left  - \right $			-													
	D3	┢┼╌	┼╌┼╴	+ - i	┝─┤	-+	+	+	+	$\vdash$	$\vdash$	$\vdash$	-+	_	6												
CUSTOMER NAME PURCHASE ORDER # SIGNETICS DEVICE # TOTAL NUMBER OF P PROGRAM TABLE #	D2		$\uparrow \uparrow$	$\top$		+	+	+	$\mathbf{t}$			$\vdash$		-	5-												
SU LE LE LE LE LE LE LE LE LE LE LE LE LE	D1			+		$\uparrow$	+	+	1			$\square$			5-												
	DO			T				1							)-				···-								
	PIN	5 4	3 2	9	8	7	6 1	9 18	17	16	15	14	13	12													



# Field-programmable arrays: powerful alternatives to random logic

Bridging design gap, TTL-compatible logic family is described in Part 1 of a two-part article

by Napoleone Cavlan and Stephen J. Durham, Signetics Corp., Sunnyvale, Calif.

□ With the steady growth of integrated circuit technologies, hardly a day goes by without the news that yet another chip has made scores of discrete TTL packages obsolete. Yet, though large-scale integration is packing entire system architectures onto a few chips, it is still impossible to complete a design without some discrete logic to hold the framework together.

The increase of LSI has thus created the need for efficient ways to bridge the gaps between large functional islands. Because of complexity, performance, or uniqueness, these bridges have evolved into nontrivial random-logic configurations that still rely on clusters of small- and medium-scale integrated circuits, whose fixed functions never quite fit the problem. Now Signetics Corp. has attempted to meet the need with a field-programmable logic family.

The family spans three ranges of complexity: at the low end are the field-programmable gate arrays (FPGAs); covering the middle range are the more complex logic arrays (FPLAs); and finally there are the logic sequencers (FPLSs). These last, most complex elements have built-in registers and enable the designer to proceed from state diagram directly to hardware. The family, summed up in the table on p. 110, is compatible with TTL and operates from a +5-volt supply.

The devices provide a powerful and compact alternative to random logic, replacing discrete gates, wires, and connectors, with significant savings in board space,

		FIELD	PROGRA	MM,	ABLE	LOGI	C FAI	MILY				
Device		Organization	Device	Inputs	Outputs <sup>(1)</sup>	Chip enable (CE)	I <sub>cc</sub> (max)	Delay (max)	Availability	Package <sup>(2)</sup>		
FPGA	•	AND/NAND	82S102 82S103		9 OC 9 TS			35 ns	now	N		
501.4	•	AND-OR/ Nor	82S100 82S101		8 TS 8 OC	yes		50 ns	now	N, F		
FPLA	•	AND-OR Self-enable output	82S106 82S107	16	8 OC 8 TS	no	170 mA	70 ns	4079	N		
FPLS	•	AND-OR Complement array 6-bit state register 8-bit output register	82S104 82S105		8 OC 8 TS	yes <sup>(3)</sup>	mA	90 ns	4079	N, F		
	$^{(1)}OC = open collector TS = three-state^{(2)}N = plastic F = Cerdip^{(3)}\widetilde{CE} input may be optionally programmed as preset.$											

power, and cost. Moreover, since all devices can be programmed and modified in the field (as programmable read-only memories can) using readily available programming equipment, the logic can be changed to meet new customer requirements or specifications, or to recover quickly from design errors—after delivery to the field—without expensive printed-circuit-board retooling.

#### **Programming options**

Depending on their complexity, members of the programmable logic family have internal AND gates, OR gates, S-R flip-flops, true or complement buffers, and exclusive-OR (EXOR) gates. Those elements can be combined to perform single-level, double-level, and sequential logic functions—all by blowing fuse links.

There are other fuse options in output structures for the entire logic family, too, since either active-high or active-low functions can be generated without additional hardware or signal delay. Finally, the family is well suited to bus-organized environments such as microprocessor systems, since all its members offer, in addition to open-collector outputs, three-state outputs whose signals are in the high-impedance state until activated by a chip-enable input.

All the logic elements perform standard logic functions that can be represented by augmenting conventional logic symbols with a few new definitions so that they can represent multiple-input gates (see "How the FPLF defines logic," p. 111).

### The gate arrays

The simplest member in the family is the fieldprogrammable gate array, which performs single-level logic functions. The equivalent logic diagram for the FPGA is shown in Fig. 1. The two gate arrays currently available are open-collector (82S102) and three-state output (82S103) versions of the same array, which comprise nine NAND gates fuse-selectively connected to 16 common inputs by true/complement buffers. Fuses in the FPGAs allow individual outputs to be complemented to AND, so that by proper manipulation of the input polarities, and by using De Morgan's theorem, AND, OR, NAND, and NOR logic functions can be easily implemented. The parts thus serve as universal logic elements that can be tailored to applications requiring random logic, as in fault monitors, code detectors, and address decoders for microcomputer systems with memory-mapped I/O.

### The logic arrays

Devices performing two-level combinational logic functions are grouped into the field-programmable logic array (FPLA) category. These elements are a step up in complexity from gate arrays, capable of generating AND-OR, AND-NOR, and their De Morgan equivalents. There are at present two array types in the FPLA family, each with either open-collector or three-state outputs.

The equivalent logic diagram of the first array type, the open-collector output 82S101 (or three-state output 82S100), is shown in Fig. 2. The first level of logic in the device is made up of 48 AND gates fuse-connectable to any of 16 common inputs by true/complement buffers. The second logic level consists of eight OR gates—one per device output—each capable of being selectively coupled to any of the 48 gates. Finally, fusing options are included for generating true or complementary outputs.

The second logic array type, the 82S106/107, has nearly the same organization as the first. The exception is that an additional OR gate with fixed inputs has been added to generate an internal enable command for the output structure. That self-enable is generated whenever any of the AND gates become logically true, which occurs when the external input code matches the internal AND-gate program. In the absence of such a match, all device outputs are unconditionally disabled. The selfenable signal is available externally-the chip-enable input (CE) pin on the 82S100/101 becomes an opencollector output called FLAG. Because of this feature, the 82S106/107 can be viewed as a content-addressable programmable read-only memory, ideally suited to modifying data in large ROMs, as will be shown in the second part of this article.

### **Shared gates**

Both array types benefit from the second level of logic. The advantage here is that the AND gates can be shared—OR gates can couple with up to 48 AND gates. Also, a key advantage of this arrangement over singlelevel logic is that it allows editing—disconnecting invalid AND terms from the OR array and replacing them with spare AND gates (Fig. 3).

Open-collector versions of both gate-array and logicarray devices can form wired-AND outputs in order to expand the number of AND gates available on a single chip. This solves the problem that is posed by applications exceeding the resources of a single device. The only restriction is that the expanded outputs have to be programmed to be active-low.

By far the most powerful members of the family are the field-programmable logic sequencers (FPLS), which add on-chip registers to arrays of AND and OR gates. The

## How the FPLF defines logic

For the most part, schematic representation of logic in the field-programmable logic family follows conventional notation—the devices include AND, OR, and exclusive-OR (EXOR) gates, as well as set-reset (S-R) flip-flops and true or complement buffers. To simplify the representation of fuse-link programmability, however, the FPLF schematics use a matrix arrangement with cross-point coupling to represent intact fuse links.

For example, (a) in the figure shows a typical input and AND gate of a gate array. The square "solder dot" represents a fixed internal connection. Both the line from input A and the line from the output of the inverter intersect the vertical input line of the AND gate; in actuality, fuse links make both connections. An intact fuse link is represented by a round solder dot. Blowing either of the fuse links will determine whether the input to the AND gate is A, or its complement,  $\overline{A}$ . (Leaving both fuses intact holds the output of the AND low, whereas blowing both fuses results in a "don't care" situation, an output that is independent of either input.)

Extending the matrix and cross-point coupling approach a step further, (b) shows the configuration of a two-input AND gate. Since the input to the AND gate crosses the four lines of inputs A and B as well as their complements, the gate serves as a four-input AND while appearing to be a single-input gate. Since the members of the field-programmable logic family have 16 inputs intersecting each AND gate, the gates are actually 32-input devices; the number of inputs used is determined finally by the number of fuses left intact. Thus, in (b), solder dots (or intact fuse links) create the logical equation  $F = \overline{AB}$ .

The exclusive-OR gates on all outputs of the logic-family devices allow programming for either active-high or active-low output signals. As shown in (c), a fuse link grounding one of the two inputs of an EXOR gate results in an active-high output; blowing the fuse results in an output that is active-low.


The details of the fusing mechanisms are shown in (d). AND gates have a fuse in series with a Schottky diode, while OR gate fusing uses an npn transistor. The fuses for the true/complement input buffers and active-high/active-low outputs are in series with resistors.

The analogy between fixed and programmed logic is best shown by the examples in the table. The first example is typical of the single-level logic to which the gate array is applicable. The two-level logic of the second example is satisfied by the logic arrays. Finally, the registered state machine that executes the state transition of the third example is a candidate for the field-programmable logic sequencers.

F ≃ <del>AB</del>

PROGRAMMED LOGIC

FIXED LOGIC




sequencers are actually self-contained state machines, since they can be programmed to perform any synchronously clocked logic sequence.

State machines, whose general structure is shown in Fig. 4a, usually take two forms: Moore machines, in

which the output is a function of the present state only; and Mealy machines, whose output is a function of both the present state and the present input.


Figure 4b shows the basic architecture of the opencollector output 82S104 (or three-state output 82S105),




**1. Gate array.** The simplest device in Signetics' field-programmable logic is the gate array, capable of single-level logic. Any of 16 inputs can connect to nine NAND gates by true/complement buffers. Since outputs can be complemented to AND, manipulating De Morgan's theorem makes the device a universal logic element.

the first members of the FPLS family. With the FPLS, a user may program any logic sequence that can be expressed as a series of jumps between stable states triggered by a valid input condition I at clock time t. The number of states in the sequence depends on the length and complexity of the desired algorithm.

A typical state diagram is shown in Fig. 5. The state from which a jump originates is called the present state P, and that at which it terminates is the next state N. A jump always causes a change in state, but may or may not cause a change in the machine's output F.



**3. Editing.** The logic array's programmable OR gates allow sharing of AND gates, as with gate B at left. The OR array also allows easy editing of logic statements when design changes are made; note how spare gate C at right was used to modify output  $F_1$  to  $F_1'$ .



2. Double deep. The field-programmable logic array carries out two-level combinational logic. The 16 inputs couple to 48 AND gates, which in turn connect to any of nine OR gates. Either true or complement outputs are provided.


All states are arbitrarily assigned and stored in the state register, where the clock and next-state information from the combinational logic are the inputs. State jumps can occur only when transition terms are true. A transition term is, by definition, the logical AND function of the clock, present state, and valid inputs; hence,  $T_n = t \cdot I \cdot P$ . However, since the clock is actually applied to the state register, it may be removed from the equation. When  $T_n$  is true, a control signal is generated that, at clock time t, forces the contents of the state register from P to N and, if necessary, changes the contents of the output register.

### **FPLS organization**

The architecture of the 82S104/105 is a natural extension of the static logic structure of the FPLA. It accepts 16 input variables and provides eight output functions. It has a 6-bit state register and an 8-bit output register; all the internal registers are automatically preset to logic 1 when power is applied. The FPLS provides for 48 transition terms, which can be selected to be either true or complementary.

A look at the equivalent logic diagram of the FPLS (Fig. 6) shows its extension of the static FPLA. The AND and OR gate arrays of the latter have been expanded to control the set and reset (S and R) inputs of six flip-flops (the state register) and to monitor the register's contents over an internal feedback path. Also, an independent 8-bit output register has been added to store output commands generated during state transitions and to hold the output constant during state sequences involving no output changes.

The AND array comprises 48 positive AND gates, each with 44 input connections from a set of true/complement buffers. The AND gates are used to form logic products of 16 external inputs ( $I_0$  to  $I_{15}$ ) with six present-state (P) inputs fed back from the state register. The gates are



**4. State machine.** A state machine (a) takes either a Mealy or Moore form. The architecture of the field-programmable logic sequencer (b) is that of a self-contained Mealy machine, where the output is a function of both the present state and the present input.

therefore called transition terms because, like the transition terms in state diagrams, they issue next-state commands.


The OR array contains 28 positive OR gates, each with 48 input connections to all 48 AND gates. The outputs of the ORs drive the set and reset inputs of the 14 S-R flip-flops that are state and output registers.

The FPLS is made still more flexible by a complement array comprising a single 48-input OR gate that drives an inverter, which then feeds back into the AND array. The complement array forms a bridge between the AND and OR arrays for generating NAND functions of input-jump conditions; the user programs it in such a way as to suit each transition term.


### **De Morgan's theorem**

De Morgan's theorem to reduce logic terms can be easily implemented with the complementary array so that the most use is made of the AND gates. For example, if the transition term is  $T = (Q)(\overline{X} + \overline{Y} + \overline{Z})$ , where Q is the output of the state register and  $\overline{X}$ ,  $\overline{Y}$ , and  $\overline{Z}$  are inputs, three AND gates in the FPLS are required. However, De Morgan's theorem changes the transition term to  $T = (Q) \overline{XYZ}$ , which requires only two AND gates.

The complementary array is also an efficient means of aborting a clocked sequence in the absence of valid jump conditions. As Fig. 7 shows, considerable minimization



**5. State diagram.** Example of a state diagram (a) with four states— A, B, C, and D.  $I_1-I_3$  are jump conditions, which trigger output changes  $F_1-F_3$ . A state change (b) gives rise to transition term  $T_n$ , which is logical AND of clock t, input I, and present state P.





**6. Sequencer.** The field-programmable logic sequencer has 16 outputs, 48 AND gates, and 28 OR gates, plus 14 flip-flops that serve as state and output registers. Either an asynchronous preset input or an output-enable input is available as a programming option.


of AND gates is possible when the detection of valid jumps involves many complements of jump functions, especially as the number of variables increases.

All clocked S-R flip-flops that make up the state and output registers offer the option of asynchronous presetting to all 1s. The 64-state total that can be represented by the state register is adequate in most cases to chart algorithms involving fewer than 48 nonredundant transitions. The register accepts next-state commands (N) from the OR array and supplies present-state information (P) to the AND array.

The output register is similar to the state register, except it has eight states for servicing eight output functions. It accepts the next-output commands  $F_0-F_7$ 








from the OR array and then reflects its contents to the device outputs through the buffered Q outputs of each of the flip-flops. Also, as an added feature to enhance fault isolation, driving input  $I_0$  to +10 volts will route the contents of the state register ( $P_0-P_5$ ) directly to outputs  $F_0-F_5$  without any alteration of the contents of the output register. However, the feature is not recommended for use in a normal mode of operation (as in a Moore machine). This is because it increases the device's maximum current by 5 to 10 milliamperes and thereby lowers the maximum ambient temperature rating of the package by approximately 5°C.

As a final programming option in the 82S104/105, a pin can function as either an active-high asynchronous preset (pr) or an active-low output enable ( $\overline{OE}$ ). The output-enable function forces all outputs to logic 1 (or to



high impedance in the 82S105) and is normally used when the device is sharing a bus. It does not inhibit clocking of the internal registers. The asynchronous preset option, on the other hand, is useful when the logic sequence requires an immediate state-independent return to initial conditions. The state register and output register can also be synchronously preset independently of one another by dedicating that function to one of the input variables in conjunction with a single transition term and a clock pulse.

### **Timing constraints**

The maximum clock rate of the 82S104/105 can be inferred from its timing diagram (Fig. 8), which shows worst-case delays and setup requirements during a typical I/O cycle. Using stable external inputs as a reference, the device can be clocked after a minimum setup time of 60 nanoseconds. The next output (as well as the next internal state) will be valid 30 ns after the positive edge of the clock, giving a total I/O delay of 90 ns. Since both output enable and disable delays are also 30 ns, when the  $\overline{OE}$  pin is used its signal's edge should occur prior to or coincidentally with the clock in order to avoid increasing I/O delays.

The asynchronous preset option includes a clock lockout feature that eliminates the potential hazard of spurious clocking. But, as the timing diagram shows, when using the lockout feature it is possible to miss one clock pulse, which may be prohibitive in some applications.

### **Applications**

The second part of this article, to appear in the next issue of *Electronics*, will provide examples of applications for the gate- and logic-array devices. It will also describe in detail the development of a full-blown cartridge-tape drive controller built with a single logic-sequencer chip. The design example proceeds from flow chart to statesequence diagram to hardware. Field-programmable logic, Part 2

# Sequencers and arrays transform truth tables into working systems

by Napoleone Cavlan and Stephen J. Durham Signetics Corp., Sunnyvale, Calif.

□ Because of its power and flexibility, the Signetics field-programmable logic family is ideal for replacing the discrete logic normally used to interface large-scale integrated devices, as shown in Part 1 [July 5, 1979, p. 109]. The examples of applications that follow show how to exploit its special features.

In designing with these gate and logic arrays and logic sequencers, the user need concern himself only with generating truth tables associated with the state diagrams or sets of Boolean logic equations that define his function. The one restriction is that he must use logic symbols corresponding to the status of fuse links.

As indicated in Fig. 1, an extra set of symbols is needed to describe all the states of FPLF gates corresponding to all combinations of blown and unblown fuse links. Once ordered into truth tables, the user-defined functions are then directly mapped onto standard program tables furnished with FPLF elements, whose fuses are then blown by a logic-type programmer. As the user gains experience, he can manipulate logic variables intuitively and can eventually implement algorithms directly on the program tables with only the device schematics for reference. (The formal step of deriving state diagrams and logic equations will not be considered here.)

Because of their simple and uncommitted structure, FPLF elements are suited to a wide variety of applications, several of them already well documented. The following examples illustrate the typical use of each logic element and match devices with applications.

#### **Bus translator**

Signetics' Instructor 50 microcomputer system is built around the 2650 microprocessor; but for compatibility with other systems and peripheral devices in the hobbyist market, it interfaces to the S100 bus, which is based mainly on 8080 microprocessor signals. Yet to carry out the seemingly unwieldy task of bus translation, only a single FPGA is needed. The gate array translates the logical combinations of timing, enable, and control signals supplied by the 2650 and its I/O hardware into control signals entirely compatible with the S100 bus definitions, as shown in Fig. 2.

The programmable feature of the FPGA is strategically

invaluable in this case since the S100 bus is not yet totally standardized. The FPGA permits easy adaptation of the interface to changes in specifications, which are subject to arbitrary manipulation by manufacturers in the hobby arena.

### **Two-level** logic

The logic arrays add a second level of combinational logic to the gate arrays, and thus another level of versatility. AND/OR combinations of the FPLAs are well suited to carrying out polynomial equations and the like, as shown in the next example.

In systems that transfer large blocks of data, a cyclic redundancy check (CRC) scheme can significantly improve data integrity. The technique appends a check word to a transmitted sequence of data, and the receiving end uses that word to check for errors. A cyclical division of the transmitted data by an industry-standard polynomial generates the CRC word; the remainder from the division forms the check word.


Polynomials lend themselves to serial manipulation, and serial CRC generation and checking are easy to implement. But in a multiple-line data system with parallel organization, a considerable amount of hardware may be needed for parallel-to-serial conversion. Moreover, the multiple-bit clocking for each word carries an inherent speed loss—a factor of 8 for a byte-oriented system. A parallel CRC generator-checker circuit is the answer, developed from the set of logic equations describing the function of the circuit in the form of a state machine.

The general design of the CRC circuit is shown in Fig. 3a, along with the logic equation set for the popular CRC polynomial  $P(x) = x^{16} + x^{15} + x + 1$ . Figure 3b shows that the entire byte-wide parallel CRC generator-checker circuit can be implemented with only five chips: two 8-bit latches, two FPLAs, and an FPGA. The FPLAs contain the set of logic equations controlling the flip-flop inputs, which are expanded from EXOR form to sum-of-products form. In Fig. 3a, variables  $N_0-N_{15}$  represent the next CRC word after clocking, based on the current word  $B_0-B_{15}$  and the present input byte  $D_0-D_7$ .

CRC generation begins by driving the RESET line low to initialize the latches to zero. Pulsing the clock line then transfers the first byte of the data block in at  $D_0-D_7$ . Subsequent bytes are clocked in the same way. The cyclic nature of this design places no limit on the size of the data block that can be processed. During data transmission, the 16-bit CRC word is available at outputs  $B_0-B_{15}$  after the last data byte has been clocked in; it is appended as two check bytes to the data in the block.

### Checking

The circuit is used in the check mode when receiving data containing CRC characters. The last 2 bytes in the data block received are CRC send characters. They too are clocked in and contribute to form a final receive pair of CRC characters, which, for error-free transmission, must both be zero. If an error has occurred,  $B_0-B_{15}$  will be nonzero. The FPGA will detect the nonzero condition and generate an error signal. This parallel CRC format can operate on data blocks at speeds in excess of 5.7



**1. New notation.** The many combinations of blown and unblown fuse links in the field-programmable logic family require new notation. The four possibilities for AND gates are shown in (a), while those for exclusive-OR outputs are in (b). The combinations for OR gates are in (c). The complement array in the logic sequencers is detailed in (d). Finally, OR gates controlling the flip-flops in sequencers are in (e).

megabytes per second.

An interesting use for the FPLA is in changing data at a few locations of a read-only memory (see "How to patch a read-only memory," p. 137).

The abilities of the field-programmable logic sequencer are well demonstrated by its use as a controller for a cartridge-tape transport. In this example, one chip replaces many—a distinct advantage if the controller is to be packed on a single-board microcomputer. Although the chip's function is complex, it can be programmed methodically and worked directly from a flow chart.

### **Controller routines**

The controller executes fixed routines in response to status and input commands that may originate from an input/output bus or a monitoring station. Its outputs operate the velocity servo that drives the cartridge, form I/O status signals, and enable writing of data. The input and output signals of the one-chip controller are shown in detail in Fig. 4.

The controller carries out these eight routines:

■ Move tape fast-forward.

- Move tape slow-forward.
- Move tape fast-reverse.
- Move tape slow-reverse.
- Bring tape to load point when cartridge is inserted.
- Rewind tape to load point.


• Rewind tape to beginning and eject cartridge in response to unload command.

• Rewind tape to beginning and eject cartridge in response to auto-unload true condition.

The routines could be represented concisely in a conventional Mealy state diagram, but that often obscures the actual machine function. Flow charts are more easily understood, where input variables, machine states, and output functions are given variable names. Such a chart is shown in Fig. 5.

### **Diagramming the flow**

What would be transition terms in a Mealy state machine become true/false statements regarding the system inputs (taken one at a time) in the chart. The correlation is most obvious in the simple example in Fig. 6. The flow chart in (a) shows a conditional change from



2. Translator. Getting S100 bus signals, which are mostly 8080 microprocessor signals, out of a 2650 microprocessor calls for a field-programmable gate array. One 82S103 translates signals from the 2650 and its companion 2656 interfacing chip to the hobby bus.

state A to state B. The conditions in the flow chart's diamonds must be simultaneously satisfied for the state change to occur. The conditions take on variable names, and for this example, which arbitrarily assumes a 4-bit state register, three inputs, and two outputs, the corresponding state diagram is shown in Fig. 6b.

The transition from A to B denotes a jump from 10  $(1010_2)$  to 13  $(1101_2)$  and an output transition to 2  $(10_2)$  at the next clock pulse if the combination  $X_n = 4$   $(100_2)$  is true. The transition is synthesized by forming a transition term  $T = P_3 \overline{P}_2 P_1 \overline{P}_0 I_2 \overline{I}_1 \overline{I}_0$  and using term T at the next clock pulse to generate next-state and next-output commands for the state and output registers, respectively. For the state register, flip-flops  $N_0$  and  $N_2$  are set by connecting T to set lines  $S_0$  and  $S_2$ , and flip-flop  $N_1$  is reset by coupling T to the  $R_1$  reset line. Similarly, for the output register bit  $F_0$  is reset and bit  $F_1$  is set by connecting T to corresponding flip-flop reset ( $R_0$ ) and set ( $S_1$ ) lines.

#### **Controller conditions**

Referring again to the controller flow chart, it can be seen that whenever the tape-drive power is turned on, or when an interlock is opened, the transport must be stopped. That is achieved by an input signal to the controller called INTRDY that resets the state register with an unconditional jump to state 1 or STOP. When that occurs, all outputs on the FPLS chip become inactive, WRITE is inhibited, and speed and direction are arbitrarily set to SLOW and REVERSE. From the STOP state, operation into any mode ocurs by state and output jumps when all of the intervening conditions are simultaneously satisfied.

As an example, writing at normal speed will occur with a jump from state 1 to state 3, which requires that the following criteria be satisfied:


- The data cartridge is in place; therefore CIP is true.
- The drive has been addressed; SEL is true.
- The tape has been commanded to run; TR is true.
- The controller is not in state 6; state 6 is false.

• The tape should move slowly; therefore FAST is true (an active-low signal).


The tape should move forward; FWD is true.

In tracing the jump between these states two things must be noted. First, the commands RWD, UNL, and TR are mutually exclusive, so that when either is true the others can be considered false or "don't care." Second, after TR = true, the condition (State = 6?) is inserted to indicate invalid jumps to states 2 and 3, which could originate from state 6 with an AUTO UNL false. Clearly, these should be avoided to inhibit honoring requests for read slow (or fast) forward while stopped at the end of the tape. So, the (State = 6?) condition is a reminder to avoid programming  $6 \div 2$  and  $6 \div 3$  state jumps in the FPLS. A similar argument holds for (State = 7?) and (State = 11?) conditions.


After data has been either written or read, the tape drive is commanded to stop by TR false, which causes a



**3. Error-free.** The technique of using a cyclic redundancy check (CRC) word for error-free data transmission requires complex logic to generate the word (a). A pair of logic arrays, two latches, and a gate array (b) do the job, which usually requires a boardful of chips.



4. Tape controller. A field-programmable logic sequencer like this tape controller can perform extremely complex tasks. The 82S105 receives commands from an input/output bus or monitor, and provides all the necessary signals for driving the tapetransport servo-motor mechanism.



5. Goes with the flow. The first step in designing the controller is preparing a flow chart of the operation. The chart is much easier to understand than a state diagram or Mealy machine, yet provides all the information needed for programming the logic-sequencer chip.

jump from state 3 (RUN SLOW FORWARD) to state 1. By similar arguments, the tape drive can be run either fast or slow in either forward or reverse directions by jumping to states 2, 4, and 5.

When the end of tape is reached (EOT true), the tape

 $3 \rightarrow 6$ . Once in state 6, the tape drive can no longer move in the forward direction because of the State 6 false condition preceding states 2 and 3. If AUTO UNL is true, the drive will automatically rewind (state 12), wait for tape to decelerate (state 13), eject the tape cartridge drive is stopped. That is implemented by jumps 2 - 6 or (state 14) and stop. If AUTO UNL is false, the drive must

## How to patch a read-only memory

It is a shame to throw away read-only memories. But often firmware-based systems must commit control programs to large mask-programmed ROMs, only to have a design revision requiring a new program—and a new ROM. If no pin-compatible, user-programmable ROM is available, the customer could end up waiting out the 5-to-10-week turnaround time for the new mask parts—and throwing away his inventory of old ROMs.

One way to save an obsolete ROM (or even PROMs—it hurts to throw them away, too) is by patching, which redirects certain addresses to an adjunct smaller memory. This can be done most efficiently with an 82S107 fieldprogrammable logic array.


As a ROM patch (FPRP), the FPLA becomes a programmable, content-addressable PROM that continually monitors the address bus. As shown in the figure, when the FPRP encounters a match that signals a correction of data, its flag output (FL) disables the ROM, and new data from the FPRP is put on the output bus. If, for example, address 750 were to be given new data A9, address 5FE were to be given 7F, and addresses OA4–OA7 were all to be reassigned B4, the FPRP would be programmed as in the table. For a 12-bit address, only inputs  $I_0-I_{11}$  are used, and the remaining four,  $I_{12}-I_{15}$  then become "don't care." (Incidentally, inputs  $I_0$  and  $I_1$  in the

second product term are also "don't care" because they define an address block of four locations.)

The address comparator can patch up to 48 nonoverlapping addresses anywhere within a memory field of 64 kilobytes. Block addressing is possible, too, using the FPRP's true or complement input buffers. Moreover, the number of addresses can be expanded by hooking several devices in parallel and wire-ANDing their flag outputs.

Since the outputs of the ROM patch primarily define a byte of memory data rather than a set of logic functions, output polarity is not controlled. Also, to maintain compatibility with the gate array, the FPRP generates its selfenable signal with a fixed multiple-input OR gate; the only disadvantage of that method is addresses (AND terms), once programmed, may no longer be deleted.

The ROM patch affords a recovery strategy effective in several design situations, including modifications of dedicated application programs, operating systems, assemblers, and monitor routines. It also permits on-site optimization of system parameters, in accordance with, say, environmental variables, and allows custom function options and product-line diversification. The customer need only allot board space next to the mask ROM for an FPRP; no parts are actually used until program changes are required after the product is in the field.




wait for either a rewind command (RWD), an unload command (UNL), or reverse command (FWD).

If the tape is moved in the reverse direction until the beginning (BOT), the drive is stopped. This is implemented by a jump from states 4 or 5 to state 7. Once in state 7, the tape drive can no longer move in the reverse

direction because of the state 7 false condition preceding states 4 and 5. The tape will remain stopped at the beginning until TWD, UNL, or FWD commands are given.

If no cartridge is in place (CIP false) when the tape drive is turned on, the controller will jump from state 1 to 8, and signal EMPTY. When a cartridge is installed,



**6. Flow chart to state diagram.** Simple transition from state A to state B is shown in flow chart (a). Three inputs  $(X_0, X_1, X_2)$  and two outputs  $(Y_0, Y_1)$  are assumed. The contents of a four-bit state register show the transition from state A (1010<sub>2</sub>) to state B (1101<sub>2</sub>).


CIP = true implements a jump from state 8 to 9. In state 9 the tape will rewind in fast reverse until a BOT mark is reached. BOT true implements a jump from state 9 to 10. The tape now runs at slow speed in the forward direction until the load point (LP) is reached. LP true implements a jump from state 10 to 11 indicating STOPPED AT LP. From state 11, forward, reverse, or unload commands can be executed, but not rewind, because of the state 11 condition preceding state 9. That keeps RWD from being needlessly repeated.

### State jump

A single state jump is shown in detail in Fig. 7. The transition is from state 1 to 2. In the latter, the controller is required to enter the READ FAST FORWARD routine from STOP when:

- CIP is true.
- SEL is true.
- TR is true.
- State 6 is false.
- FWD is true.
- FAST is true.

In response to this jump, the controller outputs that must change to issue the appropriate commands are run (TR),



7. Detailed state jump. The transition from state 1 (STOP) in the tape cartridge controller to state 2 (READ FAST FORWARD) is shown in flow-chart form. That part of the logic sequencer coding of the state jump is shown below, including transition and output terms.

TABLE 1: CO	TABLE 1: COMPARISON OF DESIGN ALTERNATIVES FOR TAPE CONTROLLER										
Parameter	Field-programmable logic sequencer	Discrete logic	Monolithic Memories Inc.'s Programmable Array Logic								
Chip count	1 chip	6 chips	14 chips								
Circuit-board area	0.84 in. <sup>2</sup>	2.13 in. <sup>2</sup>	3.78 in. <sup>2</sup>								
Power (typical)	0.60 W	1.36 W	4.8 W								
Speed	90 ns/state	132 ns/state	105 ns/state								
Voltage	+5 V	+5 V	+5 V								
Cost (high-volume production)	\$12	\$14	\$48								

_				Field-programmable device							
Туре	Manufacturer	Model	Gate array	Logic array	ROM patch	Logic sequencer	Availability				
	Signetics	, FP-103									
e Mirca Ceire		FP-104									
	Baldhorn Priz Thips	· PR-100		•			now				
	Curtis	PR-100A		÷	•						
	Data I/O	10		and the second second second second second second second second second second second second second second second							
	Data I/O	17,19	•	•	•	•	3079				
Memory	Sunrise	SM100		•	٠		now				
	Electronics	300100	•			•	in developme				
Hybrid	Stag	PPX-Plus					now				
1176110	Juay	EF A TIUS	•				in developme				

forward (FWD), and fast (FAST).

The flow chart of the controller routines is complete with 14 states and 36 state jumps (including synchronous reset). As such, four state-register flip-flops sufficiently represent all states. All state jumps can be directly programmed into the chip from the flow chart. All state jumps occur on the leading edge of the clock.

The advantage of a controller built with the FPLS is best shown by a comparison to discrete logic, which would comprise PROMS, latches, and gates, using the same state diagram as for the FPLS. Table 1 compares the FPLS controller with a discrete implementation as well as with Monolithic Memories Inc.'s Programmable Array Logic chips, in several aspects.

### Programming

The key to design flexibility with programmable logic is the availability of programming equipment. The need for PROMs in this equipment has led to a large number of memory programmers being offered by several manufacturers. Generally, they operate with personality card sets that meet the requirements of various PROM technologies. Suppliers have already begun developing sets compatible with memory programmers for logic devices. Hardware is expected to be available by the end of the third quarter of this year.

For the concept to work, the logic devices must be manipulated as memory chips are—by defining the desired fusing pattern in terms of an address-data relationship. Although this tends to obscure the logic function of the device, which is not visible on the program table, it is sure to provide low-cost programming equipment that can be manned by low-skilled labor.

Logic programming is another possibility, and lowcost equipment is already available from Signetics. Logic programmers allow direct entry of the logic function from the program table; no reference to the device logic diagram is necessary, and the user need not specify the status of each individual link in a device. Such programmers are more convenient for engineering use during the initial design phase, but with their high programming speed—about 10 seconds per device—can also be effective in production. Their only drawback is that they are dedicated machines and cannot program PROMS.

Some manufacturers offer a hybrid type of PROM programmer that can also be configured to do logic programming. Table 2 shows the various options available to prospective users now, or in the near future.

# SIGNETICS

**HEADQUARTERS** 811 East Arques Avenue P.O. Box 409 Sunnyvale, California 94086 Phone: (408) 739-7700 Phone: 1992 ARIZONA Phoenix Phone: (602) 265-4444 CALIFORNIA Canoga Park Phone: (213) 340-1431 Cupertino Phone: (408) 725-8100 Inglewood Phone: (213) 670-1101 Irvine Phone: (714) 833-8980 (213) 588-3281 San Diego Phone: (714) 560-0242 COLORADO Aurora Phone: (303) 751-5011 CONNECTICUT Danbury Phone: (203) 744-6066 DELAWARE ELAWARE Call: Micro-Comp. Baltimore Phone: (301) 247-0400 **FLORIDA** Lighthouse Point Phone: (305) 782-8225 GEORGIA Atlanta Phone: (404) 953-0067 ILLINOIS Schaumburg Phone: (312) 843-7805 Kokomo Phone: (317) 453-6462 KANSAS Overland Park Phone: (913) 341-8181 MARYLAND Glen Burnie Phone: (301) 787-0220 Woburn Phone: (617) 938-1000 MICHIGAN Farmington Hills Phone: (313) 476-1610 MINNESOTA Edina Phone: (612) 835-7455 Cherry Hill Phone: (609) 665-5071 Piscataway Phone: (201) 981-0126 NEW YORK Liverpool Phone: (315) 451-5470 Melville Phone: (516) 752-0130 Wappingers Falls Phone: (914) 297-4074 Raleigh Phone: (919) 851-2013 OHIO Worthington Phone: (614) 888-7143 reeneville Phone: (615) 639-0251 usun Phone: (512) 458-2591 Dallas Phone: (214) 661-1296 UTAH Bountiful Phone: (801) 298-2624 CANADA SIGNETICS CANADA, LTD. Etobicoke. Ontario Phone: (416) 626-6675 SIGNETICS CANADA, LTD./LTEE. Pointe-Claire, Quebec Phone: (514) 697-3385 REPRESENTATIVES

INDIANA MASSACHUSETTS NEW JERSEY NORTH CAROLINA TENNESSEE TEXAS ALABAMA Huntsville Electronic Sales, Inc. Phone: (205) 533-1735

CALIFORNIA Los Gatos os Gatos Sierra Technology Phone: (408) 354-9986

San Diego Mesa Engineering Phone: (714) 278-8021 CONNECTICUT anbury Kanan Associates Phone: (203) 265-2404 FLORIDA Altamonte Springs Semtronic Associates Phone: (305) 831-8233 Clearwater Semtronic Associates Phone: (813) 461-4675 Hone: (312) 640-9633 INDIANA Fort Wayne Insul-Reps, Inc. Phone: (219) 482-1596 Indianapolis Insul-Reps, Inc. Phone: (317) 842-5203 IOWA Cedar Rapids Comstrand Inc. Phone: (319) 377-1575 KANSAS KANSAS Shawnee Mission B. C. Electronic Sales Phone: (913) 888-6680 MARYLAND Baltimore Micro-Comp. Inc. Phone: (301) 247-0400 MASSACHUSETTS eading Kanan Associates Phone: (617) 944-8484 MiCHIGAN Bloomfield Hills Enco Marketing Phone: (313) 642-0203 MINNESOTA Mel Foster Technical Sales Phone: (612) 941-9790 MISSOURI St. Louis t. Louis B. C. Electronic Sales Phone: (314) 731-1255 NEVADA Sierra Technology Phone: (408) 354-9986 NEW MEXICO Power Enterprises Phone: (505) 298-1918 NEW YORK Ithaca Bob Dean, Inc. Phone: (607) 272-2187 OHIO Cleveland Norm Case Associates Phone: (216) 333-4120 Dayton Norm Case Associates Phone: (800) 362-6631 OKLAHOMA Tulsa Cunningham Co. Phone: (918) 492-0390 OREGON lillsboro Western Technical Sales Phone: (503) 640-4621 TEXAS Austin Cunningham Co. Phone: (512) 459-8947 Dallas Cunningham Co. Phone: (214) 233-4303 Houston Cunningham Co. Phone: (713) 461-4197 ViRGINIA Lynchburg Micro-Comp. Inc. Phone: (804) 237-6221 WASHINGTON iellevue Western Technical Sales Phone: (206) 641-3900 Spokane Western Technical Sales Phone: (509) 922-7600 WASHINGTON, D.C. Call: Micro-Comp. Baltimore Phone: (301) 247-0400 WISCONSIN Waukesha

COLORADO CONNECTICUT

Arrow Electronics Phone: (203) 265-7741

Micro-Tex, Inc. Phone: (414) 542-5352

DISTRIBUTORS ALABAMA LABAMA untsville Hall-Mark Electronics Phone: (205) 837-8700 Hamilton/Avnet Electronics Phone: (205) 837-7210 Pioneer Electronics Phone: (205) 837-9300 ARIZONA Hamilton/Avnet Electronics Phone: (602) 894-9600 Wyle Distribution Group Phone: (602) 249-2232 CALIFORNIA Costa Mesa Avnet Electronics Phone: (714) 754-6111 Hamilton Electro Sales Phone: (714) 641-4100 Culver City Hamilton/Avnet Electronics Phone: (213) 558-2121 Hamilton/Avnet Electronics Military Phone: (213) 558-2901 El Segundo Wyle Distribution Group Phone: (213) 322-8100 Irvine vine Schweber Electronics Phone: (714) 556-3880 Wyle Distribution Group Phone: (714) 979-2125 San Diego Anthem Electronics Phone: (714) 279-5200 Hamilton/Avnet Electronics Phone: (714) 571-7510 Wyle Distribution Group Phone: (714) 565-9171 San Jose Anthem Electronics Inc. Phone: (408) 946-8000 Santa Clara Schweber Electronics Phone: (408) 496-0200 Wyle Distribution Group Phone: (408) 727-2500

Sunnyvale Arrow Electronics Phone: (408) 745-6600 Hamilton/Avnet Electronics Phone: (408) 743-3366 CANADA Calgary, Alberta Hamilton/Avnet Electronics Phone: (403) 230-3586 Downsview, Ontario Cesco Electronics Phone: (416) 661-0220 Mississauga, Ontario Hamilton/Avnet Electronics Phone: (416) 677-7432 Zentronics Zentronics Phone: (416) 451-9600 Montreal, Quebec Cesco Electronics Phone: (514) 735-5511 Zentronics Phone: (514) 735-5361 Citione: (314) 735-3361 Ottawa, Ontario Cesco Electronics Phone: (613) 729-5118 Hamilton/Avnet Electronics Phone: (613) 226-1700 Zentronics Phone: (613) 238-6411 Quebec City Cesco Electronics Phone: (418) 524-4641 Ville St. Laurent, Quebec Hamilton/Avnet Electronics Phone: (514) 331-6443 enver Arrow Electronics Phone: (303) 758-2100 Wyle Distribution Group Phone: (303) 457-9953 Englewood Hamilton/Avnet Electronics Phone: (303) 740-1000 anbury Hamilton/Avnet Electronics Phone: (203) 797-2800 Schweber Electronics Phone: (203) 792-3500 Wallingford

FLORIDA Ft. Lauderdale Arrow Electronics Phone: (305) 776-7790 Hamilton/Avnet Electronics Phone: (305) 971-2900 Hollywood Schweber Electronics Phone: (305) 927-0511 Palm Bay Arrow Electronics Phone: (305) 725-1480 St. Petersburg Hamilton/Avnet Electronics Phone: (813) 576-3930 GEORGIA Atlanta Schweber Electronics Phone: (404) 449-9170 Norcross Arrow Electronics Phone: (404) 449-8252 Hamilton/Avnet Electronics Phone: (404) 447-7500 ILLINOIS Chicago Bell Industries Phone: (312) 982-9210 Elk Grove Schweber Electronics Phone: (312) 364-3750 Schaumburg Arrow Electronics Phone: (312) 893-9420 Bensenville Hamilton/Avnet Electronics Phone: (312) 860-7700 INDIANA NDIANA dianapolis Pioneer Electronics Phone: (317) 849-7300 Arrow Electronics Phone: (317) 243-9353 Hamilton/Avnet Electronics Phone: (317) 844-9333 KANSAS Overland Park Hamilton/Avnet Electronics Phone: (913) 888-8900 MARYLAND altimore Arrow Electronics Phone: (301) 247-5200 Columbia Hamilton/Avnet Electronics Phone: (301) 995-3500 Prone: (301) 993-3300 Gaithersburg Pioneer Washington Electronics Phone: (301) 948-0710 Schweber Electronics Phone: (301) 840-5900 MASSACHUSETTS Schweber Electronics Phone: (617) 275-5100 Burlington Lionex Corp. Phone: (617) 272-9400 Woburn Arrow Electronics Phone: (617) 933-8130 Hamilton/Avnet Electronics Phone: (617) 273-7500 MICHIGAN Ann Arbor Arrow Electronics Phone: (313) 971-8220 Grand Rapids Hamilton/Avnet Electronics Phone: (616) 243-8805 Phone: (313) 522-4700 Phone: (313) 522-4700 Phone: (313) 522-4700 Phone: (313) 525-1800 Schweber Electronics Phone: (313) 525-8100 MINNESOTA Eden Prairie Schweber Electronics Phone: (612) 941-5280 Minneapolis Arrow Electronics Phone: (612) 830-1800 Hamilton/Avnet Electronics Phone: (612) 932-0600 MISSOURI Earth City Hamilton/Avnet Electronics Phone: (314) 344-1200 St. Louis Arrow Electronics Phone: (314) 567-6888 NEW HAMPSHIRE Arrow Electronics Phone: (603) 668-6968

# Dallas Hall-Mark Electronics Phone: (214) 341:1147 Hamilton/Avnet Electror Phone: (214) 659-4111 Quality Components Phone: (214) 387-494 Schweber Electronics Phone: (214) 661-5010 NEW JERSEY Cherry Hill Hamilton/A Phone: (60 on/Avnet Electronics : (609) 424-0100 Fairfield Hamilton/Avnet Electronics Phone: (201) 575-3390 Schweber Electronics Phone: (201) 227-7880 Moorestow Arrow Electronics Phone: (609) 235-1900 Saddlebrook Arrow Electronics Phone: (201) 797-5800 NEW MEXICO Ibuquerque Hamilton/Avnet Electronics Phone: (505) 765-1500 NEW YORK Buffalo Summit Distributors Phone: (716) 887-2800 East Syracuse Arrow Electronics Phone: (315) 652-1000 Hamilton/Avnet Electro Phone: (315) 437-2642 nics Farmingdale, L.I. Arrow Electronics Phone: (516) 694-6800 Liverpool Arrow Electronics Phone: (315) 652-1000 Melville Hamilton/Avnet Electronics Phone: (516) 454-6012 Rochester Arrow Electronics Phone: (716) 275-0300 Hamilton/Avnet Electronics Phone: (716) 475-9130 Schweber Electronics Phone: (716) 424-2222 Westbury, L.I. Schweber Electronics Phone: (516) 334-7474 NORTH CAROLINA Greensboro Pioneer Electronics Phone: (919) 273-4441 Raleigh Hamilton/Avnet Electronics Phone: (919) 829-8030 Winston-Salem Arrow Electronics Phone: (919) 725-8711 OHIO Beechwood Schweber Electronics Phone: (216) 464-2970 Cleveland Hamilton/Avnet Electronics Phone: (216) 831-3500 BELGIUM M.B.L.E. Pioneer Electronics Phone: (216) 587-3600 Centerville Arrow Electronics Phone: (513) 435-5563 Dayton Hamilton/Avnet Electronics Phone: (513) 433-0610 Pioneer Standard Electronics Phone: (513) 236-9900 Solon Arrow Electronics Phone: (216) 248-3990 OKLAHOMA Tulsa Quality Components Phone: (918) 664-8812 OREGON Lake Oswego Hamilton/Avnet Electronics Phone: (503) 635-8831 PENNSLYVANIA orsham Schweber Electronics Phone: (215) 441-0600 Pittsburgh Arrow Electronics Phone: (412) 856-7000 Pioneer/Pittsburgh Phone: (412) 782-2300 TEXAS

Hamilton/Avnet Electronics Phone: (512) 837-8911 Quality Components Phone: (512) 835-0220

Honce (124) Gold Gold Gold Hamilton/Avnet Electronics Phone: (713) 780-1771 Quality Components Phone: (713) 772-7100 Schweber Electronics Phone: (713) 784-3600 ISRAEL Rapac Electronics, Ltd. Tel Aviv Phone: 477115-6-7 UTAH Salt Lake City Hamilton/Avnet Electronics Phone: (801) 972-4300 ITALY Philips S.p.A. Milano Phone: 2-6994 Arow Electronics Phone: (206) 643-4800 Hamilton/Avnet Electronic Phone: (206) 453-5844 Wyle Distribution Group Phone: (206) 453-8300 onics WISCONSIN Oak Creek Arrow Electronics Phone: (414) 764-6600 Electronica S.A. de C.V. Mexico D.F. Phone: 533-1180 New Berlin Hamilton/Avnet Electronics Phone: (414) 784-4510 NETHERLANDS Philips Nederland B.V. Eindhoven Phone: (040) 79 33 33 FOR SIGNETICS NEW ZEALAND Philips Electrical Ind. ELCOMA Auckland Phone: 867119 PRODUCTS WORLDWIDE: ARGENTINA Fapesa I.y.C Buenos-Aires Phone: 652-7438/7478 AUSTRALIA Philips Industries-ELCOMA Lane-Cove, N.S.W. Phone: (02) 427-0888 Oueensland Brisbane (07) 277-3332 South Australia PORTUGAL Philips Portuguesa SARL Lisbon Phone: 68 31 21 Adelaide (08) 45-0211 Victoria Melbourne (03) 544-7833 SINGAPORE/MALAYSIA Philips Singapore Pte., Ltd. Singapore Phone: 538811 Western Australia Perth (09) 277-4199 SOUTH AFRICA E.D.A.C. (PTY), Ltd. AUSTRIA Osterrichische Philips Wien Phone: 93 26 22 SPAIN Copresa S.A. Barcelona Phone: 329 63 12 Phone. .... SWEDEN Elcoma A.B. Stockholm Phone: 08/67 97 80 Brussels Phone: 523 00 00 BRAZIL Ibrape Electronica Ltda. Sao Paulo Phone: (011) 211-2600 SWITZERLAND Philips A.G. Zurich Phone: 01/44 22 11 CHILE Philips Chilena S.A. Philips Chilena S.A Santiago Phone: 39-4001 COLOMBIA Sadape S.A. Bogota Phone: 600600 DENMARK Miniwatt A/S Kobenhavn Phone: (01) 69 16 22 Findle. (01) 69 10 7 FINLAND Oy Philips Ab Helsinki Phone: 1 72 71 FRANCE R.T.C. Paris Phone: 355-44-99 GERMANY alvo Hamburg Phone: (040) 3296-1 GREECE Philips S.A. Hellenique Athens

TAIWAN Philips Taiwan, Ltd. Taipei Phone: (02) 563-1717 THAILAND Saeng Thong Radio, Ltd. Bangkok Phone: 34985/36980 TURKEY Turk Philips Ticaret A.S. Istanbul Phone: 453250 UNITED KINGDOM Mullard, Ltd. London Phone: 01-580-6633 VNITED STATES Signetics International Corp. Sunnyvale, California Phone: (408) 739-7700 URUGUAY Luzilectron SA Montevideo Phone: 943 21 VENEZUELA ndustrias Venezolanas Philips S.A. HONG KONG Philips Hong Kong, Ltd. Caracas Phone: 239-8180

Atnens Phone: 915 311

Hong Kong Phone: 12-245121

Printed in U.S.A. August 1981

# SALES OFFICES

onics

INDIA Peico Electronics & Elect. Ltd. Elcoma Div

INDONESIA INDONESIA PT. Philips-Ralin Electronics Jakarta Phone: 581058

coma Div. Bombay Phone: 295-144

IRELAND Philips Electrical Ltd. Dublin Phone: 693355

JAPAN Signetics Japan, Ltd. Tokyo Phone: (03) 230-1521

KOREA Philips Elect Korea Ltd.

NORWAY Electronica A.S. Oslo Phone: (02) 15 05 90

Lima Phone: 628599

Makata-Rizal Phone: 868951-9

Johannesburg Phone: 24-6701-3

PHILIPPINES Philips Industrial Dev., Inc.

Seoul Phone: 44-4202

MEXICO

PERU Cadesa

Signetics



a subsidiary of U.S. Philips Corporation

Signetics Corporation 811 East Arques Avenue PO. Box 409 Sunnyvale, California 94086 Telephone 408/739-7700