

# TECHNOLOGY LEADERSHIP BIPOLAR MICROPROCESSOR

\$2.95



Expand your present 8080A based system, yet use all of the software you've developed, with the Signetics 8080A Emulator. Built with the 3001/3002 bipolar bit slice microprocessor, the emulator executes all 8080 instructions at speeds from 2 to 9 times faster than the 8080, uses a single 5 volt supply, a single phase clock, and is microprogram expandable.

The emulator kit comes complete with all parts needed to construct this bipolar replacement for the 8080A, 8228, 8224 and 8212, including preprogrammed PROMS and P.C. board. The accompanying manual tells how to build it, how to use it, and gives a thorough tutorial description of the design and theory of operation. With this \$299 kit you can have 8080A emulation in 6 hours. **Order 3000KT8080SK**.



Reach for this book anytime you need information on bipolar microprocessors. The following pages have everything here for quick easy reference to data sheets on:

- Bit Slice Microprocessor
- Sequencers
- Microcontroller
- Selected Interface Products

with selection guides and summary data sheets for:


- Memory Products (including FPLA)
- Analog Interface Products
- Interface Circuits
- System Logic

and references and data sheets on:

- Development Systems
- Development Software

and data sheets on kits and application notes. Yes, it's all here.

# THE INDUSTRY'S LEADING FAMILY OF BIPOLAR MEMORIES TO PICK FROM.



Signetics is the total memory supplier. To meet the needs of microprocessor users and system designers, Signetics offers a complete line of memory products. Here are a few examples:

- Bipolar and Static MOS RAMS Bipolar 8 to 1024 bits, access times to 35ns MOS Static 256x4 to 4096x1<sup>\*</sup>, access time to 85ns
- Dynamic MOS RAMS To 16Kx1
- Bipolar and MOS ROMS and PROMS Bipolar and MOS Static ROMS to 16K bits Bipolar PROMS to 16K bits\* MOS EROMS\* to 8 K bits Character Generators
- Bipolar FPLA/PLA
- Bipolar CAMS and Register Files

Selection guides are provided in the Bipolar Microprocessor book. For more information send for the full list of total MOS and bipolar memory line.


\*Available 1st quarter 1977



Complete with the 8X300, clock crystal, 4 I/O ports, 256 bytes of working storage, 512 words of program storage, and P.C. board with wire wrap area, the kit is ready to be used as a basic starter system for your own controller design. There are 450 empty PROM locations that can be used to hold the program for your controller using this, the industry's first high speed (Schottky) complete 8-bit microprocessor. The remaining 62 locations contain diagnostics which can be used to check out the board or monitor the 8X300 through Single Step and Instruction Jam features of this kit. This \$299 kit is a fast, inexpensive way to get started with the 8X300. **Order 8X300KT100SK**.

## signetics

4



Making your microprocessor system do its job requires interface to the outside world. Signetics Analog Interface products link your microprocessor to displays and sensors. Here are a few examples:

- Peripheral Interface
   Drivers to 80 volts (DS3611 series—UDN5711 series)
   Line Receivers and Drivers
- Display Interface Display Decoder/Drivers to 100 volts—DM8880/-1 NE584, NE585, NE582
- D/A Converters to 8 bits MC1408-8, NE5008/9
- Comparators NE521/522, LM111/211/311, LM119/219/319, LM139/239/339, LM193/293/393
- Timers NE553/554/555/556

plus an assortment of popular voltage regulators, phase locked loops, amplifiers and other specialized circuits.

Selector guides are provided in the Bipolar Microprocessor book. For more information send for Signetics Analog manual for data sheets and application notes.


# signetics

5




An easy way to get a complete set of parts for a bit slice microprocessor is with this kit of parts. An 8-bit processor can be constructed using the four 3002's with microcontrol provided by the 3001 and two 82S114's contained in the kit. In addition you get two 8T26A bus transceivers and an 8T31 bidirectional I/O ports to round out the parts complement. For your start in bit slice microprocessors, get this \$230 value with data book for \$100. **Order 3000KT100SK**.

# OUR BOOK DESCRIBES SMS McSIM AND OTHER DESIGN SUPPORT SYSTEMS.



Development of complicated microprocessor based systems and controllers can be difficult, but with the help of appropriate support systems the work can be considerably eased. Signetics presents its own as well as commercially available support products for the new Bipolar Microprocessor book. Send for one on your company letterhead today. We'll tell you about the 8X300 Microcontroller Simulator, PROM Programmers, FPLA Programmers, the Cross Assembler and other aids for system development that will be invaluable to you in both time and money.



Signetics "Answermen" are there to solve your problems not just sell you a microprocessor. Microprocessor Application Specialists, 9 in all, located in strategic parts of the country serve customers in all corners of the continental United States. Well versed in Signetics MOS, bipolar bit slice and bipolar microcontroller microprocessors through regular intensive factory training, these "Answermen" have no limit in technology they may draw upon to provide you with a cost effective approach to your task. They may suggest the 2650, the 3002, the 2901-1 or the 8X300 in combination with System Logic, Interface and support circuits in an architecture that can do the job with the least cost. And for more difficult problems, the "Answermen" may draw on the factory staff of application experts. Call an "Answerman" for a discussion of your specific needs or for a seminar on the Signetics product line. "Answermen" are located in:

Sunnyvale	Boston	Los Angeles
Irvine	New York	Pompano Beach
Minneapolis	Philadelphia	Dallas

## signetics

8

# TABLE OF CONTENTS

Chapter 1 BIPOLAR BIT SLICE FAMILY	11
Introduction	
8X02 Control Store Sequencer Data Specifications	
3000 Series Data Specifications	
SN3001 Microprogram Control Unit	
SN3002 Central Processing Element	31
Kits 3000KT1000 Designer's Evaluation Kit	40
3000KT8080SK 8080 Emulator Kit	
Microassembler	
Chapter 2 BIPOLAR FIXED INSTRUCTION MICROPROCESSOR	45
Introduction	47
8X300 Interpreter Data Specifications	
8X300AS100SS MCCAP 8X300 Cross Assembler	59
Peripheral Circuits	
8T32/33/35/36 8-Bit Latched Addressable Bidirectional I/O Port Data Specifications	60
8T39 Bus Expander Data Specifications	67
Kits	
8X300KT100SK Designer's Evaluation Kit for Fixed Instruction Bipolar Microprocessor	
Support Software	
Chapter 3 STANDARD SUPPORT CIRCUITS	75
	75
Memories Memory Product Summary	77
Interface Logic	
Interface Product Summary	79
8T15 Dual EIA/Mil Line Driver	83
8T16 Dual EIA/Mil Line Driver with Hysteresis	85
8T26A/28 Tri-State Quad Bus Receivers	88
8T31 8-Bit Bidirectional I/O Port	91
8T34 Tri-State Quad Bus Transceiver	94
8T95/96 Tri-State Hex Buffers	96
8T97/98 Tri-State Hex Inverters	96
Logic	
54/74 Series TTL Product Summary	99
8200 Series TTL Product Summary	102
Logic Function Selector Guides	103
System Logic	
Introduction	
8X01 CRC Generator Checker	
8X08 Frequency Synthesizer	116
Analog Analog Product Summary	101
Chapter 4 APPLICATIONS	123
3000 Series Microprocessor	125
AH1 A Guide to the Selection of Support Components for the Series 3000 Microprocessor	126
MP1 A User's Guide to the Series 3000 Microprocessor	
MP2 How to Design with the Control Store Sequencer 8X02	142
8X300 Microcontroller	
AH3 Input/Output Design	147
AH4 8X300 Applications	149
MP3 Understanding the 8X300 Instruction Set	164
SP1 The 8X300 Cross Assembly Program	171
8X300 A Fast Microprocessor for Control Applications	178
Chapter 5 DEVELOPMENT SYSTEMS AND PROGRAMS	185
Introduction	187
Compatible Products	187
Chapter 6 MILITARY	
Introduction	191
Microprocessor Support Circuits	194
Military Memories	195
Military Logic	196
Military Analog	199



# CHAPTER I BIPOLAR BIT SLICE FAMILY

#### BIT-SLICE MICROPROCES-SOR SERIES

### Microcontrol and Arithmetic Units

The introduction of the Signetics Bit-Slice Microprocessors has brought new levels of high performance to microprocessor applications not previously possible with MOS technology. Combining the Schottky bipolar microprocessors with industry standard memory and support circuits, microinstruction cycle times of 100ns are possible.

In the majority of cases, the choice of a bipolar microprocessor slice, as opposed to an MOS device, is based on speed or flexibility of microprogramming. Starting with these characteristics, the design of the Signetics slice microprocessors has been optimized around the following objectives:


- Fast cycle time
- All memory and support chips are industry standard
- Cooler operation
- · Lower total system cost

Furthermore, systems built with large-scale integrated circuits are much smaller and require less power than equivalent systems using medium and/or small scale integrated circuits.

Typically, slice microprocessors are employed in the realization of the Central Processing Unit (CPU) of a computer or for implementing dedicated smart controllers. The generalized and simplified structure of a CPU or "Smart" controller can be typically classified into 3 distinct but interactively related functional sections. These sections are generally referred to as the Processing section, the Control section, and the I/O and Memory Interface section. A simplified block diagram of a CPU is illustrated in Figure 1.

The major functions of the Processing section are to:

- provide data transfer paths;
- manipulate data through logic and arithmetic operations;
- provide storage facilities such as a register file; and
- generate necessary status flags based on the kind of operation performed by the ALU.



The major functions of the Control section are to:

- initiate memory or I/O operations;
- decode macroinstructions;
- control the manipulation and transfer of data;
- test status conditions; and
- sample and respond to interrupts.

The major functions of the I/O and Memory Interface section are to:

- · multiplex data to the proper destination;
- · provide bus driving/receiving capability; and
- provide latching capability.

With state-of-the-art bipolar Schottky technology, high-performance microprocessors are designed to perform functions of the Processing section. Due to the limitation on the number of pins and chip size, the overall Processing section is partitioned into several functionally equivalent slices. In today's bipolar microprocessor market, 2-bit and 4bit slice architecture predominates. Each architecture type has its uniqueness but, in general, a slice contains a group of general purpose registers, an accumulator, specialpurpose register(s) ALU and related status flags. All of these elements constitute the Processing section of a CPU. The flexibility of slice components allows the designer to construct a processing section of any desired width as required by his application.


The Control section of the CPU is more complex in design. Typically this section includes the macroinstruction decode logic, test-branch decode, microprogram sequencing logic, and the control store where the microprogram resides. Aside from the microprogram, the remaining portion of the Control section (macroinstruction decode and test-branch decode and sequencing logic), does not lend itself to efficient partitioning into vertical slices. This is due to the random nature of the logic usually found in the Control section. However, horizontal functional grouping is possible. For example, the macroinstruction decode and testbranch decode logic can now be replaced by the FPLA (Field Programmable Logic Array); the random logic traditionally

needed to implement the microprogram sequencing can now be replaced by the Microprogram Control Unit; and, of course, the microprogram can be stored in high density PROMs or ROMs. Since the designer must define his own microstructure, the slice microprocessors permit fundamental optimizations to be made. With slice hardware, the designer may have no macroinstructions at all, placing all of the program in PROM for dedicated control applications. Or he may define, as required, any number of macroinstructions selected specifically for his particular processor purpose. Various minicomputers and several MOS microprocessors have been emulated using slice hardware

The I/O and Memory Interface section consists mainly of I/O ports, high power bus drivers, receivers, and some temporary register storage facilities. Bidirectional and tri-state devices are the most popular logic elements for implementing this interface structure.

Figure 2 shows an LSI approach to the implementation of the same generalized CPU structure indicated earlier.

The devices presented in this chapter represent Signetics line of slice microprocessor components. Included is the popular 3000 series Microprogram Control Unit and the 2-bit slice Central Processing Element. These Signetics devices feature improved performance specifications over 3000 series components available on the general market. Moreover, the unique Signetics XL plastic package design results in significantly cooler operation of the chip than was previously possible with other plastic package designs. This section also features the 8X02 Control Store Sequencer. This device may be used with any TTL compatible slice processing elements and features extreme ease of use. The 8 simple, yet powerful, instructions permit subroutining and looping (using internal stack), unrestricted jumping, unrestricted conditional branching and conditional instruction skipping.



#### OBJECTIVE SPECIFICATION


#### DESCRIPTION

The Signetics 8X02 is a Low-Power Schottky LSI device intended for use in high performance microprogrammed systems to control the fetch sequence of microinstructions. When combined with standard ROM or PROM, the 8X02 forms a powerful microprogrammed control section for computers, controllers, or sequenced logic.


#### FEATURES

- Low power Schottky process
- 77ns cycle time (typ)
- 1024 microinstruction addressability
- N-way branch
- 4-level stack register file (LIFO type)
- Automatic push/pop stack operation
- "Test & skip" operation on test input line
- 3-bit command code
- Tri-state buffered outputs
- Auto-reset to address 0 during power-up

 Conditional branching, pop stack, & push stack



#### **PIN CONFIGURATION**



8X02

8X02-XL.I

### **PIN DESCRIPTION**

PIN	SYMBOL	NAME AND FUNCTION	ТҮРЕ
5-6 8-13	A <sub>0</sub> -A <sub>9</sub>	Microprogram Address outputs	Three-state Active high
1,28,27	AC <sub>0</sub> -AC <sub>2</sub>	Next Address Control Function inputs All addressing control functions are selected by these command lines.	Active high
14-21 23-24	B <sub>0</sub> -B <sub>9</sub>	Branch Address inputs Determines the next address of an N-way branch when used with the BRANCH TO SUBROUTINE (BSR) or BRANCH ON TEST (BRT) command.	Active high
2	ĒN	Enable input When in the low state, the Microprogram Address outputs are enabled.	Active low
25	CLK	Clock input All registers are triggered on the low-to-high transition of the clock.	
26	TEST	Test input Used in conjunction with four NEXT ADDRESS CONTROL FUNCTION commands to effect conditional skips, branches, and stack operations.	Active high
7	GND	Ground	
22	V <sub>CC</sub>	+5 Volt supply	

#### OBJECTIVE SPECIFICATION

#### FUNCTIONAL DESCRIPTION

The Signetics 8X02 Control Store Sequencer is an LSI device using Low Power Schottky technology and is intended for use in high performance microprogrammed applications. When used alone, the 8X02 is capable of addressing up to 1K words of microprogram. This may be expanded to any microprogram size by conventional paging techniques.

The Address Register consists of 10 D-type, edge-triggered flip-flops with a common clock. A new address is entered into the Address Register on the low-to-high transition of the clock. The next address to be entered into the Address Register is supplied via the Address Multiplexer.

The Address Multiplexer is a 5-input device that is used to select either the branch input, +1 adder, +2 adder, stack register file, or ground (all zeros) as the source of the next microinstruction address. The proper multiplexer channel is automatically selected via the Decode Logic according to the Address Control Function Input and Test Input line.

The +1, +2 logic is used to increment the present contents of the Address Register by 1 or 2, depending on the function input command. Thus, the next address to the

Control Store ROM/PROM may be either the current address plus 1 (N+1) or the current address plus 2 (N+2). If the same Microprogram Address is to be used on successive occasions, the clock to the 8X02 must simply be disabled; therefore, no new address is loaded into the Address Register.

The Stack File Register is used to provide a return address linkage whenever a subroutine or loop is executed. The 4X10 stack operates in a last-in, first-out (LIFO) mode, with the stack pointer always pointing to the next address to be read. Operation of the stack pointer is automatically controlled by the Address Control Function Inputs. Since the stack is 4 words deep, up to 4 loops and/or subroutines may be nested.

The branch input is a 10-bit field of direct inputs to the multiplexer which can be selected as the next control store address. Using the appropriate branch command, an N-way branch is possible where N is the address of any microinstruction within the 1024 word microcode page. Likewise, the RESET command is a special case of an Nway branch in which the multiplexer selects an all zeros input, forcing the next microinstruction address to be zero. The Test Input line is used in conjunction with the conditional execution of 4 Address Control Function commands. When the Test Input is false (low), the sequencer simply increments to the next address (N+1). When it is true (high), the sequencer executes a branch as defined by the input command, thereby transferring control to another portion of the microprogram.

All Address Output lines of the 8X02 are three-state buffered outputs with a common enable line ( $\overline{EN}$ ). When the Enable line is high, all outputs are placed in a high-impedance state, and external access to the control store ROM/PROM is possible. This allows a preprogrammed set of microinstructions to be executed from external or built-in test equipment (BITE), vectored interrupts, and Writable Control Store if implemented.

MNEMONIC	DESCRIPTION	FUNCTION AC <sub>2</sub> 1 0	TEST	NEXT ADDRESS	STACK	STACK POINTER
TSK	Test & skip	000	False True	Current + 1 Current + 2	N.C. N.C.	N.C. N.C.
INC	Increment	001	X	Current + 1	N.C.	N.C.
BLT	Branch to loop if test input true	010	False True	Current + 1 Stack reg file	X POP (read)	Decr Decr
POP	POP stack	011	x	Stack reg file	POP (read)	Decr
BSR	Branch to sub- routine if test input true	100	False True	Current + 1 Branch address	N.C. PUSH (Curr + 1)	N.C. Incr
PLP	Push for looping	101	x	Current + 1	PUSH (Curr Addr)	Incr
BRT	Branch if test input true	110	False True	Current + 1 Branch address	N.C. N.C.	N.C. N.C.
RST	Set microprogram address output to zero	111	×	All O's	N.C.	N.C.

## **NEXT ADDRESS CONTROL FUNCTION**

X = Don't care

N.C. = No change

**OBJECTIVE SPECIFICATION** 

## FUNCTIONAL DESCRIPTION

The following is a description of each of the eight Next Address Control Functions ( $AC_2$ - $AC_0$ )

MNEMONIC	FUNCTION DESCRIPTION
тѕк	AC <sub>2-0</sub> =000: TEST & SKIP Perform test on TEST INPUT LINE. If test is Next Address = Current Address + 1 FALSE (LOW): Stack Pointer unchanged If test is Next Address = Current Address + 2 TRUE (HIGH) (i.e. Skip next microinstruction) Stack Pointer unchanged
INC	AC <sub>2-0</sub> = 001: INCREMENT Next Address = Current Address + 1 Stack Pointer unchanged
BLT	AC <sub>2-0</sub> =010: BRANCH TO LOOP IF TEST CONDITION TRUE. Perform test on TEST INPUT LINE. If test is Next Address = Current Address + 1 FALSE (LOW): Stack Pointer decremented by 1 If test is Next Address = Address from Stack TRUE (HIGH): Register File (POP) Stack Pointer decremented by 1
POP	AC <sub>2-0</sub> = 011: POP STACK Next Address = Address from Stack Register File (POP) Stack Pointer decremented by 1
BSR	AC <sub>2-0</sub> = 100: BRANCH TO SUBROUTINE IF TEST CONDITION TRUE. Perform test on TEST INPUT LINE. If test is Next Address = Current Address + 1 FALSE (LOW): Stack Pointer unchanged If test is Next Address = Branch Address Input (B <sub>0-9</sub> ) TRUE (HIGH): Stack Pointer incremented by 1 PUSH (write) Current Address + 1 → Stack Register File
PLP	AC <sub>2-0</sub> = 101: PUSH FOR LOOPING Next Address = Current Address + 1 Stack Pointer incremented by 1 PUSH (write) Current Address → Stack Register File
BRT	AC2-0 = 110: BRANCH ON TEST CONDITION TRUE         Perform test on TEST INPUT LINE.         If test is       Next Address = Current Address + 1         FALSE (LOW):       Stack Pointer unchanged         If test is       Next Address = Branch Address Input (B0-9)         TRUE (HIGH):       Stack Pointer unchanged
RST	AC <sub>2-0</sub> = 111: RESET TO ZERO Next Address = 0 Stack Pointer unchanged

## ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
Vcc	Power supply voltage	+7	Vdc
Vin	Input voltage	+5.5	Vdc
Vo	Off-State output voltage	+5.5	Vdc
ΤĀ	Operating temperature range	0° to +70°	°C
Tstg	Storage temperature range	-65° to +150°	°C
•		1	

8X02-XL,I


**OBJECTIVE SPECIFICATION** 

PARAMETER		TEST CONDITIONS	LIMITS			UNIT
		TEST CONDITIONS	Min	Typ <sup>1</sup>	Max	
VIH	High level input voltage		2			V
VIL	Low level input voltage			i	0.8	v
V <sub>1</sub>	Input clamp voltage	V <sub>CC</sub> = 4.75V, I <sub>I</sub> = -18mA			-1.5	v
∨он	High level output voltage	V <sub>CC</sub> = 4.75V, I <sub>OH</sub> = -2.6mA	2.4			v
VOL	Low level output voltage	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 8mA			0.5	v
t <sub>i</sub>	Input current at maximum Input voltage	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 5.5V			100	μΑ
Чн	High level input current $AC_2$ - $AC_0$ , $\vec{E}N$ , TEST $B_9$ - $B_0$ CLK	V <sub>CC</sub> = 5.25V, V <sub>1</sub> = 2.7V			40 20 60	μΑ μΑ μΑ
Ι <sub>ΙL</sub>	Low level input current $AC_2$ - $AC_0$ , EN, TEST $B_9$ - $B_0$ CLK	V <sub>CC</sub> = 5.25V, V <sub>I</sub> = 0.4V			-0.72 -0.36 -1.08	mA mA mA
los	Short-circuit output current	V <sub>CC</sub> = 5.25V	-20		-100	mA
Iоzн	High-Z state output current	V <sub>OUT</sub> = 2.7V			20	μA
1 OZL	High-Z state output current	V <sub>OUT</sub> = 0.4V			-20	μΑ
1cc	Supply current	V <sub>CC</sub> = 5.25V		130	155	mA

#### DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le +70^{\circ}C$ , 4.75V, VCC $\le 5.25V$

NOTE 1. All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

## PARAMETER MEASUREMENT INFORMATION



signetics

8X02-XL,I

## AC ELECTRICAL CHARACTERISTICS TA = $0^{\circ}$ C to +70°C, VCC = 5.0V ± 5%


DADAMETER		FROM	то		LIMITS	]	
	PARAMETER	INPUT	OUTPUT	Min	Typ1	Max	UNIT
t <sub>cy</sub>	Cycle time				77	1	ns
tpw	Clock pulse width high				32		ns
tpw	Clock pulse width low				45		ns
Enable	delay						
<sup>t</sup> PLZ	Low-to-high-Z				12		ns
<sup>t</sup> PHZ	High-to-high-Z	EN	A <sub>9</sub> -A <sub>0</sub>		16		ns
<sup>t</sup> PZL	High-Z-to-low				14		ns
t <sub>PZH</sub>	High-Z-to-high				8		ns
Propag	ation Delay						
<sup>t</sup> PHL	High-to-low	CLK	A <sub>9</sub> -A <sub>0</sub>		32		
tPLH	Low-to-high	OLK			20		ns
Set-up	and Hold times						
With re	spect to CLK (1)						
tSF	Set-up time high	Control, Data	AC <sub>2</sub> -AC <sub>0</sub>		70		ns
tHF	Hold time high				-6		ns
t <sub>SF</sub>	Set-up time high	Control, Data	B <sub>9</sub> -B <sub>0</sub>		22		ns
tHF	Hold time high				-15		ns
t <sub>SI</sub>	Set-up time high	Control, Data	Test		70		ns
t <sub>HI</sub>	Hold time high	,			-6		ns
t <sub>SF</sub>	Set-up time low	Control, Data	AC <sub>2</sub> -AC <sub>0</sub>		70		ns
tHF	Hold time low	<b>-</b> - · · · · <b>, -</b> · · · ·			8		ns
t <sub>SK</sub>	Set-up time low	Control, Data	B <sub>9</sub> -B <sub>0</sub>		24		ns
t <sub>HK</sub>	Hold time low	,			-14		ns
t <sub>SI</sub>	Set-up time low	Control, Data	Test		70		ns
t <sub>HI</sub>	Hold time low	Bonnion, Build			8		ns
ts	Set-up time high	Function	BRT/BSR		50		ns
ts ts	Set-up time low	Tunodon	Bittiboit	[	37		ns
	Set-up time high	Function	тѕк		52		ns
ts to	Set-up time low	FUNCTION			70		ns
t <sub>S</sub>		Function	INC		32		ns
ts	Set-up time high	Function Function	RST		27		ns
ts to	Set-up time high Set-up time high	Function	POP/BLT		70		ns
ts		runction			10		115
	spect to CLK (1)	Control Data			23		
tSF	Set-up time high	Control, Data Control, Data	AC <sub>2</sub> -AC <sub>0</sub> Test		23		ns ns
tsi	Set-up time high Set-up time low	Control, Data	$AC_2 - AC_0$		23	ļ	ns
tSF	Set-up time low	Control, Data	Test		22		ns
t <u>si</u>		Control, Data	1631			1	115

8X02

NOTE

1. Typical values are for TA = 25°C, VCC = 5.0V.

# VOLTAGE WAVEFORMS



.

# signetics

19

# **BIPOLAR MICROPROCESSOR**

# SERIES 3000

#### INTRODUCTION

The introduction of the Signetics Series 3000 Bipolar Microprocessor Chip Set has brought new levels of high performance to microprocessor applications not previously possible with MOS technology. Combining the Schottky bipolar N3001 Microprogram Control Unit (MCU) and N3002 Central Processing Element (CPE) with industry standard memory and support circuits, microinstruction cycle times of 100ns are possible.

In the majority of cases, the choice of a bipolar microprocessor slice, as opposed to an MOS device, is based on speed or flexibility of microprogramming. Starting with these characteristics, the design of the Signetics Series 3000 Microprocessor has been optimized around the following objectives:

- · Fast cycle time
- All memory and support chips are industry standard
- Cooler operation
- Lower total system cost

Furthermore, systems built with large-scale integrated circuits are much smaller and require less power than equivalent systems using medium and/or small scale integrated circuits.

The 2 components of the Series 3000 chip set, when combined with industry standard memory and peripheral circuits, allows the design engineer to construct highperformance processors and/or controllers with a minimum amount of auxillary logic. Features such as the multiple independent address and data buses, tri-state logic, and separate output enable lines eliminate the need for time-multiplexing of buses and associated hardware.

Each Central Processing Element represents a complete 2-bit slice through the data processing section of a computer. Several CPEs may be connected in parallel to form a processor of any desired word length. The Microprogram Control Unit controls the sequence in which microinstructions are fetched from the microprogram memory (ROM/PROM), with these microinstructions controlling the step-by-step operation of the processor.

Each CPE contains a 2-bit slice of 5 independent buses. Although they can be used in a variety of ways, typical connections are:


Input M-bus:	Carries data from external
	memory
Input I-bus:	Carries data from input/output
	device
Input K-bus:	Used for microprogram mask or
	literal (constant) value input
Output A-bus:	Connected to CPE Memory
	Address Register
Output D-bus:	Connected to CPE accumulator.
As the ODEs	are perallolod together all

As the CPEs are paralleled together, all buses, data paths, and registers are correspondingly expanded.

The microfunction input bus (F-bus) con-

trols the internal operation of the CPE, selecting both the operands and the operation to be executed upon them. The arithmetic logic unit (ALU), controlled by the microfunction decoder, is capable of over 40 Boolean and binary operations as outlined in the Function Description section of the N3002 data sheet. Standard carry look-ahead outputs (X and Y) are generated by the CPE for use with industry standard devices such as the 74S182.

A typical processor configuration is shown in Figure 1. It should be remembered that in working with slice-oriented microprocessors, the final configuration may be varied to enhance speed, reduce component count, or increase data-processing capability. One method of maximizing a processor's performance is called pipelining. To accomplish this, a group of D-type flip-flops or latches (such as the 74174 Hex D-type Flip-Flop) are connected to the microprogram memory outputs (excluding the address control field AC<sub>0</sub>-AC<sub>6</sub>) to buffer the current microinstruction and allow the MCU to overlap the fetch of the next instruction with the execution of the current one. The time saved in pipelining operations is the shorter of either the address set-up time to the microprogram memory (ROM/PROM) or the access time of the ROM/PROM. A convenient way of implementing pipelining is to use ROMs with on-board latches, such as the Signetics 82S115.



# **BIPOLAR MICROPROCESSOR**

# **SERIES 3000**

Figure 2 shows a typical microinstruction format using the 82S114 PROMs contained in the Signetics 3000 Microprocessor Designer's Evaluation Kit. Although this particular example is for a 48-bit word (6 PROMs), the allocation of bits for the mask (K-bus) and optional processor functions depends on the specific application of the system and the trade offs which the designer wishes to make.

In using the K-bus, it should be kept in mind that the K inputs are always ANDed with the B-multiplexer outputs into the ALU. Bit masking, frequently done in computer control systems, can be performed with the mask supplied to the K-bus directly from the microinstruction.


By placing the K-bus in either the all-one or all-zero condition (done with a single control bit in the microinstruction), the accumulator will either be selected or deselected, respectively, in a given operation. This feature nearly doubles the amount of microfunctions in the CPE. A description of these various microfunctions can be found in the N3002 data sheet under the heading Function Description by referring to the Kbus conditions of all-ones (11) and all-zeros (00).


The MCU controls the sequence in which microinstructions are fetched from the mi-

croprogram memory (ROM/PROM). In its classical form, the MCU would use a nextaddress field in each microinstruction. However, the N3001 uses a modified classical approach in which the microinstruction field specifies conditional tests on the MCU bus inputs and registers. The next-address logic of the MCU also makes extensive use of a row/column addressing scheme, whereby the next address is defined by a 5bit row address and 4-bit column address. Thus, from a particular address location, it is possible to jump unconditionally to any location within that row or column, or conditionally to other specified locations in one operation. Using this method, the processor functions can be executed in parallel with program branches.

As an example of this flexibility, let us assume a disk controller is being designed. As part of the sequence logic, 3 bits of the disk drive status word must be tested and all 3 must be true in order to proceed with the particular sequencing operation. In any sequencing operation using a status word for conditional branch information, there are innumerable combinations of bits which must be tested throughout the sequencing operation. Using discrete logic techniques, this would involve several levels of gating. However, the entire operation can be done in two microinstructions. First, the mask (K- bus) field in the microinstruction format is encoded with a one for each corresponding status bit to be tested and a zero for each bit to be discarded. The status word is input via the I-bus and ANDed with the K-bus mask using the CPE microfunction operation from F-Group 2, R-Group III. Assuming we are using low-true logic (true = 0 volts), we now test the result, which is located in the accumulator AC, for all zeros using the CPE microfunction operation from F-Group 5, R-Group III. Depending on the zero/nonzero status of AC, a one or zero will be loaded into the carryout CO bit. This bit can now be used as a condition for the next address jump calculation within the N3001 MCU. If the AC was zero (status word was true), we will jump to the next address within our controller sequence. If the AC was nonzero (status word not true), then a jump would be made back to the beginning of this 2-microinstruction loop and the test seguence repeated until the status word (all 3 bits) is true.

Figure 3 shows a typical timing diagram for a system operating in the non-pipelined mode. Keep in mind that the maximum clock rate is dependent upon the total of propagation delay times plus required setup times. It is at the designer's discretion to resolve the speed versus complexity tradeoffs.





# **BIPOLAR MICROPROCESSOR PRODUCT INFORMATION**


# **SERIES 3000**

## **ABSOLUTE MAXIMUM RATINGS\***

N3001/N3002	S3001/S3002
0°C to +70°C -60°C to +160°C -0.5V to +7V -1.0V to +5.5V 100mA	-55°C to +125°C -65°C to +150°C -0.5V to +7V -1.0V to +5.5V 100mA
	0° C to +70° C -60° C to +160° C -0.5V to +7V -1.0V to +5.5V

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

### PARAMETER MEASUREMENT INFORMATION



NOTE: All resistor values are typical and in ohms. TEST CONDITIONS: Input pulse amplitude of 2.5 volts Input rise and fall times of 5ns between 1 volt and 2 volts Output load of 10mA and 50pF Speed measurements are taken at the 1.5 volt level

#### N3001/N3002 $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ DC ELECTRICAL CHARACTERISTICS S3001/S3002 T<sub>A</sub> = -55°C to +125°C

	PARAMETER	TEST CONDITIONS	N3	001/N30	02	S3001/S3002			UNIT
PARAMETER		TEST CONDITIONS		Тур	Max	Min	Тур	Max	
VIL VIH VIC	Low level input voltage High level input voltage Input clamp voltage	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 4.75V, I <sub>C</sub> = -5mA	2.0	-0.55	0.8 -1.0	2.0	-0.8	0.8 -1.2	V V V
	Low level output voltage High level output voltage	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> =10mA V <sub>CC</sub> = 4.75V, I <sub>OH</sub> = -1mA mA <sub>0</sub> - mA <sub>8</sub> , ISE, FO		0.35 2.4	0.45 3.0		0.35 2.4	0.45 3.0	V V
∣F ∣R	Input load current N3001 Input leakage current N3001	$V_{CC}$ = 5.25V, VF = 0.45V CLK input EN input All other inputs $V_{CC}$ = 5.25V, VR = 5.25V CLK input EN input All other inputs		-0.21 -0.12 -0.05	-0.75 -0.50 -0.25 120 80 40	Ň	-0.21 -0.12 -0.05 / R = 5.5	-0.75 -0.50 -0.25 V 120 80 40	mA mA mA μA μA
I <sub>OS</sub> I <sub>O</sub> (off)	Short circuit output current Off-state output current	$V_{CC} = 5.0V$ $mA_{0} - mA_{8}, ISE, FO$ $V_{CC} = 5.25V$ $PR_{0} - PR_{2}, mA_{0} - mA_{2}, FO$ $V_{OUT} = 0.45V$ $mA_{0} - mA_{8}, FO$ $V_{OUT} = 5.25V$	-15	-28	-60 -100 +100	-15 V	-28 OUT = 5	-60 -100 .5V +100	mA μA μA
ICC	Power supply current N3001 Power supply current N3002	$V_{CC} = 5.25 V^2$		170 145	240 190		170 145	250 210	mA
١F	Input Load Current N3002	V <sub>CC</sub> = 5.25V, V <sub>F</sub> = 0.45v F <sub>0</sub> -F <sub>6</sub> , CLK, K <sub>0</sub> , K <sub>1</sub> , EA, ED I <sub>0</sub> , I <sub>1</sub> , M <sub>0</sub> , M <sub>1</sub> , LI CI		-0.05 -0.85 -2.3	-0.25 -1.5 -4.0		-0.05 -0.85 -2.3	-0.25 -1.5 -4.0	mA mA mA
I <sub>R</sub>	Input Leakage Current N3002	V <sub>CC</sub> = 5.25V, V <sub>R</sub> = 5.25V F <sub>0</sub> -F <sub>6</sub> , CLK, K <sub>0</sub> , K <sub>1</sub> , EA, ED I <sub>0</sub> , I <sub>1</sub> , M <sub>0</sub> , M <sub>1</sub> , LI CI			40 60 180			40 60 180	μΑ μΑ μΑ

NOTES

1. SN3001 typical values are for T\_A = 25°C, V\_{CC} = 5.0V 2. SN3002 EN input grounded, all other inputs and outputs open.

SN3002 CLK input grounded, other inputs open.

#### N3001-I

S/N3001

#### DESCRIPTION

The N3001 MCU is 1 element of a bipolar microcomputer set. When used with the S/N3002, 54/74S182, ROM or PROM memory, a powerful microprogrammed computer can be implemented.

The 3001 MCU controls the fetch sequence of microinstructions from the microprogram memory. Functions performed by the 3001 include:

- Maintenance of microprogram address register
- Selection of next microinstruction address
- Decoding and testing of data supplied via several input buses
- Saving and testing of carry output data from the central processing (CP) array
- · Control of carry/shift input data to the CP array
- Control of microprogram interrupts


#### **FEATURES**

- Schottky TTL process
- 45ns cycle time (typ.)
- Direct addressing of standard bipolar PROM or ROM
- 512 microinstruction addressability
- Advanced organization:
   9-bit microprogram address register and bus organized to address memory by row and column
  - 4-bit program latch
  - 2-flag registers
  - 11 address control functions:
- 3 jump and test latch function
- 16 way jump and test instruction
- 8 flag control functions:
- 4 flag input functions
- 4 flag output functions

I PACKAGE						
PX4		40 VCC				
PX 7 2		39 AC <sub>0</sub>				
PX6 3		38 AC1				
PX5 4		37 AC5				
5×3 5		36 LD				
SX2 6		35 ERA				
ÞR2 7		34 MA8				
SX18		33 MA7				
PB1 9		32 MA6				
S×0 10		31 MA5				
PR0 [1]		30 MA4				
FC3 12		29 MA0				
FC2 13		28 MA3				
FO 14	-	27 MA2				
FC0 15		26 MA 1				
F C 1 16		26 EN				
FT 17		24 AC6				
ISE 18		23 AC4				
CLK 19		22 AC3				
GND 20	Ĩ	21 AC2				

**PIN CONFIGURATION** 

### **BLOCK DIAGRAM**



# S/N3001

### N3001-I

## **PIN DESCRIPTION**


PIN	SYMBOL	NAME AND FUNCTION	TYPE
1-4	$\overline{PX}_4 - \overline{PX}_7$	Primary Instruction Bus Inputs	Active low
		Data on the primary instruction bus is tested by the JPX function to	
		determine the next microprogram address.	
5,6,8,10	$\overline{SX}_0 - \overline{SX}_3$	Secondary Instruction Bus Inputs	Active low
		Data on the secondary instruction bus is synchronously loaded into the	
		PR-latch while the data on the PX-bus is being tested (JPX). During a	
		subsequent cycle, the contents of the PR-latch may be tested by the JPR,	
		JLL, or JRL functions to determine the next microprogram address.	
7,9,11	PR <sub>0</sub> -PR <sub>2</sub>	PR-Latch Outputs	Open Collecto
		The PR-latch outputs $(SX_0-SX_2)$ are synchronously enabled by the JCE function.	
		They can be used to modify microinstructions at the outputs of the	
		microprogram memory or to provide additional control lines.	
12,13	FC <sub>0</sub> -FC <sub>3</sub>	Flag Logic Control Inputs	Active high
15,16		The flat logic control inputs are used to cross-switch the flags (C and Z)	
		with the flag logic input (FI) and the flag logic output (FO).	
14	FO	Flag Logic Output	Active low
		The outputs of the flags (C and Z) are multiplexed internally to form the	Three-state
		common flag logic output. The output may also be forced to a logical	
	_	0 or logical 1.	
17	FI	Flag Logic Input	Active low
		The flag logic input is demultiplexed internally and applied to the inputs	
		of the flags (C and Z). Note: The flag input data is saved in the F-latch	
		when the clock input (CLK) is low.	
18	ISE	Interrupt Strobe Enable Output	Active high
		The interrupt strobe enable output goes to logical 1 when one of the	
		JZR functions are selected (see Functional Description). It can be used	
	<b>0</b>	to provide the strobe signal required by interrupt circuits.	
19	CLK	Clock Input	
20	GND	Ground	A - 11 - 1 - 1
21-24	AC <sub>0</sub> -AC <sub>6</sub>	Next Address Control Function Inputs	Active high
37-39		All jump functions are selected by these control lines.	
25	EN	Enable Input	
		When in the high state, the enable input enables the microprogram	
26-29		address, PR-latch and flag outputs. Microprogram Column Address Outputs	Three-state
30-34	MA <sub>0</sub> -MA <sub>3</sub>	Microprogram Row Address Outputs	Three-state
35	MA₄-MA <sub>8</sub> ERA	Enable Row Address Input	Active high
33	LNA	When in the low state, the enable row address input independently	Active night
		disables the microprogram row address outputs. It can be used to facilitate	
		the implementation of priority interrupt systems.	
36	LD	Microprogram Address Load Input	Active high
00	20	When the active high state, the microprogram address load input inhibits	, touve high
		all jump functions and synchronously loads the data on the instruction	
		buses into the microprogram address register. However, it does not inhibit	1
	ş.	the operation of the PR-latch or the generation of the interrupt strobe enable.	
40	Vcc	+5 Volt supply	
	.00		

#### THEORY OF OPERATION

The MCU controls the sequence of microinstructions in the microprogram memory. The MCU simultaneously controls 2 flipflops (C, Z) which are interactive with the carry-in and carry-out logic of an array of CPEs. The functional control of the MCU provides both unconditional jumps to new memory locations and jumps which are dependent on the state of MCU flags or the state of the "PR" latch. Each instruction has a "jump set" associated with it. This "jump set" is the total group of memory locations which can be addressed by that instruction. The MCU utilizes a two-dimensional addressing scheme in the microprogram memory. Microprogram memory is organized as 32 rows and 16 columns for a total of 512 words. Word length is variable according to application. Address is accomplished by a 9-bit address organized as a 5-bit row and 4bit column address.

S/N3001





#### JUMP FUNCTION TABLE

MNEMONIC	FUNCTION DESCRIPTION
JCC	Jump in current column. $AC_0$ - $AC_4$ are used to select 1 of 32 row addresses in the current column, specified by $MA_0$ - $MA_3$ , as the next address.
JZR	Jump to zero row. $AC_0$ - $AC_3$ are used to select 1 of 16 column addresses in row <sub>0</sub> , as the next address.
JCR	Jump in current row. $AC_0$ - $AC_3$ are used to select 1 of 16 addresses in the current row, specified by $MA_4$ - $MA_8$ , as the next address.
JCE	Jump in current column/row group and enable PR-latch outputs. $AC_0^-AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by $MA_7$ - $MA_8$ , as the next row address. The current column is specified by $MA_0^-MA_3$ . The PR-latch outputs are asynchronously enabled.

## JUMP/TEST FUNCTION TABLE

MNEMONIC	FUNCTION DESCRIPTION
JFL	Jump/test F-latch. $AC_0$ - $AC_3$ are used to select 1 of 16 row addresses in the current row group, specified by MA <sub>8</sub> , as the next row address. If the current column group, specified by MA <sub>3</sub> , is col <sub>0</sub> -col <sub>7</sub> , the F-latch is used to select col <sub>2</sub> or col <sub>3</sub> as the next column address. If MA <sub>3</sub> specifies column group col <sub>8</sub> -col <sub>15</sub> , the F-latch is used to select col <sub>10</sub> or col <sub>11</sub> as the next column address.
JCF	Jump/test C-flag. $AC_0$ - $AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by $MA_7$ and $MA_8$ , as the next row address. If the current column group specified by $MA_3$ is $col_0$ - $col_7$ , the C-flag is used to select $col_2$ or $col_3$ as the next column address. If $MA_3$ specifies column group $col_8$ - $col_{15}$ , the C-flag is used to select $col_{10}$ or $col_{11}$ as the next column address.
JZF	Jump/test Z-flag. Identical to the JCF function described above, except that the Z-flag, rather than the C-flag, is used to select the next column address.
JPR	Jump/test PR-latch. $AC_0$ - $AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by $MA_7$ and $MA_8$ , as the next row address. The 4 PR-latch bits are used to select 1 of 16 possible column addresses as the next column address.
JLL	Jump/test leftmost PR-latch bits. $AC_0$ - $AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by $MA_7$ and $MA_8$ , as the next row address. $PR_2$ and $PR_3$ are used to select 1 of 4 column addresses in col <sub>4</sub> through col <sub>7</sub> as the next column address.
JRL	Jump/test rightmost PR-latch bits. $AC_0$ and $AC_1$ are used to select 1 of 4 high-order row addresses in the current row group, specified by $MA_7$ and $MA_8$ , as the next row address. $PR_0$ and $PR_1$ are used to select 1 of 4 possible column addresses in $col_{12}$ through $col_{16}$ as the next column address.
JPX	Jump/test PX-bus and load PR-latch. $AC_0$ and $AC_1$ are used to select 1 of 4 row addresses in the current row group, specified by $MA_6$ - $MA_8$ , as the next row address. $PX_4$ - $PX_7$ are used to select 1 of 16 possible column addresses as the next column address. $SX_0$ - $SX_3$ data is locked in the PR-latch at the rising edge of the clock.

FUNCTIONAL DESCRIPTION

The following is a description of each of the eleven address control functions. The symbols shown below are used to specify row and column addresses.

SYMBOL	MEANING
rown	5-bit next row address where n is the decimal row address.
col <sub>n</sub>	4-bit next column address where n is the decimal column address.

## Unconditional Address Control (Jump) Functions

The jump functions use the current microprogram address (i.e., the contents of the microprogram address register prior to the rising edge of the clock) and several bits from the address control inputs (AC0-AC6) to generate the next microprogram address.

#### Flag Conditional Address Control (Jump Test) Functions

The jump/test flag functions use the current microprogram address, the contents of the selected flag or latch, and several bits from the address control function to generate the next microprogram address.



N3001-I

## PX-Bus and PR-Latch Conditional Address Control (Jump/Test) Functions

The PX-bus jump/test function uses the data on the primary instruction bus ( $PX_4$ - $PX_7$ ), the current microprogram address, and several selection bits from the address control function to generate the next microprogram address. The PR-latch jump/ test functions use the data held in the PR-latch, the current microprogram address, and several selection bits from the address control function to generate the next microprogram address.

## **Flag Control Functions**

The flag control functions of the MCU are selected by the 4 input lines designated  $FC_0$ - $FC_3$ . Function code formats are given in "Flag Control Function summary."

The following is a detailed description of each of the 8 flag control functions.

#### Flag Input Control Functions

The flag input control functions select which flag or flags will be set to the current value of the flag input ( $\overline{FI}$ ) line.

Data on  $\overline{FI}$  is stored in the F-latch when the clock is low. The content of the F-latch is loaded into the C and/or Z flag on the rising edge of the clock.

## **Flag Output Control Functions**

The flag output control functions select the value to which the flag output ( $\overline{FO}$ ) line will be forced.

## FLAG CONTROL FUNCTION TABLE

MNEMONIC	FUNCTION DESCRIPTION
SCZ	Set C-flag and Z-flag to FI. The C-flag and the Z-flag are both set to the value of FI.
STZ	Set Z-flag to FI. The Z-flag is set to the value of FI. The C-flag is unaffected.
STC	Set C-flag to FI. The C-flag is set to the value of FI. The Z-flag is unaffected.
HCZ	Hold C-flag and Z-flag. The values in the C-flag and Z-flag are unaffected.

## FLAG OUTPUT CONTROL FUNCTION TABLE

	MNEMONIC	FUNCTION DESCRIPTION
	FF0	Force FO to 0. FO is forced to the value of logical 0.
	FFC	Force FO to C. FO is forced to the value of the C-flag.
	FFZ	Force FO to Z. FO is forced to the value of the Z-flag.
	FF1	Force FO to 1. FO is forced to the value of logical 1.

# FLAG CONTROL FUNCTION SUMMARY

TYPE	MNEMONIC	DESCRIPTION	FC <sub>1</sub>	0
	SCZ	Set C-flag and Z-flag to f	0	0
Flag	STZ	Set Z-flag to f	0	1
Input	STC	Set C-flag to f	1	0
	HCZ	Hold C-flag and Z-flag	1	1
ТҮРЕ	MNEMONIC	DESCRIPTION	FC <sub>3</sub>	2
	FF0	Force FO to 0	0	0
Flag	FFC	Force FO to C-flag	1	0
Output	FFZ	Force FO to Z-flag	0	1
		Force FO to 1	1 .	

LOAD FUNCTION	I	NEXT	ROW		NEXT COL					
LD	MA <sub>8</sub>	7	6	5	4	MA <sub>3</sub>	2	1	0	
0					Contro	I Functi	on Sum	mary		
1	0	X <sub>3</sub>	$X_2$	X <sub>1</sub>	Xo	X <sub>7</sub>	X <sub>6</sub>	$X_5$	X4	

f = Contents of the F-latch x n = Data on PX- or SX-bus line n (active low)

## ADDRESS CONTROL FUNCTION SUMMARY

		FUNCTION					NEXT ROW				NEXT COL						
MNEMONIC	DESCRIPTION	AC <sub>6</sub>	5	4	3	2	1	0	MA <sub>8</sub>	7	6	5	4	MA <sub>3</sub>	2	1	0
JCC	Jump in current column	0	0	d <sub>4</sub>	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	d <sub>4</sub>	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	d <sub>0</sub>	m <sub>3</sub>	m <sub>2</sub>	m <sub>1</sub>	m <sub>0</sub>
JZR	Jump to zero row	0	1	0	$d_3$	$d_2$	d1	do	0	0	0	0	0	d <sub>3</sub>	d <sub>2</sub>	d1	do
JCR	Jump in current row	0	1	1	$d_3$	d <sub>2</sub>	d1	do	m <sub>8</sub>	m <sub>7</sub>	m <sub>6</sub>	$m_5$	$m_4$	d <sub>3</sub>	$d_2$	d1	do
JCE	Jump in column/enable	1	1	1	0	d <sub>2</sub>	d1	do	m <sub>8</sub>	m <sub>7</sub>	$d_2$	d1	$d_0$	m <sub>3</sub>	m <sub>2</sub>	$m_1$	m <sub>0</sub>
JFL	Jump/test F-latch	1	0	0	$d_3$	d2	d1	d <sub>0</sub>	m <sub>8</sub>	$d_3$	d <sub>2</sub>	d1	$d_0$	m <sub>3</sub>	0	1	f
JCF	Jump/test Z-flag	1	0	1	1	d <sub>2</sub>	d1	do	m <sub>8</sub>	m7	$d_2$	$d_1$	$d_0$	m <sub>3</sub>	0	1	С
JPR	Jump/test PR-latch	1	1	0	0	$d_2$	d1	$d_0$	m <sub>8</sub>	m <sub>7</sub>	$d_2$	d1	d <sub>0</sub>	m <sub>3</sub>	0	1	z
JLL	Jump/test left PR bits	1	1	0	1	d <sub>2</sub>	d1	$d_0$	m <sub>8</sub>	m <sub>7</sub>	d <sub>2</sub>	d1	d <sub>0</sub>	p <sub>3</sub>	$p_2$	p <sub>1</sub>	p <sub>0</sub>
JRL	Jump/test right PR bits	1	1	1	1	1	d <sub>1</sub>	do	m <sub>8</sub>	m <sub>7</sub>	1	d1	$d_0$	0	1	$p_3$	p <sub>2</sub>
JPX	Jump/test PX-bus	1	1	1	1	0	d <sub>1</sub>	$d_0$	m <sub>8</sub>	m <sub>7</sub>	m <sub>6</sub>	d <sub>1</sub>	d <sub>0</sub>	<b>x</b> 7	$x_6$	$X_5$	$X_4$

NOTE

dn = Data on address control line n

mn = Data in microprogram address register bit n

Pn = Data in PR-latch bit n

xn = Data on PX-bus line n (active low)

f,c,z = Contents of F-latch, C-flag, or Z-flag, respectively



### N3001-I

S/N3001

#### **STROBE FUNCTIONS**

The load function of the MCU is controlled by the input line designated LD. If the LD line is active high at the rising edge of the clock, the data on the primary and secondary instruction buses,  $PX_4$ - $PX_7$  and  $SX_0$ - $SX_3$ , is loaded into the microprogram address register.  $PX_4$ - $PX_7$  are loaded into  $MA_0$ - $MA_7$ and  $SX_0$ - $SX_3$  are loaded into  $MA_4$ - $MA_7$ . The high-order bit of the microprogram address register  $MA_8$  is set to a logical 0. The bits from the primary instruction bus select 1 of 16 possible column addresses. Likewise, the bits from the secondary instruction bus select 1 of the first 16 row addresses.


The MCU generates an interrupt strobe enable on the output line designated ISE. The line is placed in the active high state whenever a JZR to col<sub>15</sub> is selected as the address control function. Generally, the start of a macroinstruction fetch sequence is situated at row<sub>0</sub> and col<sub>15</sub> so the interrupt control may be enabled at the beginning of the fetch/execute cycle. The interrupt control responds to the interrupt by pulling the enable row address (ERA) input line low to override the selected next row address from the MCU. Then by gating an alternative next row address on to the row address lines of the microprogram memory, the microprogram may be forced to enter an interrupt handling routine. The alternative row address placed on the microprogram memory address lines does not alter the contents of the microprogram address register. Therefore, subsequent jump functions will utilize the row address in the register, and not the alternative row address, to determine the next microprogram address.

Note, the load function always overrides the address control function on  $AC_0$ - $AC_6$ . It does not, however, override the latch enable or load sub-functions of the JCE or JPX instruction, respectively. In addition, it does not inhibit the interrupt strobe enable or any of the flag control functions.

#### JUMP SET DIAGRAMS


The following 10 diagrams illustrate the jump set for each of the 11 jump and jump/ test functions of the MCU. Location 341 indicated by the circled square, represents 1 current row ( $row_{21}$ ) and current column ( $col_5$ ) address. The dark boxes indicate the microprogram locations that may be selected by the particular function as the next address.





**S/N3001** N3001-I

#### JUMP SET DIAGRAMS (Cont'd)



# N3001 T<sub>A</sub> = 0°C to +70°C, $V_{CC}$ = 5.0V, ± 5%

N3001-1

S/N3001

AC ELECTRICAL CHARACTERISTICS S3001 T<sub>A</sub> = -55°C to +125°C, V<sub>CC</sub> =  $5.0V \pm 10\%$ 

	PARAMETER		N3001			S3001		
	FARAMELER	Min	Typ <sup>1</sup>	Max	Min	Typ1	Max	UNIT
tCY	Cycle Time <sup>2</sup>	60	45		95	45		ns
<sup>t</sup> PW	Clock Pulse Width	17	10		40	10		ns
	Control and Data Input Set-Up Times:							
tSF	LD, $AC_0 - AC_6$ (Set to "1"/"0")	20	3/14		20	3/14		ns
SK	FC <sub>0</sub> , FC <sub>1</sub>	7	5		10	5		ns
SX	PX <sub>4</sub> -PX <sub>7</sub> (Set to "1"/"0")	28	4/13		35	4/13		ns
SI	FI (Set to "1"/"0")	12	-6/0		15	-6/10		ns
SX	SX <sub>0</sub> -SX <sub>3</sub>	15	5		35	5		ns
57	Control and Data Input Hold Times:							
HF	LD, AC <sub>0</sub> -AC <sub>6</sub> (Hold to "1"/"0")	4	-3/-14		5	-3/-14		ns
нк	$FC_0, FC_1$	4	-5		10	-5		ns
нх	PX <sub>4</sub> -PX <sub>7</sub> (Hold to "1"/"0")	0	-4/-13		25	-4/-13		ns
<sup>t</sup> HI	FI (Hold to "1"/"0")	16	6.5/0		22	6.5/0		ns
tHX	SX <sub>0</sub> -SX <sub>3</sub>	0	-5		25	-5		ns
	Propagation Delay from Clock Input (CLK) to Outputs (mA <sub>0</sub> -mA <sub>8</sub> , FO) (tPHL/tPLH)		17/24	36	10	17/24	45	ns
ко	Propagation Delay from Control Inputs $FC_2$ and $FC_3$ to Flag Out (FO)		13	24		13	50	ns
FO	Propagation Delay from Control Inputs $AC_0-AC_6$ to Latch Outputs $(PR_0-PR_2)$		21	32		21	50	ns
EO	Propagation Delay from Enable Inputs EN and ERA to Outputs (mA <sub>0</sub> -mA <sub>8</sub> , FO, PR <sub>0</sub> -PR <sub>2</sub> )		17	26		17	35	ns
<sup>t</sup> FI	Propagation Delay from Control Inputs AC <sub>0</sub> -AC <sub>6</sub> to Interrupt Strobe Enable Output (ISE)		20	32		20	40	ns


NOTE

Typical values are for TA = 25°C and 5.0 supply voltage.
 S3001: tCY = tWP + tSF + tCO

N3001-I

S/N3001

#### **VOLTAGE WAVEFORMS**



# **CENTRAL PROCESSING ELEMENT**

S3002-I • N3002-XL,I

S/N3002

### DESCRIPTION

The N3002 Central Processing Element (CPE) is one part of a bipolar microcomputer set. The N3002 is organized as a 2-bit slice and performs the logical and arithmetic functions required by microinstructions. A system with any number of bits in a data word can be implemented by using multiple N3002s, the N3001 microcomputer control unit, the N74S182 carry look-ahead unit and ROM or PROM memory.


#### **FEATURES**

- 45ns cycle time (typ)
- · Easy expansion to multiple of 2 bits
- 11 general purpose registers
- Full function accumulator
- Useful functions include:
  - 2's complement arithmetic
     Logical AND, OR, NOT, exclusive-NOR
  - Increment, decrement
  - Shift left/shift right
  - Bit testing and zero detection
  - Carry look-ahead generation
  - Masking via K-bus
  - Conditioned clocking allowing nondestructive testing of data in accumulator and scratchpad
- 3 input buses
- 2 output buses
- Control bus


#### **FUNCTION TRUTH TABLE**

#### FUNCTION GROUP $F_6$ F<sub>5</sub> $F_4$ 0 0 0 0 0 1 0 1 2 0 1 0 3 0 1 1 4 0 0 1 5 1 0 1 0 6 1 1 7 1 1 1

REGISTER GROUP	REGISTER	F3	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>
	R <sub>0</sub>	0	0	0	0
	R <sub>1</sub>	0	0	0	1
	R <sub>2</sub>	0	0	1	0
	R <sub>3</sub>	0	0	1	1
]	$R_4$	0	1	0	0
	R₅	0	1	0	1
'	R <sub>6</sub>	0	1	1	0
ļ	R <sub>7</sub>	0	1	1	1
	R <sub>8</sub>	1	0	0	0
	R <sub>9</sub>	1	0	0	1
	Т	1	1	0	0
	AC	1	1	0	1
	Т	1	0	1	0
	AC	1	0	1	1
111	Т	1	1	1	0
	AC	1	1	1	1



#### **BLOCK DIAGRAM**



Signetics

**CENTRAL PROCESSING ELEMENT** 

S3002-I • N3002-XL,I

S/N3002

#### **PIN DESCRIPTION**

PIN	SYMBOL	NAME AND FUNCTION	ТҮРЕ
1, 2	$\overline{\Gamma_0} - \overline{\Gamma_1}$	External Bus Inputs	Active low
,		The external bus inputs provide a separate input port for external input devices.	1
3, 4	$\overline{K}_0 - \overline{K}_1$	Mask Bus Inputs	Active low
		The mask bus inputs provide a separate input port from the microprogram memory,	
		to allow mask or constant entry.	
5, 6	X, Y	Standard Carry Look-Ahead Cascade Outputs	Active high
		The cascade outputs allow high speed arithmetic operations to be performed when they	
		are used in conjunction with the 74S182 Look-Ahead Carry Generator	
7	CO	Ripple Carry Out	Active low
		The ripple carry output is only disabled during shift right operations.	Three-state
8	RÔ	Shift Right Output	Active low
		The shift right output is only enabled during shift right operations.	Three-state
9	LT	Shift Right Input	Active low
10	Cī	Carry Input	Active low
11	ĒĀ	Memory Address Enable Input	Active low
		When in the low state, the memory address enable input enables the memory	
		address outputs (A <sub>0</sub> -A <sub>1</sub> ).	
12-13	$\overline{A_0} - \overline{A_1}$	Memory Address Bus Outputs	Active low
		The memory address bus outputs are the buffered outputs of the memory	Three-state
		address register (MAR).	
14	GND	Ground	
14-17,	F <sub>0</sub> -F <sub>6</sub>	Micro-Function Bus Inputs	Active high
24-27		The micro-function bus inputs control ALU function and register selection.	
18	CLK	Clock Input	
19-20	$\overline{D}_0 - \overline{D}_1$	Memory Data Bus Outputs	Active low
		The memory data bus outputs are the buffered outputs of the full function	Three-state
		accumulator register (AC).	
21-22	$\overline{M_0}$ - $\overline{M_1}$	Memory Data Bus Inputs	Active low
		The memory data bus inputs provide a separate input port for memory data.	
23	ED	Memory Data Enable Input	Active low
		When in the low state, the memory data enable input enables the memory	
		data outputs (D <sub>0</sub> -D <sub>1</sub> ).	
28	Vcc	+5 Volt Supply	

#### SYSTEM DESCRIPTION

#### **Microfunction Decoder and K-Bus**

Basic microfunctions are controlled by a 7bit bus ( $F_0$ - $F_6$ ) which is organized into 2 groups. The higher 3 bits ( $F_4$ - $F_6$ ) are designated as F-Group and the lower 4 bits ( $F_0$ - $F_3$ ) are designated as the R-Group. The F-Group specifies the type of operation to be performed and the R-Group specifies the registers involved.

The F-Bus instructs the microfunction decoder to:

- Select ALU functions to be performed
- Generate scratchpad register address
- Control A and B multiplexer

The resulting microfunction action can be:

- Data transfer
- Shift operations
- Increment and decrement
  Initialize stack
- Test for zero conditions
- · 2's complement addition and subtraction
- Bit masking
- Maintain program counter

#### A and B Multiplexers

A and B multiplexers select the proper 2 operands to the ALU.

A multiplexer selects inputs from one of the following:

- M-bus (data from main memory)
- Scratchpad registers
- Accumulator

B multiplexer selects inputs from one of the following:

- I-bus (data from external I/O devices)
- Accumulator
- K-bus (literal or masking information from micro-program memory)

#### Scratchpad Registers

- Contains 11 registers (R<sub>0</sub>-R<sub>9</sub>, T)
- Scratchpad register outputs are multiplexed to the ALU via the A multiplexer
- Used to store intermediate results from arithmetic/logic operations
- · Can be used as program counter

#### Arithmetic/Logic Unit (ALU)

The ALU performs the arithmetic and logic operations of the CPE.

Arithmetic operations are:

- 2's complement addition
- Incrementing
- Decrementing
- Shift left
- Shift right

Logical operations are:

- Transfer
- AND
- Inclusive-OR
- Exclusive-NOR
- Logic complement

ALU operation results are then stored in the accumulator and/or scratchpad registers. For easy expansion to larger arrays, carry look-ahead outputs (X and Y) and cascading shift inputs (LI, RO) are provided.

S3002-I • N3002-XL,I

S/N3002

#### Accumulator

- Stores results from ALU operations
- The output of accumulator is multiplexed into ALU via the A and B multiplexer as one of the operands

#### **Input Buses**

- M-bus: Data bus from main memory
- Accepts 2 bits of data from main memory into CPE
- Is multiplexed into the ALU via the A multiplexer

I-bus: Data bus from input/output devices

- Accepts 2 bits of data from external input/output devices into CPE
- Is multiplexed into the ALU via the B multiplexer
- K-bus: A special feature of the N3002 CPE
- During arithmetic operations, the K-bus can be used to mask portions of the field being operated on
- Select or remove accumulator from operation by placing K-bus in all "1" or all "0" state respectively
- During non-arithmetic operation, the carry circuit can be used in conjunction with the K-bus for word-wise-OR operation for bit testing
- · Supply literal or constant data to CPE

#### **Output Buses**

A-bus and Memory Address Register

- Main memory address is stored in the memory address register (MAR)
- Main memory is addressed via the A-bus
- MAR and A-bus may also be used to generate device address when executing I/OO instrucinstructions
- A-bus has Tri-State outputs

D-bus: Data bus from CPE to main memory or to I/O devices

- Sends buffered accumulator outputs to main memory or the external I/O devices
- D-bus has Tri-State outputs

					1
F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
0	I	ХХ		$R_n + (AC \land K) + CI \rightarrow R_n, AC$	<b>Logically AND AC with the K-bus.</b> Add the result to $R_n$ and carry input (CI). Deposit the sum in AC and $R_n$ .
		00	ILR	R <sub>n</sub> + Cl → R ,AC	Conditionally increment $R_n$ and load the result in AC. Used to load AC from $R_n$ or to increment $R_n$ and load a copy of the result in AC.
		11	ALR	AC + R <sub>n</sub> + CI → R <sub>n</sub> , AC	Add AC and CI to $R_n$ and load the result in AC. Used to add AC to a register. If $R_n$ is AC, then AC is shifted left one bit position.
0	11	хх		M + (AC ∧ K) + CI → AT	<b>Logically AND AC with the K-bus.</b> Add the result to CI and the M-bus. Deposit the sum in AC or T.
		00	ACM	M + CI → AT	Add CI to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
		11	АМА	M + AC + CI → AT	Add the M-bus to AC and CI, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.
0	111	XX	_	$\begin{array}{l} AT_{L} \land (\overline{I_{L} \land K_{L}}) \to RO \\ LI \lor [(I_{H} \land K_{H}) \land AT_{H}] \to AT_{H} \\ [AT_{L} \land (I_{L} \land K_{L})] \\ [AT_{H} \lor (I_{H} \land K_{H})] \to AT_{L} \end{array}$	None
		00	SRA	ATL → RO ATH → ATL LI → ATH	Shift AC or T, as specified, right one bit position. Place the previous low order bit value on RO and fill the high order bit from the data on LI. Used to shift or rotate AC or T right one bit.
1	ł	ХХ		K ∨ R <sub>n</sub> → MAR R <sub>n</sub> + K + Cl → R <sub>n</sub>	Logically OR R <sub>n</sub> with the K-bus. Deposit the result in MAR. Add the K-bus to Rn and CI. Deposit the result in R <sub>n</sub> .
		00	LMI	Rn→MAR, Rn+Cl→Rn	Load MAR from $R_n$ . Conditionally increment $R_n$ . Used to maintain a macro-instruction program counter.
		11	DSM	11 → MAR, Rn – 1 + Cl → Rn	Set MAR to all ones. Conditionally decrement ${\sf R}_n$ by one. Used to force MAR to its highest address and to decrement ${\sf Rn}.$
1	11	ХХ		KVM → MAR M + K + CI → AT	<b>Logically OR the M-bus with the K-Bus.</b> Deposit the result in MAR. Add the K-bus to the M-bus and CI. Deposit the sum in AC or T.
		00	LMM	M → MAR, M + CI → AT	Load MAR from the M-bus. Add CI to the M-bus. Deposit the result in AC or T. Used to load the address register with memory data for macro-instructions using indirect address-ing.
		11	LDM	11 → MAR M – 1 + CI → AT	Set MAR to all ones. Subtract one from the M-bus. Add CI to the difference and deposit the result in AC or T, as specified. Used to load decremented memory data in AC or T.

# FUNCTION DESCRIPTION

# **CENTRAL PROCESSING ELEMENT**

S/N3002

S3002-I • N3002-XL,I

## FUNCTION DESCRIPTION (Cont'd)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
1	111	XX		(AT ∨ K) + (AT ∧ K) + CI → AT	Logically OR the K-bus with the complement of AC or T, as specified. Add the result to the logical AND of specified register with the K-bus. Add the sum to CI. Deposit the result in the specified register.
		00	CIA	AT + CI → AT	Add CI to the complement of AC or T, as specified. Deposit the result in the specified register. Used to form the 1's or 2's complement of AC or T.
		11	DCA	AT – 1 + CI → AT	Subtract one from AC or T, as specified. Add CI to the difference and deposit the sum in the specified register. Used to decrement AC or T.
2	Ι	ХХ	_	(AC ^ K) – 1 + CI → R <sub>n</sub>	<b>Logically AND the K-bus with AC.</b> Subtract one from the result and add the difference to CI. Deposit the sum in $R_n$ .
		00	CSR	CI – 1 → R <sub>n</sub> (See Note 1)	Subtract one from CI and deposit the difference in Rn. Used to conditionally clear or set $R_n$ to all 0's or 1's, respectively.
		11	SDR	AC – 1 + CI → R <sub>n</sub> (See Note 1)	Subtract one from AC and add the difference to CI. Deposit the sum in $R_n$ . Used to store AC in $R_n$ or to store the decremented value of AC in $R_n$ .
2	=	XX	—	(AC ∧ K) – 1 + CI → AT (See Note 1)	<b>Logically AND the K-bus with AC.</b> Subtract one from the result and add the difference to CI. Deposit the sum in AC or T, as specified.
		00	CSA	CI – 1 → AT (See Note 1)	Subtract one from CI and deposit the difference in AC or T. Used to conditionally clear or set AC or T.
		11	SDA	AC – 1 + CI → AT (See Note 1)	Subtract one from AC and add the difference to CI. Deposit the sum in AC or T. Used to store AC in T, or decrement AC, or store the decremented value of AC in T.
2	111	xx	_	(I ∧ K) – 1 + CI → AT (See Note 1)	Logically AND the data of the K-bus with the data on the I- bus. Subtract one from the result and add the difference to CI. Deposit the sum in AC or T, as specified.
		00	CSA	CI – 1 → AT	Subtract one from CI and deposit the difference in AC or T. Used to conditionally clear or set AC or T.
		11	LDI	I – 1 + CI → AT	Subtract one from the data on the I-bus and add the differ- ence to CI. Deposit the sum in AC or T, as specified. Used to load input bus data or decremented input bus data in the specified register.
3	1	XX	_	$R_n + (AC \land K) + CI \rightarrow R_n$	Logically AND AC with the K-bus. Add $R_n$ and CI to the result. Deposit the sum in $R_n$ .
		00	INR	R <sub>n</sub> + Cl → R <sub>n</sub>	Add CI to $R_n$ and deposit the sum in $R_n$ . Used to increment
		11	ADR	AC + R <sub>n</sub> + CI → R <sub>n</sub>	$R_n$ . Add AC to $R_n$ . Add the result to CI and deposit the sum in $R_n$ . Used to add the accumulator to a register or to add the incremented value of the accumulator to a register.
3	11	ХХ	-	M + (AC ∧ K) + CI → AT	Logically AND AC with the K-bus. Add the result to CI and the M-bus. Deposit the sum in AC or T.
		00	АСМ	M + CI → AT	Add CI to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
		11	AMA	M + AC + CI → AT	Add the M-bus to AC and CI, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.

# **CENTRAL PROCESSING ELEMENT**

S3002-I • N3002-XL,I

S/N3002

# FUNCTION DESCRIPTION (Cont'd)

	_		т т		
F GROUP	R GROUP	K BUŞ	NAME	EQUATION	DESCRIPTION
3	1(1	XX	-	AT + (I ∧ K) + CI → AT	<b>Logically AND the K-bus with the I-bus.</b> Add CI and the contents of AC or T, as specified, to the result. Deposit the sum in the specified register.
		00	INA	AT + CI → AT	Conditionally increment AC or T. Used to increment AC or T.
		11	ΑΙΑ	I + AT + CI → AT	Add the I-bus to AC or T. Add CI to the result and deposit the sum in the specified register. Used to add input data or incremented input data to the specified register.
4	1	XX		CI ∨ (R <sub>n</sub> ∧ AC ∧ K) → CO R <sub>n</sub> ∧ (AC ∧ K) → R <sub>n</sub>	<b>Logically AND the K-bus with AC.</b> Logically AND the result with the contents of $R_n$ . Deposit the final result in $R_n$ . Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on the carry output (CO) line.
		00	CLR	$CI \rightarrow CO, O \rightarrow R_n$	Clear $R_{\text{I\!I}}$ to all O's. Force CO to CI. Used to clear a register and force CO to CI.
		11	ANR	CI ∨ (R <sub>n</sub> ∧ AC) → CO R <sub>n</sub> ∧ AC → R <sub>n</sub>	Logically AND AC with R <sub>n</sub> . Deposit the result in R <sub>n</sub> . Force CO to one if the result is non-zero. Used to AND the accumulator with a register and test for a zero result.
4	11	XX	_	$CI \lor (M \land AC \land K) \rightarrow CO$ $M \land (AC \land K) \rightarrow AT$	<b>Logically AND the K-bus with AC.</b> Logically AND the result with the M-bus. Deposit the final result in AC or T. Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	ANM	$\begin{array}{c} CI \lor (M \land AC) \to CO \\ M \land AC \to AT \end{array}$	Logically AND the M-bus with AC. Deposit the result in AC or T. Force CO to one if the result is non-zero. Used to AND M- bus data to the accumulator and test for a zero result.
4	111	XX		$CI \lor (AT \land 1 \land K) \rightarrow CO$ $AT \land (I \land K) \rightarrow AT$	<b>Logically AND the I-bus with the K-bus.</b> Logically AND the result with AC or T. Deposit the final result in the specified register. Logically OR CI with the word-wise OR of the final result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
	-	11	ANI	CI ∨ (AT ∧ I) → CO AT ∧ 1 → AT	Logically AND the I-bus with AC or T, as specified. Deposit the result in the specified register. Force CO to one if the result is non-zero. Used to AND the I-bus to the accumulator and test for a zero result.
5	1	xx	—	$\begin{array}{c} CI \lor (R_n \land K) \to CO \\ K \land R_n \to R_n \end{array}$	<b>Logically AND the K-bus with R<sub>n</sub>.</b> Deposit the result in Rn. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLR	$CI \rightarrow CO, O \rightarrow R_n$	Clear Rn to all O's. Force CO to CI. Used to clear a register and force CO to CI.
		11 *	TZR	CI ∨ R <sub>n</sub> → CO R <sub>n</sub> → R <sub>n</sub>	Force CO to one if Rn is non-zero. Used to test a register for zero. Also used to AND K-bus data with a register for masking and, optionally, testing for a zero result.
5	11	XX	_	$\begin{array}{c} CI \lor (M \land K) \twoheadrightarrow CO \\ K \land M \twoheadrightarrow AT \end{array}$	<b>Logically AND the K-bus with the M-bus.</b> Deposit the result in AC or T, as specified. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.
		11	LTM	CI∨M→CO M→AT	Load AC or T, as specified, from the M-bus. Force CO to one if the result is non-zero. Used to load the specified register from memory and test for a zero result. Also used to AND the K-bus with the M-bus for masking and, optionally, testing for a zero result.

S/N3002

S3002-I • N3002-XL,I

# FUNCTION DESCRIPTION (Cont'd)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION	
5	111	XX	_	CI ∨ (AT ∧ K) → CO K ∧ AT → AT	Logically AND the K-bus with AC or T, as specified. Deposit the result in the specified register. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.	
		00	CLA	CI → CO, O → AT	Clear AC or T, as specified, to all O's. Force CO to CI. Used to clear the specified register and force CO to CI.	
		11	TZA	CI ∨ AT → CO AT → AT	Force CO to one if AC or T, as specified, is non-zero. Used to test the specified register for zero. Also used to AND the K- bus to the specified register for masking and, optionally, testing for a zero result.	
6	I	XX		$CI \lor (AC \land K) \rightarrow CO$ $R_n \lor (AC \land K) \rightarrow R_n$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the result of the carry OR on CO. Logically OR $R_n$ with the logical AND of AC and the K-bus. Deposit the result in $R_n$ .	
		00	NOP	CI → CO, R <sub>n</sub> → R <sub>n</sub>	Force CO to CI. Used as a null operation or to force CO to CI.	
		11	ORR	CI ∨ AC → CO R <sub>n</sub> ∨ AC → R <sub>n</sub>	Force CO to one if AC is non-zero. Logically OR AC with R <sub>n</sub> . Deposit the result in R <sub>n</sub> . Used to OR the accumulator to a register and, optionally, test the previous accumulator value for zero.	
6	11	xx	-	$CI \lor (AC \land K) \to CO$ $M \lor (AC \land K) \to AT$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the carry OR on CO. Logically OR the M-bus, with the logical AND of AC and the K-bus. Deposit the final result in AC or T.	
		00	LMF	CI → CO, M → AT	Load AC or T, as specified, from the M-bus. Force CO to CI. Used to load the specified register with memory data and force CO to CI.	
		11	ORM	CI ∨ AC → CO M ∨ AC → AT	Force CO to one if AC is non-zero. Logically OR the M-bus with AC. Deposit the result in AC or T, as specified. Used to OR M-bus with the AC and, optionally, test the previous value of AC for zero.	
6	111	XX		$\begin{array}{l} CI \lor (I \land K) \to CO \\ AT \lor (I \land I) \to AT \end{array}$	Logical OR CI with the word-wise OR of the logical AND of the I-bus and the K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Logically OR the result with AC or T, as specified. Deposit the final result in the specified register.	
		00	NOP	CI → CO, AT → AT	Force CO to CI. Used as a null operation or to force CO to CI.	
		11	ORI	CI ∨ I → CO I ∨ AT → AT	Force CO to one if the data on the I-bus is non-zero. Logically OR the I-bus to AC or T, as specified. Deposit the result in the specified register. Used to OR I-bus data with the specified register and, optionally, test the I-bus data for zero.	
7	1	хх		CI ∨ (R <sub>n</sub> ∧ AC ∧ K) → CO R <sub>n</sub> ⊕ (AC ∧ K) → R <sub>n</sub>	Logically OR CI with the word-wise OR of the logical AND $G_{R_n}$ and AC and the K-bus. Place the carry OR on CC Logically AND the K-bus with AC. Exclusive-NOR the result with $R_n$ . Deposit the final result in $R_n$ .	
		00	CMR	CI → CO, Rn → Rn	Complement the contents of R <sub>n</sub> . Force CO to CI.	
		11	XNR	CI ∨ ( $R_n \land AC$ ) → CO $R_n \bigoplus AC → R_n$	Force CO to one if the logical AND of AC and Rn is non-zero. Exclusive-NOR AC with $R_n$ . Deposit the result in $R_n$ . Used to exclusive-NOR the accumulator with a register.	

S3002-I • N3002-XL,I

S/N3002

### FUNCTION DESCRIPTION (Cont'd)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
7	11	ХХ		CI ∨ (M ^ AC ^ K) → CO M ⊕ (AC ^ K) → AT	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus and M-bus. Place the carry OR on CO. Logically AND the K-bus with AC. Exclusive NOR the result with the M-bus. Deposit the final result in AC or T.
		00	LCM	CI → CO, M → AT	Load the complement of the M-bus into AC or T, as specified. Force CO to CI.
		11	ХММ	CI ∨ (M ∧ AC) → CO M ⊕ AC → AT	Force CO to one if the logical AND of AC and the M-bus is non-zero. Exclusive-NOR AC with the M-bus. Deposit the result in AC or T, as specified. Used to exclusive-NOR memory data with the accumulator.
7	111	хх		CI ∨ (AT ∧ I ∧ K) → CO AT ⊕ (I K) → AT	Logically OR CI with the word-wise OR of the logical AND of the specified register and the I-bus and K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Exclusive-NOR the result with AC or T, as specified. Deposit the final result in the specified register.
		00	CMA	CI → CO,  ĀT̈ → AT	Complement AC or T, as specified. Force CO to CI.
		11	XNI	CI ∨ (AT ∧ I) → CO I ⊕ AT → AT	Force CO to one if the logical AND of the specified register and the I-bus is non-zero. Exclusive-NOR AC with the I-bus. Deposit the result in AC or T, as specified. Used to exclusive- NOR input data with the accumulator.

# FUNCTION DESCRIPTION KEY


#### MEANING

SYMBOL	MEANING				
I,K,M	Data on the I, K, and M buses,				
	respectively				
CI,LI	Data on the carry input and left				
	input, respectively				
CO,RO	Data on the carry output and				
	right output, respectively				
Rn	Contents of register n includ-				
	ing T and AC (R-Group I)				
AC	Contents of the accumulator				
AT	Contents of AC or T, as specifi-				
	ed				
MAR	Contents of the memory ad-				
	dress register				
L,H	As subscripts, designate low				
	and high order bit, respectively				
+	2's complement addition				
-	2's complement subtraction				
- ^	Logical AND				
V	Logical OR				
θ	Exclusive-NOR				
<b>→</b>	Deposit into				

NOTE

1. 2's complement arithmetic adds 111 . . . 11 to perform subtraction of 000 . . . 01.

# **MICROCYCLE TIMING**



# signetics

S/N3002

S3002-I • N3002-XL,I


		N3002			S3002		
PARAMETER	Min	Typ1	Max	Min	Typ <sup>1</sup>	Max	UNIT
tCY Clock Cycle Time	70	45		120	45		ns
tWP Clock Pulse Width	17	10		42	10		ns
tFS Function Input Set-Up Time ( $F_0$ through $F_6$ )	48	-23 → 35	:	70	-23 - 35		ns
Data Set-Up Time: tDS I <sub>0</sub> , I <sub>1</sub> , M <sub>0</sub> , M <sub>1</sub> , K <sub>0</sub> , K <sub>1</sub> tSS LI, CI	40 21	12 → 29 0 → 7		60 30	12 → 29 0 → 7		ns ns
Data and Function Hold Time: tFH $F_0$ through $F_6$ tDH $1_0$ , $I_1$ , $M_0$ , $M_1$ , $K_0$ , $K_1$ tSH LI, CI	4 4 12	0 -28 → -11 -7 → 0		5 5 15	0 -28 → -11 -7 → 0		ns ns ns
Propagation Delay to X, Y, RO from: tXF Any Function Input tXD Any Data Input tXT Trailing Edge of CLK tXL Leading Edge of CLK	13	28 16 → 20 33 18 → 40	52 33 48 70	13	28 16 → 20 33 18 → 40	65 65 75 90	ns ns ns
Propagation Delay to CO from: tCL Leading Edge of CLK tCT Trailing Edge of CLK tCF Any Function Input tCD Any Data Input tCC CI (Ripple Carry)	16	24 → 44 30 → 40 25 → 35 17 → 23 9 → 13	70 56 52 55 20		24 - 44 30 - 40 25 - 35 17 - 23 9 - 13	90 100 75 65 30	ns ns ns ns
Propagation Delay to A <sub>0</sub> , A <sub>1</sub> , D <sub>0</sub> , D <sub>1</sub> from: tDL Leading Edge of CLK tDE Enable Input ED, EA		17 → 25 10 → 12	40 20		17 → 25 10 → 12	75 35	ns ns

# AC ELECTRICAL CHARACTERISTICS N3001 = $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$ S3001 = $T_A = -55^{\circ}C$ to +125°C, $V_{CC} = 5V \pm 10\%$

NOTE

1. Typical values are for TA = 25°C and typical supply voltage.


# **CARRY LOOK-AHEAD CONFIGURATION**




S3001-I • N3002-XL,I

S/N3002

### **TYPICAL CONFIGURATIONS**



### PARAMETER MEASUREMENT INFORMATION





# DESIGNER'S DEVELOPMENT KIT

### DESCRIPTION

The Signetics Series 3000 Bipolar Microprocessor Chip Set provides new levels of high performance to microprocessor applications not previously possible with MOS technology. Combining the Schottky bipolar N3001 Microprogram Control Unit (MCU) and N3002 Central Processing Element (CPE) with industry standard memory and support circuits, microinstruction cycle times of 100ns are possible.

In the majority of cases, the choice of a bipolar microprocessor slice, as opposed to an MOS device, is based on speed or flexibility of microprogramming. Starting with these characteristics, the design of the Signetics Series 3000 Microprocessor has been optimized around the following objectives:

- Fast cycle time
- All memory and support chips are industry standard
- Cooler operation
- Lower total system cost

Systems built with large-scale integrated circuits are much smaller and require less power than equivalent systems using medium and/or small scale integrated circuits.

The 2 components of the Series 3000 chip set, when combined with industry standard memory and peripheral circuits, allows the design engineer to construct highperformance processors and/or controllers with a minimum amount of auxiliary logic. Features such as the multiple independent address and data buses, tri-state logic, and separate output enable lines eliminate the need for time-multiplexing of buses and associated hardware.

Each Central Processing Element represents a complete 2-bit slice through the data processing section of a computer. Several CPEs may be connected in parallel to form a processor of any desired word length. The Microprogram Control Unit controls the sequence in which microinstructions are fetched from the microprogram memory (ROM/PROM), with these microinstructions controlling the step-by-step operation of the processor.

Each CPE contains a 2-bit slice of 5 independent buses. Although they can be used in a variety of ways, typical connections are:

Carries data from external

Input M-bus:	memory
Input I-bus:	Carries data from input/out- put device
Input K-bus:	Used for microprogram mask or literal (constant) value in- put
Output A-bus:	Connected to CPE Memory Address Register
Output D-bus:	Connected to CPE accumu- lator.

<text><text>

As the CPEs are paralleled together, all buses, data paths, and registers are correspondingly expanded.

The microfunction input bus (F-bus) controls the internal operation of the CPE, selecting both the operands and the operation to be executed upon them. The arithmetic logic unit (ALU), controlled by the microfunction decoder, is capable of over 40 Boolean and binary operations as outlined in the FUNCTION DESCRIPTION section of the N3002 data sheet. Standard carry look-ahead outputs (X and Y) are generated by the CPE for use with industry standard devices such as the 74S182.

#### **FEATURES**

- Bipolar Schottky Technology
- Multiple Input/Output Bus Structure

3000 K 1000

- Fastest Microprocessor Available
- 512 Microinstruction Addressibility
- Full Function Accumulator

#### COST

\$100.00 (Total Value = \$230)

#### AVAILABILITY

Immediate delivery for Signetics Rep. or Distributors.

#### CONTENTS


- 1 ea-N3001 Microprogram Control Unit
- 4 ea-N3002 Central Processing Element
- 1 ea-74S182 Look-Ahead Carry
- 3 ea-82S114 256 × 8 PROM
- 1 ea-8T31 Bidirectional I/O Port
- 2 ea-8T26A Quad Bus Transceiver
- 1 ea—Introductory Manual

Input M hun

# signetics

# DESIGNER'S DEVELOPMENT KIT

### **BLOCK DIAGRAM**



### **COMPATIBLE PRODUCTS** 82S100, 82S101 FPLA

- Field programmable (Ni-Cr Link)
- Input variables-16
- Output functions-8
- Product terms-48
- Address access time-50ns
- Tri-state (82S100) or open collector (82S101) outputs
- 28-pin ceramic dip

#### 82S115/123/129 PROMs

- Schottky TTL technology ٠
- Single +5V power supply
- 32 × 8 organization (82S123)
- 256 × 8 organization (82S129) •
- 512 × 8 organization (82S115)
- Field programmable (Nichrome) •
- On-chip storage latches (82S115 only)
- ٠ Low current pnp inputs

- Tri-state outputs
- 35ns typical access time
- Standard 24-pin DIP (82S115)
- Standard 16-pin DIP (82S123, 82S129) ٠

#### 82S25/82S116/82S11 RAMs

- Schottky TTL technology .
- 16 × 4 organization (82S25)
- 256 × 1 organization (82S116)
- 1024 × 1 organization (82S11)
- On-chip address decoding
- 16-pin ceramic dip

#### 8T26A/8T28 Quad Transceiver

- Schottky TTL technology ٠
- 4 pairs of bus drivers/receivers
- Separate drive and receive enable lines
- Tri-state outputs
- Low current pnp inputs ٠
- High fan out-driver sinks 40mA ٠
- . 20ns maximum propagation delay
- Standard 16-pin DIP ٠

#### **8T31 8-Bit Bidirectional Port**

- Schottky TTL technology
- 2 independent bidirectional buses
- 8-bit latch register
- Independent read, write controls for each bus
- Bus A overrides if a write conflict occurs
- Register can be addressed as a memory location
- via Bus B Master Enable .
- 30ns maximum propagation delay
- Low input current: 500µA
- High fan out-sinks 20mA
- Standard 24-pin DIP


# BIPOLAR EMULATION KIT FOR THE SERIES 3000 AN 8080 SYSTEM EMULATOR

# 3000KT8080SK

### DESCRIPTION

The 8080 Emulation Kit is a microprogrammable microprocessor utilizing Schottky LSI components to implement an emulation of an Intel 8080A microcomputer system. The emulation is functionally equivalent to a microprocessor system incorporating the following Intel devices: 8080A, 8228, 8224 and 8212. The kit provides the standard address, data, status and control buses as defined in the Intel 8080 Microcomputer System Manual. Since the kit uses bipolar LSI elements, the emulator lacks the twophase non-overlapping clock. Furthermore, those signals emanating from the 8080 during SYNC time are not provided, but rather the useful status signals provided by the 8228 system controller are implemented. The emulation also provides an extension of the 8228 operation during multi-byte interrupts. This is realized by allowing any 8080 program branch instruction to be inserted during interrupts rather than restricting multi-byte instructions to CALL during interrupts. Finally, a nonstandard status signal, RTRAP, is provided which indicates that the present instruction is a reserved or undefined instruction. After this indication, the processor will enter the normal HALT routine and await an interrupt. (Intel 8080A operation during undefined instructions is undefined.) Thus all 12 of the unused instructions in the 8080 instruction set are reserved for future instruction set expansion. These unused codes may be used at any time to extend the usual instruction set without requiring any reprogramming of the bipolar PROMs used for microprogram memory. Finally, the emulator is fully static so that the clock may be adjusted from a typical cycle time of 150ns to dc.

The kit contains all the parts necessary to construct the emulator and includes preprogrammed PROMs. The kit is designed to be assembled by a skilled technician in about 8 hours.



### **FEATURES**

- Full emulation of 8080A system
- Speed increase by factor of 2 to 9.2 over 8080A system
- Static operation; microcycle time dc to
- 150ns
- Operation from single +5V supply
- Executes all 8080 instructions
- Hardware multiply and divide
- Microprogram expandable
- Includes single phase clock
- Full vectored interrupt to any location within 64K memory

Part Number:	3000KT8080SK
Cost:	\$299.00
Availability:	Immediate delivery from
	Signetics, Rep or Distribu-
	tors


#### **KIT CONTENTS**

N74123 1 each N3001 1 each 8 each N3002 N82S115 7 each 1 each N82S23 2 each N82S123 N82S126 2 each 3 each N8263 3 each N74S182 1 each N74S280 2 each N7475 1 each DM8613 N74S174 11 each 2 each N8T28 3 each N8T97 N74S153 1 each 2 each N74S157 1 each N7400 N74S02 1 each 3 each N74S04 1 each N74S08 N74S10 1 each 1 each N74S133 Resistor networks 1K, 16-pin 2 each P.C. board 1 each 1 each Manual 1 each Schematic 1 each Set of microprogram listings Plus: Over 25 miscellaneous resistors, capacitors and other parts

# BIPOLAR EMULATION KIT FOR THE SERIES 3000 AN 8080A SYSTEM EMULATOR

# 3000KT8080SK

# **BLOCK DIAGRAM**



INSTRUCTION EXECUTION TIMES (150ns microinstruction cycle time, 150ns RAM access time)

		EXECUTION	·		EXECUTION		EX	ECUTIO	N
INSTRUCTION	CYCLES	TIME ( $\mu$ s)	INSTRUCTION	CYCLES	TIME ( $\mu$ s)	INSTRUCTION	CYCLES T	Ί <b>ΜΕ (</b> με	5)
LXI	7	1.05	CMC	4	.60	Arithmetic mem	7	1.05	
PUSH	9	1.35	DAA	10	1.50	Arithmetic immed	l. 4	.60	
PUSH PSW	9	1.35	SHLD	11	1.65	RLC	4	.60	
POP	9	1.35	LHLD	12	1.80	RRC	3	.45	
POP PSW	8	1.20	EI	2	.30	RAL	4	.60	
STA	9	1.35	DI	2	.30	RAR	3	.45	
LDA	8	1.20	NOP	2	.30	JMP,	6	.90	
XCHG	7	1.05	MUL	26	3.90	JMP '	4	.60	
XTHL	13	1.95	MOV r1, r2	3	.45	CALL	13	1.95	
SPHL	3	.45	MOV M, r	6	.90	CALL	4	.60	
PCHL	6	.90	MOV, M	6	.90	RET	8	1.20	
DAD	4	.60	HLT	4	.60	RET	2	.30	
STAX	6	.90	MVI r	4	.60	RST	13	1.95	
LDAX	5	.75	MVI M	7	1.05	IN	8	1.20	
INX	2	.30	INR	3	.45	OUT	8	1.20	
DCX	3	.45	DCR	4	.60		Min	Typ <sup>2</sup>	Max
CMA	2	.30	INR M, DCR M	8	1.20		4.80	6.60	8.40
STC	3	.45	Arithmetic reg	4	.60	DIV	4.60	0.00	0.40
NOTES									

1. Conditional branch with condition not met.

2. Depends upon value of divisor.



# MICROASSEMBLER

### DESCRIPTION

The Signetics Microassembler is a complete software package designed to support general slice system architectures which employ Signetics bipolar microprocessor components. It provides a flexible microassembly language required to describe the numerous configurations in which bipolar microprocessor chips are used. The program allows for the entry of specific device model parameters and hardware configurations which permits the symbolic assembly language to relate directly to the user's system. In particular, the microassembler provides primary support for the 3002 and 2901 central processing units and the 8X02 Control Store Sequencer through intrinsic field definitions for these devices. Through proper modification of the models used in the microassembler, it supports the 3001 Microprogram Control Unit as well as the 8X300 Fixed Instruction Bipolar Microprocessor.

In keeping with the varied nature of slice microprocessor systems, the microassembler provides for complete flexibility in adapting to the user's system definition. The microassembler provides for variable microinstruction formats as defined by the user. Moreover, op codes may be userdefined. The following operators are supported by the microassembler:

A+B	Add A and B
A-B	Add the complement of B to A
-A	Complement A
A*B	Multiply A and B
A/B	Compute the quotient of A divided by B
A.MOD.B	Compute the remainder of A
	divided by B
A.SHL.B	Shift A left B bits (supply zeroes to
	emptied bit positions)
A.SHR.B	Shift A right B bits
.NOT.A	Invert all bits of A
A.AND.B	Logical and of bits in A and B
A.OR.B	Logical inclusive or of bits in A and B
A.XOR.B	Logical exclusive or of bits in A and B

The microassembler itself is adaptable to convenient implementation by the user. The basic microassembler is written in standard ANSI FORTRANIV. Therefore, the program may be run on virtually any machine of sufficient memory size which has the requisite FORTRAN compiler. Or, if desired, the program may be accessed via TYMSHARE, GE, or NCSS Timesharing Services. The outputs of the Signetics Microassembler will provide for complete system development and documentation. The microassembly program is a two-pass assembler. Upon assembly, a program listing is obtained which contains error messages relative to the success of the assembly process. This output is used in the debug stage of program development to produce code of the correct format. In the second pass, the complete program listing including source and object information directly provides the documentation required for the system firmware. A second output is also provided which is intended for the production of punched paper tape. The paper tape is designed for: 1) the production of PROMs which are to contain the object microprogram; 2) entry into ROM simulators for system checkout; and 3) entry into other microprocessor development systems.

# CHAPTER 2 BIPOLAR FIXED INSTRUCTION MICROPROCESSOR

signetics

45

# signetics

### INTRODUCTION

### A Microcomputer Designed for Control

The 8X300 is a microcomputer designed for control. It features:

#### **Execution Speed**

- 250ns instruction execution time
- Direct address capability—up to 8192 16-bit words of program memory
- Eight 8-bit general purpose registers
- Simultaneous data transfer and data edit in a single instruction cycle time
- n-way branch or n-entry table lookup in 2
  instruction cycle times
- 8X300 instructions operate with equal speed on 1-bit, 2-bit, 3-bit, 4-bit, 5-bit, 6-bit, 7-bit, or 8-bit data formats

The 8X300 instruction set features controloriented instructions which directly access variable length input/output and internal data fields. These instructions provide very high performance for moving and interpreting data. This makes the 8X300 ideal in switching, controlling, and editing applications.

# Direct Processing of External Data

The 8X300 I/O system is treated as a set of internal registers. Therefore data from external devices may be processed (tested, shifted, added to, etc.) without first moving them to internal storage. In fact, the entire

concept is to treat data at the I/O interface no differently than internal data. This concept extends to the software which allows variables at the input/output system to be named and treated in the same way as data in storage.

# Separate Program Storage and Data Storage

The storage concept of the 8X300 is to separate program storage from data storage. Program storage is implemented in read-only memory in recognition of the fact that programs for control applications are fixed and dedicated. The benefits of using read-only memory are that great speeds may be obtained at lower cost than if read/write memory were used, and that program instructions reside in a nonvolatile medium and cannot be altered by system power failures.

#### 8X300 Architecture

Figure 2 of the 8X300 data sheet illustrates the 8X300 architecture. The 8X300 contains an Arithmetic Logic Unit (ALU), Program Counter, and an Address Register. Eight 8bit general purpose registers are also provided, including 7 working registers and an auxiliary register which performs as a working register and also provides an implied operand for many instructions. The 8X300 registers are shown in Figure 2 of the 8X300 data sheet and are summarized below:

#### **Control Registers include:**

- Instruction—A 16-bit register containing the current instruction
- Program Storage Address Register (AR)—A 13-bit register containing the address of the current instruction being accessed from Program Storage
- Program Counter (PC)—A 13-bit register containing the address of the next instruction to be read from Program Storage

#### **Data Registers include:**

- Working Registers (WR)—Seven 8-bit registers for data storage
- Overflow (OVF)—A 1-bit register that retains the most significant bit position carry from ALU addition operation. Arithmetically treated as 2°
- Auxiliary (AUX)—An 8-bit register. Source of implied operand for arithmetic and logical instructions. May be used as a working register.

A crystal external to the CPU may be used to generate the CPU system clock. The CPU executes 8 instruction types.

8X300-I

8X 300

#### DESCRIPTION

The Signetics 8X300 Interpreter is a monolithic, high-speed microprocessor implemented with bipolar Schottky technology. As the central processing unit, CPU, it allows 16-bit instructions to be fetched, decoded and executed in 250ns. A 250ns instruction cycle requires maximum memory access of 65ns, and maximum I/O device access of 35ns.

Interpreter instructions operate on 8-bit, parallel data. Logic is distributed along the data path within the Interpreter. Input data can be rotated and masked before being subject to an arithmetic or logical operation; and output data can be shifted and merged with the input data, before being output to external logic. This allows 1- to 8bit I/O and data memory fields to be accessed and processed in a single instruction cycle.

### **PROGRAM STORAGE INTERFACE**

Program Storage is typically connected to the A0-A12 (A12 is least significant bit) and I0-I15 signal lines. An address output on A0-A12 identifies one 16-bit instruction word in program storage. The instruction word is subsequently input on I0-I15 and defines the interpreter operations which are to follow.

The Signetics 82S115 PROM, or any TTL compatible memory, may be used for program storage.

# **I/O DEVICES INTERFACE**

An 8-bit I/O bus, called the Interface Vector (IV) data bus, is used by the Interpreter to communicate with 2 fields of I/O devices. The complementary LB and RB signals identify which field of the I/O devices is selected.

Both I/O data and I/O address information can be output on the IV bus. The SC and WC signals are typically used to distinguish between I/O data and I/O address information as follows:

SC WC


- 1 0 I/O address is being output on IV bus
- 0 1 I/O data is being output on IV bus
- 0 0 I/O data is expected on the IV, bus, as input to the Interpreter
- 1 1 Not generated by the Interpreter

The Signetics 82SXXX series RAM, and the 8T32/33 may be attached to the IV bus.

#### **FEATURES**

- 185ns instruction decode and execute delay (with Signetics 8T32/33 I/O port)
- Eight 8-bit working registers
- Single instruction access to 1-bit, 2-bit, 3-bit . . . or 8-bit field on I/O bus
- Separate instruction address, instruction, and I/O data busses
- On-chip oscillator
- Bipolar Schottky technology
- TTL inputs and outputs
- Tri-state output on I/O data bus
- +5 volt operation from 0° to 70° C

#### **PIN CONFIGURATION**



#### PIN DESCRIPTION

PIN	SYMBOL	NAME AND FUNCTION	TYPE
2-9, 45-49	A0-A12:	Instruction address lines. A high level equals "1." These outputs directly address up to 8192 words of program storage. A12 is least significant bit.	Active high
13-28	10-115:	Instruction lines. A high level equals "1." Receives instructions from Program Storage. $I_{15}$ is least significant bit.	Active high
33-36, 38-41	IVBO-IVB7	Interface Vector (IV) Bus. A low level equals "1." Bidirectional tri-state lines to communi- cate with I/O devices. IVB7 is least significant bit.	Three-state Active low
42	MCLK:	Master Clock. Output to clock I/O devices, and/or provide synchronization for external logic	
30	WC:	Write Command. High level output indicates data is being output on the IV Bus.	Active high
29	SC:	Select Command. High level output indicates that an address is being output on the IV Bus.	Active high
31	LB:	Left Bank. Low level output to enable one of two sets of I/O devices (LB is the comple- ment of RB).	Active low
32	RB:	Right Bank. Low level output to enable one of two sets of I/O devices (RB is the comple- ment of LB).	Active low
44	HALT:	Low level is input to stop the Interpreter.	Active low
43	RESET:	Low level is input to initialize the Interpreter.	Active low
10-11	X1, X2:	Inputs for an external frequency determining crystal. May also be interfaced to logic or test equipment.	
50	VR	Reference voltage to Pass Transistor.	
1	VCR	Regulated output voltage from Pass Transistor.	
37	VCC:	5V power connection.	
12	GND:	Ground.	



# Nickerick

#### 8X300-I

8X 300


### **INSTRUCTION CYCLE**

Each interpreter operation is executed in 1 instruction cycle, which may be as short as 250ns. The Interpreter generates MCLK to synchronize external logic to the instruction cycle. Instruction cycles are subdivided into quarter cycles. MCLK is an output during the last quarter cycle.

During the third quarter cycle of an instruction, an address is output on A0-A12, identifying the location in program storage of the next instruction word. This instruction word defines the next instruction, which must be input on I0-I15 during the first quarter cycle of the next instruction cycle (see Table 1).

#### Instruction Set Summary

The 16-bit instruction word input on I0-I15 is decoded by the instruction decode logic to implement events that are to occur during the remainder of the instruction cycle. Generally the 16-bit instruction word is decoded as follows:




A detailed usage of the 13 "operand(s) specification" bits is given in following sections.

Three operation code bits allow for 8 instruction classes. The 8 instruction classes are summarized in Table 2. Each entry is referred to as an "instruction class" because the unique architecture of the Interpreter allows a number of powerful variations to be specified by the 13 operand (s) specification bits. A complete description of instruction formats and some instruction examples are provided in the Application Notes.

#### **Data Processing**

The Interpreter architecture includes eight 8-bit working registers, an arithmetic logic unit (ALU), an overflow register, and the 8bit IV Bus. Internal 8-bit data paths connect the registers and IV Bus to the ALU inputs, and the ALU output to the registers and IV Bus. Data processing logic is distributed along these internal 8-bit data paths. Rotate and mask logic precedes the ALU on the data entry path. Shift and merge logic precedes the ALU on the data entry path. Shift and merge logic follows the ALU on the data output path. All 4 sets of logic can operate on 8 data bits in a single instruction cycle. (See Figure 2)

When less than 8 bits of data are specified for output to the IV bus by the ALU, the data field (shifted if necessary) is inserted into the prior contents of the IV bus latches. The



INST. AND IV BUS DATA INPUT	DATA PROCESSING	ADDR. AND IV BUS CHANGING	ADDR. AND IV BUS DATA VALID MCLK=HIGH
← ¼ cycle →	← ¼ cycle →	← ¼ cycle →	← ¼ cycle →

Table 1 INSTRUCTION CYCLE

IV bus latches contain data input at the start of an instruction. This data in the IV bus latches will be specified in the instruction as a) IV bus source data or b) data from an automatic read when the IV bus is specified as a destination. Therefore, IV bus bit positions outside an inserted bit field are unmodified.

### **Data Addressing**

Sources and destinations of data are specified using a 5-bit octal number, as shown in Table 2. The source and/or destination of data to be operated upon is specified in a single instruction word.

Referring to Table 3, the Auxiliary register (address 00) is the implied source of the second argument for ADD, AND or XOR operations.

IVL and IVR are write-only registers used only as a destination. They have addresses and are treated as registers, but in reality they do not exist. When IVL is specified as a destination or the D field =  $20-27_8$ , then LB = 'low', RB = 'high' are generated; when IVR is specified as a destination or the D field =  $30-37_8$ , then RB = low, LB = 'high' are generated.

When IVL or IVR is specified as the destination in an instruction, SC is also activated and data is placed on the IV bus. If IVL or IVR is specified as a source of data, the source data is all zeroes.

# INSTRUCTION SEQUENCE CONTROL


The Address Register and Program Counter are used to generate addresses for accessing an instruction. The Address Register is used to form the instruction address, and in all but 3 instructions (XEC, NZT, and JMP) the address is copied into the Program Counter. The instruction address is formed in 1 of 3 ways:

- 1. For all instructions but the JMP, XEC, and a satisfied NZT, the Program Counter is incremented by 1 and placed in the Address Register.
- 2. For the JMP instruction, the full 13-bit address field from the JMP instruction is placed into the Address Register and copied into the Program Counter.
- For the XEC and NZT instructions, the high order 5- or 8-bits of the Program Counter are combined with 8- or 5lower-order bits of ALU output (XEC or NZT) and placed in the Address Register. For the NZT instruction, it is also copied into the Program Counter.



8X300-I

8X300



50

.

# 8X300

8X300-I

						ION CYCLE -
	OP CODE	FORMATS	DESCRIPTION	I/O CONTROL SIGNALS	Instruction Input and Data Processing	Address/IV Bus Output
MOVE	0	Register to Register           0         2.3         7.8         10.11         15           0         S         R         D           S≠07,17,20-378         D≠10,20-378	(S) → D Move contents of register specified by S to register specified by D. Right rotate contents of register S by R places before operation.	SC = WC = LB/RB = LB/RB =	0 0 X X	1 if D = 07,17 0 1 if D = 17 0 if D = 07
		IV Bus to Register: 0 2 3 7 8 10 11 15 0 S L D S=20-37 <sub>8</sub> D≠10,20-37 <sub>8</sub>	Move right rotated IV bus (source) data specified by S to register speci- fied by D. L specifies the length of source data with most significant bits set to zero.	SC = WC = LB/RB = LB/RB =	0 0 0 if S = 20-27 1 if S = 30-37	1 if D = 07,17 0 1 if D = 17 0 if D = 07
		Register to IV Bus:         D         10 11         15           0         23         7.8         10 11         15           0         S         L         D	Move contents of register specified by S to the IV bus. Before placement on IV bus, data is shifted as speci- fied by D, and L bits merged with destination IV bus data.	SC = WC = IB/RB = IB/RB =	0 0 0 if D = 20-27 1 if D = 30-37	0 1 0 if D = 20-27 1 if D = 30-37
		$ \begin{array}{c c} S \neq 07, 17, 20 - 37_8 & D = 20 - 37_8 \\ \hline V \text{ Bus to IV Bus:} \\ \hline 0 & 2 & 7 & 10 & 11 & 15 \\ \hline 0 & S & L & D \\ \hline S = 20 - 37_8 & D = 20 - 37_8 \\ \hline \end{array} $	Move right rotated IV bus data (sources) specified by S to the IV bus. Before placement on IV bus, data is shifted or specified by D and merged with original source data. L specifies the length of source data to be operated on.	SC = WC = IB/RB = IB/RB =	0 0 0 if S = 20-27 1 if S = 30-37	0 1 0 if D = 20-27 1 if D = 30-37
ADD	1	SAME AS MOVE	(S) plus (AUX) $\rightarrow$ D Same as MOVE but contents of AUX added to the source data. If carry from most significant bit then OVF = 1, otherwise OVF = 0		SAME AS MOVE	
AND	2	SAME AS MOVE	$(S) \land (AUX) \rightarrow D$ Same as MOVE but contents of AUX ANDed with source data.		SAME AS MOVE	
XOR	3	SAME AS MOVE	<ul> <li>(S) ⊕ (AUX) → D</li> <li>Same as MOVE but contents of AUX</li> <li>exclusive ORed with source data.</li> </ul>		SAME AS MOVE	
XEC	4	Register Immediate: 0 23 78 15 4 S I S≠07,17,20-378 I-000-3778	Execute instruction at current page address offset by I + (S). Execute the instruction at the ad- dress determined by concatenating 5 high order bits of PC with the 8 bit sum of I and register specified by S. PC is not incremented.	SC = WC = LB/RB	0 0 ×	0 0 x
		IV Bus Immediate: 0 2 3 7 8 10 11 15 4 S L I S=20-37 <sub>8</sub> I=00-37 <sub>8</sub>	Execute the instruction at the ad- dress determined by concatenating 8 high order bits of PC with the 5 bit sum of I and rotated IV bus data (source) specified by S. R/L speci- fies length of source data with most significant bits set to zero. PC is not incremented.	SC = WC = IB/RB = IB/RB =	0 0 if S = 20-27 1 if S = 30-37	0 0 x x

Table 2 INSTRUCTION SET SUMMARY




### 8X300-I

8X300

						ON CYCLE →
	OP CODE	FORMATS	DESCRIPTION	I/O CONTROL SIGNALS	Instruction Input and Data Processing	Address/IV Bus Output
NZT	5	Register Immediate:         0       2.3       7.8       15         5       S       I       I         S≠07,17,20-378       I=000-3778	If (S) = 0, jump to current page ad- dress offset by I; if S = 0, PC + 1 $\rightarrow$ PC If contents of register specified by S is non zero then transfer to address determined by concatenating 5 high order bits of PC with I; if contents of register specified by S is zero, incre- ment PC.	SC = WC = EB/RB =	0 0 x	0 0 x
		IV Bus Immediate: 0 2 3 7 8 10 11 15 5 S L I S=20-37 <sub>8</sub> I=00-37 <sub>8</sub>	If right rotated IV bus data (source) is Non Zero then Transfer to address determined by concatenating 8 high order bits of PC with I; if contents of register specified by S is zero, incre- ment PC.	SC = WC = LB/RB = LB/RB =	0 0 0 if S = 20-27 1 if S = 30-37	0 0 × ×
ХМІТ	6	Begister Immediate:         0         2 3         7 8         15         5         6         D         I         0         2 3         7 8         15         15         6         D         I         0         0         1         0         2 3         7 8         15         15         1 <th1< th="">         1         <th1< th=""></th1<></th1<>	Transmit I → D Transmit and store 8 bit binary pat- tern I to register specified by D.	SC = WC = LB/RB = LB/RD =	0 0 x x	1 if D = 07,17 0 1 if D = 17 0 if D = 07
		IV BUS IMMEDIATE 0 23 78 10 11 15 6 D L I D=20-378 I=00-378	Transmit binary pattern I to IV bus. Before placement on IV bus, literal I is shifted as specified by D and L bits merged with existing IV bus data.	SC = WC = [B/RB = [B/RB =	0 0 0 if D = 20-27 1 if D = 30-37	
JMP	7	Address Immediate: 0 2 3 15 7 A A=00000-177778	Jump to Program Address A Jump to program storage address A. A is stored in the address register (AR).	SC = WC = IB/RB =	0 0 x	0 0 x

Table 2 INSTRUCTION SET SUMMARY (Cont'd)

NOTE 1. RB is complement of LB. 2. "0" = Low voltage "1" = High voltage x = Don't care





8X300-I

8X300

S AND/OR D FIELD SPECIFICATION (OCTAL)	SOURCE/DESTINATION	INTERPRETER INTERNAL REGISTERS Programmable Registers (all 8 bits):
00 01 to 06 07 10 11 17	Auxiliary Register (AUX) Work registers (R1 to R6) respectively IVL write-only "register" (destination only) Overflow status (OVF)—source only Working register (R11) IVR write-only "register" (destination only)	<ul> <li>AUX — General working register. Contains second term for arithmetic or logical operations.</li> <li>R1 — General working register</li> <li>R2 — General working register</li> </ul>
2N (N = 0,1,2, 3,4,5,6,7)	<ul> <li>a. If a source, IV bus data right rotated (7—N) bits and masked (specified by R/L). LB = 'low' and RB = 'high' generated.</li> <li>IV Bus Source Data <ul> <li>0</li> <li>1</li> <li>2</li> <li>3</li> <li>4</li> <li>5</li> <li>6</li> <li>7</li> </ul> </li> <li>b. If a destination, IV bus data left shifted (7—N) bits and merged (specified by R/L). LB = 'low' and RB = 'high' generated.</li> <li>IV Bus Destination Data <ul> <li>0</li> <li>1</li> <li>2</li> <li>3</li> <li>4</li> <li>5</li> <li>6</li> <li>7</li> <li>4</li> <li>5</li> <li>6</li> <li>7</li> <li>6</li> <li>7</li> <li>7</li> <li>6</li> <li>7</li> <li>7</li> <li>7</li> <li>6</li> <li>7</li> <li>8</li> <li>7</li> <li>9</li> <li>9<td><ul> <li>R3 — General working register</li> <li>R4 — General working register</li> <li>R5 — General working register</li> <li>R6 — General working register</li> <li>R11 — General working register</li> <li>Other Registers:</li> <li>Address Register (AR) — A 13-bit register containing the address of the current instruc- tion.</li> <li>OVF — The least-significant bit of this register is used to reflect over- flow status resulting from the</li> </ul></td></li></ul></li></ul>	<ul> <li>R3 — General working register</li> <li>R4 — General working register</li> <li>R5 — General working register</li> <li>R6 — General working register</li> <li>R11 — General working register</li> <li>Other Registers:</li> <li>Address Register (AR) — A 13-bit register containing the address of the current instruc- tion.</li> <li>OVF — The least-significant bit of this register is used to reflect over- flow status resulting from the</li> </ul>
3N (N = 0,1,2, 3,4,5,6,7)	<ul> <li>a. If a source, IV bus data right rotated (7—N) bits and masked (specified by R/L). LB = 'high' and RB = 'low' generated.</li> <li>IV Bus Source Data <ul> <li>0</li> <li>1</li> <li>2</li> <li>3</li> <li>4</li> <li>5</li> <li>6</li> <li>7</li> </ul> </li> <li>b. If a destination, IV bus data left shifted (7—N) bits and merged (specified by R/L). LB = 'high' and RB = 'low' generated.</li> </ul>	<ul> <li>most recent ADD operation (see Instruction Set Summary).</li> <li>Program Counter (PC) <ul> <li>Normally contains the address of the current instruction and is incremented to obtain the next instruction address.</li> </ul> </li> <li>Instruction Register (IR) <ul> <li>Holds the 16-bit instruction word currently being executed.</li> </ul> </li> </ul>
	IV Bus Destination Data 0 1 2 3 4 5 6 7 	Table 4

Table 3 DATA SOURCE DESTINATION ADDRESS



# SYSTEM DESIGN USING THE INTERPRETER

Designing hardware around the 8X300 Interpreter reduces to selecting a program storage devicer (ROM, PROM, etc.), selecting I/O devices (IV byte, multiplexers, RAM, etc.), selecting clock mode (system driven or crystal controlled) and interfacing the Interpreter to these components, as shown in Figure 3.

# System Clock


The Interpreter has an integrated oscillator which generates all necessary clock signals. The oscillator is designed to connect directly to a series resonant quartz crystal via pins X1 and X2. The crystal resonant frequency, f, is related to the desired cycle time, T, by the relationship f = 2/T. For a 250ns system, f = 8.00MHz.

In lower speed applications where the cycle time need not be precisely controlled, a

capacitor may be connected between X1 and X2 to drive the oscillator. Approximate capacitor values are given in Table 6. If cycle time is to be varied, X1 and X2 should be driven from complementary outputs of a pulse generator. Figure 4 shows a typical configuration. For systems where the Interpreter is to be driven from a master clock, the X1 and X2 lines may be interfaced to TTL logic as shown in Figure 5.

Туре:	Fundamental mode, series resonant
Impedance at Fundamental:	35 ohms maximum
Impedance at harmonics and spurs:	50 ohms minimum





# 

8X 300

Cx,pF	CYCLE TIME
100	300ns
200	500ns
500	1.1µs
1000	2.0µs

Table 6 CLOCK CAPACITOR VALVES

# Halt, Reset Signals

#### HALT:

A low level at the HALT input stops internal operation of the Interpreter at the start of the next instruction after HALT is applied (quarter cycle after MCLK). Since HALT is sampled at the start of each instruction cycle it is possible to prevent a cycle by applying HALT early in that cycle. HALT does not inhibit MCLK or affect any internal registers. Normal operation begins with the next complete cycle after the HALT input goes high.

#### RESET:


A low level at the RESET input sets the program counter and address register to zero. While RESET is low MCLK is inhibited. If RESET is applied during the last 2 quarter cycles, the MCLK during that cycle may be shortened. RESET should be applied for 1 full instruction cycle time to assure proper operation. When RESET input goes high an MCLK occurs prior to the resumption of normal processing. RESET does not affect the other internal registers.


#### EXAMPLE:


A specific example of a control system, using the 8X300 Interpreter—four 8T32/33 IV Bytes, and two 82S215 ROMs is shown in Figure 3. Only 8 components are required to build this system which contains 512 words of program storage, 32 TTL I/O connection points, and operates at a 250ns instruction cycle time.

### SYSTEM TIMING

In systems with fast instruction cycle times, most Interpreter delays are strictly determined by internal gate propagation delays. Since some events are constrained to occur in certain quarter cycles, as system cycle times become slower, the delays will appear to increase due to gating with internal clocks. In the table of AC Electrical Characteristics, 2 columns are used: 1 to denote times which occur due to internal clock intervention and 1 to denote minimum delays for fast cycle times.







When using Signetics 8T32/33/35/36 IV Bytes, selection of instruction cycle time involves calculating the maximum program storage access time. Assuming the instruction is available when MCLK falls, the I/O control lines are stable 35ns later. Signetics IV Bytes require another 35ns to disable a previously selected byte and enable the desired byte (assumes a change in bank signals). A 10ns margin has been added to the IV Byte enable for this evaluation to reflect the fact that most systems will have more capacitive loading than the 50pF test condition in the IV Byte specification and to allow for line delays.

The system instruction cycle time for normal systems such as shown in Figure 7 is determined by Interpreter propagation delays, program storage access time, and IV Byte output enable times. Instruction cycle time is normally constrained by one or more of the following conditions:

1. Instruction to LB/RB (input phase) and IV Byte output enable:

 $T_{OE} \leq \frac{1}{2}$  cycle - 55ns (Figure 6).








8X300


- Program storage access time and instruction to LB/RB (input phase) and IV Byte output enable and IV data (input phase) to address ≤ instruction cycle time (Figure 7).
- Program storage access time and instruction to address ≤ instruction cycle time (Figure 8).


The first constraint can be used to determine the minimum cycle time. Using the inequality  $35ns + 35ns \le \frac{1}{2}$  cycle - 55ns implies  $\frac{1}{2}$  cycle  $\ge 125ns$  or an instruction time of 250ns.

Program storage access time for a 250ns instruction cycle can be calculated from the second constraint. Noting that the specification for IV data (input phase) to address is 115ns: Program storage access time + 35ns + 35ns + 115ns  $\leq$  250ns implies program storage access time  $\leq$  65ns.

The third constraint can be used to verify the maximum program storage access time. Noting that the specification for instruction to address is 185ns: Program storage access time + 185ns  $\leq$  250ns confirms that program storage access time 65ns is satisfactory.








INTERPRETER 8X300

8X300-I



# **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage V <sub>CC</sub> 7'	V
Logic Input Voltage 5.5	V
Crystal Input Voltage 2	V

# AC ELECTRICAL CHARACTERISTICS $~V_{CC}$ = 5V $\pm$ 5% and 0°C $\leqslant$ T $_A$ < 70°C

DELAY DESCRIPTION	PROPAGATION DELAY TIME	CYCLE TIME LIMIT
X1 falling edge to MCLK (driven from external		
pulse generator)	75ns	
MCLK to SC/WC falling edge (input phase)	25ns	
MCLK to SC/WC rising edge (output phase)		1/2 cycle + 25ns
MCLK to LB/RB (input phase)	35ns	
Instruction to LB/RB output (input phase)	35ns	
MCLK to LB/RB (output phase)		1⁄4 cycle + 35ns
MCLK to IV data (output phase)	185ns	1/2 cycle + 60ns
IV data (input phase) to IV data (output phase)	115ns	4
Instruction to Address	185ns	1/ <sub>2</sub> cycle + 40ns
MCLK to Address	185ns	1/2 cycle + 40ns
IV data (input phase) to Address	115ns	
MCLK to IV data (input phase)		½ cycle – 55ns
MCLK to Halt falling edge to prevent		
current cycle		1/ <sub>4</sub> cycle – 40ns
Reset rising edge to first MCLK		0 to 1 cycle

NOTE

1. Reference to MCLK is to the falling edge when loaded with 300pF.

2. Loading on Address lines is 150pF.

signetics

# **DC ELECTRICAL CHARACTERISTICS**

				LIMITS		
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT
v <sub>IH</sub>	High level input voltage X1,X2 All others		.6 2			v v
VIL	Low level input voltage X1,X2 All others				.4 .8	v v
VCL	Input clamp voltage (Note 1)	V <sub>CC</sub> = 4.75V I <sub>I</sub> = -10mA			-1.5	v
Чн	High level input current X1,X2 All others	V <sub>CC</sub> = 5.25V V <sub>IH</sub> = .6V V <sub>CC</sub> = 5.25V V <sub>IH</sub> = 4.5V		2700 <1	50	μΑ μΑ
'ıL	Low level input current X1,X2 IVBO-7 IO-I15	V <sub>CC</sub> = 5.25V V <sub>IL</sub> = .4V V <sub>CC</sub> = 5.25V V <sub>IL</sub> = .4V		-2500 -140 -880	-200	μΑ μΑ
	HALT, RESET	V <sub>CC</sub> = 5.25V V <sub>IL</sub> = .4V V <sub>CC</sub> = 5.25V V <sub>IL</sub> = .4V		-230	-400	μΑ
VOL	Low level output voltage A0-A12	V <sub>CC</sub> = 4.75V I <sub>OL</sub> = 4.25mA V <sub>CC</sub> = 4.75V		.35	.55	v
	All others	V <sub>CC</sub> = 4.75V I <sub>OL</sub> = 16mA		.35	.55	
Vон	High level output voltage	V <sub>CC</sub> = 4.75V I <sub>OH</sub> = 3mA	2.4			v
los	Short circuit output current (Note 2)	V <sub>CC</sub> = 5.25V	-30		-140	mA
V <sub>CC</sub>	Supply voltage		4.75	5	5.25	v
1 <sub>CC</sub>	Supply current	V <sub>CC</sub> = 5.25V		300	450	mA
REG	Regulator control	V <sub>CC</sub> = 5.0V	-14		-21	mA
<sup>I</sup> CR	Regulator current (Note 3)	V <sub>CR</sub> = 0	1		290	mA
VCR	Regulator voltage (Note 3)	V <sub>REG</sub> = 0V	2.2		3.2	v

NOTES

1. Crystal inputs X1 and X2 do not have clamp diodes.

2. Only one output may be grounded at a time. 3. (Limits apply for  $V_{CC} = 5V \pm 5\%$  and 0°C < T<sub>A</sub> < 70°C unless specified otherwise.)'

8X300-I

8X300

# MCCAP 8X300 CROSS ASSEMBLER

# 8X300AS100SS

# DESCRIPTION

The MicroController Cross Assembly Program (MCCAP) is a program designed to translate symbolic instructions into object code that can be executed by the 8X300. This program will run on most computers that have a Fortran compiler with a computer word length of at least 16 bits and a random access I/O capability; it can be run on most minicomputers as well as large scale computers.

The Assembler is written in Fortran. This provides compatibility with most computer systems and makes it transportable. The program is modular and uses a minimum of memory. However, it may be operated in an overlay mode if necessary.

#### FEATURES

- 9 track EBCDIC tape
- Cross Assembler (written in Fortran)
- Flexible Object Format MCSIM **ROM Simulator**
- **ROM Production Format** • Symbolic Addressing
- Forward References Expression Evaluation
- Symbolic I/O Representation

The Assembler is a two-pass program that issues helpful error messages and produces an easily read program listing. An object module may be loaded into the SMS Micro-Controller Simulator (MCSIM), the SMS ROM Simulator 1000A, or used to produce ROMs or PROMs.

The Assembler features symbolic addressing, forward references and expression evaluation. It also has the capability to symbolically represent the Interface Vector (IV). In addition, the Assembler is capable of expressing data in several number systems as well as in ASCII character codes.

# **MCCAP** Output

The output from a MCCAP compilation includes an assembler listing and an object module. During pass 2 of the assembly process, a program listing is produced. The listing displays all information pertaining to the assembled program. This includes the assembled octal instructions, the user's original source code and error messages. The listing may be used as a documentation tool through the inclusion of comments and remarks which describe the function of a particular program segment. The main purpose of the listing, however, is to convey all pertinent information about the assembled program, i.e., the memory addresses and their contents.

The object module is also produced during pass 2. This is a machine readable computer output produced on paper tape. The output module contains the specifications necessary for loading the memory of the SMS.\*

Microcontroller Simulator (MCSIM), for loading the memory of ROM Simulator, or for producing ROMs or PROMs. The object module can be produced in MCSIM, ROM Simulator or BNPF format.

> \*Scientific Micro System 520 Clyde Avenue Mountain View, CA 94043

# 8-BIT LATCHED ADDRESSABLE BIDIRECTIONAL I/O PORT 8T32/8T33/8T35/8T36

8T32/8T33/8T35/8T36-NA,F

#### TYPES

- 8T32 Tri-State, Synchronous User Port
- 8T33 Open Collector, Synchronous User Port
- 8T35 Open Collector, Asynchronous User Port
- 8T36 Tri-State, Asynchronous User Port

### DESCRIPTION

The Interface Vector (IV) Byte is an 8-bit bidirectional data register designed to function as an I/O interface element in microprocessor systems. It contains 8 data latches accessible from either a microprocessor (IV) port or a user port. Separate I/O control is provided for each port. The 2 ports operate independently, except when both are attempting to input data into the IV Byte. In this case, the user port has priority.


A unique feature of the 8T32/33/35/36 IV Byte is the way in which it is addressed. Each IV Byte has an 8-bit, field programmable address, which is used to enable the microprocessor port. When the SC control signal is high, data at the microprocessor port is treated as an address. If the address matches the IV Byte's internally programmed address, the microprocessor port is enabled, allowing data transfer through it.

The port remains enabled until an address which does not match is presented, at which time the port is disabled (data transfer is inhibited). A Master Enable input ( $\overline{\text{ME}}$ ) can serve as a ninth address bit, allowing 512 IV Bytes to be individually selected on a bus, without decoding. The user port is accessible at all times, independent of whether or not the microprocessor port is selected.

A unique feature of this family is its ability to start up in a predetermined state. If the clock is maintained at a voltage less than .8V until the power supply reaches 3.5V, the user port will always be all logic 1 levels, while the IV port will be all logic 0 levels.

#### ORDERING


The 8T32/33/35/36 may be ordered in preaddressed form. To order a preaddressed IV Byte, use the following part number format:




A stock of 8T32s and 8T36s with addresses 1 through 10 will be maintained. A small quantity of addresses 11 through 50 will also be available with a longer lead time.

#### FEATURES

- A field-programmable address allows 1 of 512 IV Bytes on a bus to be selected, without decoders.
- Each byte has 2 ports, one to the user, the other to a microprocessor. IV Bytes are completely bidirectional.
- Ports are independent, with the user port having priority for data entry.
- A selected IV Byte de-selects itself when another IV Byte address is sensed.
- User data input available as synchronous (8T32, 8T33) or as asynchronous (8T35, 8T36) function.
- The User Data Bus is available with tristate (8T32, 8T36) or open collector (8T33, 8T35) outputs.
- At power up, the IV Byte is not selected and the user port outputs are high.
- Tri-state TTL outputs for high drive capability.
- Directly compatible with the 8X300 Interpreter.
- Operates from a single 5V power supply over a temperature range of 0° C to 70° C.



### **BLOCK DIAGRAM**



### **PIN CONFIGURATION**

8-BIT LATCHED ADDRESSABLE BIDIRECTIONAL I/O PORT

# 8132/8133/8135/8136

8T32/8T33/8T35/8T36-NA,F

#### **PIN DESCRIPTION**

PIN	SYMBOL	NAME AND FUNCTION	TYPE
1-8	<u>UD0-UD7</u> :	User Data I/O Lines. Bidirectional data lines to communicate with user's equipment. Either tri- state or open collector outputs are available.	Active high
16-23	Ĩ <b>₩0-Ĩ₩7</b> :	Interface Vector (IV) Bus. Bidirectional data lines to communicate with controlling digital system (microprocessor).	Active low three-state
10	BIC:	Byte Input Control. User input to control writ- ing into the IV Byte from the User Data Lines.	Active low
9	BOC:	Byte Output Control. User input to control read- ing from the IV Byte onto the User Data Lines.	Active low
11	MË:	Master Enable. System input to enable or dis- able all other system inputs and outputs. It has no effect on user inputs and outputs.	Active low
15	WC:	Write Command. When WC is high and SC is low, IV Byte, if selected, stores contents of IV0-IV7 as data.	Active high
14	SC:	Select Command. When SC is high and WC is low, data on IV0-IV7 is interpreted as an address. IV Byte selects itself if its address is identical to IV bus data; it de-selects itself otherwise.	Active high
13	MCLK:	Master Clock. Input to strobe data into the latches. See function tables for details.	Active high
24	VCC:	5V power connection.	
12	GND:	Ground.	

BIC		NOLK	USER DATA BL	IS FUNCTION
віс	BOC	MCLK	8T32, 8T33	8T35, 8T36
H L L H	L X X H	X H L X	Output Data Input Data Inactive Inactive	Output Data Input Data Input Data Inactive

H = High Level L = Low Level X = Don't care

### Table 1 USER PORT CONTROL FUNCTION

ME	sc	wc	MCLK	BIC	STATUS LATCH	IV BUS FUNCTION
L	L	L	X	x	SET	Output Data
L	L	н	н	н	SET	Input Data
L	н	Ļ	н	Х	X	Input Address
Ļ	н	н	н	L	X	Input Address
L	н	н	н	н	X	Input Data and Address
L	Х	н	L	Х	х	Inactive
L	н	Х	L	X	х	Inactive
L	L	н	н	L	Х	Inactive
L	L	Х	X	X	Not Set	Inactive
н	Х	Х	Х	х	Х	Inactive

Table 2 MICROPROCESSOR PORT CONTROL FUNCTION

### **USER DATA BUS CONTROL**

The activity of the User Data Bus is controlled by the BIC and BOC inputs as shown in Table 1.

For the 8T32 and 8T33, User Data Input is a synchronous function with MCLK. A low level on the BIC input allows data on the User Data Bus to be written into the Data Latches only if MCLK is at a high level. For the 8T35 and 8T36, User Data Input is an asynchronous function. A low level on the BIC input allows data on the User Data Bus to be latched regardless of the level of the MCLK input. Note that when 8T35 or 8T36 IV Bytes are used with the 8X300 Interpreter care must be taken to insure that the IV Bus is stable when it is being read by the 8X300 Interpreter.

To avoid conflicts at the Data Latches, input from the Microprocessor Port is inhibited when BIC is at a low level. Under all other conditions the 2 ports operate independently.

# INTERFACE VECTOR BUS CONTROL

As is shown in Table 2, the activity of the microprocessor port (IV Bus) is controlled by the ME, SC, WC and BIC inputs, as well as the state of an internal status latch. BIC is included to show user port priority over the microprocessor port for data input.

Each IV Byte's status latch stores the result of the most recent IV Byte select; it is set when the IV Byte's internal address matches the IV Bus. It is cleared when an address that differs from the internal address is presented on the IV Bus.

In normal operation, the state of the status latch acts like a master enable; the microprocessor port can transfer data only when the status latch is set.

When SC and WC are both high, data on the IV Bus is accepted as data, whether or not the IV Byte was selected. The data is also interpreted as an address. The IV Byte sets its select status if its address matches the data read when SC and WC were both high; it resets its select status otherwise.

# **BUS OPERATION**

Data written into the IV Byte from one port will appear inverted when read from the other port. Data written into the IV Byte from one port will not be inverted when read from the same port.

# 8-BIT LATCHED ADDRESSABLE BIDIRECTIONAL I/O PORT 8132/8133/8135/8136

8T32/8T33/8T35/8T36-NA,F

### AC ELECTRICAL CHARACTERISTICS

		TEST		LIMITS		
PARAMETER	INPUT	CONDITION	Min	Тур	Max	UNIT
t <sub>PD</sub> User data delay (Note1)	UDX MCLK* BIC†	C <sub>L</sub> = 50pF		25 45 40	38 61 55	ns
<sup>t</sup> OE User output enable	BOC	C <sub>L</sub> = 50pF	18	26	47	ns
t <sub>OD</sub> User output disable	BIC BOC	С <sub>L</sub> = 50рF	18 16	28 23	35 33	ns
t <sub>PD</sub> IV data delay (Note 1)	IVBX MCLK	C <sub>L</sub> = 50pF		38 48	53 61	ns
<sup>t</sup> OE IV output enable	ME SC WC	С <sub>L</sub> = 50рF	14	19	25	ns
t <sub>OD</sub> IV output disable	ME SC WC	С <sub>L</sub> = 50рF	13	17	32	ns
t <sub>W</sub> Minimum pulse width	MCLK BIC†		40 35			ns
<sup>t</sup> SETUP Minimum setup time	UD□ BIC* IVX ME SC WC	(Note 2)	15 25 55 30 30 30			ns
<sup>t</sup> HOLD Minimum hold time	UDX□ BIC* IVX ME SC SC	(Note 2)	25 10 10 5 5 5 5			ns

\* Applies for 8T32 and 8T33 only.

† Applies for 8T35 and 8T36 only.

 Times are referenced to MCLK for 8T32 and 8T33, and are referenced to BIC for 8T35 and 8T36.

NOTES:

- 1. Data delays referenced to the clock are valid only if the input data is stable at the arrival of the clock and the hold time requirement is met.
- Set up and hold times given are for "normal" operation. BIC setup and hold times are for a user write operation. SC setup and hold times are for an IV Byte select operation. WC setup and hold times are for an IV Bus write operation. ME setup and hold times are for both IV write and select operations.

# 8-BIT LATCHED ADDRESSABLE BIDIRECTIONAL I/O PORT 8T32/8T33/8T35/8T36

8T32/8T33/8T35/8T36-NA,F

	DADAMETED	TEST CONDITIONS		LIMITS		
		TEST CONDITIONS	Min	Тур	Max	UNIT
	Input voltage		,			v
V <sub>IH</sub>	High		2.0			
VIL	Low			1	.8	
V iC	Clamp	l₁ = −5mA			-1	
	Output voltage	V <sub>CC</sub> = 4.75V				v
∨он	High	00	2.4			
VOL	Low			[	.55	
0L	Input current <sup>3</sup>	$V_{CC} = 5.25V$				μA
ЧН	High	V <sub>CC</sub> = 5.25V V <sub>IH</sub> = 5.25V		<10	100	,
Line in the second s	Low	V <sub>IL</sub> = .5V		-350	-550	
	Output current <sup>₄</sup>	12				mA
los	Short circuit	V <sub>CC</sub> = 4.75V				
	UD bus		10			
	IV bus		20			
1CC	V <sub>CC</sub> supply current	V <sub>CC</sub> = 5.25V		100	150	mA

# **DC ELECTRICAL CHARACTERISTICS** V<sub>CC</sub> = 5V $\pm$ 5%, 0°C $\leq$ T<sub>A</sub> $\leq$ 70°C unless otherwise specified

#### **PROGRAMMING SPECIFICATIONS<sup>5</sup>**

		TEST	LIMITS			1
	PARAMETER	CONDITIONS	Min	Тур	Max	UNITS
V <sub>CCP</sub>	Programming supply voltage Address Protect		7.5	0	8.0	V V
ICCP	Programming supply current	V <sub>CCP</sub> = 8.0V			250	mA
	Max time V <sub>CCP</sub> > 5.25V				1.0	s
	Programming voltage Address Protect		17.5 13.5		18.0 14.0	v v
	Programming current Address Protect				75 150	mA mA
	Programming pulse rise time Address Protect		.1 100		1	μs μs
	Programming pulse width		.5		1	ms

NOTES

3. The input current includes the tri-state/open collector leakage current of the output driver on the data

lines.
 Only one output may be shorted at a time.

 If all programming can be done in less than 1 second, VCC may remain at 7.75V for the entire programming cycle.

# 8-BIT LATCHED ADDRESSABLE BIDIRECTIONAL 1/0 PORT 8132/8133/8135/8136

8T32/8T33/8T35/8T36-NA,F

### ADDRESS PROGRAMMING

The IV Byte is manufactured such that an address of all high levels (> 2V) on the IV Data Bus inputs matches the Byte's internal address. To program a bit so a low-level input (< 0.8V) matches, the following procedure should be used:


- Set all control inputs to their inactive state (BIC = BOC = ME = V<sub>CC</sub>, SC = WC = MCLK = GND). Leave all IV Data Bus I/O pins open.
- 2. Raise V<sub>CC</sub> to 7.75V ± .25V.
- After V<sub>CC</sub> has stabilized, apply a single programming pulse to the User Data Bus bit where a low-level match is desired. The voltage should be limited to 18V; the current should be limited to 75mA. Apply the pulse as shown in Figure 1.
- 4. Return V<sub>CC</sub> to 0V. (Note 6).
- 5. Repeat this procedure for each bit where a low-level match is desired.
- Verify that the proper address is programmed by setting the Byte's status latch (IV0-IV7 = desired address, ME = WC = L, SC = MCLK = H). If the proper address has been programmed, data presented at the IV Bus will appear inverted on the User Bus outputs. (Use normal V<sub>CC</sub> and input voltage for verification.)


After the desired address has been programmed, a second procedure must be followed to isolate the address circuitry. The procedure is:

- Set V<sub>CC</sub> and all control inputs to 0V. (V<sub>CC</sub> = BIC = BOC = ME = SC = WC = MCLK = 0V). Leave all IV Data Bus I/O pins open.
- Apply a protect programming pulse to every User Data Bus pin, one at a time. The voltage should be limited to 14V; the current should be limited to 150mA. Apply the pulse as shown in Figure 2.
- 3. Verify that the address circuitry is isolated by applying 7V to each User Data Bus pin and measuring less than 1mA of input current. The conditions should be the same as in step 1 above. The rise time on the verification voltage must be slower than  $100\mu$ s.

#### **ABSOLUTE MAXIMUM RATINGS**

	PARAMETER	RATING	UNIT	
Vcc	Power supply voltage	-0.5 to +7	Vdc	
VIN	Input voltage	-0.5 to +5.5	Vdc	
Vo	Off-state output voltage	-0.5 to +5.5	Vdc	
ΤĂ	Operating temperature range	-55 to +125	°C	
т <sub>stg</sub>	Storage temperature range	-65 to +150	°C	






# 8-BIT LATCHED ADDRESSABLE BIDIRECTIONAL 1/0 PORT 8T32/8T33/8T35/8T36

8T32/8T33/8T34/8T36-NA,F


#### PARAMETER MEASUREMENT INFORMATION




# 8-BIT LATCHED ADDRESSABLE BIDIRECTIONAL 1/0 PORT 8T32/8T33/8T35/8T36

8T32/8T33/8T35/8T36-NA,F


### PARAMETER MEASUREMENT INFORMATION (Cont'd)





### **APPLICATIONS**

Figure 3 shows some of the various ways to use the IV Byte in a system. By controlling the BIC and BOC lines, the Bytes may be used for the input and output of data, control, and status signals. IV Byte 1 functions bidirectionally for data transfer and IV Byte 2 provides a similar function for discrete status and control lines. IV Bytes 3 and 4 serve as dedicated output and input ports, respectively.



signetics



#### DESCRIPTION

The Bus Expander is specifically designed to increase the I/O capability of 8X300 systems previously limited by fanout considerations. The bus expander serves as a buffer between the 8X300 and blocks of I/O devices. Each bus expander can buffer a block of 16 I/O ports while only adding a single load to the 8X300.

### FEATURES

- 15ns propagation delay
- Bidirectional
- Three-state outputs on both ports
- Pre-programmed address range

#### APPLICATIONS

The 8T39 Bus Expander is designed to be used with the 8X300 microprocessor to allow increased I/O capability in those systems previously limited by fanout considerations. Figure 1 shows a typical arrangement of the bus expander in an 8X300 system. Each expander services I/O ports whose address is within the range of the expander. Other I/O ports or working storage may be directly connected to the bus as shown.

The bus expander is not limited to use with the 8X300, but may be applied in any system which uses a combined address/data bus.


#### **8T39 ADDRESSING**

During normal operation of the 8X300 when an I/O port address is being sent on the IV Bus (SC is high), the I/O port will examine all eight bits of the IV Bus for an address compare. Since the 8T39 is used to buffer blocks of I/O ports, only the four most significant bits are examined by the 8T39 for an address compare.

Note that redundant addresses are not programmed into separate devices. Rather, a discrete device (such as the 8T39-03) may be wired for any address requiring two 1 bits and two 0 bits in the address. The various address ranges for this same device are obtained by permuting the high order (DI0 and DO0 are MSB) data lines accordingly. Both input and output lines must be redefined in order to maintain data and address integrity on the extended bus. Table 1 summarizes the 8T39 addressing.

### ORDERING INFORMATION

The Bus Expander is ordered by specifying the following part number:



Address functions are specified with the convention that bit 0 is the MSB and bit 7 is the LSB. The DI bus address decoding is active low.

### FUNCTIONAL DESCRIPTION

The Bus Expander contains eight sets of non-inverting bidirectional tri-state drivers for the bus data bits, four non-inverting unidirectional drivers for I/O port control, and necessary control logic. The control logic is required to maintain the proper directional transfer of bus data as dictated by the states of the I/O port control signals and the currently enabled I/O port. Each bus expander is programmed during manufacturing to respond to a specific block of I/O port addresses. Only I/O ports with addresses in the range of a given bus expander may be connected to that expander. A bus expander may be used on either left bank or right bank. Multiple expanders on the same bank must have different address ranges; however, expanders with the same address range can be connected if they are on different banks. Systems may be configured with I/O ports connected directly to the 8X300, as well as I/O ports connected through a bus expander; however, no un-

#### I,XL PACKAGE GND 1 28 Vcc 27 DI7 DO7 2 DO6 3 26 DI6 DO5 4 25 DI5 24 DI4 D04 5 23 DI3 DO3 6 22 DI2 DO2 7 GND 8 21 GND D01 9 20 DI1 19 DI0 D00 10 WC (OUT) 11 18 WC (IN) SC (OUT) 12 17 SC (IN) MCLK (OUT) 13 16 MCLK (IN) 15 ME (IN) ME (OUT) 14 I/O Port Side 8X300 Side

PIN CONFIGURATION

buffered I/O port may have an address within the span of a bus expander on the same bank.

### **PIN DESIGNATION**

PIN NO.	SYMBOL	NAME & FUNCTION	TYPE
2-7,9,10	D00-D07	I/O port data bus	Active low, three-state
11	WC(OUT)	Write control output	Active high
12	SC(OUT)	Select control output	Active high
13	MCLK(OUT)	Master clock output	Acitve high
14	ME(OUT)	Master enable output	Active low
15	ME(IN)	Master enable input	Active low
16	MCLK	Master clock input	Active high
17	SC(IN)	Select control input	Active high
18	WC(IN)	Write control input	Active high
19,20,22-27	DI0-DI7	Microcontroller data bus	Active low, three-state
1,8,21	GND	Ground	Active low, three-state
28	VCC	+5 volt supply	

#### **ABSOLUTE MAXIMUM RATINGS**

	PARAMETER	RATING	UNIT
Vcc	Power supply voltage	-0.5 to +7	Vdc
VIN	Input voltage	-0.5 to +5.5	Vdc -
٧o	Off-state output voltage	-0.5 to +5.5	Vdc
TA	Operating temperature range	0 to +70	°C
⊤ <sub>stg</sub>	Storage temperature range	-65 to +150	°C



Addition of bus expanders may impact system cycle time due to the added delay in the data path. For the purposes of calculating allowable cycle time as described in the 8X300 data sheet, the bus expander delays may be considered additive to the I/O port delays so that a buffered I/O port simply appears as a slower I/O port.

### **TRUTH TABLE**

ME	sc	wc	MCLK	SELECT LATCH	DATA TRANSFER DIRECTION	ADDRESS* COMPARISON
L	L	L	x	Set	DI Bus ← DO Bus	No
L	L	L	x	Not set	DI Bus → DO Bus	No
L	L	н	X	х	DI Bus → DO Bus	No
L	н	x	L	х	DI Bus → DO Bus	No
L	н	X	н	х	DI Bus → DO Bus	Yes
н	x	x	×	X	DI Bus → DO Bus	No

NOTES

\*When an address comparison is made, the select latch is set if the data on the DI Bus is within the manufactured address range of the IV Bus Expander. Otherwise, the select latch is cleared.

# **BLOCK DIAGRAM** ĒŌ TO ALL OTHER CHANNELS EN SEL MCL MCLK (OUT) SC c ĒÌ wc o ONE CHANNEL OF EIGHT ME Q o SC (OUT) Ь <sub>Di</sub> OWC (OUT) -0 ME (OUT) NOTES \*Selection made during manufacture X = Don't care

PART TYPE	ADDRESS PATTERN MSB(0) LSB(7)	ADDRESS BLOCKS (Decimal)
8T39-00	0000XXXX	0-15
8T39-01	0001XXXX	16-31, 32-47, 64-79, 128-143
8T39-03	0011XXXX	48-63, 80-95, 144-159, 96-111, 160-175, 192-207
8T39-07	0111XXXX	112-127, 176-191, 208-223, 224-239
8T39-17	1111XXXX	240-255


Table 1 8T39 ADDRESSING SUMMARY






#### TYPICAL APPLICATION USING 2 BUS EXPANDERS TO GIVE 33 I/O PORTS PLUS WORKING STORAGE







# DC ELECTRICAL CHARACTERISTICS $V_{CC} = 5V \pm 5\%, 0^{\circ}C \leqslant T_{A} \leqslant 70^{\circ}C$


		TEST CONDITIONS	LIMITS				
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT	
VIL VIH VIC	Input voltage Low High Clamp		2.0		.8 _1	V	
V <sub>OL</sub> V <sub>OH</sub>	Output voltage Low High	VCC = 4.75V IOL = 16mA IOH = -3.2mA	2.4		.55	V	
I IL I IH	Input current Low High	V <sub>CC</sub> = 5.25V V <sub>IL</sub> = .5V V <sub>IH</sub> = 5.25V		< 10	-250 100	uA	
I <sub>OS</sub> I <sub>CC</sub>	Short circuit output current Supply current	V CC = 4.75V V CC = 5.25V	-40		200	mA mA	

# AC ELECTRICAL CHARACTERISTICS $~~V_{CC}$ = 5V ± 5%, 0°C $\leqslant~$ T\_A $\leqslant~$ 70°C, C\_L = 300pF

			<b>FROM</b>		LIMITS			UNIT
PAR	AMETER	TO FROM		TEST CONDITIONS	Min	Тур	Max	UNIT
	Path delay	DOX	DIX					ns
tpd	Data	DIX	DOX			}	15	
tpd	Control	ME (out) MCLK (out) SC (out WC (out)	ME (in) MCLK (in) SC (in) WC (in)				15	



# **VOLTAGE WAVEFORMS**



# DESIGNER'S EVALUATION KIT FOR FIXED INSTRUCTION BIPOLAR MICROPROCESSOR

# 8X300KT100SK

#### DESCRIPTION

The Signetics 8X300 Fixed Instruction Bipolar Microprocessor provides new levels of high performance to microprocessor applications not previously possible with MOS technology.

In the majority of cases, the choice of a bipolar microprocessor slice, as opposed to an MOS device, is based on speed. The 8X300 processor, combined with high-speed memory and I/O devices, is capable of executing all instruction in 250ns.


The 8X300 is optimized for control and data movement applications. It has a 13-bit address bus for selecting instructions from program storage and a separate input bus for entering a 16-bit instruction words. Data handling and I/O device addressing are accomplished via the 8-bit Interface Vector (IV) bus. The IV bus is supported by four additional control lines and a clock.

The unique features of the 8X300 IV bus and instruction set permit 8-bit parallel data to be rotated or masked before undergoing arithmetic or logical operations. Then, the data may be shifted and merged into any set of from 1 to 8 contiguous bits at the destination. The entire process of input, shifting, processing and output is done in 1 instruction cycle time. The 250ns cycle time makes the 8X300 ideally suited for high-speed applications.

The evaluation board contains all the elements which a designer needs to judge the suitability of the 8X300 for his systems applications. Included with the 8X300 are 4 I/O ports for external device interface, 256 bytes of temporary (working) data storage, and 512 words of program storage, all properly connected to the 8X300 to allow immediate exercising of the board. For this purpose, the PROMs are preprogramed with the I/O control, RAM control, and RAM integrity diagnostic programs. With the remaining PROM space, the designer may enter his own benchmark, test, or development routines.

The board design allows complete flexibility in access to the address, instruction, and IV busses as well as all controls and signals of the 8X300. The IV bus, I/O port user connection, clock signals control lines, address bus and instruction bus are wired to output pins, the board edge connector and flat cable connectors.

The board layout permits variations and/or expansions of the basic design. In addition to the access to all signals for transfer off the board, a wire wrap area is provided so that the designer may add to the board circuitry as he desires. The addition may include memory, additional interfaces, or



special circuits which meet specific user requirements.

Controls are also provided for diagnostic and instructional purposes by allowing various operating modes. In the WAIT mode, the program may be single stepped for ease of checkout. The one-shot instruction jamming allows control of the program start location, changes of program flow, changing or examining the internal registers, or testing of simple sequences. The repeated instruction jamming provides a means of repetitive execution of an instruction so that the I/O bus and the control lines may be examined without software changes. In both of these jam cases, the jammed instruction is selected by boardmounted switches.

- 1 ea- 8T31 (Bidirectional I/O Port)
- 2 ea- 8T26A (Quad Bus Transceiver)
- 4 ea— 74157 (Quad 2-Input Data Selector)
- 2 ea- 7474 (Dual D Flip Flop)
- 2 ea- 7400 (Quad Nand Gate)

1 ea- 7427 (3-Input NOR Gate)

- 1 ea- P.C. Board
  - Misc. Parts
- 1 ea— Introductory Manual, assembly instructions, code listings and schematics

# FEATURES

- 250ns CPU with Crystal
- 4 I/O Ports (32 Lines)
- 256 Bytes Data Storage
- 512 Words Program Storage
- Run/Wait Control
- Single Step
- Instruction Jamming One Shot Instruction Jam Repeated Jam
- All Buses to Output Pins
- Firmware Diagnostics
- Wire-Wrap Area
- Edge Connector
- Flat Cable Connectors
- Wire Wrap Posts for Bus Lines

**COST:** \$299 (Total Value = \$504)

#### **AVAILABILITY**


Immediate delivery from Signetics Rep. or Distributors.

#### CONTENTS

- 1 ea— 8X300
- 8 ea- 82S116 (256 x 1 RAM)
- 2 ea- 82S115 (512 x 8 PROM)
- 4 ea— 8T32 Addressable Bidirectional

#### DESIGNER'S EVALUATION KIT FOR FIXED INSTRUCTION BIPOLAR MICROPROCESSOR

#### 8X300KT100SK



#### **Auxiliary Circuits**

The 8X300 can be used with any bipolar (or TTL-compatible) ICs. It can directly address 8192 program instruction locations and up to 512 I/O ports. The memory paging feature may be employed for larger working storage. Typical auxiliary circuits include:

Program Storage	82S115 (512x8 PROM)
I/O 8T32/33	(8-Bit Synchronous
	Bidirectional I/O
	Port)
8T35/36	(8-Bit Asynchronous
	Bidirectional I/O
	Port)
8T31	(8-Bit Bidirectional
	I/O Port)
8T39	(Quad Bus Extender)
Working Storage	82S116 RAM

#### SUPPORT SOFTWARE

The Microcontroller Cross Assembly Program (MCCAP) is a program designed to translate symbolic instructions into object code that can be executed by the 8X300. This program will run on most computers that have a FORTRAN compiler with a computer word length of at least 16 bits and a random access I/O capability; it can be run on most minicomputers as well as large scale computers.

The Assembler is written in FORTRAN which provides compatibility with most computer systems and makes it transportable. The program is modular and uses a minimum of memory. However, it may be operated in an overlay mode if necessary.

The Assembler is a 2-pass program that issues helpful error messages and produces an easily read program listing. During the first pass, the labels are examined and placed in a symbol table. Certain errors may be detected during this pass and will be displayed on the output listing.

In the second pass, the object code is completed, symbolic addresses are resolved, and a listing and object module are produced. Certain errors not detected during the first pass may be detected and displayed on the listing.

The Assembler features symbolic addressing, forward references and expression evaluation. It also has the capability to symbolically represent the Interface Vector (IV). In addition, the Assembler is capable of expressing data in several number systems as well as in ASCII character codes.

MCCAP is distributed in 1 of 4 standard forms. These distribution forms are described below.

#### 9-Track EBCDIC Magnetic Tape

This is standard IBM compatible magnetic tape recorded in 9-track format. The tape is recorded with 1 source card image per record.

Density:800 BPIRecord Length:80 BytesBlock Size:80 Bytes (1 record/block)

#### 9-Track ASCII Magnetic Tape

This form is the same as 9-track EBCDIC tape except that ASCII character codes are used with the parity bit a zero.

#### 7-Track BCD Magnetic Tape

This is standard IBM compatible magnetic tape recorded in 7-track format. The tape is recorded in even parity BCD with 1 source card image per record.

Density:	800 BPI
Record Length:	80 Characters
Block Size:	80 Characters (1 record
	/block)

#### 029 Punch Cards

Standard 80 column punched cards, punched in 029 (EBCDIC) punch codes.

8X 201

#### signetics

# CHAPTER 3 STANDARD SUPPORT CIRCUITS

signetics

#### signatics

#### INTRODUCTION

In addition to the dedicated support circuits available for the various Signetics microprocessors, Signetics offers a complete line of standard circuits to complete the design of a microcomputer system.

A complete line of Schottky-clamped TTL, read/write memory arrays is offered. All feature open collector or tri-state output options for optimization of word expansion in bused organizations. Memory expansion is further enhanced by full on-chip address decoding, chip enable function and PNP input transistors which reduce input loading requirements. All devices offer high performance read access and write cycle times making these devices ideally suited in high speed memory applications such as "cache," buffers, scratch pads, writable control store, main store, etc.

Signetics offers the industry's broadest line

of bipolar high performance ROMs, PROMs and FPLAs. The PROMs and FPLAs are field programmable, which means that custom patterns are immediately available by following the provided fusing procedures. Signetics PROMs are supplied with all outputs at logical 0. Outputs are programmed to a logic 1 at any specified address by fusing a Ni-Cr link matrix, All bipolar ROMs, PROMs and FPLAs are fully TTL compatible, and include on-chip decoding and chip enable functions for ease of memory expansion. Tri-state and open collector output functions are available, and low input currents reduce input buffer requirements. Most Signetics PROMs and FPLAs also have pin and performance compatible ROMs and PLAs, offering the user the ultimate in flexibility and cost reduction.

Signetics n-channel MOS products include a complete family of 1K static RAMs and 8K

static ROMs. These feature TTL compatible inputs and outputs, and require only a single +5V power supply. A variety of 4K dynamic RAMs is also available for system configurations requiring large amounts of read/write memory.

The 8T series of interface devices includes display drivers, bus drivers, input/output ports, level converters, and special purpose devices. A complete line of standard and low power Schottky (LS) 74 series devices is available in addition to the 8200 series of MSI devices. Many devices from the Signetics analog product line are also suitable for use in microcomputer systems. These include voltage regulators, operational amplifiers, comparators and timers.

This chapter provides product line summaries and data for a representative selection of Signetics standard support circuits. Further information can be found in the Signetics Data Manual.

#### **BIPOLAR MEMORIES PRODUCT SUMMARY**

DEVICE	DESCRIPTION	CONFIGURATION	OUTPUT**	MAXIMUM TAA (ns)	TEMPERATURE RANGE*
CAMS					
8220 10155	8-Bit CAM 16-Bit CAM	4 x 2 8 x 2	OC OE	40 13	C C
SAMS					
82S12	32-Bit SAM	8 x 4	00	35	C C
82S112	32-Bit SAM	8 x 4	TS	35	C
RAMS					'
82S21	64-Bit RAM	32 x 2	00	50	С
82S25	64-Bit RAM	16 x 4	00	50	M,C
54/74S89 54/74S189	64-Bit RAM 64-Bit RAM	16 x 4 16 x 4	OC TS	50	M,C M,C
3101A	64-Bit RAM	16 x 4	00	50 35 35	M,C
82S16	256-Bit RAM	256 x 1	TS	50	M,C
82S17	256-Bit RAM	256 x 1	00	50	M,C
82S116 82S117	256-Bit RAM 256-Bit RAM	256 x 1 256 x 1	TS OC	40	、 C C
54/74S200	256-Bit RAM	256 x 1	TS	40 50	M,C
54/74S201	256-Bit RAM	256 x 1	TS	50	M,C
54/74S301	256-Bit RAM	256 x 1	00	50	M,C
82S09 10144	576-Bit RAM 256-Bit RAM	64 x 9	00	45	M,C
82S10	1024-Bit RAM	256 x 1 1024 x 1	OE OC	30 45	C M,C
82S11	1024-Bit RAM	1024 x 1	TS	45 45	M,C
93415A	1024-Bit RAM	1024 x 1	OC	45	M,C
93425A	1024-Bit RAM	1024 x 1	TS	45	M,C
ROMS					
82S226	1024-Bit ROM	256 x 4	OC	50	M,C
82S229	1024-Bit ROM	256 x 4	TS	50	M,C
82S230 82S231	2048-Bit ROM 2048-Bit ROM	512 x 4 512 x 4		50 50	M,C M,C
82S214	2048-Bit ROM	256 x 8	OC TS TS TS TTL	60	M,C
8228	4096-Bit ROM	1024 x 4	TTL	75	С
82S215	4096-Bit ROM	512 x 8	TS OC	60	M,C
82S280 82S281	8096-Bit ROM 8096-Bit ROM	1024 x 8 1024 x 8	TS	125 125	M,C M,C
828290	16,192-Bit ROM	2048 x 8	00	120	M,C
82S291	16,192-Bit ROM	2048 x 8	TS		M,C
PROMS					
82S23	256-Bit PROM	32 x 8	0C	50	M,C
82S123 10139	256-Bit PROM 256-Bit PROM	32 x 8 32 x 8	TS 0E	50 20	M,C
82S27	1024-Bit PROM	256 x 4	000	20 40	C C
82S126	1024-Bit PROM	256 x 4	00	50	M,C
82S129	1024-Bit PROM	256 x 4	TS	50	M,C
10149 82S114	1024-Bit PROM 2048-Bit PROM	256 x 4 256 x 8	0E TS	17	C
82S114 82S130	2048-Bit PROM	512 x 4	TS OC	60 50	M,C M,C
82S131	2048-Bit PROM	512 x 4	TS	50	M,C
82S115	4096-Bit PROM	512 x 8	TS	60	M,C
82S136	4096-Bit PROM	1024 x 4	00	60 60	M,C
82S137 82S184	4096-Bit PROM 8192-Bit ROM	1024 x 4 2048 x 4	TS 0C	60 100	M,C M,C
82S185	8192-Bit ROM	2048 x 4	TS	100	M,C
FPLA				·	
82S100	FPLA	16 x 48 x 8	TS	50	M,C
82S101	FPLA	16 x 48 x 8	00	50	M,C

\*TEMPERATURE RANGE C = Commercial (0°C to +75°C) M = Military (-55°C to +125°C) All ECL 10,000 (-30°C to +85°C)

\*\*OUTPUT TS = Tri-State OC = Open Collector OE = Open Emitter



# INTERFACE

	LOGIC			
DEVICE	DESCRIPTION	Commercial	Military	Data Book Page Ref.
8T04	7-Segment Decoder/Driver	•	•	17
8T05	7-Segment Decoder/Transistor Driver	•	•	20
8T06	7-Segment Decoder/Display Driver	•	•	23
8T09	Tri-State Quad Bus Driver	•	•	26
8T10	Tri-State Quad D-Type Bus Flip-Flop	•	• •	29
8T13	Dual Line Driver	•	•	33
8T14	Triple Line Receiver with Hysteresis	•	•	35
8T15	Dual Communications EIA/MIL Line Driver	•	]	38
8T16	Dual Communications EIA/MIL Line Receiver	•		40
8T18	Dual 2-Input NAND Gate			
	(High Voltage to TTL Interface)	•	•	43
8T20	Bidirectional One Shot	•	1	45
8T22	Retriggerable One Shot	•		49
8T23	Dual Line Driver for IBM 360/370 Interface (75123)	•		51
8T24	Triple Line Receiver for IBM 360/370	(		1
	Interface (75124)	•	1	53
8T25	Tri-State Dual MOS Sense Amplifier/Latch	•	1	56
8T26A	Tri-State Quad Bus Receiver	•		59
8T27	Quad Inverting Bus Driver/Receiver	DEV		N/A
8T28	Tri-State Quad Bus Receiver	•		59
8T30	Dual TTL/DTL to MOS Transceiver/Port Controller	•	1	62
8T31	8-Bit Bidirectional I/O Port	•		71
8T32	Interface Vector (IV) Byte	•	1	71
8T33	Interface Vector (IV) Byte			71
8T34	Quad Bus Transceiver (DM8834) (Tri-State Outputs)	•		78
8T35	Asynch. Programmable 8-Bit I/O Port, o/c	DEV	•	N/A
8T36	Asynch. Programmable 8-Bit I/O Port (Tri-State)	•		N/A
8T37	Hex Bus Receiver with Hysteresis-Schmitt Trigger	•	•	80
8T38	Quad Bus Transceiver (Open Collector) (DM8838)	•		82
8T80	Quad 2-Input NAND Interface Gate	•	•	83
8T90	Hex Inverter Interface Element	•	•	84
8T93	High Speed Hex Inverter (PNP Inputs)	•		85
8Т94	High Speed Hex Inverter (Open Collector) (PNP Inputs)	•		86
8T95	High Speed Hex Buffers/Inverters (74365/DM8095)	•		86
8T96	High Speed Hex Buffers/Inverters (74366/DM8096)	•		87
8T97	High Speed Hex Buffers/Inverters (74367/DM8097)	•		87
8T98	High Speed Hex Buffers/Inverters (74368/DM8098)	•		87
8T363	Dual Zero Crossing Detector	•		94
8T380	Quad Bus Receiver with Hysteresis-Schmitt Trigger	•	1	97

# INTERFACE

	ANALOG			
DEVICE	DESCRIPTION	Commercial	Military	Data Book Page Ref.
	PERIPHERAL INTERFACE			
75450B	Dual Peripheral Driver	•		121
75451B	Dual Peripheral Driver	•		126
75452B	Dual Peripheral Driver	•		128
75453B	Dual Peripheral Driver	•		130
75454B	Dual Peripheral Driver	•		132
MC1488	Quad Line Driver	•		110
MC1489/1489A	Quad Line Receiver	•		112
75S107	Dual Line Receiver			114
74S108	Dual Line Receiver	•		117
DM7820/8820	Dual Differential Line		1	1
51111020,0020	Receiver	•	•	103
DM7820A/8820A	Dual Differential Line			
	Receiver	•	•	N/A
DM7830/8830	Dual Differential Line Driver	•	•	105
	INTERFACE DISPLAY			
DM8880	Display Decoder Driver	•		107
NE584/585	Gas Discharge Segment &	•		
11200 1,000	Digit Driver	•		1 101
NE582	LED Digit Driver	•		99
	MEMORY INTERFACE		<u> </u>	1
3207A	MOS Clock Driver	•		134
3207A-1	MOS Clock Driver	•		136
7520	Dual Core Memory			
	Sense Amp	•	1	144
7521	Dual Core Memory			
	Sense Amp	•		144
7522	Dual Core Memory			
	Sense Amp	•		144
7523	Dual Core Memory			
	Sense Amp	•		144
7524	Dual Core Memory			
	Sense Amp	•		144
7525	Dual Core Memory			1 1 4 4
750007	Sense Amp			144
75S207	Dual MOS Sense Amp			138
75S208	Dual MOS Sense Amp		ļ	
75315	Core Memory Driver			N/A
75324	Core Memory Driver	•	1	151
75325/55325	Memory Driver			156
75361A	MOS Clock Driver	•		170

#### INTERFACE COMPONENTS

#### DC ELECTRICAL CHARACTERISTICS

					I		VOLTA	GE									0	UTPUT	VOLT	AGE	
PARAMETER		V <sub>IL</sub> (V) DW LEV			V <sub>IH</sub> (V) GH LEV		CLAN	V <sub>IC</sub> IP VOL	TAGE	VOLT	AGE R/	ATING	LC TH	TL (mV OW LEV RESHO	EL ILD	ни ТН	TH (mV GH LEV RESHO OLTAG	EL LD		VOL (V) <sup>7</sup> LOW LEVEI	-
TEST CONDITIONS								CC = M 1 = -12		۷ı	N <sup>= 10r</sup>	nA	v V	CC = M IN = 0.8 L = -400	V	} v	CC = M IN = 0.8 H = 16	BV		V <sub>CC</sub> = MIN	
	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
8T26A		N/A			N/A				-1.0		N/A		0.85					2		Driver I <sub>OL</sub> =48m/ Receiver I <sub>OL</sub> =20m/	0.5
8T28		N/A			N/A				-1.0		N/A		0.85					2		Driver <sup>I</sup> OL <sup>=48m/</sup> Receiver I <sub>OL</sub> =20m/	0.5
8T31		N/A			N/A		IIN =	-5mA	-1		N/A			N/A			N/A			<sup>I</sup> OL <sup>=</sup> 20mA	0.55

#### INTERFACE COMPONENTS

#### DC ELECTRICAL CHARACTERISTICS (Cont'd)

		INPUT	CURRENT	Ουτρυ	T CUR	RENT			POWER SUPPLY			
PARAMETER	V <sub>OH</sub> (V) HIGH LEVEL	I <sub>IL</sub> (mA) LOW LEVEL	「 <sub>IH</sub> (μΑ) HIGH LEVEL	I <sub>CBO</sub> (μΑ) LEAKAGE CURRENT	s⊦	IOS IORT CIRC CURREN			CC /CURRENT /ION (mW/mA)		<sup>I</sup> CC (mA) V <sub>IN</sub> ≍ 2.0V	
TEST CONDITIONS	V <sub>CC</sub> = MIN <sup>I</sup> OH <sup>=</sup> -160µA	V <sub>CC</sub> = MAX V <sub>IN</sub> = 0.4V	V <sub>CC</sub> ≈ MAX V <sub>IN</sub> = 4.5V	V <sub>IN</sub> = 2.0V		V <sub>CC</sub> = MA V <sub>IN</sub> = 0V V <sub>OUT</sub> = 0	/		C = MAX N = 0V COMMERCIAL	٧d	CC = N	AX
	Min Typ Ma	Min Typ Max	Min Typ Max	Min Typ Max	Min	Тур	Max	Тур Мах	Тур Мах	Min	Тур	Max
8T26A	Driver $I_{OL} = -10mA$ 2.4 Receiver $I_{OL} = -100\mu A$ 3.5 $I_{OL} = -2.0mA$	Driver LOW Level -200 LOW Level (Disabled) -25 Receiver -200	Driver/Receiver 25	HIGH Level V <sub>OUT</sub> = 2.4V 100 LOW Level V <sub>OUT</sub> = 0.5V -100 HIGH Level	50 -30	Driver Receiver Driver	-150 -75	N/A	457/87		N/A	
0.700	2.4			V <sub>OUT</sub> = 2.4V	-50		~150	N/A	578/100		N/A	
8T28	Driver I <sub>OL</sub> = -10mA 2.4 Receiver I <sub>OL</sub> = -100µA 3.5 I <sub>OL</sub> = -2.0mA 2.4	Driver LOW Level -200 LOW Level (Disabled) -25 Receiver -200	Driver/Receiver 25	100 LOW Level V <sub>OUT</sub> = 0.5V -100 -10	-30 -20	Receiver UD Bus	-75	N/A	N/A N/A		100	150
8T31	OL=3.2mA	V <sub>IN</sub> = 0.55V -500	V <sub>IN</sub> ≈ 5.5V 100		20	IV Bus				† —		

NOTES

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically refer-

enced are left electrically open.

2. All measurements are taken with ground pin tied to zero volts.

3. Positive current is defined as into the terminal referenced.

Precautionary measures should be taken to insure current limiting in accordance with absolute maximum ratings.

maximum ratings. 5. Measurements apply to each gate element independently. 6. Output source current is supplied through a resistor to ground. 7. Output sink current is supplied through a resistor to  $V_{CC}$ . 8. Connect an external 1K 1% resistor to the output for this test.

9. Not more than one output should be shorted at one time.

10. Previous condition is a high level output state.

11. Previous condition is a low level output state.

12. Test each driver separately.

13. For more electrical specifications see data sheet.

14. I<sub>CC</sub> is dependent upon loading, I<sub>CC</sub> limit specified is for no-load test condition for both drivers. 15. With forced output current of  $240\mu$ A, the output voltage must not exceed 0.15V.

#### DUAL COMMUNICATIONS EIA/MILLINE DRIVER

8T15 A,F

8T 1 5

#### DESCRIPTION


The 8T15 Dual Communications Line Driver provides line driving capability for data transmission between Data Communication and Terminal Equipment. The device meets or exceeds the requirements of EIA Standard RS-232B and C, MIL STD-188B and CCITT V 24.

This dual 4-input NAND driver will accept standard TTL logic level inputs and will drive interface lines with nominal data levels of +6V and -6V. Output slew rate may be adjusted by attaching an external capacitor from the output terminal to ground. The outputs are protected against damage caused by accidental shorting to as high as  $\pm 25V$ .

#### ABSOLUTE MAXIMUM RATINGS\*

Input Voltage	+5.5V
Output Voltage	±25V
Vcc	+15V
VEE	- 15V
Storage	
Temperature	-65°C to +150°C
Operating	
Temperature	0°C to +75°C

\* Limiting values above which serviceability may be impaired.



# LOGIC DIAGRAM


#### $T_A = 25^{\circ}C, V_{CC} = +12.0V, V_{EE} = -12.0V$

	TES		ONS		LIMITS			
CHARACTERISTICS	INPU	JTS			MIN TYP s s 200 s 200 A			
	DRIVEN	OTHER	OUTPUTS	UNIT	MIN	ТҮР	МАХ	
Output Rise Time <sup>1</sup> Output Fall Time <sup>1</sup> Output Rise Time <sup>1</sup> Output Fall Time <sup>1</sup>			Load A Load B Load C Load D		200		4 4	
Current from Positive Supply <sup>2</sup> Current from Negative Supply <sup>2</sup>				mA mA			16 28	
Output Impedance (Power on) (Power on) (Power off)	0.0V 2.0V		-3.5±1mA +3.5±1mA ±2V	ohms ohms ohms		95 95 2.5M		

<sup>1</sup> Rise and fall times are measured between the +3V and -3V points on the output

waveform.  ${}^{2}V_{CC} = +12.6V, V_{EE} = -12.6V$ 


#### AC TEST FIGURES & WAVEFORMS




Signetics

#### DUAL COMMUNICATIONS EIA/MIL LINE DRIVER


#### SCHEMATIC DIAGRAM



#### TYPICAL OUTPUT CHARACTERISTIC CURVE



#### **TYPICAL APPLICATIONS**



8T15 A,F

8T15

signetics

#### DUAL COMMUNICATIONS EIA/MIL LINE RECEIVER WITH HYSTERESIS

#### DESCRIPTION

The 8T16 Dual Communications Line Receiver provides receiving capability for data lines between Data Communication and Terminal Equipment. The device meets or exceeds the requirements of EIA Standard RS-232B and C, MIL-STD-188B and CCITT V24 and operates from a single 5 volt power supply.

The receivers accept single (EIA) or double ended (MIL) inputs and are provided with an output strobing control. Both EIA and MIL input standards are accommodated.

When using the EIA input terminal (with the Hysteresis terminal open), input voltage threshold levels are typically +2V and -2V with a guaranteed minimum Hysteresis of 2.4V. By grounding the "Hysteresis" terminal, the EIA input voltage threshold levels may be shifted to typically +1.0V and +2.1V with a minimum guaranteed Hysteresis of 0.75V. (Note that when using the EIA inputs, the MIL inputs — both positive and negative — must be grounded).

The MIL input voltage threshold levels are typically  $\pm 0.6V$  and -0.6V with a minimum guaranteed Hysteresis of 0.7V. A MIL negative terminal is provided on each receiver per specification MIL-STD-188B to provide for common mode noise rejection.


Each receiver includes a strobe input so that:

a. A "1" on the strobe input allows data transfer. b. A "0" on the strobe input holds the output high.

#### **ABSOLUTE MAXIMUM RATINGS\***

Input Voltage (EIA and MIL)	±25V
Vcc	+7.0V
Storage Temperature	-65°C to +175° C
Operating Temperature	0° C to +75° C


\* Limiting values above which serviceability may be impaired.




#### LOGIC DIAGRAM

GND

1 2





#### PIN CONFIGURATION

#### 8T16 A,F

Mil(-)

8

8T16

#### DUAL COMMUNICATIONS EIA/MIL LINE RECEIVER WITH HYSTERESIS


#### $T_A = 25^\circ C$ and $V_{CC} = 5.0V$

		TEST C	ONDITION	S					
PARAMETER		IN	PUTS		MIN		МАХ	UNITS	
	EIA	MIL(+)	MIL(-)	STROBE			11100		
Input Resistance (ÉIÀ)	±25V	0.0V	0.0V		3	5	7	kΩ	
Input Resistance (MIL)	0.0V	±25V	0.0V		7.5	11.4		kΩ	
Propagation Delay				5.00V		100	150	ns	
Signal Switching Acceptance				5.00V	20			kHz	


1. This test guarantees transfer of signals of up to 20kHz. Connect 1000pF between

the output terminal and ground.

#### **HYSTERESIS CURVES**



#### **AC TEST FIGURE AND WAVEFORMS**



50% Duty Cycle VOUT 0.4V

8T16 A.F

8T16




#### **DUAL COMMUNICATIONS EIA/MIL LINE RECEIVER WITH HYSTERESIS**

8T16 A,F

8T16

#### TYPICAL APPLICATIONS



#### TRI-STATE QUAD BUS TRANSCEIVER

#### 8T26A/8T28

8T26A-B,F • 8T28-B,F

15 -O D/E

14 -O R<sub>OUT</sub>

13 -О <sup>D</sup>ОUT

-0 DIN

11 -О<sup>. В</sup>оит

10 -O D<sub>OUT</sub>

9 -0 D<sub>IN</sub>

#### DESCRIPTION

The 8T26A/28 consists of four pairs of Tri-State logic elements configured as Quad Bus Drivers/Receivers along with separate buffered receiver enable and driver enable lines. This single IC Quad Transceiver design distinguishes the 8T26A/28 from conventional multi-IC implementations. In addition, the 8T26/28's ultra high speed while driving heavy bus capacitance (300pF) makes these devices particularly suitable for memory systems and bidirectional data buses.


Both the Driver and Receiver gates have Tri-State outputs and low-current PNP inputs. Tri-State outputs provide the high switching speeds of totempole TTL circuits while offering the bus capability of open collector gates. PNP inputs reduce input loading to 200µA maximum.


#### LOGIC DIAGRAM

#### **APPLICATIONS**

- Half-duplex data transmission
- . Memory interface buffers
- Data routing in bus oriented systems ٠
- High current drivers
- MOS/CMOS-to-TTL interface ٠

#### **PIN CONFIGURATION**





#### SWITCHING CHARACTERISTICS

		TEAT CONDITIONS	8T26A	8T28	
PARAMETER		TEST CONDITIONS	Max	Max	
Propagation Delay t <sub>ON</sub>	DOUT to ROUT	C <sub>1</sub> = 30pF, Note 9	14	17	ns
tOFF	DOUT to ROUT	E	14	17	
ton	DIN to DOUT	C <sub>1</sub> = 300pF, Note 9	14	17	ns
tOFF	DIN to DOUT		14	17	
Data Enable to Data Output tP71	High Z to O	C <sub>1</sub> = 300pF, Note 9	25	28	ns
t <sub>PLZ</sub>	O to High Z	E	20	23	
Receiver Enable to Receiver Output tPZL	High Z to O	C <sub>1</sub> = 30pF, Note 9	20	23	ns
<sup>t</sup> PLZ	O to High Z	-	15	18	


#### Signetics


#### TRI-STATE QUAD BUS TRANSCEIVER

8T26A/8T28


8T26A-B,F • 8T28-B,F

#### **BLOCK DIAGRAM**





#### TYPICAL APPLICATIONS




signetics

#### TRI-STATE QUAD BUS TRANSCEIVER

8T26A/8T28

8T26A-B,F • 8T28-B,F

#### AC TEST CIRCUITS AND WAVEFORMS



#### 8-BIT BIDIRECTIONAL I/O PORT


#### OBJECTIVE SPECIFICATION

#### DESCRIPTION


The 8T31 8-bit Bidirectional I/O Port is designed to function as a general purpose I/O interface element in minicomputers, microcomputers and other bus oriented digital systems. It consists of 8 clocked latches with two sets of bidirectional inputs/ outputs, Bus A (BA0-BA7) and Bus B (BB0-BB7). Each Bus has a write control line and a read control line. The two buses operate independently except for the case where the user is attempting to write data in from each bus simultaneously. In that case, the data on Bus A will be written into the latches while Bus B will be forced into a high impedance state. Data written into one Bus will appear inverted at the other Bus.

A master enable (ME) is provided that enables or disables Bus B regardless of the state of the other inputs.

#### **BLOCK DIAGRAM**




#### SCHEMATIC



#### A unique feature of the 8T31 is its ability to start up in a predetermined state. If the clock is maintained at a voltage less than .8V until the power supply reaches 3.5V, Bus A will always be all logic 1 levels, while Bus B will be all logic 0 levels.

#### PIN CONFIGURATION



#### **FUNCTION TABLE**

BUS A										
RBA	WBA	CLK								
x	0	1	WRI	тε	(INPUT)					
0	0 1 X READ (OUTPUT)									
1	1	Х	HI-Z							
BUS B										
RBB	WBB	WBA	CLK	ME						
x	х	х	х	1	HI-Z					
1	0	Х	Х	0	HI-Z					
X	1	0	Х	0	HI-Z					
0	0	х	Х	0	READ					
]					(OUTPUT)					
X	1	1	1	0	WRITE					
					(INPUT)					



#### 8T31 N,F

8T 3 1

#### 8-BIT BIDIRECTIONAL I/O PORT


**OBJECTIVE SPECIFICATION** 

SWITCHING CHARACTERISTICS

PARAMETÊR		TEST CONDITIONS		LIMITS		
		TEST CONDITIONS	Min	Тур	Max	UNIT
tZL tZH tZL tZH tLZ tHZ	Propagation Delay From Read (RBB), Write (WBB) and Master Enable (ME) to Bus B	CL = 300pF CL = 300pF CL = 30pF CL = 30pF CL = 30pF CL = 30pF CL = 30pF		27 29 17 14 13 17	45 50 30 25 20 30	ns ns ns ns ns ns
tSETUP tHOLD1 tHOLD0	Bus A Data Setup and Hold Times		0 10 25	-10 4 16		ns ns ns
<sup>t</sup> SETUP <sup>t</sup> HOLD	Bus A Write Setup and Hold Times		30 0	20 -30		ns ns
<sup>t</sup> SETUP <sup>t</sup> HOLD	Bus B Data Setup and Hold Times		* 0			ns ns
C <sub>IN</sub>	Input Capacitances Control Data	V <sub>IN</sub> = 0V V <sub>IN</sub> = 0V V <sub>IN</sub> = 3V			6 12 9	pF pF pF

\*The Bus B Data Setup Time is equal to the clock pulse width.

#### CLOCK



8T31


#### 8-BIT BIDIRECTIONAL I/O PORT

#### **OBJECTIVE SPECIFICATIONS**


8T31 N,F

8131

#### **AC WAVEFORMS**



#### **AC TEST CIRCUIT**



TEST	TA	BL	Ε
------	----	----	---

	<b>S</b> <sub>1</sub>	S <sub>2</sub>
tPHL	Closed	Closed
tPLH	Closed	Closed
tPL	Closed	Closed
tPHZ	Closed	Closed
tPZL	Closed	Open
tPZH	Open	Closed

#### QUAD BUS TRANSCEIVER WITH TRI-STATE OUTPUTS

#### DESCRIPTION


The 8T34 is a quad transceiver with a common two input driver disable control. Tri-state driver outputs together with low input current requirements for the receivers offer extreme versatility in bus organized data transmission systems. The data busses may be terminated or unterminated.

Drivers in the third output state (Hi-Z) load the bus only with negligible current. The receiver input current is low, allowing at least 100 driver/receiver pairs to utilize a single bus. The receiver incorporates hysteresis to provide maximum noise immunity. In addition the receiver does not load the bus with  $V_{CC}$  = 0V as it may be the case when peripherals drive a common I/O bus and are shut off.

#### **TRUTH TABLE**

MODE	DISABLE	DISABLE	DRIVER	BUS R	ECEIVER
	Α	В	IN		OUT
RECEIVE	1	x	х	1	0
RECEIVE	X	1	x	0	1
DRIVE	0	0	1	0	1
DRIVE	0	0	0	1	0

#### **PIN CONFIGURATION**




#### ELECTRICAL CHARACTERISTICS ( $T_A = +25^{\circ} \text{ C}, V_{CC} = 5.0 \text{ V}$ )

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> HZ	Disable to Bus	Load 1, C <sub>L</sub> = 15pF Waveform 4	8	15	30	ns
<sup>t</sup> LZ	Disable to Bus	Load 1, CL = 15pF Waveform 3	3	9	30	ns
<sup>t</sup> ZH	Disable to Bus	Load 1, C <sub>L</sub> = 50pF Waveform 3	5	10	30	ns
<sup>t</sup> ZL	Disable to Bus	Load 1, C <sub>L</sub> = 50pF Waveform 4	8	18	30	ns
<sup>t</sup> PHL	Driver to Bus	Load 3	4	9	20	ns
<sup>t</sup> PLH	Driver to Bus	Waveform 5	3	6	15	ns
<sup>t</sup> PHL	Bus to Receiver	Load 2	5	14	25	ns
<sup>t</sup> PLH	Bus to Receiver	Waveform 6	12	27	40	ns

8T34

#### signetics



#### SWITCHING PARAMETER MEASUREMENT INFORMATION

QUAD BUS TRANSCEIVER WITH TRI-STATE OUTPUTS

8T34A

8T34

#### HIGH SPEED HEX TRI-STATE BUFFERS HIGH SPEED HEX TRI-STATE INVERTERS

#### DESCRIPTION

Each of the Tri-State Bus Interface Elements described herein has low current PNP inputs and is designed with Schottky TTL technology for ultra high speed. The devices are used to convert TTL/DTL or MOS/CMOS to tri-state TTL Bus levels. For maximum systems flexibility the 8T95 and 8T97 do so without


#### 8T95-B,F • 8T96-B,F • 8T97-B,F • 8T98-B,F

8195/8196

8T97/8T98

logic inversion, whereas, the 8T96 and 8T98 provide the logical complement of the input. The 8T95 and 8T96 feature a common control line for all six devices, whereas, the 8T97 and 8T98 have control lines for four devices from one input and two from another input.

#### **PIN CONFIGURATIONS**



#### **TRUTH TABLES**

8T95					8T96		
DISABLE DIS1	INPUT DIS <sub>2</sub>	INPUT	OUTPUT	DISABLE DIS <sub>1</sub>	INPUT DIS <sub>2</sub>	INPUT	OUTPUT
0	0	0	0	0	0	0	1
0	0	1	1	0	0	1	0
Ō	1	x	H-z	0	1	x	H-z
1	0	x	H-z	1	0	x	H-z
1	1	x	H-z	1	<b>1</b>	x	H-z

#### HIGH SPEED HEX TRI-STATE BUFFERS HIGH SPEED HEX TRI-STATE INVERTERS

8195/8196 8197/8198

#### TRUTH TABLES (Cont'd)

8T97					
DISABLE DIS <sub>4</sub>	INPUT DIS <sub>2</sub>	INPUT	OUTPUT		
0	0	0	0		
0	0	1	1		
x	1	x	H-z*		
1	x	x	H-z**		

8T98						
DISABLE DIS4	INPUT DIS <sub>2</sub>	INPUT	OUTPUT			
0	0	0	1			
0	0	1	0			
x	1	х	H-z*			
1	х	x	H-z**			


8T95-B,F • 8T96-B,F • 8T97-B,F • 8T98-B,F

\* Output 5-6 only \*\* Output 1-4 only x = Irrelevant

#### AC ELECTRICAL CHARACTERISTICS $T_{\mbox{\scriptsize A}}$ = 25° C and $V_{\mbox{\scriptsize CC}}$ = 5.0V

PARAMETER		TEST CONDITIONS		LIMITS					
			M	MIN		ТҮР		MAX	
			95/97	96/98	95/97	96/98	95/97	96/98	
	Propagation Delays (All Devices)								
ton	Data Inputs to	See AC Test Figures	3	3	9	6	13	10	ns
<sup>t</sup> off	Data Outputs Disable to Outputs		3	4	7	7	12	11	ns
<sup>t</sup> PIH	Logic "1" to High Z		3	3	5	6	10	10	ns
<sup>t</sup> POH	Logic "0" to High Z		3	5	6	10	12	16	ns
<sup>t</sup> PHI	High Z to Logic "1"		8	7	19	15	25	22	ns
<sup>t</sup> PHO	High Z to Logic "0"		12	11	14	18	25	24	ns

#### AC TEST CIRCUIT




#### TRUTH TABLE

	S <sub>1</sub>	S <sub>2</sub>	CL
ton	Closed	Closed	50pF
toff	Closed	Closed	50pF
tон	Closed	Closed	5pF
t1H	Closed	Closed	5pF
tHO	Closed	Open	50pF
tH1	Open	Closed	50pF

HIGH SPEED HEX TRI-STATE BUFFERS HIGH SPEED HEX TRI-STATE INVERTERS

8T95-B,F • 8T96-B,F • 8T97-B,F • 8T98-B,F

8T95/8T96 8T97/8T98



54/7401         Qui           54/7402         Qui           54/7403         Qui           54/7404         Hei           54/7405         Hei           54/7406         Hei           54/7407         Hei           54/7408         Qui           54/7409         Qui           54/7409         Qui           54/7401         Trip           54/7410         Trip           54/7411         Trip           54/7413         Dui           54/7414         Hei           54/7415         Trip           54/7416         Hei           54/7417         Hei           54/7418         Dui           54/7420         Dui           54/7421         Dui           54/7422         Dui           54/7423         Qui           54/7424         Qui           54/7425         Qui           54/7426         Qui           54/7430         8-Ir           54/7433         Qui           54/7433         Qui           54/7434         Qui           54/7437         Qui           54/	DESCRIPTION ad 2-Input NAND Gate ad 2-Input NAND Gate with o/c ad 2-Input NOR Gate ad 2-Input NOR Gate ad 2-Input NAND Gate with o/c x Inverter x Inverter with buffer/Driver with o/c x Buffer/Driver with o/c ad 2-Input AND Gate ad 2-Input AND Gate ad 2-Input NAND Gate ble 3-Input NAND Gate ble 3-Input NAND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger ble 3-Input AND Gate with o/c al NAND Schmitt Trigger ble 3-Input AND Gate with o/c al NAND Gate with o/c al NAND Gate with o/c x Inverter Buffer/Driver with o/c				• • • • • Commercial 74LS • • • • • • Military 54LS	• • • • • Commercial 74S     • • • • • • • • • • • • • • • • •	53 53 54 55 55
54/7401         Qui           54/7402         Qui           54/7403         Qui           54/7404         Hei           54/7405         Hei           54/7406         Hei           54/7407         Hei           54/7408         Qui           54/7409         Qui           54/7409         Qui           54/7401         Trip           54/7410         Trip           54/7411         Trip           54/7413         Dui           54/7414         Hei           54/7415         Trip           54/7416         Hei           54/7417         Hei           54/7418         Dui           54/7420         Dui           54/7421         Dui           54/7422         Dui           54/7423         Qui           54/7424         Qui           54/7425         Qui           54/7426         Qui           54/7430         8-Ir           54/7433         Qui           54/7433         Qui           54/7434         Qui           54/7437         Qui           54/	ad 2-Input NAND Gate with o/c ad 2-Input NOR Gate ad 2-Input NOR Gate ad 2-Input NAND Gate with o/c x Inverter x Inverter with o/c x Buffer/Driver with o/c ad 2-Input AND Gate ad 2-Input AND Gate ole 3-Input NAND Gate ole 3-Input NAND Gate ole 3-Input NAND Gate ole 3-Input NAND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger ole 3-Input AND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger		· [ ·	•		• • • • • • • •	53 54 55 55
54/7401         Qui           54/7402         Qui           54/7403         Qui           54/7404         Hei           54/7405         Hei           54/7406         Hei           54/7407         Hei           54/7408         Qui           54/7409         Qui           54/7409         Qui           54/7401         Trip           54/7410         Trip           54/7411         Trip           54/7413         Dui           54/7414         Hei           54/7415         Trip           54/7416         Hei           54/7417         Hei           54/7418         Dui           54/7420         Dui           54/7421         Dui           54/7422         Dui           54/7423         Qui           54/7424         Qui           54/7425         Qui           54/7426         Qui           54/7430         8-Ir           54/7433         Qui           54/7433         Qui           54/7434         Qui           54/7437         Qui           54/	ad 2-Input NAND Gate with o/c ad 2-Input NOR Gate ad 2-Input NOR Gate ad 2-Input NAND Gate with o/c x Inverter x Inverter with o/c x Buffer/Driver with o/c ad 2-Input AND Gate ad 2-Input AND Gate ole 3-Input NAND Gate ole 3-Input NAND Gate ole 3-Input NAND Gate ole 3-Input NAND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger ole 3-Input AND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger			•	• • • • • •		53 54 55 55
54/7403         Qui           54/7403         Hei           54/7404         Hei           54/7405         Hei           54/7406         Hei           54/7407         Hei           54/7408         Qui           54/7409         Qui           54/7409         Qui           54/7409         Qui           54/7410         Trip           54/7411         Trip           54/7412         Trip           54/7413         Dui           54/7414         Hei           54/7415         Trip           54/7416         Hei           54/7420         Dui           54/7421         Dui           54/7422         Dui           54/7423         Qui           54/7424         Qui           54/7425         Qui           54/7426         Qui           54/7430         8-Ir           54/7433         Qui           54/7433         Qui           54/7433         Qui           54/7433         Qui           54/7434         Qui           54/7438         Qui           54/	ad 2-Input NAND Gate with o/c x Inverter x Inverter with o/c x Inverter with Buffer/Driver with o/c x Buffer/Driver with o/c ad 2-Input AND Gate ad 2-Input NAND Gate ble 3-Input NAND Gate ble 3-Input NAND Gate ble 3-Input NAND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger ble 3-Input AND Gate with o/c al NAND Schmitt Trigger s Schmitt Trigger			•	••• ••• •••	• • • • • •	55 55
54/7404         He:           54/7405         He:           54/7405         He:           54/7406         He:           54/7407         He:           54/7408         Qu:           54/7409         Qu:           54/7409         Qu:           54/7410         Trip           54/7411         Trip           54/7412         Trip           54/7413         Du:           54/7414         He:           54/7415         Trip           54/7416         He:           54/7417         He:           54/7418         Trip           54/7419         Du:           54/7410         Du:           54/7417         He:           54/7418         Du:           54/7420         Du:           54/7421         Du:           54/7422         Du:           54/7423         Qu:           54/7424         Qu:           54/7430         8-Ir           54/7432         Qu:           54/7433         Qu:           54/7434         Qu:           54/7437         Qu:           54	x Inverter x Inverter with o/c x Inverter with Buffer/Driver with o/c x Buffer/Driver with o/c ad 2-Input AND Gate ad 2-Input AND Gate with o/c ble 3-Input NAND Gate ble 3-Input NAND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger ble 3-Input AND Gate with o/c x Inverter Buffer/Driver with o/c			•	•••		55
54/7405         He:           54/7406         He:           54/7407         He:           54/7408         Qu:           54/7409         Qu:           54/7409         Qu:           54/7409         Qu:           54/7409         Qu:           54/7410         Trip           54/7411         Trip           54/7412         Trip           54/7413         Dui           54/7414         He:           54/7415         Trip           54/7416         He:           54/7417         He:           54/7418         Dui           54/7420         Dui           54/7421         Dui           54/7422         Dui           54/7424         Qui           54/7425         Qui           54/7426         Qui           54/7430         8-Ir           54/7430         8-Ir           54/7432         Qui           54/7433         Qui           54/7434         Qui           54/7437         Qui           54/7438         Qui           54/7439         Qui           54	x Inverter with o/c x Inverter with Buffer/Driver with o/c x Buffer/Driver with o/c ad 2-Input AND Gate ad 2-Input AND Gate with o/c ole 3-Input NAND Gate ole 3-Input NAND Gate ole 3-Input NAND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger ole 3-Input AND Gate with o/c x Inverter Buffer/Driver with o/c			•	••	•••	
54/7406         He:           54/7407         He:           54/7407         He:           54/7408         Qu:           54/7409         Qu:           54/7409         Qu:           54/7409         Qu:           54/7410         Trip           54/7411         Trip           54/7412         Trip           54/7413         Du:           54/7414         He:           54/7415         Trip           54/7416         He:           54/7417         He:           54/7416         He:           54/7420         Du:           54/7421         Du:           54/7422         Du:           54/7424         Qu:           54/7425         Qu:           54/7426         Qu:           54/7430         & In           54/7430         & In           54/7430         & Qu:           54/7437         Qu:           54/7438         Qu:           54/7439         Qu:           54/7439         Qu:           54/7439         Qu:           54/7439         Qu:	x Inverter with Buffer/Driver with o/c x Buffer/Driver with o/c ad 2-Input AND Gate ad 2-Input AND Gate with o/c ble 3-Input NAND Gate ble 3-Input NAND Gate ble 3-Input NAND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger ble 3-Input AND Gate with o/c x Inverter Buffer/Driver with o/c			•	••	••	
54/7407         He.           54/7408         Qui           54/7409         Qui           54/7410         Trip           54/7411         Trip           54/7412         Trip           54/7413         Dui           54/7414         He.           54/7415         Trip           54/7416         He.           54/7417         He.           54/7416         He.           54/7417         He.           54/7416         He.           54/7420         Dui           54/7421         Dui           54/7422         Dui           54/7424         Qui           54/7425         Qui           54/7426         Qui           54/7427         Trip           54/7428         Qui           54/7430         8-Ir           54/7432         Qui           54/7433         Qui           54/7434         Qui           54/7438         Qui           54/7439         Qui           54/7439         Qui           54/7439         Qui           54/7439         Dui           54	x Buffer/Driver with o/c ad 2-Input AND Gate ad 2-Input AND Gate with o/c ble 3-Input NAND Gate ble 3-Input NAND Gate ble 3-Input NAND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger ble 3-Input AND Gate with o/c x Inverter Buffer/Driver with o/c			•			56
54/7408         Qui           54/7409         Qui           54/7410         Trip           54/7411         Trip           54/7412         Trip           54/7413         Dui           54/7414         Hei           54/7415         Trip           54/7416         Hei           54/7417         Hei           54/7416         Hei           54/7417         Hei           54/7418         Dui           54/7420         Dui           54/7421         Dui           54/7422         Dui           54/7423         Qui           54/7424         Qui           54/7425         Qui           54/7426         Qui           54/7427         Trip           54/7428         Qui           54/7430         8-Ir           54/7432         Qui           54/7433         Qui           54/7434         Qui           54/7438         Qui           54/7439         Qui           54/7439         Qui           54/7439         Qui           54/7430         Dui           54	ad 2-Input AND Gate ad 2-Input AND Gate with o/c ble 3-Input NAND Gate ble 3-Input NAND Gate ble 3-Input NAND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger ble 3-Input AND Gate with o/c x Inverter Buffer/Driver with o/c			•			57
54/7409         Qui           54/7410         Trip           54/7411         Trip           54/7412         Trip           54/7413         Dui           54/7414         Hei           54/7415         Trip           54/7416         Hei           54/7417         Hei           54/7416         Hei           54/7417         Hei           54/7418         Dui           54/7420         Dui           54/7420         Dui           54/7421         Dui           54/7422         Dui           54/7424         Qui           54/7425         Qui           54/7426         Qui           54/7427         Trip           54/7430         8-Ir           54/7432         Qui           54/7433         Qui           54/7434         Qui           54/7437         Qui           54/7438         Qui           54/7439         Qui           54/7439         Qui           54/7430         Dui           54/7437         Qui           54/7438         Qui           54	ad 2-Input AND Gate with o/c ole 3-Input NAND Gate ole 3-Input NAND Gate ole 3-Input NAND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger ole 3-Input AND Gate with o/c x Inverter Buffer/Driver with o/c			-			57
54/7410         Trip           54/7411         Trip           54/7412         Trip           54/7413         Dui           54/7414         Hei           54/7415         Trip           54/7416         Hei           54/7417         Hei           54/7416         Hei           54/7417         Hei           54/7420         Dui           54/7421         Dui           54/7422         Dui           54/7423         Qui           54/7424         Qui           54/7425         Qui           54/7426         Qui           54/7427         Trip           54/7428         Qui           54/7430         8-Ir           54/7432         Qui           54/7433         Qui           54/7434         Qui           54/7437         Qui           54/7438         Qui           54/7439         Qui           54/7439         Qui           54/7439         Qui           54/7439         Qui           54/7439         Qui           54/7440         Dui	ble 3-Input NAND Gate ble 3-Input NAND Gate ble 3-Input NAND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger ble 3-Input AND Gate with o/c x Inverter Buffer/Driver with o/c	•					58
54/7411 Trip 54/7412 Trip 54/7412 Trip 54/7413 Dua 54/7414 He 54/7415 Trip 54/7416 He 54/7417 He 54/7420 Dua 54/7420 Dua 54/7420 Dua 54/7420 Qua 54/7420 Qua 54/7428 Qua 54/7428 Qua 54/7430 8-Ir 54/7432 Qua 54/7430 8-Ir 54/7438 Qua 54/7439 Qua 54/7439 Qua	ble 3-Input NAND Gate ble 3-Input NAND Gate with o/c al NAND Schmitt Trigger x Schmitt Trigger ble 3-Input AND Gate with o/c x Inverter Buffer/Driver with o/c	• •	•   •	•			58
54/7413         Dui           54/7413         Hei           54/7414         Hei           54/7415         Trip           54/7415         Trip           54/7416         Hei           54/7417         Hei           54/7420         Dui           54/7421         Dui           54/7422         Dui           54/7424         Qui           54/7425         Qui           54/7426         Qui           54/7428         Qui           54/7430         8-li           54/7432         Qui           54/7433         Qui           54/7434         Qui           54/7435         Qui           54/7437         Qui           54/7438         Qui           54/7439         Qui           54/7439         Qui           54/7439         Qui           54/7439         Qui           54/7430         Dui           54/7430         Dui           54/7430         Dui           54/7430         Dui           54/7430         Dui           54/7440         Dui	al NAND Schmitt Trigger x Schmitt Trigger ble 3-Input AND Gate with o/c x Inverter Buffer/Driver with o/c	•		•	••	••	59
54/7414         He:           54/7415         Trip           54/7416         He:           54/7417         He:           54/7420         Dua           54/7421         Dua           54/7422         Dua           54/7424         Qua           54/7425         Qua           54/7426         Qua           54/7427         Trip           54/7428         Qua           54/7430         8-lr           54/7432         Qua           54/7433         Qua           54/7434         Qua           54/7437         Qua           54/7438         Qua           54/7437         Qua           54/7438         Qua           54/7439         Qua           54/7439         Qua           54/7439         Qua           54/7440         Dua	x Schmitt Trigger ble 3-Input AND Gate with o/c x Inverter Buffer/Driver with o/c	•			••		59
54/7415 Trip 54/7416 He 54/7417 He 54/7420 Du 54/7420 Du 54/7422 Du 54/7422 Du 54/7426 Qu 54/7426 Qu 54/7428 Qu 54/7430 8-Ir 54/7432 Qu 54/7433 Qu 54/7433 Qu 54/7438 Qu 54/7439 Qu	ble 3-Input AND Gate with o/c x Inverter Buffer/Driver with o/c		•		••		60
54/7416         He           54/7417         He           54/7420         Dui           54/7421         Dui           54/7421         Dui           54/7422         Dui           54/7424         Qui           54/7426         Qui           54/7427         Trip           54/7428         Qui           54/7430         8-Ir           54/7432         Qui           54/7433         Qui           54/7434         Qui           54/7437         Qui           54/7438         Qui           54/7439         Qui           54/7434         Dui           54/7437         Dui           54/7438         Dui           54/7439         Qui           54/7440         Dui	x Inverter Buffer/Driver with o/c	• •	•		••		60
54/7417 He 54/7420 Du 54/7421 Du 54/7422 Du 54/7426 Qu 54/7427 Trip 54/7428 Qu 54/7430 8-Ir 54/7430 8-Ir 54/7432 Qu 54/7433 Qu 54/7433 Qu 54/7438 Qu 54/7439 Qu					••	••	61
54/7420 Dui 54/7421 Dui 54/7422 Dui 54/7426 Qui 54/7427 Trip 54/7428 Qui 54/7430 8-Ir 54/7430 Qui 54/7432 Qui 54/7433 Qui 54/7438 Qui 54/7439 Qui 54/7439 Qui	·· D. Iffan / Duissan suith a /a					1	62
54/7421 Dua 54/7422 Dua 54/7426 Qua 54/7427 Trip 54/7428 Qua 54/7430 8-In 54/7432 Qua 54/7433 Qua 54/7433 Qua 54/7438 Qua 54/7439 Qua 54/7440 Dua	x Buffer/Driver with o/c al 4-Input NAND Gate			•			63
54/7422 Dua 54/7426 Qua 54/7427 Trip 54/7428 Qua 54/7430 8-Ir 54/7432 Qua 54/7432 Qua 54/7433 Qua 54/7438 Qua 54/7439 Qua 54/7440 Dua	al 4-Input INAND Gate						63
54/7426 Qui 54/7427 Trip 54/7428 Qui 54/7430 8-Ir 54/7432 Qui 54/7432 Qui 54/7433 Qui 54/7437 Qui 54/7438 Qui 54/7439 Qui 54/7440 Dui	al 4-Input NAND Gate with o/c	• •		•			64
54/7427 Trip 54/7428 Qu 54/7430 8-Ir 54/7432 Qu 54/7433 Qu 54/7437 Qu 54/7438 Qu 54/7438 Qu 54/7439 Qu	ad 2-Input NAND Gate with o/c	•			• •		64
54/7428 Qu 54/7430 8-Ir 54/7432 Qu 54/7433 Qu 54/7437 Qu 54/7438 Qu 54/7439 Qu 54/7440 Du	ble 3-Input NOR Gate	•			••		65
54/7432 Qua 54/7433 Qua 54/7437 Qua 54/7438 Qua 54/7439 Qua 54/7439 Qua	ad 2-Input NOR Buffer	•			••		65
54/7433 Qu 54/7437 Qu 54/7438 Qu 54/7439 Qu 54/7439 Qu	nput NAND Gate	•	•   •	•	••		66
54/7437 Qu 54/7438 Qu 54/7439 Qu 54/7440 Du	ad 2-Input OR Gate	• •			••	••	66
54/7438 Qu 54/7439 Qu 54/7440 Du	ad 2-Input NOR Buffer	•			••		67
54/7439 Qu 54/7440 Du	ad 2-Input NAND Buffer		2				67
54/7440 Du	ad 2-Input NAND Buffer with o/c ad 2-Input NAND Buffer						68
	al 4-Input NAND Buffer			•			69
J7/1992 100	D-to-Decimal Decoder	•			••		69
	cess 3-to-Decimal Decoder	•			[	1	70
54/7444 Exc	cess 3-Gray-to-Decimal Decoder	•			[		71
54/7445 BC	D-to-Decimal Decoder/Driver with o/c	•					72
54/7446A BC	D-to-7 Segment Decoder/Driver	•					73
	D-to-7 Segment Decoder/Driver	•					74
	D-to-7 Segment Decoder/Driver	•		-			
	Dandable Dual 2-Wide 2-Input AOI						77
	al 2-Wide 2-Input AOI Gate						77
	bandable 4-Wide 2-2-2-3 Input AND/OR Vide 2-Input AOI Gate (Expandable)					1	79
	vide 2-input AOI Gate (Expandable)					1	80
	Vide 4-Input AOI Gate	` `		•			81
	al 4-Input Expander	•	•   •	•			81
54/7461 Trip	ble 3-Input Expander		•	•			82
	-2-3 Input AND/OR Expander		•	•			82
	-3-2 Input AOI Gate					••	83
	-3-2 Input AOI Gate	_				••	83
	Flip-Flop Master Slove Flip Flop with	•	•				84
	Master-Slave Flip-Flop with						84
	Master-Slave Flip-Flop					1	85
	al J-K Master-Slave Flip-Flop			•		1	86
	al D-Type Edge-Triggered Flip-Flop			•	• •	••	87
54/7475 Qu	ad Bistable Latch	•	•		••	1	88
54/7476 Du	al J-K Master-Slave Flip-Flop	•	•	•	••		90
54/7477 Qu	ad Bistable Latch	•	•				91
	al J-K Negative Edge-Triggered Flip-Flop	_			••		91
						1	92
54/7483 4-E 54/7483A 4-E	ted Full Adder Bit Binary Full Adder				i	1	1 1.1

signetics

	54/74 SERIES TTL						
DEVICE	DESCRIPTION	Commercial 7400	Military 5400	Commercial 74H Military 54H	Commercial 74LS Military 54LS	Commercial 74S Military 54S	Data Book Page Ref.
54/7485 54/7490 54/7491 54/7492 54/7493 54/7493 54/7495 54/7495 54/7496 54/74100 54/74100 54/74100 54/74102 54/74103 54/74103 54/74103 54/74109 54/74109 54/74109 54/74109 54/74112 54/74109 54/74113 54/74114 54/74123 54/74123 54/74123 54/74123 54/74125 54/74125 54/74125 54/74133 54/74133 54/74134 54/74135 54/74135 54/74136 54/74135 54/74150 54/74151 54/74151 54/74152 54/74153 54/74154 54/74154 54/74154 54/74154 54/74154	4-Bit Magnitude Comparator Quad 2-Input Exclusive-OR Gate Decade Counter 8-Bit Shift Register Divide-By-Twelve Counter 4-Bit Shift Register (PISO) 4-Bit Left-Right Shift Register 4-Bit Shift Register 4-Bit Shift Register 4-Bit Left-Right Shift Register 5-Bit Shift Register 4-Bit Bistable Latch (Dual) J-K Negative Edge-Triggered Flip-Flop Dual J-K Nogative Edge-Triggered Flip-Flop Dual J-K Nogative Edge-Triggered Flip-Flop Dual J-K Nogative Edge-Triggered Flip-Flop Dual A-Dine Mutivibrator Retriggerable Monostable Multivibrator Retriggerable Monostable Multivibrator 8-Line to 1-Line Mux 8-Line to 1-Line Mux 4-Line to 4-Line Decoder/Demux Dual 2-Input Da	•••••••••••••••••••••••••••••••••••••••					95         98           100         102           102         104           105         N/A           106         108           110         111           112         114           115         116           117         118           119         121           122         123           124         128           129         130           131         132           133         134           135         N/A           136         137           138         140           142         143           145         146           147         148           149         150           151         153           156         160           162         162
54/74165 54/74166 54/74170 54/74172 54/74173 54/74174	Parallel-Load 8-Bit Shift Register 8-Bit Shift Register 4 X 4 Register File 16-Bit Multiple Port Register File Quad D-Type Flip-Flop (Tri-State) (8T10) Hex D-Type Flip-Flop with Clear	• • JU	• • • NE		••	•	164 167 169 172 N/A 174

	54/74 SERIES TTL					
DEVICE	DESCRIPTION	Commercial 7400 Military 5400	Commercial 74H Military 54H	Commercial 74LS Military 54LS	Commercial 74S Military 54S	Data Book Page Ref.
54/74174 54/74175 54/74176 54/74177 54/74178 54/74178 54/74180 54/74181 54/74182 54/74190 54/74191 54/74191	Hex D-Type Flip-Flop with Clear Quad D-Type Edge-Triggered Flip-Flop Presettable Decade Counter/Latch (8280) Presettable Binary Counter/Latch (8281) 4-Bit Parallel Access Shift Register (8270) 4-Bit Parallel Shift Register (8271) 8-Bit Odd/Even Parity Checker 4-Bit Arithmetic Logic Unit Look-Ahead Carry Generator Synchronous Up/Down BCD Counter Synchronous Up/Down Binary Counter Synchronous Decade Up/Down Counter			• • • • • • • •	DEV DEV DEV	174 175 176 176 177 177 178 178 183 184 187 190
54/74193 54/74194 54/74195 54/74196 54/74197 54/74198 54/74199 54/74221 54/74251 54/74253 54/74253 54/74253 54/74258 54/74260 54/74261 54/74266 54/74279 54/74280 54/74293 54/74293 54/74293 54/74295A	Synchronous 4-Bit Binary Up/Down Counter 4-Bit Bidirectional Universal Shift Reg 4-Bit Parallel-Access Shift Register Presettable Decade Counter/Latch (8290) Presettable Binary Counter/Latch (8291) 8-Bit Shift Register 8-Bit Shift Register Dual Monostable Multivibrator Data Selector/Mux with Tri-State Outputs Dual 4-Line to 1-Line Data Selector/Mux Quad 2-Line to 1-Line Data Selector/Mux Quad 2-Line to 1-Line Data Selector/Mux Dual 5-Input NOR Gate 2's Complement Multiplier Quad Exclusive-NOR Gate Quad S-R Latch 9-Bit Odd/Even Parity Generator/Checker 4-Bit Adder Decade Counter 4-Bit Binary Counter 4-Bit Right-Shift Left-Shift Register Quad Latch Exclusive-OR Gate			• DEV DEV DEV • • • • • • • • • • • • •	• DEV • DEV • • • •	192 195 197 200 201 203 206 210 212 214 215 216 217 218 220 221 221 222 223 225 227 228 N/A 230

	8200 SEF	RIES TTL	/MSI	<u> </u>		
		STAND 820		SCHO 82		Data Book
DEVICE	DESCRIPTION	Commercial	Military	Commercial	Military	Page Ref.
8200	Dual 5-Bit Buffer Register	•	•			255
8201	Dual 5-Bit Buffer Register with D Inputs					255
8202	10-Bit Buffer Register					255
8203	10-Bit Buffer Register					
-	with D Inputs	•	•			255
8230	8-Input Digital Multiplexer	•	•	•	İ	257
8231	8-Input Digital Multiplexer	•	•	•		259
8232	8-Input Digital Multiplexer	•	•	•		259
8233	2-Input 4-Bit Digital Multiplexer	•	•	•		262
8234	2-Input 4-Bit Digital Multiplexer	•		•		262
8235 8241	2-Input 4-Bit Digital Multiplexer Quad Exclusive-OR Gate	•		_		262
8242	Quad Exclusive-OR Gate					264
8243	8-Bit Position Scaler			•		267
8250	Binary-to-Octal Decoder			•		271
8251	BCD-to-Decimal Decoder	•	•	•		271
8252	BCD-to-Decimal Decoder	•	•	•		271
8260	Arithmetic Logic Unit	•	•	_		275
8261	Fast Carry Extender	•	•			278
8262	9-Bit Parity Generator	1		1		1
	and Checker	•	•	•		280
8263	3-Input 4-Bit Digital Multiplexer	•	•			282
8264	3-Input 4-Bit Digital Multiplexer	•	•			282
8266	2-Input 4-Bit Digital Multiplexer	•	•	•		285
8267	2-Input 4-Bit Digital Multiplexer	•	•	•		285
8268	Gated Full Adder	•	•			288
8269 8270	4-Bit Comparator	•	•			291
8270	4-Bit Shift Register 4-Bit Shift Register					292
8273	10-Bit Serial-In, Parallel-Out	•				252
	Shift Register	•	•			297
8274	10-Bit Parallel-In, Serial-Out					
	Shift Register	•	•			299
8275	Quad Bistable Latch	•				301
8276 8277	8-Bit Serial Shift Register Dual 8-Bit Shift Register	•				302
8277 8280	Presettable Decade Counter					304
8281	Presettable Binary Counter					306
8282	BCD Arithmetic Unit	•		•		310
8283	BCD Adder	]				314
8284	Binary Up/Down Counter	•	•	-		318
8285	Decade Up/Down Counter	•	•			318
8288	Divide-by-Twelve Counter	•	•			321
8290	Presettable High Speed					
	Decade Counter	•	•	•		323
8291	Presettable High Speed		-	-		000
0000	Binary Counter	•	•	•		323
8292	Presettable Low Power Decade Counter	•	•			328
8293	Presettable Low Power					
	Binary Counter	•	•			328

.

#### LOGIC FUNCTION SELECTOR GUIDES

Use these charts to quickly identify the most suitable devices to meet your system needs. The following charts group together similar function circuits in Signetics TTL families.

FUNCTION	DEVICE	NUMBER OF BITS	COMPLEMENT INPUTS	SUM OUTPUT	CARRY OUTPUT	CARRY LOOK AHEAD CIRCUIT	CARRY IN
ALU (BINARY)	8260 74181 74S181 74LS181	4 4 4 4					
ALU (BCD)	82S82	4					
GATED FULL ADDER (BINARY)	8268 7480 7483 74\$83 74\$283 74\$283	2 2 4 4 4	X X	X X X X X X	× × × × × × ×	X X X	x
GATED FULL ADDER (BCD)	82583	4		х	x	х	x
LOOK-AHEAD CARRY	8261 (Extender) 74182 74S182	4 4 4					
2's COMPLEMENT MULTIPLIER	74LS261	2x4					

#### ARITHMETIC UNITS/MICROPROCESSOR CPUs

#### DATA SELECTOR/MULTIPLEXER

FUNCTION	DEVICE	NUMBER OF OUTPUTS	NON-INVERTING OUTPUT	INVERTING OUTPUT	INVERTING/NON-INVERTING OUTPUT	CLOCKED	HOLD MODE	OPEN COLLECTOR OUTPUT	TRI-STATE OUTPUT	STANDARD OUTPUT	ENCODED MODE CONTROL	OUTPUT INHIBIT (0)	OUTPUT INHIBIT (1)	INPUT STROBE	SELECT LINE	OUTPUT ENABLE	LATCHED OUTPUTS	LATCHED	OPEN EMITTER OUTPUTS	DATA COMPLEMENT SELECT
SINGLE 8-INPUT MULTIPLEXER	8230/82S30 8231/82S31 8232/82S32 74151 74LS151 74S151 74152 74LS251 74S251 9312	2 2 2 2 2 2 2 2 2 1 2 2 2 2 2 2 2 2 2 2		X	X X X X X X X X X X X			X	x x	X X X X X X		X	X X X X X X X X	X X X X X X X	× × × × × × × × × × × × × × × × × × ×	X X X				
SINGLE 16-INPUT MULTIPLEXER	74150	1		x							i			x	x					
DUAL 4-INPUT MULTIPLEXER	74153 74LS153 74S153 74LS253 74S253 9309	2 2 2 2 2 2 2	X X X X X X		X				x x	x x x x	X X X X	X X X		X X X	X X	X X	1			
QUAD 2-INPUT MULTIPLEXER	8233/82S33 8234/82S34 8235 8266/82S66 8267/82S67 74157/74S157 74158/74S158 74S257 74S258 74298 (w/storage)	4 4 4 4 4 4 4 4 4	x x x x	x x x	x x x	L	x	x x x	x x	x x x x	X X X X X	X	X X X X X X X	X X	X X X X X	x x	X			
QUAD3-INPUT MULTIPLEXER	8263 8264	4			x x			x		x	X X	-	x			x				x x

#### COUNTERS

		NUMBER OF STAGES	UP COUNTER	DOWN COUNTER	UP/DOWN COUNTER	ASYNCHRONOUS PRESET	SYNCHRONOUS PRESET	ASYNCHRONOUS RESET (0)	ASYNCHRONOUS RESET (9)	ASYNCHRONOUS RESET (15)	SYNCHRONOUS RESET (0)	CLOCK TRIGGERING	SINGLE UP/DOWN CONTROL	SEPARATE UP/DOWN CLOCK	COUNT ENABLE	CARRY IN	CARRY DUT	BORROW OUT	ENCODED MODE CONTROL	DECODED OUTPUT	FRI	CLOCI EQUEI (MHz	NCY :)
FUNCTION RIPPLE BINARY COUNTER	<b>BEVICE</b> 8281/74197 8291 82S91 8293 7493 74LS93 74LS93 74LS197	<b>X</b> 4 4 4 4 4 4 4 4		00	15	X X X X	SY	X X X X X X X X X X X X X X X X X X X	AS	AS	S		S	SI	0	3	2	8	8	XX	<b>Min</b> 20 40 85 5 10	25 60 100 10 18	Max 32
RIPPLE DECADE COUNTER	8280/74176 8290 82S90 8292 7490 74LS90 74LS196 74S196	4 4 4 4 4 4 4 4	X X X X X X X X X			X X X X X		X X X X X X X X X	X X												20 40 85 5 10 30 30 85	60 100	
RIPPLE DIVIDE BY 12 COUNTER	8288 7492 74LS92	4 4 4	X X X			x		X X X				↓ ↓ ↓							X X		20 10 16	25	
SYNCHRONOUS BINARY COUNTER	8284 74161 74LS161 74163 74LS163 74191 74LS191 74193 74LS193	4 4 4 4 4 4 4 4 4	x x x x		X X X X X	X X X X	x x x x	x x x x		x	x x	1 T T T T T	x x x	x x	X X X X X X X X	x x x	x x x x x x	X X X X X X X X X			20 20 25	30 25 32	25 25 25 25 20 20
SYNCHRONOUS DECADE COUNTER	74160 74LS160 74162 74LS162 74190	4 4 4 4 4 4	X X X X		x	x	x x x	x x	x		X X	1 T T T	x		X X X X X X X	x	X X X X X X	X			20	30	25 25 25 20
	74LS190 74192 74LS192	4 4 4			X X X	X X X		x x				1 1 1	X	X X	X	X	X X X	X X X	-		20	25	25 25

.

#### DECODERS/DEMULTIPLEXERS

FUNCTION	DEVICE	OUTPUT SINK (mA)	OUTPUT SOURCES (mA)	HIGH OUTPUT VOLTAGE	OPEN COLLECTOR OUTPUTS	STANDARD OUTPUTS	ACTIVE LOW OUTPUTS	INHIBIT INVALID INPUTS	INPUT STROBE/ENABLE	OPEN EMITTER OUTPUTS	INVERTED OUTPUTS	RESISTOR PULLUP OUTPUTS	RIPPLE BLANKING INPUT	BLANKING INPUT	LAMP TEST	COMMON ANODE LED	COMMON CATHODE LED	LAMPS
BCD TO 7-SEGMENT DECODER/DRIVER	8T04 8T05 8T06 7446 7447 7448	40 40 20 20	2.3 6.4	30 15	X X X X							x x	X X X X X X X	X X X X X X X	× × × × ×	X X	X X X	X
BINARY TO OCTAL DECODER/ DEMULTIPLEXER	8250/82S50					x	'x	x										
2-LINE TO 4-LINE DECODER/ DEMULTIPLEXER	74LS139 (Dual) 74S139 (Dual) 74155 (Dual) 74156 (Dual)				x	X X X	X X X X		X X X X									
3-LINE TO 8-LINE DECODER/ DEMULTIPLEXER	74LS138 74S138					X X	x x		x x									
4-LINE TO 16-LINE DECODER/ DEMULTIPLEXER	74154					x	x	x	<b>X</b>									
EXCESS 3-TO- DECIMAL DECODER	7443					x	x	x										
EXCESS 3-GRAY- TO DECIMAL DECODER	7444					x	x	x					1					

10-LINE TO 4-LINE PRIORITY ENCODER	8-LINE TO 3-LINE PRIORITY ENCODER	FUNCTION
82147 74147	82148 74148	DEVICE
44	ယ ယ	NUMBER OF OUTPUTS
		NON-INVERTING OUTPUTS
××	××	INVERTING OUTPUTS
×	×	TRI-STATE OUTPUTS
×		STANDARD OUTPUTS
		OPEN COLLECTOR OUTPUTS
	××	GROUP SELECT OUTPUT
	××	INPUT ENABLE
×	××	OUTPUT ENABLE
		OUTPUT INHIBIT (0)
	×	OUTPUT INHIBIT (1)
×	×	OUTPUT INHIBIT (Hi-Z)
		OPEN EMITTER OUTPUT
		· · · · · · · · · · · · · · · · · · ·

# PARITY GENERATORS

PARITY GENERATOR/ CHECKER 741 745	FUNCTION DEVICE
8262/82S62 74180 74S280	ICE
080	NUMBER OF BITS
×××	EVEN PARITY OUTPUT
×××	ODD PARITY OUTPUT
Х	OUTPUT INHIBIT
×	ODD/EVEN SELECT
	ODD/EVEN OUTPUT

# COMPARATORS

COMPARATOR	FUNCTION
8269 7485 74\$85 9324	DEVICE
444U	NUMBER OF BITS
×	ENCODED OUTPUT
×××	CASCADING INPUT
××	A < B INPUT
××	A = B INPUT
××	A > B INPUT
×××	A > B OUTPUT
×××	A = B OUTPUT
×××	A < B OUTPUT
×	OUTPUT ENABLE
×	INHIBIT OUTPUT (0)

# **FLIP-FLOPS**

		INVERTING OUTPUT	NON-INVERTING OUTPUT	CLOCK TRIGGERING	PRESET	RESET/CLEAR (SEPARATE)	AND-GATED INPUT	AND-OR GATED INPUT	COMMON RESET/CLEAR	OR-GATED INPUT	CLOCK ENABLE	GATED OUTPUTS	SEPARATE CLOCK	COMMON CLOCK	LINA CLOCK FREQUEN (MHz) Min Tvp		2Y	
FUNCTION	DEVICE	N	IQ N	GL	PRI	RES	ANI	AN	COI	ä	CL(	GA <sup>-</sup>	SEI	3	02	Min	Тур	Max
D-TYPE FLIP-FLOP	7474 (Dual) 74LS74 (Dual) 74S74 (Dual) 74174 (Hex) 74LS174 (Hex) 74S174 (Hex) 74175 (Quad) 74LS175 (Quad) 74S175 (Quad)	X X X X X X	X		×××	X X X			x x x x x x x x x x x x x x x x x x x					X X X X X X X		15 25 30 75 30 75	25 33 70 35 40 110 40 110	25
SINGLE J-K FLIP-FLOP	7470 74H71 7472 74H72 74H101 74H102	X X X X X X X	X X X X X X X	↑ H H I	X X X X X X X	X X X X	X X X X	x x					X X X X X			15 25 15 25 40 40	35 30 20 30 50 50	
DUAL J-K FLIP-FLOP	7473 74H73 74LS73 74T6 74H76 74LS76 74LS77 74LS78 74H103 74H106 74107 74LS107 74LS107 74H108 74109 (J/K) 74LS109 (J/K) 74LS109 (J/K) 74LS112 74LS113 74LS113 74LS114	***	***		x x x x x x x x x x x x x x x x x x x	x x x x x x x x x x x x x x x x x x x			x x x x				x x x x x x x x x x x x x x x x x x x	x x x		15 25 30 40 40 15 30 40 25 30 80 80 80 80 80	20 30 20 30 45 50 20 45 50 33 45 125 125 125	30 30 25 30

# REGISTERS

FUNCTION	DEVICE	NUMBER OF BITS	INVERTED OUTPUTS	NON-INVERTED OUTPUTS	CLOCK TRIGGERING	ASYNCHRONOUS RESET	ASYNCHRONOUS LOAD	SYNCHRONOUS LOAD	HOLD MODE	RIGHT SHIFT	LEFT SHIFT	ENCODED MODE CONTROL	MULTIPLE CLOCKS	SEPARATE READ/WRITE ADDRESS	READ ENABLE	WRITE ENABLE	F	CLOC REQUE (MH2 Typ	NCY
REGISTER FILE	74170 74172 (Multiport) 74S174 (Multiport)	4x4 8x2 8x2		x x x										x x x	x x x	x x x		10	15 20 20
GENERAL PURPOSE SHIFT REGISTERS	8270/74178 82S70/74S178 8271/74179 82S71/74S179 7495 7496 74194 74S194 74195 74S195 74195 74S195 74198 74199 9300	4 4 4 4 5 4 4 4 4 8 8 4		x x x x x x x x x x x x x x x x x x x	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	T X X X X X X X X X X X	× × × × × × × ×	x x x x x x	× × × × × × × × × ×	× × × × × × × × × × × × × × × × × × ×	x x x x	x x x x x x x x x x x x x x x				15	22 40 15 40 25 10 25 70 30 25 25 30	60 22 60 36 105 39 35 35 38	70
PARALLEL-IN/ PARALLEL-OUT REGISTERS	8200 (Dual) 8201 (Dual) 8202 8203	5 5 10 10	x x	x x				-									15 15 15 15	35 35 35 35	
PARALLEL-IN/ SERIAL-OUT SHIFT REGISTERS	8274 7494 74165 74166 (Serial-in also)	10 4 8 8	x	x x x	L T T T	x x x	X X X	x	X X X	x x x x		X X X					25 10 20 25	30 26 35	
SERIAL-IN/ SERIAL-OUT SHIFT REGISTERS	8276 8277/9328 (Dual) 7491	8 8 8	x x	x x	t t	x			х	X X X			x				15 15 10	20 20 18	
SERIAL-IN/ PARALLEL-OUT SHIFT REGISTERS	8273 74164	10 8		x x	† †	x x			х				X				25	36	

# LATCHES

FUNCTION	DEVICE	NUMBER OF BITS	R/S INPUT	TUPUT	ENABLE (INPUT)	TRIGGER	NON-INVERTING OUTPUT	INVERTING OUTPUT	RESET	CLOCK	DISABLE (OUTPUT)
LATCHES	8T10 8275 7475 74100 (Dual) 74116 (Dual) 74174/74S174 74175/74S175 74279	4 4 4 4 6 4	x	X X X X X X X	x x x	† † H L †	X X X X X X X X	x x	x x x x	X X X X	X
ADDRESSABLE LATCH	9334	8		x	x	L	x		x		

# **DECODERS/DRIVERS**

FUNCTION	DEVICE	OUTPUT SINK (mA)	OUTPUT SOURCE (mA)	HIGH OUTPUT VOLTAGE (V)	OPEN COLLECTOR OUTPUTS	STANDARD OUTPUTS	ACTIVE LOW OUTPUTS	INHIBIT INVALID INPUTS	INPUT STROBE/ENABLE	ACTIVE HIGH INPUTS
BCD-TO-DECIMAL DECODER	8251 8252/82S52 7441 7442 9301	7	2	70	x	x x x x	x x x x	X X X		
BCD-TO-DECIMAL DECODER/DRIVER	7445 74145	80 80	.25 .25	30 15	x x		x x	x x		

## INTRODUCTION

Recent trends in system design are focusing on significantly lower costs and greater reliability while simultaneously maintaining or improving system performance. Consequently, second generation as well as new system designs demand alternatives to conventional logic realizations which substantially reduce the system manufacturing costs. Signetics' System Logic Family provides this alternative by employing state-ofthe-art technology to produce Large-Scale-Integrated, system oriented building blocks. By replacing a relatively large number of conventional logic circuits with a few System Logic components, system costs are reduced in proportion to system printed circuit board area, total number of circuits and power requirements. Moreover, system reliability is increased in direct proportion to the decrease in the number of integrated circuits within the system.

### SYSTEM LOGIC FAMILY

Signetics' System Logic offers the designer a dual technology logic family to achieve cost objectives. First, where speed is a primary objective, low power Schottky TTL technology is employed to yield devices which feature high speed, low power, and medium density. Therefore, significant reduction in the number of high speed logic components is possible without any sacrifice in performance. The distinct advantages of low power Schottky TTL give it one of the best technologies for high performance LSI design. The particular features of LS are:

- Comparable propagation delay to standard TTL7-10ns/gate average
- Low power dissipation—2mW per gate typical at 50% duty cycle
- Low speed power product—19pj typical
- 45MHz typical maximum J-K flip-flop clock frequency
- High fan-out capability—22 unit load—LS input current requirement is ¼ that of standard TTL (0.36mA/input). Outputs are capable of sinking 8mA.
- High logic density—70 gates/mm<sup>2</sup> of silicon
- Higher system reliability due to reduced power density.

Secondly, while lower power Schottky offers increased density at high speeds, substantial component reduction is achieved with devices employing Integrated Injection Logic (I<sup>2</sup>L). The very high density and low power of I<sup>2</sup>L makes it extremely attractive for use in realizing relatively large system building blocks. System level functions may each be accomplished at 10MHz speeds by a single I<sup>2</sup>L integrated circuit. I<sup>2</sup>L features are:

- Speed—comparable to T<sup>2</sup>L (10-20ns propagation delay)
- Power—1-2 orders lower than any technology power down mode
- Density-40% smaller than PMOScomparable to NMOS
- Interface—capability of mixing T<sup>2</sup>L, ECL circuits on the same chip.

The System Logic series of products are specially designed to aid system logic designers in the design of high performance, cost effective systems with a minimal number of parts. This is achieved through a line of standard products which are designed with the following objectives:

- Large Scale Building Blocks—devices are partitioned by function with high-level complexity and sophistication. These one chip building blocks are equivalent to 400 to 1500 elementary logic gates.
- Highest Performance Possible—devices in each category are optimized in performance according to their requirements. Devices requiring highest speed are designed using low power Schottky TTL and devices requiring medium speed are designed using l<sup>2</sup>L to minimize device power dissipation and maximize logic density.
- Off-the-shelf items—system logic devices are designed to allow general purpose usage. Devices in this series can be used as stand-alone items to enhance performance on a certain system design or to utilize several components within the family to design a minimal cost system with minimum number of components, such as in microprocessor based systems.

## SIGNETICS CAPABILITIES

Signetics is a leader in the development of bipolar LSI logic circuits using both LS and I<sup>2</sup>L technologies. Our capabilities are demonstrated by an 8-bit fixed Instruction Microprocessor that Signetics is presently manufacturing with low power Schottky technology.

This circuit, the 8X300 Interpreter, contains the equivalent of 700 logic gates on a 250X250 mil chip. This capability is being used to develop the System Logic Family and produce the substantial cost reduction offered by LSI without paying a penalty in performance.

Signetics is a forerunner in I<sup>2</sup>L technology. Signetics has been researching I<sup>2</sup>L as a standard product technology for over three years. Presently, Signetics possesses one of the fastest I<sup>2</sup>L processes in the industry. Recognizing the vast potential of I<sup>2</sup>L technology, Signetics is heavily committed to develop this high-speed line of LSI products using this technology. Signetics' I<sup>2</sup>L process is basically the same process as its low power Schottky process that utilizes a thin expitaxial layer for speed improvement. Since this process is a highly reliable standard process in Signetics, the confidence level of producing such LSI circuits is extremely high. In addition to its own development activities, Signetics has access to N.V. Philips' vast development resources for continued development and enhancement of its present capabilities. This massive investment will result in continued improvement in speed/power performance of I<sup>2</sup>L products.

Table 1 shows expected trends in I<sup>2</sup>L speed-/power curves during the next five years. Clearly I<sup>2</sup>L will play a major role in the innovation of faster and possibly more complex System Logic functions in the support of a continued exploitation of LSI circuitry in systems design.

### **ADVANTAGES**

The advantages of using LSI in system design are manyfold. First, note that the cost of an LSI chip is no more than the sum cost of the circuits it replaces, consequently there is a direct saving in manufacturing costs as a result of a net reduction in the number of parts. Moreover an LSI system offers economic advantages over an SSI or MSI approach besides lowering direct manufacturing costs. Some important considerations are:

- Power supply costs are reduced because logic cells internal to the device require less drive capability and consequently consume less power.
- Field repair costs are reduced because reliability is higher with an LSI implementation. This higher reliability is achieved because IC failure rates are largely proportional to number of devices rather than device complexity.
- Another factor to be considered is that the development cost of printed circuit boards will decrease because of smaller number of ICs and that to some extent, this reduction offsets the cost of layout on the LSI devices.
- Applications requiring medium speed performance are often forced to use lower density, high speed semiconductor devices due to lack of availability of medium speed LSI devices. I<sup>2</sup>L has changed this picture significantly. With the capability of controlling the amount of device injection current into an LSI circuit, the device can be controlled to operate at the desired speed and power for that particular application; thus, power consumption is minimized.

USING STANDARD LS PROCESS									
10-20ns at 200µA/Gate	Injection Current								
Shift Register etc.	320 gates/mm <sup>2</sup>								
Random Logic	-150 gates/mm <sup>2</sup>								
Single Inverter	—1.5 mil <sup>2</sup>								
2000 gates at maximum	speed (Random Logic)								
4000 gates at maximum	speed (Regular Arrays)								
3pj @ maximum speed									
0.35pj @ < 1MHz									
	10-20ns at 200µA/Gate Shift Register etc. Random Logic Single Inverter 2000 gates at maximum 4000 gates at maximum 3pj @ maximum speed								

Table 1 SIGNETICS I<sup>2</sup>L CAPABILITY

## SYSTEM LOGIC PRODUCT FAMILY

Signetics' System Logic series of products can be categorized into five major groups according to their function. Grouping is as follows:

- Communications
- Memory


- Microprocessors
- Peripheral I/O
- Miscellaneous

Circuits within each group are interrelated in function, thus insuring compatibility both in electrical characteristics and in technology.

Figure 1 illustrates the type of products in

numbers assigned are either released or under development. Devices with no part numbers assigned are on the product plan. New products will be added to the family tree at regular intervals. A brief description of the System Logic devices is given in the pages that follow.

the System Logic series. Products with part



# signetics

# **CRC GENERATOR/CHECKER**

### **OBJECTIVE SPECIFICATION**

### DESCRIPTION

The CRC Generator/Checker circuit is used to provide an error detection capability for serial digital data handling system. The serial data stream is divided by a selected polynomial and the division remainder is transmitted at the end of the data stream, as a Cyclic Redundancy check character (CRCC). When the data is received, the same calculation is performed. If the received message is error-free, the calculated remainder should satisfy a predetermined pattern. In most cases, the remainder is zero except in the case where Synchronous Data Link Control type protocols are used whereby the correct remainder is checked for 1111000010111000 (x<sup>0</sup> - x<sup>15</sup>).

8 polynomials are provided and can be selected via a 3-bit control bus. Popular polynomials such as CRC-16 and CCITT are implemented. Polynomials can be programmed to start with either all zeros or all ones.

Automatic right justification for polynomials of degree less than 16 is provided.

### FUNCTIONAL DESCRIPTION

The CRC Generator/Checker circuit provides a means of detecting errors in a serial data communications environment. A binary message can be interpreted as a binary polynomial H(x). This polynomial can be divided by a generator polynomial P(x)such that H(x) = P(x) Q(x) + R(x) whereby Q(x) is the quotient and P(x) is the remainder. During transmission, the remainder is appended to the end of the message as check bits. For a given message, a unique remainder is generated. Hardware implementation of division is simply a feedback shift register with Exclusive-OR gating. Subtraction and addition in modulo 2 is implemented by the Exclusive-OR function. The number of shift register stages is equal to the degree of the divisor polynomial.

Table 1 shows the polynomials implemented in the CRC circuit. Each polynomial can be selected via the 3-bit polynomial control inputs  $S_0$ ,  $S_1$  and  $S_2$ . To generate the check bits, the data stream is entered via the Data (D) input, using the high to low transition of the Clock (CP) input. This data is gated with the most significant output (Q) of the register, and controls the exclusive OR gates. The Check Word Enable (CWE) must be held high while the data is being entered. After the last data bit is entered, the CWE is brought low and the check bits are shifted out of the register and appended to the data bits using external gating.

### **FEATURES**

- I<sup>2</sup>L technology
- TTL inputs/outputs
- 10MHz (max) data rate
- Total power dissipation = 175mw (max)
- Vcc = 5.0V
- VJJ = 1.0V
- Separate preset and reset controls
- SDLC specified pattern match
- Automatic right justification

### **TYPICAL APPLICATIONS**

- Floppy and other disc systems
- Digital cassette and cartridge systems
- Data communication systems

## **RECOMMENDED OPERATING CONDITIONS**

			LIMITS		
PARA	METER	MIN	ТҮР	MAX	UNIT
VCC IJJ	Supply voltage Supply current	4.75 40	5.0	5.25 100	V mA

To check an incoming message for errors, both the data and check bits are entered through the D input with the CWE input held high. The 8X01 is not in the data path, but only monitors the message. The Error output becomes valid after the last check bit has been entered into the 8X01 by a high to low transition of CP. If no detectable errors have occurred during the data transmission, the resultant internal register bits are all low and the Error output (ER) is low. If a detectable error has occurred, ER is high. ER remains valid until the next high to low transition of CP or until the device has been preset or reset. PME must be high if ER output is used to reflect all zero result.

For data communications using the Synchronous Data Link Control protocol (SDLC), the 8X01 is first preset to all ones before any accumulation is done. This applies to both transmitter and receiver.


A special pattern of 1111000010111000 ( $x^0 - x^{15}$ ) is used in place of all zeros during receiving for valid message check. PME is incorporated to select this option. If PME is low during the last bit time of the message, ER output is low if result matches this special pattern. When ER is high, error has occurred.

A high level on the Master Reset (MR) input asynchronously clears the register. A low level on the Preset (P) input asynchronously sets the entire register if the control code inputs specify a 16-bit polynomial; in the case of the 12 or 8-bit check polynomials only the most significant 12 or 8 register bits are set and the remaining bits are cleared.

### **PIN DESIGNATIONS**

PIN NO.	FUNCTION
S <sub>0</sub> , S <sub>1</sub> , S <sub>2</sub>	Polynominal Select inputs
D	Data input
CP	Clock (operates on high to low transition) input
CWE	Check Word Enable
P	Preset (active low) input
MR	Master Reset (active high) input
Q	Data output
ER	Error (active high) output
PME	Pattern match enable (active low)

# PIN CONFIGURATION



OAUI

8X01-A,F


# CHC GENERATOR/CHECKER

**OBJECTIVE SPECIFICATION** 

# **TRUTH TABLE**

SE	LECT CO	DE		
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	POLYNOMIAL	REMARKS
L	L	L	$X^{16}+X^{15}+X^{2}+1$	CRC-16
L	L	н	X <sup>16</sup> +X <sup>14</sup> +X+1	CRC-16 REVERSE
L	н	L	$\chi^{16}+\chi^{15}+\chi^{13}+\chi^{7}+\chi^{4}+\chi^{2}+\chi^{1}+1$	
L	н	н	$\chi^{12}_{+\chi}^{11}_{+\chi}^{3}_{+\chi}^{2}_{+\chi}^{11}$	CRC-12
н	L	L	x8+x7+x5+x4+x+1	
н	L	н	X <sup>8</sup> +1	LRC-8
н	н	L	$\chi^{16}+\chi^{12}+\chi^{5}+1$	CRC-CCITT
н	н	н	x <sup>16</sup> +x <sup>11</sup> +x <sup>4</sup> +1	CRC-CCITT REVERSE

# LOGIC DIAGRAM





## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

(Unless Otherwise Noted)


					;	
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
VIH	Input high voltage		2.0			v
VIL	Input low voltage				0.8	V .
VIC	Input clamp diode voltage	$Vcc = MIN, I_{IN} = 18mA$			-1.5	V
∨он	Output high voltage	$Vcc = MIN, IOH = 400\mu A$	2.7		1	V
VOL	Output low voltage	Vcc = MIN, I <sub>OL</sub> = 8mA			0.5	V
Чн	Max. input current	Vcc = MAX			0.1	mA
Чн	Input high current	VCC = MAX, VIN = 2.7V			20	μA
ΠL	Input low current	VCC = MAX, VIN = 0.4V			-0.36	mA
los	Output short circuit current	VCC = MAX, VOUT = 0V	-10		-42	mA
IJJ	Injection current	Vcc = MAX, Inputs open		60	100	mA
1cc	Supply current	Vcc = MAX, inputs open		10	18	mA

# I<sup>2</sup>L INJECTOR CURRENT SOURCE






# **TEST CIRCUIT**



# **INPUT/OUTPUT CIRCUITS**






### **OBJECTIVE SPECIFICATION**

## SWITCHING CHARACTERISTICS $T_A = 25^{\circ}C$ , $I_{JJ} = 60 \text{mA}$

				LIMITS V <sub>CC</sub> =5V			v			
	PARAMETER	TEST C	ONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
twCP(L)	Clock pulse width (low)	Fig. 2		30						ns
t <sub>s</sub> D	Setup time, Data to Clock	Fig. 5			60	75				ns
tsCWE	Setup time, CWE to Clock	Fig. 5		ł	45	65	1		1	ns
tn	Hold time, Data, CWE to Clock	Fig. 5	C <sub>L</sub> = 15pF		0					ns
twP(L)	Preset pulse width (low)	Fig. 3		40						ns
t <sub>w</sub> MR(H)	Master reset pulse width (high)	Fig. 5		40						ns
<sup>t</sup> REC	Recovery time, MR, Preset to Clock	Fig. 3,4			60	90				ns
fmax	Maximum clock frequency propagation delay	_						8	10	MHz
<sup>t</sup> PLH, <sup>t</sup> PHL	Clock, MR, Preset to Data output propagation delay	Fig. 2,3,4	C <sub>L</sub> = 15pf					80	95	ns
<sup>t</sup> PLH, <sup>t</sup> PHL	Clock, MR, Preset to Error Output		C <sub>L</sub> = 15pf					110	125	ns



# signetics

8X01-A,F

8X01

# AM/FM FREQUENCY SYNTHESIZER

8X08-XA,F

8X02

## DESCRIPTION

This LSI integrated circuit performs the digital control functions required for generating AM/FM radio frequency local oscillator signals using digital phase locked loop techniques. By the use of low power Schottky and ECL technologies on the same substrate it is possible to operate at 80MHz input frequencies with an average system power of 1.6mW per gate typical.

### PHASE LOCKED LOOP PRINCIPLES

Digital phase locked loops are comprised of 4 basic building blocks: A fixed reference frequency generator (crystal oscillator and divider), a phase comparator, a voltage controlled oscillator (VCO) and a programmable counter ( $\div$ N).

In cases where very high frequencies must be generated, a fixed prescaler (+M) is employed to divide the local oscillator frequency down to a frequency compatible with the programmable counter. F<sub>out</sub> from the VCO is divided down by the prescaler and programmable counters and compared to the reference frequency by the phase detector. If Fout is not equal to F<sub>ref</sub> in phase and MN

frequency, the phase detector generates a signal which causes the VCO frequency to increase or decrease until  $F_{ref} = \frac{F_{out}}{MN}$ , when MN

this occurs, the local oscillator is essentially as stable as the crystal reference oscillator.

The local oscillator frequency ( $F_{out}$ ) is changed by programming a different number into the programmable counter. The distance between discrete frequencies or the channel spacing is determined by the reference frequency.

### **FEATURES**

- 80MHz input frequency
- ECL prescaler
- LS process
- Single 5V supply
- Power dissipation—600mW (max)
- External components—
  - 1 crystal
  - 2 capacitors

For the AM/FM circuit, up to 200 channels are possible with selectable channel spacing of 10kHz for AM operation and 2000 channels at 100kHz for FM operation.

### AM/FM Frequency Synthesizer Circuit Description

The frequency synthesizer circuit logic diagram is shown below. Following is a description of each of the major blocks.


### **Programmable Counter**

The programmable counter consists of 3 stages of decade counter plus a divide by 1 or 0 counter to divide by numbers up to 1999. BCD programming data is presented to the dividers in parallel form, one digit at a time. Parallel data is strobed into internal latches via strobe signals; one strobe for each digit. A + 5 80MHz ECL prescaler precedes the programmable counter for FM operation. This prescaler plus an external 160MHz ÷ 2 flip-flop provide a ÷ 10 160MHz prescaler (+M) function to scale the programmable counter input frequency down to 16MHz maximum. A logic control circuit bypasses the +M prescaler and the first decade counter for AM operation. By this technique, the channel spacing is programable to 10kHz for AM operation and 100kHz for FM operation.


### vco

An externally provided integrator and voltage controlled oscillator must be provided to perform the complete frequency synthesizer function. The integrator converts the pulses that come from the phase detector into a dc signal that controls the output frequency of the voltage controlled oscillator. It is in the integrator part of the circuit that the critical loop constants are determined. The voltage controlled oscillator is normally a LC tuned oscillator with varactor diode tuning that is controlled by the dc signals from the integrator. In this case, two are required, one for the AM band and one for the FM band. The FM oscillator output must be +5V ECL compatible while the AM oscillator must be TTL compatible.

**PIN CONFIGURATION** 



# PHASE LOCKED LOOP BLOCK DIAGRAM



# AM/FM FREQUENCY SYNTHESIZER

8X08-XA,F


8X08


### **Phase Detector Circuit**


The phase detector is a digital edgedetecting device that provides an output three-state signal that is in a high impedance state when the 2 input signals are equal in phase and/or frequency. The output of the phase detector is a series of pulses that swing from the high impedance state to .3V typical or from the high impedance state to 4.2V typical. If the positive edge of the divider input leads the reference, the pulses will go to 4.2V. If it lags they will go to .3V.

The width of the output pulses is a function of the time between the positive edges (phase) of the 2 signals. An example of the operation of the device is shown where the reference signal is twice the frequency of the divider signal and has a phase lead of 270°. The output pulses are converted to a dc signal by integrating amplifiers causing the output frequency of the voltage controlled oscillator to increase or decrease (increase in this case) until the divider output and the reference output are equal in phase and frequency.

### PHASE DETECTOR CIRCUIT







signetics

118

# **RECOMMENDED OPERATING CONDITIONS**

	PARAMETER		LIMITS		UNIT
		Min	Тур	Мах	UNIT
T <sub>A</sub> V <sub>CC</sub>	Operating free air temperature Supply voltage	-40 4.75	5.0	+85 5.25	°C V
	Max AM local oscillator input operating frequency (Pin 11) Max FM local oscillator input		20		MHz
	operating frequency (Pin 10) Maximum reference frequency		100	80	MHz
	oscillator operating frequency		10		MHz

# ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING CONDITIONS

	PARAMETER	TEST CONDITIONS		UNITS		
			Min	Тур	Max	
V <sub>IH</sub> V <sub>IL</sub>	High level input voltage P, KD, AM/FM inputs AM L.O. input FM L.O. input Low level input voltage		5.25 2 4.1		5.25	V V V
	P, K <sub>D</sub> , AM/FM inputs AM L.O. input FM L.O. input				3.75 0.8 3.3	
VI	Input current at maximum input voltage P, KD, AM/FM inputs AM L.O. input	V <sub>CC</sub> = max, V <sub>I</sub> = 16V V <sub>CC</sub> = max, V <sub>I</sub> = 5.25V			200 40	μΑ μΑ
	(with 5k $\Omega$ pullup to V <sub>CC</sub> ) FM L.O. input	V <sub>CC</sub> = max, V <sub>I</sub> = 5.25V V <sub>CC</sub> = max, V <sub>I</sub> = 5.25V			200 400	μΑ μΑ

# DC ELECTRICAL CHARACTERISTICS

PARAMETER			L	LIMITS			
		TEST CONDITIONS Min		Тур	Max	UNITS	
۱	Low level inputs current					_	
	P, KD, AM/FM inputs AM L.O. input	V <sub>CC</sub> = max, V <sub>1</sub> = 3.75V		l	-40	μΑ	
	(with 5k $\Omega$ pullup to VCC)	V <sub>CC</sub> = max, V <sub>I</sub> = 0.4V	7		-1.6	mA	
	FM L.O. input	V <sub>CC</sub> = max, V <sub>I</sub> = 0.4V			-40	μA	
VOL	Low level output voltage			1			
	System clock output	V <sub>CC</sub> = min, I <sub>OL</sub> = 16mA			0.8	V	
	Lock indicator output	$V_{CC}$ = min, $I_{OL}$ = 16mA			0.8	V	
	Phase detector output	$V_{CC}$ = min, $I_{OL}$ = 40 $\mu$ A			0.5	V	
۷он	High level output voltage						
	Phase detector output	$V_{CC}$ = min, $I_{OH}$ = -40 $\mu$ A	V <sub>CC</sub> -0.5V				
	High level output current						
	System clock output	V <sub>CC</sub> = min, V <sub>OH</sub> = 16V			250	μA	
	Lock indicator output	$V_{CC}$ = min, $V_{OH}$ = 16V			250	μA	
ICC	Supply current	V <sub>CC</sub> = max			130	mA	

8X08-XA,F

8X08

# AM/FM FREQUENCY SYNTHESIZER


8X08-XA,F

8X08

## **Crystal Oscillator Circuit**

In this circuit, the cross-coupled transistor pair form a bistable circuit. The crystal provides positive feedback between the emitters of  $T_{15}$  and  $T_{16}$  which causes the circuit to oscillate at the crystal frequency.

# **CRYSTAL OSCILLATOR CIRCUIT**



# ANALOG

DEVICE	DESCRIPTION	Commercial	Military /883B	Data Bool Page Ref.
	CONSUMER/COMMUNICATION			
	CIRCUITS			
NE/SE540	Power Driver	•		233
NE541	Power Driver	•	4	N//
NE542	Dual Preamp	•		24
NE543	Servo Amplifier	•	Į	24
NE544	Servo Amplifier	•		N/#
NE546	AM Radio	•		24
NE570/571	Analog Compandor	•		N//
NE/SE5596	Balanced Modulator/Demodulator	•		30
μ <b>A758</b>	Stereo Decoder	•		29
ULN2111	FM Detector/Limiter	•		307
ULN2208	FM Gain Block	•		31
ULN2209	FM Gain Block	•		318
TBA120S/u	TV Sound IF			32
TBA1203/0	TV Video IF			324
TCA440	AM Radio		1	N/A
TBA327/395/396	TV PAL Chroma Set			N/A
CA3089	FM IF System			N/A
PA239	Dual Preamp			307
LM381/381A	Dual Preamp Dual Preamp			296
LM381/381A				299
	Dual Preamp			
LM387	Dual Preamp	•		302 305
MC1496-1596	Balanced Modulator/Demodulator			303
	PHASE LOCKED LOOPS			
NE/SE560	Phase Locked Loop	< •		257
NE/SE561	Phase Locked Loop	•	(	262
NE/SE562	Phase Locked Loop	•		267
NE/SE564	Phase Locked Loop	•		N/A
NE/SE565	Phase Locked Loop	•		274
NE/SE566	Function Generator	•		279
NE/SE567	Tone Decoder PLL	•	•	292
	OP AMPS		<u> </u>	
NE/SE531	High Slew Rate Op Amp			42
NE/SE/SA532	Dual Op Amp			47
NE/SE535	High Slew Rate Op Amp			50
NE/SU536	FET Input Op Amp			51
MC1456/1556	High Performance Op Amp		1	85
MC1458/1558	Dual Op Amp			87
μ <b>A709/709C</b>	Op Amp			89
	FET Input Op Amp			91
μ <b>Α740/740C</b>	General Purpose Op Amp			93
μΑ741/741C μΑ747/747C	Dual Op Amp			96
1 · · · · -				
μ <b>A748/748C</b>	General Purpose Op Amp			
LM101/201	High Performance Op Amp	•		50
LM101A/201A/301A	High Performance Op Amp	•		60
LM107/207/307	General Purpose Op Amp			69
LM108/208/308	Precision Op Amp	•	•	72,70
LM108A/208A/308A	Precision Op Amp	•	•	80
LM124/224/324	Quad Op Amp	•		82
SA1458	Dual Op Amp	•		87
SA534	Quad Op Amp	•		103
SA709	Op Amp	•		89
SA741	General Purpose Op Amp	•		93
SA747	Dual Op Amp	•		90
and the second sec	TIMERS			
NE/SE/SA553	Quad Timer	•	1	155
NE/SE/SA554	Quad Timer			155
NE/SE/SA554	Timer			158
	Dual Timer			162
NE/SE/SA556 NE557	Unijunction Oscillator			N/#
				1 IN/ <i>F</i>

,

# ANALOG

DEVICE	DESCRIPTION	Commercial	Military /883B	Data Book Page Ref.
SD200/201 SD202/203 SD300/301 SD303 SD304 SD305 SD306 SD306 SD307 SD308 SD6000	MOSFET-RF (D-MOS) Single Gate UHF Single UHF Dual Gate UHF Dual Gate UHF Dual Gate VHF Dual Gate VHF Mixer Dual Gate UHF Mixer Dual Gate UHF Mixer Dual Gate UHF Amp VHF Mixer/Amp IC	•		204, 206 212 212 212 212 218 221 N/A N/A 228
SD210/211 SD212/213 SD214/215 SD5000/5001 SD5100/5101 SD5200 SD5300	MOSFET-ANALOG/DIGITAL SWITCHES (D-MOS) Switch/Driver Switch Switch Quad Switch Array IC Quad Multiplexer IC Quad Switch Driver IC 8x2 Crosspoint Switch	• • • • • • •		209 209 209 224 224 224 224 N/A
NE/SE501 NE/SE592 μA733/733C	VIDEO AMPLIFIERS Video Amp Video Amp Video Amp	•	•	166 167 172
NE/SE510 NE/SE511 NE/SE515	DIFFERENTIAL AMPLIFIERS Dual Differential Amp Dual Differential Amp Differential Amp	•	:	106 107 109
LM109/209/309 NE/SE550 μA723/723C SA723 7805/06/08/12/15/18/24	VOLTAGE REGULATORS 5V Power Voltage Regulator Precision Voltage Regulator Precision Voltage Regulator Precision Voltage Regulator Three Terminal Positive	•	•	147 112 116
78L02/05/06/12/15	Voltage Regulators Three-Terminal Positive Voltage Regulators	•		122 130
78M05/06/08/12/15/20/24 LM340-05/06/08/12/15/18/24 LM341-05/06/08/12/15/18/24	Three-Terminal Positive Voltage Regulators Voltage Regulators Voltage Regulators	•		139 151 N/A
NE521/522 NE/SE526	COMPARATORS High Speed Dual Differential Comparator/Sense Amp Analog Voltage Comparator	•		177 183
NE/SE527 NE/SE529 μΑ710/710C	Analog Voltage Comparator Analog Voltage Comparator Differential Voltage Comparator	•		184 187 202
μΑ711/711C LM111/211/311 LM119/219/319	Dual Comparator Comparator	•	•	203 190, 192
LM119/219/319 LM139/239/339 LM139A/239A/339A MC3302 SA539	Dual Comparator Quad Comparator Quad Comparator Quad Comparator Quad Comparator	•	•	194, 195 197 198 200 N/A

# CHAPTER 4 APPLICATIONS

signetics

# signetics

### INTRODUCTION

The ability of the semiconductor industry to manufacture complete general purpose processors on single chips represents a significant technological advance which should prove to be of great benefit to digital systems manufacturers. In terms of chip size and density of transistors, the processors are simply extensions of the continually evolving MOS technology. But in terms of function provided, a significant threshold has been crossed.

By allowing designers to convert from hardware logic to programmed logic, the integrated processor provides several important advantages.

- Logic functions may be implemented in memory bits instead of logic gates. The user then has greater access to the advantages of memory circuits. Memories use patterned circuitry and thus provide greater density and therefore greater economy.
- Random logic implementations of complex functions are highly specialized and cannot be used in other applications. They are not often used in large volume. Programmed logic, on the other hand, relies on general purpose processor and memory circuits that are used in

many applications. Thus, economies of volume are available for both the user and the manufacturer.

- Because the functional specialization resides in the user's program rather than the hardware logic, changes, corrections and additions can be much easier to make and can be accomplished in a much shorter time.
- With the programmed logic approach it is often possible to add new features and create new products simply by writing new programs.
- The design cycle of a system using programmed logic can be significantly shorter than a similar system that attempts to use custom random logic. The debugging cycle is also greatly compressed.

A general purpose processor designed to implement programmed logic has many characteristics that allow it to do conventional computer operations as well. Many applications will specialize in programmed logic or in data processing, but some will take advantage of both areas. In a line printer application, for example, a processor can act primarily as a controller handling the housekeeping duties, control sequencing and data interfacing for the printer. It also might buffer the data or do some code conversions, but that is not its primary duty. On the other hand, in a text editing intelligent terminal, the processor is mainly concerned with data manipulation since it handles code translations, display paging, insertions, deletions, line justification, hyphenation, etc.

A point-of-sale type of terminal represents an application that combines both control and data processing activities for the processor. Coordinating the activities of the various devices and displays that make up the terminal is an important part of the job,

as are the calculations that are essential to the operation of the machine.

Because of the diversity of application areas, a single microprocessor type cannot effectively service all applications. Signetics offers a variety of microprocessor families, each of which has specific benefits in the various application areas.

This chapter contains hardware and software application memos for the 8X300, 3000 families. Additional application memos are in preparation. The services of a field applications engineer or the factory microprocessor applications staff are also available.

# A GUIDE TO THE SELECTION OF SUPPORT COMPONENTS FOR THE SERIES 3000 MICROPROCESSOR

# AH1

### INTRODUCTION

The Signetics Series 3000 Bipolar Microprocessor product line consists of the N3001 MCU (Microprogram Control Unit) and the N3002 CPE (Central Processing Element). These two devices, using lowpower Schottky technology, can be readily and efficiently interfaced with all other industry standard components, including the 7400, 74S, 74LS and Signetics 82S and 8T families.

Figure 1 is a generalized functional block diagram of a typical Bipolar Microprocessor based system. This applications memo categorizes various components that can be used to implement each of the major functional blocks shown in Figure 1.

### THE PROCESSING SECTION

The Processing Section of a computer, or "smart" controller, as shown in Figure 2, provides facilities for the transfer of data, logical and arithmetic manipulation of data, and temporary storage of data, address and status information. Cache memories are frequently used to enhance system performance by providing immediately available information and data to the CPU at high speed.


Signetics devices that can be used to implement the Processing Section of the CPU or controller are listed below:


ALU, General Purpose Registers, and Carry-Look-Ahead circuits

DEVICE	DESCRIPTION
N3002	Central Processing Element
74S182	Carry-Look-Ahead Generator

High Speed Bipolar Cache Memories

DEVICE	DESCRIPTION
3101A	RAM (16 words by 4 bits)
82S25	Write-While-Read RAM
	(32 words by 2 bits)
82S25	RAM (16 words by 4 bits)
82S09	RAM (64 words by 9 bits)
82S116/117	RAM (256 words by 1 bit)
74S200/201	RAM (256 words by 1 bit)
74S301	RAM (256 words by 1 bit)
93415A	RAM (1024 words by 1 bit)
93425A	RAM (1024 words by 1 bit)
82S10/11	RAM (1024 words by 1 bit)
1	





# A GUIDE TO THE SELECTION OF SUPPORT COMPONENTS FOR THE SERIES 3000 MICROPROCESSOR

# AH1

## THE CONTROL SECTION

The Control Section logic as shown in Figure 3, handles most, if not all, of the control functions. These functions are typified by operations such as decoding macroinstructions, testing of hardware or program status, initializing memory and I/O operations, manipulating data, and sampling and responding to external and internal interrupts. These control functions are implemented by executing a single microinstruction or a series of microinstructions. Through microprogramming, a structured form of control can be realized.

Macro Instruction Decoding

### DEVICE DESCRIPTION

82S100/101 Field Programmable Logic Array (FPLA)

#### NOTE

In addition to the FPLA, all ROMs and PROMs listed below under Conditional Test and Branch Decoding and Microprogram Memory can also be used.

Conditional Test and Branch Decoding


DEVICE	DESCRIPTION
82S123 82S23 82S229 82S226 82S129 82S126 82S126 82S27	PROM (32 words by 8 bits) PROM (32 words by 8 bits) PROM (256 words by 4 bits) ROM (256 words by 4 bits) PROM (256 words by 4 bits) PROM (256 words by 4 bits) PROM (256 words by 4 bits)

Microprogram Sequencing

DEVICE	DESCRIPTION
N3001	Microprogram Control Unit (512-word addressability)
8X02	Control Store Sequencer (1024-word addressability)

NOTE

In addition, all ROMs and PROMs listed in Conditional Test and Branch Decoding can also be used.



### Microprogram Memory

DEVICE	DESCRIPTION
82S130	PROM (512 words by 4 bits)
82S131	PROM (512 words by 4 bits)
82S114	PROM with output latches
	(256 words by 8 bits)
82S214	ROM with output latches
	(256 words by 8 bits
82S215	ROM with output latches
	(512 words by 8 bits)
82S230/231	ROM (512 words by 4 bits)
8228	ROM (1024 words by 4 bits)
82S115	PROM with output latches
	(512 words by 8 bits)
82S136/137	PROM (1024 words by 4 bits)
82S236/237	ROM (1024 words by 4 bits)
82S280/281	ROM (1024 words by 8 bits)
	PROM (2048 words by 4 bits)
82S284/285	ROM (2048 words by 4 bits)


# A GUIDE TO THE SELECTION OF SUPPORT COMPONENTS FOR THE SERIES 3000 MICROPROCESSOR

## **I/O INTERFACE LOGIC**


The are many different types of bus structures (See Figure 4). To save hardware and the number of signal lines, the use of a bidirectional bus is an excellent solution for handling the data bus problem, while a tristate bus structure is ideal for the address bus. In many instances, when systems of different logic families need to be interfaced with each other, logic level translators are required.

## Bus buffers and drivers

DEVICE	DESCRIPTION
8T26A	Tri-state, inverting quad bus transceiver.
8T28	Tri-state, non-inverting quad bus transceiver.
8T31	Tri-state 8-bit bidirectional I/O port.
8T09	Tri-state quad bus driver (40mA), with individual enable/disable
8T10	Tri-state quad D-type bus (FF) with high drive capability
8T13	Dual-line Driver
8T14	Triple line receiver with hysteresis
8T15	Dual Communications EIA/MIL line driver
8T16	Dual Communication EIA/MIL line receiver with hysteresis.
8T23	Dual-line driver
8T24	Triple-line receiver with hysteresis
8T38	Quad bus transceiver
8T95	Tri-state, non-inverting hex buffer
8T96	Tri-state, non-inverting hex buffer
8T97	Tri-state, inverting hex buffer
8T98	Tri-state, inverting hex buffer
8T100	Quad differential line drivers
8T110	Quad differential line receivers



AH1



### Logic level translators

DEVICE	DESCRIPTION
10124	Quad TTL-to-ECL driver
10125	Quad ECL-to-TTL receiver
8T80	Quad gate TTL to High-
	voltage
8T90	Hex buffer TTL to High- voltage
8T25	MOS-to TTL translator
8T18	High-voltage to TTL

signetics

# A GUIDE TO THE SELECTION OF SUPPORT COMPONENTS FOR THE SERIES 3000 MICROPROCESSOR

### MEMORY INTERFACE AND MAIN MEMORY

When dynamic MOS memory devices are used as main memory, see Figure 5, a memory refresh scheme will be needed. Usually sense amplifiers, address and data buffers, and parity generators and checkers are considered as part of the memory interface logic.

### Sense amplifiers and drivers

DEVICE	DESCRIPTION
7520	Dual core-memory sense amplifiers
7521	Dual core-memory sense amplifiers
7522	Dual core-memory sense amplifiers
7523	Dual core-memory sense amplifiers
7524	Dual core-memory sense amplifiers
7525	Dual core-memory sense amplifiers
3207A-1	Quad TTL-MOS clock drivers
3207A	Quad TTL-MOS clock drivers
8T09	Tri-state quad bus driver
8T380	Tri-state bus receiver, with:
8T25	Tri-state dual sense amplifier/latch

Parity generator and checker

DEVICE	DESCRIPTION
8262 74180	9-bit parity 8-bit parity
1 1 1 1 0 0	o bit parity


### Memory refresh logic


DEVICE	DESCRIPTION		
8281	Binary counter		
8291	Binary counter		
74123	Dual one-shot		
82S33	Quad 2-to-1 multiplexer		
82S34	Quad 2-to-1 multiplexer		

#### MOS Memory

DEVICE	DESCRIPTION	
1103	1K (1024X1) RAM	
1103-1	1K (1024X1) RAM	
2602-1	1K (256X4) RAM, static	
2606	1K (256X4) RAM, static	
2102	1K (1024X1) RAM	
2680	4K (4096X1) RAM	
2660	4K (4096X1) RAM	

### 3000 MICROPROCESSOR SERIES APPLICATION MEMO





# TIMING GENERATION AND MISCELLANEOUS CONTROL

Most timing generation requirements as shown in Figure 6 can be met by using a one-shot (retriggerable monostable multivibrator). If a multiple-phase clocking system is required, additional shift registers may be used.

DEVICE	DESCRIPTION
74123	Dual-monostable multivibrator
9602	Dual-monostable multivibrator
74S194	4-bit bidirectional universal
	shift register
74S195	4-bit parallel-access shift
	registers
74S178	4-bit shift register
74S179	4-bit shift register

# AH1

### INTRODUCTION

The Signetics Series 3000 Schottky Bipolar Microprocessor Chip Set has brought new levels of high performance and flexibility to microprocessor applications not previously possible with MOS technology. Combining the Schottky Bipolar N3001 Microprogram Control Unit (MCU) and the N3002 Central Processing Element (CPE) with industry standard memory and support circuits microinstruction cycle times of 100ns are possible, when using a pipelined architecture.

In the majority of cases, the choice of a bipolar microprocessor slice, as opposed to an MOS device, is based on speed and flexibility of microprogramming. Starting with these characteristics, the design of the Signetics Series 3000 Microprocessor has been optimized to achieve the following objectives:

- Logic replacement capability
- Higher performance in terms of speed
- Industry standard memory and support chips
- Cooler operation
- Lower total system cost

Furthermore, systems built with large-scale integrated circuits are much smaller in size and require less power than equivalent systems using medium and/or small-scale integrated circuits. Therefore, the end product is more cost effective and competitive in the market place.

The two components of the Series 3000 chip set, namely, the N3001 MCU and the N3002 CPE, when combined with industry standard memory and peripheral circuits, allows the design engineer to construct highperformance processors and/or controllers with a minimum amount of-auxiliary logic. Features such as the multiple independent address and data buses, tri-state logic, and separate output enable lines eliminate the need for time-multiplexing of buses and associated hardware.

# DESCRIPTION OF THE N3002 CPE


Each N3002 Central Processing Element (CPE) represents a complete 2-bit slice of

the data processing section of a computer. Several CPEs may be connected in parallel to form a processor of any desired word length.

A block diagram of the N3002 CPE is shown in Figure 1.

Each CPE contains a 2-bit slice of five independent buses. Although these buses may be used in a variety of ways, typical connections are:

BUS	FUNCTION
Input M	Carries data from external memory.
Input I	Carries data from the input/ output device.
Input K	Used for microprogrammed mask or literal (constant) value input.
Output A	Connected to the CPE Memory Address Register as a Memory Address Bus.
Output D	Connected to the CPE accumulator as a data bus.



The microfuntion input bus (F-bus), supplied by the microprogram, controls the internal operation of the CPE, selecting both the operands and the operation to be executed upon them. The arithmetic logic unit (ALU), controlled by the microfunction decoder, is capable of over 40 Boolean and binary operations as outlined in the Function Description section of the N3002 data sheet.

Standard carry propagate and generate outputs (X and Y) are provided in the CPE for use with industry standard devices such

as the Look-Ahead Carry Generator 74S182.

A summary of all possible operations as defined by the  $F_{0-6}$  bus is given below. These operations are classified as Logical, Control, Arithmetic, Move and Shift functions.

MNEMONIC	F GROUP	R GROUP	K BUS	EQUATIONS	FUNCTIONS
INSTRUCTIO	N TYPE: LOO	GICAL OPER	ATIONS	•	
ANR	4	1	ALL 1	$\begin{array}{c} R_n \land AC \to R_n \\ CI \lor (R_n \land AC) \to CO \end{array}$	And AC with register and test result for zero.
ANM	4	н	ALL 1	$ \begin{array}{c} M \land AC \to AT \\ CI \lor (M \land AC) \to CO \end{array} $	And M bus with AC and test result for zero.
ANI	4	111	ALL 1	AT∧I → AT CI∨(AT∧I) → CO	And I bus with AC (ORT) and test result for zero.
TZR	5	I	ALL 1	CI∨R <sub>n</sub> → CO	Test reg for zero.
	5	I	к	$ \begin{array}{c} R_n \rightarrow R_n \\ CI \lor (R_n \land K) \rightarrow CO \\ K \land R_n \rightarrow R_n \end{array} $	Mask reg with K bus.
LTM	5	11	ALL 1	CI∨M → CO M → AT	Load M bus in AT and test for zero.
	5	11	к	$CI \lor (M \land K) \rightarrow CO$ $K \land M \rightarrow AT$	Mask and test result for zero.
TZA	5	111	ALL 1	CI∨AT → CO AT → AT	Test reg for zero.
	5	111	к	$CI \lor (AT \land K) \rightarrow CO$ $K \land AT \rightarrow AT$	Mask and test result for zero.
ORR	6	1	ALL 1	CI∨AC → CO R <sub>n</sub> ∨AC → R <sub>n</sub>	Or AC to reg, and test previous AC value for zero.
ORM	6	Ш	ALL 1	CI∨AC → CO M∨AC → AT	Or M bus to AC and test previous AC value for zero.
ORI	6	111	ALL 1	CI∨I → CO I∨AT → AT	OR I bus to AT and test I bus data for zero.
XNR	7	I	ALL 1	CI∨(R <sub>n</sub> ∧AC) → CO R <sub>n</sub> ⊕AC → R <sub>n</sub>	Exclusive NOR AC with $R_n$ ; force CO to 1 if ( $R_n \wedge AC$ ) is non-zero.
XNM	7	, II	ALL 1	CI ∨ (M∧AC) → CO M ⊕ AC → AT	Exclusive-NOR M bus with AC; force CO to 1 if $(M \land AC)$ is non-zero.
XNI	7	HI	ALL 1	CI ∨ (AT∧ I) → CO I ⊕ AT → AT	Exclusive-NOR I bus with AC or T reg; force CO to 1 if $(AT \land I)$ is non-zero.
INSTRUCTIO	N TYPE: COI	NTROL OPE	RATIONS	I	
DSM	1	I	ALL 1	11 → MAR R <sub>n</sub> - 1+ Cl → R <sub>n</sub>	Set MAR to all one's. Decrement R <sub>n</sub> conditionally.
LDM	1	. <b>II</b>	ALL 1	11 → MAR M – 1+ CI → AT	Set MAR to all one's. Load conditionally decremented M bus in AC or T reg.
CLR	4	I	ALL 0	00 → R <sub>n</sub> CI → CO	Clear reg and force CO to CI.
CLA	4	П	ALL 0	00 → AT CI → CO	Clear AC or T and force CO to Cl.
NOP	6	I	ALL 0	R <sub>n</sub> → R <sub>n</sub> CI → CO	Null operation and force CO to CI.
CSR	2	1	ALL 0	CI – 1 → R <sub>n</sub>	Conditionally clear or set R <sub>n</sub> to all O's or 1's, respectively.
CSA	2	П	ALL 0	CI – 1 → AT	Conditionally clear or set AC or T reg to all 0's or 1's, respectively.

Table 1 N3002 INSTRUCTION SUMMARY



MNEMONIC	F GROUP	R GROUP	K BUS	EQUATION	FUNCTIONS
INSTRUCTIO	N TYPE: ARI	THMETIC O	PERATION	IS	
ILR	0	1	ALL 0	R <sub>n</sub> + Cl → R <sub>n</sub> , AC	Load AC from $R_n$ or to increment $R_n$ and load result in $R_n$ , AC.
ALR	0	1	ALL 1	AC + R <sub>n</sub> + CI → R <sub>n</sub> , AC	Add AC to R <sub>n</sub> or R <sub>n</sub> + 1.
AMA	0	<u>п</u>	ALL 0	M + CI → AT	Load or increment M bus to AC or T reg.
	0	11	ALL 1	M + AC + CI → AT	Add M bus or the incremented M bus to AC (May be used for indexing).
LMI	1	1	ALL 0	R <sub>n</sub> → MAR R <sub>n</sub> + Cl → R <sub>n</sub>	Load MAR with R <sub>n</sub> ; or increment R <sub>n</sub> . Used to update and maintain program counter.
DSM	1	1	ALL 1	11 → MAR R <sub>n</sub> – 1+ Cl → R <sub>n</sub>	Force MAR to all 1's. Conditionally decrement R <sub>n</sub> .
LMM	1	П	ALL 0	M → MAR M+ CI → AT	Load MAR with M bus; add 1 to M bus with result stored in AC or T reg. Used for indirect Addressing.
LDM	1	н	ALL 1	11 → MAR M – 1 + CI → AT	Force MAR to all 1's. Load M bus or decremented M bus to AC or T reg.
CIA	1	111	ALL 0	AT + CI → AT	Add CI to complemented value of AT. Used to obtain 1's or 2's complement of AC or T reg.
DCA	1		ALL 1	AT – 1 + CI → AT	Decrement at by 1 conditionally.
SDR	2	1	ALL 1	AC – 1 + CI → R <sub>n</sub>	Conditionally decrement or transfer AC to R <sub>n</sub> .
SDA	2	II	ALL 1	AC – 1 + CI → AT	Conditionally decrement AC by 1, or transfer AC to AC or T reg.
LDI	2	ш	ALL 1	I – 1 + CI → AT	Conditionally decrement I bus by 1 or transfer I bus to AC or T reg.
INR	3		ALL 0	R <sub>n</sub> + Cl → R <sub>n</sub>	Conditionally increment $R_n$ by 1 or transfer $R_n$ to $R_n$ .
ADR	3	1	ALL 1	AC + R <sub>n</sub> + Cl → R <sub>n</sub>	Add AC to $R_n$ if CI is false. Sum + 1 if CI is true.
INA	3	- 11	ALL 0	AT + CI → AT	Conditionally increment AC or T reg by 1.
AIA	3	- 111	ALL 1	I + AT + CI → AT	Add I bus to Ac or T reg if CI is false; Sum + 1 if CI is true.
INSTRUCTIO	N TYPE: MO	VE OPERAT	IONS	L	· · · · · · · · · · · · · · · · · · ·
LMI	1	I	ALL 0	R <sub>n</sub> → MAR R <sub>n</sub> + Cl → R <sub>n</sub>	Move R <sub>n</sub> to MAR, conditionally increment R <sub>n</sub> . Can be used to maintain program counter.
LMM	1	п	ALL 0	M → MAR M + CI → AT	Move M bus data to MAR; Increment M bus by 1.
SDA	2		ALL 1	AC - 1 + CI → AT	If CI is true, move AC to AC or T reg.
LDI	2		ALL 1	I – 1 + CI → AT	If CI is true, move I bus data to AC or T reg.
ACM	3	1	ALL 0	M + CI → AT	If CI is false, move M bus data to AC or T reg.
LTM	5	н	ALL 1	M → AT CI M → CO	Move M bus to AC or T reg and test for zero.
LMF	6	II	ALL 0	CI → CO M → AT	Move M bus to AC or T reg; force CO to CI.
CMR	7	I	ALL 0	CI → ĊO R̄n → Rn	Complement R <sub>n</sub> ; forCE CO to CI.
LCM	7	11	ALL 0	CI → CO M → AT	Load AC or T reg with complemented M bus; force CO to CI
CMA	7	ш	ALL 0	CI → CO AT → AT	Complement AC or T reg; force CO to CI.

 Table 1
 N3002 INSTRUCTION SUMMARY (Cont'd)

# MP1

MNEMONIC	F GROUP	R GROUP	K BUS	EQUATION	FUNCTIONS
NSTRUCTIO	N TYPE: SHI	FT OPERATI	ONS		
SRA	0	Ш	ALL 0	AT <sub>L</sub> → RO AT <sub>H</sub> → AT <sub>L</sub> LI → AT <sub>H</sub>	Shift or rotate right 1 BIT.
ALR	0	I	ALL 1	AC + R <sub>n</sub> + Cl → R <sub>n</sub> , AC	If (R <sub>n</sub> ) = (AC), the operation is equivalent to shift left by 1 bit.

Table 1 N3002 INSTRUCTION SUMMARY (Cont'd)

### **DESCRIPTION OF THE N3001 MCU**

The Microprogram Control Unit (MCU) controls the sequence in which microinstructions are acessed from the microprogarm (or control program) memory (ROM, PROM, or bipolar RAM in the case of writable control store). Each microinstruction, in turn, controls the overall operation of the CPU and I/O functions. Since the MCU has a 9-bit address bus, it can access up to 512 words of control program. Additional addressing capability can be implemented via the firmware-controlled page register. Other features include:


- Schottky TTL Process
- 45ns cycle time (typical)

- Direct addressing of standard bipolar PROM or ROM
- advanced Organization: The 9-bit microprogram address register and bus are organized to address memory by row and column.
- 4-bit program Latch
- 2 flag registers
- Eleven address control functions:
   3 jump and test latch functions
   16 way jump and test instructions
- Eight flag control functions:
   4 flag input functions
   4 flag output functions

A block diagram of the 3001 MCU is shown in Figure 2.


The MCU uses a two-dimensional addressing scheme in the microprogram memory. This memory, consisting of 32 rows and 16 columns, will accommodate a total of 512 words. The word length is variable, and will depend on the application. The 32-by-16 matrix is shown in Figure 3.

The MCU is controlled directly by the microinstruction via the  $AC_{0-6}$  bus and  $FC_{0-3}$  bus. These two control buses define a group of jump/test functions to formulate the next microinstruction address. Details on these jump/test functions are outlined in the Function Description section of the N3001 data sheet. A brief summary is given below:



MP1

133





MNEMONIC	FUNCTION
JCC	Jump in current column. $AC_0$ through $AC_4$ are used to select 1 of 32 row ad- dresses in the current col- umn, specified by $MA_0$ through $MA_3$ , as the next address. See Figure 4.
JZR	Jump to zero row. $AC_0$ through $AC_3$ are used to select 1 of 16 column ad- dresses in row $_0$ , as the next address. See Figure 5.
JCR	Jump in current row. $AC_0$ through $AC_3$ are used to select 1 of 16 addresses in the current row, specified by $MA_4$ through $MA_8$ , as the next address. See Figure 6.
JCE	Jump in current column- /row group and enable PR- latch outputs. AC <sub>0</sub> through AC <sub>2</sub> are used to select 1 of 8 row addresses in the cur- rent row group, specified by MA <sub>7</sub> and MA <sub>8</sub> as the next row address. The current column is specified by MA <sub>0</sub> through MA <sub>3</sub> . The PR-latch outputs are asynchronous- ly enabled. See Figure 7.






Figure 7


signetics

## **Jump/Test on Flag Functions**

MNEMONIC	FUNCTION
JFL	Jump/test F-latch. $AC_0$ through $AC_3$ are used to select 1 of 16 row addresses in the current row group, specified by $MA_8$ , as the next row address. If the cur- rent column group, speci- fied by $MA_3$ , is col <sub>0</sub> through col <sub>7</sub> , the F-latch is used to select col <sub>2</sub> or col <sub>3</sub> as the next column address. If $MA_3$ specifies column group col <sub>8</sub> through col <sub>15</sub> , the F-latch is used to select col <sub>10</sub> or col <sub>11</sub> as the next column address. See Figure 8.
JCF	Jump/test C-flag. $AC_0$ through $AC_2$ are used to select 1 of 8 row adresses in the current row group, specified by MA <sub>7</sub> and MA <sub>8</sub> , as the next row adress. If the current column group spec- ified by MA <sub>8</sub> is col <sub>0</sub> through col <sub>7</sub> , the C-flag is used to select col <sub>2</sub> or col <sub>3</sub> as the next column address. If MA <sub>3</sub> specifies column group col <sub>8</sub> through col <sub>15</sub> , the C-flag is used to select col <sub>10</sub> or col <sub>11</sub> as the next column address.
JZF	See Figure 9. Jump/test Z-flag. Identical to the JCT function de- scribed above, except that the Z-flag, rather than the C-flag, is used to select the next column address. See Figure 10.







# Flag Output Control Function (C, Z)

MNEMONIC	FC <sub>3</sub>	FC <sub>2</sub>	FUNCTION DESCRIPTION
FFO	0	0	Force FO to O. FO is forced to the value of logical O.
FFC	0	1	Force FO to C. FO is forced to the value of the C-flag.
FFZ	1	0	Force FO to Z. FO is forced to the value of the Z-flag.
FF1	1	1	Force FO to 1. FO is forced to the value of logical 1.

# Flag Input Control Functions (C, Z)

MNEMONIC	FC <sub>1</sub>	FC <sub>0</sub>	FUNCTION DESCRIPTION
SCZ	0	0	Set C-flag and Z-flag to F1. The C-flag and the Z-flag are both set to the value of F1.
STZ	0	1 -	Set Z-flag to F1. The Z-flag is set to the value of F1. The C-flag is unaffected.
STC	1	0	Set C-flag to F1. The C-flag is set to the value of F1. The Z-flag is unaffected.
нсz	1	1	Hold C-flag and Z-flag. The value in the C-flag and Z-flag are unaffected.




## Jump/Test On PX Bus and PR Latch Functions

MNEMONIC	FUNCTION
JPR	Jump/test PR-latch. $AC_0$ through $AC_2$ are used to select 1 or 8 row addresses in the current row group, specified by $MA_7$ and $MA_8$ , as the next row address. The four PR-latch bits are used to select 1 of 16 possi- ble column addresses as the next column address.
JLL	See Figure 11. Jump/test left-most PR- latch bits. $AC_0$ through $AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by $MA_7$ and $MA_8$ , as the next row address. $PR_2$ and $PR_3$ are used to column ad- dresses in col <sub>4</sub> through col <sub>7</sub> as the next column address. See Figure 12.
JRL	Jump/test right-most PR- latch bits. $AC_0$ and $AC_1$ are used to select 1 of 4 high- order row addresses in the current row group, specifi- ed by MA <sub>7</sub> and MA <sub>8</sub> , as the next row address. PR <sub>0</sub> and PR <sub>1</sub> are used to select 1 of 4 possible column addresses in col <sub>12</sub> through col <sub>15</sub> as the next column address. See Figure 13.
JPX	Jump/test PX-bus and load PR-latch. $AC_0$ and $AC_1$ are used to select 1 of 4 row addresses in the current row group, specified by MA <sub>6</sub> through MA <sub>8</sub> , as the next row address. PX <sub>4</sub> through PX <sub>7</sub> are used to select 1 of 16 possible col- umn addresses as the next column addresses. SX <sub>0</sub> through SX <sub>3</sub> data is locked in the PR-latch at the rising edge of the clock. See Fig- ure 14.

# TYPICAL APPLICATIONS FOR THE SIGNETICS SERIES 3000

Because of its high performance and flexibility features, the Signetics Series 3000 is ideally suited for use in the following types of applications:

- Smart peripheral controllers
- Disk, magnetic tape, line printers, etc.Data communications
- Front end communications processors Communication controllers Intelligent terminals
- Business Applications
   Automated accounting computer










Figure 12





### Point of sale systems

Automatic banking systems

- Computer emulation
- General purpose minicomputerScientific/medical lab automation
- Blood analyzing systems
- Plood analyzing systems Patient monitoring systems Instrument data acquisition systems
- Industrial and process control Machine tool control Assembly line flow control
- Batch mixing and weighing control Airborne vehicle applications
- Navigation control Weapon firing control

### SERIES 3000 DESIGN EXAMPLES USING THE CARRY LOOK-AHEAD GENERATOR (74S182)

Example 1: The processing section of a 16bit word CPU (data loop).

The processing section of a computer consists of data manipulation logic, storage devices, counters, and data transfer paths. The CPE was designed to perform the functions of the processing section of a computer.

signetics

To obtain low cost and high performance design, parallel carry look-ahead can be implemented using the multi-source industry standard part, 74S182. For a 16-bit CPU configuration, 8 CPE arrays, one MCU, and a 2 stage carry look-ahead generator can be connected as shown in Figure 15. Note that the three state gate 8T95 is disabled by the detection of a Shift Right operation (SRA); hence, its output to the FI input of the 3001 is placed in a high impedance state. The SRA operation is detected by the 6-input NAND function. The data, address and function buses are not shown in Figure 15, and the following logic state definition is observed:

N3002	K bus	Active Low
	Ibus	Active Low
	M bus	Active Low
	D bus	Active Low
	A bus	Active Low
	LI, RO, CI	Active Low
	Χ, Υ	Active High
N3001	FI, FO	Active Low
74S182	$P_0 - P_3 (X_{0-3})$	Active High
	$G_0 - G_3 (Y_{0-3})$	Active High
	P, G (X, Y)	Active High
	Cn	Acitve Low
	C <sub>n+x</sub> , C <sub>n+y</sub> ,	
	C <sub>n+z</sub>	Active Low

Depending on the availability of spare gates, the same processing section (or data loop) can be implemented as shown in Figure 15. The active state of all data buses and other signals is similar to the example shown in Figure 15. Note that the Shift Right operation again inhibits the Carry via the 74S08 gate. The 74S05 is used due to its open collector type output which can be connected to the Fl input of the N3001. The pull up is 470  $\Omega$  to +5V.

OTHER LOGIC	CARRY LOOK- AHEAD 74S182	TYP- ICAL MAX (ns) (ns)				
	1st Stage	7	10.5			
	2nd Stage	4.5	7			
	—	6	7.5			
	—	18	33			

TOTAL DELAY THROUGH DATA LOOP 35.5 (TYP), 58ns (MAX)

### Table 2 PROPAGATION DELAY ANALYSIS FOR FIGURE 15, EXAMPLE A

The propagation delay through the two stages of 74S182 is analyzed as follows:

OTHERS	LOOK- AHEAD	TYP- ICAL	МАХ
74S08 74S05 74S05 N3002 ⊤ XD	1st stage 2nd stage	7ns 7ns 4.5ns 5ns 5ns 18ns	10.5ns 7.5ns 7.0ns 7.5ns 7.5ns 33.0ns
Total Delay		46.5ns	73.0ns

### Example 2: The control section of a 16-Bit Word CPU (control loop)

The control section of a microprogrammed processor usually performs the following functions:

- Decodes machine instructions
- Controls ALU functions (in N3002)
- Controls data paths
- Updates CPU hardware status
- Initiates I/O or memory operations
  Other miscellaneous control functions

The N3001 MCU, ROM/PROM (Signetics 82S115, 82S114, etc.) and minimum additional logic (such as gates, FF's or the Signetics' FPLA) can be used to implement the


control section of the CPU. A simplified logic diagram of the control section is shown in Figure 16.


For a microprogrammed CPU, one of the most important design efforts is in the definition of the microinstruction (microword). In general, the microinstruction consists of a number of control fields to handle the following functions:

- Initiation of main memory operations
- Initiation of I/O operations
- Instruction decoding
- Manipulation data transfer
- Testing machine status
- Responding to and processing interrupts
- Address sequencing

When all the possible and necessary control functions are defined, then the microword can be structured. The following structure is an attempt to define a 32-bit microword that fulfills the above-mentioned control functions (Figure 17).

When defining the microword, it is essential to compact each field as much as possible without sacrificing efficiency. To illustrate this principle, a format field is supplied which defines multiple usage of the lower order 9 bits, K < 8 > and K < 7:0 > of the microword. The formats are classified as shown in Table 3.





138

The charts illustrated in Figures 18 and 19 further define and usage of the K < 7:0 > field:

(A) When FMT < 1:0 > = 00, the K < 7:0 > field is used to control the Processor status logic.

(B) When FMT < 1:0 > = 01 or 11, the K < 7:0 > field is used to control the I/O—Memory operations.


Note that the K bits in this example are used in four different ways depending on the format of that microinstruction. They are used to initiate I/O operations, memory operations, control of the processor status word, and to provide constants/masks on the K bus. Refer to Figure 20 for a possible hardware implementation of the logic. This part of the definition and the DCDR < 2:0 > field may vary from machine to machine and the user can exert considerable design flexibility and freedom here. On the other hand, the AC < 6:0 >, FC < 3:0 > and F < 6:0 > fields are absolutely necessary to control the MCU and CPE arrays.

The next consideration in designing the control section is how to enhance performance. Three basic approaches can be employed here: (no attempt is made to explore other possibilities).

- 1. Use high performance parts, such as Signetics FPLA (35ns typical), 4K PROM (82S115, with 35ns typical), N3001 MCU (45ns typical).
- 2. Improve architecture by using a pipelined register to latch up the microinstruction. With this arrangement, simultaneous execution (of the current microinstruction) and fetching (of the next microinstruction) can be performed. The Signetics PROMs, 82S114 and 82S115, have output latches built-in, and they can be used as pipelined registers. Note that in this example, the format field FMT < 1:0 > and the AC < 6:0 > field should not be buffered, since the former is used to select the section of the pipeline register to be loaded and the latter is used to select the section gadress register (setting up the next microinstruction address).
- 3. Use a horizontally oriented microword structure. In a horizontal structure, the microword itself consists of a large number of bits (sometimes more than 100), and a fewer total number of microinstructions. The purpose for having such a wide word is the higher degree of parallelism in operation that can be achieved in the same machine cycle.


## **MICROPROGRAM EXAMPLES**


The following examples demonstrate how a macroinstruction may be implemented by executing a sequence of preprogrammed microinstructions. To make the examples more comprehensive, a number of assumptions were made, and they are included in the general description associated with each of the examples.



FORMAT FIELD	FUNCTION OF K < 8 > AND K < 7:0 >
0 0	K < 7:0 > controls PSW logic. K < 8 > masks upper byte of K bus for CPEt130
0 1	K < 7:0 > controls I/O and memory. K < 8 > masks both bytes of K bus for CPE
. 1 0	K < 7:0 > masks lower byte of K bus for CPE K < 8 > masks upper byte of K bus for CPE
1 1	K < 7:0 > controls I/O and memory K < 8 > masks upper byte of K bus for CPE

Table 3 FORMAT FIELDS





### **Macro Instruction**

### Move Word

15 10	97	64	32	10
OP CODE	RS	RD	AMS	AMD

- RS = Source Register (0-7)
- RD = Destination Register (0-7)
- AMS = Address Mode of Source Operand AMD = Address Mode of Destination Operand

Address modes are user definable. But for this example let's consider the following assumptions:

- AMS = Register direct; i.e., the source operand is contained in RS.
- AMD = Memory indirect; i.e., the effective operand address is formed by adding the contents of the designated RD to the base address. The base address is the location following the instruction. (In this case it is the same as the program counter R<sub>7</sub>).

### **OPERATIONS**

(Source) → (Destination)

### STATUS: No change

### DESCRIPTION

Basic microprogram involves the following types of operations:

- 1. Fetch macro instruction, update P.C.
- 2. Decode macro instruction into classes by FPLA.
- 3. Form Destination Address.
- 4. Form Source Operand Address.
- 5. Execution
- 6. Allow for interrupts at the end of execution.

### Load Immediate Byte

15	11 10	87	0
OP CODE	Rn	١N	1M

### **OPERATIONS**

 $(IMM_{7-0}) \rightarrow Right-hand byte of R_n; Left-hand byte of R_n undisturbed.$ 


R<sub>n</sub>: Refers to R<sub>0</sub>-R<sub>7</sub> in N3002; R<sub>7</sub> is also used as a Program counter.

### STATUS: No change

### DESCRIPTION

The microprogram implementation of this macro instruction involves the following types of operations:

- 1. Fetch the macro instruction from Main Memory; Wait for Memory until the instruction arrives at the Instruction register of the CPU.
- 2. Decode instruction by FPLA into classes.
- 3. Formulate operand addressing and execution.



#### MOVE WORD OPERATION

SUMMARY: Fetch instruction; update program counter; AC = JCC; FC = HCZ, FF1; F = LMI; FMT = 1; K < 8 >= 0; K < 7:0 > = Mem Request, Read Mem, Wait for Mem, new instruction.

SUMMARY: Decode; M-Bus → ACCUM; AC = JPX; FC = HCZ, FF0; F = ACM; FMT = 2; K < 8 > = 0; K < 7:0 > = 0.

SUMMARY: Form destination address; PC  $\rightarrow$  ACCUM, PC; AC = JCR; FC = HCZ, FF0; F = ILR; FMT = 2 K < 8 > = 0; K < 7:0 > = 0.

SUMMARY: Form destination address continued; RD + ACCUM  $\overrightarrow{}$  RD, ACCUM; AC = JPR; FC = HCZ, FF0; F = ALR; FMT = 1; K < 8 > = 1; K < 7:0 > = use RA < 1:0 > to select RD.

SUMMARY: Form source address; get source operand Rs  $\overrightarrow{}$  ACCUM; AC = JCR; FC - HCZ, FF0; F = ILR; FMT = 1; K < 8 > = 0; K < 7:0 > = use RA < 1:0 > to select Rs.

SUMMARY: Store operand into memory; Jump to Fetch AC = JZR; FC = HCZ, FFC; F = LMI; FMT = 1; K < 8 > 0; K < 7:0 > = use RA < 1:0 > to select RD; Write Mem, Mem Request, enable interrupts.

Figure 21

# signetics

FETCH

- 4. Store results in destination.
- 5. During the above process, the program counter must be updated and be ready for fetching the next macro instruction.
- 6. Allow for interrupt at the end of instruction execution.

# **APPENDIX A**

The following symbols and their meanings apply to the N3002 instruction summary:

SYMBOL	MEANING
I,K,M	Data on the I, K, and M
CI,LI	buses, respectively Data on the carry input and left input, respectively
CO,RO	Data on the carry output
	and right output, respec- tively
Rn	Contents of register n in-
	cluding T and AC (R-Group I)
AC	Contents of the accumula-
AT	tor Contents of AC or T. as
	specified
MAR	Contents of the memory address register
L,H	As subscripts, designate
	low and high order bit, re-
+	spectively 2's complement addition
-	2's complement subtrac-
^	tion Logical AND
V V	Logical OR
+	Exclusive-NOR
-	Deposit into

## LOAD IMMEDIATE BYTE OPERATION SUMMARY: Fetch Instr.; Update Program Counter; AC = JRC; FC = HCZ, FF1; F = LMI; FMT = 1 (Memory Control Mode); K < 8 > = 0 (both Bytes); K < 7:0 > = Read Memory, New instruction. Mem Req. Wait for Memory. SUMMARY: Decode, M-Bus → AC; AC = JPX: FC = HCZ, FF0; F = ACM; FMT = 2 (Mask Mode); K < 8 > = 0; K < 7:0 > = 0. SUMMARY: Execution; AC (00FF) → AC; Mask out right byte of (IMM) AC = JCC: FC = HCZ, FF1; F = (select F2 and RI); FMT = 2 (Mask Mode); K < 8 > = 0; K < 7:0 > = FF SUMMARY: Execution and store results; Jump to fetch; AC = JZR; FC = HCZ, FF0; F = ORR: FMT = 1 (Mask and I/O Control Mode); K < 8 > 1 (both bytes); K <7:0 > 1 Use ¥ RA<sub>0-1</sub> to access internal Rn Enable interrupts. FETCH Figure 22

# APPENDIX B

The following table summarizes the Jump/ Test instructions and symbology for the N3001.

MNEMONIC	MNEMONIC DESCRIPTION			FUNCTION				NEXT ROW				NEXT COL					
MINEMONIC	DESCRIPTION	AC <sub>6</sub>	5	4	3	2	1	0	MA <sub>8</sub>	7	6	5	4	MA <sub>3</sub>	2	1	0
JĆC	Jump in current column	0	0	d4	d <sub>3</sub>	d <sub>2</sub>	d <sub>1</sub>	do	d <sub>4</sub>	d <sub>3</sub>	d <sub>2</sub>	d₁	d <sub>0</sub>	m <sub>3</sub>	$m_2$	m1	m <sub>0</sub>
JZR	Jump to zero row	0	1	0	$d_3$	$d_2$	d	do	0	0	0	0	0	d <sub>3</sub>	$d_2$	d <sub>1</sub>	do
JCR	Jump in current row	0	1	1	d <sub>3</sub>	$d_2$	d1	do	m <sub>8</sub>	m <sub>7</sub>	m <sub>6</sub>	$m_5$	m4	d <sub>3</sub>	$d_2$	$d_1$	do
JCE	Jump in column/enable	1	1	1	0	$d_2$	d1	do	m <sub>8</sub>	m <sub>7</sub>	d <sub>2</sub>	d1	do	m <sub>3</sub>	$m_2$	$\dot{m}_1$	m <sub>0</sub>
JFL	Jump/test F-latch	1	0	0	$d_3$	$d_2$	d1	do	m <sub>8</sub>	$d_3$	d2	d1	$d_0$	m <sub>3</sub>	0	1	f
JCF	Jump/test C-flag	1	0	1	Ó	d <sub>2</sub>	d1	do	m <sub>8</sub>	m <sub>7</sub>	d <sub>2</sub>	d1	do	m <sub>3</sub>	0	1	С
JZF	Jump/test Z-flag	1	0	1	1	d2	d <sub>1</sub>	do	m <sub>8</sub>	m <sub>7</sub>	d <sub>2</sub>	d1	do	m <sub>3</sub>	0	1	z
JPR	Jump/test PR-latch	1	1	Ó	0	d <sub>2</sub>	d1	do	m <sub>8</sub>	m <sub>7</sub>	d <sub>2</sub>	d1	do	p <sub>3</sub>	p <sub>2</sub>	$p_1$	p <sub>0</sub>
JLL	Jump/test left PR bits	1	1	0	1	$d_2$	d1	do	m <sub>8</sub>	m <sub>7</sub>	$d_2$	d1	$d_0$	0	1	$p_3$	p <sub>2</sub>
JRL	Jump/test right PR bits	1	1	1	1	1	d <sub>1</sub>	$d_0$	m <sub>8</sub>	m <sub>7</sub>	1	d1	$d_0$	1	1	$p_1$	p <sub>0</sub>
JPX	Jump/test PX-bus	1	1	1	1	0	d1	d <sub>0</sub>	m <sub>8</sub>	m <sub>7</sub>	$m_6$	d <sub>1</sub>	$d_0$	<b>X</b> 7	<b>x</b> <sub>6</sub>	$\mathbf{x}_5$	X <sub>4</sub>

NOTE

dn = Data on address control line n

= m'n Data in microprogram address register bit n

z Data in PR-latch bit n pn =

Data on PX-bus line n (active LOW) ×n

= Contents of F-latch, C-flag, or Z-flag, respectively f,c,z

## INTRODUCTION

The basic structure of a high performance Central Processing Unit (CPU) or a "Smart" controller can be typically classified into two distinct but interactively related functional sections. One section is generally referred to as the Processing Section and the other the Control Section.

With the state of the art in bipolar Schottky technology, high-performance microprocessors are designed to perform functions of the Processing Section. Due to the limitation on pin numbers and chip size, the overall Processing Section is partitioned into several functionally equivalent slices. In today's bipolar microprocessor market, 2-bit and 4-bit slice architecture predominates. Each architecture type has its uniqueness but, in general, a slice contains a group of general-purpose registers, an accumulator, special-purpose register(s), ALU and related status flags. All of these elements constitute the Processing Section of a CPU.

The Control Section of the CPU is more complex in design. Typically this section includes the macro-instruction decode logic, test-branch decode, microprogram sequencing logic and the control store where the microprogram resides. Aside from the microprogram, the remaining portion of the Control Section (macro instruction decode, test-branch decode and sequencing), does not lend itself to efficient partitioning into vertical slices. This is due to the random nature of the logic usually found in the Control Section. However, horizontal functional grouping is possible. For example, the macro-instruction decode and testbranch decode logic can now be replaced by the Signetics FPLA (Field Programmable Logic Array); the random logic traditionally needed to implement the microprogram sequencing can now be replaced by the Signetics Control Store Sequencer; and, of course, the microprogram can be stored in a high-density PROM or ROM such as the 82S115.

# **GENERAL DESCRIPTION**

The Signetics Control Store Sequencer is a low-power Schottky LSI, designed for use in high-performance, microprogrammed systems. The basic function of this device is to set up the microprogram address from which the microinstruction is fetched. All microinstructions are assumed to reside in the Control Store (ROMs, PROMs, or RAMs, in the case of Writable Control Store).

The fundamental philosophy behind the design of the sequencer evolved around three points.

- 1. To design an LSI that can handle most of the essential sequencing functions normally required for efficient microprogramming.
- 2. To design an LSI that is easy to use.
- To design an LSI in a 28-pin DIP and yet maintain a high addressability of 1024 words.

Additional address requirement can be easily met by providing external page registers, which can be either entirely or partially controlled via the microprogram.

### FUNCTIONAL DESCRIPTION

The Control Sequencer architecture is shown in Figure 1. The address register is a 10-bit D-type flip-flop which holds the current address. The register changes state when the Clock is in a low-to-high transition (edge-triggered). The address register can be loaded with different address sources under control of the 3 address control lines  $(AC_{2-0})$  and 1 test input line. These sources are:

- All 0s for reset
- Current address + 1 for simple increment
- Current address + 2 for skip
- 10-bit branch address from outside
- Stack register file output

There is a 4-level Stack Register File and a 2bit Stack Pointer, both of which respond automatically to operations requiring a Push (Write to Stack Register File) or Pop (Read Stack Register File).

The file is organized as a 4 word by 10-bit matrix and operates as a LIFO. The Stack Pointer operates as an up/down counter.

A cross section of the activities that take place within various logic elements is shown in Table 1. The  $AC_{2-0}$  and the Test Input are the variables in the chart. This chart may be used to gain a better understanding of the device so that its capability can be fully utilized.

Following is a detailed description of all the possible functions performed by the Control Store Sequencer. Note that the mnemonics are in parenthesis, and the logic state is defined as True = 5V and False = 0V.

### $AC_{2-0} = 000$ Test and Skip (TSK)

Perform test on Test Input line.

If test is False:

Next address = current address + 1. Stack Pointer unchanged.

### If test is True:


Next address = current address + 2, i.e., skip next microinstructions. Stack Pointer unchanged.

This function is used to facilitate transfer of control based on the result of a test on the Test Input line.

### $AC_{2-0} = 001$ Increment (INC)

Next address = current address + 1.

This function is used to serially sequence the address register by 1. This simple function eliminates the need for providing 10 external address lines to do a Branch to next address.



Signetics

MNEMONIC	DESCRIPTION	FUNCTION AC <sub>2 10</sub>	TEST	NEXT ADDRESS	STACK	STACK POINTER
TSK	Test and skip	000	False True	Current + 1 Current + 2	N.C. N.C.	N.C. N.C.
INC	Increment	001	x	Current + 1	N.C.	N.C.
BLT	Branch to loop if test input true	010	False True	Current + 1 Stack Register File	X Pop (Read)	Decrement Decrement
POP	Pop stack	011	x	Stack Register File	Pop (Read)	Decrement
BSR	Branch to subroutine if test input true	100	False True	Current + 1 Branch Address	N.C. Push (Current + 1)	N.C. Increment
PLP	Push for looping	101	x	Current + 1	Push (Current Address)	Increment
BRT	Branch if test input true	110	False True	Current + 1 Branch Address	N.C. N.C.	N.C. N.C.
RST	Set microprogram ad- dress output to zero	111	X	All O's	N.C.	N.C.

X = Don't care

N.C. = No change

### Table 1 NEXT ADDRESS CONTROL FUNCTION

# $AC_{2-0} = 010$ Branch to Loop if Test Condition True (BLT)

Perform test on Test Input line.

If test is True:

Next address = address from register file (POP). Stack Pointer decremented by 1.

#### If test is False:

Next address = current address + 1. Stack Pointer decremented by 1.

This function is used as the last microinstruction of a loop (assuming that the beginning microinstruction is a Push for Looping  $AC_{2-0} = 101$ ). By means of this function, the loop is re-executed or exited depending on the result of the test on the Test Input line. If the test is True, the loop will be re-executed by using the address supplied by the Stack Register File. If the test is False, the control exits the loop by moving to the next address. In either case, the Stack Pointer is kept current automatically.

## AC<sub>2-0</sub> = 011 Branch to Subroutine if Test Input True (BSR)

If test is True:

Next address = branch address ( $B_{9-0}$ ). Push current address + 1  $\rightarrow$  Stack Register File. Stack Pointer incremented by 1.

If test is False:

Next address = current address + 1. No push on stack. Stack Pointer unchanged.

This function facilitates the transfer of control based on the result of the test on the Test Input line. If the test is False, no branch will take place and the next instruction will be executed. If the test is True, the address register is loaded with  $B_{9-0}$  (Branch Address) lines and, at the meantime, the current address + 1 is written or pushed into the Stack Register File. The latter condition allows branching to a micro-subroutine whose beginning address is supplied by  $B_{9-0}$  and, at the meantime, the return address is saved in the Stack Register File.

## AC<sub>2-0</sub> = 101 Push for Looping (PLP)

Next address = current address + 1. Stack Pointer incremented by 1. Push (current address)  $\rightarrow$  Stack Register File.

This function is generally used as the first microinstruction of a program loop. The current address is saved in the Stack Register File. This function works hand in hand with the BLT function.

## AC<sub>2-0</sub> = 110 Branch if Test Condition True (BRT)

If test is True: Next address = branch address  $(B_{9-0})$ .

If test is False:

Next address = current address + 1.

This function is used to facilitate transfer of control based on the result of the test on the

Test Input line. If the test is True, the next address is supplied by the  $B_{9-0}$  lines. If the test is False, the control proceeds to the next address.

## $AC_{2-0} = 111$ Reset to 0 (RST)

Next address = 0, for reset.

This function is used to reset the address to all 0's. The state of the  $B_{9-0}$  lines has no bearing on the next address setup.

The following additional functions can be performed by the Sequencer, although they are not related to the state of the AC<sub>2-0</sub> and Test Input:

- The device will power up to a known state, which is all 0's. This feature can be used to initiate the "power on reset" subroutine.
- 2. When the external clock is inhibited, all internal register contents are undisturbed. This is a means of retaining the current address (and therefore executing the current microinstruction) for timing delay purposes, where the unit time is equal to the microinstruction cycle time. The clock inhibit signal can be supplied directly by the micro-code or it could be the status condition of certain control logic.
- 3. The three state output buffers can be disabled (placed in a high-impedance state) when an external address source is used to access the microprogram. This external address can be a microp-interrupt vector, which directly accesses the starting microinstruction of the interrupt handling subroutine. If Address 0 is to be reserved for initialization, then the microinterrupt vector can be asserted on any address lines other than A<sub>0</sub>, such as A<sub>1</sub>A<sub>2</sub>A<sub>3</sub> for 8 levels of interrupts.



#### HOW TO DESIGN WITH THE 8X02

The 8X02 is totally compatible with all bipolar TTL logic elements. A typical hardware setup is shown in Figure 2. This example generally represents the control loop of a 16-bit CPU. The various major block functions partitioned by the dotted line boxes can be described as follows:

- 1. One FPLA is used to decode the macroinstruction.
- 2. One FPLA is used to decode the hardware and program status condition.
- 3. A multiplexer is used to channel one of eight conditions to the Test Input of the 8X02. The multiplexer select control is directly supplied by the microcode. These conditions may vary from system to system. The multiplexer approach is a simple way to accommodate the multitude of conditions that need to be tested. Note that to force a 1 and 0 can be accomplished by tying the inputs to 5V and 0V respectively.
- 4. The 8X02 is used to sequence the microprogram.
- The eight 82S115 PROMs are used to implement a 1K-word by 32-bit microprogram. Additional PROMs may be added as required. The address output signals (Ag-Ao) of the 8X02 can drive up to 8mA.

To control the 8X02 as it is configured in Figure 2, the firmware basically has to provide fields for:

AC<sub>2-0</sub>: 3 bits for address control


ACK INH: 1 bit for clock inhibit


S<sub>2-0</sub>: 3 bits for multiplexer select. In a simpler design, a 1-bit field connected directly to the Test Input pin of 8X02 may satisfy the design requirement.

#### MICROPROGRAMMING CONSIDERATIONS

During the design phase of the firmware (or microprogram), the firmware engineer may find it necessary to allocate certain addresses in the microprogram to handle specific functions which are hardware dependent. For example:

- 1. One address each may be assigned as the entry point for subroutine handling, depending on the way that the interrupt vector is connected to the address bus  $(A_{9-0})$ .
- 2. Address 0 may be assigned to handle system initialization functions.
- A convenient number of addresses may be allocated to take care of memory fetch functions as well as sampling (enabling) interrupts.





INC

 $(\mathbf{Y})$ 

1. N-WAY BRANCH within the same 1024


 When the Test condition is True, the branch will be taken. The branch address is supplied via B<sub>9-0</sub>. In the example it is (Y).
 When the Test condition is False, the control will proceed to the next instruction at

Figure 4

(X+2) INC

word page is possible.

address (X + 2).




SUBROUTINE NESTING

In this subroutine the beginning address (Y) must be presented to  $B_{9-0}$  inputs during the BSR instruction. If the Branch is taken, the return address (X + 2) will be saved in the Stack Register File. When the subroutine is done, issue a POP instruction to return the main program to address (X + 2).

#### NOTE

Addresses are shown in parenthesis and instructions are shown inside the blocks.

Figure 5




- The first instruction of the loop must be a PLP. During the execution of a PLP, the sequencer pushes the current address (X) into the Stack Register File.
- 2. The last instruction of the loop must be a BLT instruction. When the BLT is executed, the sequencer checks the "Test Input" which is normally connected to a loop count overflow signal. If the loop counter does not overflow, the loop will be reexecuted. If the loop counter does overflow, the next instruction will be automatically accessed and executed.

Figure 6

MP2

# HOW TO DESIGN WITH THE CONTROL STORE SEQUENCER 8X02



## 8X300 INPUT/OUTPUT DESIGN

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO

#### DESCRIPTION

Typical interfaces to the 8X300 employ the 8T32/33 or 8T35/36 bidirectional I/O ports. These devices provide a single connnection between the 8X300 and the user status control and data lines. Each interface is denoted as an Interface Vector and is field programmed to a specific address.

# ADDRESSING DATA ON THE INTERFACE VECTOR

The Interface Vector is comprised of general purpose 8-bit I/O registers called Interface Vector (IV) Bytes. The IV registers serve to select IV bytes. In order for an instruction to access (read or write) an IV byte, the address of that byte must be output to the IVL or IVR registers.

Thus, two instructions are required to operate on an Interface Vector byte:

### XMIT ADDRESS, IVL MACHINE INSTRUCTION

Each of the two IV registers (IVL and IVR) may be set to select an IV byte, therefore two I/O ports may be active at one time—one on the Right Bank (IVR) and one on the Left Bank (IVL). Data may be input and output in one instruction following the selection of IV bytes:

XMIT	ADDRESS1, IVL
XMIT	ADDRESS2,IVR
ADD	LB, RB

Once the IV byte is selected (addressed) it will remain selected until another address is output to the same IV register. Since an IV register (IVL, IVR) can be used only as a destination field of an instruction, any instruction sending data to IVL or IVR can be used to select an IV byte.


From the user's standpoint, however, all IV byte outputs can be read by an external


device regardless of whether they are selected or not.

The address range of IVL and IVR is 0-255<sub>10</sub>.


### ELECTRICAL CHARACTERISTICS OF THE INTERFACE VECTOR

Each IV byte consists of 8 storage latches which hold data transferred between the Interpreter and the User System, 8 tri-state input/output lines and 2 input/output control lines, called Byte Input Control (BIC) and Byte Output Control (BOC) as shown in Figure 1. The control lines functions are summarized in Table 1. Table 2 contains a summary of the electrical characteristics of the IV byte.





AH3



Working storage consisting of RAM may be connected to either or both left and right I/O banks. An example of such an arrangement is shown in Figure 4. Paging may be added to the memory to extend the addressability.

CONTRO	DL LINES	FUNCTION
BOC (low true)	BIC (low true)	
н	н	8 I/O lines in high impedance state—disable
Ľ.	н	8 I/O lines in output mode—8 bit storage latch data available in the output lines.
X	Ĺ	8 I/O lines in input mode—data can be read by Interpreter

Table 1 FUNCTIONS OF THE BIC AND BOC LINES

PARAMETER		PARAMETER TEST CONDITIONS				UNIT
			Min	Тур	Max	•
ViH	High level input voltage		2		5.5	V
VIL	Low level input voltage		-1		0.8	V
VIC	Input clamp voltage	l <sub>II</sub> = -5mA			-1	V
VOH	High level output voltage	IOH = 1mA	2.4			V
VOL	Low level output voltage	I <sub>OL</sub> = -16mA			0.5	V
Iн	High level input current <sup>1</sup>	$V_{1H} = 5.5V$			100	uA
1 <sub>IL</sub>	Low level input current <sup>1</sup>	$V_{1L} = 0.50V$			-800	uA
los	Output short circuit current	$V_{OL} = 0V$	-20		-200	mA
CIN	Data input capacitance	V IL = OV			12	pF


NOTE

1. Input current is always present regardless of the state of BIC and BOC.

Signetics

## 8X300 INPUT/OUTPUT DESIGN

### 8X300 MICROPROCESSOR APPLICATIONS MEMO



148

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO

# **FLOPPY DISC INTERFACE**

#### DESCRIPTION

The 8X300 controls a floppy disc drive with a minimal amount of additional circuitry. In this example, byte assembly and disassembly are performed by the program ("bit banging") to reduce interface circuitry. Addition of such circuitry would increase hardware costs and decrease significantly peak processor utilization.

Data is transferred to and from the floppy disc via I/O driver routines. These I/O driver routines provide a standard software interface to a floppy disc and require 180 words of program storage. When not transferring data to and from the disc, the 8X300 is available to service other devices such as keyboards, displays or data communication lines. Figure 1 illustrates the system.

#### **DESIGN APPROACH**

Data bytes are assembled or disassembled by sensing a clock, inputing data bit or generating clock, and outputing a data bit. Preamble patterns, track address, and other disc format requirements are implemented by programming. Disc drive head must be stepped to the desired track before data transfer is initiated. Disc drive status is monitored to determine any error conditions. A four step procedure is followed to implement the design:

- Analyze interface. Analyze floppy disc relative to: Number of control/data lines, timing and data rates associated with each control/data line, and electrical characteristics of each control/data line. Determine any supplemental circuits needed for electrical compatibility (see Table 1).
- Perform functional analysis. The functions to be programmed and any which require supplemental logic are determined. In this case, supplemental logic is utilized to process the 250ns pulses associated with DATA, CLOCK and WR DATA. Optional logic for byte assembly and disassembly also are shown. The programmed functions are:
  - a. Byte assembly/disassembly
  - b. Generate preamble, track address, timing and sector synchronization
  - c. Sense clock and disc status
  - d. Step head to desired track
- 3. Define the program to process input and to generate output (see Figure 2).
- 4. Determine 8X300 configuration (see Table 2).




Figure 1

### signetics

149

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO


SIGNAL NAME	DATA RATE-1	SIGNAL DURATION	ELECTRICAL CHARACTERISTICS	# IV BITS	INTERFACE REQUIRED	FUNCTION
STEP IN	20ms	.01-10ms	TTL with pullup	1		Step head 1 track in
STEP OUT	20ms	.01-10ms	TTL with pullup	1		Step head 1 track out
LOAD HEAD	Level		TTL with pullup	1		Load head
UNȘAFE RESET	Level		TTL with pullup	1		Clears unsafe condition
WR ENB	Level		TTL with pullup	1		Enables write operation
WR DATA	2µs	.25µs	50mA current	1	2R,T	Data/clock to disc
SECTOR	5ms	1ms	OC output	1	R	Sector indicated
INDEX	160ms	1ms	OC output	1	R	Begin of track indicator
TRK00	Level		OC output	1	R	Head on track 00
UNSAFE	Level		OC output	1	R	Unsafe condition indicator
WR PROTECT	Level		OC output	1	R	Write protected disc
DATA	4μs	.25µs	OC output	1	R,2FF	Data from disc
CLOCK	4μs	25µs	OC output	1	R,FF	Clock from disc

Table 1 INTERFACE ANALYSIS

R = Resistor T = Transistor

FF = Flip-Flop

FF - Filp-Flop



Through put: (a) Peak data rate: 250K bits/sec. (b) Peak processor utilization: 97.5%, including byte assembly/disassembly. (c) Peak processor utilization: 12.2%, with external byte assembly/disassembly.

Figure 2

ROM/PROM FOR		WORKING STORAGE FOR	IV BYTES FOR
PROGRAM STORAGE		DATA BUFFERS	INPUT/OUTPUT INTERFACE
Input Driver Output Driver Head Step Driver Total	74 words 30 words	256 Bytes	6 IV bits for output 7 IV bits for input Total: 2 IV bytes

Table 2 8X300 CONFIGURATION

AH4

8X300 MICROPROCESSOR APPLICATIONS MEMO

# **TELETYPE MULTIPLEXER**

#### DESCRIPTION


The 8X300 is easily interfaced to a teletype or similar asynchronous device. Processor utilization is less than .1%, even when used in a character assembly mode.

A single 8X300 can be used as a multiplexer for many low speed asynchronous devices. For example, the 8X300 can be used as a front end multiplexer for a large computer system. Figure 3 illustrates the system.

#### **DESIGN APPROACH**

A basic teletype I/O driver routine receives, transmits and echoes a character. Character assembly/disassembly is implemented by sensing start bit, sampling data bit and generating output bit timing. A four-step procedure is followed to implement the design:

- Analyze interface. Analyze teletype relative to: Number of control/data lines, timing and data rates associated with each control/data line, electrical characteristics of each control/data line, and determine any supplemental circuits needed for electrical compatibility (see Table 3).
- Perform functional analysis. The functions to be programmed and any which require supplemental logic are determined. In this case, no supplemental logic is required. The programmed functions are:
  - a. Character assembly/disassembly
  - b. Sense start bit
  - c. Generate bit timing and simultaneous character echo
- 3. Define the program to process input and to generate output (see Figure 4).
- 4. Determine 8X300 configuration (see Table 4).



SIG- NAL NAME	DATA RATE	SIGNAL DURA- TION	ELECTRICAL CHARACTER- ISTICS		INTER- FACE RE- QUIRED	FUNCTION
TTY OUT	9.09ms	9.09ms	20mA current	1	3R,T	Data to TTY printer
TTY IN	9.09ms	9.09ms	20mA current		4R,T,C	Data from TTY keyboard

R = Resistor

T = Transistor C = Capacitor

#### Table 3 INTERFACE ANALYSIS

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO




Figure 4

ROM/PROM FOR	WORKING STORAGE FOR	IV BYTES FOR
PROGRAM STORAGE	DATA BUFFERS	INPUT/OUTPUT INTERFACE
Teletype driver49 wordsDelay routine10 wordsTotal59 words	2 bytes per Teletype	1 IV bit, for output, per Teletype 1 IV bit for input, per Teletype Total: 2 IV bytes per 8 Teletypes

Table 4 8X300 CONFIGURATION

AH4

8X300 MICROPROCESSOR APPLICATIONS MEMO

# DATA CONCENTRATOR


#### DESCRIPTION

The 8X300 multiplexes multiple low speed terminals. It buffers the data in its working storage for efficient transmission over common carrier or other data link facilities. Single inquiry/response terminals are interfaced to a single half-duplex synchronous line via a Universal Asynchronous Receive-/Transmit (UART) interface. This eliminates cabling to each terminal. The 8X300 transfers inquiry and response messages between terminals and a remote computer data base via a data communications line. Various communication data rates are accommodated by simple program modification. Figure 5 illustrates the system.

#### **DESIGN APPROACH**

The 8X300 polls each terminal requesting an input character or signaling an output character. Each character is transferred over a high speed (9600 baud) synchronous line whose data rate determines the scan time of the 8X300 multiplexing program. The multiplexer program formats polling messages, maintains status, generates and checks the Longitudinal Redundancy Character, performs character recognition, and buffers characters. Additional driver programs are required to communicate with the full duplex data communications line to/ from a remote computer data base. A four step procedure is followed to implement the design:

- Analyze interface. Analyze UART relative to: Number of control/data lines, timing and data rates associated with each control/data line, electrical characteristics of each control/data line and determine any supplemental circuits needed for electrical compatibility (see Table 5).
- Perform functional analysis. The functions to be programmed and any which require supplemental logic are determined. In this case, no supplemental logic is required. The programmed functions are:
  - a. Maintain current line status
  - b. Generate synchronization pattern, poll command, sense character synch
  - c. Resynchronize with clock and monitor modem and UART status
- 3. Define the program to process input and to generate output (see Figure 6).
- 4. Determine the 8X300 configuration (see Table 6).



#### 8X300 MICROPROCESSOR APPLICATIONS MEMO

SIGNAL NAME	DATA RATE	SIGNAL DURATION	ELECTRICAL CHARACTERISTICS	# IV BITS	INTERFACE REQUIRED	FUNCTION
TR1-8	1.041ms	1.2-10µs	TTL	8	-	Output data
THRL	1.041ms	1.2-10µs	TTL	1	-	Load output data
MR	level		TTL	1	-	Master reset
DRR	level	1	TTL	1	-	Data received reset
SFD	level		TTL	1	-	Status flag disable
RRD	level		TTL	1	-	Receiver Register disable
RR1-8	1.041ms	1.041ms	TTL	8	-	Received data
PE	level		TTL	1	-	Parity error
FE	level		TTL	1	-	Frame error
OE	level		TTL	1	-	Over run error
DR	level		TTL	1	-	Data received flag
THRE	level		TTL	1	-	XMTR holding reg. empty
TRE	level		TTL	1	-	Transmitter register empty
CLOCK	1.041ms	1.041ms	TTL	1	-	Data rate clock

Table 5 INTERFACE ANALYSIS




Figure 6

ROM/PROM FOR	WORKING STORAGE FOR	IV BYTES FOR
PROGRAM STORAGE	DATA BUFFERS	INPUT/OUTPUT INTERFACE
Multiplexer driver       156 words         Character processing       100 words         Total       256 words	32 bytes	13 IV bits for output per UART 15 IV bits for input per UART Total: 4 IV bytes per UART

Table 6 8X300 CONFIGURATION

## AH4

8X300 MICROPROCESSOR APPLICATIONS MEMO

# **REMOTE ALPHANUMERIC TERMINAL CONTROLLER**


#### DESCRIPTION

The 8X300 interfaces to simple keyboard/ display devices with a minimal amount of interface circuitry. The display may be buffered or the 8X300 system can supply buffering and refresh. In this example, the personality of the keyboard/display terminal is programmed into program storage to implement various editing and format functions. A single 8X300 can be used to control a local cluster of alphanumeric terminals since the processor utilization for a single terminal is very low. Messages to and from each terminal are transferred to a remote computer (interface not shown). Figure 7 illustrates the system.

### **DESIGN APPROACH**

A terminal driver routing inputs and buffers messages in working storage. The driver also performs character and line deletion functions and implements a flicker free display of the message. A special set of control characters are used to terminate a message and forward the message. A four step procedure is followed to implement the design:


- Analyze interface. Analyze keyboard and display relative to: Number of control and data lines, timing and data rates associated with each control/data line, electrical characteristics of each control/data line and determine supplemental circuits needed for electrical compatibility. Here the interfaces are completely compatible electrically (see Table 7).
- Perform function analysis. The functions to be programmed and any which require supplemental logic are determined. In this case, no supplemental logic is required. The programmed functions are:
  - a. Store a message input from keyboard
  - b. Update display to produce flicker free output
  - c. Implement character delete, line delete editing functions
  - d. Recognize end of message control character.
- 3. Define the program to process input and to generate output (see Figure 8).
- 4. Determine the 8X300 configuration (see Table 8).



### 8X300 MICROPROCESSOR APPLICATIONS MEMO

SIGNAL NAME	DATA RATE	SIGNAL DURATION	ELECTRICAL CHARACTERISTICS	# IV BITS	INTERFACE REQUIRED	FUNCTION
STROBE	level	4msec (min)	TTL	1	-	Input Character ready
KBDATA	level	4msec (min)	TTL	7	-	Keyboard input character
ASCII	level	1 10 0	TTL	6	-	Select character
ROW	level	16.6msec (max)	TTL	3	-	Select row of digit
DIGIT SEL	level	∫ 200ns (min)	TTL	32	-	Select digit for display

Table 7 INTERFACE ANALYSIS



ROM/PROM	WORKING STORAGE	IV BYTES FOR
FOR PROGRAM STORAGE	FOR DATA BUFFERS	INPUT/OUTPUT INTERFACE
Keyboard/driver 140 words	32 bytes per display	41 IV bits for output per display 8 IV bits for input per display Total: 7 IV bytes per display

Table 8 8X300 CONFIGURATION

# AH4

8X300 MICROPROCESSOR APPLICATIONS MEMO

# **COMPUTER I/O BUS EMULATOR**


### DESCRIPTION

The 8X300 system emulates a Microdata 1600 I/O bus. Microdata I/O bus compatible peripherals may then be easily connected to and controlled by a standard 8X300 system. A Microdata I/O bus driver program provides a standard software interface to peripheral devices and requires only 27 words of program storage. Figure 9 illustrates the system.

### **DESIGN APPROACH**

Data bytes are transferred to and from the I/O bus in accordance with Microdata I/O bus specifications. Control signal timing and data transfer sequences are generated by programming. A four step procedure is followed to implement the design:

- Analyze interface. Analyze Microdata I/O bus relative to: Number of control/data lines, timing and data rates associated with each control/data line, electrical characteristics of each control/data line and determine supplemental circuits needed for electrical compatibility (see Table 9).
- Perform functional analysis. The functions to be programmed and any which require supplemental logic are determined. In this case, no supplemental logic is required. The programmed functions are:
  - a. Transfer bytes in and out
  - b. Generate control signal timing and data transfer sequences
- 3. Define the program to process input and to generate output (see Figure 10).
- 4. Determine the 8X300 configuration (see Table 10).



.

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO

AH4


----

DATA RATE	SIGNAL DURATION	ELECTRICAL CHARACTERISTICS	# IV BITS	INTERFACE REQUIRED	FUNCTION
level		open collector	8	8D	Data/address from computer
level		TTL	8	8R	Data to computer
4μs	1.25µs	open collector	1	D	Control output timing
4µs	1.25µs	open collector	1	D	Data input timing
4μs	.75-1.25μs	open collector	1	D	Data output timing
	level level 4µs 4µs	DATA RATE         DURATION           level         4μs           4μs         1.25μs           4μs         1.25μs	DATA RATE         DURATION         CHARACTERISTICS           level         open collector           level         TTL           4μs         1.25μs         open collector           4μs         1.25μs         open collector	DATA RATEDURATIONCHARACTERISTICSBITSlevelopen collector8levelTTL84μs1.25μsopen collector14μs1.25μsopen collector1	DATA RATEDURATIONCHARACTERISTICSBITSREQUIREDlevelopen collector88DlevelTTL88R4μs1.25μsopen collector1D4μs1.25μsopen collector1D

D = Open collector driver

R = Resistors

#### Table 9 INTERFACE ANALYSIS



ROM/PROM FOR	WORKING STORAGE	IV BYES FOR
PROGRAM STORAGE	FOR DATA BUFFERS	INPUT/OUTPUT INTERFACE
I/O Driver 27 words	Depends on peripheral	11 IV bits for output 8 IV bits for input Total: 3 IV bytes per peripheral

Table 10 8X300 CONFIGURATION

8X300 MICROPROCESSOR APPLICATIONS MEMO

# **INTERFACE TO EXTERNAL READ/WRITE MEMORY**


#### DESCRIPTION

The 8X300 controls the storage, retrieval and processing of large blocks of data. Data is stored in a large capacity (up to 64K bytes) read/write RAM external to the 8X300 system. The memory is assembled from widely available n-channel (n-MOS) static or dynamic RAM circuits. Minimal interface circuitry is required to connect the 8X300 Interface Vector bytes to the address, data and control lines of the external memory. Figure 11 illustrates the system.

#### **DESIGN APPROACH**

Data bytes are read from or written into memory through a single IV type. Two additional IV bytes are used as a 16-bit address register to the external memory. 16 bits provide an address range of 65K bytes. The read/write control signals to the memory require two IV bits. Instruction sequences are used for memory read and memory write operations to implement 1 to 2 microsecond memory access times. A four step procedure is followed to implement the design:


- Analyze interface. Analyze n-MOS RAM circuits relative to: Number of control/data lines, timing and data rates associated with each control/data line, electrical characteristics of each control/data line and determine any supplemental circuits needed for electrical compatibility (see Table 11).
- 2. Perform functional analysis. The functions to be programmed and any which require supplemental logic are determined. The programmed functions are:
  - a. Store memory address in IV bytes ADRHI, ADRLO.
  - b. Set appropriate read/write control bits
  - c. Wait for memory operation complete
- 3. Define the program to process input and to generate output.
  - GET instruction sequence to read memory location addressed by contents of IV bytes ADRHI, ADRLO (see Figure 12).
  - b. PUT instruction sequence to write data into the memory location addressed by the contents of IV bytes ADRHI, ADRLO (see Figure 13).
- 4. Determine the 8X300 configuration (see Table 12).



### 8X300 MICROPROCESSOR APPLICATIONS MEMO

SIGNAL NAME	DATA RATE	SIGNAL DURATION	ELECTRICAL CHARACTERISTICS	# IV BITS	INTERFACE REQUIRED	FUNCTION
ADRHI	Level		TTL	8	* none	Most significant byte. Memory address, and chip select input
ADRLO	Level		TTL	8	* none	Least significant byte memory address
DATA	Level		TTL	8	* none	Memory data
R/W	500ns (min)	>250ns	TTL	1	* none	Memory read/write control
R/W DELAY	500ns (min)	>500ns	TTL	1	* none	Data enable delay during memory write

Table 11 INTERFACE ANALYSIS



### AH4

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO




Figure 13

ROM/PROM FOR PROGRAM STORAGE	WORKING STORAGE	IV BYTES FOR INPUT/OUTPUT INTERFACE
GET sequence 4 we PUT sequence		18 IV bits for output 8 IV bits for input and output Total: 4 IV bytes

Table 12 8X300 CONFIGURATION



AH4

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO

# **256 WAY BRANCH**

#### DESCRIPTION

Many data communication applications require conversion of one code structure to another. The 8X300's Execute instruction provides a fast and efficient method of performing this conversion.

A single Execute instruction can provide up to a 256 way branch based on a byte stored in a register.

This assumes one of the 256 values does not occur during operation of the Execute table. This is easily prevented by testing for one of the values before entering the table, thereby completing the 256 way branch. The example in Figure 14 details how the test for R1 equal to zero is performed first (NZT). If zero, the appropriate conversion value is loaded into R3 (XMIT). If not zero, then the Execute table determines which of the other 255 combinations is in R1 and loads the appropriate conversion value in R3.

The 256 way branch requires 260 words of program storage and 1.0 microseconds maximum to execute. The Execute table and the Execute instruction must all be located with one 256 byte page where the first instruction address contains zeros in the 8 least significant bits. The other four instructions may be placed anywhere within the 8X300's address space.

CONVERT:       NZT       R1, PAGE       BRANCH IF R1 / 0.         XMIT       VALUE, R3       "SET R3 BASED ON R1 = 0.         JMP       NEXT         PAGE:       JMP       TABLE         XMIT       VALUE, R3       "MUST BE AT EVEN PAGE ADDRESS         VOTE       •         Value is the appropriate conversion code for each code combination in R1.         Eigurg 14       Eigurg 14				
XMIT       VALUE, R3       "SET R3 BASED ON R1 = 0.         JMP       NEXT         PAGE:       JMP       TABLE         XMIT       VALUE, R3       "MUST BE AT EVEN PAGE ADDRESS         J       Z55 XMIT INSTRUCTIONS SET R3 TO A VALUE BASED ON CODE COMBINATION IN R1.       TABLE = 377.         TABLE:       XEC       TABLE (R1)       "TABLE = 377.         NEXT:       0       0       0         PROGRAM STORAGE-260 WORDS MAXIMUM EXECUTABLE INSTRUCTIONS -4; 1.0µ S       NOTE         Value is the appropriate conversion code for each code combination in R1.       NOTE	•	8X	300 EXECUTE I	NSTRUCTION
XMIT       VALUE, R3       "SET R3 BASED ON R1 = 0.         JMP       NEXT         PAGE:       JMP       TABLE         XMIT       VALUE, R3       "MUST BE AT EVEN PAGE ADDRESS         J       Z55 XMIT INSTRUCTIONS SET R3 TO A VALUE BASED ON CODE COMBINATION IN R1.       TABLE = 377.         TABLE:       XEC       TABLE (R1)       "TABLE = 377.         NEXT:       0       0       0         PROGRAM STORAGE-260 WORDS MAXIMUM EXECUTABLE INSTRUCTIONS -4; 1.0µ S       NOTE         Value is the appropriate conversion code for each code combination in R1.       NOTE				
XMIT       VALUE, R3       "SET R3 BASED ON R1 = 0.         JMP       NEXT         PAGE:       JMP       TABLE         XMIT       VALUE, R3       "MUST BE AT EVEN PAGE ADDRESS         J       Z55 XMIT INSTRUCTIONS SET R3 TO A VALUE BASED ON CODE COMBINATION IN R1.       TABLE = 377.         TABLE:       XEC       TABLE (R1)       "TABLE = 377.         NEXT:       0       0       0         PROGRAM STORAGE-260 WORDS MAXIMUM EXECUTABLE INSTRUCTIONS -4; 1.0µ S       NOTE         Value is the appropriate conversion code for each code combination in R1.       NOTE				
XMIT       VALUE, R3       "SET R3 BASED ON R1 = 0.         JMP       NEXT         PAGE:       JMP       TABLE         XMIT       VALUE, R3       "MUST BE AT EVEN PAGE ADDRESS         J       Z55 XMIT INSTRUCTIONS SET R3 TO A VALUE BASED ON CODE COMBINATION IN R1.       TABLE = 377.         TABLE:       XEC       TABLE (R1)       "TABLE = 377.         NEXT:       0       0       0         PROGRAM STORAGE-260 WORDS MAXIMUM EXECUTABLE INSTRUCTIONS -4; 1.0µ S       NOTE         Value is the appropriate conversion code for each code combination in R1.       NOTE				
XMIT       VALUE, R3       "SET R3 BASED ON R1 = 0.         JMP       NEXT         PAGE:       JMP       TABLE         XMIT       VALUE, R3       "MUST BE AT EVEN PAGE ADDRESS         J       Z55 XMIT INSTRUCTIONS SET R3 TO A VALUE BASED ON CODE COMBINATION IN R1.       TABLE = 377.         TABLE:       XEC       TABLE (R1)       "TABLE = 377.         NEXT:       0       0       0         PROGRAM STORAGE-260 WORDS MAXIMUM EXECUTABLE INSTRUCTIONS -4; 1.0µ S       NOTE         Value is the appropriate conversion code for each code combination in R1.       NOTE				
XMIT       VALUE, R3       "SET R3 BASED ON R1 = 0.         JMP       NEXT         PAGE:       JMP       TABLE         XMIT       VALUE, R3       "MUST BE AT EVEN PAGE ADDRESS         J       Z55 XMIT INSTRUCTIONS SET R3 TO A VALUE BASED ON CODE COMBINATION IN R1.       TABLE = 377.         TABLE:       XEC       TABLE (R1)       "TABLE = 377.         NEXT:       0       0       0         PROGRAM STORAGE-260 WORDS MAXIMUM EXECUTABLE INSTRUCTIONS -4; 1.0µ S       NOTE         Value is the appropriate conversion code for each code combination in R1.       NOTE				
XMIT       VALUE, R3       "SET R3 BASED ON R1 = 0.         JMP       NEXT         PAGE:       JMP       TABLE         XMIT       VALUE, R3       "MUST BE AT EVEN PAGE ADDRESS         J       Z55 XMIT INSTRUCTIONS SET R3 TO A VALUE BASED ON CODE COMBINATION IN R1.       TABLE = 377.         TABLE:       XEC       TABLE (R1)       "TABLE = 377.         NEXT:       0       0       0         PROGRAM STORAGE-260 WORDS MAXIMUM EXECUTABLE INSTRUCTIONS -4; 1.0µ S       NOTE         Value is the appropriate conversion code for each code combination in R1.       NOTE	CONVERT	NZT	B1 PAGE	
PAGE:       JMP       TABLE         XMIT       VALUE, R3       "MUST BE AT EVEN PAGE ADDRESS         J       255 XMIT INSTRUCTIONS SET R3 TO A VALUE BASED ON CODE COMBINATION IN R1.         TABLE:       XEC       TABLE (R1)         NEXT:       •         •       • <td>Source in the</td> <td></td> <td></td> <td></td>	Source in the			
XMIT       VALUE, R3       "MUST BE AT EVEN PAGE ADDRESS         255 XMIT INSTRUCTIONS SET       255 XMIT INSTRUCTIONS SET         R3 TO A VALUE BASED ON       CODE COMBINATION IN R1.         TABLE:       XEC       TABLE (R1)         NEXT:       0         0       0     <		JMP	NEXT	
255 XMIT INSTRUCTIONS SET R3 TO A VALUE BASED ON CODE COMBINATION IN R1.         TABLE:       XEC         TABLE:       XEC         TABLE (R1)       'TABLE = 377.         NEXT:       •         •       <	PAGE	JMP	TABLE	
255 XMIT INSTRUCTIONS SET R3 TO A VALUE BASED ON CODE COMBINATION IN R1.         TABLE:       XEC         TABLE:       XEC         TABLE (R1)       'TABLE = 377.         NEXT:       •         •       <				
R3 TO A VALUE BASED ON CODE COMBINATION IN R1. TABLE: XEC TABLE (R1) "TABLE = 377. NEXT:		XMIT	VALUE, R3	"MUST BE AT EVEN PAGE ADDRESS
R3 TO A VALUE BASED ON CODE COMBINATION IN R1. TABLE: XEC TABLE (R1) "TABLE = 377. NEXT:				
R3 TO A VALUE BASED ON CODE COMBINATION IN R1. TABLE: XEC TABLE (R1) "TABLE = 377. NEXT:			255 XMIT INSTRUCT	IONS SET
TABLE:       XEC       TABLE (R1)       "TABLE = 377.         NEXT:       •       •         •			R3 TO A VALUE BAS	ED ON
NEXT: • • • • • • • • • • • • •		Ţ	CODE COMBINATION	
NEXT: • • • • • • • • • • • • •		•		
PROGRAM STORAGE-260 WORDS MAXIMUM EXECUTABLE INSTRUCTIONS-4; 1.0 µ S NOTE Value is the appropriate conversion code for each code combination in R1.		XEC .	TABLE (R1)	"TABLE = 377.
MAXIMUM EXECUTABLE INSTRUCTIONS-4; 1.0 µ S NOTE Value is the appropriate conversion code for each code combination in R1.	NEXT:	•		
MAXIMUM EXECUTABLE INSTRUCTIONS-4; 1.0 µ S NOTE Value is the appropriate conversion code for each code combination in R1.		•		
MAXIMUM EXECUTABLE INSTRUCTIONS-4; 1.0 µ S NOTE Value is the appropriate conversion code for each code combination in R1.		•		
MAXIMUM EXECUTABLE INSTRUCTIONS-4; 1.0 µ S NOTE Value is the appropriate conversion code for each code combination in R1.				
NOTE Value is the appropriate conversion code for each code combination in R1.				
Value is the appropriate conversion code for each code combination in R1.				
Value is the appropriate conversion code for each code combination in R1.				
Value is the appropriate conversion code for each code combination in R1.				
Value is the appropriate conversion code for each code combination in R1.				
	NOTE			
Figure 14	Value is the appropri	ate conversio	n code for each code	e combination in R1.
Figure 14			Figure	14

8X300 MICROPROCESSOR APPLICATIONS MEMO


# **FAST IV SELECT**


### DESCRIPTION

The fast IV select is implemented by adding bits to the instruction word, in increments of 4 or 8 bits. This technique allows IV bytes and working storage to be selected within the same instruction where it is used. This can save important processor time by saving one instruction cycle for each select instruction. It eliminates the need for the IV select instruction. It trades fewer instruction cycle times for hardware. It also trades 16bit select instructions for 4 to 8-bit select fields, thus saving 8 to 12 bits of program storage for every select instruction saved. To some extent, this reduces the cost impact of a larger instruction word. The technique can be used on both IV and buffer storage (including working storage). When used on IV, a decoder is used following an address hold latch to select one IV per address combination. Buffer storage does not require the decoder, instead it utilizes the address directly.

The fast select IV can be used on the same system with normal select IV since all the fast select IV contains the same address. The Master Enable (ME) input of each fast select IV is enabled by the AND of Bank Select (LB, RB) and the single line decode.

Due to memory access delays, the clock used to latch the fast select address is delayed with a couple of inverter delays to assure address validity. On large systems, there are extra delays which may require the address to be programmed in the instruction prior to its usage. Then a double set of address hold latches are used so the address will appear sufficiently early.





MP3

#### DESCRIPTION

The 8X300 has a repertoire of 8 instruction classes which allow the user to test input status lines, set or reset output control lines, and perform high speed input/output data transfers. All instructions are 16 bits in length. Each instruction is fetched, decoded and executed completely in 250ns.

Data is represented as an 8-bit byte; bit positions are numbered from left to right, with the least significant bit in position 7.

0	1	2	3	4	5	6	7
MS	В						LSB

Within the Interpreter, all operations are performed on 8-bit bytes. The Interpreter performs 8-bit, unsigned 2's complement complement arithmetic.

#### INSTRUCTION FORMATS

Ор

Code

The general 8X300 instruction format is:

0 1 2	2 3	4	5	6	7	8	9	10	11	12	13	14	15
-------	-----	---	---	---	---	---	---	----	----	----	----	----	----


Table 1 contains a summary of the 8X300 instruction set and description of the operand fields.

All instructions are specified by a 3-bit Operation (Op) Code field. The operand may consist of the following fields: Source (S) field, Destination (D) field, Rotate/ Length (R/L) field, Immediate (I) Operand field, and (Program Storage) Address (A) field.

The instructions are divided into 5 format types based on the Op Code and the form of the Operand(s) as shown in Figure 1.

OPERATION	FORMAT	RESULT	NOTES
MOVE		Content of data field addressed by S, R/L replaces data in field specified by D, R/L.	
ADD	Туре I	Sum of AUX and data specified by S, R/L replaces data in field specified by D, R/L.	If S and D both are register addresses then R L specifies a
AND	Type II	Logical AND of AUX and data speci- fied by S, R/L replaces data in field specified by D, R/L.	right rotate of R/L places applied to the register specified by S.
XOR		Logical exclusive OR of AUX and data specified by S, R/L replaces data in field specified by D, R/L.	
ХМІТ		The literal value I replaces the data in the field specified by S, L.	If S is IV or WS address then I limited to range
NZT	Type II Type IV	If the data in the field specified by S, L equals zero, perform the next instruction in sequence. If the data specified by S,L is not equal to zero, execute the instruction at ad- dress determined by using the liter- al I as an offset to the Program Counter.	00-37. Otherwise I lim- ited to range 000- 377. If S specifies an IV or WS address then I is limited to the range 00- 37. I is limited to the range 000-377 other- wiso
XEC		Perform the instruction at address determined by applying the sum of the literal I and the data specified by S,L as an offset to the Program Counter. If that instruction does not transfer control, the program se- quence will continue from the XEC instruction location.	wise. The offset operation is performed by reduc- ing the value of PC to the nearest multiple of 32 (if 1:00-37) or 256 (if 1:000-377) and adding the offset.
JMP	Type V	The literal value I replaces contents of the Program Counter.	I limited to the range 00000-07777.

Table 1 8X300 INSTRUCTION SET



164

signetics

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO

#### INSTRUCTION FIELDS

#### Op Code Field (3-Bit Field)

The Op Code field is used to specify 1 of 8 8X300 instructions as shown in Table 2.

#### S,D Fields (5-Bit Fields)

The S and D fields specify the source and destination of data for the operation defined by the Op Code field. The Auxiliary Register is the implied source for the instructions ADD, AND and XOR which require two source fields. That is, instructions of the form:

#### ADD X, Y

imply a third operand, say Z, located in the Auxiliary Register so that the operation which takes place is actually X + Z, with the result stored in Y. This powerful capability means that 3 operands are referenced in 250ns.

The S and/or D fields may specify a register, or a 1 to 8-bit I/O field, or a 1 to 8-bit Working Storage field. S and D field value assignments in octal are shown in Table 3.

#### **R/L Field (3-Bit Field)**

The R/L field performs one of two functions, specifying either a field length (L) or a right rotation (R). The function it specifies for a given instruction depends upon the contents of the S and D fields:

- A. When both S and D specify registers, the R/L field is used to specify a right rotation of the data specified by the S field. (Rotation occurs on the bus and not in the source register.) The register source data is right rotated within one instruction cycle time independent of the number (0 to 7) of bit positions specified in the R/L field.
- B. When either or both the S and D fields specify an IV or Working Storage data field, the R/L field is used to specify the length of the data field (within the byte) accessed, as shown in Figure 2.

#### I Field (5/8-Bit Field)

The I field is used to load a literal value (a binary value contained in the instruction into a register, IV or Working Storage data field or to modify the low order bits of the Program Counter.

The length of the I field is based on the S field in XEC, NZT, and XMIT instructions.

- A. When S specifies a register, the literal I is an 8bit field (Type III format).
- B. When S specifies an IV or Working Storage data field, the literal I is a 5-bit field (Type IV format).

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO

#### A Field (13-Bit Field)


The A field is a 13-bit Program Storage address field. This allows the 8X300 to directly address 8192 instructions.

#### **REGISTER OPERATIONS**

When a register is specified as the source, and an IV or Working Storage field as the destination, the least significant bits of the operations (MOVE, ADD, AND, XOR) are merged with the original destination data. The least significant bits of the result are stored in the IV or Working Storage data field specified by the D and R/L fields in the instruction.

OP CODE OCTAL VALUE	INST	RUCTION	RESULT
0	MOVE	S,R/L,D	(S) → D
1	ADD	S,R/L,D	(S) plus (AUX) → D
2	AND	S,R/L,D	(S) ∧ (AUX) → D
3	XOR	S,R/L,D	(S)⊕(AUX) → D
4	XEC	I,R/L,S or I,S	Execute instruction at current PC offset by I + (S)
5	NZT	I,R/L,S or I,S	Jump to current PC offset by I if (S) ≠ 0
6	XMIT	I,R/L,D or I,D	Transmit literal I → D
7	JMP	А	Jump to program location A

#### Table 2 INSTRUCTION SET SUMMARY



MP3

8X300 MICROPROCESSOR APPLICATIONS MEMO

#### 08-178 is used to specify 1 of 7 working registers (R1-R6, R11), Auxiliary Register, Overflow Register, IVL and IVR write-only registers. OCTAL OCTAL VALUE VALUE 00 Auxiliary Register (AUX) 10 OVF-Overflow register-Used as 01 R1 an S (source) field only. 02 R2 11 R11 03 R3 Unassigned 12 04 R4 13 Unassigned 05 R5 14 Unassigned 06 R6 15 Unassigned 07 IVL Register-IV Byte address Unassigned 16 write-only register-Specified only IVR Register-Working Storage 17 in D field in all instructions address write-only register-Specified only in D field in all instructions a. Register Specification 20-a-27a is used to specify the least significant bit of a variable length field within the IV/ WS Byte previously selected by the IVL register. The length of the field is determined by R/L. 01234567 IV/WS Byte OCTAL VALUE 20 Field within previously selected IV/WS Byte; position of LSB = 0 21 Field within previously selected IV/WS Byte; position of LSB = 1 22 Field within previously selected IV/WS Byte; position of LSB = 2 23 Field within previously selected IV/WS Byte; position of LSB = 3 24 Field within previously selected IV/WS Byte; position of LSB = 4 25 Field within previously selected IV/WS Byte; position of LSB = 5 26 Field within previously selected IV/WS Byte; position of LSB = 6 27 Field within previously selected IV/WS Byte; position of LSB = 7 b. Left Bank Field Specification 308-378 is used to specify the least significant bit of a variable length field within the IV/WS Byte previously selected by the IVR Register. The length of the field is determined by R/L. 01234567 IV/WS Byte OCTAL VALUE 30 Field within previously selected IV/WS Byte; position of LSB = 0 31 Field within previously selected IV/WS Byte; position of LSB = 1 Field within previously selected IV/WS Byte; position of LSB = 2 32 33 Field within previously selected IV/WS Byte; position of LSB = 3 34 Field within previously selected IV/WS Byte; position of LSB = 4 35 Field within previously selected IV/WS Byte; position of LSB = 5 36 Field within previously selected IV/WS Byte; position of LSB = 6 37 Field within previously selected IV/WS Byte; position of LSB = 7 c. Right Bank Field Specification

Table 3 S AND D FIELD SPECIFICATIONS

When an IV or Working Storage field of 1 to 8 bits is specified as the source, and a register as the destination, the 8-bit result of the operations (MOVE, ADD, AND, XOR) is stored in the register. The operations ADD, AND, XOR actually use the IV or Working Storage data field (1 to 8 bits) with leading zeros to obtain 8-bit source data for use with the 8-bit AUX data during the operation.

Because IVL and IVR are write-only pseudo registers, they can be specified as destination fields only (see Table 3). Operations involving IVL and IVR as sources are not possible. For example, it is not possible to increment IVR or IVL in a single instruction, and the contents of IVL or IVR cannot be transferred to a working register, IV byte, or Working Storage location.

The OVF (Overflow) Register can only be used as a source field; it is set or reset only by the ADD instruction.

### INSTRUCTION DESCRIPTIONS

The following instruction descriptions employ MCCAP (the 8X300 Cross Assembly Program) programming notation. This notation varies somewhat from the instruction descriptions provided in Tables 1 and 3. Thus, for example, explicit L field definition, as shown in Table 1 and Table 3, is not required by MCCAP instructions; MCCAP creates appropriate variable field addresses from the information contained in the Data Declaration statements provided by the programmer at the beginning of his program.

The 8X300 instruction set is described below with examples shown in Figures 3 through 10.

MP3

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO

#### MOVE S,D or MOVE S(R),D

#### Format: Type I, Type II

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0		So	ouro	ce			R/	L		Des	stinat	tion	

#### Operation: (S) → (D) Description

Move data. The contents of S are transferred to D; the contents of S are unaffected. If both S and D are registers, R/L specifies a right rotate of the source data before the move. Otherwise, R/L is implicit and specifies the length of the source and/or destination IV/WS field. If the MOVE is between an IV byte and a Working Storage byte, an 8-bit field must always be moved.

#### Example

Store the least significant 3 bits of register 5 (R5) in bits 4, 5 and 6 of the IV byte previously addressed by the IVL register.

#### ADD S,D or ADD S(R),D

#### Format: Type I, Type II

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	1		S	ouro	e			R/	L		Des	stinat	ion	

#### Operation


(S) plus (AUX) = D; set OVF if carry from most significant bit (bit 0) occurs.


#### Description

Unsigned 2's complement 8-bit addition. The contents of S are added to the contents of the Auxiliary Register (which is the implied source). The result is stored in D; OVF is updated. If both S and D are registers, R/L specifies a right rotate of the source (S) data before the operation. Otherwise, R/L is implicit and specifies the length of the source and/or destination IV/WS fields. S and AUX are unaffected unless specified as the destination.

#### Example

Add the contents of R1 (rotated 4 places) to AUX and store the result in R3.






Signetics

### 8X300 MICROPROCESSOR APPLICATIONS MEMO

#### AND S,D or AND S(R),D AND WSBCD, R4 BINARY REPRESENTATION 1 1 0 1 0 100 0 0 1 0 0 1 3 5 4 4 OCTAL REPRESENTATION 0 SPECIFIES REGISTER 4 SPECIFIES 4-BIT I/O FIELD SPECIFIES LSB OF I/O AS BIT 5 SPECIFIES RB FIELD 0 1 2 3 4 5 6 7 1 0 0 1 0 1 0 1 SELECTED RIGHT BANK IV/WS BYTE 0 0 0 0 0 1 ò SELECTED FIELD RIGHT JUSTIFIED WITH LEADING ZEROS ADDED AND OPERATION 0 0 0 0 0 1 1 AUX . . . . . 0 0 0 0 0 0 0 1 R4 Figure 5



### AND S,D or AND S(R),D

### Format: Type I, Type II

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 0 1 0 Source R/L Destination

# Operation: (S) $\land$ (AUX) $\rightarrow$ D Description

Logical AND. The AND of the source field and the Auxiliary Register is stored into the destination. If both S and D are registers, R/L specifies a right rotate of the source (S) data before the AND operation. Otherwise R/L is implicit and specifies the length of the source and/or destination IV/WS fields. S and AUX are unaffected unless specified as a destination.

#### Example

Store the AND of the selected right bank byte and AUX in R4. The right bank data field is called WSBCD and is 4 bits long and located in bits 2, 3, 4 and 5.

#### XOR S,D or XOR S(R),D

#### Format: Type I, Type II

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	1	1		S	our	ce			R/	Ľ		De	stina	tion	

### Operation: (S) ⊕ (AUX) → D Description


Exclusive OR. The exclusive OR of the source field and the Auxiliary Register is stored in the destination. If both S and D are registers, R/L specifies a right rotate of the source (S) data before the XOR operation. Otherwise R/L is implicit and specifies the length of the source and/or destination IV/WS fields. S and AUX are unaffected unless specified as a destination.

#### Example

Replace the selected IV byte field with the XOR of the field and AUX. The IV byte field is called STATUS and is 5 bits in length and located in bits 3, 4, 5, 6 and 7 of LB.

MP3

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO



#### Operation

Execute instruction at the address specified by the Address Register with lower 5 or 8 bits replaced by (S) + I.


#### Description

Execute the instruction at the address determined by replacing the low order bits of the Address Register (AR) with the low order bits of the sum of the literal I and the contents of the source field. If S is a register, the low order 8 bits of AR are replaced; if S is an IV or Working Storage field, the low order 5 bits of AR are replaced, resulting in an execute range of 256 and 32 respectively. The Program Counter is not affected unless the instruction executed is a JMP or NZT (whose branch is taken).

#### Example

Execute one of n JMPs in a table of JMP instructions determined by the value of the selected IV byte field. The table follows immediately after the XEC instruction and the IV field is called INTERPT and is a 3-bit field located in bits 4, 5 and 6.

XMIT I,D or XMIT I,D,L




### Operation: I→(D)


#### Description

Transmit literal. The literal field I is stored in D. If D is a register, an 8-bit field is transferred; if D is an IV or Working Storage field, up to a 5-bit field is transferred.

#### Example


Store the bit pattern 110 in the selected Working Storage field. The field name is VALUE and is located in bits 3, 4 and 5.





Signetics

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO



### 8X300 CROSS ASSEMBLY PROGRAM (MCCAP)


#### 8X300 MICROPROCESSOR APPLICATIONS MEMO

#### DESCRIPTION

The 8X300 Cross Assembly Program, MCCAP, provides a programming language which allows the user to write programs for the 8X300 in symbolic terms. MCCAP translates the user's symbolic instructions into machine-oriented binary instructions. For example, the jump instruction, JMP, to a user defined position, say ALPHA, in program storage is coded as:

#### JMP ALPHA

and is translated by MCCAP into the following 16-bit word (see Figure 1).



MCCAP allocates the 8X300 program storage and assigns Interface Vector and Working Storage address to symbols as declared in the user's program.

The ability to define data of the Interface Vector as symbolic variables is a powerful feature of MCCAP. Interface Vector variables may be operated on directly using the same instructions as those for variables in Working Storage and for the working registers.

The Assembler Declaration statements of MCCAP allow the programmer to define symbolic variable names for data elements tailored to his application. Individual bits and sequences of bits in Working Storage and on the Interface Vector may be named and operated upon directly by 8X300 instructions.

In addition to simplifying the language and bookkeeping of the program, MCCAP provides program segmentation and communication between segments; i.e., the main program and any subprograms. If a sequence of code appears more than once in a program, it can be written as a separate program segment, a subprogram, and called into execution whenever that subprogram's function is required. Program segmentation also permits the construction of a program in logically discrete units. These segments need not be written sequentially or even by the same person. The various program segments provide a function description, or block diagram, of the application. Communication between segments means that control and data can be transferred in both directions. MCCAP automati-

міс	CROCONTROLLER S	YMBOLIC ASSEM	BLER VER 1.0
1680 .			
1681 .			
1682 01544	PROC	RDCMMD	
1683			
1684 01544 6 07003	SEL	IVRESP	FDC RESPONSE BYTE ESTABLISH USER READ ONLY
1685 01545 6 20101	XMIT	UR, BCTRL	HOLDS COMMAND BYTE
1686 01546 6 07002 1687 01547 0 27305	SEL		FUNCTION CODE
1688 01550 0 24306	MOVE	FUNC, R5	DISK ADDRESS
1689 01551 0 21202	MOVE	DADDR, R6 BUFF, R2	BUFFER FUNCTION CODE
1690 01552 6 07003	SEL	IVRESP	BOILER FONCTION CODE
1691 01553 6 25100	XMIT	0, DONE	SHOW COMMAND IN PROGRESS
1692 01554 6 20100	XMIT	UW, BCTRL	RESTORE USER WRITE
1693 01555 6 27101	XMIT	1, XFR	SIGNAL USER FDC ACCEPTED BYTE
1694 01556 6 07001	SEL	IVCTRL	USER CONTROL BYTE
1695 01557 5 26117	NZT	CMMD.	WAIT FOR CMMD TO GO LOW
1696 01560 6 07003	SEL	IVRESP	FDC RESPONSE BYTE
1697 01561 6 27100	XMIT	0. XFR	LOWER XFR SIGNAL
1698 01562 6 07001	SEL	IVCTRL	USER CTRL BYTE
1699 01563 4 26123	XEC	*(CMMD), 2	WAIT FOR NEXT COMMAND SIGNAL
1700 01564 6 07003	SEL	IVRESP	SECOND COMMAND BYTE AVAILABLE
1701 01565 6 20101	XMIT	UR, BCTRL	SET IVDATA TO USER READ ONLY
1702 01566 6 07002	SEL	IVDATA	2ND COMMAND BYTE
1703 01567 0 27704	MOVE	TRACK, R4	TRACK ADDRESS
1704 01570 0 27503	MOVE	SECT, R3	SECTOR ADDRESS
1705 01571 6 07003	SEL	IVRESP	FDC RESPONSE BYTE
1706 01572 6 27101	XMIT	1. XFR	SIGNAL USER
1707 01573 6 20100	XMIT	UW, BCTRL	RESTORE USER WRITE
1708 01574 6 07001	SEL	IVCTRL	
1709 01575 5 26135	NZT	CMMD,*	WAIT FOR CMMD TO GO LOW
1710 01576 6 07003	SEL	IVRESP	FDC RESPONSE BYTE
1711 01577 6 27100	XMIT	0, XFR	LOWER XFR SIGNAL
1712 .			
1713 01600 7 01652	RTN		RETURN
1714	END	RDCMMD	
1715 .			
	Fi	gure 2	

cally generates the code for subprogram entry and exit mechanisms when the appropriate CALL and RTN statements are invoked.

#### **MCCAP OUTPUT**

The output from a MCCAP compilation includes an assembler listing and an object module. During pass two of the assembly process, a program listing is produced. The listing displays all information pertaining to the assembled program. This includes the assembled octal instructions, the user's original source code and error messages. The listing may be used as a documentation tool through the inclusion of comments and remarks which describe the function of a particular program segment. The main purpose of the listing, however, is to convey all pertinent information about the assembled program, i.e., the memory addresses and their contents.

The object module is also produced during pass two. This is a machine-readable computer output produced on paper tape. The output module contains the specifications necessary for loading the memory of the Microcontroller Simulator (MCSIM), for loading the memory of the SMS ROM Simulator, or for producing ROMs or PROMs. The object module can be produced in MCSIM, ROM Simulator or BNPF format.

An example of a MCCAP source program is shown in Figure 2.

#### **PROGRAM STRUCTURE**

#### **Program Segments**


A MCCAP program consists of one or more program segments. Program segments are the logically discrete units, such as the main program and subprograms, which comprise a user's complete program. Program segments consist of sequences of program statements. The first program segment must be the main program. The main program names the overall program and is where execution begins. All other segments are subprograms; each subprogram must be named. Control and data can be passed in both directions between segments. No segment may call itself, or one of its callers, or the main program. Program segments take the form as shown in Figure 3.

The Assembler Declaration statements define variables and constants. They must precede the use of the declared variables and constants in the Executable Statements in a program. The Executable Statements are those which result in the generation of one or more executable machine instructions.

#### Subprograms

Subprograms are program segments which perform a specific function. A major reason for using subprograms is that they reduce programming and debugging labor when a specific function is required to be executed at more than one point in a program. By





creating the required function as a subprogram, the statements associated with that function may be coded once and executed at many different points in a program. Figure 3 illustrates an example.

The program structure in Figure 3 causes the code associated with PROC WAIT to be executed three times within PROG MANY-WAIT. This is accomplished even though the statements associated with PROC WAIT are coded only once, rather than three times.

#### Subprogram Calls and Returns

For user-provided procedures, a jump to the associated procedure and a return link are created for each procedure reference. The instructions to accomplish this result in subprogram entry time. The instructions to accomplish subprogram exit result in exit time. The user may utilize the MCCAP procedure mechanism for linking calling programs with called programs or he may create his own instructions to do so. The following describes the linkage mechanism and timing for MCCAP user procedures.

Linkage between called and calling programs is achieved through the generation of an indexed "return jump" table, the length of which corresponds to the number of different times in the program that the subprograms are called. This table is generated automatically by MCCAP when procedure CALL and RTN statements are invoked. For each procedure reference, MCCAP creates two statements in the calling program. Thus, the time required for the subprogram entry is 0.5 microseconds. The subprogram return mechanism requires the execution of two instructions or 0.5 microseconds. These times do not include saving and restoring of the working registers. The total time to save all working registers is 3.5 microseconds, the same time to restore all registers. Saving of all working registers is normally not necessary, but worst case calculations for entry and exit time below do include this time. Thus, subprogram exit and entry times are:

> $0.5\mu s \leq Entry Time \leq 4.0\mu s$  $0.5\mu s \leq Exit Time \leq 4.0\mu s$

Details of the code required for procedure CALL and RTN are provided in the Programming Examples section. See Figures 21 and 22.

#### Macros

A macro is a sequence of instructions that can be inserted in the assembly source text by encoding a single instruction. The macro is defined only once and may then be invoked any number of times in the program. This facility simplifies the coding of programs, reduces the chance of errors, and makes programs easier to change.

A macro definition consists of a heading, a body and a terminator. This definition must precede any call on the macro. In MCCAP, the heading consists of the MACRO statement which marks the beginning of the macro and names it. The body of the macro is made up of those MCCAP statements which will be inserted into the source code in place of the macro call. The terminator consists of an ENDM statement which marks the physical end of the macro definition.

#### **MCCAP** Statements

The MCCAP language consists of thirty statements categorized as follows:

Assembler Directive Statements Assembler Declaration Statements Communication Statements Macro Statements Machine Statements

The following lists the statements in each category, describes their use, and provides examples. Detailed use of the instructions including rules of syntax and parameter restrictions are described in the MCCAP Reference Manual.

#### Assembler Directive Statements

Assembler Directive statements define program structure and control the assembler outputs. They do not result in the generation of 8X300 executable code. There are twelve Assembler Directive statements:

> PROG Statement PROC Statement

### 8X300 MICROPROCESSOR APPLICATIONS MEMO

ENTRY Statement END Statement ORG Statement IF Statement ENDIF Statement LIST Statement EJCT Statement SPAC Statement

#### **PROG Statement**

Use

Defines the names and marks the beginning of a main program.

Example: PROG PROCESS

#### **PROC Statement**

#### Use

Defines the names and marks the beginning of a subprogram.

Example: PROC WAIT

#### **ENTRY Statement**

Use Defines the name and marks the location of a secondary entry point to a subprogram.

Example: ENTRY POINT 2

#### END Statement

#### Use

Terminates a program segment or a complete program.

Examples: END SUB1 END MAIN

#### **ORG Statement**

Use

Sets the program counter to the value specified in the operand field.

Example: ORG 200

#### **OBJ Statement**

Use

To specify the format of the object module.

Examples: OBJ R OBJ M OBJ N

NOTE

"R" indicates the ROM Simulator format. "M" indicates the Microcontroller Simulator format. "N" indicates BNPF format.  $\langle$ 

#### **IF Statement**

#### Use

To mark the beginning of a sequence of code, which may or may not be assembled depending on the value of an expression.

Examples: IF VAL IF X + Y

172

## 8X300 CROSS ASSEMBLY PROGRAM (MCCAP)

#### **ENDIF** Statement

#### Use

To mark the end of sequence of code, which is to be conditionally assembled. In the case of nested IF statements, an ENDIF is paired with the most recent IF.

Example: ENDIF

#### **LIST Statement**

Use

To select and control output of a MCCAP assembly.

Example: LIST S,O,M,I

#### **NLIST Statement**

Use

To suppress elements of the output from a MCCAP assembly.

Example: NLIST O,M,I

#### **EJCT Statement**

Use

To cause the output listing to be advanced to the next page.

Example: EJCT

#### **SPAC Statement**

Use

To insert blank lines into the output listing. The number of lines inserted is indicated in the operand field.

Example: SPAC 3

#### **Assembler Declaration Statement**

Assembler Declaration statements define and describe the data, constants and variables, in a program or subprogram. There are four Assembler Declaration statements:

> EQU Statement SET Statement LIV Statement RIV Statement

#### **EQU Statement**

Use To define a fixed constant.

Examples: FIVE EQU 5 ON EQU 1

#### **SET Statement**

Use

To define and assign a value to a constant, which may later be assigned a new value by another SET statement.

Example: OFF SET 0

#### **LIV Statement**

#### Use

To define and assign symbolic names to variables, usually IV bytes, located on the left bank of the Interface Vector.

Example: LITE LIV 23,2,1

NOTE

The effect of the above example is to define a variable whose name is LITE. It is located in a byte whose address is 23. The right-most bit of LITE is bit 2 and its length is 1 bit.

#### **RIV Statement**

#### Use

To define and assign symbolic names to variables, usually in Working Storage, located on the right bank of the Interface Vector.

Example: DATA RIV 200,6,3

NOTE

The effect of the above example is to define a variable whose name is DATA. It is located in a byte whose address is 200. The right-most bit DATA is bit 6 of the byte and its length is 3 bits.

#### **Communication Statements**

Communication statements are executable statements which provide the mechanism for main program to subprogram linkage. They provide the means by which subprograms are called and returned from. There are two kinds of Communication statements:

> CALL Statement RTN Statement

#### **CALL Statement**

#### Use

To transfer control from a calling program to the called subprogram. The CALL statement causes the generation of two 8X300 instructions.

Examples: CALL WAIT CALL SINE

NOTE

The above are valid statements to be coded into the program if WAIT and SINE have been defined in PROC statements. The effect of invoking these statements is to transfer execution control to the procedures WAIT and SINE respectively.

#### **RTN Statement**

Use

To transfer control from a called subprogram to a calling program.

Example: RTN



#### 8X300 MICROPROCESSOR APPLICATIONS MEMO

#### Macro Statements

Macro statements provide the mechanism for defining macros and for inserting them into the source code. There are three Macro statements:

MACRO Statement ENDM Statement MACRO CALL Statement

### **MACRO Statement**

#### Use

To mark the beginning of a macro definition. The MACRO statement forms the heading of the macro definition.

### Examples: MAC1 MACRO

MAC2 MACRO A,B,C

NOTE

The second example would mark the beginning of a macro called MAC2. The "A,B,C" represents a formal parameter list. These parameters, used in writing the macro body, will be replaced by the actual parameters listed in the MACRO CALL statement.

#### **ENDM Statement**

#### Use

To mark the end of a macro definition. The ENDM statement forms the terminator of the macro definition.

Example: ENDM

#### **MACRO CALL Statement**

Use

To indicate where a macro is to be inserted into the source code and to specify any actual parameters needed by the macro.

Example: MAC2 DATA, INPUT, RESULT

#### NOTE

There is no single macro call statement. Any macro name which has been defined as such may be coded as if it were a valid MCCAP statement. The macro name is coded in the operation field and the actual parameters are placed in the operand field.

#### **Machine Statement**

Machine statements are the MCCAP symbolic representations of the 8X300 executable statements. Machine statements have a one to one correspondence to 8X300 instructions. Each Machine statement results in the generation of a single 8X300 instruction. There are eight Machine statements:

> MOVE Statement ADD Statement AND Statement XOR Statement XMIT Statement NZT Statement JMP Statement

#### **MOVE Statement**

#### LISE

To copy the contents of a specified register, WS variable or IV variable into a specified register, WS or IV. Defined in Instruction Descriptions.

Examples: MOVE R1(6);R6 MOVE X,Y

NOTE

The first example illustrates a six place right rotate of R1's data before it is moved to R6. The contents of R1 are not affected. The second example may be a Working Storage or Interface Vector variable move, depending on the way X and Y are defined in Declaration Statements.

#### ADD Statement

Use

To add the contents of a specified register, WS variable, or IV variable to the contents of the AUX register and place the result in a specified register, WS variable or IV variable.

Examples: ADD R1(3),R2 ADD DATA, OUTPUT

#### NOTE

The first example illustrates a three place right rotate of R1's data before the addition is carried out. Under certain conditions a rotate may be used to multiply the specified operand by a power of 2 before the addition is done. The contents of R1 are nc. affected. The second example suggests that the contents of WS variable have been added to the contents of the AUX register and the result placed in an IV variable, making the result immediately available to the user's system.

#### AND Statement

#### Use

To compute the logical AND of the contents of a specified register, WS variable or IV variable and the contents of the AUX register. The logical result is placed in a specified register, WS variable or IV variable. In actual practice, the AND statement is often used to mask out undesired bits of a register.

Examples: AND R2,R2 AND R3(1),R5 AND X,Y

#### NOTE

The first example illustrates the use of an AND statement in what might be a masking operation. If the AUX register contains 00001111 then this statement sets the 4 high order bits of R2 to 0 no matter what they were originally. The 4 low order bits of R2 would be unaffected

The second example illustrates a one place rotate to the right of R3's data before the AND is carried out. The contents of R3 are not affected. In the third example, X and Y may be parts of the same WS or IV byte, or one may be a WS byte and the other an IV byte

#### **XOR Statement**

Use

To compute the logical exclusive OR of the contents of a specified register, WS variable or IV variable and the contents of the AUX register, and place the result in a specified register, WS variable or IV variable. In practice, the XOR statement is often used to complement a value and to perform comparisons.

```
Examples: XOR R6.R11
         XOR R1(7),R4
         XOR X,Y
```

#### NOTE

The first example illustrates the use of an XOR statement in what might be a complementing operation. If the AUX register contains all 1's then the execution of this statement results in the complement of the contents of R6 replacing the contents of R11. The second and third examples are of the same form as the second and third examples of the AND statement.

#### XMIT Statement Use

To transmit or load literal values into registers, WS variables or IV variables.

Examples: XMIT DATA, IVR XMIT OUTPUT, IVL XMIT -11.AUX XMIT -00001011B,AUX XMIT -13H,AUX

#### NOTE

The first example selects a previously declared WS variable by transmitting its address to the IVR register. The second example selects a previously declared IV variable by transmitting its address to the IVL register. The last three examples all result in the generation of the same machine code. They all load the AUX register with -11.10. In the first case, the programmer has written the number in base 10. In the second case, the programmer has written the number in binary and has indicated this by placing a B after the number. In the third case, the number has been written in octal as indicated by an H after the number

#### **XEC Statement**

#### Use

To select and execute one instruction out of a list of instructions in program memory as determined by the value of a data variable, and then continue the sequential execution of the program beginning with the statement immediately following the XEC unless the selected instruction is a JMP or NZT statement.

Examples:		
JTABLE	JMP	XEC JTABLE(R1),3 GR8ERTHAN JMP LESSTHAN JMP EQUALTO
		XEC SEND(INPUT),4 "NEXT INSTRUCTION" "NEXT INSTRUCTION"
SEND		XMIT 11011011B,AUX XMIT 11111111B,AUX XMIT 10101010B,AUX XMIT 00000000B,AUX

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO

#### NOTE

In the first example, the execution of the program will transferred to one of three labeled instructions on the basis of whether register R1 contains 0, 1 or 2. In the second example, the XEC statement causes the execution of a statement which transmits a special bit pattern to the AUX register in response to an input signal which is either 0, 1, 2 or 3. After the pattern is transmitted, the execution of the program continues with the next instruction after the XEC.

#### NZT Statement

Use

To carry out a conditional branch on the basis of whether or not a register, WS variable, or IV variable is zero or non-zero.

Examples: NZT R1,\*+2 NZT SIGN.NEG

#### NOTE

In the first example, if the contents of R1 are non-zero, then program execution will continue with the instruction, whose address is the sum of the address of the NZT statement and 2. If the contents of R1 are 0, the program execution continues with the next instruction after the NZT statement. In the second example, if the contents of a WS or IV variable called SIGN is non-zero, then program execution will continue beginning with the instruction whose address is NEG. Otherwise execution continues with the next instruction after the NZT statement.

#### **JMP** Statement

#### Use

To transfer execution of the program to the statement whose address is the operand of the JMP statement.

Examples: JMP START JMP \*-2

#### NOTE

In the first example, execution of the program continues sequentially beginning with the instruction labeled START. In the second example, program execution continues beginning with the instruction whose address is the JMP instruction's address minus 2.

#### SEL Statement

#### Use

Select a variable in Working Storage or on the Interface Vector, so that subsequent machine instructions may reference that variable.

Examples: SEL DATA SEL OUTPUT

#### NOTE

It is the programmer's responsibility to assure that the proper page has been addressed before calling the SEL statement if the variable may be in Working Storage. The SEL statement causes a single instruction, XMIT, to be assembled into the user program. The operand of the XMIT instruction is the byte address of the named variable (argument of the reference) as it has been allocated in Working Storage or on the Interface Vector.

#### **PROGRAMMING EXAMPLES**

This section contains programming examples which demonstrate how the 8X300's instructions can be assembled to perform some simple, commonly required functions. These examples are written as program




SP1

fragments. They are not complete programs as the Data Declaration and Directive statements have been omitted. Otherwise, they follow standard MCCAP conventions.

#### Looping

Looping is terminated by incrementing a counter and testing for zero. Register R1 is used as counter register and is loaded with a negative number so that the program counts up to zero. Figure 4 illustrates the process.



#### Inclusive-OR (8 Bits)

Generate inclusive-OR of the contents of R1 and R2. Store the logical result in R3. Although the 8X300 does not have an OR instruction, it can be quickly implemented by making use of the fact that (A + B) + (A = B) is logically equivalent to  $A \oplus B$ .

	INCLUSIVE-OR		
MOVE	R2,AUX	Load one of the operands into AUX register so that it can be used as the implicit operand of XOR and AND instructions.	
XOR	R1,R3	Take exclusive OR of AUX and R1. Store result in R3.	
AND	R1,AUX	Take AND of AUX and R1. Place re- sults in AUX.	
XOR	R3,R3	Take exclusive OR of AUX (A · B) and R3 (A + B). Store result in R3. R3 now contains inclusive OR of R1 and R2.	
TIME: 1	TIME: 1.0 microseconds		
Figure 5			

### **Two's Complement (8-Bits)**

Generate the two's complement of the contents of R2. Store the result in R3. Assume that R2 does not contain  $200_8$ .

	TWO'S	COMPLEMENT
XMIT	-1,AUX	Load AUX in preparation for XOR.
XOR	R2,R3	1's complement of R2 is now in R3.
XMIT	1,AUX	Load AUX in preparation for ADD.
ADD	R3.R3	2's complement of R2 is now in R3.
TIME: 1	0 microsecor	
		Figure 6

#### 8-Bit Subtract

Subtract the contents of R2 from the contents of R1 by taking the two's complement of R2 and adding R1. Store the difference in R3.

8-BIT SUBTRACT		
хміт	-1,AUX	Perform 2's complement, R2.
XOR	R2,R3	• ·
XMIT	1,AUX	
ADD	R3,AUX	2's complement of R2 is now in AUX.
ADD	R1,R3	R1-R2 is now in R3.
TIME: 1	25 microseco	onds

Figure 7

# 16-Bit ADD, Register to Register

Add a 16-bit value stored in R1 and R2 to a 16-bit value in R3 and R4. Store the result in R1 and R2.

16-BIT	ADD, RE	GISTER TO REGISTER
MOVE	R2,AUX	Move low order byte of first operand to AUX in preparation for ADD.
ADD	R4,R2	Add the low order bytes of the two operands and store the result in R2. R2 contains the low order byte of the result.
MOVE	R1,AUX	Move high order byte of first operand to AUX.
ADD	OVF, AUX	Add in possible carry from addition of low order bytes.
ADD	R3,R1	Add the high order bytes plus carry and place result in R1. R1 contains the high order byte of the result.
TIME: 1.	25 microsecor	

Figure 8

#### 16-Bit ADD, Memory to Memory

Add a 16-bit value in Working Storage, OPERAND1, to a 16-bit value in Working Storage, OPERAND2, and store result in Working Storage OPERAND1. H1 and L1 represent the high and low order of bytes OPERAND1. H2 and L2 represent the high and low order bytes of OPERAND2.

ADD, M	MEMORY TO MEMORY
L2,IVR	Transmit address of low order byte of second operand to IVR.
L2,AUX	Move low order byte to AUX
L1,IVR	Transmit address of low order byte of first operand to IVR.
L1,L1	Add low order bytes and store result in L1.
OVF,AUX	Move possible carry from addition of low order bytes to AUX register.
H2,IVR	Add high order byte of second oper- and to possible carry. Store result in AUX.
H2,AUX	
H1,IVR	
H1,H1	High order byte of sum is in H1. Low order byte of sum is in L1.
i microsecor	nds
	L2,IVR L2,AUX L1,IVR L1,L1 OVF,AUX H2,IVR H2,AUX H1,IVR H1,H1


Figure 9

# Byte Assembly From Bit Serial Input

This is typical of problems associated with interfacing to serial communications lines. An 8-bit byte is assembled from bit inputs that arrive sequentially at the Interface Vector. A single bit on the Interface Vector

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO

named STROBE is used to define bit timing, and a second bit, named INPBIT, is used as the bit data interface. Figure 10 illustrates the byte assembly.



#### BYTE ASSEMBLY PROGRAM

ill be used as a character r. It has been cleared.
ill be used as a bit counter.
t IV Byte that contains IT and STROBE.
STROBE for data ready. MOVE instruction is exe- only when STROBE = 1.
until STROBE = 1.
te R1 one place right. This a zero in the least signifi- bit position. Then take the sive OR of this rotated on of R1 and of AUX. Place esult in R1. The least sig- nt bit of R1 will now equal ttest value of INPBIT.
ement R2. is not yet zero, then more nust be collected to com- the byte being assembled.
instruction will only be ted when 8 bits have been eted. After this is done, it is necessary to rotate one time to get the last INP- to the high order bit posi- of R1. nimum)

Figure 11

#### **Rotate Left**

The 8X300 has no instructions which explicitly rotate data to the left. Such an instruction would be redundant because of the circular nature of the rotate operation. For example, a rotate of two places to the left is identical to a rotate of six places to the right. The rotate n places to the left in an 8-bit register, rotate 8-n places to the right. This example illustrates a rotate of the contents of R4 three places to the left.

MOVE R4(5),R4


TIME: 250 nanoseconds

#### **Three Way Compare**

The contents of R1 are compared to the contents of R2. A branch is taken to one of three points in the program depending upon whether R1 = R2, R1 < R2, or R1 > R2.



## 8X300 CROSS ASSEMBLY PROGRAM (MCCAP)




.

Figure 13

#### INTERRUPT POLLING PROGRAM CONTROL, IVL Choose proper IV Byte by transmitting its ad-XMIT dress to IVL register Execute the one in-struction whose ad-dress is the sum of XEC JTABLE (CONTROL),8 struction who dress is the JTABLE and JTABLE and the con-tents of CONTROL. The 8 indicates the length of the table JTABLE JMP ALPHA1 Table of 8 instructions one of which is execut-ed as a result of the XEC instruction above. JMP ALPHA2 JMP ALPHA8 TIME: 750 nanose Figure 15

#### Bit Pattern Detection In An I/O Field

Test input field called Input for specific bit pattern, for example: 1 0 1 1. If pattern is not found, branch to NFOUND, otherwise continue sequential execution. Figures 16 and 17 illustrate the procedure.



8X300 MICROPROCESSOR APPLICATIONS MEMO

#### **Interrupt Polling**

Continue


Continue


TIME: 2.0 microseconds

EQUAL

LESS

Three external interrupt signals are connected to three IV bits. The three bits are scanned by the program to determine the presence of an interrupt request. A branch is taken to one of eight program locations depending upon whether any or all of the interrupt request signals are present. The IV bits associated with the interrupt requests are wired to the low order three bits of the IV byte named Control. Figures 14 and 15 illustrate the interrupt polling.





BIT P	ATTERN DE	TECTION PROGRAM
хміті	INPUT,IVL	Choose proper IV Byte by trans- mitting its address to IVL regis- ter.
ХМІТ	1011B,AUX	Store desired bit pattern in AUX register for use as implicit oper- and of XOR instruction.
XOR	INPUT,AUX	Take exclusive OR of the con- tents of INPUT and AUX. Store the result in AUX. Now the con- tents of AUX will be zero if the contents of INPUT are 1011.
NZT	AUX,NFOUND	Test AUX for zero. Branch to NFOUND if non-zero.
NFOUND Continue TIME: 1.0 microseconds <b>Figure 17</b>		

### **Control Sequence #1**

Set an output bit when an input bit goes high (is set) (see Figure 18).

#### **Control Sequence #2**

Output a specific 5-bit pattern in response to a specified 3-bit input field.


# Subprogram Calls and Returns

The mechanism for managing subprogram calls and returns is based on assigning a return link value to each subprogram caller; this return link value is then used, on exit from the subprogram, to index into the return jump table which returns control to the callers of the subprogram. Figure 21 is an example of a subprogram called from four different locations in the main program.

As seen from Figure 21, each subprogram (or procedure) caller is assigned a "tag" or index values ranging from 0 to 3, or a total of four index values for the four callers. Before jumping to the subprogram, the index value is placed in a previously agreed upon location, register R11 in this case. Upon exit from the subproutine, the index value stored in R11 is used as an offset to the Program Counter in order to execute the proper JMP instruction. The key to returning to the proper caller is the index jump table. Figure 22 gives a detailed description of the return operation.

## 8X300 CROSS ASSEMBLY PROGRAM (MCCAP)

#### 8X300 MICROPROCESSOR APPLICATIONS MEMO



SP1

signetics

•••••

JMP JMP JMP JMP

XEC \*+1(R11) Execute JMP located at

b. Subroutine Figure 22

\*\*1(R11) Execute JMP located at current PC + 1 + (R11). 000141<sub>8</sub> Return to Caller #1 001362<sub>8</sub> Return to Caller #2 003262<sub>8</sub> Return to Caller #3.

Subroutine Return Code

TABL

177

#### ABSTRACT

Many possible applications for microprocessors demand a very quick response to requests for action or information. While MOS microprocessors are relatively cheap, they do not generally possess the necessary speed. Although bipolar microprocessors tend to possess greater speed, they are mostly designed as general purpose devices, which means that they are not ideally suited to the requirements of a fast real-time microcomputer system. The Signetics 8X300 microprocessor has been specifically designed to fulfill this role. This article describes the architecture and instruction set of the 8X300 and, by the use of examples, explains the capabilities and applications of the device.


Considerably improved data throughout is obtained from the use of separate data and address buses for the program memory, coupled with extremely flexible I/O control. Data may be input, modified and output all in the same instruction by the use of the two independent, parallel I/O ports.

### INTRODUCTION

As semiconductor technology improved, allowing greater die area with economically acceptable yield, the amount of logic that could be put on a marketable integrated circuit increased. It naturally followed that rather than provide more individual elementary gates on a single die, these gates would be interconnected to afford the user of these chips more complicated logic functions in a single package. The attractiveness of the more complex integrated circuits compelled semiconductor manufacturers to strive for increasing circuit density.

The prospect of putting an entire, although elementary, computer CPU on a single die focused attention on those fabrication processes which allowed the greatest densities. Therefore, the MOS process was the first to yield an entire microprocessor on a chip. Unfortunately, a price was paid in that the MOS processes did not produce as high a speed of logic element as the usual bipolar processes. Because of density limitations, the bipolar process could only produce the less dense parts of chip microprocessors—the bit slices.

Now, however, the improvements in bipolar technology permit the construction of single chip microprocessors with all of the performance advantages of bipolar Schottky technology. Such a circuit has been fabricated and is being produced with significantly high yield to allow commercial availability of quantity parts. The product is the 8X300 microprocessor produced by Signetics. It is the purpose of this paper to



present the 8X300 by discussing the architecture and some of the key fabrication and technology features of the microprocessor. This paper concludes with a brief review of some of the present as well as potential applications of this device.

The 8X300 was optimized for control applications rather than for extensive numerical processing, so before the main presentation begins, it is advisable to describe the basic requirements in the envisaged application field of the 8X300.

Control here applies to a wide variety of areas and is not necessarily limited to those specific areas itemized below. The action of control may be the sole purpose of a standalone microprocessor. In such a task, the microprocessor examines statuses at a particular rate and issues command words or bits to the external circuitry to effect the function of the whole machine as it is described in the control program. Thus, the microprocessor selects specific bits defined by the program, tests the bits, and responds or directs by setting or clearing other bits. Although elementary on the surface, this task may be quite complex involving timing, interval measurement, and various forms of decision making, all at potentially high speed. Control may also take the form of bit or word manipulation and data movement such as in data concentrators, communication controllers, disk and tape controllers and similar devices. Here the data destined for storage, transfer or transmission may require alteration (for example bit packing, preamble addition or error detection/correction); consequently the control also involves calculation or data generation. Consider an industrial metal cutter required to form a complex shape as directed by some external data input. Matrix multiplications may be a very necessary part of this controller's process in order to carry out its function.

Thus, we see that controllers in this context may perform a wide variety of bit and arithmetic processing depending upon the type of controller one is discussing. The 8X300 is capable of good performance in all of these control areas.

#### ARCHITECTURE


The architecture of a microprocessor is intimately connected to the technology used to produce the device, for one could




define architectures which are realizable only with certain fabrication approaches. Also, a microprocessor's architecture is described by its instruction set and its input/output structure. So, in this section, the 8X300 will be examined both from the inside—technology, block diagram, etc., and from the outside—instruction set, I/O bus, timing, etc.

The 8X300 is fabricated using standard Schottky technology. Dual layer metallization is used to minimize die area, reduce capacitance and hence maximize the speed of the processor. A microphotograph of the 8X300 die is shown in Figure 1. The die measures 250 mils square and is the largest bipolar microprocessor in existence. The 8X300 is a complete processor on a single chip and, as will be seen later, results in a minimum circuit count processor system. Linear elements are also provided on the die as shown in Figure 2. One functional entity is the clock generator circuit, which oscillates at a frequency determined by an external crystal or timing capacitor. This circuit generates all timing signals required internally by the 8X300 and externally for bus timing. Secondly, a voltage regulator in combination with an externally connected (user-provided) pass transistor, provides a stable low voltage source for the operation of selected internal segments. This voltage is approximately 3 volts and is used in areas where power conservation rather than speed is a prime concern. (The 3 volts does not imply  $\mathsf{I}^2\mathsf{L}$ utilization.) Maximum current used is 450mA (300mA typical) with 150mA used in the 5 volt (V<sub>CC</sub>) connection and 300mA used in the 3 volt (V<sub>CR</sub>).

With the regulator, the entire processor operates from a single +5 volt supply over the commercial temperature range (0° C to





+70°C). The 8X300 is packaged in a 50-pin dual-in-line ceramic package.

The block diagram of the 8X300 processor is shown in Figure 3. It does not show the circuitry just described. First, note that full instruction decoding logic is provided to interpret the instruction classes and perform the indicated operation. This will be discussed in more detail later. This decoding and control logic provides all internal signals required as well as certain control lines for data input and output. These lines are RB, LB, WC, SC and MCLK. External control may be applied to hold the 8X300 in a non-processing or wait state (via halt) or force the processor to instruction address zero (reset). The processor also contains its own program counter (PC) which is automatically incremented upon instruction execution or, in certain cases, is not incremented or is loaded with a new value. Current address control, provided by the address register (AR) may be derived all or in part from the program counter, the instruction data (AR0-AR4) or from the output of the ALU (AR5-AR12). Thus, the present and future instruction to be executed may be altered through instructions or the condition of selected data.

#### Input/Output

Separate buses are provided for instruction address and instruction data. The current contents of the address register (AR) are presented on a 13-bit bus (A0-A12) to the program memory to fetch the 16-bit instruction word. The 8X300 possesses the capability of directly addressing 8K of program storage. The instruction word enters the processor via the instruction bus (I0-I15) and is stored in the instruction register (R).


The processing part of the 8X300 is shown in the upper half of Figure 3. The entire processor is oriented about 8-bit data manipulation; therefore interfaces to external circuitry use an 8-bit bus, designated the Interface Vector (IV) bus (IV0-IV7). For internal storage of data, eight 8-bit read/ write registers are provided, designated R1-R6, R11 and AUX (auxiliary). The auxiliary register contains one of the operands that are used in two operand instructions such as ADD, AND and XOR (Exclusive-OR). A 1bit overflow register (OVF) is provided to store the overflow resulting from add operations. The IV latch is not addressable, but stores original data brought in from the IV bus to be used in the merge operation prior to output. At the heart of the processing is the ALU which performs various arithmetic and logic operations on data. The ALU, when combined with the rotate, mask, shift and merge elements, permits unique data operations.


Before proceeding, it is essential that the IV bus concept be explained. From this, we shall go back and discuss the architecture and instruction set in greater detail. The IV bus serves both as an address and data bus and is accompanied by the bus control signals shown in Figure 4. Since the bus carries addresses as well as data, I/O ports must be enabled before data transfers may take place. This is usually accomplished by presenting an address on the bus under program control. The control line SC is used to indicate address content of the bus. When presented with an address, an I/O port either enables itself (becomes active on the bus to accept or present data) if the address presented is its own, or disables itself (becomes inactive) if the address.

Together with this, processor I/O ports have been designed which allow 1 of 512 interface vector bytes to be selected without decoders. Having two ports, one for the user and the other to the microprocessor, these IV bytes are completely bidirectional. The unique feature of these bytes is the way in which they are addressed. Each IV byte has an 8-bit field programmable address, which is used to enable the microprocessor port, allowing data transfer through it.

To effect input and output data transfer, the 8X300 IV outputs are three-state drivers. Additionally, to control external devices, the 8X300 issues the write command, WC, which indicates whether data transfers are read (into the 8X300) or write (out of the 8X300). The bus direction is entirely under control of the 8X300.

A unique feature of the 8X300 is the partitioning of the bus into two banks, designated left bank (LB) and right bank (RB). Using the LB and RB signals from the processor as master enables for the I/O ports, the processor may dynamically select ports as Figure 5 illustrates. Two I/O ports may be active during one cycle provided that they are on opposite banks. To do this,






I/O ports recognize addresses, data or controls only when enabled by the bank signal to which they are connected. Clearly, the bank partitioning may be considered as a ninth address bit which is alterable by the processor within an instruction. (The 8X300, therefore, has 512 direct I/O port address capability.) A general data operation between two I/O ports could follow the following steps. First, an address is presented to one bank enabling a selected I/O port and disabling all others on that bank. Secondly, another address is presented to the opposite bank effecting a similar selection there. Subsequently, in one instruction cycle, the 8X300 may accept data from one port (on one bank), operate on the data and deposit the result in the other port in the second bank. If the working storage of the registers is not sufficient, additional storage can be added using an I/O port address to add another 256X8 words of RAM . See Figure 6.

In order to fully appreciate the speed of the last operation, accepting data from one port and depositing it on the other, it is necessary to explore the details of the instruction cycle. Each 8X300 operation is executed in one instruction cycle which is subdivided into four quarter cycles. The quarter cycles are shown in Figure 5. The instruction address for an operation is presented at the output during the third quarter of the previous instruction cycle. With a memory of sufficient speed, the instruction is returned and accepted by the processor during the first guarter of the cycle in which that instruction is to be executed. The instruction is decoded and used to direct the operation of the processor throughout the cycle.

For data processing, the instruction cycle may be viewed as having two halves. During the first half of the cycle, data to be processed is brought into the processor and stored in the IV latch. This is accomplished during the first quarter cycle. The next quarter cycle of this first half is used to bring the data through the ALU, thereby processing the data as required by the instruction. The second half cycle is the output phase during which the data is presented to the IV bus and finally clocked into the appropriate I/O port after bus stabilization. The processor issues MCLK for this purpose.

Bank selection during input and output phases is independent, thus data may be input from the right bank and deposited in the left bank or vice-versa, or to and from the same bank if the same IV is used. Bank selection during instruction cycle phases is specified by the instruction. Therefore, the processor may input data from one port, operate on the data and return it to a second port in one instruction cycle time. Remember that instruction fetching is concurrent with data operations. The cycle time is 250ns, making the 8X300 comparable in



speed on a microcycle basis, to bipolar slice systems.

#### **Instruction Set**

The power of the 8X300 architecture is embodied in the instruction set which controls the ALU, rotate, mask, shift and merge functions to provide for various data operations. Each 16-bit instruction word is subdivided into several fields. The arithmetic and logical instructions follow the format shown in Figure 7. There are eight instruction classes each with variations depending upon the operand specifications. These instructions provide for:


```
Arithmetic and logic operations—
Add And and XOB
```

#### Data movement-

Move and XMIT (transmit)

Context alteration-

JMP (unconditional jump), NZT (test and branch on non-zero) and XEC (execute the instruction at the address specified without program counter alteration)




The operand fields specify the source of the data as one of the internal registers or from the IV bus as left bank or right bank, and the destination of the data as one of the internal registers, left bank or right bank or as left bank or right bank or as left bank or right bank addresses. Additionally, these fields specify the length and position of the data which is to be processed. As an example, see Figure 8.

Before going through an example, some features of this instruction should be explained. The first 3 bits are used for the op-code. The 5 source bits contain two separate information groups: The first 2 bits (3 and 4) define the actual source while the next 3 bits (5, 6 and 7) define the least significant bit of the variable length field of the source. These are represented in the diagram by two digits—the first modulo 4 and the second modulo 8. In the example the first digit being 2 selects left bank I/O (right bank = 3).


The length of the source data field is specified by the length (bits 8, 9 and 10). The 5 destination bits are represented by two digits—the first modulo 4 and the second modulo 8, as the source. In Figure 8, the destination is an internal register, specified by the first digit being 0 or 1. The actual register is specified by the value of the second digit. These operand fields control the rotate, mask and shift operations as data proceeds through the microprocessor.

Rather than go through the details of the complete instruction set, it is more instructive to proceed with an example which will serve to illustrate what may be done with a single instruction. What shall be done in this




example is to select two I/O ports, add the contents of the AUX register to a specified segment of the source, merge the result with the original data and deposit the result at the destination.

Suppose the source of the data is in IV port, address 5 on the left bank, and the destination address is contained in internal register R3. Further suppose that the AUX register already contains the required value to be added. First, the I/O ports are selected: XMIT 5, IVL (transmit the number 5 to the bus as left bank address). MOVE R3,IVR (move contents of R3 to the bus as a right bank address). The I/O ports have now been enabled using two instructions-500ns total thus far. Now perform ADD LB, RB (add left bank to AUX and deposit in right bank port). The add instruction is shown in Figure 9 where the add operand fields specify the selection of bits throughout rotate and length (mask), and after addition specify the position of merge (shift) in the original data. Although the source, length and destination fields shown here are unique to the MOVE, ADD, AND and XOR instructions, the comments made about these fields also apply to the fields of all the other instructions. Port 5 on the left bank is assumed to contain a<sub>0</sub>-a<sub>7</sub> (Figure 10) and the AUX register is assumed to contain b<sub>0</sub>-b<sub>7</sub>. The source field specifies selecting bits starting with a5 and the length field specifies taking 3 bits to the left. Thus, a<sub>5</sub>, a<sub>4</sub> and a<sub>3</sub> are masked off and right justified. Note that this requires that only contiguous bits be selected for operation. Next, the selected bits are added to the same length of bits (beginning at the right) from the AUX register.



Thus, the sum  $(a_3, a_4, a_5) + (b_5, b_6, b_7)$  is computed producing a 3-bit sum, S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub> (and a possible overflow). The destination field of the add instruction then specifies a shift of 1 bit to the left. The shift is made and the 3 bits of the sum are merged with the original source data. Note that the same length specification (3 in the example) applies in source selection, operation and merge functions and is not alterable within one instruction cycle. The destination contains the set of bits shown in Figure 10 after the add operation. Note that the entire set of rotate, mask, add, shift and merge functions took place in one instruction cycle time.

The content of each field can be represented by a set of digits. These digits have a direct relation to the specific operations which the data undergoes as it is directed along the 8X300 internal data paths. The op code for add is 1. This is followed by a two digit source field. The source field is in fact two fields (in this particular case) in which



the first digit, 2, specifies left bank, while the second digit specifies the rotate operation which is to be performed on the incoming data. The L or length field specifies the number of bits to be accepted for ALU operation. This is the mask function specification and selects a quantity of bits counting from the right. The masking operation takes place after the rotate. The destination field, like the source field, specifies the bank or internal register (right bank in this case), and for the bank destination, also specifies the shift operation.

There is one important point to note about the instruction format. Since the fields are easily represented by octal digits and since these digits have a direct relation to the function specified by the field, programming the 8X300 is very easy. Simple mnemonic representation of each of the field specifications, such as ADD for the add function, LB and RB for left bank and right bank and so forth, are easily translated into the octal representation. With this convenience, several hundred lines of program code can be easily generated by hand from the mnemonic representation. Consequently, for small tasks (i.e., less than 500 instructions), an assembler is not essential for efficient programming. A simple conversion is required to generate the actual program memory content.

The above example is typical of what can be done with the MOVE, ADD, AND and XOR instructions. However, the control functions perform differently and are worthy of further attention. Specifically, the XEC (execute) instruction is powerful in that it may be register or I/O vectored. The XEC instruction temporarily changes the contents of the address register for the one instruction cycle following the XEC while allowing sub-

sequent control to be resumed through the program counter. In this light, XEC may be viewed as calling a single instruction subroutine. The XEC instruction performs the vectoring by concatenating the higher order program counter contents with a number determined, in part, by the contents of one of the internal registers or by the content of an I/O port. Thus, the XEC instruction may be used to sequence through a list where the list counter is an internal register, or it may be used to branch to a specific service routine based on some external status reflected in a selected I/O port.

#### **APPLICATIONS**

The 8X300 may be exploited in a variety of applications where high speed is required and where the architecture fits the particular requirement. The 8X300 may serve in disk controllers, communications data concentrators and demultiplexers, tape controllers, industrial process controllers, video controllers including entertainment and games, as well as CRT/keyboard terminals, plus a variety of other applications. Principally, the 8X300 affords its greatest service to the user in high speed, relatively sophisticated systems. For example, a low speed MOS processor might be used to control a CRT display and do so economically. However, add the requirement to do data processing for, say, graphics or color display, then the 8X300 becomes increasingly attractive. With 8-bit parallel to serial conversion, the 8X300 may easily process data and directly produce video for alphanumeric display. Generally, one may conclude that the 8X300 serves well where the control processor is required to be in the data path. In controlling computer peripherals, one alternative is to use a single 8X300 processor to control a number of peripherals, as opposed to having one lower speed, less costly processor with separate memory and auxiliary circuits in each peripheral.

Economically, the 8X300 is certainly competitive with the bit slice approach. For those who need the performance, the 8X300 affords a complete, single chip processor at a power consumption of only 1.5 watts in contrast to three to four chips for a bit slice equivalent using nearly 5 watts.

The typical system configuration for the 8X300 is shown in Figure 4. The 8X300 interfaces to the external world through a convenient number of I/O ports connected to the IV bus. Program storage is provided by a suitable ROM or PROM, but RAM could be used here also depending upon the user's application. However, in the more common control applications, the function of the processor is dedicated and, consequently, there is no need to have alterable program storage. This reasoning is also evident in the 8X300 architecture, as exem-

plified in Figure 4. It is clear that there is no direct connection between the program store and the I/O system, as opposed to other microprocessors (the MOS microprocessor in particular) in which instructions are fetched over the same bus on which data and I/O transfers take place.

Figure 4 also emphasizes the compact nature of the processor system. Note that the CPU and program store are realized in as few as three packages (e.g. 8X300 with two 82S115 chips). I/O ports are added as required for the particular system configuration.

Connections to the IV bus are not restricted to the 8T32 type of addressable bidirectional I/O port. Depending upon requirements, a number of devices may be employed. Working storage in the form of RAM may be interfaced directly to the IV bus with an 8T31 or other suitable device used as an address latch. This affords the user temporary storage for data and status information. ROM may also be provided in order to access fixed constants for use by the processor. Examples of such ROM include sine function look-up tables, coordinate translation constants, sensor linearization curves, etc.

Some users have objected to the overhead cost in addressing I/O ports prior to an operation. As in the example used in this paper, 500ns (two instructions) were taken up in selecting I/O ports prior to the major data operation. This is acceptable if ports continue to be accessed for a number of times and thereby reduce the addressing overhead. However, for those who see this as a limitation, there is a convenient alternative. The instruction memory may be extended such that an extra field appears as an additional bus which is applied to each I/O port. Port selection (addressing) would then be done upon instruction fetch. No latch addressable I/O ports would be used, but the normal active-on-address-decode scheme would be employed. The address field may be as wide as required to serve all system I/O ports and if necessary memory. Bus left bank and right bank partitioning would still be used, so the address field would contain two addresses, one for each bank. With this scheme, an entire operation such as described earlier, including the selection of I/O ports, could be accomplished in 250ns.

## CHAPTER 5 DEVELOPMENT SYSTEMS AND PROGRAMS

#### INTRODUCTION

Microprocessors are considerably different from the random logic which they replace, consequently the development of microprocessor based systems is equally different. The interconnection of hardware devices is generally simplified with microprocessors and a major portion of the system function is carried out through the appropriate software or firmware. While the hardware configurations are generally variations of the basic controller or CPU, structure the firmware is tailored specifically for the system design. Thus firmware development is a significant and vital portion of a microprocessor based system designing and equipment which speeds this development and further enhances the attractiveness of microprocessors.

Once software is developed, the system development advances to the firmware hardware integration phase. This iterative process of test and software modification (or hardware modification) results in a functional system design. PROMS are then fused with the debugging programs and the system is finalized. This process is made convenient by equipment which electrically simulates the microprocessor system along with the firmware program.

This chapter describes the development systems available to the microprocessor user which expedites the two system development phases outlined above.

#### **COMPATIBLE PRODUCTS**

The following manufacturers produce equipment which can be made use of in developing systems which use Signetics components.

SIGNETICS PRODUCT	INDUSTRY STANDARD DEVELOPMENT AID
8X300	<ul> <li>Scientific Microsystems (SMS)</li> <li>520 Clyde Ave. Mt. View 94043</li> <li>Microcontroller Simulator (MCSIM)</li> </ul>
8X300, 3000 Series, 2901 FPLA/PROMs (Programming)	<ul> <li>SMS ROM Simulator</li> <li>Data I/O Corp. POB 308, 1297 N.W. Mall Issaquah, Wash. 98027</li> <li>Curtis Electro Devices P.O. B 4090 Mountain View, CA. 94040</li> </ul>

## CHAPTER 6 MILITARY

The Signetics Mil 38510/883 Program is organized to provide a broad selection of processing options, structured around the most commonly requested customer flows. The program is designed to provide our customers:

- Standard processing flows to help minimize the need for custom specs.
- Cost savings realized by using standard processing flows in lieu of custom flows.
- Better delivery lead times by minimizing spec negotiation time, plus allows customers to buy product off-the-shelf or in various stages of production rather than waiting for devices started specifically to custom specs.

The following explains the different processing options available to you. Special device marking clearly distinguishes the type of screening performed.

#### JAN QUALIFIED

JAN Qualified product is designed to give you the optimum in quality and reliability. The JAN processing level is offered as the result of the government's product standardization programs, and is monitored by the Defense Electronic Supply Center (DESC), through the use of industry-wide procedures and specifications.

JAN Qualified products are manufactured, processed and tested in a government certified facility to Mil-M 38510, and appropriate device slash sheet specifications. Design documentation, lot sampling plans, electrical test data and qualification data for each specific part type has been approved by the Defense Electronic Supply Center (DESC) and products appear on the DESC Qualified Products List (QPL-38510).

Group B testing, per Mil-Std-883 Method 5005, is performed on each six weeks of production on each slash sheet for each package type. Group C, per Mil-Std-883 Method 5005, is performed every ninety days for each microcircuit group. Group D testing, per Mil-Std-883 Method 5005, is performed every six months for each package type.

In addition to the common specs used throughout the industry for processing and testing, JAN Qualified products also possess a requirement for a standard marking to be used throughout the IC industry.

#### **JAN PROCESSING**

This option is extremely useful when the reliability and screening of a JAN device is required, however, Signetics is not listed on the QPL for the product needed. Processing is performed to Mil-Std-883 Method 5004, and product is 100% electrically tested to the appropriate JAN slash sheet.

Group B, C and D data for JAN processed and the other military processing levels which follow, consists of Group B and D testing performed per Mil-Std-883 Method 5005, every six months minimum by package type and Group C per Mil-Std-883 Method 5005, is run every ninety days on each microcircuit group.

#### **JAN REL**

Processing to this option is ideal when no JAN slash sheets are released on devices required. Product is processed to Mil-Std-883 Method 5004, and is 100% electrically tested to industry data sheets. (Specific parameters required by a customer may also be included.)

#### /883B

This is a lower priced version of the JAN Rel option described above. Processing is identical with the only exceptions being the dc electrical testing over the temperature range and ac electrical testing at room temperature are performed as a part of Group A instead of 100%.

#### **MIL TEMP**

If you need a Military temp. range device, but do not require all the high reliability screening performed in the other processing options, our Mil-Temp. product is ideal. Mil-Temp. parts are the standard full Mil-Temperature range product guaranteed to a 1% AQL to the Signetics data sheet parameters.

#### **MILITARY GENERIC DATA**

Signetics has a new program for those customers who require qualification data on their products. This program allows our customers to obtain reliability information without the necessity of running Groups B, C and D inspections for their particular purchase order. It provides for the customer something that has not been readily available before in the semiconductor industry in that all Military Generic Data is controlled and audited by both Government Inspection and Quality Assurance.

Signetics Military Generic Data is generated by the Military Products Division. The data is compiled from 1) JAN qualification lots, and 2) Data generated by qualification lots run for other reliability programs.

A Military Generic family is defined as consisting of die function and package type families.

A Generic die function lot qualifies a ninety day manufacturing period and a representative package type qualifies a one hundred and eight day manufacturing period.

#### **Military Generic Data**

- Allows our customers to qualify Signetics products based on existing qualification data performed at Signetics.
- Allows our customers to reduce costs and improve deliveries.
- Provides assurance that all Signetics die function families and packages meet JAN and customer reliability requirements.
- Provides and attributes summary to the customer backed by lot identity and traceability.

Generic Quality Conformance Data is supplied upon customer request in a format conforming to either Notice 2 (March 1, 1976) or Notice 1 (February 5, 1975) of Mil-Std-883A. Testing to either notice is considered equivalent, since only the test frequency has been altered. Table 2 provides the definition and qualifying manufacturing periods as outlined in Notice 1 and Notice 2 of Mil-Std-883A.

SCREEN	MIL-STD-883 METHOD	CLASS A	REQUIRE- MENT	CLASS B	REQUIRE- MENT	CLASS C	REQUIRE- MENT
Internal Visual (Preseal) <sup>1</sup>	2010	Cond A	100%	Cond B	100%	Cond B	100%
Stabilization Bake	1008 (24 hr min.)	Cond C min	100%	Cond C min	100%	Cond C min	100%
Temperature Cycling <sup>2</sup>	1010	Cond C	100%	Cond C	100%	Cond C	100%
Constant Acceleration	2001	Cond E min Y1 plane	100%	Cond E min Y1 plane	100%	Cond E min Y1 plane	100%
Visual Inspection <sup>11</sup>			100%		100%		100%
Seal <sup>₄</sup>					[		
Fine Leak Gross Leak	1014	Cond A or B Cond C2	100%	Cond A or B Cond C2		Cond A or B Cond C2	
Serialization			Note 7				
Critical Electrical Parameters (pre Burn-in)	Subgroup A-1 (note 4)	Read and Record	100% Note 8	Optional	Note 5	Not Required	
Burn-in Test	1015 T <sub>A</sub> = + 125°C	240 hours min.10	100%	160 hours min.	100%	Not Required	
Critical Electrical Parameters (post Burn-in)	Subgroup A-1 (note 4)	Read and Record	100% Note 8	Not Required		Not Required	
Signetics FAILURE CRITERIA		PDA 5%		PDA 10%		Not Required	
Reverse Bias Burn-in <sup>6</sup>	1015.1, T <sub>A</sub> = + 150°C t = 72 hours	Cond A or C <sup>9</sup>	100%	Not Required		Not Required	
Critical Electrical Parameters (post burn-in)	Subgroup A-1	Read and Record	100% Note 8	Required	100%	Not Required	
Final Electrical Test Parameters	Perform 100% go- no-go measure- ments of sub-group A parameters <sup>12</sup>	Subgroups A1, A2, A3, A4, A9, Func- tional tests, truth table when appli- cable (A7)	100%	Subgroups A1, A2, A3, A4, A9, Func- tional tests, truth table when appli- cable (A7)	100%	Subgroup A1, func- tional tests, truth table when appli- cable (A7)	100%
Radiographic Inspection <sup>3</sup>	2012	Yes	100%	Not Required		Not Required	
Quality Conformance Inspection <sup>8</sup>	5005	Class A	Note 10	Class B	Note 10	Class C	Note 10
External Visual	2009	Yes	100%	Yes	100%	Yes	100%

NOTES

 Unless otherwise specified, at the manufacturer's option, test samples for Group B, bond strength (Method 5005) may be selected randomly immediately following internal visual (Method 5004) prior to sealing.

2. For Class B and C devices, this test may be replaced with thermal shock Method 1011, Test Condition A, minimum.

3. The radiographic screen may be performed in any sequence after seal.

4. When fluorocarbon gross leak testing is utilized, Test Condition C2 shall apply as a minimum.

5. When specified in the applicable device specification, 100% of the devices shall be tested.

6. The reverse bias burn-in is a requirement only when specified in the applicable device specification and is recommended only for certain MOS, linear or other microcircuits where surface sensitivity may be of concern. When reverse bias burn-in is not required, interim electrical parameter measurements following burn-in test are omitted. The order of performing the burn-in and the reverse bias burn-in may be inverted.

7. Class A devices shall be serialized prior to interim electrical parameter measurements.

8. Electrical parameters shall be read and recorded.

9. For Class A devices, Test Condition F of Method 1015 and 3.4.2 herein shall not apply.

Samples shall be selected for testing in accordance with the specific device class and lot requirements of Method 5005.

11. At the manufacturer's option, visual inspection for catastrophic failures may be conducted after each of the thermal/mechanical screens, after the sequence or after seal test. Catastrophic failures are defined as missing leads, broken packages or lids off.

12. Detailed test, conditions and limits applicable to each subgroup are given in Signetics data manual electrical characteristics table. See Table 3 for corresponding Group A tests of Mil-Std-883.

#### Table 1 MIL-M-38510/MIL-STD-883 PROCESSING LEVELS

MIL-STD-883A GROUP A SUBGROUP	TEST DESCRIPTION
A1	Static tests at 25°C
A2	Static tests at maximum rated operating temperature
A3	Static tests at minimum rated operating temperature
A4	Dynamic tests at 25°C*
A5	Dynamic tests at maximum rated operating temperature*
A6	Dynamic tests at minimum rated operating temperature*
A7	Functional tests at 25°C
<b>A</b> 8	Functional tests at maximum and minimum rated operating tem- peratures
A9	Switching tests at 25°C
A10	Switching tests at maximum rated operating temperature
A11	Switching tests at minimum rated operating temperature

\*Applicable only to Signetics Analog Products

#### Table 3 MIL-STD-883 GROUP A ELECTRICAL TESTS

#### **BIPOLAR MICROPROCESSORS**

		AVA	LABILITY
PRODUCT	DESCRIPTION	Dip	Flat Pack
3001	Microprogram Control Unit		R
3002	Central Processing Element (2-bit slice)		R
8X300	Interpreter/Microcontroller	1 1	*
2901-1	Central Processing Element (4-bit slice)	*	*

\*Under development

QUALIFIED SUB-GROUPS	QUALIFIES	NOTICE 1	NOTICE 2
A	Electrical Test	n/a¹	n/a¹
В	Package—Same package construction lead finish and devices produced on same production line through final seal.		Data selected from devices manufactured within 24 weeks of manufacturing period.
С	Die/Process—Devices representing the same process families may be used.	Data selected from the rep- resenting devices from the same microcircuit group and sealed within 12 weeks of manufacturing period.	Allows the data to be se- lected from the devices pro- duced within 48 weeks of manufacturing period.
D .	Package—Qualifies the same package construc- tion and lead finished devices produced on the same production line through final seal.	n/a²	Data selected from the de- vices representing the same package construction and lead finish manufactured within the 24 weeks of manu- facturing period. OR If no such data available, manufacturing period extends to 48 weeks.

#### NOTES

Group A is performed on each lot of Signetics devices.
 Group D not offered in Mil-Std-883 Notice 1.

## Table 2 DEFINITION AND QUALIFYING MANUFACTURING PERIODS FOR NOTICE 1 AND 2 MIL-STD-883



#### MILITARY MICROPROCESSOR SUPPORT CIRCUITS

		AVAI	LABILITY
PRODUCT	DESCRIPTION	Dip	Flatpack
LOGIC			
54123	Retriggerable Monostable Multivibrator	F	w
54180	8-Bit Odd/Even Parity Checker	F	w
54298	Quad 2-Input Mux with Storage	F	w
54S182	Look-Ahead Carry Generator	*	*
54S194	4-Bit Bidirectional Shift Register	*	*
54S195	4-Bit Parallel Access Shift Register	*	*
54LS365	High Speed Hex Tri-State Buffer	F	*
54LS366	High Speed Hex Tri-State Buffer	F	*
54LS367	High Speed Hex Tri-State Buffer	F	*
54LS368	High Speed Hex Tri-State Buffer	F	*
8262	9-Bit Parity Generator Checker	F	w
8281	Presettable Binary Counter	F	w
8291	Presettable High Speed Binary Counter	F	w
9602	Dual Monostable Multivibrator	F	w
INTERFACE			
8T09	Quad Bus Driver with Tri-State Output	F	l w l
8T10	Quad D-Type Bus Latch (Tri-State Outputs)	F	w I
8T13	Dual Line Driver	F	w
8T14	Triple Line Receiver/Schmitt Trigger	F	w
8T15	Dual Communication EIA/Mil Line Driver	*	*
8T16	Dual Communication EIA/Mil Line Receiver	*	*
8T26	Quad Bus Driver/Receiver (Tri-State)	F	*
8T28	Quad Bus Non-Inverting Driver/Receiver	1	
	(Tri-State)	F	*
8T32	IV Bytes (Programmable)	1	*
8T33	IV Bytes (Programmable)		+
8T34	IV Bytes (Programmable)	1	*
8T35	IV Bytes (Programmable)		*
8T95	High Speed Hex Buffer/Inverter (Tri-State)	F	*
8T96	High Speed Hex Buffer/Inverter (Tri-State)	F	*
8T97	High Speed Hex Buffer/Inverter (Tri-State)	F	*
8T98	High Speed Hex Buffer/Inverter (Tri-State)	F	*

\*Under development

#### **MILITARY MEMORIES**

#### **BIPOLAR MEMORIES CROSS REFERENCE**

DEVICE	ORGANIZATION	PAC	(AGE*	FAIRCHILD	HARRIS	ммі	INTERSIL	AMD	ТІ
PROMs	001/0				7600.0	5000	5000	27S08	540100
82S23	32X8	F	R	-	7602-2	5330	5600	27506	54S188
82S115	512X8	1	R	-	7644-2	-	5010	-	<b>540000</b>
82S123	32X8	F	R	-	7603-2	5331	5610	27S09	54S288
82S126	256X4	F	R	93416	7610-2	5300	5603	27S10	54S387
82S129	256X4	F	R	93426	7611-2	5301	5623	27S11	54S28
82S130	512X4	F	R	93436	7620-2	5305	5604	-	-
82S131	512X4	F	R	93446	7621-2	5306	5624	-	-
82S136	1024X4	F,I	R	93443	7642-2	5352	5606	-	-
82S137	1024X4	F,I	R	93453	7643-2	5353	5626	-	-
82S140	512X8	I	R	93438	7640-2	5340	5605	-	-
82S141	512X8	I	R	93448	7641-2	5341	5625	-	-
82S180	1024X8	1	R	-	-	5380	] - ]	-	-
82S181	1024X8	I	R	-	-	5381	-	-	- '
82S184	2048X4	I	R	-	-	-	-	-	-
82S185	2048X4	i	R	-	-	-	-	-	-
FPLAs						[	1 1		
82S100	16X48X8	1	R	93459	<b>-</b> .	82S100	-	27S100	-
82S101	16X48X8	i	R	93458	_	82S101	-	27S101	_
PLAs	10/40/0	· ·		00400		020101		210101	
82S200	16X48X8	1	R	-	_	-	-	-	_
82S200	16X48X8	1	R	-	-	_	_	-	-
RAMs	10/40/10	•							
54S89	16X4	-						-	5489
		F	R	-	-	-	1 - 1	-	5469
54S189	16X4	F	R	-	-	-	-	-	
54S200	256X1	F	R	-	-	-	-		54S20
54S201	256X1	F	R	-	-	-	-	-	54S20
54S301	256X1	F	R	-	-	-	-	-	54S30
82S09	64X9	I	R	93419	-	-	-	-	-
82S10	1024X1	F,I	R	93415	-	-	55808	2952	-
82S11	1024X1	F,I	R	93425	-	-	55S18	2953	-
82S16	256X1	F	R	93421	-	5531	5523	2700	-
82S17	256X1	F	R	93411	-	5530	5533	2701	-
82S25	16X4	F	R	93403	0064	5560	5501	3101	-
ROMs						1			
82S215	512X8								
82S223	32X8								
82S224	32X8			1		ł	1		
82S226	256X4								
82S229	256X4								
82S230	512X4								
82S231	512X4						1		
82S280	1024X8								
82S281	1024X8			j					

\*NOTE

R BeO FlatpackF CerdipI Ceramic DIP

#### **MILITARY LOGIC**

#### 5400 SERIES

Г

		5	4	54	LS	54	IS	54	ŧH	]			5	<b>i</b> 4	54	LS	54	s	54	н
DEVICE	DESCRIPTION	F	w	F	w	F	w	F	w		DEVICE	DESCRIPTION	F	w	F	w	F	w	F	w
	OATES			Γ						1		HEX INVERTERS/BUFFERS								
	GATES							1			5404	Hex Inverter	-	0	0	-	-	0	0	
5400	Quad 2-input NAND Gate	0	0	0	0	0	O	0	0	1	5405	Hex Inverter with o/c	0	0	0	0	0	0	0	0
5401	Quad 2-Input NAND Gate										5406	Hex Inverter with Buffer/	ĺ			. 1				
	with o/c	0	0	0	0	-	-	0	0			Driver with o/c		0	-	-	-	-	-	-
5402	Quad 2-Input NOR Gate	0	0	0	0	0	ο	-	-	1	5407	Hex Buffer/Driver with o/c	0	0	- 1	-	-	- ]	-	- 1
5403	Quad 2-Input NAND Gate										5416	Hex Inverter Buffer/Driver								
	with o/c		0	0	0		ο	-	-			with o/c		0		-	-	-	-	-
5408	Quad 2-Input AND Gate	0	0	0	0	0	ο	0	0		5417	Hex Buffer/Driver with o/c	0	0	1-	-	-	- 1	-	-
5409	Quad 2-Input AND Gate										5428	Quad 2-Input NOR Buffer		0	0		-	-	-	-
	with o/c	-		0	0	0	0	-	-		5433	Quad 2-Input NOR Buffer	0	0	1	0	-	-	-	-
5410	Triple 3-Input NAND Gate	0		0	0		0	0	0		5437	Quad 2-Input NAND Buffer	0	0	0	0	0	-	-	-
5411	Triple 3-Input NAND Gate	0	0	0	ο	0	ο	0	0		5438	Quad 2-Input NAND Buffer								
5412	Triple 3-Input NAND Gate											with o/c		0		0	-	-	-	-
<b>_</b>	with o/c	0	0	0	0	-	-	-	-		5440	Dual 4-Input NAND Buffer	0	0	0	0	0	0	0	0
5415	Triple 3-Input AND Gate										54125	Quad Bus Buffer Gate								
	with o/c	-	-	0	0		ο	-	-			with 3-State Outputs	0	0			-	-	-	-
5420	Dual 4-Input NAND Gate	0		0	ο		ο	0	0		54126	Quad Bus Buffer Gate with			ļ					
5421	Dual 4-Input AND Gate	0	0	0	0	-	-	0	0			3-State Outputs		0			-	-	-	-
5422	Dual 4-Input NAND Gate										54128		0	0	-	-	-	-	-	-
	with o/c	-	-	0	0	0	0	0	0	ŀ	54140	•	1		ļ					
5426	Quad 2-Input NAND Gate							]				Line/Driver	-	-	-	-	0	0	-	- 1
·	with o/c	-	-		ο	-	-	-	-											
5427	Triple 3-Input NOR Gate	0			0		-	-	-			FLIP-FLOPS								
5430	8-Input NAND Gate	0		0	0	-	-		0	1	5470	J-K Flip-Flop	0	0		-	-	-	-	-
5432	Quad 2-Input OR Gate	0	0	0	0	0	0	-			5472	J-K Master-Slave Flip-Flop	0	0	-	-	-	-	ο	0
5450	Expandable Dual 2-Wide									1	5473	Dual J-K Master-Slave								
	2-Input A0I Gate	0	0	-	-	-	-	-	0			Flip-Flop	0	0	0	0	-	-	0	0
5451	Dual 2-Wide 2-Input A0I Gate	0	0	0	ο	0	Ò	0	0	ŀ	5474	Dual D-Type Edge-Triggered								
5452	Expandable 4-Wide 2-2-2-3											Flip-Flop	0	0	0	0	0	0	0	0
	Input AND-OR Gate	-	-	-	-	- 1	-	0	0		5476	Dual J-K Master-Slave								
5453	4-Wide 2-Input A0I Gate											Flip-Flop	0	0	0	0	-	-	0	0
	(Expandable)		0	-	-	-	-	0		Ľ	5478	Dual J-K Negative Edge-								
5454	4-Wide 2-Input A0I Gate		0	1 °	0	-	-	0	0			Triggered Flip-Flop	-	-	0	0	-	-	-	-
5455	2-Wide 4-Input A0I Gate	-	-	0	0		-	0	0		54101	J-K Negative Edge-				i				
5460	Dual 4-Input Expander	0	0	-	-	-	-	0	0		54400	Triggered Flip-Flop	-	-	-	-	-	-	0	0
5464	4-2-3-2 Input A0I Gate	-	-	-	-		0	-	-		54103	Dual J-K Negative Edge-				l				
5465	4-2-3-2 Input A0I Gate	-	-	-	-	0	0	-	-		54100	Triggered Flip-Flop	-	-	-	-	-	-	0	0
5486	Quad 2-Input Exclusive-			Í							54106	Dual J-K Negative Edge-								
54100	OR Gate		0		0		0	-	-		54107	Triggered Flip-Flop	-	-	-	-	-	-	0	0
54133	13-Input NAND Gate	-	-	-	-	0	0	-	-		54107	Dual J-K Master-Slave		~						
54134	12-Input NAND Gate with					_	_				54100	Flip-Flop	0	Q	lo.	0	-	-	-	-
54100	3-State Outputs	-	-	-	-	0	0	-	-		54108	Dual J-K Negative Edge-							_	1
54136	Quad Exclusive-OR Gate									Ì÷.	54100	Triggered Flip-Flop	-	-	-	-	-	-	0	-
EADOO	with o/c	-	-	0	0	-	-	-	-		54109	Dual J-K Positive Edge-	-	-						
54260	Dual 5-Input NOR Gate	-	-	0	0		0	-	-		54440	Triggered Flip-Flop	0	0	0	0	-	-	-	-
54266	Quad Exclusive NOR Gate	-	-	0	0	-	-	-	-	1	54112	0 0	1		1					
										-	EALAS	Triggered Flip-Flop	-	-	۱°	0	0	0	-	-
											54113	<b>U</b>				_				
												Triggered Flip-Flop	-	-	0	0	0	0	-	-
											54114	<b>v v</b>				_				
												Triggered Flip-Flop	-	-	l°.	0	0	0	-	- 1
														_	·				_	_

г

KEY

o =Available in packages indicated at head of column unless otherwise stated - = No plans yet Blank = Qualification in process

#### **MILITARY LOGIC**

#### 5400 SERIES Cont'd

[		5	4	54	LS	54	IS	5	4H	]		······································		54	54	LS	54	IS	54	H
DEVICE	DESCRIPTION	F	w	F	w	F	w	F	w		DEVICE	DESCRIPTION	F	W	F	W	F	w	F	w
	LATCHES					$\vdash$		$\uparrow$		1		MONOSTABLE								
5475	Quad Bistable Latch	0	0	0	ο	-	-	-	-			MULTIVIBRATORS								
5477	Quad Bistable Latch	-	ο	-	-	-	-	-	-		54121		0	0			-	-	-	-
54100	4-Bit Bistable Latch (Dual)	1	Q	-	-	-	-	-	-		54122	33								
54116	Dual 4-Bit Latch with Clear	1	-	-	-	-	-	-	-			Multivibrator	0	0			· -	-	-	-
54279	Quad S-R Latch	0	0			-	-	-	-		54123									
	SCHMITT TRIGGERS											Multivibrator	0				- '	-	-	-
5413	Dual Hex Schmitt Trigger	0	0	0	ο	_	_		_		54222	Dual Monostable Multivibrator	0	0	0	0		-	-	-
5414	Hex Schmitt Trigger	0	0		0	-	_	-	_			COUNTERS								
54132	Quad Schmitt Trigger	0	õ	1	0	-	-	_	-		5490	Decade Counter	0	о			-	-	-	_
OTIOL		ľ	Ŭ	ľ	Ŭ						5492	Divide-by-Twelve Counter	0	ō			-	-	_	- 1
	DECODERS										5493	4-Bit Binary Counter	6				-	-	_	-
5442	BCD-to-Decimal Decoder	1 -	0			] -	-	-	-		54160	Synchronous 4-Bit Decade	ľ	-						
5443	Excess 3-to-Decimal Decoder	0	0	-	-	-	-	-	-			Counter	0	о	]_	-	-	-	-	-
5444	Excess 3-Gray-to-Decimal										54161	Synchronous 4-Bit Binary		-			1			
	Decoder	0	0	-	-	-	-	-	-			Counter	0	ο			-	-	-	-
5445	BCD-to-Decimal Decoder/										54162	Synchronous 4-Bit Decade								
	Driver with o/c	0	ο	1-	-	-	-	-	-			Counter	0	ο	-	-	-	-	-	- 1
5446A	BCD-to-7 Segment Decoder/										54163	Synchronous Binary Counter	0	ο	0	0	-	-	-	-
	Driver	0	0	-	-	-	-	-	-		54190	Synchronous BCD Up/Down								
5447	BCD-to-7 Segment Decoder/							[				Counter	0	0			-	-	-	-
	Driver	0	0	-	-	-	-	-	-	1	54191	Synchronous Binary Up/Down								
5448	BCD-to-7 Segment Decoder/		_									Counter	0	ο	0	0	-	-	- 1	-
E 4400		0	0	17	-	[ -	-	-	-		54192	Synchronous Decade Up/								
54138	3-to-8 Line Decoder/Demux	-	-	0	0	-	-	1-	-			Down Counter	0	0			-	-	-	-
54139	Dual 2-to-4 Line				-		_				54193	Presettable Binary Up/Down								
EATAE	Decoder/Demux	-	-	0	0	0	0	-	-	Ì		Counter	0	0			-	-	-	-
54145	BCD-to-Decimal Decoder/		-								54196	Presettable Decade Counter/								
54154	Driver with o/c 4-Line to 16-Line Decoder/	0	0			-	-	-	-			Latch (8290)	-	-			-	-	-	-
04104	Demux	h	Q	۱.	Q	-	-	1		{	54197	Presettable Binary Counter/								
54155	Dual 2-Line to 4-Line	1	Q	Ι.	Q	-	-	1-	-			Latch	-	-			-	-	-	-
04100	Decoder/Demux	0	ο	_	-	_	-		_		54290	Decade Counter	-	-			-	-	-	-
54156	Dual 2-Line to 4-Line		0	-		-	-		-		54293	4-Bit Binary Counter	-	-		į	-	-	-	-
	Decoder/Demux	0	ο	-	-	-	_		-			DATA SELECTORS/				ĺ				
54254	4-Line to 16-Line Decoder	1	-	1	0	_	_		_			MULTIPLEXERS								
	2X4 2's Complement-		_		0	-	_	_	_	1	54150	16-Line to 1-Line Mux	1	o	-	-	-	-	-	-
	Multiplier	Ľ	-	ľ	0		-					8-Line to 1-Line Mux	6	ŏ			0	ο	-	-
										1		Dual 4-Line to 1-Line Mux	1 -	ō		_		ō		-
	ENCODERS					1					54157		ľ	-	[	-		-		
54147	10-Line to 4-Line Priority							1				(non-inv.)	0	ο	0	0	о	0	-	-
	Encoder	0	0	-	-	-	-	-	-		54158	Quad 2-Input Data Selector	Γ	-	Ľ					
54148	8-Line to 3-Line Priority											(inv.)	0	0	0	0	ο	0	-	-
	Encoder	0	0	-	-	-	-	-	-	1.	54251									
												3-State Outputs	-	-	0	0	-	-	-	-
											54253	Dual 4-Line to 1-Line Data								
												Selector/Mux	-	-	0	0	0	0	-	-
											54257	Quad 2-Line to 1-Line Data	1							ļ
												Selector/Mux	-	-			-	-	-	-
											54258	Quad 2-Line to 1-Line Data	1							
												Selector/Mux	-	-			-	-	-	-
											54298	Quad 2-Input Mux	1		1					
												with Storage	0	ο	-	-	-	-	-	-
											Lange of the second sec	· · · · · · · · · · · · · · · · · · ·	<u>(</u>		L					

KEY

o = Available in packages indicated at head of column unless otherwise stated
 - = No plans yet
 Blank = Qualification in process

#### **MILITARY LOGIC**

#### 5400 SERIES Cont'd

#### 8200 SERIES

		5	4	54	LS	54	4S	54	ŧН
DEVICE	DESCRIPTION	F	w	F	W	F	w	F	w
	SHIFT REGISTERS								
5491	8-Bit Register	0	0	-	-	-	-	-	-
5494	4-Bit Shift Register					ļ			
	(PISO)	0	0	-	-	-	-	-	-
5495	4-Bit Left-Right Shift								
	Register	0	ο			-	-	-	-
5496	5-Bit Shift Register	0	о			-	-	-	-
54164	8-Bit Parallel-Out Serial								
	Shift Register	0	-	0	0	-	-	-	-
54165	Parallel-Load 8-Bit Shift								
	Register	0	о	-	-	-	-	-	-
54166	8-Bit Shift Register	0	о	-	-	-	-	-	-
54170	4X4 Register File	0	-	0	0	-	-	-	-
54194	4-Bit Bidirectional								
	Universal Shift Register	0	0			-	-	-	-
54195	4-Bit Parallel-Access								
	Shift Register	0	0			-	-	-	-
54198	8-Bit Shift Register		-	-	-	-	-	-	-
54199	8-Bit Shift Register	1	-	-	-	-	~	-	-
54670	4X4 Register File								
	(3-State)	-	-	0	ο	-	-	-	-
	ARITHMETIC ELEMENTS								
5480	Gated Full Adder	0	0	-	-	-	-	-	-
5483	4-Bit Binary Full Adder	0	0	0	0	-	-	-	-
5485	4-Bit Magnitude Comparator	0	0			0	0	-	-
54180	8-Bit Odd/Even Parity								
	Generator/Checker	0	0	-	-	-	-	-	-
54181	4-Bit Arithmetic Logic Unit	i	-		Q	1	- 1	-	-
54182	Look-Ahead Carry Generator	0	о	-	-	-	-	-	-

DEVICE	DESCRIPTION	PAC	AGE
	ARITHMETIC ELEMENTS		
8243	8-Bit Position Scaler		Q
8260	Arithmetic Logic Unit	1	Q
8261	Fast Carry Extender	F	w
8262	9-Bit Parity Generator and Checker	F	w
8269	4-Bit Comparator	F	W
	COUNTERS		
8280	Presettable Decade Counter	F	w
8281	Presettable Binary Counter	F	Ŵ
8284	Binary Up/Down Counter	F	w
8285	Decade Up/Down Counter	F	Ŵ
8288	Divide-by-Twelve Counter	F	Ŵ
8290	Presettable High Speed Decade Counter	F	W
8291	Presettable High Speed Binary Counter	F	W
8292	Presettable Low Power Decade Counter	F	Ŵ
8293	Presettable Low Power Binary Counter	F	W
	DECODERS		
8250	Binary-to-Octal Decoder	F	w
8251	BCD-to-Decimal Decoder	F	Ŵ
8252	BCD-to-Decimal Decoder	F	Ŵ
	GATES	1	
8241	Quad Exclusive-OR Gate	F	w
8242	Quad Exclusive-NOR Gate	F	ŵ
02.12		·	••
8275	LATCHES Quad Bistable Latch	F	w
0270		1.	**
0000 ·	MULTIPLEXERS		
8230	8-Input Digital Mutiplexer	F	W
8231	8-Input Digital Multiplexer	F	W
8232	8-Input Digital Multiplexer	F	W
8233	2-Input 4-Bit Digital Multiplexer	F	W
8234	2-Input 4-Bit Digital Multiplexer	F	W
8235	2-Input 4-Bit Digital Multiplexer 3-Input 4-Bit Digital Multiplexer		W
8263 8264			Q
	3-Input 4-Bit Digital Multiplexer	   F	Q.
8266 8267	2-Input 4-Bit Digital Multiplexer 2-Input 4-Bit Digital Multiplexer		W W
0207			vv
8200	REGISTERS Dual 5-Bit Buffer Register		0
8200	Dual 5-Bit Buffer Register with D Inputs		Q Q
8201	10-Bit Buffer Register		Q
8202	10-Bit Buffer Register with D Inputs	1.	õ
8203	4-Bit Shift Register		Ŵ
8270	4-Bit Shift Register		W
8273	10-Bit Serial-In, Parallel-Out		vv
0210	Shift Register	F	w
8274	10-Bit Parallel-In, Serial-Out	'	••
		1	

KEY

.

o = Available in packages indicated at head of column unless otherwise stated
 - = No plans yet
 Blank = Qualification in process

F = Cerdip

W = Cer Pack, Flat

Q = Ceramic Flat

#### **MILITARY ANALOG**

#### **INDUSTRY CROSS REFERENCE**

	DESCRIPTION	PAC	KAGE	FSC	мот	NSC	I TI	RAYTHEON
	COMPARATORS	· · ·						
SE526	Analog Voltage Comparator	F	к	_	_	-	-	_
SE527	Analog Voltage Comparator	F	ĸ	-	_	LM161	-	-
SE529	Analog Voltage Comparator	F	ĸ	-	-	-	_	_
LM139	Quad Comparator	Í F	-	μA139	-	LM139	- 1	LM139
μA710	Differential Voltage Comparator	F	т	μA710	MC1710	LM710	SN52710	RM710
μA711	Comparator	F	к	μA711	MC1711	LM711	SN52711	RM711
	DIFFERENTIAL AMPLIFIERS			-				
SE510	Dual Differential Amplifier	F	-	_				
SE510	Dual Differential Amplifier	F	_	-				
SE515	Differential Amplifier	F	ĸ				_	
μA733	Video Amplifier	F	ĸ	μA733	MC1733	LM733	SN52733	RM733
$\mu$ A733		1	Ň	μητου			01102700	11111100
	OPERATIONAL AMPLIFIERS		_		1			
LM101	High Performance Op Amp	F	T	μA101	MLM101	LM101	-	LM101
LM101A	High Performance Op Amp	F	T	μA101A	MLM101A	LM101A	SN52101A	LM101A
LM107	General Purpose Op Amp	F	Т	μA107	MLM107	LM107	SN52107	LM107
LM108	Precision Op Amp	F	Т	μA108		LM108	-	LM108
LM108A	Precision Op Amp	F	Т	μA108A	-	LM108A	- 1	LM108A
LM124	Quad Op Amp	F	-	-	-	LM124	-	LM124
LM158	Dual Op Amp	-	T	-	-	LM158	-	
MC1558	Dual Op Amp	F	Т	μA1558	MC1558	LM1558	-	RM1558
SE532	Dual Op Amp	· -	Ţ	-	-	LM158	-	-
μΑ709	Op Amp	F	T	μA709	MC1709	LM709	SN52709	RM709
μΑ709Α	Op Amp	F	T	μA709A	MC1709P2	-	-	-
μA741	General Purpose Op Amp	F	Т	μA741	MC1741	LM741	SN52741	RM741
μΑ747	Dual Op Amp	F	ĸ	μA747	MC1747	LM747	-	RM747
μA748	General Purpose Op Amp	F	т	μA748	MC1748	LM748	SN52748	-
	PHASE LOCKED LOOPS							
SE567	Tone Decoder PLL	F	т	-	-	LM567	-	-
	LINE RECEIVERS						(	
DM7820	Dual Differential Line Receiver	F	-	_	_	DM7820	SN55182	_
DM7830	Dual Differential Line Receiver	F	-	-	-	DM7830	SN55183	-
	TIMERS	F	т	MC1555		LM555	SN52555	RM555
SE555	Timer			WIC 1995	-	LIVI555	31102000	
	VOLTAGE REGULATOR				1		1	
μA723	Precision Voltage Regulator	F	L	μA723	MC1723	LM723	SN52723	RM723

PREFIX NOMENCLATURE

 S/SE
 Signetics Proprietary (-55°C to + 125°C)

 MC
 Motorola Second Source

 LM
 National Second Source

National Second Source Fairchild Second Source

μA

# When Signetics claims our bipolar microprocessors make your design resources go further

How can you switch to bipolar from MOS microprocessing without obsoleting your existing designs? How can you reduce hardware design time, reduce programming time, reduce debugging time? How can you try it before you buy it?

Signetics has put it all together in bipolar microprocessors featuring the industry's most complete product family, fastest 2-bit  $\mu$ PA (3001), first 8-bit fixed instruction processor (8X300), the 8080 emulator, several designers' kits, interface elements, bipolar memories and all using Signetics superior low power Schottky LSI technology.

**8080 Emulator upgrades performance of existing system.** Delivers 5 times more performance, reduces micro-code writing time, operates from existing software, makes designing easy. (Available now.)

A free microprocessing book. It's filled with memory, logic, interface info and application notes. All

Signetics' high performance bipolar products are listed in detail.


The industry's leading selection of RAM's, ROM's, PROM's, FPLA's, you name it. Signetics has more configurations and performance levels available from stock. You get the right fit and absolute maximum efficiency in minimum time.

**8X300 Designer's Kit.** We supply all the parts you need to build your own general purpose controller—you do the PROM programming, checkout prototype system, order production quantities from Signetics. It's just another example of Signetics total support.

**Constitution** Long list of interface products to pick from. Signetics has the interface products you'll need to make your bipolar microprocessing shopping easier and more convenient. Now you get everything on your list from one source.

6 Introductory Designer's Kit. A \$230.00 value, for \$100.00. You get 12 parts and 1 manual to let you work with bipolar, design with bipolar, program

# ...we support it.



with bipolar, and prove out all the advantages for yourself. The parts you need to actually try out Signetics' 3000 Total System.

A description of all design support systems.

Read all about 'em. SMS ROM Simulator, SMS McSim Prototyping System, Microassembler, SMS McCAP Assembler and more, all in the microprocessor book.

**Field Applications Engineers that know bipolar microprocessing.** They have the industry's best support systems at hand to help you solve your design problems. They will show you exactly how Signetics' total bipolar microprocessor capabilities will make your design resources go further.

Now you know when Signetics claims to reduce your hardware design time, to reduce your programming time, and to reduce your debugging time...Signetics supports it. Start saving time in the future by mailing the coupon today.

Attach this to your letterhead for fast response.	
Send me Designer	information on the 3000 Introductory 's Kit.
	information on the 8X300 Designer's Kit—to my own controllers.
	read the book on bipolar microprocessing. SAP. FREE.
	info now on an emulator that delivers 5 times formance, the 8080.
Have a E an appoin	Bipolar Microprocessing Answerman call me for ntment.
My applicat	tion is
Name	Title
Telephone	Mail Stop
THINK	811 E. Arques Ave., Sunnyvale, Ca. 94086
1976.	a subsidiary of U.S. Philips Corporation



a subsidiary of U.S. Philips Corporation

Signetics Corporation 811 East Arques Avenue Surinyvale, California 94086 Telephone 408/739-7700

#### SIGNETICS HEADQUARTERS

811 East Arques Avenue Sunnyvale, California 94086 Phone: (408) 739-7700 ARIZONA Phoenix . Phone: (602) 971-2517 CALIFORNIA Inglewood Phone: (213) 670-1101 Irvine Phone: (714) 833-8980 (213) 924-1668 San Diego Phone: (714) 560-0242 Sunnyvale Phone: (408) 736-7565 COLORADO Parker Phone: (303) 841-3274 FLORIDA Pompano Beach Phone: (305) 782-8225 ILLINOIS Rolling Meadows Phone: (312) 259-8300 INDIANA Noblesville Phone: (317) 773-6770 KANSAS Wichita Phone: (316) 683-6035 MASSACHUSETTS Weburn Phone: (617) 933-8450 MICHIGAN Southfield Phone: (313) 645-1232 MINNESOTA Edina Phone: (612) 835-7455 **NEW JERSEY** Cherry Hill Phone: (609) 665-5071 Piscataway Phone: (201) 981-0123 NEW YORK Wappingers Falls Phone: (914) 297-4074 Woodbury. L.I. Phone: (516) 364-9100 OHIO Worthington Phone: (614) 888-7143 TEXAS Dallas Phone: (214) 661-1296

#### REPRESENTATIVES

ARIZONA Phoenix Chaparral-Dorton Phone: (602) 263-0414 CALIFORNIA San Diego Mesä Engineering: Phone: (714) 278-8021 Sherman Qaks Astralonics Phone: (213) 990-5903 CANADA Calgary, Alberta Philips Electronics Industires Ltd. Phone: (1514) 342-9180

Ottawa. Ontarie Philips Electronics Industries Ltd. Phone: (613) 237-3131 Scarborough. Ontario Philips Electronics Industries Ltd. Phone: (416) 292-5161 Vancouver. B.C. Philips Electronics Industries Ltd. Phone: (604) 435-4411 COLORADO Denver Barnhill Five, Inc. Phone: (303) 426-0222 CONNECTICUT Newtown Kanan Associates Phone: (203) 426-8157 FLORIDA Altamente Springs Semtronic Associates Phone: (305) 831-8233 Large Semtronic Associates Phone: (813) 586-1404 ILLINOIS Chicago L-Tec Inc. Phone: (312) 286-1500 KANSAS Lenexa Buckman & Associates Phone: (913) 492-8470 MARYI AND Glen Burni Microcomp. Inc. Phone: (301) 761-4600 MASSACHUSETTS **Reading** Kanan Associates Phone: (617) 944-8484 MICHIGAN Bloomfield Hills Enco Marketing Phone: (313) 642-0203 MINNESOTA Edina Mel Foster Tech. Assoc. Phone: (612) 835-2254 MISSOURI St. Charles Buckman & Associates Phone: (314) 724-6690 NEW JERSEY Haddonfield Thomas Assoc., Inc. Phone: (609) 854-3011 NEW MEXICO Albuquerque The Staley Company, Inc. Phone: (505) 821-4310/11 NEW YORK Ithaca Bob Dean, Inc. Phone: (607) 272-2187 NORTH CAROLINA Cary Montgomery Marketing Phone: (919) 467-6319 OHIO Centerville Norm Case Associates Phone: (513) 433-0966 Fairview Park Norm Case Associates Phone: (216) 333-4120 OREGON Portland Western Technical Sales Phone: (503) 297-1711 TEXAS Dallas Cunningham Company Phone: (214) 233-4303

Houston Cunningham Company Phone: (713) 461-4197 UTAH West Bountiful Barnhill Five, Inc. Phone: (801) 292-8991 WASHINGTON Bellevue Western Technical Sales Phone: (206) 641-3900 WISCONSIN Greenfield L-Tec, Inc. Phone: (414) 545-8900 DISTRIBUTORS ALABAMA Huntsville Hamilton/Avnet Electronics Phone (205) 533-1170 ARIZONA Phoenix Hamilton/Avnet Electronics Phone: (602) 275-7851 Liberty Electronics Phone: (602) 257-1272 CALIFORNIA Costa Mesa Schweber Electronics Phone: (714) 556-3880 Culver City Hamilton Electro Sales Phone: (213) 558-2173 El Segundo Liberty Electronics Phone: (213) 322-8100 Mountain View Elmar Electronics Phone: (415) 961-3611 Hamilton/Avnet Electronics Phone: (415) 961-7000 San Diego Hamilton/Avnet Electronics Phone: (714) 279-2421 Liberty Electronics Phone: (714) 565-9171 Sunnyvale Intermark Electronics Phone: (408) 738-1111 CANADA Downsview. Ontario Cesco Electronics Phone: (416) 661-0220 Mississauga, Ontario Hamilton/Avnet Electronics Phone: (416) 677-7432 Montreat. Quebec Cesco Electronics Phone: (514) 735-5511 Zentronics Ltd. Phone: (514) 735-5361 Ottawa. Ontario Hamilton/Avnet Electronics Phone: (613) 226-1700 Zentronics Ltd. Phone: (613) 238-6411 Toronto. Ontario Zentronics Ltd. Phone: (416) 789-5111 Vancouver. B.C. Bowtek Electronics Co., Ltd. Phone: (604) 736-1141 Ville St. Laurent. Quebec Hamilton/Avnet Electronics Phone: (514) 331-6443 COLORADO Commerce City Elmar Electronics Phone: (303) 287-9611 Denver Hamilton/Avnet Electronics Phone: (303) 534-1212 Lakewood Acacia Sales, Inc. Phone: (303) 232-2882

Danbury Schweber Electronics Phone: (203) 792-3500 Georgelown Hamilton/Avnet Electronics Phone: (203) 762-0361 Hamden Arrow Electronics Phone: (203) 248-3801 FLORIDA Ft. Lauderdale Arrow Electronics Phone: (305) 776-7790 Hamilton/Avnet Electronics Phone: (305) 971-2900 Hollywood Schweber Electronics Phone: (305) 922-4506 Orlando Hammond Electronics Phone: (305) 241-6601 GEORGIA Atlanta Schweber Electronics Phone: (404) 449-9170 Norcross Hamilton/Avnet Electronics Phone: (404) 448-0800 ILL INGES Elk Grove Schweber Electronics Phone: (312) 593-2740 Elmhurst Semiconductor Specialists Phone: (312) 279-1000 Schieler Park Hamilton/Avnet Electronics Phone: (312) 671-6082 INDIANA Indianapolis Semiconductor Specialists Phone: (317) 243-8271 KANSAS Lenexa Hamilton/Avnet Electronics Phone: (913) 888-8900 MARYLAND Baltimere Arrow Electronics Phone: (301) 247-5200 Gaithersburg Pioneer Washington Electronics Phone: (301) 948-0710 Hanover Hamilton/Avnet Electronics Phone: (301) 796-5000 Rockville Schweber Electronics Phone: (301) 881-2970 MASSACHUSETTS Waltham Schweber Electronics Phone: (617) 890-8484 Woburn Arrow Electronics Phone: (617) 933-8130 Hamilton/Avnet Electronics Phone: (617) 933-8000 MICHIGAN Farmington Semiconductor Specialists Phone: (313) 478-2700 Livenia Hamilton/Avnet Electronics Phone: (313) 522-4700 Troy Schweber Electronics Phone: (313) 583-9242 MINNESOTA Eden Prairie Schweber Electronics Phone: (612) 941-5280 Edina Hamilton/Avnet Electronics Phone: (612) 941-3801

CONNECTICUT

Minneapolis Semiconductor Specialists Phone: (612) 854-8841 MISSOURI Hazelwood Hamilton/Avnet Electronics Phone: (314) 731-1144 NEW MEXICO Albuquerque Hamilton/Avnet Electronics Phone: (505) 765-1500 NEW YORK Buffalo Summit Distributors Phone: (716) 884-3450 East Syracuse Hamilton/Avnet Electronics Phone: (315) 437-2642 Farmingdale, L.I. Arrow Electronics Phone: (516) 694-6800 Johnson City Wilshire Electronics Phone: (607) 797-1236 Rochester Hamilton/Avnet Electronics Phone: (716) 442-7820 Schweber Electronics Phone: (716) 461-4000 Westbury, L.I. Hamilton/Avnet Electronics Phone: (516) 333-5800 Schweber Electronics Pmne: (516) 334-7474 NORTHERN NEW JERSEY Cedar Grove Hamilton/Avnet Electronics Phone: (201) 239-0800 Saddlebrook Arrow Electronics Phone: (201) 797-5800 SOUTHERN NEW JERSEY AND PENNSYLVANIA Cherry Hill, N.J. Milgray-Delaware Valley Phone: (609) 424-1300 Morestown. N.J. Arrow/Angus Electronics Phone: (609) 235-1900 Mt. Laurel. N.J. Hamilton/Avnet Electronics Phone: (609) 234-2133 CENTRAL NEW JERSEY AND PENNSYLVANIA Somerest. N.J. Schweber Electronics Phone: (201) 469-6008 Horsham. PA Schweber Electronics Phone: (215) 441-0600 NORTH CAROLINA Greensboro Hammond Electronics Phone: (919) 275-6391 оніл Beechwood Schweber Electronics Phone: (216) 464-2970 Cleveland Arrow Electronics Phone: (216) 464-2000 Hamilton/Avnet Electronics Phone: (216) 461-1400 Pioneer Standard Electronics Phone: (216) 587-3600 Dayton Arrow Electronics Phone: (513) 253-9176 Hamilton/Avnet Electronics Phone: (513) 433-0610 Pioneer Standard Electronics Phone: (513) 236-9900 TEXAS Dailas Component Specialists Phone: (214) 357-6511

Schweber Electronics Phone: (214) 661-5010 Houston Component Specialists Phone: (713) 771-7237 Hamilton/Avnet Electronics Phone: (713) 780-1771 Schweber Electronics Pone: (713) 784-3600 HTAH Salt Lake City Alta Electronics Phone: (801) 486-7227 Hamilton/Avnet Electronics Phone: (801) 262-8451 WASHINGTON Bellevue Hamilton/Avnet Electronics Phone: (206) 746-8750 Seattle Intermark Electronics Phone: (206) 767-3160 Liberty Electronics Phone: (206) 763-8200 FOR SIGNETICS PRODUCTS WORLDWIDE ARGENTINA Fapesa I.y.C. Buenos-Aires Phone: 652-7438/7478 AUSTRIA Osterreichische Philips Wien Phone: 93 26 11 AUSTRALIA Philips Industries-ELCOMA Lane-Cove N.S.W. Phone: 421261 BELGIUM M.B.L.E. Bruselles Phone: 523 00 00 BRAZIL Ibrape, S.A. Sao Paulo Phone: 287-7144 CANADA Philips Electron Devices Toronto Phone: 425-5161 CHILE Philips Chilena S.A. Phone: 39-4001 DENMARK Miniwatt A/S Kobenhavn Phone: (01) 69 16 22 FINLAND Oy Philips Ab Helsinki Phone: 1 72 71 FRANCE R.T.C. Paris Phone: 355-44-99 GERMANY Valvo Hamburg Phone: (040) 3296-1 HONG KONG Philips Hong Kong, Ltd. Kwuntong Phone: 3-427232 INDIA Semiconductors. Ltd. (REPRESENTATIVE ONLY) Bombay Phone: 293-667

Hamilton/Avnet Electronics Phone: (214) 661-8204

INDONESIA P.T. Philips-Ratin Electronics Jakarta Phone: 581058 IRAN Berkeh Company, Ltd. Tehran Phone: 831564 ISRAEL Rapac Electronics. Ltd. Tel Aviv Phone: 477115-6-7 ITAL Y Philips S.p.A. Milano Phone: 2-6994 JAPAN Signetics Japan, Ltd. Tokyo Phone: (03) 230-1521 KORFA Philips Electronics Korea, Ltd. Seoul Seoul Phone: 44-4202 MEXICO Electronica S.A. de C.V. Mexico D.F. Phone: 533-1180 NETHERLANDS Philips Nederland B.V. Eindhoven Phone: (040) 79 33 33 NEW ZEALAND E.D.A.C. Ltd. Wellington Phone: 873-159 NORWAY Electronica A.S. Oslo Phone: (02) 15 05 90 PHN IPPINES Philips Industrial Dev., Inc. Makata-Rizal Phone: 868951-9 SINGAPORE/MALAYSIA Philips Singapore Pte., Ltd. Toa Payoh Phone: 538811 SOUTH AFRICA E.D.A.C. (PTY). Ltd. Johannesburg Phone: 24-6701-3 SPAIN Copresa S.A. Barcelona Phone: 329 63 12 SWEDEN Eicoma A.B. Stockholm Phone: 08/67 97 80 SWITZERLAND Philips A.G. Zurich Phone: 01/44 22 11 TAIWAN Philips Taiwan, Ltd. Taipei Phone: (02) 551-3101-5 THAILAND/LAOS Saeng Thong Radio. Ltd. Bangkok Phone: 527195, 519763 UNITED KINGDOM Mullard. Ltd. London Phone: 01-580 6633 UNITED STATES Signetics International Corp. Sunnyvale, California Phone: (408) 739-7700 VENEZUELA, PANAMA. ARUBA, TRINIDAD Instrulab C.A. Caracas Phone: 614138 Feb. 1977