## SICRETICS FIEDD PROGRAMmABLE IOCIC ARRAYS FEBRUARY 1976

## February 1976

## GENTLEMAN,

THANK YOU FOR YOUR INTEREST IN SIGNETICS' FAMILY OF FIELD PROGRAMMABLE LOGIC ARRAYS.

THE ENCLOSED FPLA BROCHURE CONTAINS DEVICE RELATED INFORMATION, WHICH SHOULD FACILITATE YOUR UNDERSTANDING OF THE STRUCTURE AND USE OF THESE NEW GENERATION LSI DEVICES.

AS A PREVIEW OF FPLA VERSATILITY, PAGE 15 OF THE BROCHURE CONTAINS THE PROGRAM TABLE STORED IN A SAMPLE DEVICE FOR DEMONSTRATING THAT AN FPLA IS A GENERAL PURPOSE LOGIC TOOL, WHICH COULD BE CALLED UPON TO EMULATE THE FUNCTION OF AN ALU... ALMOST! A DEVICE THUS PROGRAMMED PERFORMS THE OR, AND, EX-OR, MUX, AND ADD (WITH SERIAL CARRY) OF TWO 4-BIT WORDS. THESE FUNCTIONS ARE SELECTED BY CONNECTING THE FPLA AS SHOWN ON PAGE 16. ALL DEVICE INPUTS MAY BE TOGGLED WITH MANUAL SWITCHES, WHILE ALL OUTPUTS CAN BE MONITORED WITH AN LED ARRANGEMENT.

SIGNETICS' FPLAs ARE AVAILABLE NOW, WITH UNIT PRICE RELATED TO QUANTITY AS FOLLOWS:

|  | $1-24$ | $25-99$ | $100-999$ |
| :---: | :---: | :---: | :---: |
| $\operatorname{PRICE}(\$)$ | 37.50 | 34.50 | 30.00 |

WE HAVE IN-HOUSE PROGRAMMING CAPABILITY TO SUPPLY CUSTOM PROGRAMMED PARTS WITHIN 7 DAYS, AFTER RECEIPT OF YOUR PROGRAM TABLE. EACH CUSTOM PATTERN CARRIES A ONE-TIME CHARGE OF \$25. FIELD PROGRAMMING EQUIPMENT HAS BEEN DEVELOPED BY DATA I/O, ISSAQUAH, WASHINGTON (206-455-3990). WE ARE PRESENTLY ENGAGED IN THE DEVELOPMENT OF LOW COST PROGRAMMING EQUIPMENT FOR ENGINEERING USE.

IN SOME APPLICATIONS MARGINAL DESIGN TRADEOFFS CAN BE RESOLVED IN FAVOR OF FPLAs BY COMPRESSING THE LOGIC TRUTH-TABLE TO A MINIMUM NUMBER OF PRODUCT TERMS. SIGNETICS IS COMPLETING A COMPUTER PROGRAM TO EXECUTE A PRACTICAL MINIMIZATION ALGORITHM, AS AN ADDITIONAL FREE SERVICE TO ITS CUSTOMERS.

BOTH SIGNETICS' FPLAs HAVE BEEN DESIGNED FOR OPERATION OVER THE FULL MIL-TEMP RANGE, AND MILITARY GRADE PARTS WILL BE SOON AVAILABLE, PENDING FULL CHARACTERIZATION.

PLEASE, DO NOT HESITATE TO CONTACT ME IF YOU NEED FURTHER INFORMATION.


NAPOLEONE CAVLAN
MANAGER, ADVANCED PRODUCTS MARKETING BIPOLAR MEMORIES
Introduction ..... 2
82S100/101 Data Sheet ..... 3
Program/Verify Procedure ..... 9
Manual Fuser Schematic ..... 10
FPLA Input Data Formats
Program Table ..... 11
Punched Cards ..... 12
TWX Tape ..... 13
Telex Tape ..... 14
Program Table of Sample Device ..... 15
Device Information
Configuration ..... 17
What is an FPLA ..... 17
Programming the FPLA ..... 20
Editing the stored Program Table ..... 21
Disposition of unused inputs ..... 21
Generating the Program Table ..... 21
Array Verify ..... 23
Logic Verify ..... 24
Dealing with device Limitations
Product Term expansion ..... 27
Input Variable expansion ..... 28
Output expansion ..... 29
Applications
Logic Compression ..... 30
Memory Overlays ..... 32
Core Memory Patch ..... 32
Subroutine Address Map and Branch Logic ..... 33
Fault Monitor Networks ..... 33
Fast Multibit Shifter ..... 34
Priority Resolver and Latch ..... 35
"Vectored" Priority Interrupt System ..... 36
Reliability of Ni-Cr Link Fusing System ..... 39
Generic Reliability Data ..... 45
Signetics Sales Offices ..... 49

# SIGNETICS' FIELD PROGRAMMABLE LOGIC ARRAYS 

Napoleone Cavlan<br>Manager, Advanced Products Marketing<br>February 1976<br>INTRODUCTION

Since the practical introduction of microprogramming in the last decade or so, microcode has progressively displaced random logic in step with the growing availability of user Programmable Read-Only Memories (PROMs). However, even with PROMs, designers soon realized that their rigid addressing structure made them unsuitable in a wide variety of applications which could greatly benefit from a structured logic approach.

Recently, microprocessors have provided a quantum jump in design flexibility in applications requiring about 30 IC packages, and beyond. When fewer packages are required, the inherent speed limitation, software requirements, and support circuitry of microprocessors place them out of range of a broad spectrum of applications.

These in general involve algorithms which require a high speed logic decision based on a large number of controlling variables. It is here that we step into the basic domain of Field Programmable Logic Arrays, encompassing applications in microprogramming, code conversion, random logic, look-up and decision tables, high speed character generators etc. Moreover, when combined with a few storage elements (flip-flops), FPLAs can implement powerful logic machines of the Mealy/Moore form for the realization of finite state sequential controllers for traffic, process, peripheral devices, and other similar applications.

FEBRUARY 1976
DIGITAL 8000 SERIES TTL/MEMORY

## DESCRIPTION

The 82S100 (Tri-State Outputs) and the 82S 101 (Open Collector Outputs) are Bipolar Programmable Logic Arrays, containing 48 Product terms (AND terms), and 8 Sum terms (OR terms). Each OR term controls an output function which can be programmed either true active-High ( Fp ), or true active-Low ( $F$ p ). The true state of each output function is activated by any logical combination of 16 input variables, or their complements, up to 48 terms. Both devices are field-programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.
The 82S100 and 82S101 are fully TTL compatible, and include chip-enable control for expansion of input variables, and output inhibit. They feature either Open Collector or Tri-State outputs for ease of expansion of product terms and application in bus-organized systems.

## FEATURES

- FIELD PROGRAMMABLE (Ni-Cr LINK)
- INPUT VARIABLES—16
- OUTPUT FUNCTIONS-8
- PRODUCT TERMS—48
- ADDRESS ACCESS TIME-50 ns, MAXIMUM
- POWER DISSIPATION- 600 mW , TYPICAL
- INPUT LOADING-(-100 $\mu \mathrm{A})$, MAXIMUM
- OUTPUT OPTION:

TRI-STATE OUTPUTS—82S100
OPEN COLLECTOR OUTPUTS—82S101

- OUTPUT DISABLE FUNCTION:

TRI-STATE-Hi-Z
OPEN COLLECTOR-Hi

- CERAMIC DIP


## APPLICATIONS

LARGE READ ONLY MEMORY
RANDOM LOGIC
CODE CONVERSION
PERIPHERAL CONTROLLERS
LOOK-UP AND DECISION TABLES
MICROPROGRAMMING
ADDRESS MAPPING
CHARACTER GENERATORS
SEQUENTIAL CONTROLLERS

PIN CONFIGURATION


## FPLA EQUIVALENT LOGIC PATH



## BLOCK DIAGRAM



## TRUTH TABLE

LET:
$P_{n}=\Pi_{0}^{15}\left(k_{m} \mathrm{~m}^{+} \mathrm{j}_{\mathrm{m}} \overline{\mathrm{I}}_{\mathrm{m}}\right) \quad ; \quad \mathrm{k}=0,1, \mathrm{X}$ (Don't Care)
$n=0,1,2, \ldots \ldots, 47$
$S_{r}=f\left(\Sigma_{0}^{47} t_{n} P_{n}\right) \quad ; r \equiv p=0,1,2, \ldots, 7$
where:
Unprogrammed state $\quad j_{m}=k_{m}=0 ; t_{n}=1$
Programmed state $\quad: j_{m}=\overline{k_{m}} \quad ; t_{n}=0$

| MODE | $P_{n}$ | $\overline{\mathrm{CE}}$ | $\mathrm{S}_{\mathrm{r}} \stackrel{?}{=} \mathrm{f}\left(\mathrm{P}_{\mathrm{n}}\right)$ | $F_{p}$ | $\mathrm{F}_{\mathbf{p}}^{*}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Disabled (82S101) | X | 1 | X | 1 | 1 |
| Disabled (82S100) |  |  |  | $\mathrm{Hi}-\mathrm{Z}$ | $\mathrm{Hi}-\mathrm{Z}$ |
| Read | 1 | 0 | YES | 1 | 0 |
|  | 0 | 0 |  | 0 | 1 |
|  | X | 0 | NO | 0 | 1 |

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER $^{1}$ | RATING | UNIT |  |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | Power Supply Voltage | +7 | Vdc |
| $\mathrm{V}_{\text {in }}$ | Input Voltage | +5.5 | Vdc |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage (82S101) | +5.5 | Vdc |
| $\mathrm{V}_{\mathrm{O}}$ | Off-State Output Voltage (82S100) | +5.5 | Vdc |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range | $0^{\circ}$ to $+75^{\circ}$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | $-65^{\circ}$ to $+150^{\circ}$ | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 75^{\circ} \mathrm{C} ; 4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant 5.25 \mathrm{~V}$

| PARAMETER ${ }^{1}$ |  | TEST CONDITIONS |  | LIMITS |  |  | UNIT | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{2}$ | MAX |  |  |
| $V_{\text {IH }}$ | High-Level Input Voltage |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75, \mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA} \end{aligned}$ |  |  | 2 |  | V | 1 |
| $V_{\text {il }}$ | Low-Level Input Voltage |  |  |  |  | 0.8 | V |  |
| $V_{1 c}$ | Input Clamp Voltage |  | 0.8 |  |  | 1.2 | V | 1,7 |
| $\mathrm{V}_{\mathrm{OH}}$ | High-Level Output Voltage (82S100) | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  | 2.4 |  |  | V | 1,5 |
| $\mathrm{V}_{\text {oL }}$ | Low-Level Output Voltage | $\mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=9.6 \mathrm{~mA}$ |  |  | 0.35 | 0.45 | V | 1, 8 |
| $\mathrm{I}_{\text {OLK }}$ | Output Leakage Current (82S101) | $\mathrm{V}_{\mathrm{cc}}=5.25 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=5.25 \mathrm{~V}$ |  | 1 | 40 | $\mu \mathrm{A}$ | 6 |
| $\mathrm{I}_{\text {O(OFF) }}$ | Hi-Z State Output Current (82S 100) |  | $V_{\text {OUT }}=5.25 \mathrm{~V}$ $\mathrm{~V}_{\text {OUT }}=0.45 \mathrm{~V}$ |  | 1 -1 | 40 -40 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | 6 |
| $\begin{aligned} & I_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IL}} \end{aligned}$ | High-Level Input Current Low-Level Input Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=0.45 \mathrm{~V} \end{aligned}$ |  |  | $\begin{array}{r} <1 \\ -10 \end{array}$ | $\begin{array}{r} 25 \\ -100 \end{array}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |  |
| Ios | Short-Circuit Output Current (82S100) | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ |  | -20 |  | -70 | mA | 3,7 |
| $\mathrm{I}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ Supply Current <br> (82S100, 82S101) | $\mathrm{V}_{\mathrm{cc}}=5.25 \mathrm{~V}$ |  |  | 120 | 170 | mA | 4 |
| $\begin{aligned} & \mathrm{C}_{\mathrm{IN}} \\ & \mathrm{C}_{\mathrm{o}} \end{aligned}$ | Input Capacitance <br> Output Capacitance | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ | $\left\{\begin{array}{l} \mathrm{V}_{\text {IN }}=2.0 \mathrm{~V} \\ \mathrm{~V}_{\text {OUT }}=2.0 \mathrm{~V} \end{array}\right.$ |  | 5 8 |  | pF <br> pF | 6 |

SWITCHING CHARACTERISTICS $0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant+75^{\circ} \mathrm{C}, 4.75 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CC}} \leqslant 5.25 \mathrm{~V}$

| PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP ${ }^{2}$ | MAX |  |
| Propagation Delay |  |  |  |  |  |
| $\mathrm{T}_{1 A} \quad$ Input to Output | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  | 35 | 50 | ns |
| $\mathrm{T}_{C D} \quad$ Chip Disable to Output | $\mathrm{R}_{1}=270$ |  | 15 | 30 | ns |
| $\mathrm{T}_{\mathrm{CE}} \quad$ Chip Enable to Output | $\mathrm{R}_{2}=600$ |  | 15 | 30 | ns |

NOTES:

1. All voltage values are with respect to network ground terminal.
2. All typical values are at $V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Duration of short circuit should not exceed one second.
4. $I_{c c}$ is measured with the chip enable input grounded, all other inputs at 4.5 V and the outputs open.
5. Measured with $\mathrm{V}_{\mathrm{L}}$ applied to $C E$ and a logic " 1 " stored.
6. Measured with $\mathrm{V}_{I H}$ applied to $\overline{\mathrm{CE}}$.
7. Test each output one at the time.
8. Measured with a programmed logic condition for which the output under test is at a " 0 " logic level. Output sink current is supplied thru a resistor to $\mathrm{V}_{\mathrm{cc}}$.

## AC TEST FIGURE AND WAVEFORMS



## TYPICAL FUSING PATHS



PROGRAMMING SPECIFICATIONS ${ }^{4}$ (Testing of these limits may cause programming of device.) $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| PARAMETER |  | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{ccs}}{ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply (Program "OR") |  | $I_{\text {ccs }}=550 \mathrm{~mA}, \min$. <br> (Transient or steady state) | 8.5 | 8.75 | 9.0 | V |
| $\mathrm{V}_{\mathrm{CCL}}$ | $V_{C C}$ Supply <br> (Program Output Polarity) | 0 |  | 0.4 | 0.8 | V |
| $\mathrm{I}_{\text {ccs }}$ | $I_{\text {cc }}$ Limit (Program "OR") | $\mathrm{V}_{\text {ccs }}=+8.75 \pm .25 \mathrm{~V}$ | 550 |  | 1,000 | mA |
| $\mathrm{V}_{\mathrm{OPH}}{ }^{2}$ | Output Voltage (Program Output Polarity) | $\mathrm{I}_{\text {OPH }}=300 \pm 25 \mathrm{~mA}$ | 16.0 | 17.0 | 18.0 | V |
| $\mathrm{V}_{\text {OPL }}$ | Output Voltage (Idle) |  | 0 | 0.4 | 0.8 | V |
| $\mathrm{I}_{\text {OPH }}$ | Output Current Limit (Program Output Polarity) | $\mathrm{V}_{\text {OPH }}=+17 \pm 1 \mathrm{~V}$ | 275 | 300 | 325 | mA |
| $\mathrm{V}_{\text {IH }}$ | Input Voltage (Logic " 1 ") |  | 2.4 |  | 5.5 | V |
| $\mathrm{V}_{\text {IL }}$ | Input Voltage (Logic "0") |  | 0 | 0.4 | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input Current (Logic " 1 ") | $\mathrm{V}_{\mathrm{IH}}=+5.5 \mathrm{~V}$ |  |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LL}}$ | Input Current (Logic " 0 ") | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  |  | -500 | $\mu \mathrm{A}$ |
| $V_{\text {OHF }}$ | Forced Output (Logic " 1 ") |  | 2.4 |  | 5.5 | V |
| $V_{\text {OLF }}$ | Forced Output (Logic " 0 ") |  | 0 | 0.4 | 0.8 | V |
| $\mathrm{I}_{\text {OHF }}$ | Output Current (Logic "1") | $\mathrm{V}_{\text {OHF }}=+5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| Iolf | Output Current (Logic "0") | $\mathrm{V}_{\text {OLF }}=0 \mathrm{~V}$ |  |  | -1 | mA |
| $V_{\text {IX }}$ | $\overline{\mathrm{CE}}$ Program Enable Level |  | 9.5 | 10 | 10.5 | V |
| $\mathrm{I}_{\text {X } 1}$ | Input Variables Current | $V_{1 x}=+10 \mathrm{~V}$ |  |  | 2.5 | mA |
| $\mathrm{I}_{1 \times 2}$ | $\overline{\mathrm{CE}}$ Input Current | $V_{1 X}=+10 \mathrm{~V}$ |  |  | 5.0 | mA |
| $\mathrm{V}_{\text {FEH }}{ }^{2}$ | FE Supply (Program) | $I_{\text {FEH }}=300 \pm 25 \mathrm{~mA}$ <br> (Transient or steady state) | 16.0 | 17.0 | 18.0 | V |
| $\mathrm{V}_{\text {FEL }}$ | FE Supply (Idle) |  | 0 | 0.4 | 0.8 | V |
| $\mathrm{I}_{\text {FEH }}$ | FE Supply Current Limit | $\mathrm{V}_{\text {FEH }}=+17 \pm 1 \mathrm{~V}$ | 275 | 300 | 325 | mA |
| $\mathrm{V}_{\mathrm{CCP}}{ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply (Program " $\mathrm{AND}^{\prime \prime}$ ) | $I_{C C P}=550 \mathrm{~mA}, \mathrm{~min}$. <br> (Transient or steady state) | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{I}_{\text {CPP }}$ | I ${ }_{\text {cc }}$ Limit (Program "AND") | $\mathrm{V}_{\text {CCP }}=+5.0 \pm .25 \mathrm{~V}$ | 550 |  | 1,000 | mA |
| $V_{\text {OPF }}$ | Forced Output (Program) |  | 9.5 | 10 | 10.5 | V |
| $\mathrm{I}_{\text {OPF }}$ | Output Current (Program) |  |  |  | 10 | mA |
| $\mathrm{T}_{\mathrm{R}}$ | Output Pulse Rise Time |  | 10 |  | 50 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{p}}$ | $\overline{\mathrm{CE}}$ Programming Pulse Width |  | 1 |  | 1.5 | ms |
| $t_{\text {D }}$ | Pulse Sequence Delay |  | 10 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {PR }}$ | Programming Time |  |  |  |  | ms |
| $\mathrm{T}_{\text {PR }}$ | Programming Duty Cycle |  |  | 2 | 50 | \% |
| $\mathrm{T}_{\text {PR }}+\mathrm{T}_{\text {PS }}$ |  |  |  |  |  |  |
| $\mathrm{F}_{\mathrm{L}}$ | Fusing Attempts per Link |  |  |  | 3 | cycle |
| $\mathrm{V}_{\mathrm{s}}{ }^{3}$ | Verify Threshold |  | 0.9 | 1.0 | 1.1 | V |

NOTES:

1. Bypass $V_{C C}$ to $G N D$ with a $0.01 \mu \mathrm{f}$ capacitor to reduce voltage spikes.
2. Care should be taken tolensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
3. $\mathrm{V}_{\mathrm{s}}$ is the sensing threshold of the FPLA output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
4. These are specifications which a Programming System must satisfy in order to be qualified by Signetics.

## OUTPUT POLARITY PROGRAM-VERIFY SEQUENCE (Typical)


"AND" MATRIX PROGRAM-VERIFY SEQUENCE (Typical)

"OR" MATRIX PROGRAM-VERIFY SEQUENCE (Typical)


## VIRGIN DEVICE

The 82S100/101 are shipped in an unprogrammed state, characterized by:
A. All internal Ni-Cr links are intact.
B. Each Product term (P-term) contains both true and complement values of every input variable $I_{m}$ (P-terms always logically "FALSE").
C. The "OR" Matrix contains all 48-P-terms.
D. The polarity of each output is set to active HIGH ( $F_{p}$ function).
E. All outputs are at a LOW logic level.

## RECOMMENDED PROGRAMMING PROCEDURE

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the "AND" Matrix, "OR" Matrix, and Output Polarity outlined below. To maximize recovery from programming errors, leave all links in unused device areas intact.
SET-UP
Terminate all device outputs with a $10 \mathrm{~K} \Omega$ resistor to +5 V .

## OUTPUT POLARITY

PROGRAM ACTIVE LOW (FP Function)
Program output polarity before programming "AND" Matrix and "OR" Matrix. Program one output at the time. (S) links of unused outputs are not required to be fused.

1. Set GND (pin 14), and FE (pin 1) to $0 V$.
2. Set $\mathrm{V}_{\mathrm{cc}}$ (pin 28) to $\mathrm{V}_{\mathrm{ccL}}$.
3. Set $\overline{C E}$ (pin 19), and $I_{0}$ through $I_{15}$ to $\mathrm{V}_{1 H}$.
4. Apply $\mathrm{V}_{\text {OPH }}$ to the appropriate output, and remove after a period $t_{p}$.
5. Repeat step 4 to program other outputs.

## VERIFY OUTPUT POLARITY

1. Set GND (pin 14) to $0 V$, and $V_{c c}(p i n 28)$ to $V_{c c s}$.
2. Enable the chip by setting $\overline{C E}$ (pin 19) to $V_{I L}$.
3. Address a non-existent $P$-term by applying $\mathrm{V}_{\mathrm{IH}}$ to all inputs $\mathrm{I}_{0}$ through $\mathrm{I}_{15}$.
4. Verify output polarity by sensing the logic state of outputs $F_{0}$ through $F_{7}$. All outputs at a HIGH logic level are programmed active LOW ( $F$ pr function), while all outputs at a LOW logic level are programmed active HIGH (Fp function).
5. Return $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CCP}}$ or $\mathrm{V}_{\mathrm{CCL}}$.

## "AND" MATRIX

PROGRAM INPUT VARIABLE
Program one input at the time and one P-term at the time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.

1. Set GND (pin 14) to $0 V$, and $V_{c c}($ pin 28$)$ to $V_{c c p}$.
2. Disable all device outputs by setting $\overline{\mathrm{CE}}$ (pin 19) to $\mathrm{V}_{\mathrm{IH}}$.
3. Disable all input variables by applying $\mathrm{V}_{1 \mathrm{x}}$ to inputs $I_{0}$ through $I_{15}$.
4. Address the P-term to be programmed (No. 0 through 47) by forcing the corresponding binary code on outputs $F_{0}$ through $F_{5}$ with $F_{0}$ as LSB. Use standard TTL logic levels $\mathrm{V}_{\text {OHF }}$ and $\mathrm{V}_{\text {OLF }}$.
5a. If the P-term contains neither $\mathrm{I}_{0}$ nor $\overline{\mathrm{I}}_{0}$ (input is a Don't Care), fuse both $I_{0}$ and $\bar{T}_{0}$ links by executing both steps $5 b$ and 5 c , before continuing with step 7.
5b. If the $P$-term contains $I_{0}$, set to fuse the $\bar{I}_{0}$ link by lowering the input voltage to $\mathrm{I}_{0}$ from $\mathrm{V}_{1 \mathrm{X}}$ to $\mathrm{V}_{1 H}$. Execute step 6.
5c. If the $P$-term contains $\bar{T}_{0}$, set to fuse the $I_{0}$ link by lowering the input voltage to $I_{0}$ from $V_{1 x}$ to $V_{I I}$. Execute step 6.
6a. After $t_{D}$ delay, raise FE (pin 1) from $\mathrm{V}_{\text {FEL }}$ to $\mathrm{V}_{\text {FEH }}$.
6b. After $t_{D}$ delay, pulse the $\overline{C E}$ input from $V_{I H}$ to $V_{I X}$ for a period $t_{p}$.
6c. After $t_{D}$ delay, return FE input to $\mathrm{V}_{\text {FEL }}$.
5. Disable programmed input by returning $\mathrm{I}_{0}$ to $\mathrm{V}_{\mathrm{Ix}}$.
6. Repeat steps 5 through 7 for all other input variables.
7. Repeat steps 4 through 8 for all other P-terms.
8. Remove $\mathrm{V}_{\mathrm{IX}}$ from all input variables.

## VERIFY INPUT VARIABLE

1. Set GND (pin 14) to $O V$, and $V_{c c}$ ( $p$ in 28) to $V_{c c p}$.
2. Enable $F_{7}$ output by setting $\overline{C E}$ to $V_{1 x}$.
3. Disable all input variables by applying $\mathrm{V}_{\mathrm{IX}}$ to inputs $I_{0}$ through $I_{15}$.
4. Address the P-term to be verified (No. 0 through 47) by forcing the corresponding binary code on outputs $F_{0}$ through $F_{5}$.
5. Interrogate input variable $I_{0}$ as follows:
A. Lower the input voltage to $I_{0}$ from $\mathrm{V}_{1 \mathrm{X}}$ to $\mathrm{V}_{1 \mathrm{H}}$, and sense the logic state of output $\mathrm{F}_{7}$.
B. Lower the input voltage to $I_{0}$ from $V_{I H}$ to $V_{I L}$, and sense the logic state of output $F_{7}$.
The state of $I_{0}$ contained in the $P$-term is determined in accordance with the following truth table:

| $\mathbf{I}_{0}$ | $\mathbf{F}_{7}$ | Input Variable State <br> Contained in P-Term |
| :---: | :---: | :---: |
| 0 | 1 | $\overline{T_{0}}$ |
| 1 | 0 | $\mathrm{I}_{0}$ |
| 0 | 0 |  |
| 1 | 1 | Dont Care |
| 0 | 1 |  |
| 1 | 1 | $\left.\left(I_{0}\right), \overline{I_{0}}\right)$ |
| 0 | 0 |  |

note that two tests are required to uniquely deter-
mine the state of the input variable contained in the $P$-term.
6. Disable verified input by returning $I_{0}$ to $V_{I X}$.
7. Repeat steps 5 and 6 for all other input variables.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove $\mathrm{V}_{\mathrm{IX}}$ from all input variables.

## "OR" MATRIX

## PROGRAM PRODUCT TERM

Program one output at the time for one P-term at the time. All $P_{\mathrm{n}}$ links in the "OR" Matrix corresponding to unused outputs and unused P-terms are not required to be fused.

1. Set GND (pin 14) to $O V$, and $V_{c c}$ (pin 28) to $V_{c c s}$.
2. Disable the chip by setting $\overline{\mathrm{CE}}$ (pin 19) to $\mathrm{V}_{\mathrm{IH}}$.
3. Set inputs $I_{6}$ through $I_{15}$ to $V_{1 H}$ or $V_{1 L}$.
4. Address the P-term to be programmed (No. 0 47) by applying the corresponding binary code to input variables $I_{0}$ through $I_{5}$, with $I_{0}$ as LSB.
5a. If the P-term is contained in output function $F_{0}$ ( $F_{0}=1$ or $F_{0}^{*}=0$ ), go to step 6 , (fusing cycle not required).
5b. If the $P$-term is not contained in output function $F_{0}\left(F_{0}=0\right.$ or $\left.F_{0}^{*}=1\right)$, set to fuse the $P_{n}$ link by forcing output $F_{0}$ to $V_{\text {OPF }}$.
6a. After $t_{D}$ delay, raise $F E$ (pin 1) from $V_{F E L}$ to $V_{F E H}$.
6b. After $t_{D}$ delay, pulse the $\overline{C E}$ input from $V_{I H}$ to $V_{I X}$ for a period $t_{p}$.

6c. After $t_{D}$ delay, return FE input to $V_{\text {fel }}$ -
$6 d$. After $t_{D}$ delay, remove $V_{\text {OPF }}$ from output $F_{0}$.
7. Repeat steps 5 and 6 for all other output functions.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove $\mathrm{V}_{\mathrm{Ccs}}$ from $\mathrm{V}_{\mathrm{cc}}$.

## VERIFY PRODUCT TERM

1. Set GND (pin 14) to $0 V$, and $V_{c c}$ (pin 28) to $V_{c c s}$.
2. Enable the chip by setting $\overline{C E}$ (pin 19) to $V_{\mathrm{IL}}$.
3. Set inputs $I_{0}$ through $I_{15}$ to $V_{I H}$ or $V_{I L}$.
4. Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables $I_{0}$ through $I_{5}$.
5. To determine the status of the $P_{n}$ link in the " $O R^{\prime \prime}$ Matrix for each output function $F_{p}$ or $F_{p}^{*}$, sense the state of outputs $F_{0}$ through $F_{7}$. The status of the link is given by the following truth table:

| OUTPUT |  | P-term Link |
| :---: | :---: | :---: |
| Active HIGH <br> $\left(F_{p}\right)$ | Active LOW <br> $\left(F_{\mathrm{p}}^{*}\right)$ |  |
| 0 | 1 | PRESENT |
| 1 | 0 | Prn |

6. Repeat steps 4 and 5 for all other P-terms.
7. Remove $V_{c c s}$ from $V_{c c}$.

$16 \times 48 \times 8$ FPLA PROGRAM TABLE

*Input and Output fields of unused P -terms can be left blank.

## PUNCHED CARD CODING FORMAT

The FPLA Program Table can be supplied directly to Signetics in Punched Card form, using standard 80-column IBM cards. For each FPLA Program Table, the customer should prepare an input card deck in accordance with the following format. Product Term cards 3 through 50 can be in any order. Not all 48 Product Terms need to be present. Unused Product Terms require no entry cards, and will be skipped during the actual programming sequence:
CARD NO. 1-Free format within designated fields.


CARD NO. 2-


Output Active Level entries are determined in accordance with the following table:

| OUTPUT ACTIVE LEVEL |  |
| :---: | :---: |
| ACTIVE HIGH | ACTIVE LOW |
| H | L |

NOTES:

1. Polarity programmed once only.
2. Enter (H) for all unused outputs.

CARD No. 3 through No. 50


Input Variable and Output Function entries are determined in accordance with the following table:

| INPUT VARIABLE |  |  |
| :---: | :---: | :---: |
| $I_{m}$ | $\overline{I_{m}}$ | DON'T CARE |
| $H$ | $L$ | - (dash) |

NOTE:
Enter (-) for unused inputs of used $P$-terms.

| OUTPUT FUNCTION |  |
| :---: | :---: |
| PROD. TERM | PROD. TERM NOT |
| PRESENT IN F P | PRESENT IN $\mathrm{F}_{\mathrm{p}}$ |
| A | $\bullet$ (period) |

NOTES:

1. Entries independent of output polarity.
2. Enter (A) for unused inputs of used $P$-terms.

CARD NO. 51


## TWX TAPE CODING FORMAT

The FPLA Program Table can be sent to Signetics in ASCII code format via TWX, or air mail using any type of 8-level tape (paper, mylar, fanfold, etc.) A number of Program Tables can be sequentially assembled on a continuous tape as follows, however limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:

A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

1. Customer Name
2. Customer TWX No.
3. Date
4. Purchase Order No. $\qquad$
5. Number of Program Tables
6. Total Number of Parts
B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:
7. Signetics Device No.
8. Program Table No.
9. Revision
10. Date
11. Customer Symbolized Part No.
12. Number of Parts
C. Program Table data blocks are initiated with an STX character, and terminated with an ETX character. The body of the data consist of Output Active Level, Product Term, and Output Function information separated by appropriate identifiers in accordance with the following format:


Entries for the 3 Data Fields are determined in accordance with the following Table:

| INPUT VARIABLE |  |  | OUTPUT FUNCTION |  | OUTPUT ACTIVE LEVEL |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{m}}$ | $\overline{T_{m}}$ | DON'T CARE | PROD. TERM PRESENT IN F ${ }_{p}$ | PROD. TERM NOT PRESENT IN F ${ }_{p}$ | ACTIVE HIGH | ACTIVE LOW |
| H | L | - (dash) | A | - (period) | H | L |
| NOTE: <br> Enter $(-)$ for unused inputs of used P-terms. |  |  | NOTES: <br> 1) Entries independent of output polarity. <br> 2) Enter (A) for unused outputs of used P-terms. |  | NOTES: <br> 1) Polarity programmed once only. <br> 2) Enter ( H ) for all unused outputs. |  |

Although the Product Term data are shown entered in sequence, this is not necessary. It is possible to input only one Product Term, if desired. Unused Product Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number of Product Terms entered.

## NOTES:

1) Correction of errors in P-Term number is not allowed. If this occurs, delete the $P$-Term as in (3) below, if in time. Otherwise, fill ( ${ }^{*}$ ) and ( ${ }^{*}$ F) fields, then delete.
2) Corrections to any other entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.
3) Any $P$-Term can be deleted entirely by inserting the character ( E ) immediately following the P -Term number to be deleted, i.e., *P 25E deletes P-Term 25.
4) Carriage returns, line feeds, spaces, rubouts, etc. may be interspersed between data groups to facilitate an orderly Teletype printout.
5) Comments are allowed between data fields, provided that an asterisk (*) is not used in any Heading or Comment entry.

## TELEX TAPE CODING FORMAT

The FPLA Program Table can be sent to Signetics in BAUDOT code format via TELEX, or air mail using any type of 5-level tape (paper, mylar, fanfold, etc.) A number of Program Tables can be sequentially assembled on a continuous tape as follows, however limit tape lenth to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:

A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

1. Customer Name
2. Customer TELEX No.
3. Date
4. Purchase Order No.
5. Number of Program Tables
6. Total Number of Parts
B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:
7. Signetics Device No.
8. Program Table No.
9. Revision
10. Date
11. Customer Symbolized Part No.
12. Number of Parts
C. Program Table data blocks are initiated with an "Open" parenthesis, and terminated with a "Closed" parenthesis. The body of the data consists of Output Active Level, Product Term, and Output Function information separated by appropriate identifiers in accordance with the following format:


Entries for the 3 Data Fields are determined in accordance with the following Table:

| INPUT VARIABLE |  |  | OUTPUT FUNCTION |  | OUTPUT ACTIVE LEVEL |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{m}}$ | $\overline{I_{m}}$ | DON'T CARE | PROD. TERM PRESENT IN F ${ }_{p}$ | $\begin{aligned} & \text { PROD. TERM NOT } \\ & \text { PRESENT IN F }{ }_{\mathrm{p}} \end{aligned}$ | ACTIVE HIGH | ACTIVE LOW |
| H | L | - (dash) | A | - (period) | H | L |
| NOTE: <br> Enter (-) for unused inputs of used P-terms. |  |  | NOTES: <br> 1) Entries independent of output polarity. <br> 2) Enter (A) for unused outputs of used P-terms. |  | NOTES: <br> 1) Polarity programmed once only. <br> 2) Enter (H) for all unused outputs. |  |

Data fields for each Product Term must be entered in ascending order, beginning with Product Term (00) and ending with Product Term (47).
Active Level data must be entered prior to Product Term (00).
An entry must be made for all 48 Product Terms. For all unused Product Terms follow the typical entry procedure outlined below:
\#P 05XX to designate P-Term 05 "UNUSED", and to be left unprogrammed.
\#P 05XXX to designate P-Terms 05 through 47 "UNUSED", and to be left unprogrammed.
NOTES

1) Correction of errors in P-Term number is not allowed. If this occurs, delete the P-Term as in (3) below, if in time. Otherwise, fill (\#l) and (\#F) fields, then delete.
2) Corrections to any other entry can be made by backspace and rubout (LTRS). However, limit consecuitive rubouts to less than 25.
3) An erroneous P-Term can be corrected only by immediate 'overlay' of CORRECT data over a deleted P-Term. A P-Term is deleted by inserting a single character ( $X$ ) immediately following the P-Term number. Thus, the sequence: \#P 10 (data error) (rest of I/O fields) \#P 10X \#P 10_\#I (correct data), allows P-Term 10 to be corrected.
4) Carriage returns, line feeds, spaces, rubouts, etc. may be interspersed between data groups to facilitate an orderly Teletype printout.
5) Comments are allowed between data fields, provided that the character (\#) is not used in any Heading or Comment entry.

PROGRAM TABLE OF SAMPLE DEVICE


## CONNECTIONS FOR SAMPLE DEVICE

To observe the five logic functions of the sample FPLA, connect the device as follows:

a. "OR" FUNCTION


## NI-CR TECHNOLOGY MATURES

Nichrome was the first material to give rise to stable, low current fuses with excellent fusing characteristics, easily reproducible. However, as with all new developments, Nichrome technology had to undergo a learning curve, with each advance signaling the advent of more complex and higher performance devices, without a compromise in reliability. It soon became apparent that each incremental step in complexity implied a fuller understanding of the fusing phenomenon. Accordingly, fusible link technology has been intensively investigated by Signetics over the last six years (see Signetics' Prom Reliability page 39), giving rise to the broadest line of PROMs in the industry, and presently, the addition of a family of Field Programmable Logic Arrays (FPLAs), designed for both commercial and temperature ranges.

## USER ORIENTED DEVICE CONFIGURATION

Signetics' family of Bipolar Field Programmable Logic Arrays include both Tri-state (82S100), and Open Collector devices (82S101), featuring the following characteristics:

- FIELD PROGRAMMABLE (Ni-Cr LINK)
- 16 INPUT VARIABLES
- 8 OUTPUT FUNCTIONS
- 48 PRODUCT TERMS
- 50 ns MAX. ACCESS TIME $\left(0-75^{\circ} \mathrm{C}\right.$ )
- 600 mW POWER DISSIPATION (TYPICAL)
- TTL COMPATIBLE
- 28 PIN PACKAGE
- CE INPUT FOR EXPANSION OR INHIBIT
- OUTPUTS INDIVIDUALLY PROGRAMMABLE ACTIVE "HIGH" OR "LOW"
- SINGLE +5 V POWER SUPPLY

The above features and organization combine into an easy to use, high performance device, affording distinct user benefits:

## A. 16 Input Variables

The 16 by 8 I/O configuration permits direct byte manipulations required by intelligent terminals, peripherals, microprocessor based emulators, minicomputers, and all the way up to the larger mainframes. Also, in address mapping applications, it provides the capability to scan an address field 65,536 words deep.

## B. Chip Enable Input

The Chip Enable input is a major improvement over current devices:

- Eases expansion of input variables and/or product terms.
- Permits application of Tristate device in bus organized systems.
- Provides logic inhibit or preconditional decoding functions.
- Provides a unique "default" logic state for all outputs, regardless of programmed output polarity.


## C. Fastest Access Time

50 ns maximum over the commercial temperature range renders the replacement of random logic feasible.

## D. Fully Buffered Devices

All product terms can be utilized as many times as required, without affecting device speed and power dissipation.
E. 48 Product Terms (P-Terms)

Allow the user to store in the FPLA 48 distinct words of 8 bits each. These 48 words can be addressed by a minimum of 48 input address combinations, chosen by the user among a total available pool of $2^{16}(65,536)$.

## F. Polarity of All Outputs Individually Programmable Active-High or Active-Low

This feature is particularly useful in achieving further Product Term minimization in cases where the complement of an output function can be implemented with fewer Product Terms.

## Example:

As shown on page 18 , a $50 \%$ reduction in P terms is obtained when the output of the logical structure of $\overline{F \gamma}$ is inverted by means of a gate external to the elementary FPLA. The desired function $\mathrm{F} \gamma$ is realized with penalties in hardware, and circuit delays (however small). These are eliminated when using an FPLA with output polarity programmed active-LOW to realize the function " 0 's", rather than " 1 's".

## WHAT IS AN FPLA?

The structure and use of FPLAs can be more easily understood by comparing them to PROMs. In the industry we refer to PROMs as $1 \mathrm{~K}, 4 \mathrm{~K}$, etc. These usually imply standard organizations such as $256 \mathrm{X} 4,512 \mathrm{X} 8$, respectively. The larger in each pair of numbers refers to the number of words in a PROM, and the second represents the number of bits in each word. The product of both numbers (approximately $1 \mathrm{~K}, 4 \mathrm{~K}$ ) gives the total

$F_{Y}=P 1+P 2+P 3+P 4$
number of storage bits contained in the PROM.
This aspect of PROMs carries over to FPLAs, such that Signetics' FPLAs can be described as 48X8, for a total working storage density of 384 bits. Thus, the FPLA is a relatively small PROM, but a much more useful one, due to a fundamental difference in input structure.

In a PROM (Fig. 1), all internal words are


FIG. 1: Simplified PROM organization.

reached by a fixed decoder internal to the device. The size of this decoder, as well as the storage matrix, doubles for each additional address input. In a 256 X 8 PROM, the internal decoder selects 1 of 256 words by examining 8 address inputs. For a 512 X 8 PROM, 1 of 512 words are selected by a decoder twice as large by examining 9 address inputs.

|  | ADDRESS |  |  |  |  | OUTPUTS |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $M_{n}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{4}$ |  |  |  |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |  |  |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |  |  |  |
| 2 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  |
| 3 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |  |  |  |
| 4 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |
| 5 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |  |  |  |
| 6 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |  |  |  |
| 7 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  |  |  |$\quad$ Inactive $\quad$ minterms

FIG. 2: Typical truth-table stored in an 8X4 PROM.

The presence of a fixed decoder renders PROM addressing exhaustive. This can never be avoided, and forces the utilization of PROMs in discrete chunks. This constraint is at the root of the inefficiency of PROMs in the type of application shown in Fig. 2. Notice that if we define logic "1" as the active-True state of all output functions, it is not possible to compress the truth table by eliminating inactive minterms 2,4 , and 7. Moreover, with regard to minterms 0 and 1 , it is necessary to allocate two distinct storage locations to activate output function $0_{3}$ with a single change in input variable $A_{0}$. In this case, $\mathrm{A}_{0}$ represents a logical Don't Care (X) which cannot be directly programmed in a PROM. Instead, separate minterms $\overline{\mathrm{A}_{2}} \overline{\mathrm{~A}_{1}} \mathrm{~A}_{0}$ and $\overline{\mathrm{A}_{2}} \overline{\mathrm{~A}_{1}} \overline{\mathrm{~A}_{0}}$ must be programmed.

With FPLA, both constraints are removed.
As shown in Fig. 3, the FPLA does away with a fixed decoder in favor of a programmable Address Matrix, which offers, in place of forced exhaustive addressing, the flexibility to choose by "lin-ear-select" any finite subset from a large number of input states. This is possible because each column of the Address Matrix functions essentially as a logic comparator programmed to recognize the simultaneous presence of ( n ) inputs, each either True, False, or both (Don't Care).

As a result, storage for unused minterms is no longer required. The necessary logic output for


FIG. 3: Typical FPLA organization. The input buffer drives a programmable address matrix, in which anyone of $\mathbf{2}^{\text {n+1 }}$ input combinations can be programmed to select a stored word $\mathbf{W}_{\mathrm{x}, \mathrm{y}} \ldots$ t.
the inactive minterms occurs by "default". And, Don't Care states of input variables can be directly programmed in the FPLA. This allows to program the FPLA with either Minterms or the more general Product Terms (P-terms) of the input variables (addresses) to minimize logic "waste".

When any programmed logic combination is present at the FPLA inputs, the corresponding Address Matrix column (P-term) will be pulled HIGH (logically active), forcing all (B) outputs to their True logic state programmed in the Storage Matrix. Conversely, for all unprogrammed logic combinations present at the FPLA inputs, all columns will remain LOW (logically inactive) forcing all (B) outputs to their False logic state by default (the complementary logic state of their programmed Active Level polarity).

Because it is programmable, the FPLA Address Matrix is not bound in size by the number of inputs it examines. Signetics' FPLA has 16 inputs to the matrix. If it were a PROM, this address matrix would have to be large enough to decode the address of 65,536 words. For the FPLA, the matrix has to be only large enough to store the address of 48 words: the FPLA's P-terms. The advantage comes about because here we have a choice to select a minimum of any 48 input words (or more, as determined by Don't Care input variables) from a total available pool of 65,536 .

Due to the unique capability of FPLAs to store directly Don't Care (X) input states, each internal word (W) in the device Storage Matrix can be addressed by several logic input combinations (minterms, given by:
$\left(\mathrm{M}_{\mathrm{n}}\right) \mathrm{T}=2^{\mathrm{m}-\mathrm{r}}$
Where $m=$ total number of input variables
$r=$ number of active inputs (true or complement) contained in a programmed P-term column.
Thus, if $P_{t}=$ XXXI $_{0}, m=4$ and $r=1$, for which $\left(\mathrm{M}_{\mathrm{n}}\right) \mathrm{T}=8$.

## SIGNETICS' FPLAs

The following diagram (Fig. 4) shows the logical structure of Signetics' FPLAs. Both devices consist of an upper AND matrix containing 48 product term columns (P-terms), and a lower OR matrix containing 8 sum term rows (S-terms), one for each output function. Each P-term in the AND matrix is initially coupled to each input variable via 2 Schottky diodes for programming the desired input state, and to each S-term in the OR matrix thru an emitter follower with an emitter fuse, for pulling the summing node to a HIGH level when the P-term is activated. Each S-term in turn is coupled to its respective output via an EX-OR gate, which has programmable transmission polarity by means of an input to ground through a fusible link.

In its initial unprogrammed state all $\mathrm{Ni}-\mathrm{Cr}$ links are intact, such that:

- Each P-term contains both true and complement values of every input $I_{m}$. Hence all P-terms are in the "NULL" state (always LOW).
- Each S-term contains all 48 P-terms.
- The polarity of each output is set to active-HIGH ( $\mathrm{F}_{\mathrm{p}}$ function). Since all P-terms are inactive, all outputs will be at a LOW level when the chip is enabled $\overline{\mathrm{CE}}=\mathrm{LOW}$ ), regardless of input conditions.
The transmission thru the FPLA can be traced along the equivalent logic path shown in Fig. 5. (Note that for each of the 8 outputs, either the


FIG. 4: Logic structure of FPLA, lllustrating AND, OR, and EX-OR arrays.


FIG. 5: Typical logic path of Signetics' FPLA. A general set of equations describing the device logic transmission is shown in the truth table on page 4.
function $F_{p}$ (active-High) of $F_{p}^{*}$ (active-LOW) is available, but not both). This emphasizes the dual aspects of FPLA, in that they can be viewed as Conditionally Addressable Memories or as ANDOR logic blocks, depending on the application.

## PROGRAMMING

The FPLA is programmed by the user to contain the desired Program Table (or Truth Table) in three successive steps involving the AND matrix, the OR matrix and the transmission polarity of the output EX-OR gates. For this purpose, automatic programming equipment is currently available on the market

The peripheral fusing circuitry internal to the FPLA, and the basic, terminal requirements which must be provided to fuse the three sectors of the FPLA are shown in Figs. 6 and 7, respectively. For a more detailed fusing procedure, refer to the device data sheet.


FIG. 6: Functional FPLA blocks activated during ARRAY Program/ Verify sequence.

| PROGRAM $\longrightarrow$ | 'AND' MATRIX | 'OR' MATRIX | OUTPUT ACT LEVEL |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | $+5.0 \mathrm{~V}$ | +8.75 V | LOW |
| $\underset{\text { (Program) }}{\text { INPUT(S) }} \quad\left[\begin{array}{l} \mathrm{I}_{m} \cdots \cdots \\ \overline{\mathrm{I}}_{\mathrm{m}} \cdots \cdots . \end{array}\right.$ | HIGH <br> LOW | [ADDRESS P-TERM] WITH $\mathrm{I}_{0} \sim \mathrm{I}_{5}$ | $\left[\begin{array}{ll} \mathbf{H I G H} \end{array}\right]$ |
| OTHER INPUTS Contains $\mathrm{P}_{\mathrm{n}}$ | $\begin{gathered} +10.0 \mathrm{~V} \\ \text { } A D R E S S \text { P-TERM } \mid \end{gathered}$ | LOW | $\text { HIGH } \perp \text { LOW }$ |
| OUTPUT(S) $\begin{aligned} & \text { Excludes } \mathrm{P}_{\mathrm{n}} \\ & \text { En }\end{aligned}$ | $\lfloor$ | $+10.0 \mathrm{~V}$ | LOW ${ }_{\text {ov }} \stackrel{\text { LOS }}{4}+17.0 \mathrm{~V}$ |
| Fuse Enable | $+17.0 \mathrm{~V}$ | $+17.0 \mathrm{~V}$ | LOW |
| $\overline{C E}$ |  |  | HIGH |

FIG. 7: Summary of FPLA terminal requirements for programming respective areas in the device.

Each P-term $P_{n}$ is programmed to contain the desired logic state of each input variable by fusing the appropriate $\mathrm{Ni}-\mathrm{Cr}$ link in the pair which couples each P-term to each input variable. If $\mathrm{P}_{\mathrm{n}}$ contains $\mathrm{I}_{\mathrm{m}}$, the $\overline{\mathrm{I}_{\mathrm{m}}}$ link is fused, and viceversa. If $\mathrm{I}_{\mathrm{m}}$ is a Don't Care in $\mathrm{P}_{\mathrm{n}}$, both the $\mathrm{I}_{\mathrm{m}}$ and $\overline{\mathrm{I}_{\mathrm{m}}}$ links must be fused. If fewer than 16 variables are used in any application, the unused variables represent Don't Care conditions for all used Pterms, and their corresponding $\mathrm{I}_{\mathrm{m}}$ and $\overline{\bar{I}_{\mathrm{m}}}$ links must in general be fused (see Editing, below).

The response of each output function to the presence of active P-terms is programmed in the OR matrix. If any product term $\mathrm{P}_{\mathrm{n}}$ logically Ne gates an output function, the link coupling that output function to the P-term(s) must be fused and viceversa. No programming is required of OR matrix links coupling used or unused P-terms to S-terms servicing any unused output functions. Also, since in a blank device all P-terms are in a logic "NULL" state, unused P-terms require no programming at all.

## EDITING SIGNETICS' FPLA

In contrast with PROMs, FPLAs have inherent program editing capabilities. After programming, the user can incorporate a number of program modifications in Signetics' FPLAs. These are tabulated in Fig. 8.


FIG. 8: Summary of "EDITING" features of Signetics' FPLA.

## DISPOSITION OF UNUSED INPUTS

When a particular application involves less than 16 input variables, if unused inputs are programmed as Don't Care in all used P-terms (M) of the FPLA, it is no longer possible to modify the logic
structure of the ( $M$ ) P-terms by reinstating any of the unused inputs as additional controlling variables to the FPLA.

While it is possible to recover from this condition by deleting $P$-terms requiring change, and adding any of the remaining ( $48-M$ ) P-terms programmed with the desired number of input variables, this method ultimately fails once all 48 $P$-terms are exhausted.

This method can be combined with an alternate procedure to obtain a greater degree of flexibility in adding previously unused inputs to a preprogrammed FPLA. It requires that about one half of all originally unused inputs be programmed HIGH and the remaining half LOW, in (M)P-terms only. These inputs are then normally tied to HIGH and LOW logic levels respectively.

If at anytime during function update or modification it becomes necessary to add HIGH and/or LOW control variables to ( $N$ ) of the (M)P-terms, any of the properly programmed idle inputs are disconnected from their voltage clamps and connected to their corresponding logic sources. These newly activated inputs must in turn be reprogrammed as Don't Care in $(M-N)$ of the used $P$-terms.

## GENERATING THE FPLA PROGRAM TABLE

In a typical application as in Fig. 9, the symbolic statements, or the truth-table, of a logic problem are first reduced to a minimum set of P-terms, and then Program Table entries are derived from an "Activity Map".
$\overline{\mathrm{F}}_{0}=\mathrm{P}_{0}+/+\mathrm{P}_{2}$
$\mathrm{~F}_{1}=/+\mathrm{P}_{1}+\mathrm{P}_{2}$
a. Activity Map of Elementary
FPLA. $(/)=\mathrm{F}_{\mathrm{x}}$ excludes $\mathrm{P}_{\mathrm{n}}$.
$\mathrm{P}_{\mathrm{o}}=\mathrm{I}_{2} \overline{\mathrm{I}}_{1} \overline{\mathrm{I}}_{0}$ $\mathrm{F}_{1}=/+\mathrm{P}_{1}+\mathrm{P}_{2}$ $P_{1}=I_{2} \bar{I}_{1} I_{0}$ FPLA. (/) $=\mathrm{F}_{\mathrm{x}}$ excludes $\mathrm{P}_{\mathrm{n}}$. $\mathrm{P}_{2}=\overline{\mathrm{I}}_{2} \mathrm{I}_{1} \overline{\mathrm{I}}_{0}$ b. P-term List

FIG. 9: Elementary program to be stored in FPLA.
The standard Program Table format adopted by Signetics is shown in Fig. 10. The term "Program Table" is used in favor of Truth Table, because the former allows Don't Cares (X) as a direct entry, and thus is more general, and conforms to FPLA structure. The Activity Map shows those P-terms which are contained in an output function, and those which are not, designated by $\left(\mathrm{P}_{\mathrm{n}}\right)$ or (//) in their respective positions. The presence of a (/) in the Activity Map, although not strictly necessary, is convenient in generating the Output Table section of the Program Table (especially while interacting with a pro-

## FPLA PROGRAM TABLE



FIG. 10: Standard Signetics' Program Table. Used P-Terms can be programmed anywhere. Unused P-Terms require no programming, and can be left blank.
gramming system) because it makes it easier to enter the program by taking vertical slices through the Activity Map while the P-terms are sequentially addressed.

Ideally the FPLA Program Table should contain entries formulated with a code which not only issues unambiguous fusing commands to a programming system, but also readily displays the actual logic state of the FPLA outputs. In dealing with logical statements or truth-tables, most logic designers are used to either (1/0) or ( $\mathrm{H} / \mathrm{L}$ ) symbols. An additional symbol ( X ) is generally used for Don't Care input states. Their widespread usage is a strong incentive to choose among these symbols for a suitable set to code the FPLA Program Table.

However, in many cases the Program Table will be transmitted to remote programming centers over commercial communication links, which normally employ an ASCII alpha-numeric code. Since the "distance" between the ASCII codes for " 0 " and " 1 " is only one bit, the risk of
undetected transmission errors is large. Thus, the set ( $\mathrm{H}, \mathrm{L}, \mathrm{X}$ ) is more preferable, but it is still not ideal. Indeed, to enhance the production of low cost programming equipment, in which a 7 -segment LED display is mandatory, one must forego the ( X ) in favor of a more realizable symbol such as a (一).

Therefore, to elicit unambiguous fusing commands from a programming system, the state of all input variables in each P-term is coded as illustrated in Fig. 11.

All entries clearly indicate the logic states of the input variables which activate a given P term. An additional symbol for the input variables is required to code the state in which both $\mathrm{I}_{\mathrm{m}}$ and $\overline{\mathrm{I}_{\mathrm{m}}}$ links are intact. This state, chosen as (0) again for ease of display, occurs only in a virgin device, or for variable(s) of unused or partially programmed P-terms. It is the initial state of all input variables, signifying their logic NULL state. If any P-term contains at least one variable in the NULL state, the P-term will never be selected by any logic input combination. Entry of a (0) in the Program Table is thus meaningless, and not allowed. However, it does require to be displayed by a programming system to indicate blank check results, or program fail conditions.

While these symbols are appropriate to code the various states of the FPLA input variables for each P-term, as well as the output Active Level polarities, they give rise to some ambiguities when used to code the FPLA outputs, because of the user choice of output Active Level. To code the outputs of the FPLA, several alternatives are available. In all cases, derivation of each entry involves scanning the Activity Map to determine whether or not an output function contains a particular P-term. Regardless of

| $P_{n} \stackrel{?}{=} f\left(I_{m}\right)$ | Input <br> State | Program Table <br> Entry | Fuse <br> Command |
| :---: | :---: | :---: | :---: |
| Yes | $I_{m}$ | (H) | Fuse $\overline{I_{m}}$ link |
| No | $\overline{I_{m}}$ | (L) | Fuse $I_{m}$ link |
|  | Dont Care | - | Fuse both |

FIG. 11: Program Table coding of input variables. Entries contained in $O$.
chosen output polarity, a P-term activates $\mathrm{F}_{\mathrm{p}}$ if it is contained in $F_{p}$. Accordingly, any $F_{p}$ will be forced HIGH, and $\bar{F}_{p}$ (defined as $F_{p}^{*}$ ) will be forced LOW. Conversely, if $P_{n}$ is not contained in
an output, all $\mathrm{F}_{\mathrm{p}}$ and $\mathrm{F}_{\mathrm{p}}^{*}$ functions will remain in their default logic state (LOW or HIGH, respectively). A particularly convenient method for coding the FPLA Output-Table is shown in Fig. 12.


FIG. 12: Table for formulating Output Table entries for the FPLA. Entries, contained in $O$, are obtained by "multiplying" the contents of the Activity Map with the Active Level.

This coding system utilizes an (A) (for Active) to indicate the presence of $P_{n}$ in either $F_{p}$ or $F_{p}^{*}$, anda $\odot$ (period) to indicate absence. It has the advantage that the FPLA Output Table can be constructed directly from the Activity Map. Also, when retrieving the stored Output Table from a programmed device, the presence/absence of a P-term in an output function is readily detected, yielding the easiest array verification procedure. However, in order to relate the actual logic output of the FPLA to the above entries (especially when dealing with code conversion, or address translations), reference to the following table is necessary:

| FPLA Output Table | FPLA LogicOutput |  |  |
| :---: | :---: | :---: | :---: |
| (A) | H | L |  |
| () | L | H |  |
|  | (H) | (L) | Active Level |
| Function Polarity | $\mathrm{F}_{\mathrm{p}}$ | $\mathrm{F}_{\mathrm{p}}{ }^{*}$ |  |

FIG. 13: Table for calculating the FPLA logic output. The FPLA output is obtained by "multiplying" Output Table entries with the Active Level.

## VERIFYING THE STORED PROGRAM

Unlike PROMs, verification of an FPLA after programming, or examination of the contents of a master device for duplication or diagnostic purposes, is no trivial task. Unique difficulties are posed by the large number of inputs to be manipulated, and by the multiple and concurrent addressing modes characteristic of FPLAs.

In general, the FPLA Program Table may bear little resemblance to the original truth-table, yet, from a black box viewpoint, the logic function of the FPLA should match entry for entry the original truth-table. This level of verification can only be obtained through a logic verification procedure, in which the logic transfer characteristic of the FPLA is exhaustively examined by exercising its inputs with a minterm generator.

But, while logic verification is the ultimate test of FPLA valid function, it is a useless tool for determining the FPLA stored program. This is readily apparent in Fig. 14 which shows the output of an elementary FPLA to be the same (LOW) for three distinct internal programmed states, when its single output is toggled between HIGH and LOW logic levels.


FIG. 14: Distinct FPLA programmed states resulting in identical logic function.

Therefore, a non-ambiguous map of the status of every link in the device is a most essential tool required to monitor and manipulate the stored program, especially while interacting with an FPLA programming system. When duplicating from a master device, the programming system must derive precise and unambiguous instructions for programming the slave. Signetics' devices allow such map to be obtained via an Array Verify test sequence comprising three tests for examining the links in the output EX-OR, the AND-matrix, and the OR-matrix.

## ARRAY VERIFY

The peripheral fusing circuitry in Signetics' FPLAs incorporates additional networks and
dedicated paths for the Array Verify test sequence. These are shown at the bottom of the composite FPLA diagram in Fig. 6. Specifically, to sense the status of the AND-matrix links, the OR-matrix includes an extra row of non-fusible emitter followers $Q_{0}$ through $Q_{47}$, monitored via $\mathrm{Q}_{50}$ collector ORed with output $\mathrm{F}_{7}$. This stage does not interfere with $F_{7}$ during normal operation because $\mathrm{Q}_{50}$ can only get base drive during verify mode. The internal map of the FPLA is obtained by performing the sequence of tests summarized in Fig. 15, during which the Fuse Enable input is maintained at ground. Verification of the active level polarity of the outputs is simply obtained by addressing a non-existent

| VERIFY $\rightarrow$ | "AND" MATRIX | "OR" MATRIX | OUTPUT ACtive level |
| :---: | :---: | :---: | :---: |
| $\mathrm{v}_{\mathrm{CC}}$ | +5.0 V | +8.75V | +8.75V |
| $\overline{C E}$ | +10.0 V | Low | Low |
| OUTPUT(S) | $\left[\begin{array}{c}\text { ADDRESS P-TERM } \\ \text { WITH F } \mathrm{F}_{0} \rightarrow \mathrm{~F}_{5}\end{array}\right]$ | ( $\begin{array}{r}\text { Act HI } \\ \hline\end{array}$ | $0 \Longrightarrow \mathrm{HIGH}$ |
| F7 OUTPUT | 0 0 1 1 <br> 0 1 0 1 <br> Null $I_{m}$ $I_{\mathrm{m}}$ Don't <br>  Care   | $\left[\overline{1} \Rightarrow \overline{\left(P_{n}\right) \text { in }} \overline{-\left(P_{n}\right) \text { out }}\right]$ | $[$ Low $]$ |
| INPUT(S) (Verify) OTHER INPUTS | $\begin{gathered} \left\{\begin{array}{c} 1.1_{\mathrm{m}}=0 \\ \left\{11 . \mathrm{I}_{\mathrm{m}}=1\right. \end{array}\right\} \\ +10.0 \mathrm{~V} \end{gathered}$ | $\left[\begin{array}{l}\text { ADDRESS P-TERM } \\ \text { WITH } I_{0} \rightarrow 15\end{array}\right]$ | $[$ HIGH (AII) |

FIG. 15: Summary of FPLA terminal requirements for mapping the status of all internal links. The Output Active Level test must be performed before the OR-Matrix test.

| 1 m | $F_{7}$ | Input Variable State Contained In P-term | $\begin{aligned} & \hline \text { Input } \\ & \text { Code } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| $\left\lvert\, \begin{aligned} & \mathrm{L} \\ & \mathbf{H} \end{aligned}\right.$ | $\underset{\mathrm{L}}{\mathrm{H}}$ | $T_{m}$ | L |
| $\begin{array}{\|l\|} \hline L \\ \mathrm{H} \end{array}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | 1 m | H |
| $\begin{array}{\|l\|} \hline L \\ H \end{array}$ | $\begin{aligned} & \hline \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | Don't Care | - |
| $\begin{array}{\|l} \hline \mathrm{L} \\ \mathrm{H} \end{array}$ | L | $\left.\left(1 m^{\prime}\right),(\overline{1})^{\prime}\right)$ | 0 |

FIG. 16: Table for determining the status of each Input Variable link in the AND-MATRIX.

P-term in the device, and thus rely on the pulldown resistors in the "OR-matrix" to yield a non-ambiguous result.
To verify the "AND-matrix" two tests are required for each input for each of the P-terms. The status of each $\mathrm{I}_{\mathrm{m}}$ link coupling a P-term to the input buffer outputs is determined in accordance with the table in Fig. 16.

Verification of the "OR-matrix" requires prior knowledge of the output level polarities. The status of the OR-matrix links coupling each P term to the S-term is given by the table in Fig. 17.

For a more detailed Array Verify procedure refer to the device data sheet.

| Output |  | P-term Link |
| :---: | :---: | :---: |
| Active-HIGH <br> $\left(F_{p}\right)$ | Active-LOW <br> $\left(F_{p^{*}}\right)$ |  |
| $\mathbf{L}$ | H | FUSED |
| $H$ | L | PRESENT |

FIG. 17: Table for interpreting the status of OR-MATRIX links, based on Output Active Level test results.

## LOGIC VERIFY

After an FPLA has been programmed, and its contents checked by Array Verify against hardcopy reference of the Program Table, there should be in most cases little reason to suspect that the device will not exhibit the correct logic function in a system environment. However, in some cases, device defects, programming equipment problems, user coding inexperience, as well as system logic races and other marginalities, may all contribute in creating a situation in which system failures are traced to an FPLA which nevertheless appears to contain the correct Program Table. In these cases, further device diagnostics are necessary to identify the source of the problem at hand, for which the actual operating system may be a slow and ineffective tool.

Also, at the end of the design cycle, some users may want to replace FPLAs with mask programmable PLAs for cost reduction. Since a PLA does not contain peripheral fusing circuitry, it is not possible to logically address each of is internal links to verify that the PLA contains the same Program Table as the Master FPLA. In this case the only verification possible is a full logic verify of the PLA vs. FPLA functions.

Ultimate verification of FPLA logic performance entails an exhaustive check of its logic function to compare the expected Truth-Table with the stored Truth-Table, obtained by cycling the FPLA inputs through all $2^{16}$ combinations with a Minterm generator. This, however, involves dealing with a hardcopy reference of a table containing about 64 thousand input entries, which is a totally impractical task in view of what may be required to generate and store such table.

A more feasible alternative consists of con-
structing a "hardwired" Logic Verify system which may be conveniently incorporated within the FPLA Programming system. The Programmer would then function as an FPLA emulator with the ability to produce and display the full Truth-Table of the FPLA, viewed just as a logic box. This is extremely useful in code conversion, map translations, or when programming directly from a truth-table.

In essence the Logic Verify system must be able to compare the actual FPLA logic output with that computed on-the-fly by composite overlay and manipulation of the Output Table stored in the Programmer, as activated by all concurrent and multiple address selections for each state of the input minterm generator.

The Logic Verify procedure presumes knowledge of the Program Table stored in the device; hence, it must necessarily follow an Array Verify operation to first scan and store in the system main memory the Program Table contained in the device under test. A comparison of the actual versus computed Output Tables, in conjunction with a direct display of the FPLA logic output for each minterm input, will reveal all discrepancies. For this, a CRT display is mandatory.

To be useful, the Logic Verify procedure must also be fast. It should be complete within 5 to 10 seconds per device, and thus dictates use of a hardwired algorithm. The block diagram of a logic subsystem which executes a suitable algorithm, outlining basic hardware, controls, and data paths is shown in Fig. 18.
The algorithm manipulates Program Table data stored in Main Memory and Active Level Register, in the format tabulated in Fig. 19. Before loading the Program Table, M/M and the ALR are reset to " 0 ", to clear all previously stored fusing commands. A binary counter, conditionally incremented, functions as minterm $\left(\mathrm{M}_{\mathrm{n}}\right)$ generator, for addressing the FPLA with all $2^{16}$ input combinations. The FPLA output for each $\mathrm{M}_{\mathrm{n}}$ input is stored in Register B. All 48 P terms are fetched one at a time from the program table in M/M, and examined to determine whether they logically contain each $\mathrm{M}_{\mathrm{n}}$. The criteria which logically include or exclude $\mathrm{M}_{\mathrm{n}}$ from a Pterm are tabulated in Fig. 20 for all general programmed states. If the test fails, a new P-term is fetched, and the test repeated until all 48 P-terms have been examined, and all $2^{16}$ minterms are exhausted. On the other hand, if the test indicates


|  | Address | Data |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | P-term \# | P-term Field |  |  |  |  |  |  | F-Set Field |  |  |  |  |
|  |  | 115 |  | 114 |  |  | $\mathrm{I}_{0}$ |  | $F_{7}$ | $\mathrm{F}_{6}$ |  | -...... | $\mathrm{F}_{0}$ |
| Stored Format | Sequential | 0 | 1 | 1 |  |  | 1 | 1 | 0 | 1 |  | ----- | 0 |
| Typical Entry | 27 |  |  | L |  |  |  | - | A |  |  |  | A |

a. $M / M$ binary format and typical entry.

|  | $F_{7}$ | $F_{6}$ | $\cdots \cdots$ | $F_{0}$ |
| :--- | :---: | :---: | :---: | :---: |
| Stored <br> Format | 0 | 1 | $\cdots \cdots$ | 0 |
| Typical <br> Entry | $H$ | $L$ | $\cdots \cdots$ | $H$ |

b. ALR binary format and typical entry.

FIG. 19: Binary assignment of FPLA Program Table stored in Main Memory, and Active Level Register.


FIG. 20: Criteria for the logical inclusion/exclusion of a minterm in a P-term. ( $\mathrm{H} \leftrightarrow \mathrm{L}$ ) preclude logical inclusion.
that $\mathrm{M}_{\mathrm{n}}$ is contained in the P-term, the F -set field associated with the addressed P-term is overlaid in Register A, while the M/M address of the Pterm is stored in a stack containing the concurrent P-term list, and a presence flag set to indicate that the P-term address is a valid member of the list.
Testing continues until all 48 P-terms have been compared to the $\mathrm{M}_{\mathrm{n}}$ count. At this point, Register A contains a composite FPLA Output Table obtained when all concurrently selected P-terms are activated by $M_{n}$ at the FPLA inputs. This table is merged through an EX-NOR with the contents of the ALR to produce a composite binary F -set, which is in turn compared with the contents of Register B. If they are equal, the $M_{n}$ generator is incremented, and the test sequence repeated with $\mathrm{M}_{\mathrm{n}+1}$ until the last minterm. (Alternately, if in manual mode, before incrementing $\mathrm{M}_{\mathrm{n}}$ one could observe the Logic Output of the FPLA with $M_{n}$ as input by calling the contents of the display buffer). If the contents of Registers $A$ and $B$ differ, an error flag is set, and the $M_{n}$ count halted. The following housekeeping displays occur, and the system will wait until a con26
tinue command:

- The concurrent P-term list is scanned and displayed in the designated field on the CRT.
- The contents of the $M_{n}$ generator are displayed in the hexadecimal M-term count field, while its binary equivalent (presented to the FPLA inputs) is displayed in the INPUT field.
- Results of the EX-NOR of Register B with the contents of the ALR are displayed in the OUTPUT field. This yields the Output Table obtained from the device with $\mathrm{M}_{\mathrm{n}}$ as input.
- The contents of the A.LR are displayed in the ACT LEVL field.
- The contents of Register A are displayed in the COMPUTED OUTPUT TABLE field. They indicate the composite Output Table expected from the FPLA with input $M_{n}$.
- The contents of Register B are displayed in the PLA OUTPUT field. They indicate the logic levels present at the FPLA outputs.
A suitable display of this information is shown in Fig. 21. All error conditions detected during Logic Verify will produce conflicting indications in the PLA OUTPUT TABLE versus the COMPUTED TABLE. From Fig. 21, the presence of (A) in the PLA OUTPUT TABLE versus a $\odot$ in the COMPUTED TABLE suggests an illegal concurrency in the device. Conversely, the $\odot$ in $F_{0}$ and $F_{6}$ in contrast with an (A) for the same bits in the COMPUTED TABLE indicates inherent concurrencies absent in the device. Knowing all concurrent P-terms and the logic input to the FPLA, we can resort either to Array Verify or hardcopy reference of the Program Table and Activity Map for further diagnostics and isolation.

| M-TERM ${ }^{\prime}$ | LOGIC VERIFY | ' ACT LEVL |
| :---: | :---: | :---: |
| [ FA76] |  | HHLHHHLH |
| ...'...' | [INPUT VARIABLE] |  |
| <P > | 111111 | [OUTPUT] |
| <L> | 5432109876543210 | 76543210 |
| <A>... | HHHHHLHLLHHHLHHL | $A . . A A . A \cdot$ |
| [COMPUTED | D OUTPUT TABLE] | $A A \cdot A \cdot A A$ |
| [ERROR]. |  | $\uparrow \uparrow \uparrow$ |
| [PLA LOGIC | C OUTPUT] | HLHHHL LL |
| ERROR: P-TERM CONFLICT |  |  |
| CONCURRENT P-TERM LIST: 0, 1, 2, 3, 4 |  |  |

FIG. 21: Logic verify of FPLA, yielding device truth-table for logic input FA76 (HEX). Output bits in error indicated by arrow.

## DEALING WITH DEVICE LIMITATIONS

In many applications a single FPLA cannot
accomodate the full Program Table because it exceeds device limitations arising from the finite number of inputs, outputs, and P-terms available. In many cases this can only be overcome by resorting to design intuition and ingenuity in place of complex data manipulations which tend to obscure the problem on hand, and may render troubleshooting difficult.

Borderline cases can usually be resolved by judicious inspection of the Program Table to discover ways to further compression. Nevertheless, to increase design flexibility in these situations, Signetics' FPLAs are the only ones which feature a Chip Enable input which can be used for input and P-term expansions, preconditional input decoding, and output inhibit.

The output inhibit function of $\overline{\mathrm{CE}}$ not only permits utilization of the tristate device in bused organizations, but also provides a means to force all outputs to a unique logic state, regardless of their programmed polarity, without sacrificing FPLA inputs or entailing additional hardware. This feature is essential in a number of applications involving system initialization from a known state, exit to "idle" following sequence error, synchronous clocking, etc. For example, in the typical sequencer of Fig. 22, if an input error occurs parity fails, forcing all outputs to logic "1" ("IDLE" state, by user definition).


FIG. 22: Sequential Controller forced into "IDLE" state by input parity error.

## PRODUCT TERM EXPANSION

Expansion of P-terms involving up to 16 input variables is easily accomplished with Open Collector devices, as shown in Fig. 23. It is only necessary to parallel respectively all inputs and
outputs of several devices, operated with $\overline{\mathrm{CE}}$ at ground (unless needed as additional control function). The composite logic output of the network is determined by P-terms activated in one or several FPLAs simultaneously.


FIG. 23: P-term expansion with Open Collector FPLAs, involving up to 16 input variables. All outputs must be programmed active-LOW (F*) to realize the wire-AND function. The total number of P-terms available is 48 N .

When using tristate devices (82S100), P-term expansion cannot be readily achieved in the same way because of logic conflicts ensuing from the active pull-up outputs of FPLAs sharing the same output bus. To ensure enabling only one device at a time, P-term expansion must involve the $\overline{\mathrm{CE}}$ input.

In most applications requiring more than 48 P-terms it should be a relatively simple task to partition the Program Table in 2 or more Subtables, each containing less than 48 P-terms which in turn can be fitted in separate FPLAs. This partitioning is achieved by segmenting the original Table about the " 1 's" and " 0 's" of suitable input variables. Since all P-terms $P_{n}$ which contain a segmenting variable as Don't Care give rise to 2 P-terms $P_{n a}$ and $P_{n b}$, it is best to segment a Program Table about variables with the fewest Don't Care states.

The logic sources of segmenting variables are removed from the FPLA input field and made to drive instead the $\overline{\mathrm{CE}}$ input of the required FPLAs, after proper decoding. As an example, if one were restricted to use tristate FPLAs with only 10 P-terms each to incorporate the Program Table of Fig. 32b (page 31), a segmentation of this Table about input $I_{2}$ yields the Subtables shown in Fig. 24.

Each Subtable contains less than 10 P-terms, and will fit in separate FPLAs which are operated in parallel and controlled by $\mathrm{I}_{2}$ via their $\overline{\mathrm{CE}}$ input, as shown in Fig. 25.

The feasibility of this procedure is strongly dependent on the contents of the original Program Table, and in some degenerate cases (too few or no " 0 's" at all in the input field of the Program Table) it may not work. Also, note that in general the final number of P-terms used may increase due to expansion of input Don't Cares. However, this is preferable to no solution at all.

| P-terms |  | INPUTS |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{P}_{\mathrm{n}}$ | $\mathrm{P}_{\mathrm{n}}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ | $\mathrm{~F}_{7}$ | $\mathrm{~F}_{6}$ | $\mathrm{~F}_{5}$ | $\mathrm{~F}_{4}$ | $\mathrm{~F}_{3}$ | $\mathrm{~F}_{2}$ | $\mathrm{~F}_{1}$ | $\mathrm{~F}_{0}$ |  |
| 0 a | 0 | X | 0 | X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 1 a | 1 | X | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| 3 | 2 | X | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |
| 6 | 3 | 1 | 0 | X | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |
| 7 | 4 | 1 | 0 | 1 | X | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |
| 10 | 5 | 1 | 0 | X | X | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 11 a | 6 | 1 | 0 | 1 | X | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |

FIG. 24a. Subtable A to be stored in FPLA \#1 with $I_{2}$ removed. $P_{11 a}$ can be eliminated since it is "covered" by $\mathbf{P}_{10}$.

| P-terms |  | INPUTS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{P}_{\mathrm{n}}$ | $\mathrm{P}_{\mathrm{n}}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ | $\mathrm{~F}_{7}$ | $\mathrm{~F}_{6}$ | $\mathrm{~F}_{5}$ | $\mathrm{~F}_{4}$ | $\mathrm{~F}_{3}$ | $\mathrm{~F}_{2}$ | $\mathrm{~F}_{1}$ | $\mathrm{~F}_{0}$ |
| Ob | 0 | X | 1 | X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 lb | 1 | X | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 2 | 2 | X | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 4 | 3 | X | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 5 | 4 | 0 | 1 | X | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 8 | 5 | 1 | 1 | X | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 9 | 6 | 0 | 1 | 1 | X | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 11 b | 7 | 1 | 1 | 1 | X | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 12 | 8 | 1 | 1 | X | X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

FIG. 24b. Subtable B to be stored in FPLA \#2, with $\mathrm{I}_{\mathbf{2}}$ also removed.


## INPUT VARIABLE EXPANSION

This is the most difficult and cumbersome task with FPLAs. When the Program Table involves more than 16 inputs, the above partitioning technique by Subtables segmented about any suitable variables will work as well with tristate or open collector devices. This technique is shown applied to 18 input variables in Fig. 26. In this case several devices are necessary, even though not all FPLA P-terms are used.
Note that the expansion capability provided by $\overline{C E}$ input limits the total number of FPLAs required to $2^{\text {n }}$, where ( $n$ ) is the number of segmenting variables. Without $\overline{C E}$, the total number of FPLAs required would be $2^{{ }^{n+1}}$.

With more than 20 or so inputs this approach may become too costly, and thus it may make more sense to review the Program Table in conjunction with the problem at hand for ways to multiplex the FPLA inputs. This also involves a sort of segmentation of the Program Table for grouping P-terms about input variables which are mutually exclusive.


FIG. 26: Direct manipulation of 18 input variables using CE with either $\mathbf{8 2 S} 100$ or 82 S 101 FPLAs. Note that here it is not necessary to program all output functions active-LOW ( $F_{\mathrm{p}}$ ) because of the disabling function of $\overline{\mathrm{CE}}$.

The principle is illustrated in Fig. 27a when dealying with only 17 input variables and 5 P terms, for simplicity.

The original Program Table in Fig. 27a has been segmented about the " 0 ' $s$ " and " 1 ' $s$ " of variable $I_{n}$, and the P-terms regrouped as in Fig. 27b. Note that it was necessary to create new P-terms $4 a$ and $4 b$ to expand the Don't Care for $I_{n}$ in $P$ -
term 4. Also, it is readily apparent that when $I_{n}=0$, the outputs are independent of $I_{n-1}$, and when $I_{n}=1$ the outputs are independent of $\mathrm{I}_{\mathrm{n}+1}$. These inputs can be multiplexed in an FPLA with $I_{n}$ as the steering condition, as shown in Fig. 28.
The FPLA Program Table contains Upper Pterms with $\mathrm{I}_{\mathrm{n}-1}$ variable removed, and Lower P-terms with $\mathrm{I}_{\mathrm{n}+1}$ variable removed.
When this technique fails too, it may still be possible to factor out of the logic equation of each FPLA output common expressions involving the

| $\mathrm{P}_{\mathrm{n}}$ | $\mathrm{I}_{16}$ | $I_{n+1}$ | $\mathrm{In}^{\text {n }}$ | $\mathrm{In}_{\mathrm{n}-1}$ |  | $\mathrm{F}_{\mathrm{x}}$ | $\mathrm{F}_{\mathrm{y}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | X | 1 | 0 |  | 1 | 0 |
| 1 | 1 | 1 | 0 | X | 1 | 1 | 1 |
| 2 | X | 0 | 0 | X | 0 | 0 | 1 |
| 3 | 0 | X | 1 | X | X | 1 | 0 |
| 4 | 1 | X | X | X | 0 | 0 | 1 |
| 5 | 1 | X | 1 | 1 | 0 | 1 | 0 |

FIG. 27a. Initial Program Table involving 17 input variables, which cannot be directly examined by a single FPLA.


FIG. 27b. Variable $I_{n+1}$ and $I_{n-1}$ can be multiplexed on a single FPLA input because they are mutually exclusive "about" $I_{n}$ (selector).


FIG. 28: Multiplexing of inputs $I_{n+1}$ and $I_{n-1}$ with selector input $I_{n}$ allows 17 inputs to be handled with one 16 -input FPLA.
variables in excess. These can be externally combined with simple gating, or another FPLA, into first level P-terms generating dummy variables to be applied to a second-level FPLA.

## OUTPUT EXPANSION

If an application requires more than 8 outputs, several FPLAs can be used with parallel inputs and separate outputs. In other cases, it may be more cost effective to encode the Output Table stored in a single device, and then unscramble the desired output states via a 32X8 PROM, or $1 / \mathrm{N}$ decoder as required. Both methods are shown in Fig. 29.


FIG. 29a. Output expansion by decoding outputs previously encoded in the FPLA Program Table.


FIG. 29b. Output expansion by utilizing additional FPLAs.

The recent surge in design activity involving microprocessors and microprogramming techniques reflects the growing trend to replace hardwired logic with microcode for gaining system flexibility at lower cost. In this respect, designers have come to rely on ever larger and denser PROMs to fit the demands of their applications, and today PROMs as large as 4 K -bits, organized as 512 X 8 or 1 KX 4 , are readily available. However, a PROM solution in general forces the user to allocate storage for all possible logic combinations of the input variables, whether needed or not. As a result, when dealing with the type of problem requiring the manipulation of more than about 10 logic input variables (or Addresses), several IC packages are usually necessary. This quickly renders a PROM solution marginal at best, in terms of speed, power, and cost, and in most cases impractical. Fortunately, many combinational and sequential logic designs involve logic functions which are True for only a small subset of the total logic states generated by the controlling variables. Typical examples are the 96 graphic characters, out of $2^{12}$ coding states, of a 12 -bit Hollerith code; or the 50 (or so) subroutine-start addresses, from a total of $2^{16}$, in a typical 16-bit microprogrammed machine. It is here that we step in the basic domain of Field Programmable Logic Arrays which, when viewed as Associative memories, exhibit Selective, Concurrent, and Multiple addressing modes that enable compressing a set of logic functions to the minimum required states, at substantial savings in hardware.
The areas of application in which FPLAs provide a more efficient design alternative span the whole spectrum of logic design. Many applications based on mask-programmable devices have been well documented [1,2,3,4,5]. The typical design applications described in the following pages emphasize the conceptual aspects of FPLA usage, in order to focus the reader on the basic roles of FPLAs in logic design, and ease the transfer of these basic ideas to a variety of other practical applications.

Since FPLAs can be readily programmed in the field by the user, they are more economical and easier to use, and should find their way quickly in a wider variety of design situations specifically suited to FPLAs. An estimate of the savings and design advantages obtainable by using FPLAs can be gleaned by examining the recent experience of a Signetics' customer who used FPLAs in
the design of parts of an Automatic Landing System for aircrafts. By using a different design approach, he was able to replace 49 IC packages with one FPLA. The tradeoff in both design alternatives is shown in Fig. 30. In the discrete approach, $\$ 1$ is about what it takes today to place one IC on a PC board. The FPLA cost is based on the projected high volume price in 1976.

| QUANTITY | TYPE |
| :---: | :--- |
| 12 | 7400(Quad 2-NAND) |
| 9 | 7402(Quad 2-NOR) |
| 8 | 7427(Triple 3-NOR) |
| 5 | 7442(BCD/DEC Decoder) |
| 2 | 74175(Quad D-FLOP) |
| 4 | 7404(Hex Inverter) |
| 2 | 7430(8-Input NAND) |
| 7 | 7408(Quad 2-AND) |


| COMPARISON |  |  |
| :--- | :---: | :---: |
|  | Random Logic | FPLA |
| ICs | 49 | 1 |
| Power | 3.3 W | 0.6 W |
| Speed | 65 NS | 50 NS |
| Cost | $\$ 49$ | $\$ 21$ |
| Pins | 700 | 28 |
| Space | $50 \mathrm{in}^{2}$ | 2 in $^{2}$ |

FIG. 30: The economics of logic replacement with FPLAs. One FPLA replaces 49 ICs at less than half the cost.

## LOGIC COMPRESSION

A concise illustration of the logic compression capabilities inherent in FPLAs is provided by the functional truth-table of a squaring matrix, shown in Fig. 31a. The Boolean form of each output function, including Don't Care states (for clarity), is shown in Fig. 22b. Although this table can be directly programmed in a Signetics' FPLA as it is, for sake of illustration all functions have been individually minimized by means of Karnaugh maps, and expressed as a sum of product terms (P-terms). In contrast with a minterm, a P-term of ( n ) variables may contain Don't Care input states, represented explicitly by (X) or implicitly by default. It is easily shown that this representation of the function set is a compressed version of its canonical-P form expressed by the original truth table. Since an FPLA allows internal programming of all three logic states of an input variable, this formal logic compression can be readily translated into hardware.

| INPUTS |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I3 | I2 | I1 | I0 | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |  |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |  |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |  |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |  |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |  |

FIG. 31a. Squaring Matrix for which the output is the square of all 16 input minterms.

$$
\begin{array}{ll}
\mathrm{F}_{0}=X X X I_{0} & \mathrm{~F}_{4}=\mathrm{XI}_{2} \bar{I}_{1} \bar{I}_{0}+\bar{I}_{3} I_{2} X I_{0}+I_{3} \bar{I}_{2} X I_{0} \\
\mathrm{~F}_{1}=0 & \mathrm{~F}_{5}=\mathrm{I}_{3} \bar{I}_{2} \mathbf{I}_{1} X+I_{3} I_{2} X I_{0}+\bar{I}_{3} I_{2} I_{1} X \\
\mathrm{~F}_{2}=X X I_{1} \bar{I}_{0} & \mathrm{~F}_{6}=\mathrm{I}_{3} \bar{I}_{2} X X+I_{3} X I_{1} X \\
F_{3}=X I_{2} \bar{I}_{1} I_{0}+X \bar{I}_{2} I_{1} I_{0} & F_{7}=I_{3} I_{2} X X
\end{array}
$$

FIG. 31b. Minimized output function set of Squaring Matrix in Boolean form.

To program an FPLA with the minimized function set, we first generate an "ACTIVITY" map of the function set involving the ordered P-terms (Fig. 32a), and then generate from it a Program Table as the direct source of programmable entries (Fig. 32b) in terms of symbols 1, $0, \mathrm{X}$ for clarity.

By comparing the Program Table stored in the FPLA with the original truth table it can be seen that the squaring matrix has been compressed from 16 minterms to 13 P-terms. Truth table compression has been obtained by the "Concurrent", "Selective", and "Multiple" addressing modes characteristic of FPLAs. These can be observed by listing the FPLA output function set while executing an exhaustive logical scan at its inputs (Fig. 33). By viewing each row of the Program Table as an FPLA word selected by the corresponding P-term address, Concurrent addressing is shown by the simultaneous selection of words $\mathrm{P}_{0}, \mathrm{P}_{3}, \mathrm{P}_{6}, \mathrm{P}_{7}, \mathrm{P}_{10}$ and $\mathrm{P}_{11}$ which occurs with a binary 1011 input to the FPLA (Fig. 34a). Similarly, Multiple addressing is readily apparent by observing that word $P_{0}$ is selected by 8 different input combinations, in a manner reminiscent of virtual memory storage (Fig. 34b).

```
F
F
```



```
F}\mp@subsup{F}{3}{}=1+1+\mp@subsup{P}{2}{}+\mp@subsup{P}{3}{}+1+1+1+1+1+1+1+1+1,
F
F5}=1+1+1+1+1+1+1+\mp@subsup{P}{7}{}+\mp@subsup{P}{8}{}+\mp@subsup{P}{9}{}+1+1+
F
F7}=1+1+1+1+1+1+1+1+1+1+1+1+ + P12
```

FIG. 32a. "ACTIVITY" map of function set of Fig. 22b. $\mathbf{P}_{\mathrm{n}}=$ Function activated by P-term
/ = Function ignores P-term

| $P_{n}$ | INPUTS |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 13 | 12 | 11 | 10 | F7 | F6 | F5 | F4 | F3 | F2 | F1 | F0 |
| 0 | X | X | X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | X | X | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 |
| 2 | X | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 3 | X | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 4 | X | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 5 | 0 | 1 | X | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 6 | 1 | 0 | X | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 7 | 1 | 0 | 1 | X | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 8 | 1 | 1 | X | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 9 | 0 | 1 | 1 | X | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 10 | 1 | 0 | X | X | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 11 | 1 | X | 1 | x | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 12 | 1 | 1 | X | X | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

FIG. 32b. FPLA Program Table for programming purposes.

| $\mathrm{M}_{\mathrm{n}}$ | INPUTS |  |  |  | CONCURRENT P-terms |
| ---: | :---: | :---: | :---: | :---: | :--- |
|  | I 3 | I 2 | $I 1$ | I 0 |  |
| 0 | 0 | 0 | 0 | 0 | None (Default state term) |
| 1 | 0 | 0 | 0 | 1 | P0 |
| 2 | 0 | 0 | 1 | 0 | P1 |
| 3 | 0 | 0 | 1 | 1 | P0, P3 |
| 4 | 0 | 1 | 0 | 0 | P4 |
| 5 | 0 | 1 | 0 | 1 | P0, P2, P5 |
| 6 | 0 | 1 | 1 | 0 | P1, P9 |
| 7 | 0 | 1 | 1 | 1 | P0, P5, P9 |
| 8 | 1 | 0 | 0 | 0 | P10 |
| 9 | 1 | 0 | 0 | 1 | P0, P6, P10 |
| 10 | 1 | 0 | 1 | 0 | P1, P7, P10, P11 |
| 11 | 1 | 0 | 1 | 1 | P0, P3, P6, P7, P10, P11 |
| 12 | 1 | 1 | 0 | 0 | P4, P12 |
| 13 | 1 | 1 | 0 | 1 | P0, P2, P8, P12 |
| 14 | 1 | 1 | 1 | 0 | P1, P11, P12 |
| 15 | 1 | 1 | 1 | 1 | P0, P8, P11, P12 |

FIG. 33: Simultaneously selected P-terms obtained by exercising the FPLA with a minterm generator.


FIG. 34: a) Concurrent address selection by $M_{n}=(11)_{10}$. Internal OR performed by the FPLA. b) Multiple address selection of $\mathbf{P}_{0}$.

Selective addressing occurs when Minterm " 0 " is presented at the FPLA input, but does not activate any of the programmed P-terms 0 thru 12.

At this point it is worth noting that the above implementation is not unique, since the Program Table is not unique. This results from the individual, rather than the simultaneous minimization of the output function set. For example:

$$
\begin{aligned}
& \mathrm{F}_{4}=\overline{\mathrm{I}}_{3} \mathrm{I}_{2} X \mathrm{I}_{0}+\mathrm{I}_{3} \overline{\mathrm{I}}_{2} X I_{0}+\overline{\mathrm{I}}_{3} \mathrm{I}_{2} \overline{\mathrm{I}}_{1} \mathrm{X}+\mathrm{I}_{3} \mathrm{I}_{2} \overline{\mathrm{I}}_{1} \overline{\mathrm{I}}_{0} \\
& \mathrm{~F}_{5}=\overline{\mathrm{I}}_{3} \mathrm{I}_{2} \mathrm{I}_{1} \mathrm{X}+\mathrm{I}_{3} \overline{\mathrm{I}}_{2} \mathrm{I}_{1} X+\mathrm{I}_{3} \mathrm{I}_{2} X I_{0} \\
& \mathrm{~F}_{6}=\mathrm{I}_{3} \overline{\mathrm{I}}_{2} X X+\mathrm{I}_{3} \mathrm{I}_{2} \mathrm{I}_{1} X
\end{aligned}
$$

is an equivalent form for $F_{4,5,6}$. This choice of expression, although it introduces an additional P-term in $\dot{F}_{4}$, eliminates $\mathrm{P}_{12}$ for realizing $\mathrm{F}_{7}$, since:

$$
\mathrm{F}_{7}=\mathrm{I}_{3} \mathrm{I}_{2} \mathrm{XX}=\frac{\mathrm{I}_{3} \mathrm{I}_{2} \mathrm{I}_{1} \mathrm{X}+\mathrm{I}_{3} \mathrm{I}_{2} \mathrm{XI}+\mathrm{I}_{3} \mathrm{I}_{2} \overline{\mathrm{I}}_{1} \overline{\mathrm{I}}_{0}}{\text { (contained in } \mathrm{F}_{4,5,6} \text { ) }}
$$

In this case no net reduction in number of P terms is obtained. However, the method is at the root of the search for a minimum set of P-terms which will implement the desired logic function. Indeed, the reduction of a set of logic functions of several variables to a minimum set of prime implicants ( P -terms) requires a simultaneous minimization process for which suitable algorithms have already been developed. Considerable efforts are currently underway at Signetics for translating such an algorithm in an efficient software program for execution at any of the major timeshare service organizations.

## MEMORY OVERLAYS

The storage and software efficiency of a computer can be improved by overlaying Read/Write memory with (P)ROM memory in blocks of various sizes, including overlay on an individual word basis. A typical memory overlay application is shown in Fig. 35 in which a flag is used to conditionally transfer (P)ROM or R/W data in the MDR. Since (P)ROMs are available in discrete chunks confined in standard IC configurations, a lot of storage can be wasted when the application requires overlay of many blocks of few words each, scattered throughout the address range of $\mathrm{R} / \mathrm{W}$ main memory. All unused (P)ROM locations servicing a sparsely overlaid sector are forever inhibited access, and are therefore wasted. By using an FPLA instead of (P)ROM, the FPLA address matrix is programmed to recognize only the address of the RAM memory locations to be overlaid. The contents
of the overlaid locations (the RAM modifier) are programmed in the FPLA storage matrix. This way, total PROM storage is compressed to the actual words used. Also, because of the large number of inputs to the FPLA, the overlaid locations can be scattered anywhere within a 64 K address range. The chip enable feature readily extends this range to any practical size by allowing several FPLAs in parallel to examine a larger number of address inputs.


FIG. 35: Typical memory overlay system. (P)ROM word is jammed in MDR when address "present" flag bit is true.

## CORE MEMORY PATCH

The use of partially functional random access memory devices is a well known technique employed by manufacturers of Add-On and other large memory systems to reduce overall memory cost per bit. This technique now can be extended to core memory systems by means of an FPLA. Modern core planes are available in many sizes, up to 16 K X 18 or 32 K X 9 . A 64 K X 9 memory would require two planes, each containing about 300 K cores, in which it is not unusual to find as many as 100 broken or improperly tested cores. Currently, cores are replaced by a hand "restringing" operation, at a cost of about $\$ 2 /$ core. A better alternative to core replacement would be a dynamic repair routine, in which memory addresses containing bad bits are patched by an auxiliary memory. However, since bad cores can be scattered anywhere in the plane, this approach would in general be not cost effective because a large auxiliary memory is required to cover an address field equal in size to the original memory. But, by means of the address selectivity of an

FPLA, this constraint is removed. The FPLA renders this technique economically feasible by providing an address "locator" function by virtue of its programmable address characteristics. The core memory addresses containing bad bits are mapped in the "AND" matrix of an FPLA, whose output "OR" matrix is programmed in turn with sequential address pointers to a small auxiliary RAM containing correct data. This scheme is shown in Fig. 36. A 16 input FPLA is used as an address map, and a 64 X 9 RAM as auxiliary memory, chosen to simplify control and to allow several bad core bits/word. The 48 P terms of the FPLA allow dynamic repair of 48 core memory addresses scattered anywhere in core. Correct data stored in the 82 S 09 is addressed by 6 FPLA outputs programmed as a binary table. Memory select control is provided by the $F_{6}$ output from the FPLA to jam the contents of auxiliary memory in the MDR when a faulty core location is addressed, and to enable writing in auxiliary memory only in the patched locations.


FIG. 36: Core memory "Patch" with FPLA requires only two ICs.

The core memory system normally contains sockets and connections for both FPLA and auxiliary RAM. The sockets are filled only with partially functional planes. The FPLA Input Table is programmed immediately following final test with the addresses of core failures.

This technique could also be applied, with suitable modifications, to memory systems implemented with partially functional Bipolar or MOS memory devices. It could also be extended to patch modifications in ROM memory systems, or utilize spare locations in PROM memory systems to avoid replacing several packages because of random or repeated changes.

## SUBROUTINE ADDRESS MAP AND BRANCH LOGIC

In the design of microprogrammed computers considerable design flexibility is gained by complete freedom in allocating microprogram subroutines throughout microcontrol store, and by the utilization of variable formats in the Instruction Register op-code field.

To satisfy these requirements in an economical manner, an efficient means of address translation is mandatory. FPLAs are ideally suited for this application as shown in a typical system in Fig. 37. The first FPLA translates the current op-code from a 16 -bit Instruction Register into 48 sub-routine-start addresses in microcontrol store. Variable op-code formats are easily handled by judicious programming of Don't Care states in the FPLA Input Table. The second FPLA is used to generate branch conditions based on the current microinstruction, as well as jump and status conditions in the machine. In particular, the utilization of tri-state FPLAs (82S100) saves a multiplexer in the address path of the ROM Address Register, and their 50 ns access time minimizes overhead time in the instruction execution loop.


FIG 37: Subroutine Address Map and Branch Logic with tri-state FPLAs.

## FAULT MONITOR NETWORKS

The dramatic savings in hardware which can be obtained by using FPLAs to manipulate a large number of logic variables is again apparent when building $1 / \mathrm{N}$ detectors, as a special case of $\mathrm{m} / \mathrm{N}$ decoder networks. These are useful in a
variety of applications in computers, data communications, and fault monitor systems. For example, in a data multiplexing system it is not uncommon to find 80 or more channels timedivision multiplexed onto a single transmission line. If a fault occurs in the multiplexer-control network, multiple or no connections on the line give rise to invalid transmission. These type of faults can be readily detected by using a $1 / 80$ detector to monitor the normal selection status of only one multiplexer channel at a time. A $1 / \mathrm{N}$ detector could be implemented by using logic gates. Excluding inversion and ORing of partial results, the number of gates required is given by the number of logic states to be detected. For 80 status monitor terminals (one for each data channel):

$$
\# \text { of } \text { Gates }_{(\mathrm{AND})}=\mathrm{N}!/(\mathrm{N}-1)!=80
$$

This approach, when complicated by the fact that each gate also requires 80 inputs, becomes quickly impractical. A more practical alternative involves partitioning the number of terminals in equal subsets which are applied to PROMs whose truthtables yield outputs $\mathrm{x}=1 / \mathrm{n}$ and $\mathrm{y}>1 / \mathrm{n}$ [6]. Each PROM is used as a basic building block in a cascaded array, to implement a general algorithm for detecting 0,1 or more True states (logic " 1 " = channel selected) of n variables. This is shown in Fig. 38 for $\mathrm{N}=80$, using a 512 X 8 PROM organization. It requires 10 PROMs , plus some gating circuitry for status indication.


However, with FPLAs a more efficient solution is possible as shown in Fig. 39. It requires only 6 devices.

Since each FPLA can examine 16 terminals, five are sufficient to service all 80 terminals.

Each FPLA utilizes 17 P-Terms to detect the presence of zero, $1 / 16$, or $>1 / 16$ via outputs (x) and (y) as defined in the Program Table of Fig. 40. An additional FPLA is necessary to examine a total of 10 partial $x$ and $y$ results from the first level devices, and to give final indication of the number of selected terminals. The Program Table of the last FPLA is contained in Fig. 40b.


a. Program Table stored in FPLAs 1 through 5.

| INPUT |  |  |  |  |  |  |  |  |  |  |  | OUTPUT |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1/N | 7 |  |  | 5 | 4 |  | 2 |  |  | $\begin{gathered} >1 / N \\ F_{1}^{*} \end{gathered}$ | $\begin{gathered} =1 / \mathrm{N} \\ \mathrm{~F}_{2} \end{gathered}$ | 0 <br> $F_{3}$ |
| 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 | 1 |  | 0 | 0 | 0 | 0 |  |  | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 |  | 0 | 0 | 0 | 0 |  |  | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 |  |  | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |  |  | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 |  |  | 0 | 1 | 0 |

b. Program Table stored in FPLA 6.

FIG. 40: Program Tables of FPLAs used in 1/80 Detector. Starred (*) outputs are programmed active-LOW.

## FAST MULTIBIT SHIFTER

Computer performance can be greatly increased by incorporating hardware capabilities
to execute fast multibit shifts. This results in a considerable reduction in execution time for algorithms that involve a large number of arithmetic, logic, or circular shifts, such as divide/ multiply, floating point operations, etc.

A multibit shifter implemented with two FPLAs is shown in Fig. 41a. It provides Arithmetic or Logic shift of an 8 -bit byte either Left or Right up to 7 places within one clock cycle. Two FPLAs are necessary, for a total of 71 P-terms.

The Program Table to be stored in the devices is derived from the set of output equations tabulated in Fig. 41b. The table entries represent output functions $\mathrm{F}_{0}$ through $\mathrm{F}_{7}$, which are True (1) at coordinate points ( $\mathrm{I}_{\mathrm{m}} \bullet \mathrm{S}_{\mathrm{LN}}$ ) or ( $\mathrm{I}_{\mathrm{m}} \bullet \mathrm{S}_{\mathrm{RN}}$ ). These are respectively the ordered input data bits, and the number of right or left shifts. A further subdivision of the table is given by $I_{12}$ for Arithmetic or Logic shifts.

For example, for a Logic Shift of the input data, the P-terms which must be programmed in the FPLAs for say output bit 5 are:

$$
\begin{aligned}
\mathrm{F}_{5}= & \mathrm{I}_{5} \mathrm{~S}_{\mathrm{RO}}+\mathrm{I}_{6} \mathrm{~S}_{\mathrm{R} 1}+\mathrm{I}_{7} \mathrm{~S}_{\mathrm{R} 2}+\mathrm{I}_{5} \mathrm{~S}_{\mathrm{L} 0}+\mathrm{I}_{4} \mathrm{~S}_{\mathrm{L} 1}+ \\
& \mathrm{I}_{3} \mathrm{~S}_{\mathrm{L} 2}+\mathrm{I}_{2} \mathrm{~S}_{\mathrm{L} 3}+\mathrm{I}_{1} \mathrm{~S}_{\mathrm{L} 4}+\mathrm{I}_{0} \mathrm{~S}_{\mathrm{L} 5}
\end{aligned}
$$

The P-terms in the equation are in turn converted in Program Table format, typically as follows:

The wire-AND of the two FPLAs requires $\mathrm{F}_{0}$ through $F_{7}$ to be programmed active-LOW (each designated as $\mathrm{F}^{*}$ ). Therefore, the Shifter outputs the complement of the shifted input word, which must be in turn complemented if this inversion cannot be buried in the system. Both P-terms involving $\mathrm{S}_{\mathrm{Ro} 0}$ and $\mathrm{S}_{\mathrm{Lo}}$ can be combined as $\mathrm{I}_{5} \mathrm{~S}_{\mathrm{x} 0}$, denoting a Don't Care for right or left shift. All 16 such terms appearing in $F_{0}$ through $F_{7}$ can be combined into 8 P-terms. It can be readily shown that all 64 P-terms implicit in the upper half of the table are needed for both Arithmetic and Logic shift, and require $I_{12}=X$ (Don't Care) as conditional input. For the Arithmetic shift selected by $\mathrm{I}_{12}=$ " 1 ", seven additional P-terms are necessary to ensure propagation of the sign bit to the right in a right shift, and retention of the sign bit in $F_{7}$ during a left shift. These additional $P$-terms are implicit in the equations obtained from the bottom half of the table. For example,
for an Arithmetic shift output $\mathrm{F}_{6}$ is given by:

$$
\begin{aligned}
\mathbf{F}_{6}= & \mathrm{I}_{6} \mathrm{~S}_{\mathrm{LO}}+\mathrm{I}_{5} \mathrm{~S}_{\mathrm{L} 1}+\mathrm{I}_{4} \mathrm{~S}_{\mathrm{L} 2}+\mathrm{I}_{3} \mathrm{~S}_{\mathrm{L} 3}+\mathrm{I}_{2} \mathrm{~S}_{\mathrm{L} 4}+ \\
& \mathrm{I}_{1} \mathrm{~S}_{\mathrm{L} 5}+\mathrm{I}_{0} \mathrm{~S}_{\mathrm{L} 6}+\mathrm{I}_{6} \mathrm{~S}_{\mathrm{R} 0}+ \\
& +\mathrm{I}_{7}\left(\mathrm{~S}_{\mathrm{R} 1}+\mathrm{S}_{\mathrm{R} 2}+\mathrm{S}_{\mathrm{R} 3}+\mathrm{S}_{\mathrm{R} 4}+\mathrm{S}_{\mathrm{R} 5}+\right. \\
& \left.\mathrm{S}_{\mathrm{R} 6}+\mathrm{S}_{\mathrm{R} 7}\right)
\end{aligned}
$$

This application can be readily expanded to detect overflow, or to execute circular shifts.

The capability for circular shifts is obtained by using and additional FPLA, for a total of 124 P-terms.

Note that here we can obtain a shift of 7 bit positions in 35 ns , typical.

a. SHIFTER shifts Left/Right, Arithmetic or Logic up to 7 places in 35 ns.

b. Logic equation set of SHIFTER to be programmed in FPLAs.

## FIG. 41: Fast multibit SHIFTER with FPLAs.

## PRIORITY RESOLVER AND LATCH

FPLAs can perform the dual function of detecting and latching tristate-bus data, on a priority basis. By using only 24 P-terms in a single FPLA, three priority functions can be selected via inputs $S_{0,1,2}$ as shown in Fig. 42.


FIG 42: Priority Resolver and Latch with FPLA. The FPLA latched state must be reset prior to sampling new data.

The Reset pulse clears any previously latched priority, and must be at least 30 ns wide to compensate for FPLA delay. Sampling of the system bus begins with the trailing edge of Reset, and ends about 50 ns after the detection of an input request ( $\mathrm{H} \rightarrow \mathrm{L}$ transition). This delay is provided by the feedback chain of spare gates in the DM8097 buffers, and is required to allow the FPLA to latch the incoming request before releasing the bus. It is also the circuit's resolving time of nearly simultaneous requests. The FPLA Program Table is shown in Fig. 43. The function selected by $S_{0}$ provides a 1 of 8 priority in time by latching the first of eight signals occurring on the bus, and is useful in many polling applications in which a 50 ns resolution is adequate. The functions selected by $S_{1}$ and $S_{2}$ provide 1 of 8 complementary priorities in space by latching the highest ranked signal on the bus.

Both functions are particularly useful in asynchronous multiport systems for transferring control of the main system bus. The concept illustrated is readily expanded with additional output circuitry to monitor up to 16 inputs with any assigned rank, or to implement a clocked revolving priority of N signals.

The primary advantage provided by the FPLA is that the reassignment of priority rank is facilitated by combining the external selection with FPLA programmability, without resorting to system wire changes.

| INPUTS |  |  |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{ll} S & S \\ 2 & 1 \end{array}$ | S | 1 |  | 1 | $\begin{array}{ll} 1 & 1 \\ 5 & 4 \end{array}$ | 1 | 1 |  | 1 |  | $\begin{aligned} & \text { F } \\ & 7 \end{aligned}$ |  | $\begin{aligned} & \text { F } \\ & 54 \end{aligned}$ | $\begin{aligned} & \text { F } \\ & 4 \end{aligned}$ | $\begin{aligned} & F \mathrm{~F} \\ & 32 \end{aligned}$ | F | F |  |
|  | 0 0 <br>  1 <br>   <br>   <br>   | 1 | 0 |  | 1 | $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1\end{array}$ | $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1\end{array}$ | $\begin{array}{ll}1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1\end{array}$ | 1 0 1 1 1 1 1 1 |  |  | $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0\end{array}$ | $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1\end{array}$ | $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1\end{array}$ | $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1\end{array}$ | $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1\end{array}$ | 1 0 1 1 1 1 1 1 | 0 1 1 1 1 1 1 1 |  |
|  | $\begin{array}{lll} 0 & 1 \\ & 1 \\ & & 1 \end{array}$ |  | X X X X X X X X X O |  | 1 | X X <br> X  <br> X  <br> X  <br> X  <br> X  <br> X  <br> X  <br> 0  <br> 0 1 <br> 1 1 <br> 1 1 | $\begin{array}{ll}\times \\ \times \\ \times & \\ \times \\ \times & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1\end{array}$ | $\begin{array}{ll}\times \\ \times \\ \times & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1\end{array}$ | X 0 1 1 1 1 1 1 1 | 0 1 1 1 1 1 1 1 |  | $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0\end{array}$ | $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1\end{array}$ | $\begin{array}{ll} 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \end{array}$ | $\begin{array}{ll} 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \end{array}$ | $\begin{array}{ll} 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 0 & 1 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \end{array}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 0 1 1 1 1 1 1 1 |  |
|  | $\begin{array}{lll} \hline 1 & 0 \\ & & 1 \\ & & \\ & 1 & 0 \end{array}$ | 0 0 | 1 1 1 1 0 |  | $\times$ | $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0 \\ 0 & x \\ x & x \\ \times & x\end{array}$ | $\begin{array}{ll}1 \\ 1 \\ 1 & \\ 0 \\ 0 & x \\ x & x \\ x & x \\ x & x \\ x\end{array}$ |  |  |  |  | $\begin{array}{ll}1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0\end{array}$ |  | $\begin{array}{ll} 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \end{array}$ | $\begin{array}{ll} 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \end{array}$ | 1 1 <br> 1 1 <br> 1 0 <br> 0 1 <br> 1 1 <br> 1 1 <br> 1 1 <br> 1 1 | $\begin{aligned} & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | 0 1 1 1 1 1 1 1 |  |

FIG. 43: FPLA Program Table for Priority Resolver. $F_{0-7}$ must be programmed active-LOW. Unused inputs are programmed as Don't Care.

## "VECTORED" PRIORITY INTERRUPT SYSTEM

Since FPLAs can store input Don't Care states directly, a simple ranked priority among N signals can be resolved with just N P-terms. With 16 inpus available, in most applications of this type most FPLA P-terms would remain unused. In such cases, a more efficient utilization is possible by time-sharing the FPLA to perform separate functions.

This technique can be applied to the design of a "Vectored" priority interrupt system for the Signetics 2650 Microprocessor.


FIG. 44: "Vectored" Priority Interrupt system for the $2650 \mu \mathrm{P}$ requires 3 ICs, and 2 spare gates. Starred (*) FPLA outputs are programmed active-LOW.

The circuit in Fig. 44 is all that is required to service six I/ 0 Devices via the conventional, single level, address vectoring interrupt mechanism of the 2650.

When one, or more devices request service the CPU receives an INTREQ signal on its single interrupt pin. Program control is transferred to any of 128 possible memory locations as determined by an 8 -bit vector supplied by the FPLA on the CPU data bus, in accordance with a preprogrammed priority. Since memory locations are expressed in 2's complement, the vector can point anywhere within -63 to +64 bytes of page zero, byte zero of memory. Also, both Direct or Relative Indirect addressing modes can be specified by the vector (bit $D_{7}=0 / 1$ ), hence program execution can be directed anywhere within addressable memory.

During the execution of the asynchronous CPU handshake the FPLA supplies at various times three distinct functions:

1. Interrupt Request to the CPU, triggered by one or more service requests from Devices 1 through 6 .
2. Priority Resolution of simultaneous requests by placing on the CPU data bus the vector of the highest ranked interrupting Device.
3. Issue a Request Reset signal to 1 of 6 selected Devices to acknowledge servicing its interrupt.
The six I/O Devices have been assigned the arbitrary vectors tabulated in Fig. 45.

The Program Table of Fig. 46 shows the FPLA P-terms necessary to execute the above functions, with inputs $\mathrm{I}_{15,14}$ used as function selectors under CPU control. Note that it was necessary
to program the FPLA outputs with the complement of the vector, to compensate for the inversion with the 8T31.
The timing diagram of the CPU handshake and FPLA response is shown in Fig. 47.

In order to be immediately serviced, an $\overline{\text { INTREQ }}$ must be received by the CPU before the last cycle of the current instruction. When this occurs, the CPU finishes executing the current instruction, and in its last cycle, rather than fetching the


FIG. 47: Timing diagram of I/O service request interrupting program execution.

| 2's <br> COMPLEMENT <br> VECTOR | $\mu \mathrm{P}$ DBUS |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
|  | $\mathrm{D} / 1$ | $+/-$ | 32 | 16 | 8 | 4 | 2 | 1 |
| +25 Direct | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| $-39 \quad "$ | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| +25 Indirect | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| - $39 \quad "$ | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| +55 Direct | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| +38 | $"$ | 0 | 0 | 1 | 0 | 0 | 1 | 1 |

FIG. 45: Vectors pointing to memory locations containing instructions for servicing interrupting Devices.

FIG. 46: FPLA Program Table. Only 18 P-terms are necessary to perform three time-shared functions.

next sequential instruction, it 1) sets the Interrupt Inhibit bit in the Program Status Word to inhibit further interrupts, and 2) inserts the first byte of the "Zero Branch-to-Subroutine, Relative" instruction in the IR.

In the next cycle the CPU gets ready to access the data bus to fetch the interrupt vector as the second byte of the ZBSR instruction, hence it generates the INTACK signal which is used to jam on the FPLA outputs the complement of the vector associated with the highest ranked Device requesting service. The vector is latched, and placed on the CPU data bus following the leading edge of OPACK, after which the 8T31 A-Bus is locked out. The CPU reads the DBUS on the trailing edge of $\mathrm{T}_{2}$, and begins executing the interrupt routine. When the routine is completed, a return instruction clears the Interrupt Inhibit bit and links execution back to the interrupted program. Meanwhile, in order to communicate with the Device being serviced by the interrupt routine, it is necessary to flag the Device that its request has been acknowledged. This is done by issuing to the Device a Reset signal generated by the FPLA. The latched vector is fed back in the FPLA and decoded to issue a unique Reset signal, which is in turn latched in the 74 S 174 on the leading edge of $\mathrm{T}_{2}$ clock phase.

Several variants of this basic approach have been investigated. In particular, in a case where one needs to service 12 I/O Devices and can tolerate to point the vector within a narrower memory address range, it is possible to substitute the 8 T 31 with 4 tristate buffers, and use the FPLA in a wrap-around connection to latch the vector. The generation of the INTREQ and Reset signals must however be reallocated outside the FPLA.

## REFERENCES

1. D. Mrazek, and M. Morris, "How to design with Programmable Logic Arrays", National Semiconductor Corp., app. note AN-89, 1973.
2. G. Reyling, "PLAs enhance digital processor speed and cut component count", Electronics, August 1974.
3. J. Maggiore, "PLA-A universal logic element", Electronic Products Magazine, April 1974.
4. W. N. Carr, and J. P. Mize, "MOS/LSI Design and Application", pp. 229-258, T.I. Electronics Series, McGraw-Hill Co., 1972.
5. J. C. Logue et al, "Hardware implementation of a small system in PLAs", IBM J. Res. Develop., March 1975.
6. A. W. Kobylar et al, "ROMs cut cost, response time of $\mathrm{m} / \mathrm{N}$ detectors", Electronics, February 1973.

## RELIABILITY OF

Ni-Cr LINK FUSING SYSTEM

One dominant fact with regards to reliability has emerged from the work done at Signetics and elsewhere. This is that reliability is a function of not only the nichrome link but also of the circuit design (Ref. 2) i.e., both the nichrome process and the circuit conditions must be considered during fusing and subsequent steady state operating conditions.

The requirements for a reliable fusible link system can be considered under the following categories:

- Process Control
- Reliability of Unfused Links
- Reliability of Fused Links


## PROCESS CONTROLS

Nichrome is used for the fusible link because of the long experience with it as a thin film resistor material. It can be incorporated into the product without any compromises having to be made to the other processing steps.

The nichrome film is evaporated under carefully controlled conditions with the Nickel: Chrome ratio being monitored on a continual basis by an independent Quality Control group.

Sheet resistance is used as a thickness monitor, the two being monotonically related (Ref. 3).

The nominal film thickness of approximately 350 Angstroms ensures that the film is a continuous layer having aging characteristics superior to the "island" type structure seen with thinner films and is confirmed by the measured T.C.R. of 80 p.p.m. $/{ }^{\circ} \mathrm{C}$ (Ref. 3, 4, 5).

Ease of fuse control, both geometry and resistance, is greatly improved by use of a "bar" as opposed to "notch" geometry used previously because the alignment of fuse to aluminum leads is much less critical.


As a check of fuse characteristics all wafers are individually measured for fuse width and resistance before being passed to device electrical sort.

The fuses are covered with approximately $1 \mu \mathrm{~m}$ of deposited passivation glass ensuring no redeposition of evaporated nichrome in the package following fusing.

## RELIABILITY OF UNBLOWN LINKS

The main concern with regards to unblown links is the possibility of an unblown link opening under normal circuit operating conditions.

All Signetics PROMs are designed such that the link fusing current to operating current ratio is a minimum of $20: 1$ which ensures low current stress under operating conditions. With $350 \mathrm{~A}^{\circ}$ films, the normal operating current levels of 1 2 mA are well within safe limits.

To verify this, fuse links have been stressed, at Signetics, at 5 times normal current ( 7.5 mA $\left.=5 \times 10^{5} \mathrm{Amps} / \mathrm{cm}^{2}\right)$ at $200^{\circ} \mathrm{C}$ chip temperature with no failures recorded and a resistance change of less than $2 \%$ for a total of 2 million fuse hours ( 1080 fuses for 2016 hours).

In one study of the behavior of these fuses (Ref. 6), an Arrhenius type relationship was established between the time to blow (tens of milliseconds to thousands of hours) and the calculated fuse temperature (proportional to square of current).

An activation energy of 1.6 eV was obtained leading to an extrapolated $50 \%$ lifetime of 3.3 X $10^{5}$ years at $110^{\circ} \mathrm{C}$.

These results have been duplicated at Signetics with an $\mathrm{E}_{\mathrm{A}}=1.65 \mathrm{eV}$.


## RELIABILITY OF BLOWN LINKS

As fusing current is increased beyond the levels considered above, a discontinuity in fusing times is observed (see diagram).


This discontinuity is seen as a sudden decrease in fusing time (from milliseconds to microseconds) for a relatively small change in current. The current density through the fuse at this point (Jcrit) is approximately $2 \times 10^{7} \mathrm{Amps} / \mathrm{cm}^{2}$.

The fusing behaviour of the fuses above and below Jcrit is very different and so is the tendency towards fuse regrowth.

1) $\mathrm{J} \leqslant 2 \times 10^{7} \mathrm{~A} / \mathrm{cm}^{2}, \mathrm{t}_{\mathrm{F}}>$ tens of milliseconds:

Here, the fusing is thought to be a local oxidation phenomenon.

After fusing, the nichrome is seen to have small separation gaps with a distinctive "whisker" shape characteristic (Fig. 1).

Fuses blown under these conditions have been observed, here and elsewhere, to exhibit regrowth under applied bias.
(The electric field across these small gaps is extremely high.)

Several investigators have experimentally derived critical fusing times ( $\mathrm{t}_{\text {crit }}$ ) above which this phenomenon can occur. Published figures of $t_{\text {crit }}$ range from $\sim 2$ msecs (Ref. 6) to $\sim 20$ msecs (Ref. 8, 9).
The conditions that lead to regrowth are limited availability or slow rise time of the programming current (Ref. 6, 8). These limitations can be due to external programming conditions or to poor circuit design internally.


FIG. 1: Fuse blown under limited current condition resulting in characteristic "whisker" formation.

Fuse regrowth behaviour under these conditions can be summarized as follows:

Healing is accelerated by operational testing at maximum $V_{C C}$ and temperature.

Heals show an early mortality type behaviour with virtually all failures occuring in the first several hours.
Resistance of fuses after regrowth is typically around 1000 ohms.

Healing is very dependent on the voltage seen across the blown fuse under normal operation. The lower the electric field the less the chance or regrowth.
2) $\mathrm{J} \gg 2 \times 10^{7} \mathrm{~A} / \mathrm{cm}^{2}, \mathrm{t}_{\mathrm{F}} \ll 1$ millisecond:

The fusing behaviour in this region is believed to be a very fast melting with surface tension pulling back material from the center of the fuse. (A quick calculation of energy considerations confirm this.)

This condition is presumed to be the time region where heat loss to surroundings is insignificant (adiabatic), the blow time being less than the thermal time constant of the system. The time to fuse under these conditions should be inversely proportional to the ratio of energy supply (Ref. 8) i.e., $\mathrm{t}_{\mathrm{F}} \alpha$ (1/current) ${ }^{2}$.

This was experimentally determined to be the case.

Fuses programmed to these conditions exhibit
a distinctively clean separation of the link (Fig. 2). The potential for regrowth of these fuses under the subsequest normal circuit bias ( $\sim 2$ volts) is essentially zero and none have indeed been seen to occur in controlled experiments (Ref. 6).


Signetics has redesigned its complete family of TTL PROMs with special emphasis on increasing current density during fusing.

This family of circuits now uses Schottky diode fusing matrix, taking full advantage of our dual level metal process to almost eliminate diode series resistance and to give identical device behaviour throughout the matrix i.e., no worst case bits at the end of words lines.


FIG. 2: Bar fuse (82S126) blown to standard programming conditions (note cleanly blown gap).

The diode approach also allows higher reverse voltages to be safely used as compared to the conventional multi-emitter structure with its inherent emitter-emitter breakdown limitation ( $\sim 6$ volts.) The higher breakdown ensures much lower risk of reverse biased unselected fuses seeing large leakage currents during programming.

The resultant voltage across the fuse is approximately 7 volts.

For a minimum width fuse ( $3 \mu \mathrm{~m}$ ) giving a maximum resistance of 150 ohms (max. allowed).

current density is:

$$
\begin{aligned}
\mathrm{J} & =\frac{7}{150 \times 3 \times 10^{-4} \times 350 \times 10^{-8}} \\
\mathrm{~J} & \sim 4.4 \times 10^{7} \mathrm{Amps} / \mathrm{cm}^{2}
\end{aligned}
$$

For a maximum width fuse ( $5 \mu \mathrm{~m}$ )giving a resistance of say 60 ohms (typical value), the current density becomes:

$$
\begin{aligned}
& \mathrm{J}=\frac{7}{60 \times 5 \times 10^{-4} \times 350 \times 10^{-8}} \\
& \mathrm{~J} \sim 4 \times 10^{7}{\mathrm{Amps} / \mathrm{cm}^{2}}^{\sim}
\end{aligned}
$$

All Signetics PROM circuits are now designed to supply a minimum current density of $4 \times 10^{7}$ Amps $/ \mathrm{cm}^{2}$ to the fuses during the programming. Driving transistors are designed to easily carry these currents.

Because of these design techniques, Signetics PROM fuses program extremely fast and cleanly.

Using a fast storage scope (Tektronix 7623) to monitor current supplied to selected output pin during programming, it has been determined that typical fusing times range from 0.3 to 2 microseconds (Fig. 3).

Signetics recommends a maximum fusing current pulse width of 2 milliseconds to screen out slow fusing links.

Life tests of these redesigned parts has been started and millions of fuse hours have been successfully accumulated at the time of writing (see Attachment).


FIG. 3: Fusing current monitored at output pin of 82S129. Blow times typically measured at 0.3 to 1.5 microsecs.

## PROGRAMMING YIELD

## FACTORY TESTING

In order to guarantee a high programming yield the following tests are carried out at the factory.
a) Each wafer is individually measured for both fuse width and resistance before being passed on to wafer electrical sort.
b) At wafer sort, an extra row and column of the fuse matrix is programmed to standard specification ( 2 msec pulse width) to ensure both programmability and address uniqueness, etc. Die are also rejected for multiple (unselected) blows in the extra row and column as well as in the matrix proper.

## PROGRAMMER REQUIREMENTS

The necessary conditions for good, reliable fusing puts quite a demand on the programming current source.

In particular, the source needs excellent transient response, since some devices will, during
the normal course of fusing, require more than 150 ma to charge up internal capacitances to their proper levels. Although this never lasts more than a few hundred nanoseconds, fusing performance can be seriously degraded if the fusing supply does not return to the specified voltage quickly.
Because of the intimate relationship between the programming equipment and the device to be programmed, the PROM and the programmer manufacturer must work very closely together to ensure a reliable programming system. For example, an adjustment of one machine to meet the above transient requirements resulted in increase of programming yield from a low of $52 \%$ up to $96 \%$.

PROGRAMMING EQUIPMENT LIST

| PROM | DATA I/O | curtis |  | ADAR/SPECTRUM |  | PRO-LOG |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Prog. MODULE | MANUAL | duplicator | MANUAL'91 | prog. module ${ }^{(2)}$ | program module |
| $\begin{aligned} & \hline 82 S 23 \\ & 82 S 123 \end{aligned}$ | 909/1051.7A | PR.1369A | Pre2300S | 434.555 | 434.551 | PM9010 |
| 82527 | 909/1055-8 | PR. 27 | PR.2700S | - | - | - |
| $\begin{aligned} & 825126 \\ & 82 S 129 \\ & 82 S 130 \\ & 825131 \end{aligned}$ | 909/1055-10 | PR.1369A | PR.2600SA | 434.572 | 434.571 | PM9008 |
| 825114 | 909/1145.1 | PR. 145 | PR. 1145 | $434.580^{(4)}$ | 434.574 | PM9021 ${ }^{131}$ |
| 825115 | 909/1145-2 |  |  |  |  |  |
| 10139 | 909/1051.2 | PR-10139 | - | $434.582^{\text {(4] }}$ | $134.581^{(4)}$ | $\cdots$ |
| 10149 | 909/1144.1 | - | - | $434.584^{(4)}$ | $434.583^{(4)}$ | - |

(1) FOR MODEL 300 ONLY
(2) FOR MODEL 550 ONLY
(3) PRELIMINARY, AWAITING SIGNETICS QUALIFICATION
(4) IN DEVELOPMENT

Signetics has subsequently adopted a policy of testing and giving approval of all commerically available programmers at each of the various manufacturers.


## 82S126/129 256 X 4 TTL PROM TYPICAL FUSING PROCEDURE



## PROGRAMMING PROCEDURE

1. Disable Chip
2. Select Address
3. Raise $\mathrm{V}_{\mathrm{Cc}}$ to $8.75 \pm$ $\pm .25,300 \mathrm{~mA}$ min.
4. Apply $17 \pm 1 \mathrm{~V}$ to appropriate output with 200 mA limits.
5. Pulse $\overline{\mathrm{CE}}$ low (logic "O") for $1-2 \mathrm{~ms}$.
6. Remove 17 V from output
7. Select new address.

Commercially available programmers for Signetics PROMS are shown above, including the programming procedure for the 82S126/ 129 with timing diagrams and a representational model of its fusing circuitry.

## DEVICE PERFORMANCE

| TTL Family | PROM | ROM |
| :--- | :--- | :--- |
| 32 X 8 Bits | $82 S 23 / 123$ |  |
| 256 X 4 Bits | $82 S 126 / 129$ | $82 S 226 / 229$ |
| 512 X 4 Bits | $82 S 130 / 131$ | $82 S 230 / 231$ |
| 256 X 8 Bits | $82 S 114$ | $82 S 214$ |
| 512 X 8 Bits | $82 S 115$ | $82 S 215$ |

All of these devices are made on Signetics' standard thin epitaxy Schottky process. ROMs and PROMs are pin for pin interchangeable and all use the same Schottky diode matrix, addressing schemes and output circuitry. They are the highest performance devices available today.

The use of Signetics' highly reliable dual layer metal process (Fig. 4) as an integral design tool has led to several extremely significant device performance improvements:
a) No emitter diffusion bridges-obtain perfect diode matching throughout circuit leading to excellent thermal stability. It is not necessary therefore to adopt a screening process to select out military temperature range product. The absence of diffusion bridges also reduces the dependency on $\mathrm{V}_{\mathrm{cc}}$. The devices are extremely fast as can be seen by the diagram below:
b) Ensures that all diodes in matrix are identical with respect to series resistance. Along with improved fusing this allows expansion of the matrix to any size desired and also gives extremely little speed variations with respect to various truth table patterns.

c) Allows very high current ( $40-80 \mathrm{~mA}$ ) Schottky diode array by essentially limiting series resistance and enabling an almost perfect "ground" system to be established across the chip (prevents parasitic transistors being turned on).
d) Allows low current densities (and low IR drops) for the main power bus system.
PNP inputs are used giving the usual advantage of a dramatic reduction in input buffering requirements compared to TTL.

Outputs are normally low thus enabling direct $\mathrm{V}_{\mathrm{OL}}$ measurements.

## ECL FAMILY

| 32 X 8 | 10139 |
| :--- | :--- |
| 256 X $_{4}$ | 10149 |

These devices are compatible with the ECL 10,000 Series circuits and are extremely fast. The use of dual layer metal has a further advantage in ECL in severely reducing the RC time constants associated with the use of diffusion bridges.

A multiple transistor matrix is used, the use of driving current sources preventing excessive currents flowing down reverse biased unselected bases.

All major signals are run on second level metal to reduce capacitances and provide a better 50 ohm environment.
$R_{b b}$ is reduced significantly by direct metal connection to the base of each transistor in the matrix.


FIG. 4: PROM matris showing first and second layer aluminum interconnects.

The use of lower resistance fuses allowed by the $350 \mathrm{~A}^{\circ}$ nichrome layer film also serves to further reduce RC time constants.

Access Time Versus $\mathrm{V}_{\mathrm{CC}}$ and Temperature for Typical 10139


10149 Preliminary Data

|  | MEASURED PROPAGATION DELAY (ns) |  |  |
| :--- | :---: | :---: | :---: |
| $\mathbf{V}_{\text {EE }}$ | $-\mathbf{3 0 ^ { \circ }} \mathbf{C}$ | $\mathbf{2 5}^{\circ}$ | $\mathbf{8 5}^{\circ}$ |
| -4.68 V | 9.3 | 10.3 | 12.1 |
| -5.2 V | 9.3 | 10.0 | 12.0 |
| -5.72 V | 9.1 | 10.0 | 12.0 |

The high levels of performance achieved can be seen from the diagram and table above.

## REFERENCES

1. Shields et al U.S. Patent No. 3, 778,886 .
2. Eisenberg, P. J. and Nover, R., 1974, 12th Annual Proc. Rel. Phys., p. 87.
3. Campbell, D. S. and Hendy, B., 1965, Brit. J. Appl. Phys., Vol. 16, p. 1719.
4. Degenhart, H. J. and Pratt, I. H., 1963, Trans. 10th National Physics Symposium, p. 480.
5. Swanson, J. G. and Campbell, D. S., 1967, Thin Solid Films, p. 183.
6. Mo, R. S. and Gilbert, D. M., 1973, J. Electrochem. Soc., Vol. 120, No. 7, p 1001.
7. Gurev, H., 1974, Extended Extracts, Spring Meeting Electro. Chem. Soc., Vol. 74-1, p. 199.
8. Franklin, P. and Burgess, D., 1974, 12th Annual Proc. Rel. Phys. p. 82.
9. Barnes, D. E. and Thomas, J. E., 1974, 12th Annual Proc. Rel. Phys., p. 74.

## GENERIC RELIABILITY DATA FOR SIGNETICS PROMS

An extensive Signetics Reliability Engineering data-gathering effort between 1962 and 1975 resulted in the publication of the June 1975 "Signetics Product Reliability Report-R363." The comprehensive reliability report describes the derivation of the Signetics "Failure Rate Acceleration Factor vs Temperature Curve" (a 0.41 eV activation energy curve) in 1970 based on life test data since 1962. The report also describes the technical approach to categorizing life test data which Signetics started using from 1970 onward to monitor the reliability of the many new die process technologies which began to emerge in 1969. In essence, Signetics recognizes that products within a product line can be made with several die process technologies and several assembly-package configurations. Therefore, Signetics concentrates on die process family studies (design rules apply to die process families) and assembly-package material studies. Assembly-package material studies are not covered herein as the results apply equally to the various die process families which share the assembly-package materials.

Life tests are primarily used for die process family studies. Calculation of failure rates are based upon die process families. Such "family" failure rates can be extended to cover specific devices using that "family" process. As a reference, data generated since 1970 via accelerated life tests shows that failure rates for bipolar die process families range from $0.021 \%$ to $0.00049 \%$ per 1000 hours. Similarly the MOS die process family failure rates range from $0.031 \%$ to $0.0035 \%$ per 1000 hours. Both failure rate ranges are calculated at $25^{\circ} \mathrm{C}$ ambient and at $60 \%$ confidence.

Periodically, failure rates continue to be calculated for all current die process families based upon accelerated life test data generated during reliability engineering programs (primarily SURE II data). Because of widespread interest among PROM users about reliability-especially nichrome fuse reliability-Signetics has placed special emphasis on PROM testing. This report presents the latest (Febuary, 1976) failure rate data on PROMs, based upon 100 million $25^{\circ} \mathrm{C}$ device hours and 136 billion nichrome fuse $25^{\circ} \mathrm{C}$ hours.

## TTL PROM RELIABILITY TESTING HISTORY

Signetics performed reliability studies of fused and unfused nichrome links in 1971, subjecting unfused links to 5 times normal current and
fused links to 12 volts. In late 1971, Field Programmable Read Only Memories (PROMs) employing the non-Schottky TTL multi-emitter fuse matrix design were offered for sale. Reliability tests were performed during 1971 to 1973 on "single notch" nichrome link product. A few program rejects were detected during the first measurement timepoint ( 168 hours) of operating life stress with no additional program rejects observed from 168 hours on out to 2000 hours. During that period, program yield (and probably product reliability) was found to be highly influenced by the programming procedure used.

During 1974, reliability tests were started on "second generation" TTL Schottky PROM Products. The "second generation" products use standard Schottky product processing with the addition of nichrome fuses. These products have a diode fusing matrix, use bar fuses, and are designed to supply increased current densities during fusing to enhance fuse reliability and increase programming yields. The reliability data to date is summarized in the table "PROM Life Test Summary: Std. Aluminum Schottky, DLM, Plus Nichrome Fuses." Recent distributions show a $92 \%$ AVG. programming yield (based on a $50 \%$ blow pattern) for these new Schottky PROM Products. All Signetics PROM products introduced since February 1974 (including the Field Programmable Logic Array) are the "second generation" TTL Schottky type.

## TTL SCHOTTKY PROM FAILURE RATES/MTBF

The failure rates and MTBF (mean time between failures) for PROM devices, for fused links, and for unfused links are calculated from the data in the life test summary.

| PROCESS | PARAMETER | FAILURE RATE ${ }^{(1)}$ | MTBF $=1 /$ F.R. |
| :--- | :--- | :---: | :---: |
| Std | Device | .000893 | $1.12 \times 10^{8}$ hours |
| Aluminum | Fused Link | .00000137 | $7.30 \times 10^{10}$ hours |
| Schottky DLM | Unfused Link | .00000132 | $7.58 \times 10^{10}$ hours |
| Plus Nichrome |  |  |  |
| Fuses |  |  |  |

(1) The failure rate (F.R.) calculations are at $60 \%$ confidence and values are shown in $\%$ per 1000 hours. Calculations are based on the $25^{\circ} \mathrm{C}$ equivalent device hours (combined HTOL and HTSL)

The failure rate for any given Signetics PROM can be approximated by multiplying the fuse failure rate by the number of fuses in the device and adding the result to the basic device reliability. For example, the FPLA has 1920 nichrome links. Assuming that 50\% (960) are blown, we get
$960 \times .00000137+960 \times .00000132+.000893$ $=.00347 \% / 1000$ Hours

PROM LIFE TEST SUMMARY: Standard Aluminum Schottky, DLM, Plus Nichrome Fuses

| TEST NUMBER | PRODUCT | STRESS | AMBIENT TEMPERATURE |  | POWER (MW) TYPICAL | PACKAGE THERMAL RESISTANCE ( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ) | RISE IN CHIP TEMPERATURE | JUNCTION TEMPERATURE ( $\mathrm{T}_{\mathrm{j}}$ ) | $\begin{aligned} & \text { ACCELER- } \\ & \text { ATION } \\ & \text { FACTOR (4) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SQ74044 | $\begin{aligned} & 82 \mathrm{~S} 23 \mathrm{~B} \\ & 32 \times 8 \mathrm{bit} \end{aligned}$ | Dynamic $\mathrm{HTOL}^{3}$ | $85^{\circ} \mathrm{C}$ | 36 | 358 | 165 | $59^{\circ} \mathrm{C}$ | $144^{\circ} \mathrm{C}$ | 87X |
| DT74134A | 82S126I 256X4 bit | Dynamic $\mathrm{HTOL}^{3}$ | $125^{\circ} \mathrm{C}$ | 55 | 525 | 83 | $44^{\circ} \mathrm{C}$ | $169^{\circ} \mathrm{C}$ | 180X |
| DT74134B | $\begin{aligned} & 82 S 126 \mathrm{I} \\ & 256 \times 4 \text { bit } \end{aligned}$ | Storage | $150^{\circ} \mathrm{C}$ | 64 | NA | NA | N/A | $150^{\circ} \mathrm{C}$ | 100X |
| DT74134C | $\begin{aligned} & 82 \mathrm{~S} 129 \mathrm{I} \\ & 256 \times 4 \text { bit } \end{aligned}$ | Dynamic HTOL ${ }^{3}$ | $125^{\circ} \mathrm{C}$ | 41 | 525 | 83 | $44^{\circ} \mathrm{C}$ | $169^{\circ} \mathrm{C}$ | 180X |
| DT74134D | $\begin{aligned} & 82 \times 1291 \\ & 256 \times 4 \text { bit } \end{aligned}$ | Storage | $150^{\circ} \mathrm{C}$ | 43 | NA | NA | NA | $150^{\circ} \mathrm{C}$ | 100X |
| SQ74069 | $\begin{aligned} & 82 S 1291 \\ & 256 \times 4 \text { bit } \end{aligned}$ | Dynamic $\mathrm{HTOL}^{3}$ | $125^{\circ} \mathrm{C}$ | 45 | 525 | 83 | $44^{\circ} \mathrm{C}$ | $169^{\circ} \mathrm{C}$ | 180X |
| SQ75045A | $\begin{aligned} & 82 \mathrm{~S} 115 \mathrm{l} \\ & 512 \times 8 \mathrm{bit} \end{aligned}$ | Dynamic HTOL ${ }^{3}$ | $85^{\circ} \mathrm{C}$ | 46 | 675 | 50 | $34^{\circ} \mathrm{C}$ | $119^{\circ} \mathrm{C}$ | 45X |
| SQ75045B | $\begin{aligned} & 82 S 115 \mathrm{I} \\ & 512 \times 8 \mathrm{bit} \end{aligned}$ | Storage | $150^{\circ} \mathrm{C}$ | 45 | NA | NA | NA | $150^{\circ} \mathrm{C}$ | 100X |
| SQ75065A | 82S126F 256X4 bit | Dynamic HTOL ${ }^{3}$ | $125^{\circ} \mathrm{C}$ | 46 | 525 | 90 | $47^{\circ} \mathrm{C}$ | $172^{\circ} \mathrm{C}$ | 185X |
| SQ75065B | $\begin{aligned} & 82 S 126 F \\ & 256 \times 4 \text { bit } \end{aligned}$ | Storage | $150^{\circ} \mathrm{C}$ | 46 | NA | NA | NA | $150^{\circ} \mathrm{C}$ | 100X |
| SQ75046A | $82 \mathrm{S130F}$ $512 \times 4 \mathrm{bit}$ | Dynamic $\mathrm{HTOL}^{3}$ | $125^{\circ} \mathrm{C}$ | 46 | 600 | 90 | $54^{\circ} \mathrm{C}$ | $179^{\circ} \mathrm{C}$ | 225X |
| SQ75046B | $\begin{aligned} & 82 \mathrm{~S} 130 \mathrm{~F} \\ & 512 \times 4 \mathrm{bit} \end{aligned}$ | Storage | $150^{\circ} \mathrm{C}$ | 46 | NA | NA | NA | $150^{\circ} \mathrm{C}$ | 100x |
| DT75037B | $\begin{aligned} & 82 S 126 / 129 F \\ & 256 \times 4 \text { bit } \end{aligned}$ | Dynamic <br> HTOL ${ }^{3}$ <br> (2000 Hr) | $125^{\circ} \mathrm{C}$ | 47 | 525 | 90 | $47^{\circ} \mathrm{C}$ | $172^{\circ} \mathrm{C}$ | 185X |
| DT75037A | $\begin{aligned} & \text { 82S126/129F } \\ & \text { 256X4 bit } \end{aligned}$ | Storage ( 2000 Hr ) | $150^{\circ} \mathrm{C}$ | 47 | NA | NA | NA | $150^{\circ} \mathrm{C}$ | 100x |

(1) Subtracted from the quantity tested and the number of failures were all rejects for which subsequent failure analysis showed the cause of failure to be "electrical overstress/mishandling"
(2) Catastrophic failures are opens, shorts, or non-functional parts
(3) High temperature operating life included dynamic exercising of all addresses.
(4) Acceleration factor applied to $\mathrm{T}_{\mathrm{i}}$ from the acceleration curve \#1, shown below.

| UNIT HOURS ON STRESS | FUSE HOURS ON STRESS |  | $25^{\circ}$ <br> EQUIVALENT DEVICE HOURS ( $10^{6}$ Hours) | $25^{\circ} \mathrm{C}$ EQUIV. FUSE HOURS |  | NUMBER OF DEVICE FAILURES <br> (1), (2) | NUMBER OF FUSE FAILURES |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ZEROS (UNFUSED) ( $10^{6}$ Hours) | ONES <br> (FUSED) <br> (106 Hours) |  | ZEROS (UNFUSED) ( $10^{6}$ Hours) | ONES (FUSED) (106 Hours) |  |  |  |
|  |  |  |  |  |  |  | ZERO | ONE |
| 36,000 | 9.216 | 0 | 3.13 | 801.79 | 0 | 0 | 0 | 0 |
| 55,000 | 28.16 | 28.16 | 9.90 | 5068.80 | 5068.80 | 0 | 0 | 0 |
| 64,000 | 32.77 | 32.77 | 6.40 | 3277.00 | 3277.00 | 0 | 0 | 0 |
| 41,000 | 20.99 | 20.99 | 7.38 | 3778.20 | 3778.20 | 0 | 0 | 0 |
| 43,000 | 22.02 | 22.02 | 4.30 | 2202.00 | 2202.00 | 0 | 0 | 0 |
| 45,000 | 23.04 | 23.04 | 8.10 | 4147.20 | 4147.20 | 0 | 0 | 0 |
| 46,000 | 94.21 | 94.21 | 2.07 | 4239.45 | 4239.45 | 0 | 0 | 0 |
| 45,000 | 92.16 | 92.16 | 4.50 | 9216.00 | 9216.00 | 0 | 0 | 0 |
| 46,000 | 23.55 | 23.55 | 8.51 | 4356.75 | 4356.75 | 0 | 0 | 0 |
| 46,000 | 23.55 | 23.55 | 4.60 | 2355.00 | 2355.00 | 0 | 0 | 0 |
| 46,000 | 47.10 | 47.10 | 10.35 | 10597.50 | 10597.50 | 0 | 0 | 0 |
| 46,000 | 47.10 | 47.10 | 4.60 | 4710.00 | 4710.00 | 0 | 0 | 0 |
| 94,000 | 48.13 | 48.13 | 17.39 | 8904.05 | 8904.05 | 0 | 0 | 0 |
| 94,000 | 48.13 | 48.13 | 9.40 | 4813.00 | 4813.00 | 0 | 0 | 0 |
| TOTAL |  |  | $\begin{gathered} 1.006 \times 10^{8} \\ \text { hours } \end{gathered}$ | $\begin{aligned} & 6.847 \mathrm{X} \\ & 10^{10} \\ & \text { hours } \end{aligned}$ | $\begin{aligned} & 6.767 \mathrm{X} \\ & 10^{10} \\ & \text { hours } \end{aligned}$ | 0 | 0 | 0 |

FAILURE RATE ACCELERATION FACTOR vs. TEMPERATURE CURVE
(from Signetics Product Reliability Report R363)


NOTES:
(1) Calculated from the Signetics Failure Rate vs Temperature Graph of Figure 3.2. Signetics uses acceleration factors of 15 (for $85^{\circ} \mathrm{C}$ ), 50 (for $125^{\circ} \mathrm{C}$ ), 100 (for $150^{\circ} \mathrm{C}$ ), 200 (for $175^{\circ} \mathrm{C}$ ), 350 (for $200^{\circ} \mathrm{C}$ ), 970 (for $250^{\circ} \mathrm{C}$ ) and 2100 (for $300^{\circ} \mathrm{C}$ ) to relate to $25^{\circ} \mathrm{C}$ equivalent ambient temperature. The $25^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ segment of the graph is based primarily on operating life data. The segment of the graph above $125^{\circ} \mathrm{C}$ is based on high temperature storage data. The graph equates to an "activation energy', $\mathrm{Ea}=0.41 \mathrm{eV}$.
(2) Calculated from MIL-HDBK-217B, 20 September, 1974, Table 2.1.5-4 for $\Pi T_{1}$ vs $T_{J}$ values. The graph equates to an "activation energy' $E_{A}=0.41 \mathrm{eV}$ and is applicable to all bipolar digital (except ECL) in the normal mode of operation.
(3) Calculated from MIL-HDBK-217B, 20 September, 1974, Table 2.1.5-4 for $\Pi T_{2} v s T_{J}$ values. The graph equates to an "activation energy"' $E_{A}=0.70 \mathrm{eV}$ and is applicable to all MOS, all Linear, and bipolar ECL devices in the normal mode of operation.
(4) Calculated from MIL-STD-883A, 15 November 1974, Figures 1005-4 and 1015-1 by extrapolating the time temperature regression graph from $78^{\circ} \mathrm{C}$ back to $25^{\circ} \mathrm{C}$. The MIL-STD-883A graph is the Bell Telephone Laboratories Graph (Specification A-B689143, 16 January 1974 etc.) and as such applies to storage and operating $T_{J}$ values and primarily surface inversion failure mechanisms. The graph equates to an "activation energy" $E_{A}=1.02 \mathrm{eV}$.
(5) This curved graph is the result of plotting the "rule of thumb' that failure rates (hence acceleration factors) double for every $+\Delta 10^{\circ} \mathrm{C}$.
(6) All competitor data (available to Signetics) produced graphs falling within these two boundaries. The two boundaries equate to "activation energies" of $E_{A}=0.23 \mathrm{eV}$ (for lower graph) and $E_{A}=1.92 \mathrm{eV}$.

## SIGNETICS

HEADQUARTERS
811 East Arques Avenue
Sunnyvale, California 94086
Phone: (408) 739-7700

## ARIZONA

## Phoenix

Phone: (602) 971-2517
CALIFORNIA
Encino
Phone: (213) 990-2610
Irvine
Phone: (714) 833-8980 (213) $924-1668$

San Diego
Phone: (714) 560-0242
Sunnyvale
Phone: (408) 736-7565
FLORIDA
Pompano Beach Phone: (305) 782-8225

ILLINOIS
Rolling Meadows Phone: (312) 259-8300

INDIANA
Indianapolis
Phone: (317) 293-4777
MASSACHUSETTS
Lexington
Phone: (617) 861-0840
MICHIGAN
Southfield
Phone: (313) 559-9166
(313) 559-9167

MINNESOTA
Minneapolis
Phone: (612) 884-7451
NEW JERSEY
Cherry Hill
Phone: (609) 665-5071
Piscataway
Phone: (201) 981-0123
NEW YORK
Wappingers Falls
Phone: (914) 297-4074
Woodbury, L.I.
Phone: (516) 364-9100
OHIO
Worthington
Phone: (614) 888-7143
TEXAS
Dallas
Phone: (214) 661-1296

## REPRESENTATIVES

alabama
Huntsville
20th Century Marketing, Inc.
Phone: (205) 772-9237
ARIZONA
Phoenix
Chaparral-Dorton
Phone: (602) 263-0414
CALIFORNIA
San Diego
Mesa Engineering
Phone: (714) 278-8021
Sherman Oaks
Astralonics
Phone: (213) 990-5903
CANADA
Calgary, Alberta
Philips Electronics Industries Ltd. Phone: (403) 243-7737
Montreal, Quebec
Philips Electronics Industries Ltd Phone: (514) 342-9180
Ottawa, Ontario
Phillips Electronics Industries Ltd. Phone: (613) 237-3131
Toronto, Ontario
Philips Electronics Industries Ltd. Phone: (416) 425-5161
Vancouver, B.C.
Philips Electronics Industries Ltd.
Phone: (604) 435-4411
COLORADO
Denver
Parker/Webster Company
Phone: (303) 770-1972

## CONNECTICUT

Newtown
Kanan Associates
Phone: (203) 426-8157
FLORIDA
Altamonte Springs
Semtronic Associates
Phone: (305) 831-8233
Ft. Lauderdale
Semtronic Associates Phone: (305) 771-0010
Largo
Semtronic Associates
Phone: (813) 586-1404
GEORGIA
Douglasville
20 th Century Marketing, Inc.
Phone: (404) 942-6483
ILLINOIS
Chicago
L-Tec Inc.
Phone: (312) 286-1500
INDIANA
Indianapolis
Ellinger Sales
Phone: (317) 251-2757

KANSAS
Lenexa
Buckman \& Associates
Phone: (913) 492-8470
Wichita
Buckman \& Associates
Phone: (316) 267-3655
MARYLAND
Glen Burni
Microcomp, Inc.
Phone: (301) 761-4600
MASSACHUSETTS
Reading
Kanan Associates
Phone: (617) 944-8484
MICHIGAN
Bloomfield Hills
Ellinger Sales
Phone: (313) 642-0203

## MISSOURI

St. Charles
Buckman \& Associates
Phone: (314) 724-6690
NEW HAMPSHIRE
Portsmouth
J. J. Theobald, Inc.

Phone: (603) 731-8450
NEW JERSEY
Bayonne
J. J. Theobald, Inc.

Phone: (201) 823-2866
NEW MEXICO
Albuquerque
The Staley Company, Inc.
Phone: (505) 821-4310/11

## NEW YORK

Great Neck
Pacent/Di Blasi
c/0 J. J. Theobald, Inc. Phone: (516) 482.4040

UPSTATE NEW YORK
DeWitt
Tri-Tech Electronics, Inc. Phone: (315) 446-2881
East Rochester
Tri-Tech Electronics, Inc. Phone: (716) 381-2722
Larchmont
Tri-Tech Electronics, Inc. Phone: (914) 834-4423

## New Rochelle

Tri-Met Electronics Inc.
Phone: (914) 632-5600
NORTH CAROLINA
Cary
Montgomery Marketing
Phone: (919) 467-6319
OHIO
Centerville
Norm Case Associates Phone: (513) 433-0966
Fairview Park
Norm Case Associates
Phone: (216) 333-4120

OREGON
Portland
Western Technical Sales
Phone: (503) 297-1711

## TEXAS

Houston
Cunningham Company
Phone: (713) 461-4197
Richardson
Cunningham Company
Phone: (214) 231-2686

## UTAH

Salt Lake City
Parker/Webster Company
Phone: (801) 486-3737
WASHINGTON
Bellevue
Western Technical Sales
Phone: (206) 641-3900
WISCONSIN
Greenfield
L-Tec, Inc.
Phone: (414) 545-8900

## DISTRIBUTORS

ALABAMA
Huntsville
Hamilton/Avnet Electronic: Phone: (205) 533-1170

ARIZONA
Phoenix
Hamilton/Avnet Electronic
Phone: (602) 275-7851
Kierulff Electronics
Phone: (602) 273-7331
CALIFORNIA
Costa Mesa
Schweber Electronics
Phone: (714) 556-3880
Culver City
Hamilton Electro Sales
Phone: (213) 558-2131
El Segundo
Liberty Electronics
Phone: (213) 322-8100
Los Angeles
Kierulff Electronics
Phone: (213) 685-5511
Mountain View
Hamilton/Avnet Electronic Phone: (415) 961-7000

Palo Alto
Kierulff Electronics
Phone: (415) 968-6292

## San Diego

Hamilton/Avnet Electronic
Phone: (714) 279-2421
Kierulff Electronics
Phone: (714) 278-2112

## Sunnyvale

Intermark Electronics
Phone: (408) 738-1111

## CANADA

Calgary, Alberta
Paar Industrial Electronics, Ltd.
Phone: (403) 287-2840
Downsview, Ontario
Cesco Electronics
Phone: (416) 661-0220
Mississauga, Ontario Hamilton/Avnet Electronics Phone: (416) 677-7432
Montreal, Quebec Cesco Electronics
Phone: (514) 735-5511
Zentronics Ltd.
Phone: (514) 735-5361
Ottawa, Ontario
Cesco Electronics
Phone: (613) 729-5118
Hamilton/Avnet Electronics
Phone: (613) 226-1700
Zentronics Ltd
Phone: (613) 238-6411
Quebec City
Cesco Electronics
Phone: (418) 524-3518
Toronto, Ontario
Zentronics Ltd.
Phone: (416) 789-5111
Vancouver, B.C.
Bowtek Electronics Co., Ltd.
Phone: (604) 736-1141
Ville St. Laurent, Quebec Hamilton/Avnet Electronics Phone: (514) 331-6443

## COLORADO

Denver
Hamilton/Avnet Electronics
Phone: (303) 534-1212
Lakewood
Acacia Sales, Inc.
Phone: (303) 232-2882
CONNECTICUT
Danbury
Schweber Electronics
Phone: (203) 792-3500
Georgetown
Hamilton/Avnet Electronics Phone: (203) 762-0361
Hamden
Arrow Electronics
Phone: (203) 248-3801
FLORIDA
Hollywood
Hamilton/Avnet Electronics
Phone: (305) 925-5401
Schweber Electronics
Phone: (305) 922-4506
Orlando
Hammond Electronics
Phone: (305) 241-6601

## GEORGIA

## Atlanta

Schweber Electronics
Phone: (404) 449-9170

## Norcross

Hamilton/Avnet Electronics
Phone: (404) 448-0800

## ILLINOIS

Elk Grove
Schweber Electronics
Phone: (312) 593-2740
Elmhurst
Semiconductor Specialists
Phone: (312) 279-1000
Schiller Park
Hamilton/Avnet Electronics
Phone: (312) 671-6082
INDIANA
Indianapolis
Semiconductor Specialists
Phone: (317) 243-8271

## KANSAS

Lenexa
Hamilton/Avnet Electronics
Phone: (913) $888-8900$

## MARYLAND

Baltimore
Arrow Electronics
Phone: (301) 247-5200
Gaithersburg
Pioneer Washington Electronics
Phone: (301) 948-0710
Hanover
Hamilton/Avnet Electronics Phone: (301) 796-5000
Rockville
Schweber Electronics
Phone: (301) 881-2970
MASSACHUSETTS
Burlington
Arrow Electronics
Phone: (617) 273-0100
Hamilton/Avnet Electronics
Phone: (617) 273-2120
Waltham
Schweber Electronics
Phone: (617) 890-8484
MICHIGAN
Farmington
Semiconductor Specialists Phone: (313) 478-2700
Livonia
Hamilton/Avnet Electronics Phone: (313) 522-4700
Troy
Schweber Electronics
Phone: (313) 583-9242

## MINNESOTA

## Edina

Hamilton/Avnet Electronics
Phone: (612) 941-3801
Schweber Electronics
Phone: (612) 941-5280
Minneapolis
Semiconductor Specialists
Phone: (612) 854-8841
MISSOURI
Hazelwood
Hamilton/Avnet Electronics
Phone: (314) 731-1144

## NEW MEXICO

Albuquerque
Hamilton/Avnet Electronics
Phone: (505) 765-1500

## NEW YORK

Buffalo
Summit Distributors
Phone: (716) 884-3450
East Syracuse
Hamilton/Avnet Electronics
Phone: (315) 437-2642
Farmingdale, L.I.
Arrow Electronics
Phone: (516) 694-6800
Johnson City
Wilshire Electronics
Phone: (607) 797-1236
Rochester
Hamilton/Avnet Electronics
Phone: (716) 442-7820
Schweber Electronics
Phone: (716) 461-4000
Westbury, L.I.
Hamilton/Avnet Electronics
Phone: (516) 333-5800
Schweber Electronics
Phone: (516) $334-7474$
NORTHERN NEW JERSEY
Cedar Grove
Hamilton/Avnet Electronics
Phone: (201) 239-0800
Saddlebrook
Arrow Electronics
Phone: (201) 797-5800
SOUTHERN NEW JERSEY
AND PENNSYLVANIA
Cherry Hill, N.J.
Milgray-Delaware Valley
Phone: (609) 424-1300
Moorestown, N.J.
Arrow/Angus Electronics
Phone: (609) 235-1900
Mt. Laurel, N.J.
Hamilton/Avnet Electronics
Phone: (609) 234-2133

CENTRAL NEW JERSEY
AND PENNSYLVANIA
Somerset, N.J.
Schweber Electronics
Phone: (201) 469-6008

## NORTH CAROLINA

Greensboro
Hammond Electronics
Phone: (919) 275-6391
OHIO
Beechwood
Schweber Electronics
Phone: (216) 464-2970
Cleveland
Arrow Electronics
Phone: (216) 464-2000
Hamilton/Avnet Electronics
Phone: (216) 461-1400
Pioneer Standard Electronics
Phone: (216) 587-3600
Dayton
Arrow Electronics
Phone: (513) 253-9176
Hamilton/Avnet Electronics
Phone: (513) 433-0610
Pioneer Standard Electronics
Phone: (513) 236-9900

## TEXAS

Austin
Schweber Electronics
Phone: (512) 837-2890
Dallas
Component Specialties
Phone: (214) 357-4576
Hamilton/Avnet Electronics
Phone: (214) 661-8661
Schweber Electronics
Phone: (214) 661-5010

## Houston

Component Specialties
Phone: (713) 771-7237
Hamilton/Avnet Electronics
Phone: (713) 526-4661
Schweber Electronics
Phone: (713) 784-3600

## UTAH

Salt Lake City
Alta Electronics
Phone: (801) 486-7227
Hamilton/Avnet Electronics
Phone: (801) 262-8451

## WASHINGTON

## Bellevue

Hamilton/Avnet Electronics
Phone: (206) 746-8750

| INTERNATIONAL | FRANCE | JAPAN | SPAIN |
| :---: | :---: | :---: | :---: |
| SALES OFFICES | R.T.C. Paris | Signetics Japan, Ltd. Tokyo | Copresa S.A. Barcelona |
| ARGENTINA | Phone: 355-44-99 | Phone: (03) 230-1521 | Phone: 3296312 |
| Fapesa I.y.C. Buenos-Aires Phone: 652-7438/7478 | GERMANY | KOREA <br> Kumho \& Co. | SWEDEN |
| AUSTRIA | Valvo Hamburg Phone: (040) 3296-1 | $\begin{aligned} & \text { mho \& © © } 0 . \\ & \text { Soul } \\ & \text { Phone: (76) 5271-5 } \end{aligned}$ | Elcoma A.B. <br> Stockholm <br> Phone: 08/67 9780 |
| Osterreichische Philips |  | MEXICO |  |
| Wien Phone: 932611 | HONG KONG | Electronica S.A. de C.V. | SWITZERLAND |
| AUSTRALIA | Philips Hong Kong, Ltd. Kwuntong Phone: 3-427232 | Mexico D.F. <br> Phone: 533-1180 | Philips A.G. <br> Zurich <br> Phone: 01/44 2211 |
| Philips Industries-ELCOMA |  | NETHERLANDS |  |
| Lane-Cove, N.S.W. Phone: 421261 | INDIA | Philips Nederland B.V. Eindhoven | TAIWAN |
| BELGIUM | Semiconductors, Ltd. (REPRESENTATIVE ONLY) Bombay | Phone: (040) 793333 NEW ZEALAND | Philips Taiwan, Ltd. <br> Taipei <br> Phone: (02) 551-3101-5 |
| M.B.L.E. <br> Bruselles <br> Phone: 5230000 | Phone: 293-667 INDONESIA | E.D.A.C., Ltd. <br> Wellington <br> Phone: 873159 | THAILAND/LAOS |
| BRAZIL | P.T. Philips-Ralin Electronics Jakarta | NORWAY | Saeng Thong Radio, Ltd. Bangkok Phone: 527195, 519763 |
| Ibrape, S.A. <br> Sao Paulo <br> Phone: 287-7144 | Phone: 581058 | Electronica A.S. <br> Oslo <br> Phone: (02) 150590 | UNITED KINGDOM |
| CANADA | IRAN | PHILIPPINES | Mullard, Ltd. |
| Philips Electron Devices Toronto Phone: 425-5161 | Berkeh Company, Ltd. Tehran Phone: 831564 | Philips Industrial Dev., Inc. Makata-Rizal Phone: 868951-9 | Phone: 01-580 6633 |
| DENMARK | ISRAEL | SINGAPORE/MALAYSIA | Signetics International Corp. |
| Miniwatt A/S Kobenhavn Phone: (01) 691622 | Rapac Electronics, Ltd. <br> Tel Aviv <br> Phone: 477115-6-7 | Philips Singapore Pte., Ltd. Toa Payoh Phone: 538811 | Sunnyvale, California <br> Phone: (408) 739-7700 |
| FINLAND | ITALY | SOUTH AFRICA | VENEZUELA, PANAMA, ARUBA, TRINIDAD |
| Oy Philips Ab <br> Helsinki <br> Phone: 17271 | Philips S.p.A. Milano Phone: 2-6994 | E.D.A.C. (PTY), Ltd. Johannesburg Phone: 24-6701-3 | Instrulab C.A. Caracas Phone: 614138 |

## 대민t반 <br> a subsidiary of U.S. Philips Corporation



