

TABLE OF CONTENTS

8228	4096-Bit Bipolar ROM (1024x4 ROM)	3
82509	576-Bit Bipolar RAM (64x9)	5
82S10	1024x1 Bit Bipolar RAM (Open Collector)	9
82S11	1024x1 Bit Bipolar RAM (Tri-State)	9
82S12	High Speed Multiport Memory (8x4 Multiport RAM)	13
82S16	256-Bit Bipolar RAM (256x1 RAM)–Tri-State	15
82S17	256-Bit Bipolar RAM (256x1 RAM)–Open Collector	15
82S21	64-Bit Bipolar High Speed Write-While-Read RAM (32x2 RAM)	19
82\$23	256-Bit Bipolar Programmable ROM (32x8 ROM)–Open Collector	22
82S25	64-Bit Bipolar Scratch Pad Memory (16x4 RAM)	27
82S27	1024-Bit Bipolar Programmable ROM (256x4 PROM)	31
82S100	Bipolar Field-Programmable Logic Array (16x8x48 FPLA)-Tri-State	36
82S101	Bipolar Field-Programmable Logic Array (16x8x48 FPLA)–Open Collector	36
82S112	High Speed Multiport Memory (8x4 Multiport RAM)	13
82S114	2048-Bit Bipolar ROM (256x8 PROM)	41
82S115	4096-Bit Bipolar ROM (512x8 PROM)	41
82S116	256-Bit Bipolar RAM (256x1 RAM)—Tri-State	47
82S117	256-Bit Bipolar RAM (256x1 RAM)-Open Collector	47
82S123	256-Bit Bipolar Programmable ROM (32x8 ROM)-Tri-State	22
82S126	1024-Bit Bipolar Programmable ROM (256x4 PROM)	51
82S129	1024-Bit Bipolar Programmable ROM (256x4 PROM)	51
82S130	2048-Bit Bipolar Programmable ROM (512x4 PROM)	56
82S131	2048-Bit Bipolar Programmable ROM (512x4 PROM)	56
82S214	2048-Bit Bipolar ROM (256x8 ROM)	61
82S215	4096-Bit Bipolar ROM (512x8 ROM)	61
82S226	1024-Bit Bipolar Read Only Memory (256x4 ROM)	64
82S229	1024-Bit Bipolar Read Only Memory (256x4 ROM)	64
82S230	2048-Bit Bipolar ROM (512x4 ROM)	67
82S231	2048-Bit Bipolar ROM (512x4 ROM)	67
54/74S200	TTL 256x1 RAM (Tri-State)	70
54/74S201	TTL 256x1 RAM (Tri-State)	70
54/74S301	TTL 256x1 RAM (Open Collector)	70
3101A	64-Bit Bipolar Scratch Pad Memory (16x4 RAM)	74
10139	ECL High Performance 256-PROM	78
93415A	1024x1 Bit Bipolar RAM (Open Collector)	82
93425A	1024x1 Bit Bipolar RAM (Tri-State)	82
	Package Information	86



DESCRIPTION

The 8228 is a 4096 Bit Bipolar Read Only Memory organized as 1024 words by 4 bits per word. Available in a 16 pin dual in-line package, the 8228 can provide very high bit packing density by replacing four standard 256X4 ROMS.

The 8228 is fully TTL compatible and includes on-the-chip decoding. Typical access time is 50ns with a power consumption of only .125mW per bit.

The standard 8228 ROM pattern is the USASCII Row Character Generator code; however, custom patterns are also available. The standard pattern is specified as the N8228I - CB162, while custom circuits are identified as N8228I - CXXX. A truth table/order blank is included on page 4-46 for ordering custom patterns.

BLOCK DIAGRAM

DIGITAL 8000 SERIES TTL/MEMORY

See page 4-35 for CB162 Pattern and USASCII Row Character Generator.

FEATURES

- BUFFERED ADDRESS LINES
- ON THE CHIP DECODING
- TOTEM POLE OUTPUTS
- DIODE PROTECTED INPUTS
- 16 PIN PACKAGE (1/3 SIZE OF 24 PIN PACKAGE)

APPLICATIONS MICROPROGRAMMING HARDWIRED ALGORITHMS CHARACTER RECOGNITION CHARACTER GENERATION CONTROL STORE

PIN CONFIGURATION

¹⁶ Vcc

15 A7

14 A8


13 Ag

12 O1

11 02

10 O3

, O4



ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_A \le 75^{\circ}C$; $4.75 \lor \lor V_{CC} \le 5.25 \lor$

CHARACTERISTICS		LI	MITS			
	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTES
"0" Output Voltage			0.5	v	l _{out} = 11.2 mA	
"1" Output Voltage	2.7			v	$i_{out} = -1.0 \text{ mA}$	
"0" Input Current		-10	-400	μA	V _{in} = 0.45V	
"1" Input Current		1	25	μA	V _{in} = 5.5V	
Input Voltage						
"0" Level (V _{IL})			.85	V		
"1" Level (VIH)	2.0			v		

ELECTRICAL CHARACTERISTICS (Cont'd)

		LI	MITS			
CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTES
Input Clamp Voltage	-1.2			V	l _{in} = -18mA	
Power Consumption		140	170	mA	01 to 03 = "0"	
Output Short Circuit Current	-20		-70	mA	VOUT = 0 Volts	

SWITCHING CHARACTERISTICS $0 \le T_A \le 75^{\circ}$ C, 4.75 $\le V_{CC} \le 5.25$ V

CHARACTERISTICS		L	IMITS		TEST CONDITIONS	NOTES
	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTES
Access Time-Address to Output		50	70	ns		5

NOTES

1. Positive current is defined as into the terminal referenced.


2. No more than one output should be grounded at the same time.

3. Manufacturer reserves the right to make design and process changes and improvements.

Applied voltages must not exceed 6.0V. Input currents must not exceed ±30mA. Output currents must not exceed ±100mA. Storage temperature must be between -60°C to +150°C.

5. Rise and fall time for this test must be less than 5ns. Input amplitudes are 2.8V and all measurements are made at 1.5V.

AC TEST FIGURE AND WAVEFORM





576-BIT BIPOLAR RAM (64x9) 82509

JUNE 1975

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S09 is a 576-Bit, Schottky clamped TTL, random access memory, organized as 64X9. This organization allows byte manipulation of data, including parity. Where parity is not monitored, the ninth bit can be used as a flag or status indicator for each word stored. With a typical access time of 30ns, it is ideal for scratch-pad, push-down stacks, buffer memories, and other internal memory applications in which cost and performance requirements dictate a wide data path in favor of word depth.

The 82S09 is fully TTL compatible, and features open collector outputs, chip enable input, and a very low current PNP input structure to enhance memory expansion.


During WRITE operation, the logic state of the device output follows the complement of the data input being written. This feature allows faster execution of WRITE-READ cycles, enhancing the performance of systems utilizing indirect addressing modes, and/or requiring immediate verification following a WRITE cycle.

The 82S09 is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S09, I. For the military temperature range (-55°C to +125°C) specify S82S09, I.

FEATURES

- ORGANIZATION 64 X 9
- ADDRESS ACCESS TIME: S82S09 - 80ns, MAXIMUM N82S09 - 45ns, MAXIMUM
- WRITE CYCLE TIME: S82S09 - 70ns, MAXIMUM N82S09 - 45ns, MAXIMUM
- POWER DISSIPATION 1.3mW/BIT TYPICAL
- INPUT LOADING: S82S09 - (-150µA) MAXIMUM N82S09 - (-100µA) MAXIMUM
- OUTPUT FOLLOWS COMPLEMENT OF DATA INPUT **DURING WRITE**
- ON-CHIP ADDRESS DECODING
- OPEN COLLECTOR OUTPUTS
- CHIP ENABLE FOR WORD EXPANSION
- BYTE I/O MANIPULATION, INCLUDING PARITY

APPLICATIONS **BUFFER MEMORY** CONTROL REGISTER **FIFO MEMORY** PUSH DOWN STACK SCRATCH PAD




TRUTH TABLE

MODE	CE	WE	١ _N	0 _N
READ	0	1	х	Complement of Data Stored
WRITE "0"	0	0	0	1
WRITE "1"	0	0	1	0
DISABLED	1	х	х	11

X = Don't care.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER ¹	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{in}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage (82S10)	+5.5	Vdc
TA	Operating Temperature Range (N82S09) (S82S09)	0 [°] to +75 [°] −55 [°] to +125 [°]	°C °C
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

ELECTRICAL CHARACTERISTICS⁷

$\begin{array}{lll} S82S09 & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \, 4.5V \leqslant V_{CC} \leqslant 5.5 \\ N82S09 & 0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C, \, 4.75V \leqslant V_{CC} \leqslant 5.25 \end{array}$

				S82S09	······		N82S09		[<u>_</u>
	PARAMETER ¹	TEST CONDITIONS	MIN	TYP ²	МАХ	MIN	TYP ²	MAX	UNIT
VIL	Low Level Input Voltage	V _{CC} = MIN			.80			.85	v
VIH	High Level Input Voltage	V _{CC} = MAX	2.2			2.0			v
V _{IC}	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -12mA (Note 5)		-1.0	-1.5		-1.0	-1.5	V
V _{OL}	Low Level Output Voltage	V _{CC} = MIN, I _{OL} = 6.4mA (Note 6)		0.35	0.50		0.35	0.5	V
I _{OLK}	Output Leakage Current	V _{CC} = MAX, V _{OUT} = 5.5V (Note 4)		1	60		1	40	μΑ
L _{IL}	Low Level Input Current	V _{IN} = 0.45V		-10	- 150		- 10	-100	μA
Чн	High Level Input Current	V _{IN} = 5.5V		1	40		1	25	μA
Icc	V _{CC} Supply Current	V _{CC} = MAX (Note 3)		150	200		150	190	mA
C _{IN}	Input Capacitance	V _{CC} = 5.0V, V _{IN} = 2.0V		5			5		pF
С _{ОИТ}	Output Capacitance	V _{CC} = 5.0V, V _{OUT} = 2.0V (Note 4)		8			8		pF

NOTES:

1. All voltage values are with respect to network ground terminal.

2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. ICC is measured with the write enable and memory enable input grounded, all other inputs at 4.5V, and the outputs open.

4. Measured with V_{IH} applied to \overline{CE} .

5. Test each input one at the time.


6. Measured with the logic "0" stored. Output sink current is supplied through a resistor to V_{CC} .

7. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up.

		TEST CONDITIONS		S82S09			N82S09		LINIT
	PARAMETER	TEST CONDITIONS	MIN	TYP ¹	MAX	MIN	TYP ¹	MAX	UNIT
Propaga	ation Delays						• · · · · · · · · · · · ·		
T _{AA}	Address Access Time			30	80		30	45	ns
T _{CE}	Chip Enable Access Time			15	50	}	15	30	ns
т _{ср}	Chip Enable Output Disable Time			15	50		15	30	ns
Write S	et-up Times	$C_L = 30 pF$							
T _{WSA}	Address to Write Enable	$R_1 = 600\Omega$ $R_2 = 900\Omega$	10	0		5	0		ns
T _{WSD}	Data In to Write Enable	_	50	25		35	25		ns
Twsc	CE to Write Enable		10	0		5	0		ns
Write H	lold Times								
Т _{WHA}	Address to Write Enable		10	0		5	0	i.	ns
Т _{WHD}	Data In to Write Enable		5	0		5	0		ns
т _{wнс}	CE to Write Enable		10	0		5	0		ns
Т _{WP}	Write Enable Pulse Width (Note 2)		50	25		35	25		ns

SWITCHING CHARACTERISTICS³

AC TEST LOAD




NOTES:

- 1. Typical values are at V_{CC} = +5.0V, and T_A = +25°C. 2. Minimum required to guarantee a WRITE into the slowest bit.

3. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up.

SWITCHING PARAMETERS MEASUREMENT INFORMATION



pulse and end of valid INPUT DATA.

T_{WHA} Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.



1024x1 BIT BIPOLAR RAM OPEN COLLECTOR (82S10) TRI-STATE (8211) 82S11

FEBURARY 1975 DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S10/11 is a high speed 1024-bit random access memory organized as 1024 words X 1 bit. With a typical access time of 30ns, it is ideal for cache buffer applications and for systems requiring very high speed main memory.

Both the 82S10 and 82S11 require a single +5 volts power supply and feature very low current PNP input structures. They are fully TTL compatible, and include on-chip decoding and a chip enable input for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.

Both 82S10 and 82S11 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S10/11, I. For the military temperature range (-55°C to +125°C) specify S82S10/11, I.


FEATURES

- ORGANIZATION 1024 X 1
- ADDRESS ACCESS TIME: S82S10/11 – 70ns, MAXIMUM N82S10/11 – 45ns, MAXIMUM
- WRITE CYCLE TIME: S82S10/11 – 75ns, MAXIMUM N82S10/11 – 45ns, MAXIMUM
- POWER DISSIPATION 0.5mW/BIT, TYPICAL
- INPUT LOADING: S82S10/11 – (-150μA) MAXIMUM N82S10/11 – (-100μA) MAXIMUM
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTIONS: 82S10 – OPEN COLLECTOR 82S11 – TRI-STATE
- NON-INVERTING OUTPUT
- BLANKED OUTPUT DURING WRITE
- 16 PIN CERAMIC PACKAGE

APPLICATIONS

HIGH SPEED MAIN FRAME CACHE MEMORY BUFFER STORAGE WRITABLE CONTROL STORE

PIN CONFIGURATION




TRUTH TABLE

MODE	CE	WE	DIN	Do	DUT
			- 114	82S10	82511
READ	0	1	Х	STORED	STORED
				DATA	DATA
WRITE "0"	0	0	0	1	High-Z
WRITE "1"	0	0	1	1	High-Z
DISABLED	1	Х	Х	1	High-Z

X = Don't care.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER ¹	RAMETER ¹ RATING			
V _{CC}	Power Supply Voltage	+7	Vdc		
V _{in}	Input Voltage	+5.5	Vdc		
V _{он}	High Level Output Voltage (82S10)	+5.5	Vdc		
Vo	Off-State Output Voltage (82S11)	+5.5	Vdc		
T _A	Operating Temperature Range (N82S10/11) (S82S10/11)	0° to +75° −55° to +125°	°C °C		
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C		

ELECTRICAL CHARACTERISTICS⁹

S82S10/11 -55°C ≤T_A ≤+125°C, 4.5V ≤V_{CC} ≤5.5 N82S10/11 0°C ≤T_A ≤+75°C, 4.75V ≤V_{CC} ≤5.25

		TEST CONDITIONS	s	82S10/1	1	N	82S10/1	1	
	PARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT
VIL	Low Level Input Voltage	V _{CC} = MIN (Note 1)			.80			.85	V
Vін	High Level Input Voltage	V _{CC} = MAX (Note 1)	2.1			2.1			v
V _{IC}	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -12mA (Note 1, 7)		-1.0	-1.5	-	-1.0	-1.5	V
Vol	Low Level Output Voltage	V _{CC} = MIN, I _{OL} = 16mA (Note 1, 8)		0.35	0.50		0.35	0.45	V
V _{ОН}	High Level Output Voltage (82S11)	V _{CC} = MIN, I _{OH} = -2mA (Note 1, 5)	2.4			2.4			V
I _{OLK}	Output Leakage Current (82S10)	V _{CC} = MAX, V _{OUT} = 5.5V (Note 6)		1	60		1	40	μΑ
IO(OFF)		V _{CC} = MAX, V _{OUT} = 5.5V		1	100		1	60	μA
	Current (82S11)	V _{CC} = MAX, V _{OUT} = 0.45V (Note 6)		-1	-100		-1	-60	μΑ
ł₁∟	Low Level Input Current	V _{IN} = 0.45V		-10	-150		-10	-100	μA
ιн	High Level Input Current	V _{IN} = 5.5V		1	40		1	25	μA
I _{OS}	Short Circuit Output Current (82S11)	V _{CC} = MAX, V _{OUT} = 0V (Note 3)	-20		-100	-20		- 100	mA
Icc	V _{CC} Supply Current	$V_{CC} = MAX$ (Note 4)		120	155		120	155	mA
		0 < T _A <25°C T _A ≥25°C		95	130		95	130	mA mA
		T _A ≤0°C			170			170	mA
C _{IN}	Input Capacitance	V _{CC} = 5.0V, V _{IN} = 2.0V		4			4		pF
Cout	Output Capacitance	V _{CC} = 5.0V, V _{OUT} = 2.0V		7			7		pF

NOTES:

1. All voltage values are with respect to network ground terminal.

2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. Duration of the short-circuit should not exceed one second.

4. I_{CC} is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.

5. Measured with V_{1L} applied to \overline{CE} and a logic "1" stored.

6. Measured with V_{1H} applied to \overline{CE} .

7. Test each input one at the time.

9. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:

 ϕ_{JA} Junction to Ambient at 400 fpm air flow – 50° C/Watt

 ϕ_{JA} Junction to Ambient – still air – 90° C/Watt

 ϕ_{JA} Junction to Case – 20° C/Watt


^{8.} Measured with a logic "0" stored. Output sink current is supplied through a resistor to V_{CC} .

SIGNETICS 1024 X 1 BIT BIPOLAR RAM = 82S10/11

SWITCHING CHARACTERISTICS³

			S	82S10/1	1	N	82S10/1	1	
	PARAMETER	TEST CONDITIONS	MIN	TYP ¹	MAX	MIN	TYP ¹	MAX	UNIT
Propaga	ation Delays								
T _{AA}	Address Access Time			30	70		30	45	ns
TCE	Chip Enable Access Time			15	45		15	30	ns
т _{ср}	Chip Enable Output Disable Time			15	45		15	30	ns
T _{WD}	Write Enable to Output Disable Time			20	45		20	30	ns
Twr	Write Recovery Time			20	45		20	30	ns
Write S	et-up Times	C _L = 30pF							
T _{WSA}	Address to Write Enable	$R_1 = 270\Omega$ $R_2 = 600\Omega$	15	0		5	0		ns
T _{WSD}	Data In to Write Enable		55	35		40	35		ns
Twsc	CE to Write Enable		5	0	:	5	0		ns
Write H	lold Times								
T _{WHA}	Address to Write Enable		10	0	:	5	0		ns
T _{WHD}	Data In to Write Enable		5	0		5	0		ns
т _{wнс}	CE to Write Enable		5	0		5	0		ns
T _{WP}	Write Enable Pulse Width (Note 2)		50	25		35	25		ns


AC TEST LOAD



NOTES:

- 1. Typical values are at V_{CC} = +5.0V, and T_A = +25°C. 2. Minimum required to guarantee a WRITE into the slowest bit.
- 3. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:
 - $heta_{
 m JA}$ Junction to Ambient at 400 fpm air flow 50 $^{\circ}$ C/Watt
 - θ_{JA} Junction to Ambient still air 90° C/Watt θ_{JA} Junction to Case 20° C/Watt

SWITCHING PARAMETERS MEASUREMENT INFORMATION





HIGH SPEED MULTIPORT MEMORY (8x4 MULTIPORT RAM) 82S112

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S12/112 is a Schottky TTL 32 bit multiport memory organized in 8 words of 4 bits each. The device is ideally suited for high speed accumulators and buffer memories.


Stored data is addressed through 2 independent sets of 3-input decoders, and read out when the corresponding output enable line is low. Two separate word locations can, therefore, be read at the same time by enabling both the A and B output drivers. In addition, data can be read and written at the same time by utilizing the "A" address to specify the location of the word to be written, and the "B" address to specify the word to be read.

The 82S12/112 can be used in larger memory arrays since it includes all the control logic required to disable the chip and the outputs are open-collector devices suitable for "Wire-ORing."

FEATURES

- LOW CURRENT INPUT BUFFERS (-25µA TYPICAL)
- SEPARATE INPUT DECODERS FOR EACH WORD
- SEPARATE OUTPUT ENABLE LINES FOR EACH WORD
- OPEN COLLECTOR (82S12) OR TRI-STATE (82S112) OUTPUTS
- 2 WRITE ENABLE LINES
- FAST ACCESS (20 ns TYPICAL)
- USEFUL 8 × 4 ORGANIZATION
- TTL COMPATIBLE
- NON INVERTING DATA LINES


BLOCK DIAGRAM



APPLICATIONS

SCRATCH PAD MEMORY BUFFER MEMORY ACCUMULATOR REGISTER GENERAL REGISTER

PIN CONFIGURATION




TRUTH TABLE

Ē∕w	R/W	A OUTPUT	B OUTPUT	MODE	Ουτ	PUTS
n/w	n/w			MODE	Α	В
		ENABLE	ENABLE		~	D
0	x	1	1	Outputs Disabled	"1"	"1"
0	X	1	0	Read	"1"	Data
0	X	0	1	Read	Data	"1"
0	×	0	0	Read	Data	Data
1	1	1	1	Read	"1"	"1"
1	1	1	0	Read	"1"	Data
1	1	0	1	Read	Data	"1"
1	1	0	0	Read	Data	Data
1	0	1	1	Write	"1"	"1"
1	0	1	0	Write	"1"	Data
						"B"
						Address
1	0	0	1	Write	Data	"1"
					Being	
					Written	
1	0	0	0	Write	Data	Data
					Being	"B"
					Written	Address

OBJECTIVE ELECTRICAL SPECIFICATIONS $0^{\circ}C \le T_{A} \le 75^{\circ}C$; -4.75 V $\le V_{CC} \le 5.25$ V.

CHARACTERISTICS		LIMITS					
CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS		
Input "0" Current			-250	μA	V _{in} = 0.45 V		
Input "1" Current			25	μA	V _{in} = 5.5 V		
Input "0" Threshold Voltag	e		0.85	V			
Input "1" Threshold Voltag	e 2.0			V			
Input Clamp Voltage	-1.2			V	l _{in} = –18 mA		
Output "0" Current	16			mA	V _{out} = 0.5 V		
Output "0" Current	9.6				$V_{out} = 0.45 V$		
Output "1" Voltage (825112	2) 2.6			Volts	$I_{out} = -3.2 \text{ mA}$		
Output Off Current (82S12)			40	μA	V _{out} ≤ 5.5 V		
Output Off Current (82S112	2) —40		+40	μA	$0.45 \le V_{out} \le 5.5 V$		
Power Consumption		110/550	160/840	mA/mW	Outputs Enabled		
Write Pulse Width	「1	15	30	ns	$T_A = 25^{\circ}C$ Only		
Г	1		45	ns	0°C ≤ T _A ≤ 75°C		
Address Set Up Time	2	10		ns	A		
Address Hold Time	⁷ 3	0		ns			
Data Input Hold Time 1	4	15		ns			
Write Access Time	5	30		ns			
Data Input Set Up Time	6	5		ns			
Output Enable Time	7	10	20	ns			
Output Disable Time	8	10	20	ns			
Address Access Time	9	20	30	ns			

TIMING DIAGRAM



NOTES

*"B" Address functions identically in read mode. No write mode through B address decoder. **R/W input is either the reverse of R/W or held high.

Outputs can be disabled during write cycle to penetrate a known output state during write.



256-BIT BIPOLAR RAM (256x1 RAM) (82S16 TRI-STATE) (82S17 OPEN COLLECTOR) 82S17

FEBRUARY 1975 DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S16 and 82S17 are Schottky clamped TTL, read/ write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state output options for optimization of word expansion in bussed organizations. Memory expansion is further enhanced by full on-chip address decoding, 3 chip enable inputs and PNP input transistors which reduce input loading to 25μ A for a "1" level, and -250μ A (S82S16/17) or -100μ A (N82S16/17) for a "0" level.

During WRITE operation, the logical state of the output of both devices follows the complement of the data input being written. This feature allows faster execution of WRITE-READ cycles, enhancing the performance of systems utilizing indirect addressing modes, and/or requiring immediate verification following a WRITE cycle.

Both devices have fast read access and write cycle times, and thus are ideally suited in high-speed memory applications such as "Cache", buffers, scratch pads, writable control stores, etc.

Both 82S16 and 82S17 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0° C to +75 $^{\circ}$ C) specify N82S16/17, B or F. For the military temperature range (-55 $^{\circ}$ C to +125 $^{\circ}$ C) specify S82S16/17, F only.


FEATURES

- ORGANIZATION 256 X 1
- ADDRESS ACCESS TIME: S82S16, S82S17 – 70ns, MAXIMUM N82S16, N82S17 – 50ns, MAXIMUM
- WRITE CYCLE TIME: S82S16, S82S17 – 70ns, MAXIMUM N82S16, N82S17 – 55ns, MAXIMUM
- POWER DISSIPATION 1.5mW/BIT TYPICAL
- INPUT LOADING: S82S16, S82S17 – (-250μA) MAXIMUM N82S16, N82S17 – (-100μA) MAXIMUM
- OUTPUT FOLLOWS COMPLEMENT OF DATA INPUT DURING WRITE
- ON-CHIP ADDRESS DECODING
- 16 PIN CERAMIC DIP
- OUTPUT OPTION: TRI-STATE – 82S16 OPEN COLLECTOR – 82S17

APPLICATIONS

BUFFER MEMORY WRITABLE CONTROL STORE MEMORY MAPPING PUSH DOWN STACK SCRATCH PAD

PIN CONFIGURATION




TRUTH TABLE

					DO	υT
	MODE	CE*	WE	DIN	82S16	82S17
	READ	0	1	х	STORED DATA	STORED DATA
	WRITE "0"	0	0	0	1	1
	WRITE "1"	0	0	1	0	0
	DISABLED	1	Х	Х	High-Z	1
-	WRITE "1"	Ŭ	0	1	1 0	

*"'0" = All \overline{CE} inputs low; "1" = one or more \overline{CE} inputs high. X = Don't care.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{IN}	Input Voltage	+5.5	Vdc
V _{OUT}	High Level Output Voltage (82S17)	+5.5	Vdc
Vo	Off-State Output Voltage (82S16)	+5.5	Vdc
T _A	Operating Temperature Range S82S16/17 N82S16/17	-55° to $+125^{\circ}$ 0° to $+75^{\circ}$	°c ℃
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

ELECTRICAL CHARACTERISTICS

			N	32S16/	17	SE	82816/1	17		
	PARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT	NOTES
VIH	High-Level Input Voltage	V _{CC} = MAX	2.0			2.0			V	1
V _{IL}	Low-Level Input Voltage	V _{CC} = MIN			0.85			0.8	V	1
V _{IC}	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -12mA		-1.0	-1.5		-1.0	-1.5	V	1, 8
V _{OH}	High-Level Output Voltage (82S16)	V _{CC} = MIN, I _{OH} = -3.2mA	2.6			2.4			V	1, 6
V _{OL}	Low-Level Output Voltage	V _{CC} = MIN, I _{OL} = 16mA		0.35	0.45		0.35	0.5	V	1, 7
I _{OLK}	Output Leakage Current (82S17)	V _{OUT} = 5.5V		1	40		1	40	μA	5
I _{O(OFF)}	Hi-Z State Output	V _{OUT} = 5.5V		1	40		1	50	μA	5
	Current (82S16)	V _{OUT} = 0.45V]	-1	-40		-1	-50	μA	5
I _{IH}	High-Level Input Current	V _{CC} = MAX, V _{IN} = 5.5V		1	25		1	25	μA	8
ЧL	Low-Level Input Current	V _{CC} = MAX, V _{IN} = 0.45V		-10	-100		- 10	-250	μA	8
I _{OS}	Short-Circuit Output Current (82S16)	$V_{CC} = MAX, V_O = 0V$	-20		-70	-20		-70	mA	3
Icc	V _{CC} Supply Current (82S16/17)	V _{CC} = MAX		80	115		80	120	mA	4
	V _{CC} Supply Current (82S16/17)	V _{CC} = MAX, T _A = +125 [°] C						99	mA	4
C _{IN}	Input Capacitance	$V_{IN} = 2.0V$ $V_{IN} = 5.0V$		5			5		pF	
C _{OUT}	Output Capacitance	$V_{OUT} = 2.0V$ $V_{CC} = 5.0V$		8			8		pF	

NOTES:

1. All voltage values are with respect to network ground terminal.

2. All typical values are at $V_{CC} = 5V$, $T_A = +25^{\circ}C$.

3. Duration of the short-circuit should not exceed one second.

4. ICC is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.

5. Measured with V_{IH} applied to $\overline{CE1}$, $\overline{CE2}$ and $\overline{CE3}$.

Measured with a logic "O" stored and V_{IL} applied to CE₁, CE₂ and CE₃.
 Measured with a logic "1" stored. Output sink current is supplied through a resistor to V_{CC}.


8. Test each input one at the time.

SIGNETICS 256-BIT BIPOLAR RAM (256 X 1 RAM) = 82S16, 82S17

SWITCHING CHARACTERISTICS

			5	82516/1	7	N	82S16/1	7	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP ¹	MAX	MIN	TYP ¹	МАХ	
Propaga	ation Delay								
T _{AA}	Address Access Time			40	70		40	50	ns
T _{CE}	Chip Enable Access Time	$R_1 = 270\Omega$ $R_2 = 600\Omega$ $C_L = 30pF$		30	40		30	40	ns
Т _{СD}	Chip Enable Output Disable Time			30	40		30	40	ns
T _{WD}	Write Enable to Output Valid Time			30	55		30	40	ns
Write S	et-up Times				• · · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		• • • • • • • • • • • • • • • • • • •	••••
T _{WSA}	Address to Write Enable	$R_1 = 270\Omega$	20	5		20	5		ns
T _{WSD}	Data In to Write Enable	$R_2 = 600\Omega$	50	40		40	30		ns
Twsc	CE to Write Enable	C _L = 30pF	10	0		10	0		ns
Write H	lold Times			•	•				
TWHA	Address to Write Enable	$R_1 = 270\Omega$	10	0		5	0		ns
Т _{WHD}	Data In to Write Enable	$R_2 = 600\Omega$	10	0		5	0		ns
т _{wнc}	CE to Write Enable	C _L = 30pF	10	0		5	0		ns
T _{WP}	Write Enable Pulse Width	Note 2	40	20		30	15	l	ns


AC TEST LOAD



NOTES:

- 1. Typical values are at V_{CC} = +5.0V, and T_A = +25 $^{\circ}$ C.
- 2. Minimum required to guarantee a WRITE into the slowest bit.

SWITCHING PARAMETERS MEASUREMENT INFORMATION



MEMORY TIMING DEFINITIONS

- TCE Delay between beginning of CHIP ENABLE low (with ADDRESS valid) and when DATA OUTPUT becomes valid.
- Delay between when CHIP ENABLE becomes high T_{CD} and DATA OUTPUT is in off state.
- Delay between beginning of valid ADDRESS (with TAA CHIP ENABLE low) and when DATA OUTPUT becomes valid.
- Required delay between beginning of valid CHIP Twsc ENABLE and beginning of WRITE ENABLE pulse.
- Required delay between end of WRITE ENABLE TWHD pulse and end of valid INPUT DATA.

- T_{WP} Width of WRITE ENABLE pulse.
- Required delay between beginning of valid ADD-T_{WSA} RESS and beginning of WRITE ENABLE pulse.
- Required delay between beginning of valid DATA TWSD INPUT and end of WRITE ENABLE pulse.
- T_{WD} Delay between beginning of WRITE ENABLE pulse and when DATA OUTPUT reflects complement of DATA INPUT.
- Required delay between end of WRITE ENABLE Тинс pulse and end of CHIP ENABLE.
- Required delay between end of WRITE ENABLE TWHA pulse and end of valid ADDRESS.



64-BIT BIPOLAR HIGH SPEED WRITE-WHILE-READ RAM (32x2 RAM)

DESCRIPTION

The 82S21 is a TTL 64 bit Write-While-Read Random Access Memory organized in 32 words of 2 bits each. The 82S21 is ideally suited for high speed buffers and as the memory element in high speed accumulators.

Words are selected through a 5 input decoder when the Read-Write enable input, CE is at logic "1". $\overline{W_0}$ and $\overline{W_1}$ are the write inputs for bit 0 and bit 1 of the word selected. \overline{C} is the write control input. When $\overline{W_X}$ and \overline{C} are both at logic "0" data on the I_0 and I_1 data lines are written into the addressed word. The read function is enabled when either $\overline{W_X}$ or \overline{C} is at logic "1".

An internal latch is on the chip to provide the Write-While-Read capability. When the latch control line, \overline{L} , is logic "1" and data is being read from the 82S21, the latch is effectively bypassed. The data at the output will be that of the addressed word. When \overline{L} goes from a logic "1" to logic "0" the outputs are latched and will remain latched regardless of the state of any other address or control line. When \overline{L} goes from "0" to "1" the outputs unlatch and the outputs will be that of the present address word.

FEATURES

- BUFFERED ADDRESS LINES
- ON CHIP LATCHES
- ON CHIP DECODING
- BIT MASKING CONTROL LINES
- ENABLE CONTROL LINE
- OPEN COLLECTOR OUTPUTS WITH 40mA CAPABILITY
- PROTECTED INPUTS
- VERY HIGH SPEEDS (25ns TYP)

TRUTH TABLE


CE	C	$\overline{w_0}$	W1	ī	Mode	Outputs
X	Х	X	Х	0	Output Hold	Data from last addressed word when CE = "1"
0	x	x	X	1	Read & Write Disabled	Disabled logic "1"
1	1	x	X	X	Read	Data stored in addressed word
1	0	1	1	x	Read	Data stored in addressed word
1	0	0	0	0	Write Data	Data from last word address when L went from "1" to "0"
1	0	0	0	1	Write Data	Data being written into memory
1	0	0	1	×	Write Data into Bit 0 Only	If \overline{L} = 0: Data from last word address when L went from "1" to "0"
1	0	1	0	x	Write Data into Bit 1 Only	If $\overline{L} = 1$: Data being written into the selected bit location and stored in other addressed location

DIGITAL 8000 SERIES TTL/MEMORY

APPLICATIONS

SCRATCH PAD MEMORY BUFFER MEMORY ACCUMULATOR REGISTER CONTROL STORE

LOGIC DIAGRAM



SIGNETICS 64-BIT HIGH SPEED WRITE-WHILE-READ ROM = 82S21


ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_A \le 75^{\circ}C$; 4.75V $\le V_{CC} \le 5.25V$

		LIN	AITS			
CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTES
"0" Output Voltage			.45	v	V _{out} = 32mA	
"1" Output Leakage Current			40	μA	V _{out} = 5.5V	
"0" Input Current (All Inputs)			-1.6	mA	V _{in} = 0.45∨	
"1" Input Current (All Inputs)			25	μA	V _{in} = 5.5V	
Input "O" Voltage (V _{IL})			0.85	v		
Input "1" Voltage (V _{IH})	2.0			v		
Power Consumption			130/683	mA/mW		
Input Clamp Voltage	-1.2			v	I _{in} = -18mA	i


SWITCHING CHARACTERISTICS $0 \le T_A \le 75^{\circ}$ C, 4.75 $\le V_{CC} \le 5.25$ V

			LIŇ	IITS				
CHARACTERISTICS		MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTES	
Read Access Time Address to Output	t1		25	50	ns			
Address Set-Up Time	t2		8	15	ns			
Data Set-Up Time	t3		15	20	ns			
Address Hold Time	t4			0	ns			
Control or Write Pulse Width	t5		15	20	ns			
Write Access Time	^t 6		20	25	ns			
Address to Latch Set-Up Time	t7		25	50	ns			
Latch Address to Address Hold Time	t8		7	10	ns			
Delatch Access Time	tg	ļ	15	25	ns			
Data Hold Time	t10		0	5	ns			

AC WAVEFORM









SIGNETICS 64-BIT HIGH SPEED WRITE-WHILE-READ ROM = 82S21

AC WAVEFORMS







256-BIT BIPOLAR PROGRAMMABLE ROM (32x8 ROM) | (82S23 OPEN COLLECTOR) (82S123 TRI-STATE)

FEBRUARY 1975 DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S23 (Open Collector Outputs) and the 82S123 (Tri-State Outputs) are Bipolar 256-Bit Read Only Memories, organized as 32 words by 8 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S23 and 82S123 devices are supplied with all outputs at logical "0". Outputs are programmed to a logic "1" level at any specified address by fusing a Ni-Cr link matrix.

The 82S23 and 82S123 are fully TTL compatible, and include on-chip decoding and one chip enable input for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.


Both 82S23 and 82S123 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0° C to +75 $^{\circ}$ C) specify N82S23/123, B or F. For the military temperature range (-55 $^{\circ}$ C to +125 $^{\circ}$ C) specify S82S23/123, F only.

FEATURES

- ORGANIZATION 32 X 8
- ADDRESS ACCESS TIME: S82S23/S82S123 – 65ns, MAXIMUM N82S23/N82S123 – 50ns, MAXIMUM
- POWER DISSIPATION 1.3mW/BIT TYPICAL
- INPUT LOADING: S82S23/123 – (-150μA) MAXIMUM N82S23/123 – (-100μA) MAXIMUM
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION: OPEN COLLECTOR – 82S23 TRI-STATE – 82S123
- NO SEPARATE "FUSING" PINS
- UNPROGRAMMED OUTPUTS ARE "0" LEVEL
- 16-PIN CERAMIC DIP

APPLICATIONS


PROTOTYPING/VOLUME PRODUCTION SEQUENTIAL CONTROLLERS FORMAT CONVERSION HARDWIRED ALGORITHMS RANDOM LOGIC CODE CONVERSION



82S23

82S123

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{IN}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage (82S23)	+5.5	Vdc
vo	Off-State Output Voltage (82S123)	+5.5	Vdc
Τ _Α	Operating Temperature Range (N82S23/123) (S82S23/123)	0° to +75° -55° to +125°	ວ° ວ°
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

· · · · · · ·		TEST CONDITIONS	S82S	23/882	S123	N829	S23/N82	S123	
	PARAMETER	TEST CONDITIONS ¹	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNIT
V _{OL}	"0" Output Voltage	I _{OUT} = 16mA			0.5			0.45	v
I _{OLK}	Output Leakage Current (82S23)	<u>CE</u> = "1", V _{OUT} = 5.5V			50			40	μA
I _{O(OFF)}	Hi-Z State Output Current (82S123)	<u>CE</u> = "1", V _{OUT} = 5.5V <u>CE</u> = "1", V _{OUT} = 0.5V			50 -50			40 -40	μΑ μΑ
V _{OH}	"1" Output Voltage (82S123)	CE = "0", I _{OUT} = -2mA, "1" STORED	2.4			2.4			V
C _{IN}	Input Capacitance	V _{CC} = 5.0V, V _{IN} = 2.0V		5			5		pF
С _{ОИТ}	Output Capacitance	V _{CC} = 5.0V, V _{OUT} = 2.0V		8			8		pF
I _{IL}	"0" Input Current	V _{IN} = 0.45V			- 150			-100	μA
Чн	"1" Input Current	V _{IN} = 5.5V			50			50	μA
VIL	"0" Level Input Voltage				0.8			0.85	V
VIH	"1" Level Input Voltage		2.0			2.0			v
I _{CC}	V _{CC} Supply Current			65	85		65	77	mA
V _{IC}	Input Clamp Voltage	I _N = - 18mA		-0.8	-1.2		-0.8	-1.2	v
I _{OS}	Output Short Circuit Current (82S123)	V _{OUT} = 0V	-20		- 100	-20		-90	mA

SWITCHING CHARACTERISTICS

PARAMETER	TEST CONDITIONS ¹	S825	23/8828	5123	N82S	23/N82S	123	
FARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT
Propagation Delay								•
T _{AA} Address to Output	C _L = 30pF		35	65		35	50	ns
T _{CD} Chip Disable to Output	$R_1 = 270\Omega$		25	40		25	35	ns
T _{CE} Chip Enable to Output	$R_2 = 600\Omega$		25	40		25	35	ns

NOTES:

1. Positive current is defined as into the terminal referenced.

2. Typical values are at V_{CC} = 5.0V, T_A = +25°C.

SIGNETICS 256-BIT BIPOLAR PROGRAMMABLE ROM (32 X 8 PROM) = 82S23, 82S123

		TEST CONDITIONS		LIMITS		
PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Power Su	pply Voltage		•			
V _{CCP} ¹	To Program	I _{CCP} = 250 ± 50mA (Transient or steady state)	9.5	10.0	10.5	V
V _{CCH}	Upper Verify Limit		5.3	5.5	5.7	v
V _{CCL}	Lower Verify Limit		4.3	4.5	4.7	v
V _S ³	Verify Threshold		0.9	1.0	1.1	V
I _{CCP}	Programming Supply Current	$V_{CCP} = +10.0 \pm 0.5 V$	200	250	300	mA
Input Vol	Itage	· · · · · · · · · · · · · · · · · · ·			•	
V _{IH}	Logical "1"		2.4		5.5	V
VIL	Logical "0"		0	0.4	0.8	V
Input Cur	rrent					•
I _{IH}	Logical "1"	V _{IH} = +5.5V			50	μA
կլ	Logical "O"	V _{1L} = +0.4V			-500	μΑ
V _{OUT} ²	Output Programming Voltage	I _{OUT} = 65 ± 3mA (Transient or steady state)	15.0	15.5	16.0	V
Ιουτ	Output Programming Current	V _{OUT} = +15.5 ± 0.5V	62	65	68	mA
т _в	Output Pulse Rise Time		10		50	μs
tp	CE Programming Pulse Width		1		2	ms
t _V	Verify Delay		50			μs
t _D	Pulse Sequence Delay		10			μs
T _{PR}	Programming Time	$V_{CC} = V_{CCP}$			2.5	sec
T _{PS}	Programming Pause	V _{CC} = 0V	5			sec
T _{PR} ⁴	Programming Duty Cycle				33	%

PROGRAMMING SPECIFICATIONS (Testing of these limits may cause programming of device.) $T_A = +25^{\circ}C$

PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a 10K $\!\Omega$ resistor to VCC.
- 2. Select the Address to be programmed, and raise V_{CC} to $V_{CCP} = +10 \pm 0.5V$.
- 3. After 10 μ s delay, apply IOUT = 65 ± 3mA to the output to be programmed. Program one output at a time.
- 4. After $10\mu s$ delay, pulse the \overline{CE} input to logic "0" for 1 to 2 ms.
- 5. After 10μ s delay, remove IOUT from the programmed output.
- 6. After 10µs delay, return V_{CC} to 0V.

NOTES:

- 1. Bypass $V_{\mbox{CC}}$ to GND with a $0.01\mu\mbox{F}$ capacitor to reduce voltage spikes.
- 2. Care should be taken to insure that +15.5 ± 0.5V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.

7. To verify programming, after 50µs delay, raise V_{CC}

to V_{CCH} = +5.5 \pm .2V, and apply a logic "0" level

to the CE input. The programmed output should remain

in the "1" state. Again, lower VCC to VCCL = +4.5

 \pm .2V, and verify that the programmed output remains

8. Raise V_{CC} to V_{CCP} = +10 \pm 0.5V and repeat steps 3

9. After 10μ s delay, repeat steps 2 through 8 to program


through 7 to program other bits at the same address.

in the "1" state.


all other address locations.

- 3. V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Continuous fusing for an unlimited time is also allowed, provided that a 33% duty cycle is maintained. This may be accomplished by following each Program-Verify cycle with a Rest period (V_{CC} = 0V) of 4ms.


AC TEST FIGURE AND WAVEFORM



TYPICAL FUSING PATH




TYPICAL PROGRAMMING SEQUENCE




SIGNETICS 256-BIT BIPOLAR PROGRAMMABLE ROM (32 X 8 PROM) = 82S23, 82S123

MANUAL PROGRAMMER



TIMING SEQUENCE



26



64-BIT BIPOLAR SCRATCH PAD MEMORY (16x4 RAM) 82S25

FEBRUARY 1975 DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S25 is a 64-bit, Schottky clamped TTL, Read-Write Random Access Memory ideal for use in scratch pad and high-speed buffer memory applications.

The 82S25 is a fully decoded memory array organized as 16 words of 4 bits each, with separate input and output lines. It features PNP inputs, one chip enable line, and open collector outputs for ease of memory expansion.

The outputs of the 82S25 assume a logic "1" state during write. This allows both memory inputs and outputs to share a common bus for minimizing interconnections, and more effective utilization of common I/O circuitry.

The 82S25 is available in the commercial and military temperature ranges. For the commercial temperature range (0° C to +75 $^{\circ}$ C) specify N82S25, B or F. For the military temperature range (-55 $^{\circ}$ C to +125 $^{\circ}$ C) specify S82S25, F only.


FEATURES

- ORGANIZATION 16 X 4
- ADDRESS ACCESS TIME: S82S25 – 60ns, MAXIMUM N82S25 – 50ns, MAXIMUM
- WRITE CYCLE TIME: S82S25 – 50ns, MAXIMUM N82S25 – 35ns, MAXIMUM
- POWER DISSIPATION 6.25mW/BIT, TYPICAL
- INPUT LOADING: S82S25 – (-150μA) MAXIMUM N82S25 – (-100μA) MAXIMUM
- OUTPUT BLANKING DURING WRITE
- ON-CHIP ADDRESS DECODING
- OPEN COLLECTOR OUTPUTS
- 16 PIN CERAMIC DIP

APPLICATIONS

SCRATCH PAD MEMORY BUFFER MEMORY PUSH DOWN STACKS CONTROL STORE

PIN CONFIGURATION




TRUTH TABLE

MODE	ĈĒ	WĒ	In	Dn
Read	0	1	х	Complement of data stored
Write "O"	0	0	0	1
Write "1"	0	0	1	1
Disabled	1	Х	х	1

X = Don't care.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER ¹	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{in}	Input Voltage	+5.5	Vdc
V _{он}	High Level Output Voltage	+5.5	Vdc
Τ _Α	Operating Temperature Range (N82S25) (S82S25)	0° to +75° -55° to +125°	°C °C
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°c

$\begin{array}{l} \textbf{ELECTRICAL CHARACTERISTICS} \quad \begin{array}{l} S82S25 & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \ 4.5V \leqslant V_{CC} \leqslant 5.5V \\ N82S25 & 0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C, \ 4.75V \leqslant V_{CC} \leqslant 5.25V \end{array}$

		TECT CONDITIONS	S	82S25 ^{1,2}	2,3	N82S25 ^{1,2,3}				
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁸ MAX		MIN	MIN TYP ⁸ MAX		UNIT	
I _{IL}	"0" Input Current	V _{IN} = 0.45V		-10	-150		-10	-100	μA	
ін	"1" Input Current	V _{IN} = 5.5V			25			10	μA	
VIL	"0" Level Input Voltage	V _{CC} = MIN			.80			.85	v	
V _{IH}	"1" Level Input Voltage	V _{CC} = MAX	2.0		i	2.0			V	
VIC	Input Clamp Voltage	I _{IN} = -12mA, V _{CC} = MIN (Note 6)		-1.0	-1.5		-1.0	-1.5	V	
V _{OL}	"0" Output Voltage	I _{OUT} = 16mA, V _{CC} = MIN (Notes 4, 5)		0.35	0.5		0.35	0.45	V	
C _{IN}	Input Capacitance	V _{IH} = 2.0V, V _{CC} = 5.0V		5			5		pF	
Соит	Output Capacitance	V _{OUT} = 2.0V, V _{CC} = 5.0V, CE = "1"		8			8		рF	
Icc	Power Supply Current	(Note 5)		80	120		80	105	mA	
I _{OLK}	Output Leakage Current	CE = "1", V _{OUT} = 5.5V, V _{CC} = MIN		<1	100		<1.0	100	μA	

NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

2. Positive current is defined as into the terminal referenced.

3. Positive logic definition: ''1'' = HIGH \approx +5.0V; ''0'' = LOW \approx GRD.

4. Output sink current is supplied through a resistor to $V_{\mbox{CC}}.$

5. All sense outputs in "0" state.

6. Test each input one at a time.

7. To guarantee a WRITE into the slowest bit.

8. Typical values are at V_{CC} = +5.0V and T_A = +25 $^{\circ}$ C.


64-BIT BIPOLAR SCRATCH PAD MEMORY (16 X 4 RAM) = 82S25

SWITCHING CHARACTERISTICS


CS 882S25 $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C, 4.5V \leq V_{CC} \leq 5.5V$ N82S25 $0^{\circ}C \leq T_{A} \leq +75^{\circ}C, 4.75V \leq V_{CC} \leq 5.25V$

			1			1			
	PARAMETER	TEST CONDITIONS		S82S25		N82S25			UNIT
		TEST CONDITIONS	MIN	TYP ⁸	MAX	MIN	TYP ⁸	MAX	UNIT
Propaga	ation Delays								
T _{AA}	Address Access Time			35	60		35	50	ns
T _{CE}	Chip Enable Access Time			20	35		20	35	ns
T _{CD}	Chip Enable Output Disable Time			20	35		20	35	ns
T _{WD}	Write Enable to Output Disable Time			20	30		20	25	ns
Twr	Write Recovery Time			35	60		35	50	ns
Write S	et-up Times	$R_1 = 270\Omega$ $R_2 = 600\Omega$					1		
T _{WSA}	Address to Write Enable	C _L = 30pF	10	-8		0	-8		ns
T _{WSD}	Data In to Write Enable		25	5		20	5		ns
Twsc	CE to Write Enable		0	-5		0	-5		ns
Write H	lold Times								
T _{WHA}	Address to Write Enable		10	0		5	0		ns
т _{wнd}	Data In to Write Enable		10	-3		5	-3		ns
т _{wнс}	CE to Write Enable		5	0		5	0		ns
T _{WP}	Write Enable Pulse Width (Note 7)		30	18		30	18		ns

AC TEST LOAD AND WAVEFORMS



SWITCHING PARAMETERS MEASUREMENT INFORMATION



- Delay between beginning of CHIP ENABLE low TCE (with ADDRESS valid) and when DATA OUTPUT becomes valid.
- Delay between when CHIP ENABLE becomes high T_{CD} and DATA OUTPUT is in off state.
- $\mathsf{T}_{\mathsf{A}\mathsf{A}}$ Delay between beginning of valid ADDRESS (with CHIP ENABLE low) and when DATA OUTPUT becomes valid.
- Twsc Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.

- T_{WP} Width of WRITE ENABLE pulse.
- Required delay between beginning of valid ADD-TWSA RESS and beginning of WRITE ENABLE pulse.
- Required delay between beginning of valid DATA TWSD INPUT and end of WRITE ENABLE pulse.
- Delay between beginning of WRITE ENABLE pulse T_{WD} and when DATA OUTPUT is in off state.
- Required delay between end of WRITE ENABLE Тинс pulse and end of CHIP ENABLE.
- Required delay between end of WRITE ENABLE TWHA pulse and end of valid ADDRESS.



1024-BIT BIPOLAR PROGRAMMABLE ROM (256X4 PROM) **82527**

JULY 1975

DIGITAL 8000 SERIES TTL/MEMORY


DESCRIPTION

The 82S27 is a Bipolar 1024-Bit Read Only Memory, organized as 256 words by 4 bits per word. It is Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S27 is supplied with all outputs at logical "O". Outputs are programmed to a logic "1" level at any specified address by fusing a Ni-Cr link matrix.

The 82S27 is fully TTL compatible, and includes on-chip decoding, two chip enable inputs, and open collector outputs for ease of memory expansion.

The 82S27 is available in the commercial temperature range. For the commercial temperature range ($0^{\circ}C$ to +75 $^{\circ}C$) specify N82S27, F.

PIN CONFIGURATION




FEATURES

- ORGANIZATION 256 X 4
- ADDRESS ACCESS TIME 40ns, MAXIMUM
- POWER DISSIPATION 0.6mW/BIT, TYPICAL
- INPUT LOADING 1.6mA, MAXIMUM
- TWO CHIP ENABLE INPUTS
- ON-CHIP ADDRESS DECODING
- OPEN COLLECTOR OUTPUTS
- NO SEPARATE "FUSING" PINS
- UNPROGRAMMED OUTPUTS ARE "0" LEVEL
- 16-PIN CERAMIC DIP


APPLICATIONS

PROTOTYPING/VOLUME PRODUCTION SEQUENTIAL CONTROLLERS MICROPROGRAMMING HARDWIRED ALGORITHMS CONTROL STORE RANDOM LOGIC CODE CONVERSION


BLOCK DIAGRAM




AC TEST FIGURE AND WAVEFORM



TYPICAL FUSING PATH



TYPICAL PROGRAMMING SEQUENCE



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{IN}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage	+5.5	Vdc
TA	Operating Temperature Range	0 [°] to +75 [°]	°C
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

ELECTRICAL CHARACTERISTICS $0^{\circ}C \leq T_{A} \leq +75^{\circ}C$, $4.75V \leq V_{CC} \leq 5.25V$

				LIMITS		
	PARAMETER	TEST CONDITIONS ¹	MIN	TYP ²	MAX	UNIT
VOL	"0" Output Voltage	I _{OUT} = 32mA		0.45	0.50	v
IOLK	Output Leakage Current	$\overline{CE_1}$ or $\overline{CE_2}$ = "1", V_{OUT} = 5.5V			100	μA
Чн	"1" Input Current	V _{IN} = 2.4V V _{IN} = 5.5V			40 1	μA mA
LIL I	"0" Input Current	V _{IN} = 0.50V			-1.6	mA
VIL	"0" Level Input Voltage				.80	v
V _{IH}	"1" Level Input Voltage		2.0			v
Icc	V _{CC} Supply Current			120	140	mA
V _{IC}	Input Clamp Voltage	$I_{\rm IN} = -12 {\rm mA}$		-1.0	-1.5	v
CIN	Input Capacitance	V _{IN} = 2.0V, V _{CC} = 5.0V		5		pF
С _{ОИТ}	Output Capacitance	$\frac{V_{OUT}}{CE_1} = 2.0V, V_{CC} = 5.0V,$ $\frac{V_{CE_1}}{CE_2} = "1"$		8		pF


SWITCHING CHARACTERISTICS $0^{\circ}C \leq T_{A} \leq +75^{\circ}C$, $4.75V \leq V_{CC} \leq 5.25V$

			LIMITS		
PARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	UNIT
Propagation Delay					
T _{AA} Address to Output	$C_L = 30pF$		30	40	ns
T _{CD} Chip Disable to Output	$R_1 = 270\Omega$		15	20	ns
T _{CE} Chip Enable to Output	$R_2 = 600\Omega$		15	20	ns

NOTES:


SIGNETICS 1024-BIT BIPOLAR PROGRAMMABLE ROM (256 X 4 PROM) = 82S27

MANUAL PROGRAMMER



TIMING SEQUENCE

.



				LIMITS		
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Power S	Supply Voltage					
V _{CCP} ¹	To Program	I _{CCP} = 300 ± 50mA (Transient or steady state)	5.0		5.25	V
V _{CCH}	Upper Verify Limit		5.0	5.25	5.5	V
V _{CCL}	Lower Verify Limit		4.5	4.75	5.0	v
V _S ³	Verify Threshold		0.9	1.0	1.1	v
ICCP	Programming Supply Current	$V_{CCP} = +5.0 \pm 0.25V$	250	300	350	mA
Input V	oltage					
VIH	Logical ''1'' (Except $\overline{CE_1}$)		3.0		5.0	v
V _{IN}	Program Level (\overline{CE}_1 Only)		14.0	14.5	15.0	v
VIL	Logical "0"		0	0.4	0.5	v
Input C	urrent					
LIH	Logical "1"	V _{IH} = +3.0V			100	μΑ
۱ _{۱۲}	Logical ''0''	V _{IL} = +0.5V			-1.6	mA
I _{IN}	Program Level (CE ₁ Only)	V _{IN} = +15.0V			15	mA
V _{OUT} ²	Output Programming Voltage	$I_{OUT} = 115 \pm 10 \text{mA}$ (Transient or steady state)	16.5	17.0	17.5	V
IOUT	Output Programming Current	V _{OUT} = +17.0 ± 0.5V	105	115	125	mA
T _R ⁵	Output Pulse Rise Time		0.2		0.5	μs
tp	Programming Pulse Width		1		2	ms
t _D	Pulse Sequence Delay		10			μs
T _{PR}	Programming Time	V _{CC} = V _{CCP}			2.5	sec
T _{PS}	Programming Pause	V _{CC} = 0V	5			sec
T _{PR} ⁴ T _{PB} +T _F	– Programming Duty Cycle				33	%

PROGRAMMING SPECIFICATIONS (Testing of these limits may cause programming of device.) $T_A = +25^{\circ}C$

PROGRAMMING PROCEDURE

The 82S27 is shipped with all bits at logical "0" (low). To write logical "1", proceed as follows:

SET-UP

- a. Apply GND to pin 12.
- b. Terminate all device outputs with a 10k Ω resistor to VCC.
- c. Set CE₂ to logic "0".

PROGRAM-VERIFY SEQUENCE

- Step 1 Raise V_{CC} to V_{CCP}, and address the word to be programmed by applying TTL "1" and "0" logic levels to the device address inputs.
- Step 2 After 10 μ s delay, apply to \overline{CE}_1 (pin 13) a voltage source of 14.5 ± 0.5V, with 15mA sourcing current capability.

NOTES:

- 1. Bypass V_{CC} to GND with a 0.01 μ F capacitor to reduce voltage spikes.
- 2. Care should be taken to insure the 17 ± 0.5V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
- 3. V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Continuous fusing for an unlimited time is also allowed, provided that a 33% duty cycle is maintained. This may be accomplished by following each Program Verify cycle with a Rest period (V_{CC} = 0V) of 4ms.
- 5. Measured with a 1k dummy load connected across the fusing source.

- Step 3 After 10 μ s delay, apply a voltage source of +17.0 \pm 0.5V to the output to be programmed. The source must have a current limit of 115mA. Program one output at the time.
- Step 4 After $10\mu s$ delay, remove +17.0V supply from programmed output.
- Step 5 <u>To</u> verify programming, after 10 μ s delay, return CE₁ to 0V. Raise V_{CC} to V_{CCH} = +5.25 ± .25V. The programmed output should remain in the "1" state. Again, lower V_{CC} to V_{CCL} = +4.75 ± .25V, and verify that the programmed output remains in the "1" state.
- Step 6 Raise V_{CC} to V_{CCP}, and repeat steps 2 through 5 to program other bits at the same address.
- Step 7 Repeat steps 1 through 6 to program all other address locations.



BIPOLAR FIELD-PROGRAMMABLE LOGIC ARRAY (16X8X48 FPLA) 82S101 (OPEN COLLECTOR) 82S100 (TRI-STATE)

OBJECTIVE SPECIFICATION

APRIL 1975

82**S100**

82S101

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S100 (Tri-State Outputs) and the 82S101 (Open Collector Outputs) are Bipolar Programmable Logic Arrays, containing 48 Product terms (AND terms), and 8 output functions. Each output function can be programmed either true active-High (Fp), or true active-Low (F_p^*). The true state of the output functions is controlled via an output Sum (OR) Matrix by a logical combination of 16-input variables, or their complements, up to 48 terms.

Both devices are field-programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.


The 82S100 and 82S101 are fully TTL compatible, and include a chip-enable clocking input for output deskewing and inhibit. They feature either Open Collector or Tri-State outputs for ease of expansion of product terms and/or input variables.

FEATURES

- FIELD PROGRAMMABLE (Ni-Cr LINK)
- INPUT VARIABLES 16
- OUTPUT FUNCTIONS 8
- PRODUCT TERMS 48
- ADDRESS ACCESS TIME 50ns, MAXIMUM
- POWER DISSIPATION 600mW, TYPICAL
- INPUT LOADING (-100μA), MAXIMUM
- OUTPUT OPTION: TRI-STATE OUTPUTS – 82S100 OPEN COLLECTOR OUTPUTS – 82S101
- OUTPUT DISABLE FUNCTION: TRI-STATE – Hi-Z OPEN COLLECTOR – Hi
- CERAMIC DIP

APPLICATIONS


LARGE READ ONLY MEMORY RANDOM LOGIC CODE CONVERSION PERIPHERAL CONTROLLERS LOOK-UP AND DECISION TABLES MICROPROGRAMMING ADDRESS MAPPING CHARACTER GENERATORS SEQUENTIAL CONTROLLERS




TRUTH TABLE

	.ET: n = Π ¹⁵ (k	im ^{Im})			X (Don't Care 2, , 47	e)	
v	/here:						
U	Inprogram	ned sta	ate	: j _m	= k _m =	0	
Ρ	rogrammec	l state		: jm	= km		
S	$r = f(\Sigma_0^{47})$	P _n)		; r	≡ p = 0,	1, 2, , 7	
г					r	·······	
	MODE	Pn	CE	Fp	Fp*	S _r ≟f (P _n)	
	MODE Disabled (82S101)			Fp 1	F p 1		
	Disabled	P _n X	CE 1			S _r ² f (P _n) ×	
	Disabled (82S101) Disabled			1	1		
	Disabled (82S101) Disabled	x	1	1 Hi-Z	1 Hi-Z	x	
	Disabled (82S101) Disabled (82S100)	X 1	1	1 Hi-Z 1	1 Hi-Z 0	x	

BLOCK DIAGRAM



FPLA TYPICAL LOGIC PATH



	PARAMETER ¹	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{in}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage (82S101)	+5.5	Vdc
Vo	Off-State Output Voltage (82S100)	+5.5	Vdc
TA	Operating Temperature Range	0° to +75°	°C
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

ELECTRICAL CHARACTERISTICS $0^{\circ}C \leq T_A \leq 75^{\circ}C$; 4.75V $\leq V_{CC} \leq 5.25V$

PARAMETER		TEST OF	LIMITS				NOTES	
		TEST CC	MIN	TYP ²	MAX	UNIT	NOTES	
VIH	High-Level Input Voltage	V _{CC} = 5.25V	, <u>1997 - 1997 - 199</u> 7, 1997 -	2			v	1
VIL	Low-Level Input Voltage	V _{CC} = 4.75V				0.8	v	1
V _{IC}	Input Clamp Voltage	V _{CC} = 4.75V	, I _{IN} = – 18mA		-0.8	-1.2	V	1, 7
V _{OH}	High-Level Output Voltage (82S100)	V _{CC} = 4.75V	, I _{OH} = −2mA	2.4			V	1, 5
V _{OL}	Low-Level Output Voltage	V _{CC} = 4.75V	, I _{OL} = 9.6mA		0.35	0.45	v	1, 8
I _{OLK}	Output Leakage Current (82S101)	V _{OUT} = 5.25V			1	40	μΑ	6
I _{O(OFF)}	Hi-Z State Output Current (82S100)	V _{CC} = 5.25V	V _{OUT} = 5.25V V _{OUT} = 0.45V		1 -1	40 -40	μΑ μΑ	6 6
I _{IH}	High-Level Input Current	V _{IN} = 5.5V			<1	25	μA	
I _{IL}	Low-Level Input Current	V _{IN} = 0.45V			- 10	-100	μΑ	
I _{OS}	Short-Circuit Output Current (82S100)	V _{CC} = 5.25V, V _{OUT} = 0V		-20		-70	mA	3, 7
I _{CC}	V _{CC} Supply Current (82S100, 82S101)	V _{CC} = 5.25V			120	170	mA	4
C _{IN}	Input Capacitance	V _{IN} = 2.0V			5		pF	
Co	Output Capacitance	V _{CC} = 5.0V	V _{OUT} = 2.0V		8		pF	6

NOTES:

1. All voltage values are with respect to network ground terminal.

2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. Duration of short circuit should not exceed one second.

4. I_{CC} is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.

5. Measured with V_{1L} applied to \overline{CE} and a logic "1" stored.

6. Measured with V_{1H} applied to \overline{CE} .


7. Test each output one at the time.

Measured with a programmed logic condition for which the output under test is at a "0" logic level. Output sink current is supplied thru a resistor to V_{CC}.

SWITCHING CHARACTERISTICS $0^{\circ}C \leq T_{A} \leq +75^{\circ}C$, 4.75V $\leq V_{CC} \leq 5.25V$

PARAMETER				LIMITS			
		TEST CONDITIONS	MIN		MAX	UNIT	
Propagation Delay			 				
TIA	Input to Output	C _L = 30pF		35	50	ns	
T _{CD}	Chip Disable to Output	R ₁ = 270		15	20	ns	
T _{CE}	Chip Enable to Output	R ₂ = 600		15	20	ns	

AC TEST FIGURE AND WAVEFORM



NOTES:

1. Positive current is defined as into the terminal referenced.

2. Typical values are at V_{CC} = 5.0V, and T_A = +25 $^{\circ}$ C.

OBJECTIVE PROGRAMMING PROCEDURE

The 82S100/101 are shipped in an unprogrammed state, characterized by:

- A. All internal Ni-Cr links are intact.
- B. Each product term (P-term) contains both true and complement values of every input variable I_m (P-terms always logically "FALSE").
- C. The Sum Matrix contains all 48 P-terms.
- D. The polarity of each output is set to active HIGH (F_p function).
- E. All outputs are at a LOW logic level.

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the Product Matrix, Sum Matrix, and Output Polarity outlined below.

OUTPUT POLARITY

PROGRAM ACTIVE LOW (Fp Function)

Program output polarity before programming Product Matrix and Sum Matrix. Program one output at the time.

- 1. Set GND (pin 14) to OV.
- 2. Do not apply power to the device (V_{CC}, pin 28, open).
- Apply V_{OUT} = +18V to the appropriate output for 1ms, and return to OV.
- 4. Repeat step 3 to program other outputs.

VERIFY OUTPUT POLARITY

- 1. Set GND (pin 14) to OV, and V_{CC} (pin 28) to +5V.
- Enable the chip by setting CE (pin 19) to LOW logic level.
- 3. Disable input variables by applying $V_{IN} = +10V$ to all inputs I₀ through I₁₅.
- 4. Verify output polarity by sensing the logic state of outputs F₀ through F₇. All outputs at a HIGH logic level are programmed active HIGH (F_p function), while all outputs at a LOW logic level are programmed active LOW (F_p⁺ function).
- 5. Remove V_{IN} = +10V from inputs I₀ through I₁₅.

PRODUCT MATRIX

PROGRAM INPUT VARIABLE

Program one input at the time and one P-term at the time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.

- 1. Set GND (pin 14) to OV, and V_{CC} (pin 28) to +5V.
- Disable the chip by setting CE (pin 19) to HIGH logic level.
- 3. Disable input variables by applying V_{IN} = +10V to all inputs I₀ through I₁₅.
- 4. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to

outputs F0 through F5 with F0 as LSB. Use standard TTL logic levels.

- 5a. If the P-term contains neither I_0 nor $\overline{I_0}$ (input is a Don't Care), fuse both I_0 and $\overline{I_0}$ links by executing both steps 5b and 5c, before continuing with step 7.
- 5b. If the P-term contains I₀, set to fuse the $\overline{I_0}$ link by lowering the input voltage to I₀ from V_{IN} = +10V to a HIGH logic level. Execute step 6.
- 5c. If the P-term contains $\overline{I_0}$, set to fuse the I₀ link by lowering the input voltage to I₀ from V_{IN} = +10V to a LOW logic level. Execute step 6.
- 6a. After 10 μ s delay, raise FE (pin 1) from 0V to +17V. The source must have a current limit of 250mA, and rise time of 10 to 50 μ s.
- 6b. After 10 μ s delay, pulse the \overline{CE} input to +10V for a period of 1ms.
- 6c. After 10μ s delay, return FE input to OV.
- 7. Return input I₀ to a disable state by applying V_{IN} = +10V.
- 8. Repeat steps 5 through 7 for all other input variables.
- 9. Repeat steps 4 through 8 for all other P-terms.
- 10. Remove V_{IN} = +10V from all input variables.

VERIFY INPUT VARIABLE

- 1. Set GND (pin 14) to 0V, and V_{CC} (pin 28) to +5V.
- 2. Enable F7 output by setting \overline{CE} to +10V.
- 3. Disable input variables by applying $V_{IN} = +10V$ to inputs I₀ through I₁₅.
- Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to outputs F₀ through F₅.
- 5. Interrogate input variable I₀ as follows:
 - A. Lower the input voltage to I_0 from $V_{IN} = +10V$ to a HIGH logic level, and sense the state of output F7.
 - B. Lower the input voltage to I₀ from a HIGH to a LOW logic level, and sense the logic state of output F₇.

The state of I₀ contained in the P-term is determined in accordance with the following truth table:

۱ ₀	F7	Input Variable State Contained In P-Term
0 1	1 0	To
0 1	0 1	10
0 1	1 1	Dont Care
0 1	0	(1 ₀), (1 ₀)

Note that two tests are required to uniquely determine the state of the input variable contained in the P-term.

- 6. Return input I₀ to a disable state by applying V_{IN} = +10V.
- 7. Repeat steps 5 and 6 for all other input variables.
- 8. Repeat steps 4 through 7 for all other P-terms.
- 9. Remove V_{IN} = +10V from all input variables.

SUM MATRIX

PROGRAM PRODUCT TERM

Program one output at the time for one P-term at the time. All P_n links of unused P-terms in the Sum Matrix are not required to be fused.

- 1. Set GND (pin 14) to 0V, and V_{CC} (pin 28) to +8.5V.
- 2. Disable the chip by setting CE (pin 19) to a HIGH logic level.
- Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input variables I0 through I5, with I0 as LSB. Use standard TTL levels.
- 4a. If the P-term is contained in output function F_0 ($F_0 = 1 \text{ or } F_0^* = 0$), go to step 6.
- 4b. If the P-term is not contained in output function F_0 ($F_0 = 0$ or $F_0^* = 1$), set to fuse the P_n link by applying $V_{OUT} = +10V$ to output F_0 .
- 5a. After 10µs delay, raise FE (pin 1) from 0V to +17V.
- 5b. After 10μ s delay, pulse the \overline{CE} input to +10V for a period of 1ms.
- 5c. After 10µs delay, return FE input to 0V.
- 6. Repeat steps 4 and 5 for all other output functions.
- 7. Repeat steps 3 through 6 for all other P-terms.
- 8. Remove +8.5V from V_{CC}.

VERIFY PRODUCT TERM

- 1. Set GND (pin 14) to 0V, and V_{CC} (pin 28) to +8.5V.
- 2. Enable the chip by setting \overline{CE} (pin 19) to a LOW logic level.
- Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables I₀ through I₅, with I₀ as the LSB. Use standard TTL levels.
- 4. To determine the status of the P_n link in the Sum Matrix for each output function F_p or F_p^* , sense the state of outputs F_0 through F_7 . The status of the link is given by the following truth table:

Out	Output				
Active HIGH (F _p)	Active LOW (F _p *)	P-term Link			
0	1	FUSED			
1	0	PRESENT			

5. Repeat steps 3 and 4 for all other P-terms.

6. Remove +8.5V from V_{CC}.



2048-BIT BIPOLAR ROM (256x8 PROM) 4096-BIT BIPOLAR ROM (512x8 PROM) 82S115

DIGITAL 8000 SERIES TTL/MEMORY

PIN CONFIGURATION

DESCRIPTION

The 82S114 and 82S115 are Schottky-clamped Read Only Memories, incorporating on-chip data output registers. They are Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S114 and 82S115 are supplied with all outputs at logical "0". Outputs are programmed to a logic "1" level at any specified address by fusing a Ni-Cr link matrix.

The 82S114 and 82S115 are fully TTL compatible, and include on-chip decoding and two chip enable inputs for ease of memory expansion. They feature Tri-State outputs for optimization of word expansion in bussed organizations. A D-type latch is used to enable the Tri-State output drivers. In the TRANSPARENT READ mode, stored data is addressed by applying a binary code to the address inputs while holding STROBE high. In this mode the bit drivers will be controlled solely by $\overline{CE1}$ and CE2 lines. In the LATCHED READ mode, after the desired address is applied and both $\overline{CE1}$ and CE2 are enabled, data will enter the output latches following the positive transition of STROBE, and the data out lines will be locked into their last valid state following the negative transition of STROBE. The latches will remain set and the outputs enabled until the chip is disabled and STROBE is brought high.

Both 82S114 and 82S115 devices are available in the commercial temperature range. For the commercial temperature range, $(0^{\circ}C \text{ to } +75^{\circ}C)$ specify N82S114/115, I.

FEATURES


- ORGANIZATION: 82S114 - 256 X 8 82S115 - 512 X 8
- ADDRESS ACCESS TIME 60ns, MAXIMUM
- POWER DISSIPATION 165µW/BIT, TYPICAL
- INPUT LOADING (-100μA), MAXIMUM
- ON-CHIP ADDRESS DECODING
- ON-CHIP STORAGE LATCHES
- TRI-STATE OUTPUTS
- FAST PROGRAMMING 5 SEC., MAXIMUM
- PIN COMPATIBLE TO N8204/N8205 ROMs

APPLICATIONS

MICROPROGRAMMING HARDWIRE ALGORITHMS CHARACTER GENERATION CONTROL STORE SEQUENTIAL CONTROLLERS

I PACKAGE* 82S114 A3 1 24 Vcc A4 2 23 A2 22 A1 NC 3 21 A0 Α5 4 20 CE1 A_6 5 Α7 6 CE2 01 5 Strobe 0₂ 🖪 17 08 16 07 03 9 15 O₆ 04 10 14 O5 FE2 11 13 FE1 GND 12 82S115 A3 1 2₄ Vcc A4 2 23 A2 A5 🖪 22 A1 21 A0 A₆ 4 20 CE1 A7 5 A8 6 19 CE2 01 7 Strobe 02 1 17 08 03 1 16 07 04 10 15 ⁰6 14 O5 FE2 1 ¹³ FE₁ GND 12

*I — Ceramic



	PARAMETER	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{IN}	Input Voltage	+5.5	Vdc
Vo	Off-State Output Voltage	+5.5	Vdc
T _A	Operating Temperature Range	0° to +75°	°C
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

ELECTRICAL CHARACTERISTICS $0^{\circ}C \leq T_A \leq +75^{\circ}C$, 4.75V $\leq V_{CC} \leq 5.25$

PARAMETER		TEST CONDITIONS	MIN	TYP ²	MAX	UNIT
I _{IL}	"0" Input Current	V _{IN} = 0.45V			- 100	μA
I _{IH}	"1" Input Current	V _{IN} = 5.5V			25	μA
VIL	"0" Level Input Voltage				.85	v
VIH	"1" Level Input Voltage		2.0			v
V _{IC}	Input Clamp Voltage	I _{IN} = -18 mA		-0,8	- 1.2	v
V _{OL}	"0" Output Voltage	I _{OUT} = 9.6 mA			0.5	v
V _{OH}	"1" Output Voltage	CE ₁ = ''0'', CE ₂ = ''1'', I _{OUT} = −2 mA, ''1'' STORED	2.7	3.3		V
I _{O(OFF)}	HI-Z State Output Current	$\overline{CE_1}$ = "1" or CE ₂ = 0, V _{OUT} = 5.5V $\overline{CE_1}$ = "1" or CE ₂ = 0, V _{OUT} = 0.5V			40 -40	μΑ μΑ
C _{IN}	Input Capacitance	V _{CC} = 5.0V, V _{IN} = 2.0V		5		pF
С _{ОИТ}	Output Capacitance	$V_{CC} = 5.0V, V_{OUT} = 2.0V$ $\overline{CE}_1 = "1" \text{ or } CE_2 = 0$		8		pF
I _{CC}	V _{CC} Supply Current			135	185	mA
I _{OS}	Output Short Circuit Current	V _{OUT} = 0V (Note 3)	-20		-70	mA

SWITCHING CHARACTERISTICS $0^{\circ}C \leq T_{A} \leq +75^{\circ}C$, 4.75V $\leq V_{CC} \leq 5.25V$

			LIMITS			
-	PARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	UNIT
T _{AA}	Address Access Time	LATCHED or TRANSPARENT READ		35	60	ns
T _{CE}	Chip Enable Access Time	$R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30pF$		20	40	ns
т _{ср}	Chip Disable Time	(Note 4)		20	40	ns
TADH	Address Hold Time		• 0	-10		ns
т _{срн}	Chip Enable Hold Time		10	0		ns
т _{sw}	Strobe Pulse Width	LATCHED READ ONLY	30	20		ns
Τ _{SL}	Strobe Latch Time	$R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30pF$	60	35		ns
T _{DL}	Strobe Delatch Time	(Note 5)			30	ns
T _{CDS}	Chip Enable Set-up Time		40			ns

NOTES:

2. Typical values are at V_{CC} = +5.0V and T_A = +25 $^{\circ}$ C.


^{1.} Positive current is defined as into the terminal referenced.

^{3.} No more than one output should be grounded at the same time and strobe should be disabled. Strobe is in "1" state.


^{4.} If the strobe is high, the device functions in a manner identical to conventional bipolar ROMs. The timing diagram shows valid data will appear T_A nanoseconds after the address has changed and T_{CE} nanoseconds after the output circuit is enabled. T_{CD} is the time required to disable the output and switch it to an "off" or high impedance state after it has been enabled.

^{5.} In Latched Read Mode data from any selected address will be held on the output when strobe is lowered. Only when strobe is raised will new location data be transferred and chip enable conditions be stored. The new data will appear on the outputs if the chip enable conditions enable the outputs.


MEMORY TIMING



AC TEST LOAD AND WAVEFORMS



TYPICAL FUSING PATH



`

RECOMMENDED PROGRAMMING PROCEDURE

The 82S114/115 are shipped with all bits at logical "0" (low). To write logical "1", proceed as follows:

SET-UP

- a. Apply GND to pin 12.
- b. Terminate all device outputs with a 10K $\!\Omega$ resistor to VCC.
- c. Set CE1 to logic "0", and CE2 to logic "1" (TTL levels).
- d. Set Strobe to logic "1" level.


PROGRAM-VERIFY SEQUENCE

- Step 1 Raise V_{CC} to V_{CCP}, and address the word to be programmed by applying TTL "1" and "0" logic levels to the device address inputs.
- Step 2 After 10 μ s delay, apply to FE1 (pin 13) a voltage source of +5.0 ± 0.5V, with 10 mA sourcing current capability.

- Step 3 After 10 μ s delay, apply a voltage source of +17.0 \pm 1.0V to the output to be programmed. The source must have a current limit of 200 mA. Program one output at the time.
- Step 4 After 10μ s delay, raise FE2 (pin 11) from 0V to $+5.0 \pm 0.5$ V for a period of 1ms, and then return to 0V. Pulse source must have a 10 mA sourcing current capability.
- Step 5 After 10µs delay, remove +17.0V supply from programmed output.
- Step 6 To verify programming, after 10 μ s delay, return FE1 to 0V. Raise V_{CC} to V_{CCH} = +5.5 ± .2V. The programmed output should remain in the "1" state. Again, lower V_{CC} to V_{CCL} = +4.5 ± .2V, and verify that the programmed output remains in the "1" state.
- Step 7 Raise V_{CC} to V_{CCP}, and repeat steps 2 through 6 to program other bits at the same address.
- Step 8 Repeat steps 1 through 7 to program all other address locations.

1

1



TYPICAL PROGRAMMING SEQUENCE

SIGNETICS 2048-BIT PROM, 4096-BIT PROM = 82S114, 82S115

PARAMETER Power Supply Voltage				LIMITS		
		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V_{CCP}^{1}	To Program	I _{CCP} = 200 ± 25 mA (Transient or steady state)	4.75	5.0	5.25	· V
V _{CCH}	Upper Verify Limit		5.3	5.5	5.7	V
V _{CCL}	Lower Verify Limit		4.3	4.5	4.7	V
Vs ³	Verify Threshold		0.9	1.0	1.1	v
I _{CCP}	Programming Supply Current	$V_{CCP} = +5.0 \pm .25V$	175	200	225	mA
Input	Voltage					
VIL	Low Level Input Voltage		0	0.4	0.8	V
VIH	High Level Input Voltage		2.4		5.5	V V
Input	Current (FE1 & FE2 Only)					
1 _{IL}	Low Level Input Current	V _{IL} = +0.45V			- 100	μA
1 _{IH}	High Level Input Current	V _{IH} = +5.5V			10	mA
Input	Current (Except FE ₁ & FE ₂)					
1 _{IL}	Low Level Input Current	V _{IL} = +0.45V			- 100	μA
ц _н	High Level Input Current	V _{IH} = +5.5V			25	μA
V _{OUT} ²	Output Programming Voltage	I _{OUT} = 200 ± 20 mA (Transient or steady state)	16.0	17.0	18.0	V
Ι _{ΟUT}	Output Programming Current	V _{OUT} = +17 ± 1V	180	200	220	mA
TR	Output Pulse Rise Time		10		50	μs
tp	FE ₂ Programming Pulse Width		1		1.5	ms
t _D	Pulse Sequence Delay		10			μs
T _{PR}	Programming Time	$V_{CC} = V_{CCP}$			10	sec
T _{PS}	Programming Pause	$V_{CC} = 0V$	7			sec
T _{PR} ⁴ T _{PR} +T _{PS}	Programming Duty Cycle				60	%

PROGRAMMING SPECIFICATIONS (Testing of these limits may cause programming of device.) $T_A = +25^{\circ}C$

NOTES:


1. Bypass V_CC to GND with a 0.01 μF capacitor to reduce voltage spikes.

2. Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.


3. V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

 Continuous fusing for an unlimited time is also allowed, provided that a 60% duty cycle is maintained. This may be accomplished by following each Program-Verify cycle with a Rest period (V_{CC} = 0V) of 3 mS.

82S114/115 MANUAL PROGRAMMER



TIMING SEQUENCE





256-BIT BIPOLAR RAM (256x1 RAM) (82S116 TRI-STATE) (82S117 OPEN COLLECTOR) 82S117

FEBRUARY 1975 DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S116 and 82S117 are Schottky clamped TTL, read/write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state output options for optimization of word expansion in bussed organizations. Memory expansion is further enhanced by full on-chip address decoding, 3 chip enable inputs and PNP input transistors which reduce input loading to 25μ A for a "1" level, and -100μ A for a "0" level.

During WRITE operation, the logical state of the output of both devices follows the complement of the data input being written. This feature allows faster execution of WRITE-READ cycles, enhancing the performance of systems utilizing indirect addressing modes, and/or requiring immediate verification following a WRITE cycle.

Both devices have fast read access and write cycle times, and thus are ideally suited in high-speed memory applications such as "Cache", buffers, scratch pads, writable control stores, etc.

Both 82S116 and 82S117 devices are available in the commercial temperature range. For the commercial temperature range, $(0^{\circ}C \text{ to } +75^{\circ}C)$ specify N82S116/117, B or F.


FEATURES

- ORGANIZATION 256 X 1
- ADDRESS ACCESS TIME 40ns, MAXIMUM
- WRITE CYCLE TIME 25ns, MAXIMUM
- POWER DISSIPATION 1.5mW/BIT TYPICAL
- INPUT LOADING (-100 μ A) MAXIMUM
- OUTPUT FOLLOWS COMPLEMENT OF DATA INPUT DURING WRITE
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION: TRI-STATE – 82S116 OPEN COLLECTOR – 82S117
- 16 PIN CERAMIC DIP

APPLICATIONS

BUFFER MEMORY WRITABLE CONTROL STORE MEMORY MAPPING PUSH DOWN STACK SCRATCH PAD


PIN CONFIGURATION



TRUTH TABLE

				Do	υT
MODE	CE*	WE	DIN	82S116	82S117
READ	0	1	х	STORED DATA	STORED DATA
WRITE "0"	0	0	0	1	1
WRITE "1"	0	0	1	0	0
DISABLED	1	Х	х	High-Z	1

*''0'' = All \overline{CE} inputs low; ''1'' = one or more \overline{CE} inputs high. X = Don't care.



	PARAMETER	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{IN}	Input Voltage	+5.5	Vdc
V _{OU}	T High Level Output Voltage (82S117)	+5.5	Vdc
v _o	Off-State Output Voltage (82S116)	+5.5	Vdc
TA	Operating Temperature Range	0° to +75°	°c
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

ELECTRICAL CHARACTERISTICS $0^{\circ}C \leqslant T_A \leqslant 75^{\circ}C$, 4.75V $\leqslant V_{CC} \leqslant 5.25V$

		TEAT CONDITIONS		LIMIT	S		NOTEO
	PARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	UNIT	NOTES
VIH	High-Level Input Voltage	V _{CC} = 5.25V	2.0			v	
VIL	Low-Level Input Voltage	V _{CC} = 4.75V			0.85	v	1
VIC	Input Clamp Voltage	V _{CC} = 4.75V, I _{IN} = -12 mA		-1.0	-1.5	V	1,8
V _{OH}	High-Level Output Voltage (82S116)	V _{CC} = 4.75V, I _{OH} = -3.2 mA	2.6			V	1,6
V _{OL}	Low-Level Output Voltage	V _{CC} = 4.75V, I _{OL} = 16 mA		0.35	0.45	V	1,7
Ιοικ	Output Leakage Current (82S117)	V _{OUT} = 5.5V		1	40	μA	5
I _{O(OFF)}	HI-Z State Output Current	V _{OUT} = 5.5V		1	40	μΑ	5
	(82S116)	V _{OUT} = 0.45V		-1	-40	μΑ	5
I _{IH}	High-Level Input Current	$V_{CC} = 5.25V, V_{IN} = 5.5V$		1	25	μΑ	8
I _{IL}	Low-Level Input Current	V _{CC} = 5.25V, V _{IN} = 0.45V		-10	- 100	μΑ	8
I _{OS}	Short-Circuit Output Current (82S116)	V _{CC} = 5.25V, V _O = 0V	-20		-70	mA	3
I _{CC}	V _{CC} Supply Current (82S116)	V _{CC} = 5.25V		80	115	mA	4
	V _{CC} Supply Current (82S117)	V _{CC} = 5.25V		80	115	mA	4
CIN	Input Capacitance	$V_{IN} = 2.0V$		5		pF	
С _{ОИТ}	Output Capacitance	$V_{OUT} = 2.0V$ $V_{CC} = 5.0V$		8		pF	

NOTES:

1. All voltage values are with respect to network ground terminal.

2. All typical values are at $V_{CC} = 5V$, $T_A = +25^{\circ}C$.

3. Duration of the short-circuit should not exceed one second.

4. ICC is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.

.

5. Measured with V_{IH} applied to $\overline{CE1}$, $\overline{CE2}$ and $\overline{CE3}$.

6. Measured with a logic "0" stored and V_{1L} applied to $\overline{CE_1}$, $\overline{CE_2}$ and $\overline{CE_3}$. 7. Measured with a logic "1" stored. Output sink current is supplied through a resistor to V_{CC} .


8. Test each input one at the time.

SIGNETICS 256-BIT BIPOLAR RAM (256 X 1 RAM) = 82S116, 82S117

SWITCHING CHARACTERISTICS $0^{\circ}C \leq T_{A} \leq +75^{\circ}C$, 4.75V $\leq V_{CC} \leq 5.25V$

	PARAMETER	TEST CONDITIONS		LIMITS			NOTE
	PARAWETER	TEST CONDITIONS	MIN	TYP ¹	MAX	UNIT	NOTE
Propaga	ntion Delays						
TAA	Address Access Time			30	40	ns	
T _{CE}	Chip Enable Access Time	$R_1 = 270\Omega$		15	25	ns	
T _{CD}	Chip Enable Output Disable Time	$R_2 = 600\Omega$	ļ	15	25	ns	
T _{WD}	Write Enable to Output Disable Time	C _L = 30pF		30	40	ns	
Write S	Write Set-up Times						
T _{WSA}	Address to Write Enable		0	-5		ns	
T _{WSD}	Data In to Write Enable		25	15	-	ns	
Twsc	CE to Write Enable		0	-5		ns	
Write H	old Times					<u> </u>	
T _{WHA}	Address to Write Enable		0	-5		ns	
Т _{WHD}	Data In to Write Enable		0	-5		ns	
т _{wнс}	CE to Write Enable		0	-5		ns	
T _{WP}	Write Enable Pulse Width		25	15		ns	2

AC TEST LOAD




NOTES:

8

- 1. Typical values are at V_{CC} = +5.0V, and T_A = +25 $^{\circ}$ C.
- 2. Minimum required to guarantee a WRITE into the slowest bit.

SWITCHING PARAMETERS MEASUREMENT INFORMATION



- T_{CE} (with ADDRESS valid) and when DATA OUTPUT becomes valid.
- Delay between when CHIP ENABLE becomes high T_{CD} and DATA OUTPUT is in off state.
- Delay between beginning of valid ADDRESS (with TAA CHIP ENABLE low) and when DATA OUTPUT becomes valid.
- Required delay between beginning of valid CHIP Twsc ENABLE and beginning of WRITE ENABLE pulse.
- Required delay between end of WRITE ENABLE TWHD pulse and end of valid INPUT DATA.

- Width of WRITE ENABLE pulse. TWP
- Required delay between beginning of valid ADD-TWSA RESS and beginning of WRITE ENABLE pulse.
- Required delay between beginning of valid DATA TWSD INPUT and end of WRITE ENABLE pulse.
- Delay between beginning of WRITE ENABLE pulse Twp and when DATA OUTPUT reflects complement of DATA INPUT.
- Required delay between end of WRITE ENABLE TWHC pulse and end of CHIP ENABLE.
- Required delay between end of WRITE ENABLE TWHA pulse and end of valid ADDRESS.



1024-BIT BIPOLAR PROGRAMMABLE ROM (256x4 PROM) EEDDUADY 1075 82S129

FEBRUARY 1975

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S126 (Open Collector Outputs) and the 82S129 (Tri-State Outputs) are Bipolar 1024-Bit Read Only Memories, organized as 256 words by 4 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S126 and 82S129 devices are supplied with all outputs at logical "0". Outputs are programmed to a logic "1" level at any specified address by fusing a Ni-Cr link matrix.

The 82S126 and 82S129 are fully TTL compatible, and include on-chip decoding and two chip enable inputs for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.


Both 82S126 and 82S129 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0° C to +75 $^{\circ}$ C) specify N82S126/129, B or F. For the military temperature range (-55 $^{\circ}$ C to +125 $^{\circ}$ C) specify S82S126/129, F only.


FEATURES

- ORGANIZATION 256 X 4
- ADDRESS ACCESS TIME: S82S126/129 – 70ns, MAXIMUM N82S126/129 – 50ns, MAXIMUM
- POWER DISSIPATION 0.5mW/BIT TYPICAL
- INPUT LOADING: S82S126/129 – (-150μA) MAXIMUM N82S126/129 – (-100μA) MAXIMUM
- TWO CHIP ENABLE INPUTS
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION: OPEN COLLECTOR – 82S126 TRI-STATE – 82S129
- NO SEPARATE "FUSING" PINS
- UNPROGRAMMED OUTPUTS ARE "0" LEVEL
- 16-PIN CERAMIC DIP

APPLICATIONS

PROTOTYPING/VOLUME PRODUCTION SEQUENTIAL CONTROLLERS MICROPROGRAMMING HARDWIRED ALGORITHMS CONTROL STORE RANDOM LOGIC CODE CONVERSION





	PARAMETER	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{IN}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage (82S126)	+5.5	Vdc
vo	Off-State Output Voltage (82S129)	+5.5	Vdc
Τ _Α	Operating Temperature Range (N82S126/129) (S82S126/129)	0° to +75° −55° to +125°	ວິ ວິ
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

ELECTRICAL CHARACTERISTICS

[S8	2S126/	129	N8	2S126/*	129	
	PARAMETER	TEST CONDITIONS ¹	MIN	TYP ²	МАХ	MIN	TYP ²	MAX	UNIT
V _{OL}	"0" Output Voltage	I _{OUT} = 16mA			0.5			0.5	v
I _{OLK}	Output Leakage Current (82S126)	$\overline{CE}_1 \text{ or } \overline{CE}_2 = "1", V_{OUT} = 5.5V$			60			40	μΑ
I _{O(OFF)}	Hi-Z State Output Current (82S129)	$\overline{CE}_{1} \text{ or } \overline{CE}_{2} = "1",$ $V_{OUT} = 5.5V$ $\overline{CE}_{1} \text{ or } \overline{CE}_{2} = "1".$			60 -60			40 -40	μΑ μΑ
V _{ОН}	"1" Output Voltage (82S129)	$V_{OUT} = 0.5V$ $\overrightarrow{CE}_{1} = \overrightarrow{CE}_{2} = "0",$ $I_{OUT} = -2.0mA,$ "1" STORED	2.4			2.4			V
C _{IN}	Input Capacitance	V _{IN} = 2.0V, V _{CC} = 5.0V		5			5		рF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0V, V _{CC} = 5.0V		8			8		рF
I _{IL}	"0" Input Current	V _{IN} = 0.45V			- 150			-100	μA
hн	"1" Input Current	V _{IN} = 5.5V			50			40	μA
VIL	"0" Level Input Voltage				.80			.85	v
VIH	"1" Level Input Voltage		2.0			2.0			v
lcc	V _{CC} Supply Current			105	125		105	120	mA
V _{IC}	Input Clamp Voltage	I _{IN} = –18mA		-0.8	-1.2		-0.8	-1.2	v
I _{OS}	Output Short Circuit Current (82S129)	V _{OUT} = 0V	-15		-85	-20		-70	mA

		S82S126/129			N8			
PARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT
Propagation Delay	•							•
T _{AA} Address to Output	C _L = 30pF		35	70		35	50	ns
T _{CD} Chip Disable to Output	$R_1 = 270\Omega$		15	35		15	20	ns
T _{CE} Chip Enable to Output	$R_2 = 600\Omega$		15	35		15	20	ns

NOTES:

2. Typical values are at V_{CC} = 5.0V, T_A = +25 $^{\circ}$ C.

^{1.} Positive current is defined as into the terminal referenced.

SIGNETICS 1024-BIT BIPOLAR PROGRAMMABLE ROM (256 X 4 PROM) = 82S126, 82S129

				LIMITS		
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	TINU
Power Su	pply Voltage					
V _{CCP} ¹	To Program	I _{CCP} = 350 ± 50mA (Transient or steady state)	8.5	8.75	9.0	V
V _{CCH}	Upper Verify Limit		5.3	5.5	5.7	v
V _{CCL}	Lower Verify Limit		4.3	4.5	4.7	v
V _S ³	Verify Threshold		0.9	1.0	1.1	v
I _{CCP}	Programming Supply Current	V _{CCP} = +8.75 ± .25V	300	350	400	mA
Input Vol	tage		· · · · · · · · · · · · · · · · · · ·		•	
VIH	Logical "1"		2.4		5.5	V
VIL	Logical "O"		0	0.4	0.8	v
Input Cu	rrent		••••••••••••••••••••••••••••••••••••••		·	
I _{IH}	Logical "1"	V _{IH} = +5.5V			50	μA
կլ	Logical "O"	V _{IL} = +0.4V			-500	μΑ
V _{OUT} ²	Output Programming Voltage	I _{OUT} = 200 ± 20mA (Transient or steady state)	16.0	17.0	18.0	V
lout	Output Programming Current	V _{OUT} = +17 ± 1V	180	200	220	mA
T _R	Output Pulse Rise Time		10		50	μs
tp	CE Programming Pulse Width		1		2	ms
t _D	Pulse Sequence Delay		10			μs
T _{PR}	Programming Time	$V_{CC} = V_{CCP}$			2.5	sec
T _{PS}	Programming Pause	$V_{CC} = 0V$	5			sec
T _{PR} ⁴ T _{PR} +T _{PS}	Programming Duty Cycle				33	%

PROGRAMMING SPECIFICATIONS (Testing of these limits may cause programming of device.) T_A = +25°C

PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a 10K Ω resistor to VCC.
- 2. Select the Address to be programmed, and raise V_{CC} to V_{CCP} = 8.75 ± .25V.
- 3. After 10 μ s delay, apply V_{OUT} = +17 ± 1V to the output to be programmed. Program one output at the time.
- After 10µs delay, pulse both CE inputs to logic "0" for 1 to 2 ms.
- 5. After $10\mu s$ delay, remove +17V from the programmed output.
- 6. To verify programming, after 10μ s delay, lower V_{CC} to $V_{CCH} = +5.5 \pm .2V$, and apply a logic "0" level to both \overline{CE} inputs. The programmed output should remain in the "1" state. Again, lower V_{CC} to V_{CCL} = +4.5 ± .2V, and verify that the programmed output remains in the "1" state.
- 7. Raise V_{CC} to V_{CCP} = $8.75 \pm .25V$, and repeat steps 3 through 6 to program other bits at the same address.
- 8. After 10μ s delay, repeat steps 2 through 7 to program all other address locations.


NOTES:

1. Bypass V_{CC} to GND with a 0.01 μ F capacitor to reduce voltage spikes.


- 3. V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Continuous fusing for an unlimited time is also allowed, provided that a 33% duty cycle is maintained. This may be accomplished by following each Program-Verify cycle with a Rest period (V_{CC} = 0V) of 4ms.

^{2.} Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.


AC TEST FIGURE AND WAVEFORM




TYPICAL FUSING PATH




TYPICAL PROGRAMMING SEQUENCE



MANUAL PROGRAMMER



TIMING SEQUENCE





2048-BIT BIPOLAR 82S130 PROGRAMMABLE ROM (512x4 PROM)

APRIL 1975 DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S130 (Open Collector Outputs) and the 82S131 (Tri-State Outputs) are Bipolar 2048-Bit Read Only Memories, organized as 512 words by 4 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S130 and 82S131 are supplied with all outputs at logical "0". Outputs are programmed to a logic "1" level at any specified address by fusing a Ni-Cr link matrix.

The 82S130 and 82S131 are fully TTL compatible, and include on-chip decoding and one chip enable input for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.


Both 82S130 and 82S131 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0° C to +75 $^{\circ}$ C) specify N82S130/131, F. For the military temperature range (-55 $^{\circ}$ C to +125 $^{\circ}$ C) specify S82S130/131, F.

FEATURES


- ORGANIZATION 512 X 4
- ADDRESS ACCESS TIME: S82S130/131 – 70ns, MAXIMUM N82S130/131 – 50ns, MAXIMUM
- POWER DISSIPATION 0.3mW/BIT TYPICAL
- INPUT LOADING: S82S130/131 – (-150μA) MAXIMUM N82S130/131 – (-100μA) MAXIMUM
- ONE CHIP ENABLE INPUT
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTIONS: 82S130 – OPEN COLLECTOR 82S131 – TRI-STATE
- NO SEPARATE "FUSING" PINS
- UNPROGRAMMED OUTPUTS ARE "0" LEVEL
- 16-PIN CERAMIC DIP

APPLICATIONS

PROTOTYPING/VOLUME PRODUCTION SEQUENTIAL CONTROLLERS MICROPROGRAMMING HARDWIRED ALGORITHMS CONTROL STORE RANDOM LOGIC CODE CONVERSION



82S131



	PARAMETER	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
v_{IN}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage (82S130)	+5.5	Vdc
vo	Off-State Output Voltage (82S131)	+5.5	Vdc
Τ _Α	Operating Temperature Range (N82S130/131) (S82S130/131)	0° to +75° −55° to +125°	°c °C
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

ELECTRICAL CHARACTERISTICS S82S130/1

S82S130/131 N82S130/131

		TEAT CONDITIONS	S82	2S130/1	31	N	32S130/	131	
	PARAMETER	TEST CONDITIONS ¹	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT
V _{OL}	"0" Output Voltage	I _{OUT} = 16mA			0.5			0.45	V
I _{olk}	Output Leakage Current (82S130)	CE = "1", V _{OUT} = 5.5V			60			40	μΑ
I _{O(OFF)}	Hi-Z State Output Current (82S131)	<u>CE</u> = "1", V _{OUT} = 0.5V CE = "1", V _{OUT} = 5.5V			-60 60			-40 40	μΑ μΑ
V _{OH}	High Level Output Voltage (82S131)	CE = "0", I _{OUT} = −2.4mA, "1" STORED	2.4			2.4			V
CIN	Input Capacitance	V _{IN} = 2.0V, V _{CC} = 5.0V		5			5		pF
С _{ОИТ}	Output Capacitance	V _{OUT} = 2.0V, V _{CC} = 5.0V		8			8		pF
IIL.	"0" Input Current	V _{IN} = 0.45V			- 150			-100	μA
I _{IH}	"1" Input Current	V _{IN} = 5.5V			50			40	μA
VIL	"0" Level Input Voltage				.80			.85	V
VIH	"1" Level Input Voltage		2.0			2.0			V
Icc	V _{CC} Supply Current			120	140		120	140	mA
V _{IC}	Input Clamp Voltage	I _N = -18mA		-0.8	-1.2		-0.8	-1.2	V
I _{OS}	Output Short Circuit Current (82S131)	V _{OUT} = 0V	-15		-85	-20		-70	mA

SWITCHING CHARACTERISTICS

S82S130/131 N82S130/131


	TEST CONDITIONS ¹	S82S130/131			N82S130/131				
PARAMETER	TEST CONDITIONS	MIN		МАХ	MIN	TYP ²	MAX	UNIT	
Propagation Delay									
TAA Address to Output	C _L = 30pF		40	70		40	50	ns	
T _{CD} Chip Disable to Output	$R_1 = 270\Omega$		20	30		20	30	ns	
T _{CE} Chip Enable to Output	$R_2 = 600\Omega$		20	30		20	30	ns	

NOTES:


1. Positive current is defined as into the terminal referenced.

2. Typical values are at V_{CC} = 5.0V, T_A = +25 $^{\circ}$ C.


AC TEST FIGURE AND WAVEFORM



TYPICAL FUSING PATH



TYPICAL PROGRAMMING SEQUENCE



SIGNETICS 2048-BIT BIPOLAR PROGRAMMABLE ROM (512 X 4 PROM) = 82S130, 82S131

				LIMITS		118117
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	רואט
Power Su	ipply Voltage					
V _{CCP} ¹	To Program	I _{CCP} = 350 ± 50mA (Transient or steady state)	8.5	8.75	9.0	V
V _{CCH}	Upper Verify Limit		5.3	5.5	5.7	v
V _{CCL}	Lower Verify Limit		4.3	4.5	4.7	v v
Vs ³	Verify Threshold		0.9	1.0	1.1	v
I _{CCP}	Programming Supply Current	V _{CCP} = +8.75 ± .25V	300	350	400	mA
Input Vo	ltage		· · ·			•
VIH	Logical "1"		2.4		5.5	V
V _{IL}	Logical "O"		0	0.4	0.8	v
Input Cu	rrent			<u> </u>	• · · · · · · · · · · · · · · · · · · ·	•
цн	Logical "1"	V _{IH} = +5.5V			50	μΑ
կլ	Logical "O"	V _{1L} = +0.4V			-500	μΑ
V _{OUT} ²	Output Programming Voltage	I _{OUT} = 200 ± 20mA (Transient or steady state)	16.0	17.0	18.0	V
lout	Output Programming Current	V _{OUT} = +17 ± 1V	180	200	220	mA
т _R	Output Pulse Rise Time		10		50	μs
tp	CE Programming Pulse Width		1		2	ms
t _D	Pulse Sequence Delay		10			μs
T _{PR} 5	Programming Time	V _{CC} = V _{CCP}			2.5	sec
T _{PS}	Programming Pause	V _{CC} = 0V	5			sec
$\frac{T_{PR}^4}{T_{PR}^+T_{PS}^+}$	- Programming Duty Cycle				33	%

PROGRAMMING SPECIFICATIONS (Testing of these limits may cause programming of device.) $T_A = +25^{\circ}C$


PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a 10K $\!\Omega$ resistor to VCC.
- 2. Select the Address to be programmed, and raise V_{CC} to $V_{CCP} = 8.75 \pm .25V$.
- 3. After 10 μ s delay, apply V_{OUT} = +17 ± 1V to the output to be programmed. Program one output at the time.
- 4. After 10μ s delay, pulse the \overline{CE} input to logic "0" for 1 to 2 ms.
- 5. After 10μ s delay, remove +17V from the programmed output.
- 6. To verify programming, after 10 μ s delay, lower V_{CC} to V_{CCH} = +5.5 ± .2V, and apply a logic "0" level to the \overline{CE} input. The programmed output should remain in the "1" state. Again, lower V_{CC} to V_{CCL} = +4.5 ± .2V, and verify that the programmed output remains in the "1" state.
- 7. Raise V_{CC} to V_{CCP} = $8.75 \pm .25V$, and repeat steps 3 through 6 to program other bits at the same address.
- 8. After 10μ s delay, repeat steps 2 through 7 to program all other address locations.


NOTES:

- 1. Bypass V_{CC} to GND with a 0.01μ F capacitor to reduce voltage spikes.
- 2. Care should be taken to insure the 17 ± 1V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
- 3. V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Continuous fusing for an unlimited time is also allowed, provided that a 33% duty cycle is maintained. This may be accomplished by following each Program-Verify cycle with a Rest period (V_{CC} = 0V) of 4ms.
- 5. On the first programming attempt (from cold start) a maximum limit of 5 sec. is allowed. In most cases, depending on the truth table, this will decrease total programming time.

N82S130/131 MANUAL PROGRAMMER



TIMING SEQUENCE





2048-BIT BIPOLAR ROM (256x8 ROM) 4096-BIT BIPOLAR ROM (512x8 ROM) 82S215

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S214 and 82S215 are Schottky-clamped Read Only Memories, incorporating on-chip data output registers.

The 82S214 and 82S215 are fully TTL compatible, and include on-chip decoding and two chip enable inputs for ease of memory expansion. They feature Tri-State outputs for optimization of word expansion in bussed organizations. A D-type latch is used to enable the Tri-State output d ivers. In the TRANSPARENT READ mode, stored data is addressed by applying a binary code to the address inputs while holding STROBE high. In this mode the bit drivers will be controlled solely by CE1 and CE2 lines.

In the LATCHED READ mode, outputs are held in their previous state (1, 0, or high Z) as long as STROBE is low, regardless of the state of address or chip enable. A positive STROBE transition causes data from the applied address to reach the outputs if the chip is enabled, and causes outputs to go to the high Z state if the chip is disabled.

A negative STROBE transition causes outputs to be locked into their last Read Data condition if the chip was enabled, or causes outputs to be locked into the high Z condition if the chip was disabled.


Both 82S214 and 82S215 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to $+75^{\circ}$ C) specify N82S214/215 I. For the military temperature range (-55° C to $+125^{\circ}$ C) specify S82S214/215 I.


FEATURES

- ORGANIZATION:
 - 82S214 256 X 8 82S215 – 512 X 8
- ADDRESS ACCESS TIME: S82S214/215 – 90ns, MAXIMUM N82S214/215 – 60ns, MAXIMUM
- POWER DISSIPATION 165µW/BIT, TYPICAL
- INPUT LOADING: S82S214/215 – (-150μA) MAXIMUM N82S214/215 – (-100μA) MAXIMUM
- ON-CHIP STORAGE LATCHES
- TRI-STATE OUTPUTS
- FULLY COMPATIBLE WITH 82S114 AND 82S115 SIGNETICS PROMS

APPLICATIONS

MICROPROGRAMMING HARDWIRE ALGORITHMS CHARACTER GENERATION CONTROL STORE SEQUENTIAL CONTROLLERS





	PARAMETER	RATING	UNIT
V _{C0}	Power Supply Voltage	+7	Vdc
V _{IN}	Input Voltage	+5.5	Vdc
Τ _Α	Operating Temperature Range (N82S214/215) (S82S214/215)	0 [°] to +75 [°] −55 [°] to +125 [°]	ວ° ວ°
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

			N8	25214/2	215	S8:	2S214/2	215	
	PARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT
Ι _{ΙL}	"0" Input Current	V _{IN} = 0.45V			- 100			- 150	μA
Гін	"1" Input Current	V _{IN} = 5.5V			25			50	μA
VIL	"0" Level Input Voltage				.85			.8	v
VIH	"1" Level Input Voltage		2.0			2.0			v
V _{IC}	Input Clamp Voltage	I _{IN} = – 18mA		-0.8	-1.2	e .	-0.8	-1.2	v
V _{OL}	"0" Output Voltage	I _{OUT} = 9.6mA			0.5		}	0.5	v
V _{OH}	"1" Output Voltage	CE ₁ = ''0'', CE ₂ = ''1'', I _{OUT} = -2mA, ''1'' STORED	2.7	3.3		2.4	3.3		v
IO(OFF)	HI-Z State Output Current	CE ₁ = ''1'' or CE ₂ = 0, V _{OUT} = 5.5V			40	l.		100	μA
		$\overline{CE}_1 = "1" \text{ or } CE_2 = 0,$ V _{OUT} = 0.5V			-40			-100	μA
C _{IN}	Input Capacitance	V _{CC} = 5.0V, V _{IN} = 2.0V		5			5		pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V, V_{OUT} = 2.0V$ $\overline{CE}_1 = "1" \text{ or } CE_2 = 0$		8			8		pF
Icc	V _{CC} Supply Current			130	175		130	185	mA
los	Output Short Circuit Current	V _{OUT} = 0V (Note 3)	-20		-70	- 15		-85	mA

		TEST CONDITIONS	N8	2S214/2	215	S8	2S214/2	215	
	PARAMETER	M		TYP ²	MAX	MIN	TYP ²	MAX	UNIT
TAA	Address Access Time	LATCHED or TRANSPARENT READ		35	60		35	90	ns
T _{CE}	Chip Enable Access Time	R ₁ = 470Ω, R ₂ = 1kΩ, C _L = 30pF (Note 4)		20	40		20	50	ns
T _{CD}	Chip Disable Time			20	40		20	50	ns
T _{ADH}	Address Hold Time		0	- 10		5	-10		ns
т _{срн}	Chip Enable Hold Time		10	0		10	0		ns
T _{sw}	Strobe Pulse Width	LATCHED READ ONLY	30	20	r.	40	20		ns
T _{SL}	Strobe Latch Time	$R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$	60	35		90	35		ns
TDL	Strobe Delatch Time	(Note 5)			30			35	ns
T _{CDS}	Chip Enable Set-up Time		40			50			ns

NOTES:

2. Typical values are at V_{CC} = +5.0V and T_A = +25 $^{\circ}$ C.


^{1.} Positive current is defined as into the terminal referenced.


^{3.} No more than one output should be grounded at the same time and strobe should be disabled. Strobe is in "1" state.

^{4.} If the strobe is high, the device functions in a manner idential to conventional bipolar ROMs. The timing diagram shows valid data will appear T_A nanoseconds after the address has changed and T_{CE} nanoseconds after the output circuit is enabled. T_{CD} is the time required to disable the output and switch it to an "off" or high impedance state after it has been enabled.


^{5.} In Latched Read Mode data from any selected address will be held on the output when strobe is lowered. Only when strobe is raised will new location data be transferred and chip enable conditions be stored. The new data will appear on the outputs if the chip enable conditions enable the outputs.

MEMORY TIMING





AC TEST LOAD AND WAVEFORMS





1024-BIT BIPOLAR READ ONLY MEMORY (256x4 ROM) FEBRUARY 1975 82S229

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S226 (Open Collector Outputs) and the 82S229 (Tri-State Outputs) are Bipolar 1024-Bit Read Only Memories, organized as 256 words by 4 bits per word. They are fully TTL compatible, and include on-chip decoding and two chip enable inputs for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.

Both the 82S226 and 82S229 are also fully compatible with the 82S126/129, Signetics' 1024-Bit Programmable Read Only Memories.

Both 82S226 and 82S229 devices are available in the commercial and military temperature ranges. For the commercial temperature range $(0^{\circ}C \text{ to } +75^{\circ}C)$ specify N82S226/229, B or F. For the military temperature range (-55°C to +125°C) specify S82S226/229, F only.

FEATURES


- ORGANIZATION 256 X 4
- ADDRESS ACCESS TIME: S82S226/229 - 70ns, MAXIMUM N82S226/229 - 50ns, MAXIMUM
- POWER DISSIPATION 0.5mW/BIT, TYPICAL
- INPUT LOADING: S82S226/229 - (-150µA) MAXIMUM N82S226/229 - (-100µA) MAXIMUM
- TWO CHIP ENABLE INPUTS
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTIONS: 82S226 - OPEN COLLECTOR 82S229 - TRI-STATE
- 16-PIN CERAMIC PACKAGE
- FULLY COMPATIBLE WITH 82S126/129, SIGNETICS' 256 X 4 PROM


APPLICATIONS

VOLUME PRODUCTION SEQUENTIAL CONTROLLERS MICROPROGRAMMING HARDWIRED ALGORITHMS **CONTROL STORE RANDOM LOGIC CODE CONVERSION**

ORDERING INFORMATION

Customer may specify patterns for the 1024-Bit Read Only Memory by completing the truth table/order blank in Signetics' Digital/Linear/MOS data book.





	PARAMETER	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{IN}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage (82S226)	+5.5	Vdc
Vo	Off-State Output Voltage (82S229)	+5.5	Vdc
Τ _Α	Operating Temperature Range (N82S226/229) (S82S226/229)	0° to +75° -55° to +125°	°c °c
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

$\begin{array}{c} \textbf{ELECTRICAL CHARACTERISTICS} & \begin{array}{c} S82S226/229 & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \ 4.5V \leqslant V_{CC} \leqslant 5.5\\ N82S226/229 & 0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C, \ 4.75V \leqslant V_{CC} \leqslant 5.25 \end{array}$

			S8	28226/2	229	N82	S226/22	29	
	PARAMETER	TEST CONDITIONS ¹	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT
VIL	Low Level Input Voltage				.80			.85	V
V _{IH}	High Level Input Voltage		2.0			2.0			V
V _{IC}	Input Clamp Voltage	I _{IN} = – 18mA		-0.8	-1.2		-0.8	-1.2	V
V _{OL}	Low Level Output Voltage	I _{OUT} = 16mA			0.5			0.5	V
V _{OH}	High Level Output Voltage (82S229)	CE ₁ = CE ₂ = "0", I _{OUT} = −2mA, "1" STORED	2.4			2.4			V
I _{OLK}	Output Leakage Current (82S226)	CE ₁ or CE ₂ = ''1'', V _{OUT} = 5.5V			60			40	μΑ
I _{O(OFF)}	Hi-Z State Output Current (82S229)	$\overline{CE}_{1} \text{ or } \overline{CE}_{2} = "1",$ $V_{OUT} = 5.5V$ $\overline{CE}_{1} \text{ or } \overline{CE}_{2} = "1",$ $V_{OUT} = 0.5V$			60 -60			40 -40	μΑ μΑ
Ι _{ΙΕ}	Low Level Input Current	V _{IN} = 0.45V			-150			-100	μA
Чн	High Level Input Current	V _{IN} = 5.5V			50			40	μA
I _{OS}	Output Short Circuit Current (82S229)	V _{OUT} = 0V	- 15		-85	-20		-70	mA
Icc	V _{CC} Supply Current			105	125		105	120	mA
C _{IN}	Input Capacitance	V _{CC} = 5.0V, V _{IN} = 2.0V		5			5		pF
C _{OUT}	Output Capacitance	V _{CC} = 5.0V, V _{OUT} = 2.0V		8			8		pF

SWITCHING CHARACTERISTICS S82S226/229 $-55^{\circ}C \leq T_A \leq +1$

CS S82S226/229 -55°C \leq T_A \leq +125°C, 4.5V \leq V_{CC} \leq 5.5V N82S226/229 0°C \leq T_A \leq +75°C, 4.75V \leq V_{CC} \leq 5.25V


		S82S226/229			N8			
PARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT
Propagation Delay								• · · · · · · · · · · · · · · · · · · ·
T _{AA} Address to Output	C _L = 30pF		35	70		35	50	ns
T _{CD} Chip Disable to Output	$C_L = 30 pF$ $R_1 = 270 \Omega$		15	35		15	20	ns
T _{CE} Chip Enable to Output	$R_2 = 600\Omega$		15	35		15	20	ns

NOTES:

1. Positive current is defined as into the terminal referenced.

2. Typical values are at V_{CC} = 5.0V, T_A = +25 $^{\circ}$ C.

AC TEST FIGURE AND WAVEFORM





JULY 1975

2048-BIT BIPOLAR ROM (512x4 ROM) 82S231

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S230 (Open Collector Outputs) and the 82S231 (Tri-State Outputs) are Bipolar 2048-Bit Read Only Memories, organized as 512 words by 4 bits per word.

The 82S230 and 82S231 are fully TTL compatible, and include on-chip decoding and one chip enable input for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.

Both 82S230 and 82S231 devices are available in the commercial and military temperature ranges. For the commercial temperature range ($0^{\circ}C$ to $+75^{\circ}C$) specify N82S230/231, F. For the military temperature range $(-55^{\circ}C \text{ to } + 125^{\circ}C)$ specify S82S230/231, F.


FEATURES


- ORGANIZATION 512 X 4
- ADDRESS ACCESS TIME: S82S230/231 - 70ns, MAXIMUM N82S230/231 - 50ns, MAXIMUM
- POWER DISSIPATION 0.3mW/BIT TYPICAL
- INPUT LOADING: S82S230/231 - (-150µA) MAXIMUM N82S230/231 - (-100µA) MAXIMUM
- ONE CHIP ENABLE INPUT
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTIONS: 82S230 - OPEN COLLECTOR 82S231 - TRI-STATE
- FULLY COMPATIBLE WITH 82S130 AND 82S131 SIGNETICS PROMS
- 16-PIN CERAMIC DIP

APPLICATIONS

SEQUENTIAL CONTROLLERS MICROPROGRAMMING HARDWIRED ALGORITHMS CONTROL STORE **RANDOM LOGIC** CODE CONVERSION

PIN CONFIGURATION





	PARAMETER	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{IN}	Input Voltage	+5.5	Vdc
V _{он}	High Level Output Voltage (82S230)	+5.5	Vdc
Vo	Off-State Output Voltage (82S231)	+5.5	Vdc
Τ _Α	Operating Temperature Range (N82S230/231) (S82S230/231)	0 [°] to +75 [°] −55 [°] to +125 [°]	°c °°
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

ELECTRICAL CHARACTERISTICS S82S230/231

N82S230/231

 $\begin{array}{l} -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \, 4.5V \leqslant V_{CC} \leqslant 5.5V \\ 0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C, \, 4.75V \leqslant V_{CC} \leqslant 5.25V \end{array}$

	DADAMETED		S82	28230/2	31	N	32S230/	231	
	PARAMETER	TEST CONDITIONS ¹	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT
VOL	"0" Output Voltage	I _{OUT} = 16mA			0.5			0.45	V
IOLK	Output Leakage Current (82S130)	CE = "1", V _{OUT} = 5.5V			60			40	μΑ
IO(OFF)	Hi-Z State Output Current (82S131)	<u>CE</u> = "1", V _{OUT} = 0.5V CE = "1", V _{OUT} = 5.5V			-60 60			-40 40	μΑ μΑ
V _{OH}	High Level Output Voltage (82S131)	CE = "0", I _{OUT} = −2.4mA, "1" STORED	2.4			2.4			V
CIN	Input Capacitance	V _{IN} = 2.0V, V _{CC} = 5.0V		5			5		pF
COUT	Output Capacitance	V_{OUT} = 2.0V, V_{CC} = 5.0V		8			8		pF
կլ	"0" Input Current	V _{IN} = 0.45V			- 150			-100	μA
Чн	"1" Input Current	V _{IN} = 5.5V			50			40	μA
VIL	"0" Level Input Voltage				.80			.85	V
VIH	"1" Level Input Voltage		2.0			2.0			v
Icc	V _{CC} Supply Current			120	140		120	135	mA
V _{IC}	Input Clamp Voltage	I _N = -18mA		-0.8	-1.2		-0.8	-1.2	V .
los	Output Short Circuit Current (82S231)	V _{OUT} = 0V	-15		-85	-20		-70	mA

SWITCHING CHARACTERISTICS

S82S230/231 N82S230/231


	TEST CONDITIONS ¹	S82S230/231			N8	UNIT		
PARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT
Propagation Delay								
T _{AA} Address to Output	C _L = 30pF		40	70		40	50	ns
T _{CD} Chip Disable to Output	$C_L = 30pF$ $R_1 = 270\Omega$		20	30		20	30	ns
T _{CE} Chip Enable to Output	$R_2 = 600\Omega$		20	30	 	20	30	ns

NOTES:

1. Positive current is defined as into the terminal referenced.

2. Typical values are at $V_{CC} = 5.0V$, $T_A = +25^{\circ}C$.

AC TEST FIGURE AND WAVEFORM





TTL 256x1 RAM (54/74S200/201 TRI-STATE) | 54/74S200 (54/74S301 OPEN COLLECTOR) | 54/74S201

FEBRUARY 1975 54/74S301

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 54/74S200/201 and 54/74S301 are Schottky clamped TTL, read/write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state outputs options for optimization of word expansion in bussed organizations. Memory expansion is further enhanced by full on-chip address decoding, three chip enable inputs and PNP input transistors which reduce input loading to 25μ A for a "1" level and -250μ A (S54S200/201/301) or -100μ A (N74S200/201/301) for a "0" level.

The additional feature of output blanking during write $(\overline{D_0} \text{ terminal "H" or "Hi-Z" state})$ permits $\overline{D_0}$ and D_{IN} terminals to share a common I/O line to reduce system interconnections. Both devices have fast read access and write cycle times and thus are ideally suited in high speed memory applications such as "Cache", buffers, scratch pads, writable control stores, etc.

Both devices are available in the commercial and military temperature ranges. For the commercial temperature range $(0^{\circ}C \text{ to } +75^{\circ}C)$ specify N74S200/201/301, B or F. For the military temperature range $(-55^{\circ}C \text{ to } +125^{\circ}C)$ specify S54S200/201/301, F only.

FEATURES


- ORGANIZATION 256 X 1
- ADDRESS ACCESS TIME: S54S200/201/301 – 70ns MAXIMUM N74S200/201/301 – 50 ns MAXIMUM
- WRITE CYCLE TIME: S54S200/201/301 – 60ns MAXIMUM N74S200/201/301 – 50ns MAXIMUM
- POWER DISSIPATION 1.5mW/BIT TYPICAL
- INPUT LOADING: S54S200/201/301 – (-250μA) MAXIMUM N74S200/201/301 – (-100μA) MAXIMUM
- OUTPUT BLANKING DURING WRITE
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION: TRI-STATE – 54/74S200/201 OPEN COLLECTOR – 54/74S301

• 16 PIN CERAMIC DIP

APPLICATIONS BUFFER MEMORY

WRITABLE CONTROL STORE MEMORY MAPPING PUSH DOWN STACK SCRATCH PAD


PIN CONFIGURATION



TRUTH TABLE

MODE	CE* WE		DIN	DOUT					
WIODE		VVL		54/74S301	54/74S200/201				
READ	0	1	х	STORED DATA	STORED DATA				
WRITE "0"	0	0	0	1	High-Z				
WRITE "1"	0	0	1	1	High-Z				
DISABLED	1	Х	Х	1	High-Z				

*"0" = All \overrightarrow{CE} inputs low; "1" = One or more \overrightarrow{CE} inputs high. X = Don't care.



	PARAMETER	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{IN}	Input Voltage	+5.5	Vdc
V _{OUT}	High Level Output Voltage (54/74S301)	+5.5	Vdc
Vo	Off-State Output Voltage (54/74S200/201)	+5.5	Vdc
Τ _Α	Operating Temperature Range S54S200/201/301 N74S200/201/301)	-55° to +125° 0° to +70°	°c °c
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°c

ELECTRICAL CHARACTERISTICS

S54S200/201/301 $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$, $4.5V \leq V_{CC} \leq 5.5V$ N74S200/201/301 $0^{\circ}C \leq T_{A} \leq +70^{\circ}C, 4.75V \leq V_{CC} \leq 5.25V$

			S54S	200/20	1/301	N74S	200/20	1/301		NOTES
	PARAMETER	TEST CONDITIONS	MIN	TYP ²	МАХ	MIN	TYP ²	МАХ	UNIT	NOTES
VIH	High Level Input Voltage	V _{CC} = MAX	2.0			2.0			V	1
VIL	Low Level Input Voltage	$V_{CC} = MIN$	ļ		0.8			0.85	V	1
V _{IC}	Input Clamp Voltage	$V_{CC} = MIN, I_{IN} = -18mA$		-0.8	-1.2		-0.8	-1.2	V	1, 8
V _{ОН}	High Level Output Voltage (N74S200/201)	V _{CC} = MIN I _{OH} = -10.3mA				2.4			V	1, 6
V _{OH}	High Level Output Voltage (S54S200/201)	V _{CC} = MIN I _{OH} = -5.2mA	2.4						V	1, 6
V _{OL}	Low Level Output Voltage	V _{CC} = MIN I _{OL} = 16mA		0.35	0.50		0.35	0.45	V	1, 7
IOLK	Output Leakage Current	V _{CC} = MIN V _O = 2.4V		1	50		1	40	μA	5
	(54/74S301)	V _{IH} = 2V V _O = 5.5V		1	50		1	40	μA	5
I _{O(OFF)}	Hi-Z State Output Current	V _{CC} = MAX V _O = 5.5V		1	50		1	40	μΑ	5
	(54/74S200/201)	V _{IH} = 2V V _O = 0.4V		-1	-50	ļ	-1	-40	μΑ	5
I _I	Input Current at V _{IN} MAX	V _{CC} = MAX, V _{IN} = 5.5V			1			1	mA	8
ЦН	High Level Input Current	V _{CC} = MAX, V _{IH} = 2.7V		1	25		1	25	μA	8
կլ	Low Level Input Current	V _{CC} = MAX, V _{IL} = 0.45V		-10	-250		-10	-100	μA	8
I _{OS}	Short Circuit Output Current (54/74S200/201)	V _{CC} = MAX V _O = 0V	-30		-100	-30		-100	mA	3
Icc	V _{CC} Supply Current (54/74S200/201/301)	V _{CC} = MAX		80	130		80	130	mA	4
	V _{CC} Supply Current (54S200/201/301)	$V_{CC} = MAX, T_A = +125^{\circ}C$			99				mA	4
CIN	Input Capacitance	V _{IN} = 2.0V, V _{CC} = 5.0V		5			5		pF	
С _{ОИТ}	Output Capacitance	V _{OUT} = 2.0V, V _{CC} = 5.0V		8	ļ		8		pF	

NOTES:

1. All voltage values are with respect to network ground terminal.

2. All typical values are at $V_{CC} = 5V$, $T_A = +25^{\circ}C$.

3. Duration of the short-circuit should not exceed one second. 4. I_{CC} is measured with the write enable and memory enable

inputs grounded, all other inputs at 4.5V, and the output open.

5. Measured with V_{IH} applied to $\overline{CE1}$, $\overline{CE2}$ and $\overline{CE3}$.

6. Measured with logic "0" stored, and V_{IL} applied to $\overline{CE1}$, $\overline{CE2}$ and CE3.

7. Measured with a logic "1" stored. Output sink current is supplied through a resistor to V_{CC} .

8. Test each input one at the time.

SIGNETICS TTL 256 X 1 RAMS = 54/74S200/201/301

SWITCHING CHARACTERISTICS

 $\begin{array}{lll} & \text{S54S301} & -55^\circ\text{C} \leqslant \text{T}_{\text{A}} \leqslant +125^\circ\text{C}, \, 4.5 \text{V} \leqslant \text{V}_{\text{CC}} \leqslant 5.5 \text{V} \\ & \text{N74S301} & 0^\circ\text{C} \leqslant \text{T}_{\text{A}} \leqslant +70^\circ\text{C}, \, 4.75 \text{V} \leqslant \text{V}_{\text{CC}} \leqslant 5.25 \text{V} \end{array}$


	PARAMETER	TEST CO	ONDITIONS		S54S30	1	N	74\$30	1		
	PARAMETER	S54S301	N74S301	MIN	TYP ¹	MAX	MIN	TYP ¹	MAX	UNIT	NOTES ¹
tры tpн					40 40	70 70		40 40	50 50	ns ns	B, D, E B, D, E
^t PH	L Enable Time From Chip Enable					45			35	ns	C, D, E
tPLI	H Disable Time From Chip Enable					30			20	ns	C, D, E
tPL+	H Disable Time From Write Enable					40			30	ns	C, D, E
tsr	Sense-Recovery Time					50			40	ns	D
t _w	Width of Write Enable Pulse			50			40			ns	н
	Setup Time:										
	Address-to-Write Enable			0			0			ns	
t _{setu}		$R_{L1} = 270\Omega$ $R_{L2} = 1K\Omega$	R _{L1} = 270Ω R _{L2} = 1KΩ	50			40			ns	
- Setu	Chip Enable-to-Write Enable	$C_L = 15pF$	$C_L = 15pF$	0			0			ns	D
	Hold Time:										U
	Address-From-Write Enable		10			10			ns		
thok	J Data-From-Write Enable			10			10			ns	
	Chip Enable-From- Write Enable			0			0			ns	

SWITCHING CHARACTERISTICS


		TEST CO	NDITIONS	S54	1\$200/	201	N74	\$200/	201	[
	PARAMETER	\$54\$200/201	N74S200/201	MIN	TYP ¹	MAX	MIN	TYP ¹	МАХ	UNIT	NOTES ¹
^t РLН ^t РНL	Access Time From Address	$R_L = 270\Omega$ $C_L = 15pF$	R _L = 270Ω C _L = 15pF		40 40	70 70		40 40	50 50	ns ns	B, D, E B, D, E
^t ZH ^t ZL	Enable Time From Chip Enable		с <u>с</u> .ср.			45 45			35 35	ns ns	C, D, F, G C, D, F, G
t _{HZ}	Disable Time From Chip Enable	R _L = 270Ω	$R_L = 270\Omega$			30 30			20 20	ns ns	C, D, F, G C, D, F, G
^t HZ ^t LZ	Disable Time From Write Enable	C _L = 5pF C _L = 5pF	1		40 40			30 30	ns ns	D, G D, G	
^t ZH ^t ZL	Sense-Recovery Time		50			50 50			40 40	ns ns	D, F D, F
t _w	Width of Write Enable Pulse			50			40			ns	н
	Setup Time:										
	Address-to-Write Enable			0			0			ns	
^t setup	Data-to-Write Enable	$R_L = 270\Omega$	$R_L = 270\Omega$	50			40			ns	
	Chip Enable-to- Write Enable	C _L = 15pF	C _L = 15pF	0			0			ns	2
	Hold Time:										D
	Address-From-Write Enable			10			10			ns	
^t ho l d	Data-From-Write Enable			10			10			ns	
	Chip Enable-From- Write Enable			0			0			ns	

NOTES: 1. All typical values are $V_{CC} = 5V$, $T_A = 25^{\circ}C$. 2. See Notes on Switching Parameter Measurement Information.

SWITCHING PARAMETER MEASUREMENT INFORMATION



AC TEST LOAD



NOTES:

- A. Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
- B. When measuring delay times from address inputs, the chip enable inputs are low and the write enable input is high.
- C. When measuring delay times from chip enable inputs, the address inputs are steady-state and the write enable input is high.
- D. Input waveforms are supplied by pulse generators having the following characteristics: $t_r \le 2.5$ ns, $t_f \le 2.5$ ns, PRR ≤ 1 MHz, and $Z_{out} \approx 50\Omega$.
- E. tpLH propagation delay time, low-to-high-level output, tpHL propagation delay time, high-to-low-level output.
- F. tZH propagation delay time, hi-Z to high-level output, tZL propagation delay time, hi-Z to low-level output.
- G. t_{HZ} propagation delay time, high-level to hi-Z output, t_{LZ} propagation delay time, low--level to hi-Z output.
- H. Minimum required to guarantee a WRITE into the slowest bit.



64-BIT BIPOLAR SCRATCH PAD MEMORY (16x4 RAM)

FEBRUARY 1975

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 3101A is a 64-bit, Schottky clamped TTL, Read-Write Random Access Memory ideal for use in scratch pad and high-speed buffer memory applications.

The 3101A is a fully decoded memory array organized as 16 words of 4 bits each, with separate input and output lines. It features PNP inputs, one chip enable line, and open collector outputs for ease of memory expansion.

The outputs of the 3101A assume a logic "1" state during write. This allows both memory inputs and outputs to share a common bus for minimizing interconnections, and more effective utilization of common I/O circuitry.

The 3101A is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to $+75^{\circ}$ C) specify N3101A, B or F. For the military temperature range (-55°C to +125°C) specify S3101A, F only.

FEATURES

- ORGANIZATION 16 X 4
- ADDRESS ACCESS TIME: S3101A – 50ns, MAXIMUM N3101A – 35ns, MAXIMUM
- WRITE CYCLE TIME: S3101A – 25ns, MAXIMUM N3101A – 25ns, MAXIMUM
- POWER DISSIPATION 6.25mW/BIT, TYPICAL
- INPUT LOADING: S3101A – (-150μA) MAXIMUM N3101A – (-100μA) MAXIMUM
- OUTPUT BLANKING DURING WRITE
- ON-CHIP ADDRESS DECODING
- OPEN COLLECTOR OUTPUTS
- 16 PIN CERAMIC DIP

APPLICATIONS


SCRATCH PAD MEMORY

BUFFER MEMORY

PUSH DOWN STACKS

CONTROL STORE

PIN CONFIGURATION




TRUTH TABLE

MODE	CE	WE	IN	D _N
READ	0	1	х	Complement of Data Stored
WRITE "0"	0	0	0	1
WRITE "1"	0	0	1	1
DISABLED	1	х	х	1

X = Don't care.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER ¹	RATING	UNIT
V _{cc}	Power Supply Voltage	+7	Vdc
V _{in}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage	+5.5	Vdc
T _A	Operating Temperature Range (N3101A) (S3101A)	0° to +75° -55° to +125°	°c °c
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

			s	3101A ^{1,2}	2,3	N	3101A ^{1,2}	2,3	
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁸	MAX	MIN	TYP ⁸	MAX	UNIT
ЦĽ	"0" Input Current	V _{IN} = 0.45V		-10	-150		-10	-100	μΑ
Ιн	"1" Input Current	V _{IN} = 5.5V			25			10	μA
VIL	"0" Level Input Voltage	$V_{CC} = MIN$.80			.85	V
VIH	"1" Level Input Voltage	V _{CC} = MAX	2.0			2.0			v
V _{IC}	Input Clamp Voltage	I _{IN} = -12mA, V _{CC} = MIN (Note 6)					-1.0	-1.5	v
		I _{IN} = -18mA, V _{CC} = MIN (Note 6)	:	-0.8	-1.2				V
V _{OL}	"0" Output Voltage	I _{OUT} = 16mA, V _{CC} = MIN (Notes 4, 5)		0.35	0.5		0.35	0.45	V
C _{IN}	Input Capacitance	V _{IH} = 2.0V, V _{CC} = 5.0V		5			5		pF
C _{OUT}	Output Capacitance	$\frac{V_{OUT}}{CE}$ = 2.0V, V_{CC} = 5.0V, $\frac{V_{CC}}{CE}$ = ''1''		8			8		pF
Icc	Power Supply Current	(Note 5)		80	105		80	105	mA
I _{OLK}	Output Leakage Current	CE = ''1'', V _{OUT} = 5.5V, V _{CC} = MIN		<1	100		<1.0	100	μA
		$\frac{V_{CC}}{CE} = "1", V_{OUT} = 2.4V,$ $V_{CC} = MIN$		<1	40				μA

NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.

2. Positive current is defined as into the terminal referenced.

3. Positive logic definition: ''1'' = HIGH \approx +5.0V; ''0'' = LOW \approx GRD.

4. Output sink current is supplied through a resistor to V_{CC} .

5. All sense outputs in "0" state.

6. Test each input one at a time.

7. To guarantee a WRITE into the slowest bit.


8. Typical values are at V_{CC} = +5.0V and T_A = +25 $^{\circ}$ C.

SIGNETICS 64-BIT BIPOLAR SCRATCH PAD MEMORY = 3101A

SWITCHING CHARACTERISTICS $\begin{array}{l} S3101A & -55^\circ C \leqslant T_A \leqslant +125^\circ C, \ 4.5V \leqslant V_{CC} \leqslant 5.5V \\ N3101A & 0^\circ C \leqslant T_A \leqslant +75^\circ C, \ 4.75V \leqslant V_{CC} \leqslant 5.25V \end{array}$

		TEAT CONDITIONS		S3101A			N3101A		
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁸	ΜΑΧ	MIN	TYP ⁸	ΜΑΧ	UNIT
Propaga	tion Delays								
T _{AA}	Address Access Time			25	50	10		35	ns
T _{CE}	Chip Enable Access Time			12	25	5		17	ns
т _{ср}	Chip Enable Output Disable Time			12	25	5		17	ns
T _{WD}	Write Enable to Output Disable Time			15	25			20	ns
T _{WR}	Write Recovery Time	$R_1 = 270\Omega$		22	40			35	ns
Write Se	et-up Times	$R_2 = 600\Omega$							
T _{WSA}	Address to Write Enable	C _L = 30pF	0			0	-8		ns
T _{WSD}	Data In to Write Enable		25			20	5		ns
Twsc	CE to Write Enable		0			0	-5		ns
Write H	old Times								1
Т _{WHA}	Address to Write Enable		0			0			ns
T _{WHD}	Data In to Write Enable		0			0	-3		ns
т _{wнc}	CE to Write Enable		0			0			ns
Т _{WP}	Write Enable Pulse Width (Note 7)		25	18		25	18		ns

AC TEST LOAD AND WAVEFORMS




SWITCHING PARAMETERS MEASUREMENT INFORMATION

becomes valid.

Required delay between beginning of valid CHIP

ENABLE and beginning of WRITE ENABLE pulse.

Twsc



- T_{WHC} Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.
- T_{WHA} Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.



ECL HIGH PERFORMANCE 256-PROM 10139

PRELIMINARY INFORMATION

DESCRIPTION

The 10139 is an ECL 256-Bit Read Only Memory organized as 32 words with 8 bits per word. The words are selected by five binary address lines; full word decoding is incorporated on the chip. A chip enable input is provided for additional decoding flexibility, which causes all eight outputs to go to low state when the chip enable input is high. This device is fully compatible with all of Signetics series 10,000 products. Address to output access time is 15 ns typical. Power dissipation is 580 milliwatts typical with separate internal bond wires and metal systems for V_{CC1} and V_{CC2}. The 10139 may be programmed to any desired pattern by the user. The 10139 is suitable for use in high performance ECL systems. A Truth Table/Order Blank is attached.

TEMPERATURE RANGE

-30 to +85°C Operating Ambient

RECOMMENDED OPERATING VOLTAGE

 $V_{CC} = GND, V_{EE} = -5.2V \pm 5\%$

DIGITAL 54/74 TTL SERIES

FEATURES


- 15 ns TYPICAL ACCESS TIME
- 16 PIN PACKAGE
- EASY PROGRAMMING
- FULLY DECODED
- FULLY COMPATIBLE WITH ECL 10,000 SERIES
- HIGH IMPEDANCE INPUTS 50K OHM PULLDOWN
- OPEN EMITTER OUTPUTS

APPLICATIONS

PROGRAMMABLE LOGIC CONTROL STORES MICROPROGRAMMING VOLUME PRODUCTION HARDWIRED ALGORITHMS

PACKAGE TYPE

F: 16 Pin CERDIP



PRELIMINARY ELECTRICAL CHARACTERISTICS ($T_A = +25^{\circ}C$, $V_{CC} = OV$, $R_L = 50\Omega$, $V_{EE} = -5.2V$)

CHARACTERISTIC	SYMBOL	MIN	ТҮР	MAX	UNIT
Power Supply Drain Current	IEO		110	145	mAdc
Input Current $V_{IH} = -0.810V,$ $V_{IL} = -1.850V$	I _{in} H I _{in} L	30		265	μAdc μAdc
Output Voltage Logic ''1'' (VIH = -0.810V, VIL = -1.850V)	∨он	-0.960		-0.810	Vdc
Logic ''0'' (VIH =	VOL	-1.990		-1.650	Vdc
Threshold Voltage Logic ''1'' (VIHA = -1.105V, VILA =1.475V)	∨она	-0.980			Vdc
Logic ''0'' (VIHA = -1.105V, VILA = 1.475V)	VOLA			-1.630	Vdc

PRELIMINARY ELECTRICAL CHARACTERISTICS (T_A = +25°C, V_{CC} = OV, V_{EE} = -5.2V, R_L = 50Ω)

CHARACTERISTIC	SYMBOL	MIN	ТҮР	МАХ	UNIT
Chip Enable Prop Delay			10	15	ns
Output Rise Time (20 to 80%) Output Fall Time (20 to 80%)	ł		4.2 4.2		ns ns
Access Time Address to Output	T _{AD}		15	20	ns

RECOMMENDED PROGRAMMING PROCEDURE

The 10139 is shipped with all bits at logical "0" (low). To write logical "1's", proceed as follows:

MANUAL (see Fig. 1)

STEP 1

Connect V_{EE} (Pin 8) to ground and V_{CC} (Pin 16) to +5.2 volts. Address the word to be programmed by applying 4.0 to 4.6 volts for a logic "1" and 0.0 to 1.0 volts for a logic "0" to the appropriate address inputs.

STEP 2

Raise V_{CC} (Pin 16) to 12 volts.

STEP 3

After V_{CC} has stabilized at 12 volts (including any ringing which may be present on the V_{CC} line) apply a current pulse of 2.5 mA to the output pin corresponding to the bit to be programmed to a logic "1".

STEP 4

Return V_{CC} to 5.2 volts.

CAUTION: To prevent excessive chip temperature rise, V_{CC} should not be allowed to remain at 12 volts for more than 1 second.

STEP 5

Verify that the selected bit has programmed by connecting a 460Ω resistor to ground and measuring the voltage at the output pin. If a logic "1" is not detected at the output, the procedure should be repeated once.

PROGRAMMING SPECIFICATIONS

STEP 6

If verification is positive, proceed to the next bit to be programmed.

AUTOMATIC (see Fig. 2)

STEP 1

Connect V_{EE} (Pin 8) to ground and V_{CC} (Pin 16) to +5.2 volts. Apply the proper address data and raise V_{CC} (Pin 16) to 12 volts.

STEP 2

After a minimum delay of 100 μ s and a maximum delay of 1.0 ms, apply a 2.5 mA current pulse to the first bit to be programmed ($0.5 \le PW \le 1$ ms).

STEP 3

Repeat Step 2 for each bit of the selected word specified as a logic "1". (Program only one bit at a time; The delay between output programming pulses should be equal to or less than 1.0 ms.)

STEP 4

After all the desired bits of the selected word have been programmed, change address data and repeat Steps 2 and 3.

NOTE: If all the maximum times listed above are maintained, the entire memory will program in less than 1 second. Therefore, it would be permissible for $V_{\rm CC}$ to remain at 12 volts during the entire programming time.

STEP 5


After stepping through all address words, return V_{CC} to +5.2 and verify that each bit has programmed. If one or more bits have not programmed, repeat the entire procedure once.

			LIMITS			
CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Power Supply Voltage						
To Program	V _{CCP}	11.5	12.0	12.5	Volts	
To Verify	V _{CCP} V _{CCV}	5.0	5.2	5.4	Volts	
Programming Supply Current	ICCP			250	mA	V _{CC} = 12.0 Volts
Address Voltage						
logical "1"	VIH	4.0		4.6	Volts	
logical "O"		0.0		1.0	Volts	
Max. Time at V _{CC} = V _{CCP}				1.0	Sec.	
Output Programming Current	IOP	2.0	2.5	3.0	mA	· · · · · · · · · · · · · · · · · · ·
Output Program Pulse Width	tp	0.5		1.0	ms	
Output Pulse Rise Time				10	μs	
Programming Pulse Delay (1)			1			
following V _{CC} change	td	0.1		1.0	ms	
between output pulses	t _d 1	0.01		1.0	ms	


NOTE:

(1) Maximum is specified to minimize the amount of time $\rm V_{CC}$ is at 12 volts.

MANUAL PROGRAMMING CIRCUIT



AUTOMATIC PROGRAMMING CIRCUIT





1024 x 1 BIT BIPOLAR RAM OPEN COLLECTOR (93415A) TRI-STATE (93425A) 93425A

MARCH 1975 DIGITAL 8000 SERIES TTL MEMORY

DESCRIPTION

The 93415A and 93425A are high speed 1024-bit random access memories organized as 1024 words X 1 bit. With a typical access time of 30ns, they are ideal for cache buffer applications and for systems requiring very high speed main memory.

Both the 93415A and 93425A require a single +5 volts power supply and feature very low current PNP input structures. They are fully TTL compatible, and include on-chip decoding and a chip enable input for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.


Both 93415A and 93425A devices are available in the commercial temperature range (0° C to +75 $^{\circ}$ C).

FEATURES

- ORGANIZATION 1024 X 1
- ADDRESS ACCESS TIME 45ns, MAXIMUM
- WRITE CYCLE TIME 45ns, MAXIMUM
- POWER DISSIPATION 0.5mW/BIT, TYPICAL
- INPUT LOADING (-100µA) MAXIMUM
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTIONS: 93415A – OPEN COLLECTOR 93425A – TRI-STATE
- NON-INVERTING OUTPUT
- BLANKED OUTPUT DURING WRITE
- 16 PIN CERAMIC PACKAGE

APPLICATIONS

HIGH SPEED MAIN FRAME CACHE MEMORY BUFFER STORAGE WRITABLE CONTROL STORE




TRUTH TABLE

MODE	CE	WE	DIN	DC	DUT
	-			93415A	93425A
READ	0	1	Х	STORED	STORED
				DATA	DATA
WRITE "0"	0	0	0	1	High-Z
WRITE "1"	0	0	1	1	High-Z
DISABLED	1	Х	Х	1	High-Z

X = Don't care.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER ¹	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V _{in}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage (93415A)	+5.5	Vdc
Vo	Off-State Output Voltage (93425A)	+5.5	Vdc
TA	Operating Temperature Range	0° to +75 $^{\circ}$	°C
T _{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

ELECTRICAL CHARACTERISTICS $0^{\circ}C \leq T_A \leq +75^{\circ}C$, $4.75V \leq V_{CC} \leq 5.25$

		TEAT CONDITIONS	934	15A/934:	25A	
	PARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	UNIT
VIL	Low Level Input Voltage	V _{CC} = MIN (Note 1)			.85	V
V _{IH}	High Level Input Voltage	V _{CC} = MAX (Note 1)	2.1			V
V _{IC}	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -12mA (Note 1, 7)		-1.0	-1.5	V
V _{OL}	Low Level Output Voltage	V _{CC} = MIN, I _{OL} = 16mA (Note 1, 8)		0.35	0.45	V
V _{OH}	High Level Output Voltage (93425A)	V _{CC} = MIN, I _{OH} = -2mA (Note 1, 5)	2.4			V
I _{OLK}	Output Leakage Current (93415A)	V _{CC} = MAX, V _{OUT} = 5.5V (Note 6)		1	40	μA
I _{O(OFF)}	Hi-Z State Output Current (93425A)	V _{CC} = MAX, V _{OUT} = 5.5V V _{CC} = MAX, V _{OUT} = 0.45V (Note 6)		1 -1	60 -60	μΑ μΑ
h _L	Low Level Input Current	V _{IN} = 0.45V		-10	-100	μΑ
Ιн	High Level Input Current	V _{IN} = 5.5V		1	25	μA
I _{OS}	Short Circuit Output Current (93425A)	V _{CC} = MAX, V _{OUT} = 0V (Note 3)	-20		-100	mA
I _{CC}	V _{CC} Supply Current	V _{CC} = MAX (Note 4) 0 <t<sub>A <25°C T_A ≥25°C T_A ≤0°C</t<sub>		120 95	155 130 170	mA mA mA
C _{IN}	Input Capacitance	V _{CC} = 5.0V, V _{IN} = 2.0V		4		pF
COUT	Output Capacitance	V _{CC} = 5.0V, V _{OUT} = 2.0V		7		pF

NOTES:

2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

5. Measured with V_{1L} applied to \overline{CE} and a logic "1" stored.

6. Measured with V_{IH} applied to \overline{CE} .

7. Test each input one at the time.

 $\phi_{{
m JA}}$ Junction to Ambient at 400 fpm air flow – 50° C/Watt

 ϕ_{JA} Junction to Ambient – still air – 90° C/Watt

 ϕ_{JA} Junction to Case – 20° C/Watt

^{1.} All voltage values are with respect to network ground terminal.

^{3.} Duration of the short-circuit should not exceed one second.

^{4.} I_{CC} is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.

^{8.} Measured with a logic "0" stored. Output sink current is supplied through a resistor to V_{CC} .


^{9.} The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute <u>and a two minute</u> <u>warm-up</u>. Typical thermal resistance values of the package at maximum temperature are:

SIGNETICS 1024 X 1 BIT BIPOLAR RAM = 93415A, 93425A

			93415A/93425A			
PARAMETER		TEST CONDITIONS	MIN	TYP ¹	MAX	
Propaga	tion Delays					
T _{AA}	Address Access Time			30	45	ns
T _{CE}	Chip Enable Access Time			15	30	ns
T _{CD}	Chip Enable Output Disable Time			15	30	ns
T _{WD}	Write Enable to Output Disable Time			20	30	ns
T _{WR}	Write Recovery Time			20	30	ns
Write Se	et-up Times					
T _{WSA}	Address to Write Enable	$C_L = 30pF$ $R_1 = 270\Omega$	5	0		ns
T _{WSD}	Data In to Write Enable	$R_2 = 600\Omega$	40	35		ns
Twsc	CE to Write Enable		5	0		ns
Write H	old Times					
т _{wha}	Address to Write Enable		5	0		ns
т _{wнd}	Data In to Write Enable		5	0		ns
т _{wнс}	CE to Write Enable		5	0		ns
Т _{WP}	Write Enable Pulse Width (Note 2)		35	25		ns

SWITCHING CHARACTERISTICS³ $0^{\circ}C \ll T_A \ll +75^{\circ}C$, 4.75V $\ll V_{CC} \ll 5.25$

AC TEST LOAD



NOTES:

1. Typical values are at V_{CC} = +5.0V, and T_A = +25 $^{\circ}$ C.


2. Minimum required to guarantee a WRITE into the slowest bit.

3. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:


 $heta_{\mathsf{JA}}$ Junction to Ambient at 400 fpm air flow - 50° C/Watt


 θ_{JA} Junction to Ambient – still air – 90° C/Watt θ_{JA} Junction to Case – 20° C/Watt

SWITCHING PARAMETERS MEASUREMENT INFORMATION





SIGNETICS PACKAGES






SIGNETICS PACKAGES





SIGNETICS PACKAGES



NOTES:

1. Lead Material: Alloy 42 or equivalent.

2. Body Material: Plastic

3. Tolerances non cumulative.

4. Signetics symbol denotes Lead No. 1.

- 5. Lead spacing shall be measured within this zone.
- 6. Body dimensions do not include molding flash.
- 7. Thermal Resistance: Θ Ja = .12°C/mW, Θ Jc = .05°C/mW.
- 8. All dimensions shown in parentheses are English. (Inches)

