## SIERRA SEMICONDUCTOR CORP

### 🔳 8545070 0005P37 404 🔳 22C 54E D

T-52-33-43 SC15025/SC15026 HiCOLOR-24<sup>™</sup>Palette with 16.8 Million Colors

### FEATURES


Supports 16.8 million colors (HiCOLOR-24™)

SIERRA SEMICONDUCTOR


- □ Supports 65,536 colors (HiCOLOR-16<sup>™</sup>)
- □ Supports 32,768 colors (HiCOLOR-15™)
- □ Supports 256 colors (pseudo color format)
- □ Ôn-chip voltage reference
- □ Three 256 x 8 color LUT RAMs for all color modes
- □ Triple 6-bit or 8-bit DACs
- □ Analog Output Comparators
- Standard Microprocessor Interface
- Gamma correction

### GENERAL DESCRIPTION

The SC15025/SC15026 is a family of 24-bit VGA compatible True Color palettes with the capability to display up to 16.8 million colors simultaneously in both RGB and BGR formats. The SC15025/




- Outputs
- □ Anti-Sparkle Circuitry
- □ Sync on all Three Channels (SC15026)
- Programmable Pedestal (SC15026)
- □ +5V CMOS
- Available Clock Rates for Pseudo Color
  - 125 MHz 80 MHz
  - 110 MHz 66 MHz
- □ Power-on-reset



SC15026 also supports both the HiCOLOR-15™ format which uses 5 bits of data per primary color and the HiCOLOR-16<sup>™</sup> format which uses 5 bits for the red, 6 bits for the green, and 5 bits for the blue pri-

mary color. The total colors available simultaneously using the Hi-COLOR-15<sup>™</sup> format are 32,768 while the HiCOLOR-16<sup>™</sup> format



SC15025/SC15026

provides 65,536 colors. The SC15025/SC15026 also supports 8 bit pseudo color (256 colors) mode.

Also supported is anti-aliasing and gamma correction capability—techniques which can significantly improve the graphics quality by smoothing jagged edges. This technique requires a large number of different colors and can be easily implemented with the large number of colors and three 256 x 8 color Lookup Table (LUT) RAMs offered by the SC15025/SC15026 family.

The SC15025/SC15026 features a standard 8-bit wide input pixel data port. The input pixel data is converted into either a 16-bit or 24-bit internal pixel data by the pixel repack logic. The palette family can be configured to display two windows, with 32,768 simultaneous colors from a palette of 16.8 million

colors in each window. The SC15025/SC15026 is pin, function and register compatible with all the Sierra SC1148X HiCOLOR<sup>™</sup> palette families.

The SC15026 offers three 8-bit D/A converters, three 256 x 8 color lookup tables, and 15 overlay registers. It may be configured for either 6 bits or 8 bits per color operation in the 256 color mode.

In pseudo color mode the SC15026 includes 15 overlay registers to provide for overlaying cursors, grids, menus, EGA emulation, etc. Sync generation on all three channels and a programmable pedestal (0 or 7.5 IRE) are supported in the SC15026. Use of either an external or internal voltage reference is supported in SC15025CV/SC15026CV. An external current reference is supported in the SC15026CN. The SC15025 is similar to the SC15026, but has no overlays or sync information on the analog outputs.

On-chip analog comparators are included to simplify diagnostics and debugging using the output of the SENSE pin. Also included is an on-chip voltage reference to simplify using the device.

The palettes operate in Pseudo Color mode when the HiCOLOR™ and true color modes are not activated.

The true color palette generates RS-343A compatible red, green, and blue video signals, capable of driving a doubly-terminated  $75\Omega$  coax directly, and generate RS-170 compatible video signals into a singlyterminated  $75\Omega$  load, without external buffering.

	PIN NU	JMBER						
PIN NAME	SC15026	SC15025		DESCRIPTION				
	PLCC	PLCC	DIP					
8/6	2*			<b>8-BIT/6-BIT SELECT INPUT (TTL COMPATIBLE).</b> This bit, in conjunction with Bit 0 of the Auxiliary Control register, specifies whether the microprocessor is reading and writing 8-bits (logical one) or 6-bits (logical zero) of color information each cycle. For 8-bit operation, $D_7$ is the most significant data bit during color read/write cycles. For 6-bit operation, $D_5$ is the most significant bit during color read/write cycles ( $D_6$ and $D_7$ are ignored during color write cycles and logical zero during color read cycles). This bit is implemented only on the SC15026.				
BLANK	7 7 16		16	<b>COMPOSITE BLANK CONTROL INPUT (TTL COMPATIBLE).</b> A logic zero drives the analog outputs to the blanking level, as illustrated in Fig. 3 and 4. It is latched on the rising edge of CLOCK. When BLANK is a logical zero, the pixel and overlay inputs are ignored.				
CLOCK	40	40	13	<b>CLOCK INPUT (TTL COMPATIBLE).</b> The rising edge of CLOCK latches the $P_0-P_7$ , $OL_0-OL_3$ , SYNC, and BLANK inputs. It is typically the pixel clock rate of the video system. It is recommended that CLOCK be driven by a dedicated TTL buffer.				
COMP	29	29		<b>COMPENSATION PIN.</b> A 0.1 $\mu$ F ceramic capacitor must always be used to bypass this pin to V <sub>AA</sub> . The COMP capacitor must be as close to the device as possible to keep the lead lengths to an absolute minimum.				
D <sub>0</sub> -D <sub>7</sub>	815	8–15	17–24	<b>DATA BUS (TTL COMPATIBLE).</b> Data is transferred into and out of the device over this eight bit bidirectional data bus. $D_0$ is the least significant bit.				
GND	3, 24	3, 24	14	GROUND. All GND pins must be connected.				

S
0
1
S
3
Ś
ŝ
0
1
S.
ล
6

$\mathbf{\Lambda}$
4
.)
~

	PIN NI	UMBER								
PIN NAME	SC15026	SC15	025		DESCRIPTION					
	PLCC	PLCC	DIP							
HICOL	20	20		HICOLOR™ MODE S inverted and logical OF with the SC1148X HICC mode 1a or Repack mo See Table 2 for details hardware selection of th	DLOR™ fai de 1b) <u>sele</u> . The HIC	mily. A logi <u>cted</u> by the OL pin she	ic zero wil D5 bit of t ould be ti	l enable either Repack the command register.		
IOR, IOG, IOB	25–27	25–27	1–3	RED, GREEN, AND BLUE CURRENT OUTPUTS. These high impedance current sources are capable of directly driving a doubly-terminated 75 $\Omega$ coaxial cable. FULL SCALE ADJUST CONTROL. Note that the IRE relationships in Figures						
R <sub>REF</sub>	28	28	-	FULL SCALE ADJUST 3 and 4 are maintained,						
		When using an external or internal voltage reference (Figures 5 and resistor (RSET) connected between this pin and GND controls the magn of the full scale video signal. The relationship between RSET and the full output current on each output is: RSET ( $\Omega$ ) = K • 1000 • V <sub>REF</sub> (V)/I <sub>OUT</sub> (mA) K is defined in the table below for doubly-terminated 75 Ω loads.					ontrols the magnitude			
		1					minated 7	5 O loads.		
I <sub>REF</sub>	_	-	4	When using an external current reference (Figures 7) the relationship between $I_{RFF}$ and the full scale output current on each output is:						
				$I_{\text{REF}}$ (mA) = $I_{\text{OUT}}$ (mA),	. •		• <b>r</b>			
				K is defined in the table	below for	doubly-ter	minated 7	5Ωloads.		
				Part Number	Mode	Pedestal	к	]		
				SC15025CV	6-bit 8-bit	7.5 IRE 7.5 IRE	3.170 3.195			
				SC15026CV	8-bit	0.0 IRE	3.025			
				SC15025CN	8-bit	0.0 IRE	2.236			
N/C	30	2, 5, 19, 23, 30, 41–44		Not Connected. Pins 2, GROUND.	5, 19, 23, 41	1–44 are rec	ommende	d to be tied to		
OL <sub>0</sub> -OL <sub>3</sub>	41–44			OVERLAY SELECT II which palette is to be us 7. When accessing the o latched on the rising ed	ed to prov verlay regi	ide color in ister, the P <sub>0</sub>	formation, -P7 inputs	, as illustrated in Table		
P <sub>0</sub> -P <sub>7</sub>	32–39	32–39	512	PIXEL SELECT INPUT interface section for det to GND.	<b>S (TTL CC</b> ails P <sub>0</sub> is th	DMPATIBLE ne LSB. Unu	E). See pix 1sed input	el and overlay data s should be connected		
RD	6	6	15	READ CONTROL INPL device, RD must be a lo RD during microproces	gical zero.	RS0-RS2 ar				
RS <sub>0</sub> -RS <sub>2</sub>	17–19	17, 18	26,27†	REGISTER SELECT IN of read or write operati						
SENSE	1	1		SENSE OUTPUT (TTL of the IOR, IOG, and IO level (335 mV). Note the	B outputs h	have exceed	led the inte	ern <u>al vol</u> tage reference		
SETUP	23			SETUP CONTROL INF 7.5 IRE (SETUP = $V_{AA}$ )			ither a 0 II	RE (SETUP = GND) or		

SC15025/SC15026

	PIN N	UMBER				
PIN NAME	SC15026	SC15	)25	DESCRIPTION		
	PLCC	PLCC	DIP			
SYNC	5			<b>COMPOSITE SYNC CONTROL INPUT (TTL COMPATIBLE).</b> A logical zero on this input switches off a 40 IRE current source on the analog outputs (see Figures 3 and 4). SYNC does not override any other control or data input, a shown in Fig. 3 and 4; therefore, it should be asserted only during the blanking interval. It is latched on the rising edge of CLOCK.		
V <sub>AA</sub>	4, 21, 22	4, 21, 22	28	ANALOG POWER. All VAA pins must be connected.		
V <sub>REF</sub>	31	31		<b>VOLTAGE REFERENCE INPUT.</b> If an external voltage reference is used (Figure 5), it must supply this input with a 1.2 V (typical) reference. If an internal voltage reference is used (Figure 6), this pin should be left floating, except for the bypass capacitor. A 0.1 $\mu$ F ceramic capacitor must be used to decouple this input to V <sub>AA</sub> , as shown in Figures 5 and 6. The decoupling capacitor must be as close to the device as possible to keep the lead lengths to an absolute minimum.		
				When using internal reference this pin should not drive any external circuitr except for the decoupling capacitor.		
WR	16	16	25	WRITE CONTROL INPUT (TTL COMPATIBLE). $RS_0-RS_2$ are latched on the falling edge of $\overline{WR}$ , and $D_0-D_7$ data is latched on the rising edge of $\overline{WR}$ during microprocessor write operations.		
	VAA GND BKG OL3 OL3 OL2	or o				
BLANK D0 U U 0 D2 U U 10 D2 U U 10 D4 U 12 D5 U U 13 D6 U 15 BS: 0 BS: 0 BLANK		२२२२         २२२२           38         38           37         38           36         31           31         31           32         31           33         1           31         1           32         1           31         1           32         1           31         1           32         1           31         1           32         1           31         1           32         1           33         1           31         1           32         1           31         1           32         1           33         1           31         1           32         1           33         1           34         1           35         1           36         1           37         1           38         1	5 5 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	$\begin{array}{c} \begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $		

### FUNCTIONAL DESCRIPTION

### MICROPROCESSOR INTERFACE

The SC15025/SC15026 supports a standard microprocessor bus interface allowing direct access to the address register, command register, color look up table, overlay registers, pixel mask register, extended index register, and extended data register.

The RS<sub>0</sub>-RS<sub>2</sub> register select inputs, in conjunction with the state of the Internal Programming Flag (IPF) and the Extended Register Programming Flag (ERPF) (bit  $D_4$  of the command register), specify the microprocessor access mode as described in Table 1. The 8-bit address register is used to access both the color look-up table and the overlay registers. Note that the IPF flag is not directly accessible by the microprocessor. The IPF flag can only be set by a special sequence described in the Command Register section.

### Reading and Writing Color Lookup Table and Overlay Color Data

In order to read color data, the RS<sub>0</sub>-RS<sub>2</sub> inputs must be set to RAM read mode or overlay read mode. The microprocessor reads color data by loading the address of the color look up table or the overlay location being read into the address register. The color information is then copied from the location specified by the address register to the RGB register and the address register is incremented to the next location. After the microprocessor completes three successive reads (of 6 or 8 bits of each red, green and blue), the contents of the lookup table or overlay location specified by the address register is copied into the RGB register and the address register is incremented again. This feature allows a block of color data to be read by writing to the starting address and performing continuous read cycles until the entire block has been read.

In order to write color data, the RS0-RS2 inputs must be set to RAM write mode or overlay write mode. The microprocessor writes color data by writing the address of the color lookup table or the overlay location being modified into the address register. After the microprocessor completes three successive writes (of 6 or 8 bits of each red, green and blue), the three bytes of color information are concatenated and written to the location specified by the address register. Once the location has been written, the address register is incremented to the next location to prepare for another write sequence. This feature allows a block of color data to be written by writing to the starting address and performing continuous write cycles until the entire block has been written.

When accessing the color lookup table, the address register resets to \$00 following a blue read or write cycle to RAM location \$FF. When accessing the overlay registers, the address register increments following a blue read or write cycle. However, while accessing the overlay registers, the four most significant bits of the address register (ADDR4–7) are ignored, as shown inTable 8.

The microprocessor interface access is asynchronous to the pixel clock. Data transfers between the color lookup table/overlay registers and the RGB registers occur in the period between microprocessor accesses and are synchronized by internal logic.

The address register has two additional bits (ADDRa, ADDRb) that count modulo three, as shown in Table 8, to keep track of the red, green and blue read/write cycles. During microprocessor writes these bits are reset to zero and are not reset when the microprocessor reads the address register. The microprocessor only has access to the first eight bits (ADDR0-7) of the address register which are used to address the color lookup table locations and overlay registers as shown in Table 8. ADDR0 is the least significant bit when the microprocessor is accessing the color lookup table or overlay registers. The microprocessor can read the address register at any time without altering its contents or changing the current read/write mode.

### **Data Bus Interface**

The  $8/\overline{6}$  input pin, in conjunction with Bit 0 of the Auxiliary Control Register controls whether the microprocessor is reading and writing 8-bits (logic one) or 6-bits (logic zero) of color data each cycle.

During 6 bit operation, the lower six bits of the data bus are used to transfer color data.  $D_0$  is the LSB

and  $D_5$  is the MSB. When reading color data,  $D_6$  and  $D_7$  will be logic zero.  $D_6$  and  $D_7$  are ignored during write cycles.

During 8 bit operation  $D_0$  is the LSB and  $D_7$  is the MSB. The full scale current output is about 1.5% lower in 6 bit mode than in 8 bit.

### Pixel and Overlay Data Interface

The pixel and overlay data interface logic consists of an 8-bit wide pixel data input port, a 4-bit wide overlay input port, an Input Pixel Clock (CLOCK), and the SYNC and BLANK signals.

The input pixel bus is usually connected to the pixel output port of a VGA controller. The input pixel and overlay data is latched on the rising edge of the pixel clock except in Pixel Repack Modes 1a and 3a (refer to Pixel Repack Logic section for details). The latched pixel data is sent to the Pixel Repack Logic and converted to internal pixel data.

The SYNC and BLANK inputs, also latched on the rising edge of CLOCK to maintian synchronization with the color data, add appropriately weighed currents to the analog outputs, producing the specific output levels required for

Command Register			egiste ect In		Access	
EPRF Bit	Bit IPF		RS <sub>1</sub>	RS <sub>0</sub>	Туре	Addressed by MPU
0	х	0	0	0	Read/Write	Palette RAM write address register
0	х	0	1	1	Read/Write	Palette RAM read address register
0	x	0	0	1	Read/Write	Palette RAM
0	0	0	1	0	Read/Write	Pixel mask register
0	1	0	1	0	Read/Write	Command register
0	х	1	0	0	Read/Write	Overlay RAM write address register
0	x	1	1	1	Read/Write	Overlay RAM read address register
0	x	1	0	1	Read/Write	Overlay RAM
0	X	1	1	0	Read/Write	Command Register
1	X	0	1	1	Write Only	Extended index register
1	X	0	0	1	Read Only	Extended index register
1	X X	0	0	0	Read/Write	Extended data registers
1	x	0	1	0	Read/Write	Command register
1	х	1	x	x	Read/Write	Reserved

Table 1. MPU Addressing Truth Table

SC15025/SC15026

	to 8 bit x 1 mode)
Input Pixel Data	No.: n Bit: P7–0

Internal Pixel Data	Bit: V7–0	
(c) Repack Mo	de 2 Format	

### (8 bit x 3 to 24 bit x 1 mode)

| No · n

Input Pixel Data	No.: 3n + 2 Bit: P7-0		
Internal Pixel Data	No.: Intern	al Pixel D	ata n
	Bit: V23-18	V15-8	V7-0

### (b) Repack Mode 1 Format (8 bit x 2 to 16 bit x 1 mode)

Input Pixel Data	No.: 2n + 1 2n Bit: P7-0 P7-0
Internal Pixel Data	No.: n Bit: V15-8 V7-0

(d) Repack Mode 3 Format (8 bit x 4 to 24 bit x 1 mode)

Input Pixel Data	No.: 4n + 3 Bit: P7-0	4n + 2 P7–0	4n + 1 P7–0	4n P70
Internal Pixel Data		v23-18		
				5093 04

Figure 2. Pixel Repack Mode Format

video applications, as illustrated in Figures 3 and 4, which detail how the <u>SYNC</u> and <u>BLANK</u> inputs modify the output levels.

### Setup

The SETUP input specifies whether a 0 IRE (SETUP = GND) or a 7.5 IRE (SETUP =  $V_{AA}$ ) blanking pedestal is used. The SC15025 only generates a 0 IRE blanking pedestal, as shown in Figure 4.

The analog outputs of the palette are capable of directly driving a 37.5 ohm load such as a doublyterminated 75 ohm coaxial cable.

### **Pixel Repack Logic**

The Pixel Repack Logic converts one, two or three bytes of input pixel data into either 8-bit, 16-bit or 24-bit internal pixel data. The pixel repack logic has 6 different operating modes which are defined by bits  $D_7$ - $D_5$  of the command register and the Pixel Repack Register, as shown in Table 2.

### Repack Mode 0

In this mode, 8-bit input pixel data and 4-bit overlay data are latched on every pixel clock cycle. The input pixel data ( $P_7$ – $P_0$ ) is directly converted into 8-bit internal pixel data ( $V_7$ – $V_0$ ). The internal pixel data has the same clock frequency as the input pixel data. The repack format is shown in Figure 2a.

### **Repack Mode 1a**

In this mode, two bytes of input pixel data  $(P_7-P_0)$  are latched and then converted into a 16-bit internal pixel data  $(V_{15}-V_0)$ . In this mode two bytes of the input pixel data are latched on the rising edge and the falling edge of the pixel clock, respectively. The byte latched on the rising edge is converted into the least significant byte  $(V_7-V_0)$  of the internal pixel data. The byte latched on the falling edge is converted into the most significant byte  $(V_{15}-V_8)$  of the internal pixel data. The clock frequency of the internal pixel data is the same as the clock frequency of the input pixel data.

### Repack Mode 1b

In Repack Mode 1b, two bytes of input pixel data (P7-P0) are latched and then converted into a 16-bit internal pixel data (V<sub>15</sub>–V<sub>0</sub>). In this mode, two bytes of the input pixel data are latched on two rising edges of the pixel clock. The low-to-high transition of the BLANK signal is used to synchronize the formation of the least significant byte  $(V_7 - V_0)$ and the most significant byte (V<sub>15</sub>- $V_8$ ). The byte latched by the first rising edge of the pixel clock after BLANK goes high is converted into the least significant byte. The byte latched by the second rising edge of the pixel clock after BLANK goes high is converted into the most sig-

	Pixel Repack Register D7-D0				Pixel Repack Register					Command Repack Register Mode D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> Number			Mode	Repack Mode Name	Input Pixel Data	Internal Pixel Data	Comment
0	0	0	0	0	0	0	0	0	0	0	0	8-bit x 1 to 8-bit x 1 mode	P <sub>7</sub> -P <sub>0</sub>	V <sub>T</sub> V <sub>0</sub>	Connection		
0	0	0	0	0	0	0	0	1	x	0	1a	8-bit x 2 to 16-bit x 1 mode	P <sub>7</sub> -P <sub>0</sub>	V <sub>15</sub> -V <sub>0</sub>	See Note 1		
0	0	0	0	0	0	0	0	1	x	1	1b	8-bit x 2 to 16-bit x 1 mode	P <sub>7</sub> -P <sub>0</sub>	V <sub>15</sub> -V <sub>0</sub>	See Note 1		
0	0	0	0	0	0	0	0	0	1	1	2	8-bit x 3 to 24-bit x 1 mode	P <sub>7</sub> -P <sub>0</sub>	V <sub>23</sub> -V <sub>0</sub>			
0	0	0	0	0	0	0	1	0	1	0	3a	8-bit x 4 to 24-bit x 1 mode	P <sub>7</sub> -P <sub>0</sub>	V <sub>23</sub> -V <sub>0</sub>	See Note 1		
0	0	0	0	0	0	0	1	0	1	1	3b	8-bit x 4 to 24-bit x 1 mode	P <sub>7</sub> -P <sub>0</sub>	V <sub>23</sub> -V <sub>0</sub>	See Note 1		

NOTE 1: In modes 1a and 3a, data is latched on both the rising edge and the falling edge of the pixel clock. In modes1b and 3b, data is latched only on the rising edge of the pixel clock.

NOTE 2: All bits of the pixel repack register are initialized to zero at power-on reset.

Table 2. Definition of the Pixel Repack Logic

nificant byte. The byte latched by the third rising edge of the pixel clock after BLANK goes high is converted into the least significant byte of the next internal pixel data. The byte latched by the fourth rising edge of the pixel clock after BLANK goes high is converted into the most significant byte of the next internal pixel data. Subsequent bytes are latched in the same manner. The clock frequency of the internal pixel data is half of the clock frequency of the input pixel data. The Repack Mode 1b format is shown in Figure 2(b).

### **Repack Mode 2**


In Repack Mode 2, three bytes of input pixel data  $P_{T}$ - $P_0$  are latched on three rising edges of the pixel clock and then converted into a 24-bit internal pixel data  $V_{23}$ - $V_0$  as shown in Figure 2(c). The low-tohigh transition of the BLANK signal is used to form a 24-bit internal pixel data. The byte latched by the first rising edge of pixel clock after the BLANK goes high is converted into the least significant byte ( $V_{T}$ - $V_0$ ). The byte latched by the second rising edge of pixel clock after the BLANK goes high is converted into the middle byte  $(V_{15}-V_8)$ . The byte latched by the third rising edge of pixel clock after the BLANK goes high is converted into the most significant byte. The clock frequency of the internal pixel data is one third of the clock frequency of the input pixel data.


### **Repack Mode 3a**

In Repack Mode 3a four bytes of the input pixel data P7-P0 are latched, three bytes are converted into a 24-bit internal pixel data V23-V<sub>0</sub>, and the forth byte is discarded, as shown in Figure 2(d). The lowto-high transition of the BLANK signal is used to form a 24- bit internal pixel data. The byte latched by the first rising edge of the pixel clock after the BLANK goes high is converted into the least significant byte. The byte latched by the falling edge of the same pixel clock is converted into the middle byte. The byte latched by the second rising edge of the pixel clock after the BLANK goes high is converted into the most significant byte. The byte latched by the falling edge of this pixel clock is discarded. Subsequent bytes are latched in the same manner. The clock frequency of the internal pixel data in this mode is half of the clock frequency of the input pixel data. SC15025/SC15026

### Repack Mode 3b

In Repack Mode 3b four bytes of the input pixel data are latched on the four rising edges of the pixel clock. The low-to-high transition of the BLANK signal is used to form a 24-bit internal pixel data. The byte latched by the first rising edge of pixel clock after the BLANK goes high is converted into the least significant byte. The byte latched by the second rising edge of pixel clock after the BLANK goes high is converted into the middle byte. The byte latched by the third rising edge of pixel clock after the BLANK goes high is converted into the most significant byte. The byte latched by the fourth rising edge of pixel clock after the BLANK goes high is discarded. The clock frequency of the internal pixel data in this mode is one fourth of the clock frequency of the input pixel data.






	SC15026			
Description	I <sub>OUT</sub> (mA)	SYNC	BLANK	DAC Input Data
WHITE	26.67	1	1	\$FF
DATA	Data + 9.05	1	1	Data
DATA-SYNC	Data + 1.44	0	1	Data
BLACK	9.05	1	1	\$00
BLACK-SYNC	1.44	0	1	\$00
BLANK	7.62	1	0	\$xx
SYNC	0	0	0	\$xx

NOTE: 75  $\Omega$  doubly-terminated load, SETUP = V<sub>AA</sub>, V<sub>REF</sub> = 1.235 V, RSET = 147  $\Omega$ .

Figure 3. Composite Video Output Waveform and Truth Table (SETUP = VAA)



		SC15 with S	SC15026 Sync	SC15025 w/o
	V	mA	v	mA
.5 IRE	0.950	25.24	0.660	17.62
	0.286	7.62	0.000	0.00
IRE	0.000	0.00	0.000	0.00



NOTE: 75 Ω doubly-terminated load, SETUP = GND, V<sub>REF</sub> = 1.235 V, RSET = 147 Ω. RS-343A levels and tolerances assumed on all levels.

	SC15025	SC15026			
Description	I <sub>OUT</sub> (mA)	I <sub>OUT</sub> (mA)	SYNC	BLANK	DAC Input Data
WHITE	17.62	26.67	1	1	\$FF
DATA	Data	Data + 8.05	1	1	Data
DATA-SYNC	Data	Data	0	1	Data
BLACK	0	8.05	1	1	\$00
BLACK-SYNC	0	0	0	1	\$00
BLANK	0	8.05	1.	0	\$xx
SYNC	0	0	0	0	\$xx

NOTE: 75  $\Omega$  doubly-terminated load, SETUP = GND, V<sub>REF</sub> = 1.235 V, RSET = 147  $\Omega$ .



### **Color Mode Control Logic**

The color mode control logic translates (maps) internal pixel data  $V_{23}$ - $V_0$  into a color index consisting of three components:  $R_7$ - $R_0$  (red),  $G_7$ - $G_0$  (green) and  $B_7$ - $B_0$  (blue). The color index provides an address to the color LUT whose outputs are used to drive the triple DAC. In certain modes the color index can bypass the LUT to directly drive the triple DACs. The Color Mode Control Logic supports six color modes (refer to Table 3 for details).

### Color Mode 0

Color Mode 0 is an 8-bit 256 color (pseudo color) mode. Eight bits  $(V_7-V_0)$  of the internal pixel data are mapped into the color index as shown in Table 4. P<sub>i</sub> is mapped simultaneously to R<sub>i</sub>, G<sub>i</sub> and B<sub>i</sub> (i = 0-7). The LUT in this mode is organized as a 256 x 24 RAM. The output of the color palette RAM (any one of the 256 color entries of the color palette RAM selected by the pixel data) becomes an input to the triple DAC. The lookup table cannot be bypassed in this mode. The overlay RAM can also be used in this mode to give 15 additional colors.

### Color Mode 1

Color Mode 1 is the HiCOLOR-15<sup>TM</sup> (5-5-5) mode. If the D<sub>3</sub> bit of the command register is 1 (as shown in Table 4),  $V_{14}$ - $V_{10}$ ,  $V_{9}$ - $V_{5}$ , and  $V_{4}$ - $V_{0}$  of the internal pixel data are mapped into R<sub>5</sub>-R<sub>1</sub>, G<sub>5</sub>-G<sub>1</sub> and B<sub>5</sub>-B<sub>1</sub>, respectively. R<sub>6</sub>, G<sub>6</sub> and B<sub>6</sub> are all mapped from D<sub>1</sub> of the command register. R<sub>7</sub>, G<sub>7</sub> and B<sub>7</sub> are all

mapped from  $D_2$  of the command register.  $R_0$ ,  $G_0$  and  $B_0$  are zero. In this mode the LUT RAM is organized as four 32 x 8 x 3 color RAMs. The  $D_1$  and  $D_2$  bits of the command register specify which one of the four color LUTs is used. The  $V_{14}$ - $V_{10}$ ,  $V_9$ - $V_5$ , and  $V_4$ - $V_0$  will select one of the 32 red, green, and blue entries of the specified LUT to be sent to the red, green, and blue DACs, respectively.

If the  $D_3$  bit of the command register is 0, the color LUT is bypassed (as shown in Table 4). In this case,

-	ommar Registe		Color Mode	
D <sub>7</sub>	D <sub>6</sub>	D <sub>0</sub>	Number	Color Mode Name
0	0	0	0	8-Bit pseudo color Mode
1	0	0	1	HiCOLOR-15™ 5-5-5 Mode
1	. 0	1	2	Extended HiCOLOR-15™ 5-5-5 Mode
1	1	0	3	HiCOLOR-16™ 5-6-5 Mode
0	1	0	4	HiCOLOR-24 <sup>™</sup> 8-8-8 RGB mode
0	1	1	5	HiCOLOR-24 <sup>™</sup> 8-8-8 BGR mode
0	0	1		Reserved
1	1	1		

Table 3. Definition of the Color Mode Control Logic

322 M 2T7 PE22000 0102438 M

Color Index	Color Mode	R7	R <sub>6</sub>	R <sub>5</sub>	R4	R <sub>3</sub>	R <sub>2</sub>	R <sub>1</sub>	R <sub>0</sub>	G7	G <sub>6</sub>	G5	G4	G3	G2	Gi	G <sub>0</sub>	B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B4	B3	8 <sub>2</sub>	B <sub>1</sub>	Bo	Comment
	0	٧7	٧6	$V_5$	V4	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>	٧,	V <sub>6</sub>	$V_5$	V4	V <sub>3</sub>	V <sub>2</sub>	$\mathbf{V}_1$	V <sub>0</sub>	٧7	V <sub>6</sub>	V <sub>5</sub>	V4	V <sub>3</sub>	V2	$V_1$	V <sub>0</sub>	
1	1 (if D <sub>3</sub> =1)	D <sub>2</sub>	D <sub>1</sub>	V <sub>14</sub>	V <sub>13</sub>	V <sub>12</sub>	V <sub>11</sub>	V <sub>10</sub>	0	D <sub>2</sub>	D <sub>1</sub>	V9	٧ <sub>8</sub>	٧,	V <sub>6</sub>	V <sub>5</sub>	0	D <sub>2</sub>	D1	V4	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>	0	
	1 (if D <sub>3</sub> =0)	V <sub>14</sub>	V <sub>13</sub>	V <sub>12</sub>	V <sub>11</sub>	V <sub>10</sub>	0	0	0	V <sub>9</sub>	Vß	۷7	V <sub>6</sub>	V <sub>5</sub>	0	0	0	V4	V <sub>3</sub>	V <sub>2</sub>	٧,	V <sub>0</sub>	0	0	0	LUT Bypass
Internal	2 (if D <sub>3</sub> =1)	D2	D <sub>1</sub>	V <sub>14</sub>	V <sub>13</sub>	V <sub>12</sub>	V <sub>11</sub>	V <sub>10</sub>	۷15	D2	D1	V <sub>9</sub>	V <sub>8</sub>	٧,	V <sub>6</sub>	V <sub>5</sub>	V <sub>15</sub>	D2	D1	V4	V <sub>3</sub>	V2	$V_1$	v٥	V <sub>15</sub>	
Pixel Data	2 (if D <sub>3</sub> =0)	V <sub>14</sub>	V <sub>13</sub>	V <sub>12</sub>	V <sub>11</sub>	V <sub>10</sub>	V <sub>15</sub>	0	0	V9	V <sub>8</sub>	۷7	V <sub>6</sub>	V <sub>5</sub>	V <sub>15</sub>	0	0	V4	٧3	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>	V <sub>15</sub>	0	0	LUT Bypass
Data	3 (if D <sub>3</sub> =1)	D2	D1	V <sub>15</sub>	V14	V <sub>13</sub>	V <sub>12</sub>	V <sub>11</sub>	0	D <sub>2</sub>	<b>D</b> <sub>1</sub>	V <sub>10</sub>	٧9	V <sub>8</sub>	٧,	V <sub>6</sub>	V <sub>5</sub>	D2	D1	V4	V <sub>3</sub>	٧ <sub>2</sub>	$V_1$	Vo	0	
	3 (if D <sub>3</sub> =0)	V <sub>15</sub>	V14	V <sub>13</sub>	V <sub>12</sub>	V11	0	0	0	V <sub>10</sub>	V <sub>9</sub>	V <sub>8</sub>	۷7	V <sub>6</sub>	۷5	0	0	٧4	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>	0	0	0	LUT Bypass
	4	V <sub>23</sub>	V <sub>22</sub>	V <sub>21</sub>	V <sub>20</sub>	V <sub>19</sub>	V <sub>18</sub>	V <sub>17</sub>	V <sub>16</sub>	V <sub>15</sub>	V <sub>14</sub>	V <sub>13</sub>	V <sub>12</sub>	V <sub>11</sub>	V <sub>10</sub>	V9	٧ <sub>8</sub>	٧7	V <sub>6</sub>	V <sub>5</sub>	V <sub>4</sub>	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>	
	5	V7	V <sub>6</sub>	۷5	V4	V <sub>3</sub>	٧ <sub>2</sub>	V,	vo	V <sub>15</sub>	V <sub>14</sub>	V <sub>13</sub>	V <sub>12</sub>	V <sub>11</sub>	V <sub>10</sub>	V9	V <sub>8</sub>	V <sub>23</sub>	V <sub>22</sub>	V <sub>21</sub>	V <sub>20</sub>	V <sub>19</sub>	V <sub>18</sub>	V <sub>17</sub>	V <sub>16</sub>	

NOTE 1: D1, D2 and D3 are the second, third, and fourth least significant bits of the command register.

### Table 4. Color Modes Truth Table

 $V_{14}-V_{10}$ ,  $V_9-V_5$ , and  $V_4-V_0$  of the internal pixel data are mapped into  $R_7-R_3$ ,  $G_7-G_3$  and  $B_7-B_3$ , respectively. All other bits of the color index are zero. The  $V_{14}-V_{10}$ ,  $V_9-V_5$ , and  $V_4-V_0$  directly drive the five most significant bits of the red, green, and blue DACs, respectively. Overlay RAM is ignored in this mode.

### Color Mode 2

Color mode 2 is the extended Hi-COLOR-15<sup>™</sup> (5-5-5) mode. If the D<sub>3</sub> bit of the command register is 1, the lookup table is not bypassed (Table 4) and the internal pixel data  $V_{14}-V_{10}$ ,  $V_{9}-V_{5}$ , and  $V_{4}-V_{0}$  is mapped into the R<sub>5</sub>–R<sub>1</sub>, G<sub>5</sub>–G<sub>1</sub> and B<sub>5</sub>–B<sub>1</sub>, respectively. V<sub>15</sub> is mapped into R<sub>0</sub>, G<sub>0</sub>, and B<sub>0</sub> simultaneously. The R<sub>6</sub>, G<sub>6</sub>, and B<sub>6</sub> are mapped from the D<sub>1</sub> bit of the command register. The R7, G7, and B7 are mapped from the D2 bit of the command register. The LUT is organized as an eight 32 x 8 x 3 LUT (4 even LUTs and 4 odd LUTs). Either an even LUT or an odd LUT can be selected by  $V_{15}$  on the fly. The D<sub>1</sub> and D<sub>2</sub> bits of the command register specify which one of the 4 even and four odd LUTs is used. The V<sub>14</sub>–V<sub>10</sub>, V<sub>9</sub>–V<sub>5</sub>, and V<sub>4</sub>–V<sub>0</sub> will select one of the 32 red, green, and blue entries of the specified even or odd LUT to be sent to the red, green, and blue DACs, respectively. In this way, two 32 x 8 x 3 LUTs are available simultaneously and can be selected by  $\ensuremath{\mathsf{V}_{15}}$  on the fly.

If the D<sub>3</sub> bit of the command register is 0, the lookup table is bypassed. In this case,  $V_{14}$ – $V_{10}$ ,  $V_9$ – $V_5$ , and V<sub>4</sub>-V<sub>0</sub> of the internal pixel data are mapped into R7-R3, G7-G3 and  $B_7-B_3$ , respectively, and  $V_{15}$  is mapped into R<sub>2</sub>, G<sub>2</sub>, and B<sub>2</sub>. All other bits of the color index are zero. Internal pixel data V<sub>14</sub>-V<sub>10</sub>, V<sub>9</sub>-V<sub>5</sub>, and  $V_4-V_0$  directly drive the five most significant bits of the red, green, and blue DACs, and V<sub>15</sub> drives the sixth most signifcant bit of the red, green, and blue DACs simultaneously. Overlay RAM is ignored in this mode.

### Color Mode 3

Color Mode 3 is the HiCOLOR-16™ (5-6-5) mode. If the D<sub>3</sub> bit of the command register is 1, the look-up table is not bypassed. In this mode  $V_{15}-V_{11}$ ,  $V_{10}-V_5$ , and  $V_4-V_0$  of the internal pixel data are mapped into R<sub>5</sub>-R<sub>1</sub>, G<sub>5</sub>-G<sub>0</sub>, and B<sub>5</sub>-B<sub>1</sub>, respectively. R<sub>6</sub>, G<sub>6</sub>, and B<sub>6</sub> are all mapped from D<sub>1</sub> of the command register. R7, G7, and B7 are all mapped form the D<sub>2</sub> bit of the command register.  $R_0$  and  $B_0$  are zero. The LUT in this case is organized as four 32x8 + 64x8 + 32x8 color LUTs. The command register bits  $D_1$  and  $D_2$  will specify which of the four LUTs is used.  $V_{15}-V_{11}$ ,  $V_{10}-V_5$ , and  $V_4-V_0$ will select one of the 32 red, 64 green, and 32 blue entries of the specified palette to be sent to the red, green and blue DACs.

If  $D_3$  of the command register is 0, the lookup table is bypassed (as shown in Table 4). In this case,  $V_{15}$ - $V_{11}$ ,  $V_{10}$ - $V_5$ , and  $V_4$ - $V_0$  of the internal pixel data are mapped into  $R_7$ - $R_3$ ,  $G_7$ - $G_2$ , and  $B_7$ - $B_3$ , respectively. All other bits of the color index are zero. As a result,  $V_{15}$ - $V_{11}$ ,  $V_{10}$ - $V_5$ , and  $V_4$ - $V_0$  directly drive the five most significant bits of the red, six most significant bits of the green, and five most significant bits of the blue DACs, respectively. Overlay RAM is ignored in this mode.

### Color Mode 4

Color mode 4 is the HiCOLOR-24™ (8-8-8) RGB mode. In this mode,  $V_{23}-V_{16}$ ,  $V_{15}-V_8$ , and  $V_7-V_0$  of the internal pixel data are mapped into R7-R0, G7-G0, and B7-B0 respectively. The LUT is organized as a three 256 x 8 RAMs. The LUT can be bypassed if the D<sub>3</sub> bit of the command register is 0. In this case,  $V_{23}-V_{16}$ ,  $V_{15}-V_8$ , and  $V_7-V_0$  directly drive the red, green, and blue DACs, respectively. If the D<sub>3</sub> bit of the command register is 1, the lookup table is not bypassed. In this case V23-V16, V15-V8, and V7-V0 will select one of the 256 red, green, and blue entries of the palette to be sent to the red, green, and blue DACs, respectively.

### Color Mode 5

SC15025/SC15026

Color mode 5 is the HiCOLOR-24<sup>TM</sup> (8-8-8) BGR mode. In this mode,  $V_{23}$ - $V_{16}$ ,  $V_{15}$ - $V_8$ , and  $V_7$ - $V_0$  of the internal pixel data are mapped into  $B_7$ - $B_0$ ,  $G_7$ - $G_0$ , and  $R_7$ - $R_0$ , respectively. The LUT is organized as a three 256 x 8 RAMs. If  $D_3$  bit of the command register is 0, the lookup table is bypassed. In this case,  $V_{23}$ - $V_{16}$ ,  $V_{15}$ - $V_8$ , and  $V_7$ - $V_0$  directly drive the blue, green, and red DACs, respectively. If  $D_3$  bit of the command register is 1, the LUT is not bypassed. In this case  $V_{23}$ - $V_{16}$ ,  $V_{15}-V_8$ , and  $V_7-V_0$  select one of the 256 blue, green, and red entries of the LUT and is sent to the blue, green, and red DACs, respectively.

The operating mode of the SC15025/SC15026 is uniquely determined by a combination of a pixel Repack Mode and a color mode. Table 5 shows all operating modes of the SC15025/SC15026.

### **Pixel Mask**

The internal pixel data  $(V_{23}-V_0)$  passes through the pixel mask logic

before it addresses the LUT or directly drives the triple DAC. The pixel mask logic can force some or all of these pixel bits to zero by ANDing them with pixel mask register and secondary pixel mask register. The pixel mask register is an 8-bit register and the secondary pixel mask reg ister is a 24-bit register. The bit position of the ANDing operation is determined by the color mode and is shown in Table 6.

The Secondary Pixel Mask Register  $(S_{23}-S_0)$  is ANDed with  $V_{23}-V_0$ , in

	Pix	ei R		ck F -D <sub>0</sub>		ster		D7		nmar giste D <sub>5</sub>		Repack Mode	Color Mode	Operating Mode	Description
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	8-bit pseudo color mode
0	0	0	0	0	0	0	0	1	0	0	0	1a	1	1	HiCOLOR-15™ 5-5-5 mode using both clock edges
0	0	0	0	0	0	0	0	1	0	1	0	1b	1	2	HiCOLOR-15™ 5-5-5 mode using only rising edge
0	0	0	0	0	0	0	0	1	0	0	1	1a	2	3	Extended HiCOLOR-15™ 5-5-5 mode using both clock edges
0	0	0	0	0	0	0	0	1	0	1	1	16	2	4	Extended HiCOLOR-15™ 5-5-5 mode using only rising edge
0	0	0	0	0	0	0	0	1	1	0	0	1a	3	5	HiCOLOR-16™ 5-6-5 mode using both clock edges
0	0	0	0	0	0	0	0	1	1	1	0	1b	3	6	HiCOLOR-16™ 5-6-5 mode using only rising edge
0	0	0	0	0	0	0	0	0	1	1	٥	2	4	7	3-byte 8-8-8 RGB mode using only rising edge
0	0	0	0	0	0	0	0	0	1	1	1	2	5	8	3-byte 8-8-8 BGR mode using only rising edge
0	0	0	0	0	0	0	1	0	1	0	0	3a	4	9	4-byte 8-8-8 RGB mode using both clock edges
0	0	0	0	0	0	0	1	0	1	0	1	3a	5	10	4-byte 8-8-8 BGR mode using both clock edges
0	0	0	0	0	0	0	1	0	1	1	0	Зb	4	11	4-byte 8-8-8 RGB mode using only rising edge
0	0	0	0	0	0	0	1	0	1	1	1	Зb	5	12	4-byte 8-8-8 BGR mode using only rising edge

Table 5. Summary of Pixel Repack Modes and Color Modes

olor Mode	1	V <sub>22</sub>	V <sub>21</sub>	V <sub>20</sub>	V <sub>19</sub>	V <sub>18</sub>	V <sub>17</sub>	V <sub>16</sub>	V <sub>15</sub>	V <sub>14</sub>	V <sub>13</sub>	V <sub>12</sub>	V <sub>11</sub>	V <sub>10</sub>	V <sub>9</sub>	V <sub>8</sub>	٧,	V <sub>6</sub>	V5	V4	V3	٧ <sub>2</sub>	V <sub>1</sub>	
0																	М <sub>7</sub> S7	M <sub>6</sub> S <sub>6</sub>	М5 S5		M <sub>3</sub> S <sub>3</sub>		M <sub>1</sub> S <sub>1</sub>	
1														М <sub>3</sub> S <sub>10</sub>				M <sub>4</sub> S <sub>6</sub>			М <sub>6</sub> S <sub>3</sub>		M4 S4	
2									M <sub>2</sub> S <sub>15</sub>			M5 S12		M3 S10	M7 Sg				M3 S5		М <sub>6</sub> S <sub>3</sub>	M5 S2	M4 S1	
3									M7 S15					M7 S10								M5 S2		
4, 5	M7 S23			M4 S <sub>20</sub>													M7 S7		M5 S5	M₄ S₄				



Table 6. Pixel Mask Logic Truth Table

all modes as shown in Table 6. On the other hand, each bit of the Pixel Mask Register ( $M_7$ – $M_0$ ) is ANDed with one or more bits of the internal pixel data in a different position, depending on the color mode. When the power is turned on, all bits of the Pixel Mask Register and the Secondary Pixel Mask Register are set to one .

### SENSE Output

SENSE is a logical zero if one or more of the IOR, IOG, and IOB outputs have exceeded the internal voltage reference level (335 mV). This output is used to determine the presence of a CRT monitor and via diagnostic code, the difference between a loaded or unloaded RGB line can be discerned. The 335 mV reference has a ±10% tolerance. Note that SYNC should be logical zero for SENSE to be stable.

### **Command Register**

The command register is an 8-bit register. It can be written to or read by the microprocessor interface at any time. At power-on-reset the register is initialized to logic zero. The command register can be accessed by setting the Internal Programming Flag (IPF) to 1 without using the RS<sub>2</sub> pin (refer to Table 1 for details).

The IPF can be set to one by four consecutive microprocessor reads from the address  $RS_0 = RS_2 = 0$ ,  $RS_1 = 1$ .

Once the IPF is set to 1, the next microprocessor write to the address  $RS_0 = 0$ ,  $RS_1 = 1$ ,  $RS_2 = 0$  will cause the data on the microprocessor bus to be directed to the command register, or the next microprocessor read from the address  $RS_0 = 0$ ,  $RS_1 = 1$ ,  $RS_2 = 0$  will read the content of the command register.

The IPF can be reset to zero by any of the following operations:

- 1. At power on
- Microprocessor write to any address

3. Microprocessor read from any address other than  $RS_0 = 0$ ,  $RS_1 = 1$ ,  $RS_2 = 0$ .

The description of the bits in the command register is given in Table 10.

### Color Lookup Table (Palette RAM and Overlay RAM)

The color LUT is a high-speed RAM consisting of a 256 x 8 x 3 color palette and a 15 x 24 overlay. The LUT can be accessed by either the color index ( $R_7$ - $R_0$ ,  $G_7$ - $G_0$  or  $B_7$ - $B_0$ ) or the MPU interface. The overlay can be accessed by either the four overlay bits ( $OL_0$ - $OL_3$ ) or the MPU interface.

When the LUT is accessed by the color index and the overlay bits, the address truth table is shown in Table 7. How the MPU interface accesses to the color LUT and the overlay is described in the Micro-processor Interface section.

### Extended Index Resister and Extended Data Registers

The SC15025/SC15026 has several extended registers to support advanced features of the device. The  $RS_0-RS_2$  address pins are used by the microprocessor interface to access these registers as shown in Table 1. The ERPF bit ( $D_4$  bit of the command register) determines whether the microprocessor is accessing the standard VGA palette registers. When the ERPF bit is a logic zero, the microprocessor bus is directed to the standard VGA palette registers. When the ERPF bit is a logic zero, the microprocessor bus is directed to the standard VGA palette registers. When the ERPF bit is a logic

one, the microprocessor bus is directed to the Extended Index Register or the Extended Data Registers. The ERPF bit at poweron is reset to zero in order to maintain VGA compatibility.

In order to access the extended registers, the command register is first programmed by the microprocessor. After writing a logic one to the ERPF bit in the command register, the microprocessor bus is directed to the Extended Index Register or the Extended Data Registers. The microprocessor bus will continue to access the extended registers as long as the ERPF bit is a logic one. The ERPF bit must be set to a logic zero in order to access the standard VGA palette registers. Note that when ERPF = 1, the command register can be accessed using the address  $RS_0 = 0$ ,  $RS_1 = 1$ ,  $RS_2 = 0$  and IPF does not need to be set to a logic one, as shown in Table 1.

### Accessing Extended Data Registers

The Extended Data Registers are indexed registers. These registers can be accessed by first writing the extended index register using the address  $RS_0 = RS_1 = 1$ ,  $RS_2 = 0$  and then data can be read from or written to an extended data register using the address  $RS_0 = RS_1 =$  $RS_2 = 0$ . The extended index register is 8-bits wide and can address 256 locations. Only 9 of the 256 possible locations are used in the SC15025/SC15026 with remaining undefined index values reserved for future use. The 9 extended data registers are listed in Table 9.

OL <sub>3</sub> -OL <sub>0</sub>	R <sub>7</sub> -R <sub>0</sub> G <sub>7</sub> -G <sub>0</sub> B <sub>7</sub> -B <sub>0</sub>	ADDRESSED LOCATION	
\$0	\$00	Palette RAM location 0	
\$0	\$01	Palette RAM location 1	
:	:	:	
\$0	\$FF	Palette RAM location 255	
\$1	\$xx	Overlay RAM location 1	
\$2	\$xx	Overlay RAM location 2	
:	\$xx		
\$F	\$xx	Overlay RAM location 15	

Table 7. Color Index and Overlay Bits Address Truth Table

# SIERRA SEMICONDUCTOR CORP 54E D 🖿 8242010 0002642 29T 🔤 SSC

SC15025/SC15026

	Value	RS <sub>2</sub>	RS <sub>1</sub>	RS <sub>0</sub>	Addressed by MPU
ADDRa, b	00				Red value
(counts modulo 3)	01	1			Green value
	10				Blue value
ADDR0-7	\$00-\$FF	0	0	1	Color Lookup Table
(counts binary)	xxxx 0000	1	0	1	Reserved
	xxxx 0001	1	0	1	Overlay Color 1
	:	:	:	:	:
	xxxx 1111	1	0	1	Overlay Color 15

Table 8. Address Register (ADDR) Operation

### Auxiliary Control Register (Index: 08hex)

Bit7-Bit1	Not Used, must be set to zero for compatibility. These bits are reserved for future use.
Bit0	This bit is ORed with 8/6* pin input.
Bit0="0"	Microprocessor reads/writes 6-bit of color data each cycle if 8/6* pin is "0".
Bit0="1"	Microprocessor reads/writes 8-bit of color data each cycle
	At power on reset. Bit() is set to logic zero.

### ID Registers (Index: 09hex-0Chex)

These are 8-bit read only registers which are used to store the identification code of the SC15025/SC15026. The contents of these locations are as follows and cannot be modified by the microprocessor: Byte #1 (Index 09hex): 01010011 (ASCII code of 'S') Byte #2 (Index 0Ahex): 00111010 Byte #3 (Index 0Bhex): 10110001 > Unique for the SC15025/26 Byte #4 (Index 0Chex): for version number, the current number is 01000001 (ASCII code of 'A')

### Secondary Pixel Mask Register, Low Byte (Index: ODhex)

This 8-bit register provides the low byte  $(S_7 - S_0)$  of the Secondary Pixel Mask Register. The register is ANDed with the input pixel data bits  $V_7-V_0$ . The D<sub>7</sub> corresponds to S<sub>7</sub> and D<sub>0</sub> corresponds to S<sub>0</sub>. Refer to Table 6 for details. At power-on reset, the register is set to logic one.

### Secondary Pixel Mask Register, Middle Byte (Index: OEhex)

This 8-bit register provides the middle byte  $(S_{15}-S_8)$  of the Secondary Pixel Mask Register. The register is ANDed with the input pixel data bits  $V_{15}$ – $V_8$ . The  $D_7$  corresponds to  $S_{15}$  and  $D_0$  corresponds to  $S_8$ . Refer to Table 6 for details. At power-on reset, the register is set to logic one.


### Secondary Pixel Mask Register, High Byte (Index: 0Fhex)

This 8-bit register provides the high byte (S23-S16) of the Secondary Pixel Mask Register. The register is ANDed with the input pixel data bits V23-V16. The D7 corresponds to S23 and D0 corresponds to S16. Refer to Table 6 for details. At power-on reset, the register is set to logic one.

### **Pixel Repack Register (Index: 10hex)**

This 8-bit register, in conjunction with the  $D_7-D_5$  bits of the command register, sets the pixel repack mode of the device. Refer to Table 2 for details. All bits of this register are initialized to zero at power-on reset.

### **Table 9. Extended Data Registers**



### PC BOARD LAYOUT CONSIDERATIONS

The layout should minimize the noise on the power and ground lines by providing good decoupling and shielding all digital inputs. In order to minimize inductive ringing the lead lengths between groups of  $V_{AA}$  and GND pins should be minimized.

Separate power and ground planes are recommended to minimize power supply noise. The ground plane should encompass all ground pins, analog output traces, power supply bypass circuitry, and all digital signal traces leading up to the True Color palette.

The True Color palette and any associated analog circuitry should have its own analog power plane. The analog power plane should be isolated from the PCBs digital power plane by a ferrite bead connected at a single point as shown in Figures 5 and 6. The bead should be located within three inches of the True Color palette. The PCBs digital power plane should provide power to all digital logic on the board.

Ensuring that the PCB digital power and ground planes do not overlay portions of the analog power plane can reduce plane to plane noise coupling.

### **Supply Decoupling**

All CMOS and TTL devices on the PCB should be capacitively bypassed. Bypass capacitors should be installed with the shortest possible lead lengths to reduce lead inductance. Each of the two groups of  $V_{AA}$  pins should be decoupled to GND using a 0.1 uF ceramic capacitor placed as close as possible to the device. If a high frequency switching power supply is used a three terminal voltage regulator should be used to supply power to the analog power plane.


### **Digital Signal Interconnect**

The digital inputs should be isolated as much as possible from the analog outputs and other analog circuitry and should not overlay the analog power plane. Due to the high clock rates the clock lines should be minimized to reduce noise pickup. Active digital input termination resistors should be connected to the regular PCB power plane, not the analog power plane.

### Analog Signal Interconnect

The True Color palette should be located as close as possible to the output connector to minimize noise pickup. The video output signals should overlay the ground plane to maximize the power supply rejection. The analog outputs should each have a 75 $\Omega$  load resistor connected to ground as close as possible to the True Color palette to minimize reflections.

# SIERRA SEMICONDUCTOR CORP 54E



ABSOLUTE MAXIMUM RATINGS	
V <sub>AA</sub> (measured to GND)	+7.0 V
Voltage on Any Digital Pin	-0.5 V to V <sub>AA</sub> $+0.5$ V
Analog Output Short Circuit Duration to any Power Supply or Common (ISC)	Indefinite
Ambient Operating Temperature (TA)	-55 to +125°C
Storage Temperature (TS)	-65 to +150°C
Junction Temperature (TJ)	+150°C
Vapor Phase Soldering (2 minutes) TVSOL	TBD

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **OPERATING CONDITIONS**

PARAMETER	MIN	ТҮР	MAX	UNITS
Power Supply (V <sub>AA</sub> )	+4.75	5.0	5.25	v
Ambient Operating Temperature (TA)	0	25	70	°C
Output Load (RL)		37.5		Ω
Voltage Reference (V <sub>REF</sub> )	+1.14	1.235	1.26	v
Current Reference (I <sub>REF</sub> ) (SC15025 only) Standard RS-343A PS/2 Compatible	-3 -3	-7.88 -8.34	-10 -10	mA mA

### **DC ELECTRICAL CHARACTERISTICS**

DESCRIPTION	PARAMETER	MIN	TYP	MAX	UNITS
Resolution (each DAC)					
SC15025		8	8	8	Bits
SC15026		8	8	8	Bits
Accuracy (each DAC)					
Integral Linearity Error	I <sub>L</sub>				
SC15026	_			±1	LSB
SC15025				±1	LSB
Differential Linearity Error	DL				
SC15026				±1	LSB
SC15025				±1	LSB
Gray Scale Error				±5	% Gray Scale
Monotonicity			guaranteed		
Coding					Binary
Digital Inputs					
Input High Voltage	V <sub>IH</sub>	2.0		V <sub>AA</sub> + 0.5	v
Input Low Voltage	V <sub>IL</sub>	GND - 0.5		0.8	v
Input High Current (V <sub>IN</sub> = 2.4 V)	I <sub>IH</sub>			. 1	μA
Input Low Current (V <sub>IN</sub> = 0.4 V)	IIL			-1	μA
Input Capacitance	C <sub>IN</sub>			7	pF
$(f = 1 \text{ MHz}, V_{IN} = 2.4 \text{ V})$					-

# SC15025/SC15026

3

A l	
502	<u> </u>
<b>E</b>	L,
5025/SC1	יו
5/	
202	
15	
SC1	
~ J	

### 9 | DC ELECTRICAL CHARACTERISTICS (continued)

DESCRIPTION	PARAMETER	MIN	ТҮР	MAX	UNITS
Digital Outputs Output High Voltage (I <sub>OH</sub> = -400 µA)	V <sub>OH</sub>	2.4			v
Output Low Voltage $(I_{OL} = 3.2 \text{ mA})$	V <sub>OL</sub>	1		0.4	v
3-State Current Output Capacitance	I <sub>OZ</sub> CD <sub>OUT</sub>			50 7	μA pF
Analog Outputs Gray Scale Current Range Output Current (Standard RS-343A) White Level Relative to Black* Black Level Relative to Blank		16.74	17.62	20 18.50	mA mA
$SC15026$ $SETUP = V_{AA}$ $SETUP = GND$ $SC15025$		0.95 0 0	1.44 5 0	1.90 50 0	mA μA μA
Blank Level SC15026 SC15025 Sync Level SC15026		6.29 0 0	7.62 5 5	8.96 50 50	mA μA μA
LSB Size DAC to DAC Matching Output Compliance	V <sub>oc</sub>	-0.5	69.1 2	5 +1.5	μA % V
Output Impedance Output Capacitance (f = 1 MHz, I <sub>OUT</sub> = 0 mA)	RA <sub>OUT</sub> CA <sub>OUT</sub>		10	30	kΩ pF
Voltage Reference Input Current	IV <sub>REF</sub>		10		μА
Power Supply Rejection Ratio (COMP = 0.1 µF, f = 1 KHz)	PSRR			0.5	% / %ΔV <sub>AA</sub>

NOTE: Test conditions to generate RS-343A standard video signals (unless otherwise specified): "Recommended Operating Conditions" using external voltage reference with RSET = 147 Ω, V<sub>REF</sub> = 1.235 V, SETUP = V<sub>AA</sub>, 8/6 = Logical one. For the SC15026, I<sub>REF</sub> = -7.88 mA. As the above parameters are guaranteed over the full temperature range, temperature coefficients are not specified or required.

\*Since the SC15026 has 6-bit DACs (in the 6-bit mode), the output levels are approximately 1.5% lower than these values.

### ANALOG OUTPUT LEVELS-PS/2 COMPATIBILITY

DESCRIPTION	SYMBOL	MIN	ТҮР	MAX	UNITS
Output Current White Level Relative to Black Black Level Relative to Blank SC15026 SETUP = $V_{AA}$ SETUP = GND SC15025		18.00 1.01 0 0	18.65 1.51 5 5	20.00 2.0 50 50	mA μA
Blank Level SC15026 SC15025		6.6 0	8 	9.4 50	μA mA μA
Sync Level		· 0	5	50	μA

NOTE: Test conditions to generate PS/2 compatible video signals (unless otherwise specified): "Recommended Operating Conditions" using external voltage reference with RSET = 140 Ω, V<sub>REF</sub> = 1.235 V, SETUP = V<sub>AA</sub>, 8/6 = Logical one. For the SC15025CN, I<sub>REF</sub> = 8.34 mA.

		125 MHz Devices			110 MHz Devices			80 MHz Devices			66 MHz Devices			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Clock Rate (Repack Mode 0) Clock Rate (Repack Mode 1a, 3a) Clock Rate (Repack Mode 1b, 2, 3b)	F <sub>MAX</sub> F <sub>MAX</sub> F <sub>MAX</sub>			125 80 125			110 65 110			80 50 80			66 50 66	MHz MHz MHz
Clock and Data Feedthrough* Glitch Impulse* DAC to DAC Crosstalk Analog Output Skew			-30 75 -23	2		-30 75 -23	2		-30 75 -23	2		-30 75 -23	2	dB pV-sec dB ns
VAA Supply Current**	I <sub>AA</sub>		180	220		180	220		180	220		180	220	mA

\* Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. For this test, the digital inputs have a 1k Ω resistor to ground and are driven by 74HC logic. Settling time does not include clock and data feedthrough. Glitch impulse includes clock and data feedthrough, -3 dB test bandwidth = 2x clock rate.

\*\* At F<sub>MAX</sub>. I<sub>AA</sub> (typ) at V<sub>AA</sub> = 5.0 V. I<sub>AA</sub> (max) at V<sub>AA</sub> = 5.25 V.





Figure 7. MPU Read/Write Timing

		125 1	125 MHz Devices		110 MHz Devices		80 MHz Devices			66 MHz Devices				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
RS <sub>0</sub> -RS <sub>2</sub> Setup Time RS <sub>0</sub> -RS <sub>2</sub> Hold Time	1 2	10 10			10 10			10 10			10 10			ns ns
RD         Asserted to Data Bus Driven           RD         Asserted to Data Valid           RD         Negated to Data Bus 3-Stated           Read Data Hold Time         Read Data Hold Time	3 4 5 6	5 5		40 20	5 5		40 20	5 5		40 20	5 5		40 20	ns ns ns ns
Write Data Setup Write Data Hold Time	7 8	10 10			10 10			10 10			10 10			ns ns
RD, WR Pulse Width Low RD, WR Pulse Width High	9 10	50 4•P13			50 4•P13			50 4•P13			50 4•P13			ns ns

TEST CONDITIONS: "Recommended Operating Conditions" using external voltage reference with RSET = 147 Ω, V<sub>REF</sub> = 1.235 V, SETUP = V<sub>AA</sub>, 8/6 = Logical one for the SC15025CV and SC15026CV. For the SC15025CN, I<sub>REF</sub> = -7.88 mA. TTL input values are 0 to 3 V, with input rise/fall times ≤ 2 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤ 10 pF, D<sub>0</sub>-D<sub>7</sub> output load ≤ 50 pF.

SC15025/SC15026


3



**NOTE 1:** Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of full scale transition. **NOTE 2:** Settling time measured from the 50% point of full scale transition to the output remaining within  $\pm$  1/2 LSB. **NOTE 3:** Output rise/fall time measured between the 10% and 90% points of full scale transition.

		125 1	MHz D	evices	110 1	AHz De	vices	80 N	/Hz De	vices	66 N	1Hz De	vices	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
Pixel and Control Setup Time Pixel and Control Hold Time (Repack Mode 0 and Repack Mode 2 and Repack Mode 1b and 3b)	11 12	2 1			2 1			2 2			2 2			ns ns
Pixel and Control Setup Time LSB (Repack Mode 1a, 3a) Pixel and Control Hold Time LSB (Repack Mode 1a, 3a)	20 21	-2.0 6.0			-2.0 6.0			-2.0 6.0			-2.0 6.0			ns ns
Pixel and Control Setup Time MSB (Repack Mode 1a, 3a) Pixel and Control Hold Time MSB (Repack Mode 1a, 3a)	22 23	-2.0 6.0			-2.0 6.0			-2.0 6.0			-2.0 6.0			ns ns
Clock Cycle Time Clock Pulse Width High Time Clock Pulse Width Low Time Clock Cycle Time (Repack Mode 1a, 3a) Clock Pulse Width High Time (Repack Mode 1a, 3a) Clock Pulse Width Low Time (Repack Mode 1a, 3a)	13 14 15 13 14 14	8 3 12.5 4.5 4.5			9.1 3.5 3.5 15.4 6			12.5 4 4 20 8 8			15.5 5 20 8 8			ns ns ns ns ns
Analog Output Delay Analog Output Rise/Fall Time <u>Analog</u> Output Settling Time* <u>SENSE</u> Output Delay	16 17 18 19		2 8 1	30		2.5 9 1	30		3 12 1	30		3 15 1	30	ns ns ns µs


TEST CONDITIONS: "Recommended Operating Conditions" using external voltage reference with RSET = 147 Ω, V<sub>REF</sub> = 1.235 V, SETUP =  $V_{AA}$ ,  $d\bar{b}$  = Logical one for the SC15026CV. For the SC15025CN, I<sub>REF</sub> = -7.88 mA. TTL input values are 0 to 3 V, with input rise/fall times  $\leq 2$  ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load  $\leq 10$  pF, D<sub>0</sub>-D<sub>7</sub> output load  $\leq 50$  pF.





3.97

# SIERRA SEMICONDUCTOR CORP 54E D 🖿 8242010 0002650 366 🎟 SSC



	Color					Pixel Clock (I	Max.)		Ambient
Part No.	Lookup Table	Ref. Type	Overlay Registers			Repack Mode 1a, 3a	Repack Mode 1b, 2, 3b	Package	Temp. Range
SC15026CV-125	256 x 24	V <sub>REF</sub>	15 x 24	yes	125 MHz	85 MHz	125 MHz	44-pin Plastic J–Lead	0° to +70°C
SC15026CV-110	256 x 24	V <sub>REF</sub>	15 x 24	yes	110 MHz	65 MHz	110 MHz	44-pin Plastic J–Lead	0° to +70°C
SC15026CV-80	256 x 24	V <sub>REF</sub>	15 x 24	yes	80 MHz	50 MHz	80 MHz	44-pin Plastic J–Lead	0° to +70°C
SC15026CV-66	256 x 24	V <sub>REF</sub>	15 x 24	yes	66 MHz	50 MHz	66 MHz	44-pin Plastic J–Lead	0° to +70°C
SC15025CV-125	256 x 24	V <sub>REF</sub>	—	no	125 MHz	80 MHz	125 MHz	44-pin Plastic J-Lead	0° to +70°C
SC15025CV-110	256 x 24	V <sub>REF</sub>	—	no	110MHz	65 MHz	110 MHz	44-pin Plastic J–Lead	0° to +70°C
SC15025CV-80	256 x 24	V <sub>REF</sub>	—	no	80 MHz	50 MHz	80 MHz	44-pin Plastic J–Lead	0° to +70°C
SC15025CV-66	256 x 24	V <sub>REF</sub>	—	no	66 MHz	50 MHz	66 MHz	44-pin Plastic J–Lead	0° to +70°C
SC15025CN-80	256 x 24	I <sub>REF</sub>	—	no	80 MHz	50 MHz	80 MHz	28-pin 0.6" Plastic DIP	0° to +70°C
SC15025CN-66	256 x 24	I <sub>REF</sub>	-	по	66 MHz	50 MHz	66 MHz	28-pin 0.6" Plastic DIP	0° to +70°C

SC15025/SC15026